open_project -reset "io1_l2n1n1_l5n1n1_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 1 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io1_l2n1n1_l5n1n1_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 1 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io1_l2n1n1_l5n1n1_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 1 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io1_l2n1p1_l5n1p1_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 1 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io1_l2n1p1_l5n1p1_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 1 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io1_l2n1p1_l5n1p1_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 1 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io1_l2p1n1_l5p1n1_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 1 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io1_l2p1n1_l5p1n1_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 1 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io1_l2p1n1_l5p1n1_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 1 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io2_l2n1n1_l5n1n1_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1n1_l5n1n1_l7n1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1n1_l5n1n1_l7n1n2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1n1_l5n1n1_l7n1n2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1n1_l5n1n1_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1n1_l5n1n1_l7n1p1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1n1_l5n1n1_l7n1p2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1n1_l5n1n1_l7n1p2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1n1_l5n1n1_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io2_l2n1n1_l5n1n1_l7p1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io2_l2n1n1_l5n1n1_l7p2n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io2_l2n1n1_l5n1n1_l7p2n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io2_l2n1n2_l5n1n2_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1n2_l5n1n2_l7n1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1n2_l5n1n2_l7n1n2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1n2_l5n1n2_l7n1n2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1n2_l5n1n2_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1n2_l5n1n2_l7n1p1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1n2_l5n1n2_l7n1p2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1n2_l5n1n2_l7n1p2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1n2_l5n1n2_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io2_l2n1n2_l5n1n2_l7p1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io2_l2n1n2_l5n1n2_l7p2n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io2_l2n1n2_l5n1n2_l7p2n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io2_l2n1p1_l5n1p1_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1p1_l5n1p1_l7n1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1p1_l5n1p1_l7n1n2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1p1_l5n1p1_l7n1n2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1p1_l5n1p1_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1p1_l5n1p1_l7n1p1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1p1_l5n1p1_l7n1p2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1p1_l5n1p1_l7n1p2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1p1_l5n1p1_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io2_l2n1p1_l5n1p1_l7p1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io2_l2n1p1_l5n1p1_l7p2n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io2_l2n1p1_l5n1p1_l7p2n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io2_l2n1p2_l5n1p2_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1p2_l5n1p2_l7n1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1p2_l5n1p2_l7n1n2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1p2_l5n1p2_l7n1n2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1p2_l5n1p2_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1p2_l5n1p2_l7n1p1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1p2_l5n1p2_l7n1p2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1p2_l5n1p2_l7n1p2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1p2_l5n1p2_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io2_l2n1p2_l5n1p2_l7p1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io2_l2n1p2_l5n1p2_l7p2n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io2_l2n1p2_l5n1p2_l7p2n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io2_l2p1n1_l5p1n1_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2p1n1_l5p1n1_l7n1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2p1n1_l5p1n1_l7n1n2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2p1n1_l5p1n1_l7n1n2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2p1n1_l5p1n1_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2p1n1_l5p1n1_l7n1p1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2p1n1_l5p1n1_l7n1p2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2p1n1_l5p1n1_l7n1p2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2p1n1_l5p1n1_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io2_l2p1n1_l5p1n1_l7p1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io2_l2p1n1_l5p1n1_l7p2n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io2_l2p1n1_l5p1n1_l7p2n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io2_l2p2n1_l5p2n1_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2p2n1_l5p2n1_l7n1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2p2n1_l5p2n1_l7n1n2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2p2n1_l5p2n1_l7n1n2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2p2n1_l5p2n1_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2p2n1_l5p2n1_l7n1p1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2p2n1_l5p2n1_l7n1p2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2p2n1_l5p2n1_l7n1p2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io2_l2p2n1_l5p2n1_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io2_l2p2n1_l5p2n1_l7p1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io2_l2p2n1_l5p2n1_l7p2n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io2_l2p2n1_l5p2n1_l7p2n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 2 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l7n1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l7n1n2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l7n1n2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l7n1n4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l7n1n4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l7n1p1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l7n1p2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l7n1p2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l7n1p4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l7n1p4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l7p1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l7p2n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l7p2n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l7p4n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l7p4n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l7n1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l7n1n2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l7n1n2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l7n1n4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l7n1n4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l7n1p1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l7n1p2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l7n1p2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l7n1p4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l7n1p4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l7p1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l7p2n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l7p2n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l7p4n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l7p4n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l7n1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l7n1n2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l7n1n2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l7n1n4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l7n1n4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l7n1p1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l7n1p2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l7n1p2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l7n1p4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l7n1p4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l7p1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l7p2n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l7p2n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l7p4n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l7p4n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l7n1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l7n1n2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l7n1n2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l7n1n4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l7n1n4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l7n1p1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l7n1p2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l7n1p2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l7n1p4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l7n1p4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l7p1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l7p2n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l7p2n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l7p4n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l7p4n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l7n1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l7n1n2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l7n1n2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l7n1n4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l7n1n4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l7n1p1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l7n1p2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l7n1p2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l7n1p4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l7n1p4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l7p1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l7p2n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l7p2n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l7p4n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l7p4n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l7n1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l7n1n2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l7n1n2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l7n1n4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l7n1n4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l7n1p1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l7n1p2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l7n1p2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l7n1p4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l7n1p4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l7p1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l7p2n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l7p2n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l7p4n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l7p4n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l7n1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l7n1n2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l7n1n2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l7n1n4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l7n1n4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l7n1p1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l7n1p2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l7n1p2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l7n1p4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l7n1p4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l7p1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l7p2n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l7p2n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l7p4n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l7p4n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l7n1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l7n1n2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l7n1n2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l7n1n4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l7n1n4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l7n1p1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l7n1p2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l7n1p2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l7n1p4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l7n1p4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l7p1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l7p2n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l7p2n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l7p4n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l7p4n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l7n1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l7n1n2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l7n1n2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l7n1n4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l7n1n4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l7n1p1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l7n1p2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l7n1p2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l7n1p4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l7n1p4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l7p1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l7p2n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l7p2n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l7p4n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l7p4n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 4 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l7n1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l7n1n2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l7n1n2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l7n1n4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l7n1n4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l7n1n8"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l7n1n8_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l7n1p1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l7n1p2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l7n1p2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l7n1p4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l7n1p4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l7n1p8"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l7n1p8_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l7p1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l7p2n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l7p2n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l7p4n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l7p4n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l7p8n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 8 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l7p8n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 8 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l7n1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l7n1n2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l7n1n2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l7n1n4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l7n1n4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l7n1n8"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l7n1n8_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l7n1p1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l7n1p2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l7n1p2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l7n1p4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l7n1p4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l7n1p8"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l7n1p8_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l7p1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l7p2n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l7p2n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l7p4n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l7p4n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l7p8n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 8 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l7p8n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 8 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l7n1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l7n1n2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l7n1n2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l7n1n4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l7n1n4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l7n1n8"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l7n1n8_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l7n1p1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l7n1p2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l7n1p2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l7n1p4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l7n1p4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l7n1p8"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l7n1p8_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l7p1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l7p2n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l7p2n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l7p4n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l7p4n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l7p8n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 8 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l7p8n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 8 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l7n1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l7n1n2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l7n1n2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l7n1n4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l7n1n4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l7n1n8"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l7n1n8_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l7n1p1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l7n1p2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l7n1p2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l7n1p4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l7n1p4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l7n1p8"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l7n1p8_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l7p1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l7p2n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l7p2n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l7p4n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l7p4n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l7p8n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 8 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l7p8n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 8 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l7n1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l7n1n2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l7n1n2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l7n1n4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l7n1n4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l7n1n8"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l7n1n8_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l7n1p1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l7n1p2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l7n1p2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l7n1p4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l7n1p4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l7n1p8"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l7n1p8_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l7p1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l7p2n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l7p2n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l7p4n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l7p4n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l7p8n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 8 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l7p8n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 1 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 8 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l7n1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l7n1n2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l7n1n2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l7n1n4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l7n1n4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l7n1n8"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l7n1n8_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l7n1p1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l7n1p2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l7n1p2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l7n1p4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l7n1p4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l7n1p8"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l7n1p8_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l7p1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l7p2n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l7p2n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l7p4n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l7p4n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l7p8n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 8 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l7p8n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 2 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 8 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l7n1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l7n1n2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l7n1n2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l7n1n4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l7n1n4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l7n1n8"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l7n1n8_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l7n1p1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l7n1p2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l7n1p2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l7n1p4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l7n1p4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l7n1p8"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l7n1p8_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l7p1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l7p2n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l7p2n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l7p4n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l7p4n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l7p8n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 8 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l7p8n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 4 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 8 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l7n1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l7n1n2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l7n1n2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l7n1n4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l7n1n4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l7n1n8"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l7n1n8_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l7n1p1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l7n1p2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l7n1p2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l7n1p4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l7n1p4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l7n1p8"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l7n1p8_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l7p1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l7p2n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l7p2n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l7p4n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l7p4n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l7p8n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 8 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l7p8n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp3"
set_directive_unroll -factor 8 "syr2k/lp3"
set_directive_pipeline "syr2k/lp6"
set_directive_unroll -factor 8 "syr2k/lp6"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 8 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l7n1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l7n1n2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l7n1n2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l7n1n4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l7n1n4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l7n1n8"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l7n1n8_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l7n1p1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l7n1p2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l7n1p2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l7n1p4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l7n1p4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l7n1p8"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l7n1p8_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l7p1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l7p2n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l7p2n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l7p4n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l7p4n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l7p8n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 8 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l7p8n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 1 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 8 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l7n1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l7n1n2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l7n1n2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l7n1n4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l7n1n4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l7n1n8"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l7n1n8_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l7n1p1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l7n1p2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l7n1p2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l7n1p4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l7n1p4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l7n1p8"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l7n1p8_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l7p1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l7p2n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l7p2n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l7p4n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l7p4n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l7p8n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 8 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l7p8n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 2 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 8 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l7n1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l7n1n2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l7n1n2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l7n1n4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l7n1n4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l7n1n8"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l7n1n8_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l7n1p1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l7n1p2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l7n1p2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l7n1p4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l7n1p4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l7n1p8"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l7n1p8_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l7p1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l7p2n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l7p2n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l7p4n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l7p4n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l7p8n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 8 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l7p8n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 4 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 8 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l7n1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 8 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l7n1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 8 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp5"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l7n1n2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 8 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l7n1n2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 8 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp5"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l7n1n4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 8 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l7n1n4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 8 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp5"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l7n1n8"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 8 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l7n1n8_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 8 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l7n1p1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 8 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l7n1p1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 8 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 1 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l7n1p2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 8 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l7n1p2_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 8 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 2 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l7n1p4"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 8 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l7n1p4_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 8 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 4 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l7n1p8"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 8 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l7n1p8_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 8 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp5"
set_directive_pipeline "syr2k/lp8"
set_directive_unroll -factor 8 "syr2k/lp8"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l7p1n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 8 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l7p1n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 8 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 1 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l7p2n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 8 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l7p2n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 8 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 2 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l7p4n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 8 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l7p4n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 8 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 4 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l7p8n1"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 8 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 8 "syr2k/lp7"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l7p8n1_d1d2"
set_top syr2k
add_files ../src/syr2k.h
add_files ../src/syr2k.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "syr2k" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" A
set_directive_resource -core RAM_1P "syr2k" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" B
set_directive_resource -core RAM_1P "syr2k" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" C
set_directive_interface -mode ap_fifo "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "syr2k" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_A1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B0
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_B1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" buff_D_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "syr2k" tmp2
set_directive_pipeline "syr2k/lprd_2"
set_directive_unroll -factor 8 "syr2k/lprd_2"
set_directive_pipeline "syr2k/lpwr_2"
set_directive_unroll -factor 8 "syr2k/lpwr_2"
set_directive_pipeline "syr2k/lp2"
set_directive_unroll -factor 8 "syr2k/lp2"
set_directive_pipeline "syr2k/lp5"
set_directive_unroll -factor 8 "syr2k/lp5"
set_directive_pipeline "syr2k/lp7"
set_directive_unroll -factor 8 "syr2k/lp7"
csynth_design
close_project

