{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654550014794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654550014801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 14:13:34 2022 " "Processing started: Mon Jun 06 14:13:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654550014801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550014801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550014801 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1654550015359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654550015359 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk DE1_SoC.sv(22) " "Verilog HDL Declaration information at DE1_SoC.sv(22): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654550024820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654550024822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550024822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654550024824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550024824 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "d_ff.sv(8) " "Verilog HDL information at d_ff.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "d_ff.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/d_ff.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654550024826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 2 2 " "Found 2 design units, including 2 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/d_ff.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654550024826 ""} { "Info" "ISGN_ENTITY_NAME" "2 d_ff_testbench " "Found entity 2: d_ff_testbench" {  } { { "d_ff.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/d_ff.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654550024826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550024826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_10_bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file lfsr_10_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_10_bit " "Found entity 1: LFSR_10_bit" {  } { { "LFSR_10_bit.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LFSR_10_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654550024828 ""} { "Info" "ISGN_ENTITY_NAME" "2 LFSR_10_bit_testbench " "Found entity 2: LFSR_10_bit_testbench" {  } { { "LFSR_10_bit.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LFSR_10_bit.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654550024828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550024828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddriver.sv 3 3 " "Found 3 design units, including 3 entities, in source file leddriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LEDDriver " "Found entity 1: LEDDriver" {  } { { "LEDDriver.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LEDDriver.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654550024830 ""} { "Info" "ISGN_ENTITY_NAME" "2 LEDDriver_Test " "Found entity 2: LEDDriver_Test" {  } { { "LEDDriver.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LEDDriver.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654550024830 ""} { "Info" "ISGN_ENTITY_NAME" "3 LEDDriver_TestPhysical " "Found entity 3: LEDDriver_TestPhysical" {  } { { "LEDDriver.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LEDDriver.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654550024830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550024830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_test.sv 2 2 " "Found 2 design units, including 2 entities, in source file led_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED_test " "Found entity 1: LED_test" {  } { { "LED_test.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LED_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654550024831 ""} { "Info" "ISGN_ENTITY_NAME" "2 LED_test_testbench " "Found entity 2: LED_test_testbench" {  } { { "LED_test.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LED_test.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654550024831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550024831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kinematics.sv 2 2 " "Found 2 design units, including 2 entities, in source file kinematics.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kinematics " "Found entity 1: kinematics" {  } { { "kinematics.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/kinematics.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654550024833 ""} { "Info" "ISGN_ENTITY_NAME" "2 kinematics_testbench " "Found entity 2: kinematics_testbench" {  } { { "kinematics.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/kinematics.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654550024833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550024833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "position.sv 2 2 " "Found 2 design units, including 2 entities, in source file position.sv" { { "Info" "ISGN_ENTITY_NAME" "1 position " "Found entity 1: position" {  } { { "position.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/position.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654550024835 ""} { "Info" "ISGN_ENTITY_NAME" "2 position_testbench " "Found entity 2: position_testbench" {  } { { "position.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/position.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654550024835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550024835 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pipe_generator.sv(35) " "Verilog HDL information at pipe_generator.sv(35): always construct contains both blocking and non-blocking assignments" {  } { { "pipe_generator.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/pipe_generator.sv" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654550024836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_generator.sv 2 2 " "Found 2 design units, including 2 entities, in source file pipe_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_generator " "Found entity 1: pipe_generator" {  } { { "pipe_generator.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/pipe_generator.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654550024837 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipe_generator_testbench " "Found entity 2: pipe_generator_testbench" {  } { { "pipe_generator.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/pipe_generator.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654550024837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550024837 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "board_state.sv(34) " "Verilog HDL information at board_state.sv(34): always construct contains both blocking and non-blocking assignments" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654550024838 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "board_state.sv(58) " "Verilog HDL information at board_state.sv(58): always construct contains both blocking and non-blocking assignments" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654550024838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_state.sv 2 2 " "Found 2 design units, including 2 entities, in source file board_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 board_state " "Found entity 1: board_state" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654550024838 ""} { "Info" "ISGN_ENTITY_NAME" "2 board_state_testbench " "Found entity 2: board_state_testbench" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654550024838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550024838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision_checker.sv 2 2 " "Found 2 design units, including 2 entities, in source file collision_checker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_checker " "Found entity 1: collision_checker" {  } { { "collision_checker.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/collision_checker.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654550024841 ""} { "Info" "ISGN_ENTITY_NAME" "2 collision_checker_testbench " "Found entity 2: collision_checker_testbench" {  } { { "collision_checker.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/collision_checker.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654550024841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550024841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_keeper.sv 0 0 " "Found 0 design units, including 0 entities, in source file score_keeper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550024842 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654550024906 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GrnPixelsAdjusted DE1_SoC.sv(48) " "Verilog HDL or VHDL warning at DE1_SoC.sv(48): object \"GrnPixelsAdjusted\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654550024908 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC.sv(4) " "Output port \"LEDR\" at DE1_SoC.sv(4) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1654550024913 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:divider " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:divider\"" {  } { { "DE1_SoC.sv" "divider" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654550024929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDDriver LEDDriver:Driver " "Elaborating entity \"LEDDriver\" for hierarchy \"LEDDriver:Driver\"" {  } { { "DE1_SoC.sv" "Driver" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654550024932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_10_bit LFSR_10_bit:random " "Elaborating entity \"LFSR_10_bit\" for hierarchy \"LFSR_10_bit:random\"" {  } { { "DE1_SoC.sv" "random" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654550024936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_generator pipe_generator:pipe_pair " "Elaborating entity \"pipe_generator\" for hierarchy \"pipe_generator:pipe_pair\"" {  } { { "DE1_SoC.sv" "pipe_pair" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654550024937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kinematics kinematics:motion " "Elaborating entity \"kinematics\" for hierarchy \"kinematics:motion\"" {  } { { "DE1_SoC.sv" "motion" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654550024942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position position:p1 " "Elaborating entity \"position\" for hierarchy \"position:p1\"" {  } { { "DE1_SoC.sv" "p1" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654550024944 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 position.sv(32) " "Verilog HDL assignment warning at position.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "position.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/position.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654550024945 "|DE1_SoC|position:p1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board_state board_state:board " "Elaborating entity \"board_state\" for hierarchy \"board_state:board\"" {  } { { "DE1_SoC.sv" "board" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654550024946 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[15\]\[0\] board_state.sv(38) " "Inferred latch for \"nGPs\[15\]\[0\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550025029 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[14\]\[0\] board_state.sv(38) " "Inferred latch for \"nGPs\[14\]\[0\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550025029 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[13\]\[0\] board_state.sv(38) " "Inferred latch for \"nGPs\[13\]\[0\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550025029 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[12\]\[0\] board_state.sv(38) " "Inferred latch for \"nGPs\[12\]\[0\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550025029 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[11\]\[0\] board_state.sv(38) " "Inferred latch for \"nGPs\[11\]\[0\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550025029 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[10\]\[0\] board_state.sv(38) " "Inferred latch for \"nGPs\[10\]\[0\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550025029 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[9\]\[0\] board_state.sv(38) " "Inferred latch for \"nGPs\[9\]\[0\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550025029 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[8\]\[0\] board_state.sv(38) " "Inferred latch for \"nGPs\[8\]\[0\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550025029 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[7\]\[0\] board_state.sv(38) " "Inferred latch for \"nGPs\[7\]\[0\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550025029 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[6\]\[0\] board_state.sv(38) " "Inferred latch for \"nGPs\[6\]\[0\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550025029 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[5\]\[0\] board_state.sv(38) " "Inferred latch for \"nGPs\[5\]\[0\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550025029 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[4\]\[0\] board_state.sv(38) " "Inferred latch for \"nGPs\[4\]\[0\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550025029 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[3\]\[0\] board_state.sv(38) " "Inferred latch for \"nGPs\[3\]\[0\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550025029 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[2\]\[0\] board_state.sv(38) " "Inferred latch for \"nGPs\[2\]\[0\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550025029 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[1\]\[0\] board_state.sv(38) " "Inferred latch for \"nGPs\[1\]\[0\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550025029 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[0\]\[0\] board_state.sv(38) " "Inferred latch for \"nGPs\[0\]\[0\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550025029 "|DE1_SoC|board_state:board"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux0 " "Found clock multiplexer Mux0" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 24 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1654550025322 "|DE1_SoC|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux1 " "Found clock multiplexer Mux1" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 39 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1654550025322 "|DE1_SoC|Mux1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1654550025322 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1654550025565 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[0\] GND " "Pin \"GPIO_1\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[1\] GND " "Pin \"GPIO_1\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[2\] GND " "Pin \"GPIO_1\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[3\] GND " "Pin \"GPIO_1\[3\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[4\] GND " "Pin \"GPIO_1\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[5\] GND " "Pin \"GPIO_1\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[6\] GND " "Pin \"GPIO_1\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[8\] GND " "Pin \"GPIO_1\[8\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[9\] GND " "Pin \"GPIO_1\[9\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[10\] GND " "Pin \"GPIO_1\[10\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[11\] GND " "Pin \"GPIO_1\[11\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[12\] GND " "Pin \"GPIO_1\[12\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[13\] GND " "Pin \"GPIO_1\[13\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[14\] GND " "Pin \"GPIO_1\[14\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[15\] GND " "Pin \"GPIO_1\[15\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[16\] GND " "Pin \"GPIO_1\[16\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[17\] GND " "Pin \"GPIO_1\[17\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[18\] GND " "Pin \"GPIO_1\[18\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[19\] GND " "Pin \"GPIO_1\[19\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[20\] GND " "Pin \"GPIO_1\[20\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[21\] GND " "Pin \"GPIO_1\[21\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[22\] GND " "Pin \"GPIO_1\[22\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[23\] GND " "Pin \"GPIO_1\[23\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[24\] GND " "Pin \"GPIO_1\[24\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[25\] GND " "Pin \"GPIO_1\[25\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[26\] GND " "Pin \"GPIO_1\[26\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[27\] GND " "Pin \"GPIO_1\[27\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[28\] GND " "Pin \"GPIO_1\[28\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[29\] GND " "Pin \"GPIO_1\[29\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[30\] GND " "Pin \"GPIO_1\[30\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[31\] GND " "Pin \"GPIO_1\[31\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654550025601 "|DE1_SoC|GPIO_1[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1654550025601 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654550025686 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550025903 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654550026047 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654550026047 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654550026110 "|DE1_SoC|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654550026110 "|DE1_SoC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654550026110 "|DE1_SoC|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1654550026110 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "238 " "Implemented 238 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654550026111 ""} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654550026111 ""} { "Info" "ICUT_CUT_TM_LCELLS" "135 " "Implemented 135 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654550026111 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654550026111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654550026139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 06 14:13:46 2022 " "Processing ended: Mon Jun 06 14:13:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654550026139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654550026139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654550026139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654550026139 ""}
