{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 17:07:41 2024 " "Info: Processing started: Sat Dec 21 17:07:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off small_computer -c small_computer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off small_computer -c small_computer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 1232 1400 656 "clk" "" } { 208 392 448 220 "clk" "" } { 184 848 872 200 "clk" "" } { 136 1176 1208 148 "clk" "" } { 200 1064 1088 216 "clk" "" } { 448 600 640 464 "clk" "" } { 408 1040 1064 428 "clk" "" } { 632 1400 1445 648 "clk" "" } } } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_we_reg register reg_group:inst4\|R0\[6\] 47.95 MHz 20.854 ns Internal " "Info: Clock \"clk\" has Internal fmax of 47.95 MHz between source memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"reg_group:inst4\|R0\[6\]\" (period= 20.854 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.107 ns + Longest memory register " "Info: + Longest memory to register delay is 10.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X23_Y13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y13; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_jf91.tdf" "" { Text "F:/文档/模型机/small_computer/db/altsyncram_jf91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|q_a\[6\] 2 MEM M4K_X23_Y13 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X23_Y13; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|q_a\[6\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_jf91.tdf" "" { Text "F:/文档/模型机/small_computer/db/altsyncram_jf91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.206 ns) 5.423 ns inst22\[6\]~4 3 COMB LCCOMB_X24_Y11_N28 1 " "Info: 3: + IC(1.456 ns) + CELL(0.206 ns) = 5.423 ns; Loc. = LCCOMB_X24_Y11_N28; Fanout = 1; COMB Node = 'inst22\[6\]~4'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|q_a[6] inst22[6]~4 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 632 600 648 664 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.202 ns) 6.691 ns inst22\[6\]~5 4 COMB LCCOMB_X25_Y13_N28 2 " "Info: 4: + IC(1.066 ns) + CELL(0.202 ns) = 6.691 ns; Loc. = LCCOMB_X25_Y13_N28; Fanout = 2; COMB Node = 'inst22\[6\]~5'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { inst22[6]~4 inst22[6]~5 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 632 600 648 664 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 7.259 ns inst22\[6\]~29 5 COMB LCCOMB_X25_Y13_N8 3 " "Info: 5: + IC(0.362 ns) + CELL(0.206 ns) = 7.259 ns; Loc. = LCCOMB_X25_Y13_N8; Fanout = 3; COMB Node = 'inst22\[6\]~29'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { inst22[6]~5 inst22[6]~29 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 632 600 648 664 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.206 ns) 8.526 ns mux2_1:inst23\|y\[6\]~9 6 COMB LCCOMB_X26_Y12_N4 4 " "Info: 6: + IC(1.061 ns) + CELL(0.206 ns) = 8.526 ns; Loc. = LCCOMB_X26_Y12_N4; Fanout = 4; COMB Node = 'mux2_1:inst23\|y\[6\]~9'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { inst22[6]~29 mux2_1:inst23|y[6]~9 } "NODE_NAME" } } { "../mux2_1/mux2_1.v" "" { Text "F:/文档/模型机/mux2_1/mux2_1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.460 ns) 10.107 ns reg_group:inst4\|R0\[6\] 7 REG LCFF_X25_Y11_N21 2 " "Info: 7: + IC(1.121 ns) + CELL(0.460 ns) = 10.107 ns; Loc. = LCFF_X25_Y11_N21; Fanout = 2; REG Node = 'reg_group:inst4\|R0\[6\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { mux2_1:inst23|y[6]~9 reg_group:inst4|R0[6] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "F:/文档/模型机/reg_group/reg_group.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.041 ns ( 49.88 % ) " "Info: Total cell delay = 5.041 ns ( 49.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.066 ns ( 50.12 % ) " "Info: Total interconnect delay = 5.066 ns ( 50.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.107 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|q_a[6] inst22[6]~4 inst22[6]~5 inst22[6]~29 mux2_1:inst23|y[6]~9 reg_group:inst4|R0[6] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.107 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|q_a[6] {} inst22[6]~4 {} inst22[6]~5 {} inst22[6]~29 {} mux2_1:inst23|y[6]~9 {} reg_group:inst4|R0[6] {} } { 0.000ns 0.000ns 1.456ns 1.066ns 0.362ns 1.061ns 1.121ns } { 0.000ns 3.761ns 0.206ns 0.202ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.100 ns - Smallest " "Info: - Smallest clock skew is -0.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.766 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 1232 1400 656 "clk" "" } { 208 392 448 220 "clk" "" } { 184 848 872 200 "clk" "" } { 136 1176 1208 148 "clk" "" } { 200 1064 1088 216 "clk" "" } { 448 600 640 464 "clk" "" } { 408 1040 1064 428 "clk" "" } { 632 1400 1445 648 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 1232 1400 656 "clk" "" } { 208 392 448 220 "clk" "" } { 184 848 872 200 "clk" "" } { 136 1176 1208 148 "clk" "" } { 200 1064 1088 216 "clk" "" } { 448 600 640 464 "clk" "" } { 408 1040 1064 428 "clk" "" } { 632 1400 1445 648 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 2.766 ns reg_group:inst4\|R0\[6\] 3 REG LCFF_X25_Y11_N21 2 " "Info: 3: + IC(0.857 ns) + CELL(0.666 ns) = 2.766 ns; Loc. = LCFF_X25_Y11_N21; Fanout = 2; REG Node = 'reg_group:inst4\|R0\[6\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { clk~clkctrl reg_group:inst4|R0[6] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "F:/文档/模型机/reg_group/reg_group.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 63.85 % ) " "Info: Total cell delay = 1.766 ns ( 63.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 36.15 % ) " "Info: Total interconnect delay = 1.000 ns ( 36.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clk clk~clkctrl reg_group:inst4|R0[6] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst4|R0[6] {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.866 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 1232 1400 656 "clk" "" } { 208 392 448 220 "clk" "" } { 184 848 872 200 "clk" "" } { 136 1176 1208 148 "clk" "" } { 200 1064 1088 216 "clk" "" } { 448 600 640 464 "clk" "" } { 408 1040 1064 428 "clk" "" } { 632 1400 1445 648 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 1232 1400 656 "clk" "" } { 208 392 448 220 "clk" "" } { 184 848 872 200 "clk" "" } { 136 1176 1208 148 "clk" "" } { 200 1064 1088 216 "clk" "" } { 448 600 640 464 "clk" "" } { 408 1040 1064 428 "clk" "" } { 632 1400 1445 648 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.835 ns) 2.866 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X23_Y13 8 " "Info: 3: + IC(0.788 ns) + CELL(0.835 ns) = 2.866 ns; Loc. = M4K_X23_Y13; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_jf91.tdf" "" { Text "F:/文档/模型机/small_computer/db/altsyncram_jf91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 67.52 % ) " "Info: Total cell delay = 1.935 ns ( 67.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 32.48 % ) " "Info: Total interconnect delay = 0.931 ns ( 32.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.788ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clk clk~clkctrl reg_group:inst4|R0[6] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst4|R0[6] {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.788ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_jf91.tdf" "" { Text "F:/文档/模型机/small_computer/db/altsyncram_jf91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../reg_group/reg_group.v" "" { Text "F:/文档/模型机/reg_group/reg_group.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_jf91.tdf" "" { Text "F:/文档/模型机/small_computer/db/altsyncram_jf91.tdf" 36 2 0 } } { "../reg_group/reg_group.v" "" { Text "F:/文档/模型机/reg_group/reg_group.v" 21 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.107 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|q_a[6] inst22[6]~4 inst22[6]~5 inst22[6]~29 mux2_1:inst23|y[6]~9 reg_group:inst4|R0[6] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.107 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|q_a[6] {} inst22[6]~4 {} inst22[6]~5 {} inst22[6]~29 {} mux2_1:inst23|y[6]~9 {} reg_group:inst4|R0[6] {} } { 0.000ns 0.000ns 1.456ns 1.066ns 0.362ns 1.061ns 1.121ns } { 0.000ns 3.761ns 0.206ns 0.202ns 0.206ns 0.206ns 0.460ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clk clk~clkctrl reg_group:inst4|R0[6] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst4|R0[6] {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.788ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_group:inst4\|R1\[4\] input\[4\] clk 9.664 ns register " "Info: tsu for register \"reg_group:inst4\|R1\[4\]\" (data pin = \"input\[4\]\", clock pin = \"clk\") is 9.664 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.470 ns + Longest pin register " "Info: + Longest pin to register delay is 12.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns input\[4\] 1 PIN PIN_67 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_67; Fanout = 1; PIN Node = 'input\[4\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[4] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 376 544 656 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.362 ns) + CELL(0.606 ns) 7.902 ns inst22\[4\]~10 2 COMB LCCOMB_X24_Y13_N8 1 " "Info: 2: + IC(6.362 ns) + CELL(0.606 ns) = 7.902 ns; Loc. = LCCOMB_X24_Y13_N8; Fanout = 1; COMB Node = 'inst22\[4\]~10'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.968 ns" { input[4] inst22[4]~10 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 632 600 648 664 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.202 ns) 8.768 ns inst22\[4\]~11 3 COMB LCCOMB_X24_Y13_N2 2 " "Info: 3: + IC(0.664 ns) + CELL(0.202 ns) = 8.768 ns; Loc. = LCCOMB_X24_Y13_N2; Fanout = 2; COMB Node = 'inst22\[4\]~11'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { inst22[4]~10 inst22[4]~11 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 632 600 648 664 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 9.340 ns inst22\[4\]~28 4 COMB LCCOMB_X24_Y13_N0 3 " "Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 9.340 ns; Loc. = LCCOMB_X24_Y13_N0; Fanout = 3; COMB Node = 'inst22\[4\]~28'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { inst22[4]~11 inst22[4]~28 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 632 600 648 664 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.206 ns) 10.558 ns mux2_1:inst23\|y\[4\]~11 5 COMB LCCOMB_X24_Y13_N18 4 " "Info: 5: + IC(1.012 ns) + CELL(0.206 ns) = 10.558 ns; Loc. = LCCOMB_X24_Y13_N18; Fanout = 4; COMB Node = 'mux2_1:inst23\|y\[4\]~11'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { inst22[4]~28 mux2_1:inst23|y[4]~11 } "NODE_NAME" } } { "../mux2_1/mux2_1.v" "" { Text "F:/文档/模型机/mux2_1/mux2_1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.452 ns) + CELL(0.460 ns) 12.470 ns reg_group:inst4\|R1\[4\] 6 REG LCFF_X25_Y11_N17 2 " "Info: 6: + IC(1.452 ns) + CELL(0.460 ns) = 12.470 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 2; REG Node = 'reg_group:inst4\|R1\[4\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { mux2_1:inst23|y[4]~11 reg_group:inst4|R1[4] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "F:/文档/模型机/reg_group/reg_group.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.614 ns ( 20.96 % ) " "Info: Total cell delay = 2.614 ns ( 20.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.856 ns ( 79.04 % ) " "Info: Total interconnect delay = 9.856 ns ( 79.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.470 ns" { input[4] inst22[4]~10 inst22[4]~11 inst22[4]~28 mux2_1:inst23|y[4]~11 reg_group:inst4|R1[4] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.470 ns" { input[4] {} input[4]~combout {} inst22[4]~10 {} inst22[4]~11 {} inst22[4]~28 {} mux2_1:inst23|y[4]~11 {} reg_group:inst4|R1[4] {} } { 0.000ns 0.000ns 6.362ns 0.664ns 0.366ns 1.012ns 1.452ns } { 0.000ns 0.934ns 0.606ns 0.202ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../reg_group/reg_group.v" "" { Text "F:/文档/模型机/reg_group/reg_group.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.766 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 1232 1400 656 "clk" "" } { 208 392 448 220 "clk" "" } { 184 848 872 200 "clk" "" } { 136 1176 1208 148 "clk" "" } { 200 1064 1088 216 "clk" "" } { 448 600 640 464 "clk" "" } { 408 1040 1064 428 "clk" "" } { 632 1400 1445 648 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 1232 1400 656 "clk" "" } { 208 392 448 220 "clk" "" } { 184 848 872 200 "clk" "" } { 136 1176 1208 148 "clk" "" } { 200 1064 1088 216 "clk" "" } { 448 600 640 464 "clk" "" } { 408 1040 1064 428 "clk" "" } { 632 1400 1445 648 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 2.766 ns reg_group:inst4\|R1\[4\] 3 REG LCFF_X25_Y11_N17 2 " "Info: 3: + IC(0.857 ns) + CELL(0.666 ns) = 2.766 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 2; REG Node = 'reg_group:inst4\|R1\[4\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { clk~clkctrl reg_group:inst4|R1[4] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "F:/文档/模型机/reg_group/reg_group.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 63.85 % ) " "Info: Total cell delay = 1.766 ns ( 63.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 36.15 % ) " "Info: Total interconnect delay = 1.000 ns ( 36.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clk clk~clkctrl reg_group:inst4|R1[4] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst4|R1[4] {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.470 ns" { input[4] inst22[4]~10 inst22[4]~11 inst22[4]~28 mux2_1:inst23|y[4]~11 reg_group:inst4|R1[4] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.470 ns" { input[4] {} input[4]~combout {} inst22[4]~10 {} inst22[4]~11 {} inst22[4]~28 {} mux2_1:inst23|y[4]~11 {} reg_group:inst4|R1[4] {} } { 0.000ns 0.000ns 6.362ns 0.664ns 0.366ns 1.012ns 1.452ns } { 0.000ns 0.934ns 0.606ns 0.202ns 0.206ns 0.206ns 0.460ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clk clk~clkctrl reg_group:inst4|R1[4] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst4|R1[4] {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk output\[7\] ir:inst1\|x\[3\] 15.826 ns register " "Info: tco from clock \"clk\" to destination pin \"output\[7\]\" through register \"ir:inst1\|x\[3\]\" is 15.826 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.768 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 1232 1400 656 "clk" "" } { 208 392 448 220 "clk" "" } { 184 848 872 200 "clk" "" } { 136 1176 1208 148 "clk" "" } { 200 1064 1088 216 "clk" "" } { 448 600 640 464 "clk" "" } { 408 1040 1064 428 "clk" "" } { 632 1400 1445 648 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 1232 1400 656 "clk" "" } { 208 392 448 220 "clk" "" } { 184 848 872 200 "clk" "" } { 136 1176 1208 148 "clk" "" } { 200 1064 1088 216 "clk" "" } { 448 600 640 464 "clk" "" } { 408 1040 1064 428 "clk" "" } { 632 1400 1445 648 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.666 ns) 2.768 ns ir:inst1\|x\[3\] 3 REG LCFF_X24_Y12_N25 16 " "Info: 3: + IC(0.859 ns) + CELL(0.666 ns) = 2.768 ns; Loc. = LCFF_X24_Y12_N25; Fanout = 16; REG Node = 'ir:inst1\|x\[3\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { clk~clkctrl ir:inst1|x[3] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "F:/文档/模型机/ir/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 63.80 % ) " "Info: Total cell delay = 1.766 ns ( 63.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 36.20 % ) " "Info: Total interconnect delay = 1.002 ns ( 36.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk clk~clkctrl ir:inst1|x[3] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst1|x[3] {} } { 0.000ns 0.000ns 0.143ns 0.859ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../ir/ir.v" "" { Text "F:/文档/模型机/ir/ir.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.754 ns + Longest register pin " "Info: + Longest register to pin delay is 12.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst1\|x\[3\] 1 REG LCFF_X24_Y12_N25 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y12_N25; Fanout = 16; REG Node = 'ir:inst1\|x\[3\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst1|x[3] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "F:/文档/模型机/ir/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.009 ns) + CELL(0.650 ns) 2.659 ns reg_group:inst4\|d\[4\]~30 2 COMB LCCOMB_X25_Y11_N10 1 " "Info: 2: + IC(2.009 ns) + CELL(0.650 ns) = 2.659 ns; Loc. = LCCOMB_X25_Y11_N10; Fanout = 1; COMB Node = 'reg_group:inst4\|d\[4\]~30'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { ir:inst1|x[3] reg_group:inst4|d[4]~30 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "F:/文档/模型机/reg_group/reg_group.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.206 ns) 3.222 ns reg_group:inst4\|d\[4\]~31 3 COMB LCCOMB_X25_Y11_N16 4 " "Info: 3: + IC(0.357 ns) + CELL(0.206 ns) = 3.222 ns; Loc. = LCCOMB_X25_Y11_N16; Fanout = 4; COMB Node = 'reg_group:inst4\|d\[4\]~31'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { reg_group:inst4|d[4]~30 reg_group:inst4|d[4]~31 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "F:/文档/模型机/reg_group/reg_group.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(0.596 ns) 5.688 ns au:inst20\|Add0~20 4 COMB LCCOMB_X25_Y13_N20 2 " "Info: 4: + IC(1.870 ns) + CELL(0.596 ns) = 5.688 ns; Loc. = LCCOMB_X25_Y13_N20; Fanout = 2; COMB Node = 'au:inst20\|Add0~20'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { reg_group:inst4|d[4]~31 au:inst20|Add0~20 } "NODE_NAME" } } { "../au/au.v" "" { Text "F:/文档/模型机/au/au.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.774 ns au:inst20\|Add0~22 5 COMB LCCOMB_X25_Y13_N22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 5.774 ns; Loc. = LCCOMB_X25_Y13_N22; Fanout = 2; COMB Node = 'au:inst20\|Add0~22'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst20|Add0~20 au:inst20|Add0~22 } "NODE_NAME" } } { "../au/au.v" "" { Text "F:/文档/模型机/au/au.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.860 ns au:inst20\|Add0~24 6 COMB LCCOMB_X25_Y13_N24 1 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 5.860 ns; Loc. = LCCOMB_X25_Y13_N24; Fanout = 1; COMB Node = 'au:inst20\|Add0~24'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst20|Add0~22 au:inst20|Add0~24 } "NODE_NAME" } } { "../au/au.v" "" { Text "F:/文档/模型机/au/au.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.366 ns au:inst20\|Add0~25 7 COMB LCCOMB_X25_Y13_N26 1 " "Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 6.366 ns; Loc. = LCCOMB_X25_Y13_N26; Fanout = 1; COMB Node = 'au:inst20\|Add0~25'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { au:inst20|Add0~24 au:inst20|Add0~25 } "NODE_NAME" } } { "../au/au.v" "" { Text "F:/文档/模型机/au/au.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.366 ns) 7.426 ns inst22\[7\]~33 8 COMB LCCOMB_X24_Y13_N22 2 " "Info: 8: + IC(0.694 ns) + CELL(0.366 ns) = 7.426 ns; Loc. = LCCOMB_X24_Y13_N22; Fanout = 2; COMB Node = 'inst22\[7\]~33'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { au:inst20|Add0~25 inst22[7]~33 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 632 600 648 664 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.206 ns) 8.689 ns inst22\[7\]~1 9 COMB LCCOMB_X22_Y13_N2 1 " "Info: 9: + IC(1.057 ns) + CELL(0.206 ns) = 8.689 ns; Loc. = LCCOMB_X22_Y13_N2; Fanout = 1; COMB Node = 'inst22\[7\]~1'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { inst22[7]~33 inst22[7]~1 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 632 600 648 664 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(3.226 ns) 12.754 ns output\[7\] 10 PIN PIN_118 0 " "Info: 10: + IC(0.839 ns) + CELL(3.226 ns) = 12.754 ns; Loc. = PIN_118; Fanout = 0; PIN Node = 'output\[7\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.065 ns" { inst22[7]~1 output[7] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 904 1080 656 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.928 ns ( 46.48 % ) " "Info: Total cell delay = 5.928 ns ( 46.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.826 ns ( 53.52 % ) " "Info: Total interconnect delay = 6.826 ns ( 53.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.754 ns" { ir:inst1|x[3] reg_group:inst4|d[4]~30 reg_group:inst4|d[4]~31 au:inst20|Add0~20 au:inst20|Add0~22 au:inst20|Add0~24 au:inst20|Add0~25 inst22[7]~33 inst22[7]~1 output[7] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.754 ns" { ir:inst1|x[3] {} reg_group:inst4|d[4]~30 {} reg_group:inst4|d[4]~31 {} au:inst20|Add0~20 {} au:inst20|Add0~22 {} au:inst20|Add0~24 {} au:inst20|Add0~25 {} inst22[7]~33 {} inst22[7]~1 {} output[7] {} } { 0.000ns 2.009ns 0.357ns 1.870ns 0.000ns 0.000ns 0.000ns 0.694ns 1.057ns 0.839ns } { 0.000ns 0.650ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.366ns 0.206ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk clk~clkctrl ir:inst1|x[3] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst1|x[3] {} } { 0.000ns 0.000ns 0.143ns 0.859ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.754 ns" { ir:inst1|x[3] reg_group:inst4|d[4]~30 reg_group:inst4|d[4]~31 au:inst20|Add0~20 au:inst20|Add0~22 au:inst20|Add0~24 au:inst20|Add0~25 inst22[7]~33 inst22[7]~1 output[7] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.754 ns" { ir:inst1|x[3] {} reg_group:inst4|d[4]~30 {} reg_group:inst4|d[4]~31 {} au:inst20|Add0~20 {} au:inst20|Add0~22 {} au:inst20|Add0~24 {} au:inst20|Add0~25 {} inst22[7]~33 {} inst22[7]~1 {} output[7] {} } { 0.000ns 2.009ns 0.357ns 1.870ns 0.000ns 0.000ns 0.000ns 0.694ns 1.057ns 0.839ns } { 0.000ns 0.650ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.366ns 0.206ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "input\[4\] output\[4\] 13.503 ns Longest " "Info: Longest tpd from source pin \"input\[4\]\" to destination pin \"output\[4\]\" is 13.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns input\[4\] 1 PIN PIN_67 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_67; Fanout = 1; PIN Node = 'input\[4\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[4] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 376 544 656 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.362 ns) + CELL(0.606 ns) 7.902 ns inst22\[4\]~10 2 COMB LCCOMB_X24_Y13_N8 1 " "Info: 2: + IC(6.362 ns) + CELL(0.606 ns) = 7.902 ns; Loc. = LCCOMB_X24_Y13_N8; Fanout = 1; COMB Node = 'inst22\[4\]~10'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.968 ns" { input[4] inst22[4]~10 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 632 600 648 664 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.202 ns) 8.768 ns inst22\[4\]~11 3 COMB LCCOMB_X24_Y13_N2 2 " "Info: 3: + IC(0.664 ns) + CELL(0.202 ns) = 8.768 ns; Loc. = LCCOMB_X24_Y13_N2; Fanout = 2; COMB Node = 'inst22\[4\]~11'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { inst22[4]~10 inst22[4]~11 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 632 600 648 664 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(3.236 ns) 13.503 ns output\[4\] 4 PIN PIN_112 0 " "Info: 4: + IC(1.499 ns) + CELL(3.236 ns) = 13.503 ns; Loc. = PIN_112; Fanout = 0; PIN Node = 'output\[4\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.735 ns" { inst22[4]~11 output[4] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 904 1080 656 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.978 ns ( 36.87 % ) " "Info: Total cell delay = 4.978 ns ( 36.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.525 ns ( 63.13 % ) " "Info: Total interconnect delay = 8.525 ns ( 63.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.503 ns" { input[4] inst22[4]~10 inst22[4]~11 output[4] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "13.503 ns" { input[4] {} input[4]~combout {} inst22[4]~10 {} inst22[4]~11 {} output[4] {} } { 0.000ns 0.000ns 6.362ns 0.664ns 1.499ns } { 0.000ns 0.934ns 0.606ns 0.202ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ir:inst1\|x\[1\] input\[1\] clk -3.207 ns register " "Info: th for register \"ir:inst1\|x\[1\]\" (data pin = \"input\[1\]\", clock pin = \"clk\") is -3.207 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.765 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 1232 1400 656 "clk" "" } { 208 392 448 220 "clk" "" } { 184 848 872 200 "clk" "" } { 136 1176 1208 148 "clk" "" } { 200 1064 1088 216 "clk" "" } { 448 600 640 464 "clk" "" } { 408 1040 1064 428 "clk" "" } { 632 1400 1445 648 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 1232 1400 656 "clk" "" } { 208 392 448 220 "clk" "" } { 184 848 872 200 "clk" "" } { 136 1176 1208 148 "clk" "" } { 200 1064 1088 216 "clk" "" } { 448 600 640 464 "clk" "" } { 408 1040 1064 428 "clk" "" } { 632 1400 1445 648 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.666 ns) 2.765 ns ir:inst1\|x\[1\] 3 REG LCFF_X24_Y11_N19 12 " "Info: 3: + IC(0.856 ns) + CELL(0.666 ns) = 2.765 ns; Loc. = LCFF_X24_Y11_N19; Fanout = 12; REG Node = 'ir:inst1\|x\[1\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { clk~clkctrl ir:inst1|x[1] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "F:/文档/模型机/ir/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 63.87 % ) " "Info: Total cell delay = 1.766 ns ( 63.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 36.13 % ) " "Info: Total interconnect delay = 0.999 ns ( 36.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.765 ns" { clk clk~clkctrl ir:inst1|x[1] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.765 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst1|x[1] {} } { 0.000ns 0.000ns 0.143ns 0.856ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../ir/ir.v" "" { Text "F:/文档/模型机/ir/ir.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.278 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns input\[1\] 1 PIN PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 1; PIN Node = 'input\[1\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[1] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 640 376 544 656 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.353 ns) + CELL(0.624 ns) 4.077 ns inst22\[1\]~19 2 COMB LCCOMB_X24_Y11_N16 1 " "Info: 2: + IC(2.353 ns) + CELL(0.624 ns) = 4.077 ns; Loc. = LCCOMB_X24_Y11_N16; Fanout = 1; COMB Node = 'inst22\[1\]~19'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.977 ns" { input[1] inst22[1]~19 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 632 600 648 664 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.370 ns) 4.836 ns inst22\[1\]~20 3 COMB LCCOMB_X24_Y11_N26 2 " "Info: 3: + IC(0.389 ns) + CELL(0.370 ns) = 4.836 ns; Loc. = LCCOMB_X24_Y11_N26; Fanout = 2; COMB Node = 'inst22\[1\]~20'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { inst22[1]~19 inst22[1]~20 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 632 600 648 664 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 5.410 ns inst22\[1\]~27 4 COMB LCCOMB_X24_Y11_N14 3 " "Info: 4: + IC(0.368 ns) + CELL(0.206 ns) = 5.410 ns; Loc. = LCCOMB_X24_Y11_N14; Fanout = 3; COMB Node = 'inst22\[1\]~27'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { inst22[1]~20 inst22[1]~27 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/文档/模型机/small_computer/small_computer.bdf" { { 632 600 648 664 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.460 ns) 6.278 ns ir:inst1\|x\[1\] 5 REG LCFF_X24_Y11_N19 12 " "Info: 5: + IC(0.408 ns) + CELL(0.460 ns) = 6.278 ns; Loc. = LCFF_X24_Y11_N19; Fanout = 12; REG Node = 'ir:inst1\|x\[1\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { inst22[1]~27 ir:inst1|x[1] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "F:/文档/模型机/ir/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.760 ns ( 43.96 % ) " "Info: Total cell delay = 2.760 ns ( 43.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.518 ns ( 56.04 % ) " "Info: Total interconnect delay = 3.518 ns ( 56.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.278 ns" { input[1] inst22[1]~19 inst22[1]~20 inst22[1]~27 ir:inst1|x[1] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.278 ns" { input[1] {} input[1]~combout {} inst22[1]~19 {} inst22[1]~20 {} inst22[1]~27 {} ir:inst1|x[1] {} } { 0.000ns 0.000ns 2.353ns 0.389ns 0.368ns 0.408ns } { 0.000ns 1.100ns 0.624ns 0.370ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.765 ns" { clk clk~clkctrl ir:inst1|x[1] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.765 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst1|x[1] {} } { 0.000ns 0.000ns 0.143ns 0.856ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.278 ns" { input[1] inst22[1]~19 inst22[1]~20 inst22[1]~27 ir:inst1|x[1] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.278 ns" { input[1] {} input[1]~combout {} inst22[1]~19 {} inst22[1]~20 {} inst22[1]~27 {} ir:inst1|x[1] {} } { 0.000ns 0.000ns 2.353ns 0.389ns 0.368ns 0.408ns } { 0.000ns 1.100ns 0.624ns 0.370ns 0.206ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 17:07:41 2024 " "Info: Processing ended: Sat Dec 21 17:07:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
