// Seed: 1989770666
module module_0;
  always #id_1;
  assign module_2.id_36 = 0;
  wire id_2;
  bit  id_3;
  initial $signed(75);
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  module_0 modCall_1 ();
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_8 = -1;
  wire id_9;
endmodule
module module_2 (
    input supply0 id_0,
    output tri1 id_1,
    output uwire id_2,
    output supply1 id_3,
    input wire id_4
    , id_10,
    input supply1 id_5,
    input supply0 id_6,
    output wor id_7,
    input wire id_8
);
  wire id_11;
  assign id_3 = id_11;
  module_0 modCall_1 ();
  wire id_12;
  struct packed {logic id_13;} [1 : 1  &  -1 'h0 &  -1] id_14;
  ;
  bit
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39;
  always id_34 = id_30;
endmodule
