# RTL-Design-Project

> A collection of VHDL RTL modules, testbenches and an HLSM design report for digital-design coursework.
> A reference to the project may be found in `HLSM_Design_Project.pdf` 

## Repository Overview

This repository contains a set of VHDL modules, testbenches, and documentation used for an RTL / HLSM design project. It includes simple gates, arithmetic modules, a small processor-style Flappy controller/datapath implementation, and testbenches to verify functionality.

**Top-level files (selected):**
- `HLSM_Design_Project.pdf` 
- `dflipflop.vhd`
- `flappy_controller.vhd`
- `flappy_datapath.vhd`
- `flappy_processor.vhd`
- `flappy_nextstate_logic.vhd`
- `flappy_output_logic.vhd`
- testbenches: `flappy_controlloer_tb.vhd`, `flappy_datapath_tb.vhd`, `flappy_processor_tb.vhd`, etc.
- small components: `one_bit_full_adder.vhd`, `one_bit_half_adder.vhd`, `six_bit_ripple_carry_adder.vhd`, `sixBitLessThan.vhd`, `six_bit_load_register.vhd`, `two_input_and_gate.vhd`, `two_input_or_gate.vhd`, `two_input_xor_gate.vhd`, etc.
