#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Apr 17 23:55:58 2024
# Process ID: 756360
# Current directory: /home/vihangamuthumala/Documents/my_work/Nano-Processor
# Command line: vivado
# Log file: /home/vihangamuthumala/Documents/my_work/Nano-Processor/vivado.log
# Journal file: /home/vihangamuthumala/Documents/my_work/Nano-Processor/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 6094.363 ; gain = 96.539 ; free physical = 114 ; free virtual = 1649
set_property source_mgmt_mode None [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Apr 18 00:35:58 2024] Launched synth_1...
Run output will be captured here: /home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Register_Bank
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 6251.832 ; gain = 58.914 ; free physical = 579 ; free virtual = 1606
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_TO_8' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:34' bound to instance 'Decode_3_to_8_0' of component 'Decoder_3_to_8' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_TO_8' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_TO_4' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:34' bound to instance 'Decode_2_to_4_0' of component 'Decoder_2_to_4' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_TO_4' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_TO_4' (1#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_TO_4' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:34' bound to instance 'Decode_2_to_4_1' of component 'Decoder_2_to_4' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_TO_8' (2#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg_4_B' (3#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:83]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:91]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:99]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:107]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:115]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:123]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (4#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 6287.082 ; gain = 94.164 ; free physical = 578 ; free virtual = 1609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 6287.082 ; gain = 94.164 ; free physical = 579 ; free virtual = 1610
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 6287.082 ; gain = 94.164 ; free physical = 579 ; free virtual = 1610
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:47 . Memory (MB): peak = 6615.996 ; gain = 423.078 ; free physical = 194 ; free virtual = 1274
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:47 . Memory (MB): peak = 6615.996 ; gain = 423.078 ; free physical = 194 ; free virtual = 1274
set_property top Main_Process [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top Main_Process [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 6615.996 ; gain = 0.000 ; free physical = 279 ; free virtual = 1151
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main_Process' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:45]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Ins_decoder' of component 'Instruction_Decoder' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (1#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-3491] module 'Register_Bank' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:34' bound to instance 'Register_Bank_0' of component 'Register_Bank' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:180]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_TO_8' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:34' bound to instance 'Decode_3_to_8_0' of component 'Decoder_3_to_8' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_TO_8' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_TO_4' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:34' bound to instance 'Decode_2_to_4_0' of component 'Decoder_2_to_4' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_TO_4' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_TO_4' (2#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_TO_4' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:34' bound to instance 'Decode_2_to_4_1' of component 'Decoder_2_to_4' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_TO_8' (3#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg_4_B' (4#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:83]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:91]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:99]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:107]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:115]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:123]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (5#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:24' bound to instance 'Mux_8_W_4_b_0' of component 'Mux_8_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:195]
INFO: [Synth 8-638] synthesizing module 'Mux_8_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:37]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_1' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_W_4_B' (6#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:42]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_2' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:58]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_3' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:66]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_4' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:74]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_5' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:82]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_6' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:90]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_7' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_W_4_B' (7#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:37]
INFO: [Synth 8-3491] module 'Mux_8_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:24' bound to instance 'Mux_8_W_4_b_1' of component 'Mux_8_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:210]
INFO: [Synth 8-3491] module 'Add_Sub_Unit' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:34' bound to instance 'Add_Sub' of component 'Add_Sub_Unit' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:223]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_Unit' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:45]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:70]
INFO: [Synth 8-638] synthesizing module 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:52]
INFO: [Synth 8-638] synthesizing module 'HA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (8#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'FA' (9#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:78]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:86]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_Unit' (10#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:45]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux_2_W_4_B_0' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:234]
INFO: [Synth 8-3491] module 'Adder_3_bit' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:34' bound to instance 'Adder_3_b' of component 'Adder_3_bit' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:242]
INFO: [Synth 8-638] synthesizing module 'Adder_3_bit' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:56]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Adder_3_bit' (11#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2_W_3_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_2_W_2_B.vhd:34' bound to instance 'Mux_2_w_3_b_0' of component 'Mux_2_W_3_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:249]
INFO: [Synth 8-638] synthesizing module 'Mux_2_W_3_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_2_W_2_B.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_W_3_B' (12#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_2_W_2_B.vhd:41]
INFO: [Synth 8-3491] module 'Program_Counter' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Program_Counter.vhd:34' bound to instance 'Program_Counter_0' of component 'Program_Counter' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:256]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Program_Counter.vhd:41]
INFO: [Synth 8-3491] module 'Reg_3_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Reg_3_B.vhd:34' bound to instance 'Reg_0' of component 'Reg_3_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Program_Counter.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Reg_3_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Reg_3_B.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg_3_B' (13#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Reg_3_B.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (14#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Program_Counter.vhd:41]
INFO: [Synth 8-3491] module 'Program_Rom' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/ProgramRom.vhd:34' bound to instance 'Pro_rom' of component 'Program_Rom' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:263]
INFO: [Synth 8-638] synthesizing module 'Program_Rom' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/ProgramRom.vhd:39]
ERROR: [Synth 8-421] mismatched array sizes in rhs and lhs of assignment [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/ProgramRom.vhd:42]
ERROR: [Synth 8-285] failed synthesizing module 'Program_Rom' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/ProgramRom.vhd:39]
ERROR: [Synth 8-285] failed synthesizing module 'Main_Process' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 6615.996 ; gain = 0.000 ; free physical = 224 ; free virtual = 1115
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 6615.996 ; gain = 0.000 ; free physical = 224 ; free virtual = 1115
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Apr 18 00:41:51 2024] Launched synth_1...
Run output will be captured here: /home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Apr 18 00:51:40 2024] Launched synth_1...
Run output will be captured here: /home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 6623.277 ; gain = 0.000 ; free physical = 412 ; free virtual = 1121
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main_Process' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:45]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Ins_decoder' of component 'Instruction_Decoder' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (1#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-3491] module 'Register_Bank' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:34' bound to instance 'Register_Bank_0' of component 'Register_Bank' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:180]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_TO_8' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:34' bound to instance 'Decode_3_to_8_0' of component 'Decoder_3_to_8' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_TO_8' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_TO_4' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:34' bound to instance 'Decode_2_to_4_0' of component 'Decoder_2_to_4' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_TO_4' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_TO_4' (2#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_TO_4' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:34' bound to instance 'Decode_2_to_4_1' of component 'Decoder_2_to_4' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_TO_8' (3#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg_4_B' (4#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:83]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:91]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:99]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:107]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:115]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:123]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (5#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:24' bound to instance 'Mux_8_W_4_b_0' of component 'Mux_8_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:195]
INFO: [Synth 8-638] synthesizing module 'Mux_8_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:37]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_1' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_W_4_B' (6#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:42]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_2' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:58]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_3' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:66]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_4' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:74]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_5' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:82]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_6' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:90]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_7' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_W_4_B' (7#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:37]
INFO: [Synth 8-3491] module 'Mux_8_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:24' bound to instance 'Mux_8_W_4_b_1' of component 'Mux_8_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:210]
INFO: [Synth 8-3491] module 'Add_Sub_Unit' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:34' bound to instance 'Add_Sub' of component 'Add_Sub_Unit' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:223]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_Unit' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:45]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:70]
INFO: [Synth 8-638] synthesizing module 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:52]
INFO: [Synth 8-638] synthesizing module 'HA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (8#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'FA' (9#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:78]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:86]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_Unit' (10#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:45]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux_2_W_4_B_0' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:234]
INFO: [Synth 8-3491] module 'Adder_3_bit' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:34' bound to instance 'Adder_3_b' of component 'Adder_3_bit' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:242]
INFO: [Synth 8-638] synthesizing module 'Adder_3_bit' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:56]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Adder_3_bit' (11#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2_W_3_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_2_W_2_B.vhd:34' bound to instance 'Mux_2_w_3_b_0' of component 'Mux_2_W_3_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:249]
INFO: [Synth 8-638] synthesizing module 'Mux_2_W_3_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_2_W_2_B.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_W_3_B' (12#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_2_W_2_B.vhd:41]
INFO: [Synth 8-3491] module 'Program_Counter' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Program_Counter.vhd:34' bound to instance 'Program_Counter_0' of component 'Program_Counter' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:256]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Program_Counter.vhd:41]
INFO: [Synth 8-3491] module 'Reg_3_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Reg_3_B.vhd:34' bound to instance 'Reg_0' of component 'Reg_3_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Program_Counter.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Reg_3_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Reg_3_B.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg_3_B' (13#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Reg_3_B.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (14#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Program_Counter.vhd:41]
INFO: [Synth 8-3491] module 'Program_Rom' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/ProgramRom.vhd:34' bound to instance 'Pro_rom' of component 'Program_Rom' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:263]
INFO: [Synth 8-638] synthesizing module 'Program_Rom' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/ProgramRom.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Program_Rom' (15#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/ProgramRom.vhd:39]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_6/project_6.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'slow_clock' of component 'Slow_Clk' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:268]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_6/project_6.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (16#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_6/project_6.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_8/project_8_saved.srcs/sources_1/new/LUT_16_7.vhd:35' bound to instance 'Seg_display' of component 'LUT_16_7' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:273]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_8/project_8_saved.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (17#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_8/project_8_saved.srcs/sources_1/new/LUT_16_7.vhd:40]
WARNING: [Synth 8-3848] Net program_counter_out in module/entity Main_Process does not have driver. [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'Main_Process' (18#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:45]
WARNING: [Synth 8-3917] design Main_Process has port anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Main_Process has port anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Main_Process has port anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Main_Process has port anode[0] driven by constant 0
WARNING: [Synth 8-3331] design Adder_3_bit has unconnected port C_in
WARNING: [Synth 8-3331] design Add_Sub_Unit has unconnected port C_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 6623.277 ; gain = 0.000 ; free physical = 409 ; free virtual = 1128
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Adder_3_b:A[2] to constant 0 [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:242]
WARNING: [Synth 8-3295] tying undriven pin Adder_3_b:A[1] to constant 0 [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:242]
WARNING: [Synth 8-3295] tying undriven pin Adder_3_b:A[0] to constant 0 [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:242]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 6623.277 ; gain = 0.000 ; free physical = 410 ; free virtual = 1130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 6623.277 ; gain = 0.000 ; free physical = 410 ; free virtual = 1130
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 6699.777 ; gain = 76.500 ; free physical = 174 ; free virtual = 1113
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Main_Process.vhd w ]
add_files -fileset sim_1 /home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Main_Process.vhd
set_property top TB_Main_Process [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Main_Process' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TB_Main_Process_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_4_B
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/ProgramRom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Rom
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_Process
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Reg_4_B
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Reg_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Reg_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_8/project_8_saved.srcs/sim_1/new/TB_LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Main_Process.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Main_Process
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 44cfa6dd40264a9699380bccba51978d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TB_Main_Process_behav xil_defaultlib.TB_Main_Process -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:59]
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:60]
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:61]
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_TO_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_TO_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_4_B [reg_4_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_W_4_B [mux_2_w_4_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_W_4_B [mux_8_w_4_b_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_Unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_W_3_B [mux_2_w_3_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_3_B [reg_3_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Main_Process [main_process_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_main_process
Built simulation snapshot TB_Main_Process_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim/xsim.dir/TB_Main_Process_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 18 01:47:57 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Main_Process_behav -key {Behavioral:sim_1:Functional:TB_Main_Process} -tclbatch {TB_Main_Process.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Main_Process.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Main_Process_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 6802.590 ; gain = 66.770 ; free physical = 142 ; free virtual = 957
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Main_Process' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TB_Main_Process_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Main_Process.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Main_Process
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 44cfa6dd40264a9699380bccba51978d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TB_Main_Process_behav xil_defaultlib.TB_Main_Process -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:59]
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:60]
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:61]
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_TO_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_TO_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_4_B [reg_4_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_W_4_B [mux_2_w_4_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_W_4_B [mux_8_w_4_b_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_Unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_W_3_B [mux_2_w_3_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_3_B [reg_3_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Main_Process [main_process_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_main_process
Built simulation snapshot TB_Main_Process_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Main_Process_behav -key {Behavioral:sim_1:Functional:TB_Main_Process} -tclbatch {TB_Main_Process.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Main_Process.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Main_Process_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6802.672 ; gain = 0.000 ; free physical = 187 ; free virtual = 997
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Main_Process' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TB_Main_Process_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Main_Process.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Main_Process
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 44cfa6dd40264a9699380bccba51978d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TB_Main_Process_behav xil_defaultlib.TB_Main_Process -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:59]
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:60]
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:61]
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_TO_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_TO_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_4_B [reg_4_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_W_4_B [mux_2_w_4_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_W_4_B [mux_8_w_4_b_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_Unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_W_3_B [mux_2_w_3_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_3_B [reg_3_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Main_Process [main_process_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_main_process
Built simulation snapshot TB_Main_Process_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Main_Process_behav -key {Behavioral:sim_1:Functional:TB_Main_Process} -tclbatch {TB_Main_Process.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Main_Process.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Main_Process_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6802.672 ; gain = 0.000 ; free physical = 149 ; free virtual = 971
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Main_Process' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TB_Main_Process_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_Process
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Main_Process.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Main_Process
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 44cfa6dd40264a9699380bccba51978d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TB_Main_Process_behav xil_defaultlib.TB_Main_Process -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-716] formal port count of mode out cannot be associated with actual port count of mode in [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Main_Process.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_main_process in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Main_Process' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TB_Main_Process_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Main_Process.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Main_Process
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 44cfa6dd40264a9699380bccba51978d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TB_Main_Process_behav xil_defaultlib.TB_Main_Process -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:59]
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:60]
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:61]
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_TO_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_TO_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_4_B [reg_4_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_W_4_B [mux_2_w_4_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_W_4_B [mux_8_w_4_b_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_Unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_W_3_B [mux_2_w_3_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_3_B [reg_3_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Main_Process [main_process_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_main_process
Built simulation snapshot TB_Main_Process_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Main_Process_behav -key {Behavioral:sim_1:Functional:TB_Main_Process} -tclbatch {TB_Main_Process.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Main_Process.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Main_Process_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6802.672 ; gain = 0.000 ; free physical = 177 ; free virtual = 953
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Main_Process' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TB_Main_Process_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_Process
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 44cfa6dd40264a9699380bccba51978d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TB_Main_Process_behav xil_defaultlib.TB_Main_Process -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:59]
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:60]
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:61]
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_TO_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_TO_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_4_B [reg_4_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_W_4_B [mux_2_w_4_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_W_4_B [mux_8_w_4_b_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_Unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_W_3_B [mux_2_w_3_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_3_B [reg_3_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Main_Process [main_process_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_main_process
Built simulation snapshot TB_Main_Process_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Main_Process_behav -key {Behavioral:sim_1:Functional:TB_Main_Process} -tclbatch {TB_Main_Process.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Main_Process.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Main_Process_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6802.672 ; gain = 0.000 ; free physical = 160 ; free virtual = 954
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Main_Process' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TB_Main_Process_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_Process
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 44cfa6dd40264a9699380bccba51978d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TB_Main_Process_behav xil_defaultlib.TB_Main_Process -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:59]
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:60]
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:61]
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_TO_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_TO_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_4_B [reg_4_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_W_4_B [mux_2_w_4_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_W_4_B [mux_8_w_4_b_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_Unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_W_3_B [mux_2_w_3_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_3_B [reg_3_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Main_Process [main_process_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_main_process
Built simulation snapshot TB_Main_Process_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Main_Process_behav -key {Behavioral:sim_1:Functional:TB_Main_Process} -tclbatch {TB_Main_Process.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Main_Process.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Main_Process_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6802.672 ; gain = 0.000 ; free physical = 149 ; free virtual = 1031
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 6805.629 ; gain = 0.000 ; free physical = 159 ; free virtual = 1000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main_Process' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:45]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Ins_decoder' of component 'Instruction_Decoder' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (1#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-3491] module 'Register_Bank' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:34' bound to instance 'Register_Bank_0' of component 'Register_Bank' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:180]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_TO_8' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:34' bound to instance 'Decode_3_to_8_0' of component 'Decoder_3_to_8' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_TO_8' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_TO_4' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:34' bound to instance 'Decode_2_to_4_0' of component 'Decoder_2_to_4' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_TO_4' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_TO_4' (2#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_TO_4' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:34' bound to instance 'Decode_2_to_4_1' of component 'Decoder_2_to_4' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_TO_8' (3#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg_4_B' (4#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:83]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:91]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:99]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:107]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:115]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:123]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (5#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:24' bound to instance 'Mux_8_W_4_b_0' of component 'Mux_8_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:195]
INFO: [Synth 8-638] synthesizing module 'Mux_8_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:37]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_1' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_W_4_B' (6#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:42]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_2' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:58]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_3' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:66]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_4' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:74]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_5' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:82]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_6' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:90]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_7' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_W_4_B' (7#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:37]
INFO: [Synth 8-3491] module 'Mux_8_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:24' bound to instance 'Mux_8_W_4_b_1' of component 'Mux_8_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:210]
INFO: [Synth 8-3491] module 'Add_Sub_Unit' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:34' bound to instance 'Add_Sub' of component 'Add_Sub_Unit' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:223]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_Unit' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:45]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:70]
INFO: [Synth 8-638] synthesizing module 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:52]
INFO: [Synth 8-638] synthesizing module 'HA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (8#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'FA' (9#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:78]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:86]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_Unit' (10#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:45]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux_2_W_4_B_0' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:234]
INFO: [Synth 8-3491] module 'Adder_3_bit' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:34' bound to instance 'Adder_3_b' of component 'Adder_3_bit' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:242]
INFO: [Synth 8-638] synthesizing module 'Adder_3_bit' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:56]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Adder_3_bit' (11#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2_W_3_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_2_W_2_B.vhd:34' bound to instance 'Mux_2_w_3_b_0' of component 'Mux_2_W_3_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:249]
INFO: [Synth 8-638] synthesizing module 'Mux_2_W_3_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_2_W_2_B.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_W_3_B' (12#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_2_W_2_B.vhd:41]
INFO: [Synth 8-3491] module 'Program_Counter' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Program_Counter.vhd:34' bound to instance 'Program_Counter_0' of component 'Program_Counter' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:258]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Program_Counter.vhd:41]
INFO: [Synth 8-3491] module 'Reg_3_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Reg_3_B.vhd:34' bound to instance 'Reg_0' of component 'Reg_3_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Program_Counter.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Reg_3_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Reg_3_B.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg_3_B' (13#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Reg_3_B.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (14#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Program_Counter.vhd:41]
INFO: [Synth 8-3491] module 'Program_Rom' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/ProgramRom.vhd:34' bound to instance 'Pro_rom' of component 'Program_Rom' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:265]
INFO: [Synth 8-638] synthesizing module 'Program_Rom' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/ProgramRom.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Program_Rom' (15#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/ProgramRom.vhd:39]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_6/project_6.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'slow_clock' of component 'Slow_Clk' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:270]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_6/project_6.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (16#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_6/project_6.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_8/project_8_saved.srcs/sources_1/new/LUT_16_7.vhd:35' bound to instance 'Seg_display' of component 'LUT_16_7' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:275]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_8/project_8_saved.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (17#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_8/project_8_saved.srcs/sources_1/new/LUT_16_7.vhd:40]
WARNING: [Synth 8-3848] Net program_counter_out in module/entity Main_Process does not have driver. [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'Main_Process' (18#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:45]
WARNING: [Synth 8-3917] design Main_Process has port anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Main_Process has port anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Main_Process has port anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Main_Process has port anode[0] driven by constant 0
WARNING: [Synth 8-3331] design Adder_3_bit has unconnected port C_in
WARNING: [Synth 8-3331] design Add_Sub_Unit has unconnected port C_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 6805.629 ; gain = 0.000 ; free physical = 226 ; free virtual = 1012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Adder_3_b:A[2] to constant 0 [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:242]
WARNING: [Synth 8-3295] tying undriven pin Adder_3_b:A[1] to constant 0 [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:242]
WARNING: [Synth 8-3295] tying undriven pin Adder_3_b:A[0] to constant 0 [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:242]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 6805.629 ; gain = 0.000 ; free physical = 251 ; free virtual = 1016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 6805.629 ; gain = 0.000 ; free physical = 251 ; free virtual = 1016
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 6878.609 ; gain = 72.980 ; free physical = 145 ; free virtual = 995
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Main_Process' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TB_Main_Process_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_Process
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 44cfa6dd40264a9699380bccba51978d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TB_Main_Process_behav xil_defaultlib.TB_Main_Process -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:59]
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:60]
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:61]
WARNING: [VRFC 10-1625] value in initialization depends on signal b [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_TO_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_TO_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_4_B [reg_4_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_W_4_B [mux_2_w_4_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_W_4_B [mux_8_w_4_b_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_Unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_W_3_B [mux_2_w_3_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_3_B [reg_3_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Main_Process [main_process_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_main_process
Built simulation snapshot TB_Main_Process_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Main_Process_behav -key {Behavioral:sim_1:Functional:TB_Main_Process} -tclbatch {TB_Main_Process.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Main_Process.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Main_Process_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 6878.609 ; gain = 0.000 ; free physical = 176 ; free virtual = 1006
