[2025-09-17 08:47:00] START suite=qualcomm_srv trace=srv231_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv231_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2608558 heartbeat IPC: 3.834 cumulative IPC: 3.834 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5054162 cumulative IPC: 3.957 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5054162 cumulative IPC: 3.957 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5054163 heartbeat IPC: 4.089 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 13990532 heartbeat IPC: 1.119 cumulative IPC: 1.119 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 40000012 cycles: 22887104 heartbeat IPC: 1.124 cumulative IPC: 1.122 (Simulation time: 00 hr 03 min 40 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 31767406 heartbeat IPC: 1.126 cumulative IPC: 1.123 (Simulation time: 00 hr 04 min 52 sec)
Heartbeat CPU 0 instructions: 60000018 cycles: 40669917 heartbeat IPC: 1.123 cumulative IPC: 1.123 (Simulation time: 00 hr 06 min 02 sec)
Heartbeat CPU 0 instructions: 70000018 cycles: 49541942 heartbeat IPC: 1.127 cumulative IPC: 1.124 (Simulation time: 00 hr 07 min 11 sec)
Heartbeat CPU 0 instructions: 80000022 cycles: 58504082 heartbeat IPC: 1.116 cumulative IPC: 1.123 (Simulation time: 00 hr 08 min 24 sec)
Heartbeat CPU 0 instructions: 90000025 cycles: 67461048 heartbeat IPC: 1.116 cumulative IPC: 1.122 (Simulation time: 00 hr 09 min 34 sec)
Heartbeat CPU 0 instructions: 100000028 cycles: 76364411 heartbeat IPC: 1.123 cumulative IPC: 1.122 (Simulation time: 00 hr 10 min 44 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv231_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000032 cycles: 85452469 heartbeat IPC: 1.1 cumulative IPC: 1.119 (Simulation time: 00 hr 11 min 52 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 89439075 cumulative IPC: 1.118 (Simulation time: 00 hr 13 min 03 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 89439075 cumulative IPC: 1.118 (Simulation time: 00 hr 13 min 03 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv231_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.118 instructions: 100000001 cycles: 89439075
CPU 0 Branch Prediction Accuracy: 90.89% MPKI: 16.02 Average ROB Occupancy at Mispredict: 25.77
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3843
BRANCH_INDIRECT: 0.4165
BRANCH_CONDITIONAL: 13.07
BRANCH_DIRECT_CALL: 0.9267
BRANCH_INDIRECT_CALL: 0.6049
BRANCH_RETURN: 0.622


====Backend Stall Breakdown====
ROB_STALL: 70003
LQ_STALL: 0
SQ_STALL: 535545


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 100
REPLAY_LOAD: 64.01667
NON_REPLAY_LOAD: 19.860731

== Total ==
ADDR_TRANS: 3700
REPLAY_LOAD: 3841
NON_REPLAY_LOAD: 62462

== Counts ==
ADDR_TRANS: 37
REPLAY_LOAD: 60
NON_REPLAY_LOAD: 3145

cpu0->cpu0_STLB TOTAL        ACCESS:    1868746 HIT:    1864523 MISS:       4223 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1868746 HIT:    1864523 MISS:       4223 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 215 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8299771 HIT:    7327323 MISS:     972448 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6747876 HIT:    5948732 MISS:     799144 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     557130 HIT:     407921 MISS:     149209 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     987069 HIT:     969997 MISS:      17072 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7696 HIT:        673 MISS:       7023 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.52 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15016510 HIT:    8046639 MISS:    6969871 MSHR_MERGE:    1650487
cpu0->cpu0_L1I LOAD         ACCESS:   15016510 HIT:    8046639 MISS:    6969871 MSHR_MERGE:    1650487
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.52 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30488026 HIT:   27001391 MISS:    3486635 MSHR_MERGE:    1493307
cpu0->cpu0_L1D LOAD         ACCESS:   17120773 HIT:   15315421 MISS:    1805352 MSHR_MERGE:     376858
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13358647 HIT:   11685138 MISS:    1673509 MSHR_MERGE:    1116371
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8606 HIT:        832 MISS:       7774 MSHR_MERGE:         78
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.81 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12454443 HIT:   10549958 MISS:    1904485 MSHR_MERGE:     953366
cpu0->cpu0_ITLB LOAD         ACCESS:   12454443 HIT:   10549958 MISS:    1904485 MSHR_MERGE:     953366
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.075 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28907217 HIT:   27680261 MISS:    1226956 MSHR_MERGE:     309330
cpu0->cpu0_DTLB LOAD         ACCESS:   28907217 HIT:   27680261 MISS:    1226956 MSHR_MERGE:     309330
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.915 cycles
cpu0->LLC TOTAL        ACCESS:    1177361 HIT:    1126267 MISS:      51094 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     799143 HIT:     780589 MISS:      18554 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     149209 HIT:     120826 MISS:      28383 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     221986 HIT:     221719 MISS:        267 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7023 HIT:       3133 MISS:       3890 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 117.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3238
  ROW_BUFFER_MISS:      47586
  AVG DBUS CONGESTED CYCLE: 3.427
Channel 0 WQ ROW_BUFFER_HIT:        828
  ROW_BUFFER_MISS:      20432
  FULL:          0
Channel 0 REFRESHES ISSUED:       7453

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       521793       443109        69298         2413
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4          181          331          239
  STLB miss resolved @ L2C                0          133          263          229           75
  STLB miss resolved @ LLC                0           81          255         1578          658
  STLB miss resolved @ MEM                0            1          370         2153         2088

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             164179        51067      1267748       129396          343
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           81           94           19
  STLB miss resolved @ L2C                0           32           81           41            1
  STLB miss resolved @ LLC                0           60          245          449           65
  STLB miss resolved @ MEM                0            0           87          214           68
[2025-09-17 09:00:04] END   suite=qualcomm_srv trace=srv231_ap (rc=0)
