`timescale 1ns / 1ps
module testbench3();
logic x;
logic [1:0]s;
logic [3:0]in;
logic out;

mux4_to_1 dut(x,s,in,out);

initial begin
    x = 1; in[0] = 0; in[1] = 0; in[2] = 0; in[3] = 0; s[0] = 0; s[1] = 0; #10; 
    s[0] = 1; s[1] = 0; #10; 
    s[0] = 0; s[1] = 1; #10; 
    s[0] = 1; s[1] = 1; #10; 
    in[0] = 1; s[0] = 0; s[1] = 0; #10; 
    s[0] = 1; s[1] = 0; #10; 
    s[0] = 0; s[1] = 1; #10; 
    s[0] = 1; s[1] = 1; #10; 
    s[0] = 0; s[1] = 0; #10; 
    in[0] = 0; in[1] = 1; s[0] = 1; s[1] = 0; #10; 
    s[0] = 0; s[1] = 1; #10; 
    s[0] = 1; s[1] = 1; #10; 
    s[0] = 0; s[1] = 0; #10; 
    in[0] = 1; s[0] = 1; s[1] = 0; #10; 
    s[0] = 0; s[1] = 1; #10; 
    s[0] = 1; s[1] = 1; #10; 
    s[0] = 0; s[1] = 0; #10; 
    in[0] = 0; in[1] = 0; in[2] = 1; s[0] = 1; s[1] = 0; #10; 
    s[0] = 0; s[1] = 1; #10;  
    s[0] = 1; s[1] = 1; #10; 
    s[0] = 0; s[1] = 0; #10;
    in[0] = 1; s[0] = 1; s[1] = 0; #10;
    s[0] = 0; s[1] = 1; #10;
    s[0] = 1; s[1] = 1; #10;
    s[0] = 0; s[1] = 0; #10;
    s[0] = 1; s[1] = 0; #10;
    in[0] = 0; in[1] = 1; s[0] = 0; s[1] = 1; #10;
    s[0] = 1; s[1] = 1; #10;
    s[0] = 0; s[1] = 0; #10;
    s[0] = 1; s[1] = 0; #10;
    in[0] = 1; s[0] = 0; s[1] = 1; #10;
    s[0] = 1; s[1] = 1; #10;
    s[0] = 0; s[1] = 0; #10;
    s[0] = 1; s[1] = 0; #10;
    in[0] = 0; in[1] = 0; in[2] = 0; in[3] = 1; s[0] = 0; s[1] = 0; #10;
    s[0] = 1; s[1] = 0; #10;
    s[0] = 0; s[1] = 1; #10;
    s[0] = 1; s[1] = 1; #10; 
    in[0] = 1; s[0] = 0; s[1] = 0; #10;
    s[0] = 1; s[1] = 0; #10;
    s[0] = 0; s[1] = 1; #10;
    s[0] = 1; s[1] = 1; #10;
    s[0] = 0; s[1] = 0; #10;
    in[0] = 0; in[1] = 1; s[0] = 1; s[1] = 0; #10;
    s[0] = 0; s[1] = 1; #10;
    s[0] = 1; s[1] = 1; #10;
    s[0] = 0; s[1] = 0; #10;
    in[0] = 1; s[0] = 1; s[1] = 0; #10;
    s[0] = 0; s[1] = 1; #10;
    s[0] = 1; s[1] = 1; #10;
    s[0] = 0; s[1] = 0; #10;
    in[0] = 0; in[1] = 0; in[2] = 1; s[0] = 1; s[1] = 0; #10;
    s[0] = 0; s[1] = 1; #10;
    s[0] = 1; s[1] = 1; #10;
    s[0] = 0; s[1] = 0; #10;
    in[0] = 1; s[0] = 1; s[1] = 0; #10;
    s[0] = 0; s[1] = 1; #10;
    s[0] = 1; s[1] = 1; #10;
    s[0] = 0; s[1] = 0; #10;
    s[0] = 1; s[1] = 0; #10;
    in[0] = 0; in[1] = 1; s[0] = 0; s[1] = 1; #10;
    s[0] = 1; s[1] = 1; #10;
    s[0] = 0; s[1] = 0; #10;
    s[0] = 1; s[1] = 0; #10;
    
   end
endmodule

