library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity jatin_patel_sequence_detector is
	Port (seq, enable, reset, clk : in std_logic;
			cnt_1, cnt_2 : out std_logic_vector(2 downto 0);
end jatin_patel_sequence_detector;

architecure behavioral of jatin_patel_sequence_detector is

	component jatin_patel_FSM is 
		Port (seq, enable, reset, clk : in std_logic;
				out_1, out_2 : out std_logic);
	end component;
	
	component jatin_patel_counter is
		Port (enable, reset, clk : in std_logic;
				count : out std_logic_vector(2 downto 0));
	end component;
	
	signal temporary1, temporary2 : std_logic;
	
begin
fsm : jatin_patel_FSM Port map(seq, enable, reset, clk, temporary1, temporary2);
counter1 : jatin_patel_counter Port map(temporary1, reset, clk, cnt_1);
counter2 : jatin_patel_counter Port map(temporary2, reset, clk, cnt_2);
end behavioral;