###############################################################################
#                                                                             #
#                                                       19/Sep/2012  16:16:10 #
# IAR ANSI C/C++ Compiler V6.40.2.33884/W32 KICKSTART for ARM                 #
# Copyright 1999-2012 IAR Systems AB.                                         #
#                                                                             #
#    Cpu mode     =  thumb                                                    #
#    Endian       =  little                                                   #
#    Source file  =  \\psf\Home\Documents\Eclipse\Workspace\ARM\STM32_USB-Hos #
#                    t-Device_Lib_V2.1.0\Libraries\STM32F4xx_StdPeriph_Driver #
#                    \src\stm32f4xx_rcc.c                                     #
#    Command line =  \\psf\Home\Documents\Eclipse\Workspace\ARM\STM32_USB-Hos #
#                    t-Device_Lib_V2.1.0\Libraries\STM32F4xx_StdPeriph_Driver #
#                    \src\stm32f4xx_rcc.c -D USE_STDPERIPH_DRIVER -D          #
#                    STM32F4XX -D USE_STM324xG_EVAL -D USE_USB_OTG_FS -lcN    #
#                    \\psf\Home\Documents\Eclipse\Workspace\ARM\STM32_USB-Hos #
#                    t-Device_Lib_V2.1.0\Project\USB_Device_Examples\DFU\EWAR #
#                    M\STM324xG-EVAL_USBD-FS\List\ -o                         #
#                    \\psf\Home\Documents\Eclipse\Workspace\ARM\STM32_USB-Hos #
#                    t-Device_Lib_V2.1.0\Project\USB_Device_Examples\DFU\EWAR #
#                    M\STM324xG-EVAL_USBD-FS\Obj\ --debug --endian=little     #
#                    --cpu=Cortex-M4 -e --fpu=None --dlib_config "C:\Program  #
#                    Files (x86)\IAR Systems\Embedded Workbench 6.4           #
#                    Kickstart\arm\INC\c\DLib_Config_Full.h" -I               #
#                    \\psf\Home\Documents\Eclipse\Workspace\ARM\STM32_USB-Hos #
#                    t-Device_Lib_V2.1.0\Project\USB_Device_Examples\DFU\EWAR #
#                    M\..\ -I \\psf\Home\Documents\Eclipse\Workspace\ARM\STM3 #
#                    2_USB-Host-Device_Lib_V2.1.0\Project\USB_Device_Examples #
#                    \DFU\EWARM\..\inc\ -I \\psf\Home\Documents\Eclipse\Works #
#                    pace\ARM\STM32_USB-Host-Device_Lib_V2.1.0\Project\USB_De #
#                    vice_Examples\DFU\EWARM\..\..\..\..\Libraries\CMSIS\Devi #
#                    ce\ST\STM32F4xx\Include\ -I                              #
#                    \\psf\Home\Documents\Eclipse\Workspace\ARM\STM32_USB-Hos #
#                    t-Device_Lib_V2.1.0\Project\USB_Device_Examples\DFU\EWAR #
#                    M\..\..\..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\  #
#                    -I \\psf\Home\Documents\Eclipse\Workspace\ARM\STM32_USB- #
#                    Host-Device_Lib_V2.1.0\Project\USB_Device_Examples\DFU\E #
#                    WARM\..\..\..\..\Libraries\STM32_USB_OTG_Driver\inc\ -I  #
#                    \\psf\Home\Documents\Eclipse\Workspace\ARM\STM32_USB-Hos #
#                    t-Device_Lib_V2.1.0\Project\USB_Device_Examples\DFU\EWAR #
#                    M\..\..\..\..\Libraries\STM32_USB_Device_Library\Core\in #
#                    c\ -I \\psf\Home\Documents\Eclipse\Workspace\ARM\STM32_U #
#                    SB-Host-Device_Lib_V2.1.0\Project\USB_Device_Examples\DF #
#                    U\EWARM\..\..\..\..\Libraries\STM32_USB_Device_Library\C #
#                    lass\dfu\inc\ -I \\psf\Home\Documents\Eclipse\Workspace\ #
#                    ARM\STM32_USB-Host-Device_Lib_V2.1.0\Project\USB_Device_ #
#                    Examples\DFU\EWARM\..\..\..\..\Utilities\STM32_EVAL\ -I  #
#                    \\psf\Home\Documents\Eclipse\Workspace\ARM\STM32_USB-Hos #
#                    t-Device_Lib_V2.1.0\Project\USB_Device_Examples\DFU\EWAR #
#                    M\..\..\..\..\Utilities\STM32_EVAL\Common\ -I            #
#                    \\psf\Home\Documents\Eclipse\Workspace\ARM\STM32_USB-Hos #
#                    t-Device_Lib_V2.1.0\Project\USB_Device_Examples\DFU\EWAR #
#                    M\..\..\..\..\Utilities\STM32_EVAL\STM3240_41_G_EVAL\    #
#                    -Ohz --use_c++_inline -I "C:\Program Files (x86)\IAR     #
#                    Systems\Embedded Workbench 6.4                           #
#                    Kickstart\arm\CMSIS\Include\"                            #
#    List file    =  \\psf\Home\Documents\Eclipse\Workspace\ARM\STM32_USB-Hos #
#                    t-Device_Lib_V2.1.0\Project\USB_Device_Examples\DFU\EWAR #
#                    M\STM324xG-EVAL_USBD-FS\List\stm32f4xx_rcc.lst           #
#    Object file  =  \\psf\Home\Documents\Eclipse\Workspace\ARM\STM32_USB-Hos #
#                    t-Device_Lib_V2.1.0\Project\USB_Device_Examples\DFU\EWAR #
#                    M\STM324xG-EVAL_USBD-FS\Obj\stm32f4xx_rcc.o              #
#                                                                             #
#                                                                             #
###############################################################################

\\psf\Home\Documents\Eclipse\Workspace\ARM\STM32_USB-Host-Device_Lib_V2.1.0\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_rcc.c
      1          /**
      2            ******************************************************************************
      3            * @file    stm32f4xx_rcc.c
      4            * @author  MCD Application Team
      5            * @version V1.0.2
      6            * @date    05-March-2012
      7            * @brief   This file provides firmware functions to manage the following 
      8            *          functionalities of the Reset and clock control (RCC) peripheral:
      9            *           - Internal/external clocks, PLL, CSS and MCO configuration
     10            *           - System, AHB and APB busses clocks configuration
     11            *           - Peripheral clocks configuration
     12            *           - Interrupts and flags management
     13            *
     14            *  @verbatim
     15            *               
     16            *          ===================================================================
     17            *                               RCC specific features
     18            *          ===================================================================
     19            *    
     20            *          After reset the device is running from Internal High Speed oscillator 
     21            *          (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache 
     22            *          and I-Cache are disabled, and all peripherals are off except internal
     23            *          SRAM, Flash and JTAG.
     24            *           - There is no prescaler on High speed (AHB) and Low speed (APB) busses;
     25            *             all peripherals mapped on these busses are running at HSI speed.
     26            *       	  - The clock for all peripherals is switched off, except the SRAM and FLASH.
     27            *           - All GPIOs are in input floating state, except the JTAG pins which
     28            *             are assigned to be used for debug purpose.
     29            *        
     30            *          Once the device started from reset, the user application has to:        
     31            *           - Configure the clock source to be used to drive the System clock
     32            *             (if the application needs higher frequency/performance)
     33            *           - Configure the System clock frequency and Flash settings  
     34            *           - Configure the AHB and APB busses prescalers
     35            *           - Enable the clock for the peripheral(s) to be used
     36            *           - Configure the clock source(s) for peripherals which clocks are not
     37            *             derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)      
     38            *                        
     39            *  @endverbatim
     40            *    
     41            ******************************************************************************
     42            * @attention
     43            *
     44            * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
     45            *
     46            * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
     47            * You may not use this file except in compliance with the License.
     48            * You may obtain a copy of the License at:
     49            *
     50            *        http://www.st.com/software_license_agreement_liberty_v2
     51            *
     52            * Unless required by applicable law or agreed to in writing, software 
     53            * distributed under the License is distributed on an "AS IS" BASIS, 
     54            * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
     55            * See the License for the specific language governing permissions and
     56            * limitations under the License.
     57            *
     58            ******************************************************************************
     59            */
     60          
     61          /* Includes ------------------------------------------------------------------*/
     62          #include "stm32f4xx_rcc.h"
     63          
     64          /** @addtogroup STM32F4xx_StdPeriph_Driver
     65            * @{
     66            */
     67          
     68          /** @defgroup RCC 
     69            * @brief RCC driver modules
     70            * @{
     71            */ 
     72          
     73          /* Private typedef -----------------------------------------------------------*/
     74          /* Private define ------------------------------------------------------------*/
     75          /* ------------ RCC registers bit address in the alias region ----------- */
     76          #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
     77          /* --- CR Register ---*/
     78          /* Alias word address of HSION bit */
     79          #define CR_OFFSET                 (RCC_OFFSET + 0x00)
     80          #define HSION_BitNumber           0x00
     81          #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
     82          /* Alias word address of CSSON bit */
     83          #define CSSON_BitNumber           0x13
     84          #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
     85          /* Alias word address of PLLON bit */
     86          #define PLLON_BitNumber           0x18
     87          #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
     88          /* Alias word address of PLLI2SON bit */
     89          #define PLLI2SON_BitNumber        0x1A
     90          #define CR_PLLI2SON_BB            (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLI2SON_BitNumber * 4))
     91          
     92          /* --- CFGR Register ---*/
     93          /* Alias word address of I2SSRC bit */
     94          #define CFGR_OFFSET               (RCC_OFFSET + 0x08)
     95          #define I2SSRC_BitNumber          0x17
     96          #define CFGR_I2SSRC_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (I2SSRC_BitNumber * 4))
     97          
     98          /* --- BDCR Register ---*/
     99          /* Alias word address of RTCEN bit */
    100          #define BDCR_OFFSET               (RCC_OFFSET + 0x70)
    101          #define RTCEN_BitNumber           0x0F
    102          #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
    103          /* Alias word address of BDRST bit */
    104          #define BDRST_BitNumber           0x10
    105          #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
    106          /* --- CSR Register ---*/
    107          /* Alias word address of LSION bit */
    108          #define CSR_OFFSET                (RCC_OFFSET + 0x74)
    109          #define LSION_BitNumber           0x00
    110          #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
    111          /* ---------------------- RCC registers bit mask ------------------------ */
    112          /* CFGR register bit mask */
    113          #define CFGR_MCO2_RESET_MASK      ((uint32_t)0x07FFFFFF)
    114          #define CFGR_MCO1_RESET_MASK      ((uint32_t)0xF89FFFFF)
    115          
    116          /* RCC Flag Mask */
    117          #define FLAG_MASK                 ((uint8_t)0x1F)
    118          
    119          /* CR register byte 3 (Bits[23:16]) base address */
    120          #define CR_BYTE3_ADDRESS          ((uint32_t)0x40023802)
    121          
    122          /* CIR register byte 2 (Bits[15:8]) base address */
    123          #define CIR_BYTE2_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x01))
    124          
    125          /* CIR register byte 3 (Bits[23:16]) base address */
    126          #define CIR_BYTE3_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x02))
    127          
    128          /* BDCR register base address */
    129          #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
    130          
    131          /* Private macro -------------------------------------------------------------*/
    132          /* Private variables ---------------------------------------------------------*/
    133          static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
    134          
    135          /* Private function prototypes -----------------------------------------------*/
    136          /* Private functions ---------------------------------------------------------*/
    137          
    138          /** @defgroup RCC_Private_Functions
    139            * @{
    140            */ 
    141          
    142          /** @defgroup RCC_Group1 Internal and external clocks, PLL, CSS and MCO configuration functions
    143           *  @brief   Internal and external clocks, PLL, CSS and MCO configuration functions 
    144           *
    145          @verbatim   
    146           ===============================================================================
    147                Internal/external clocks, PLL, CSS and MCO configuration functions
    148           ===============================================================================  
    149          
    150            This section provide functions allowing to configure the internal/external clocks,
    151            PLLs, CSS and MCO pins.
    152            
    153            1. HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
    154               the PLL as System clock source.
    155          
    156            2. LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
    157               clock source.
    158          
    159            3. HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
    160               through the PLL as System clock source. Can be used also as RTC clock source.
    161          
    162            4. LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
    163          
    164            5. PLL (clocked by HSI or HSE), featuring two different output clocks:
    165                - The first output is used to generate the high speed system clock (up to 168 MHz)
    166                - The second output is used to generate the clock for the USB OTG FS (48 MHz),
    167                  the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
    168          
    169            6. PLLI2S (clocked by HSI or HSE), used to generate an accurate clock to achieve 
    170               high-quality audio performance on the I2S interface.
    171            
    172            7. CSS (Clock security system), once enable and if a HSE clock failure occurs 
    173               (HSE used directly or through PLL as System clock source), the System clock
    174               is automatically switched to HSI and an interrupt is generated if enabled. 
    175               The interrupt is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) 
    176               exception vector.   
    177          
    178            8. MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
    179               clock (through a configurable prescaler) on PA8 pin.
    180          
    181            9. MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
    182               clock (through a configurable prescaler) on PC9 pin.
    183          
    184          @endverbatim
    185            * @{
    186            */
    187          
    188          /**
    189            * @brief  Resets the RCC clock configuration to the default reset state.
    190            * @note   The default reset state of the clock configuration is given below:
    191            *            - HSI ON and used as system clock source
    192            *            - HSE, PLL and PLLI2S OFF
    193            *            - AHB, APB1 and APB2 prescaler set to 1.
    194            *            - CSS, MCO1 and MCO2 OFF
    195            *            - All interrupts disabled
    196            * @note   This function doesn't modify the configuration of the
    197            *            - Peripheral clocks
    198            *            - LSI, LSE and RTC clocks 
    199            * @param  None
    200            * @retval None
    201            */
    202          void RCC_DeInit(void)
    203          {
    204            /* Set HSION bit */
    205            RCC->CR |= (uint32_t)0x00000001;
    206          
    207            /* Reset CFGR register */
    208            RCC->CFGR = 0x00000000;
    209          
    210            /* Reset HSEON, CSSON and PLLON bits */
    211            RCC->CR &= (uint32_t)0xFEF6FFFF;
    212          
    213            /* Reset PLLCFGR register */
    214            RCC->PLLCFGR = 0x24003010;
    215          
    216            /* Reset HSEBYP bit */
    217            RCC->CR &= (uint32_t)0xFFFBFFFF;
    218          
    219            /* Disable all interrupts */
    220            RCC->CIR = 0x00000000;
    221          }
    222          
    223          /**
    224            * @brief  Configures the External High Speed oscillator (HSE).
    225            * @note   After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application
    226            *         software should wait on HSERDY flag to be set indicating that HSE clock
    227            *         is stable and can be used to clock the PLL and/or system clock.
    228            * @note   HSE state can not be changed if it is used directly or through the
    229            *         PLL as system clock. In this case, you have to select another source
    230            *         of the system clock then change the HSE state (ex. disable it).
    231            * @note   The HSE is stopped by hardware when entering STOP and STANDBY modes.  
    232            * @note   This function reset the CSSON bit, so if the Clock security system(CSS)
    233            *         was previously enabled you have to enable it again after calling this
    234            *         function.    
    235            * @param  RCC_HSE: specifies the new state of the HSE.
    236            *          This parameter can be one of the following values:
    237            *            @arg RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after
    238            *                              6 HSE oscillator clock cycles.
    239            *            @arg RCC_HSE_ON: turn ON the HSE oscillator
    240            *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
    241            * @retval None
    242            */
    243          void RCC_HSEConfig(uint8_t RCC_HSE)
    244          {
    245            /* Check the parameters */
    246            assert_param(IS_RCC_HSE(RCC_HSE));
    247          
    248            /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
    249            *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
    250          
    251            /* Set the new HSE configuration -------------------------------------------*/
    252            *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
    253          }
    254          
    255          /**
    256            * @brief  Waits for HSE start-up.
    257            * @note   This functions waits on HSERDY flag to be set and return SUCCESS if 
    258            *         this flag is set, otherwise returns ERROR if the timeout is reached 
    259            *         and this flag is not set. The timeout value is defined by the constant
    260            *         HSE_STARTUP_TIMEOUT in stm32f4xx.h file. You can tailor it depending
    261            *         on the HSE crystal used in your application. 
    262            * @param  None
    263            * @retval An ErrorStatus enumeration value:
    264            *          - SUCCESS: HSE oscillator is stable and ready to use
    265            *          - ERROR: HSE oscillator not yet ready
    266            */
    267          ErrorStatus RCC_WaitForHSEStartUp(void)
    268          {
    269            __IO uint32_t startupcounter = 0;
    270            ErrorStatus status = ERROR;
    271            FlagStatus hsestatus = RESET;
    272            /* Wait till HSE is ready and if Time out is reached exit */
    273            do
    274            {
    275              hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    276              startupcounter++;
    277            } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
    278          
    279            if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
    280            {
    281              status = SUCCESS;
    282            }
    283            else
    284            {
    285              status = ERROR;
    286            }
    287            return (status);
    288          }
    289          
    290          /**
    291            * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
    292            * @note   The calibration is used to compensate for the variations in voltage
    293            *         and temperature that influence the frequency of the internal HSI RC.
    294            * @param  HSICalibrationValue: specifies the calibration trimming value.
    295            *         This parameter must be a number between 0 and 0x1F.
    296            * @retval None
    297            */
    298          void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
    299          {
    300            uint32_t tmpreg = 0;
    301            /* Check the parameters */
    302            assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
    303          
    304            tmpreg = RCC->CR;
    305          
    306            /* Clear HSITRIM[4:0] bits */
    307            tmpreg &= ~RCC_CR_HSITRIM;
    308          
    309            /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
    310            tmpreg |= (uint32_t)HSICalibrationValue << 3;
    311          
    312            /* Store the new value */
    313            RCC->CR = tmpreg;
    314          }
    315          
    316          /**
    317            * @brief  Enables or disables the Internal High Speed oscillator (HSI).
    318            * @note   The HSI is stopped by hardware when entering STOP and STANDBY modes.
    319            *         It is used (enabled by hardware) as system clock source after startup
    320            *         from Reset, wakeup from STOP and STANDBY mode, or in case of failure
    321            *         of the HSE used directly or indirectly as system clock (if the Clock
    322            *         Security System CSS is enabled).             
    323            * @note   HSI can not be stopped if it is used as system clock source. In this case,
    324            *         you have to select another source of the system clock then stop the HSI.  
    325            * @note   After enabling the HSI, the application software should wait on HSIRDY
    326            *         flag to be set indicating that HSI clock is stable and can be used as
    327            *         system clock source.  
    328            * @param  NewState: new state of the HSI.
    329            *          This parameter can be: ENABLE or DISABLE.
    330            * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
    331            *         clock cycles.  
    332            * @retval None
    333            */
    334          void RCC_HSICmd(FunctionalState NewState)
    335          {
    336            /* Check the parameters */
    337            assert_param(IS_FUNCTIONAL_STATE(NewState));
    338          
    339            *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
    340          }
    341          
    342          /**
    343            * @brief  Configures the External Low Speed oscillator (LSE).
    344            * @note   As the LSE is in the Backup domain and write access is denied to
    345            *         this domain after reset, you have to enable write access using 
    346            *         PWR_BackupAccessCmd(ENABLE) function before to configure the LSE
    347            *         (to be done once after reset).  
    348            * @note   After enabling the LSE (RCC_LSE_ON or RCC_LSE_Bypass), the application
    349            *         software should wait on LSERDY flag to be set indicating that LSE clock
    350            *         is stable and can be used to clock the RTC.
    351            * @param  RCC_LSE: specifies the new state of the LSE.
    352            *          This parameter can be one of the following values:
    353            *            @arg RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after
    354            *                              6 LSE oscillator clock cycles.
    355            *            @arg RCC_LSE_ON: turn ON the LSE oscillator
    356            *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
    357            * @retval None
    358            */
    359          void RCC_LSEConfig(uint8_t RCC_LSE)
    360          {
    361            /* Check the parameters */
    362            assert_param(IS_RCC_LSE(RCC_LSE));
    363          
    364            /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
    365            /* Reset LSEON bit */
    366            *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
    367          
    368            /* Reset LSEBYP bit */
    369            *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
    370          
    371            /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
    372            switch (RCC_LSE)
    373            {
    374              case RCC_LSE_ON:
    375                /* Set LSEON bit */
    376                *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
    377                break;
    378              case RCC_LSE_Bypass:
    379                /* Set LSEBYP and LSEON bits */
    380                *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
    381                break;
    382              default:
    383                break;
    384            }
    385          }
    386          
    387          /**
    388            * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
    389            * @note   After enabling the LSI, the application software should wait on 
    390            *         LSIRDY flag to be set indicating that LSI clock is stable and can
    391            *         be used to clock the IWDG and/or the RTC.
    392            * @note   LSI can not be disabled if the IWDG is running.  
    393            * @param  NewState: new state of the LSI.
    394            *          This parameter can be: ENABLE or DISABLE.
    395            * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
    396            *         clock cycles. 
    397            * @retval None
    398            */
    399          void RCC_LSICmd(FunctionalState NewState)
    400          {
    401            /* Check the parameters */
    402            assert_param(IS_FUNCTIONAL_STATE(NewState));
    403          
    404            *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
    405          }
    406          
    407          /**
    408            * @brief  Configures the main PLL clock source, multiplication and division factors.
    409            * @note   This function must be used only when the main PLL is disabled.
    410            *  
    411            * @param  RCC_PLLSource: specifies the PLL entry clock source.
    412            *          This parameter can be one of the following values:
    413            *            @arg RCC_PLLSource_HSI: HSI oscillator clock selected as PLL clock entry
    414            *            @arg RCC_PLLSource_HSE: HSE oscillator clock selected as PLL clock entry
    415            * @note   This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.  
    416            *  
    417            * @param  PLLM: specifies the division factor for PLL VCO input clock
    418            *          This parameter must be a number between 0 and 63.
    419            * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
    420            *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
    421            *         of 2 MHz to limit PLL jitter.
    422            *  
    423            * @param  PLLN: specifies the multiplication factor for PLL VCO output clock
    424            *          This parameter must be a number between 192 and 432.
    425            * @note   You have to set the PLLN parameter correctly to ensure that the VCO
    426            *         output frequency is between 192 and 432 MHz.
    427            *   
    428            * @param  PLLP: specifies the division factor for main system clock (SYSCLK)
    429            *          This parameter must be a number in the range {2, 4, 6, or 8}.
    430            * @note   You have to set the PLLP parameter correctly to not exceed 168 MHz on
    431            *         the System clock frequency.
    432            *  
    433            * @param  PLLQ: specifies the division factor for OTG FS, SDIO and RNG clocks
    434            *          This parameter must be a number between 4 and 15.
    435            * @note   If the USB OTG FS is used in your application, you have to set the
    436            *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,
    437            *         the SDIO and RNG need a frequency lower than or equal to 48 MHz to work
    438            *         correctly.
    439            *   
    440            * @retval None
    441            */
    442          void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)
    443          {
    444            /* Check the parameters */
    445            assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
    446            assert_param(IS_RCC_PLLM_VALUE(PLLM));
    447            assert_param(IS_RCC_PLLN_VALUE(PLLN));
    448            assert_param(IS_RCC_PLLP_VALUE(PLLP));
    449            assert_param(IS_RCC_PLLQ_VALUE(PLLQ));
    450          
    451            RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
    452                           (PLLQ << 24);
    453          }
    454          
    455          /**
    456            * @brief  Enables or disables the main PLL.
    457            * @note   After enabling the main PLL, the application software should wait on 
    458            *         PLLRDY flag to be set indicating that PLL clock is stable and can
    459            *         be used as system clock source.
    460            * @note   The main PLL can not be disabled if it is used as system clock source
    461            * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
    462            * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
    463            * @retval None
    464            */
    465          void RCC_PLLCmd(FunctionalState NewState)
    466          {
    467            /* Check the parameters */
    468            assert_param(IS_FUNCTIONAL_STATE(NewState));
    469            *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
    470          }
    471          
    472          /**
    473            * @brief  Configures the PLLI2S clock multiplication and division factors.
    474            *  
    475            * @note   This function must be used only when the PLLI2S is disabled.
    476            * @note   PLLI2S clock source is common with the main PLL (configured in 
    477            *         RCC_PLLConfig function )  
    478            *             
    479            * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock
    480            *          This parameter must be a number between 192 and 432.
    481            * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
    482            *         output frequency is between 192 and 432 MHz.
    483            *    
    484            * @param  PLLI2SR: specifies the division factor for I2S clock
    485            *          This parameter must be a number between 2 and 7.
    486            * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
    487            *         on the I2S clock frequency.
    488            *   
    489            * @retval None
    490            */
    491          void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
    492          {
    493            /* Check the parameters */
    494            assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
    495            assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
    496          
    497            RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
    498          }
    499          
    500          /**
    501            * @brief  Enables or disables the PLLI2S. 
    502            * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
    503            * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
    504            * @retval None
    505            */
    506          void RCC_PLLI2SCmd(FunctionalState NewState)
    507          {
    508            /* Check the parameters */
    509            assert_param(IS_FUNCTIONAL_STATE(NewState));
    510            *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
    511          }
    512          
    513          /**
    514            * @brief  Enables or disables the Clock Security System.
    515            * @note   If a failure is detected on the HSE oscillator clock, this oscillator
    516            *         is automatically disabled and an interrupt is generated to inform the
    517            *         software about the failure (Clock Security System Interrupt, CSSI),
    518            *         allowing the MCU to perform rescue operations. The CSSI is linked to 
    519            *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
    520            * @param  NewState: new state of the Clock Security System.
    521            *         This parameter can be: ENABLE or DISABLE.
    522            * @retval None
    523            */
    524          void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
    525          {
    526            /* Check the parameters */
    527            assert_param(IS_FUNCTIONAL_STATE(NewState));
    528            *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
    529          }
    530          
    531          /**
    532            * @brief  Selects the clock source to output on MCO1 pin(PA8).
    533            * @note   PA8 should be configured in alternate function mode.
    534            * @param  RCC_MCO1Source: specifies the clock source to output.
    535            *          This parameter can be one of the following values:
    536            *            @arg RCC_MCO1Source_HSI: HSI clock selected as MCO1 source
    537            *            @arg RCC_MCO1Source_LSE: LSE clock selected as MCO1 source
    538            *            @arg RCC_MCO1Source_HSE: HSE clock selected as MCO1 source
    539            *            @arg RCC_MCO1Source_PLLCLK: main PLL clock selected as MCO1 source
    540            * @param  RCC_MCO1Div: specifies the MCO1 prescaler.
    541            *          This parameter can be one of the following values:
    542            *            @arg RCC_MCO1Div_1: no division applied to MCO1 clock
    543            *            @arg RCC_MCO1Div_2: division by 2 applied to MCO1 clock
    544            *            @arg RCC_MCO1Div_3: division by 3 applied to MCO1 clock
    545            *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
    546            *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
    547            * @retval None
    548            */
    549          void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
    550          {
    551            uint32_t tmpreg = 0;
    552            
    553            /* Check the parameters */
    554            assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
    555            assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  
    556          
    557            tmpreg = RCC->CFGR;
    558          
    559            /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
    560            tmpreg &= CFGR_MCO1_RESET_MASK;
    561          
    562            /* Select MCO1 clock source and prescaler */
    563            tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
    564          
    565            /* Store the new value */
    566            RCC->CFGR = tmpreg;  
    567          }
    568          
    569          /**
    570            * @brief  Selects the clock source to output on MCO2 pin(PC9).
    571            * @note   PC9 should be configured in alternate function mode.
    572            * @param  RCC_MCO2Source: specifies the clock source to output.
    573            *          This parameter can be one of the following values:
    574            *            @arg RCC_MCO2Source_SYSCLK: System clock (SYSCLK) selected as MCO2 source
    575            *            @arg RCC_MCO2Source_PLLI2SCLK: PLLI2S clock selected as MCO2 source
    576            *            @arg RCC_MCO2Source_HSE: HSE clock selected as MCO2 source
    577            *            @arg RCC_MCO2Source_PLLCLK: main PLL clock selected as MCO2 source
    578            * @param  RCC_MCO2Div: specifies the MCO2 prescaler.
    579            *          This parameter can be one of the following values:
    580            *            @arg RCC_MCO2Div_1: no division applied to MCO2 clock
    581            *            @arg RCC_MCO2Div_2: division by 2 applied to MCO2 clock
    582            *            @arg RCC_MCO2Div_3: division by 3 applied to MCO2 clock
    583            *            @arg RCC_MCO2Div_4: division by 4 applied to MCO2 clock
    584            *            @arg RCC_MCO2Div_5: division by 5 applied to MCO2 clock
    585            * @retval None
    586            */
    587          void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
    588          {
    589            uint32_t tmpreg = 0;
    590            
    591            /* Check the parameters */
    592            assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
    593            assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
    594            
    595            tmpreg = RCC->CFGR;
    596            
    597            /* Clear MCO2 and MCO2PRE[2:0] bits */
    598            tmpreg &= CFGR_MCO2_RESET_MASK;
    599          
    600            /* Select MCO2 clock source and prescaler */
    601            tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
    602          
    603            /* Store the new value */
    604            RCC->CFGR = tmpreg;  
    605          }
    606          
    607          /**
    608            * @}
    609            */
    610          
    611          /** @defgroup RCC_Group2 System AHB and APB busses clocks configuration functions
    612           *  @brief   System, AHB and APB busses clocks configuration functions
    613           *
    614          @verbatim   
    615           ===============================================================================
    616                       System, AHB and APB busses clocks configuration functions
    617           ===============================================================================  
    618          
    619            This section provide functions allowing to configure the System, AHB, APB1 and 
    620            APB2 busses clocks.
    621            
    622            1. Several clock sources can be used to drive the System clock (SYSCLK): HSI,
    623               HSE and PLL.
    624               The AHB clock (HCLK) is derived from System clock through configurable prescaler
    625               and used to clock the CPU, memory and peripherals mapped on AHB bus (DMA, GPIO...).
    626               APB1 (PCLK1) and APB2 (PCLK2) clocks are derived from AHB clock through 
    627               configurable prescalers and used to clock the peripherals mapped on these busses.
    628               You can use "RCC_GetClocksFreq()" function to retrieve the frequencies of these clocks.  
    629          
    630          @note All the peripheral clocks are derived from the System clock (SYSCLK) except:
    631                 - I2S: the I2S clock can be derived either from a specific PLL (PLLI2S) or
    632                    from an external clock mapped on the I2S_CKIN pin. 
    633                    You have to use RCC_I2SCLKConfig() function to configure this clock. 
    634                 - RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
    635                    divided by 2 to 31. You have to use RCC_RTCCLKConfig() and RCC_RTCCLKCmd()
    636                    functions to configure this clock. 
    637                 - USB OTG FS, SDIO and RTC: USB OTG FS require a frequency equal to 48 MHz
    638                    to work correctly, while the SDIO require a frequency equal or lower than
    639                    to 48. This clock is derived of the main PLL through PLLQ divider.
    640                 - IWDG clock which is always the LSI clock.
    641                 
    642            2. The maximum frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 82 MHz and PCLK1 42 MHz.
    643               Depending on the device voltage range, the maximum frequency should be 
    644               adapted accordingly:
    645           +-------------------------------------------------------------------------------------+     
    646           | Latency       |                HCLK clock frequency (MHz)                           |
    647           |               |---------------------------------------------------------------------|     
    648           |               | voltage range  | voltage range  | voltage range   | voltage range   |
    649           |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
    650           |---------------|----------------|----------------|-----------------|-----------------|              
    651           |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 18   |0 < HCLK <= 16   |
    652           |---------------|----------------|----------------|-----------------|-----------------|   
    653           |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |18 < HCLK <= 36  |16 < HCLK <= 32  | 
    654           |---------------|----------------|----------------|-----------------|-----------------|   
    655           |2WS(3CPU cycle)|60 < HCLK <= 90 |48 < HCLK <= 72 |36 < HCLK <= 54  |32 < HCLK <= 48  |
    656           |---------------|----------------|----------------|-----------------|-----------------| 
    657           |3WS(4CPU cycle)|90 < HCLK <= 120|72 < HCLK <= 96 |54 < HCLK <= 72  |48 < HCLK <= 64  |
    658           |---------------|----------------|----------------|-----------------|-----------------| 
    659           |4WS(5CPU cycle)|120< HCLK <= 150|96 < HCLK <= 120|72 < HCLK <= 90  |64 < HCLK <= 80  |
    660           |---------------|----------------|----------------|-----------------|-----------------| 
    661           |5WS(6CPU cycle)|120< HCLK <= 168|120< HCLK <= 144|90 < HCLK <= 108 |80 < HCLK <= 96  | 
    662           |---------------|----------------|----------------|-----------------|-----------------| 
    663           |6WS(7CPU cycle)|      NA        |144< HCLK <= 168|108 < HCLK <= 120|96 < HCLK <= 112 | 
    664           |---------------|----------------|----------------|-----------------|-----------------| 
    665           |7WS(8CPU cycle)|      NA        |      NA        |120 < HCLK <= 138|112 < HCLK <= 120| 
    666           +-------------------------------------------------------------------------------------+    
    667             @note When VOS bit (in PWR_CR register) is reset to '0’, the maximum value of HCLK is 144 MHz.
    668                   You can use PWR_MainRegulatorModeConfig() function to set or reset this bit.
    669          
    670          @endverbatim
    671            * @{
    672            */
    673          
    674          /**
    675            * @brief  Configures the system clock (SYSCLK).
    676            * @note   The HSI is used (enabled by hardware) as system clock source after
    677            *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
    678            *         of failure of the HSE used directly or indirectly as system clock
    679            *         (if the Clock Security System CSS is enabled).
    680            * @note   A switch from one clock source to another occurs only if the target
    681            *         clock source is ready (clock stable after startup delay or PLL locked). 
    682            *         If a clock source which is not yet ready is selected, the switch will
    683            *         occur when the clock source will be ready. 
    684            *         You can use RCC_GetSYSCLKSource() function to know which clock is
    685            *         currently used as system clock source. 
    686            * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
    687            *          This parameter can be one of the following values:
    688            *            @arg RCC_SYSCLKSource_HSI:    HSI selected as system clock source
    689            *            @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
    690            *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
    691            * @retval None
    692            */
    693          void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
    694          {
    695            uint32_t tmpreg = 0;
    696          
    697            /* Check the parameters */
    698            assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
    699          
    700            tmpreg = RCC->CFGR;
    701          
    702            /* Clear SW[1:0] bits */
    703            tmpreg &= ~RCC_CFGR_SW;
    704          
    705            /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
    706            tmpreg |= RCC_SYSCLKSource;
    707          
    708            /* Store the new value */
    709            RCC->CFGR = tmpreg;
    710          }
    711          
    712          /**
    713            * @brief  Returns the clock source used as system clock.
    714            * @param  None
    715            * @retval The clock source used as system clock. The returned value can be one
    716            *         of the following:
    717            *              - 0x00: HSI used as system clock
    718            *              - 0x04: HSE used as system clock
    719            *              - 0x08: PLL used as system clock
    720            */
    721          uint8_t RCC_GetSYSCLKSource(void)
    722          {
    723            return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
    724          }
    725          
    726          /**
    727            * @brief  Configures the AHB clock (HCLK).
    728            * @note   Depending on the device voltage range, the software has to set correctly
    729            *         these bits to ensure that HCLK not exceed the maximum allowed frequency
    730            *         (for more details refer to section above
    731            *           "CPU, AHB and APB busses clocks configuration functions")
    732            * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
    733            *         the system clock (SYSCLK).
    734            *          This parameter can be one of the following values:
    735            *            @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
    736            *            @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
    737            *            @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
    738            *            @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
    739            *            @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
    740            *            @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
    741            *            @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
    742            *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
    743            *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
    744            * @retval None
    745            */
    746          void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
    747          {
    748            uint32_t tmpreg = 0;
    749            
    750            /* Check the parameters */
    751            assert_param(IS_RCC_HCLK(RCC_SYSCLK));
    752          
    753            tmpreg = RCC->CFGR;
    754          
    755            /* Clear HPRE[3:0] bits */
    756            tmpreg &= ~RCC_CFGR_HPRE;
    757          
    758            /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
    759            tmpreg |= RCC_SYSCLK;
    760          
    761            /* Store the new value */
    762            RCC->CFGR = tmpreg;
    763          }
    764          
    765          
    766          /**
    767            * @brief  Configures the Low Speed APB clock (PCLK1).
    768            * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
    769            *         the AHB clock (HCLK).
    770            *          This parameter can be one of the following values:
    771            *            @arg RCC_HCLK_Div1:  APB1 clock = HCLK
    772            *            @arg RCC_HCLK_Div2:  APB1 clock = HCLK/2
    773            *            @arg RCC_HCLK_Div4:  APB1 clock = HCLK/4
    774            *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
    775            *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
    776            * @retval None
    777            */
    778          void RCC_PCLK1Config(uint32_t RCC_HCLK)
    779          {
    780            uint32_t tmpreg = 0;
    781          
    782            /* Check the parameters */
    783            assert_param(IS_RCC_PCLK(RCC_HCLK));
    784          
    785            tmpreg = RCC->CFGR;
    786          
    787            /* Clear PPRE1[2:0] bits */
    788            tmpreg &= ~RCC_CFGR_PPRE1;
    789          
    790            /* Set PPRE1[2:0] bits according to RCC_HCLK value */
    791            tmpreg |= RCC_HCLK;
    792          
    793            /* Store the new value */
    794            RCC->CFGR = tmpreg;
    795          }
    796          
    797          /**
    798            * @brief  Configures the High Speed APB clock (PCLK2).
    799            * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
    800            *         the AHB clock (HCLK).
    801            *          This parameter can be one of the following values:
    802            *            @arg RCC_HCLK_Div1:  APB2 clock = HCLK
    803            *            @arg RCC_HCLK_Div2:  APB2 clock = HCLK/2
    804            *            @arg RCC_HCLK_Div4:  APB2 clock = HCLK/4
    805            *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
    806            *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
    807            * @retval None
    808            */
    809          void RCC_PCLK2Config(uint32_t RCC_HCLK)
    810          {
    811            uint32_t tmpreg = 0;
    812          
    813            /* Check the parameters */
    814            assert_param(IS_RCC_PCLK(RCC_HCLK));
    815          
    816            tmpreg = RCC->CFGR;
    817          
    818            /* Clear PPRE2[2:0] bits */
    819            tmpreg &= ~RCC_CFGR_PPRE2;
    820          
    821            /* Set PPRE2[2:0] bits according to RCC_HCLK value */
    822            tmpreg |= RCC_HCLK << 3;
    823          
    824            /* Store the new value */
    825            RCC->CFGR = tmpreg;
    826          }
    827          
    828          /**
    829            * @brief  Returns the frequencies of different on chip clocks; SYSCLK, HCLK, 
    830            *         PCLK1 and PCLK2.       
    831            * 
    832            * @note   The system frequency computed by this function is not the real 
    833            *         frequency in the chip. It is calculated based on the predefined 
    834            *         constant and the selected clock source:
    835            * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
    836            * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
    837            * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**) 
    838            *           or HSI_VALUE(*) multiplied/divided by the PLL factors.         
    839            * @note     (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
    840            *               16 MHz) but the real value may vary depending on the variations
    841            *               in voltage and temperature.
    842            * @note     (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
    843            *                25 MHz), user has to ensure that HSE_VALUE is same as the real
    844            *                frequency of the crystal used. Otherwise, this function may
    845            *                have wrong result.
    846            *                
    847            * @note   The result of this function could be not correct when using fractional
    848            *         value for HSE crystal.
    849            *   
    850            * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
    851            *          the clocks frequencies.
    852            *     
    853            * @note   This function can be used by the user application to compute the 
    854            *         baudrate for the communication peripherals or configure other parameters.
    855            * @note   Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function
    856            *         must be called to update the structure's field. Otherwise, any
    857            *         configuration based on this function will be incorrect.
    858            *    
    859            * @retval None
    860            */
    861          void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
    862          {
    863            uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
    864          
    865            /* Get SYSCLK source -------------------------------------------------------*/
    866            tmp = RCC->CFGR & RCC_CFGR_SWS;
    867          
    868            switch (tmp)
    869            {
    870              case 0x00:  /* HSI used as system clock source */
    871                RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
    872                break;
    873              case 0x04:  /* HSE used as system clock  source */
    874                RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
    875                break;
    876              case 0x08:  /* PLL used as system clock  source */
    877          
    878                /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
    879                   SYSCLK = PLL_VCO / PLLP
    880                   */    
    881                pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
    882                pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
    883                
    884                if (pllsource != 0)
    885                {
    886                  /* HSE used as PLL clock source */
    887                  pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
    888                }
    889                else
    890                {
    891                  /* HSI used as PLL clock source */
    892                  pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
    893                }
    894          
    895                pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
    896                RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
    897                break;
    898              default:
    899                RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
    900                break;
    901            }
    902            /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
    903          
    904            /* Get HCLK prescaler */
    905            tmp = RCC->CFGR & RCC_CFGR_HPRE;
    906            tmp = tmp >> 4;
    907            presc = APBAHBPrescTable[tmp];
    908            /* HCLK clock frequency */
    909            RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
    910          
    911            /* Get PCLK1 prescaler */
    912            tmp = RCC->CFGR & RCC_CFGR_PPRE1;
    913            tmp = tmp >> 10;
    914            presc = APBAHBPrescTable[tmp];
    915            /* PCLK1 clock frequency */
    916            RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
    917          
    918            /* Get PCLK2 prescaler */
    919            tmp = RCC->CFGR & RCC_CFGR_PPRE2;
    920            tmp = tmp >> 13;
    921            presc = APBAHBPrescTable[tmp];
    922            /* PCLK2 clock frequency */
    923            RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
    924          }
    925          
    926          /**
    927            * @}
    928            */
    929          
    930          /** @defgroup RCC_Group3 Peripheral clocks configuration functions
    931           *  @brief   Peripheral clocks configuration functions 
    932           *
    933          @verbatim   
    934           ===============================================================================
    935                             Peripheral clocks configuration functions
    936           ===============================================================================  
    937          
    938            This section provide functions allowing to configure the Peripheral clocks. 
    939            
    940            1. The RTC clock which is derived from the LSI, LSE or HSE clock divided by 2 to 31.
    941               
    942            2. After restart from Reset or wakeup from STANDBY, all peripherals are off
    943               except internal SRAM, Flash and JTAG. Before to start using a peripheral you
    944               have to enable its interface clock. You can do this using RCC_AHBPeriphClockCmd()
    945               , RCC_APB2PeriphClockCmd() and RCC_APB1PeriphClockCmd() functions.
    946          
    947            3. To reset the peripherals configuration (to the default state after device reset)
    948               you can use RCC_AHBPeriphResetCmd(), RCC_APB2PeriphResetCmd() and 
    949               RCC_APB1PeriphResetCmd() functions.
    950               
    951            4. To further reduce power consumption in SLEEP mode the peripheral clocks can
    952               be disabled prior to executing the WFI or WFE instructions. You can do this
    953               using RCC_AHBPeriphClockLPModeCmd(), RCC_APB2PeriphClockLPModeCmd() and
    954               RCC_APB1PeriphClockLPModeCmd() functions.  
    955          
    956          @endverbatim
    957            * @{
    958            */
    959          
    960          /**
    961            * @brief  Configures the RTC clock (RTCCLK).
    962            * @note   As the RTC clock configuration bits are in the Backup domain and write
    963            *         access is denied to this domain after reset, you have to enable write
    964            *         access using PWR_BackupAccessCmd(ENABLE) function before to configure
    965            *         the RTC clock source (to be done once after reset).    
    966            * @note   Once the RTC clock is configured it can't be changed unless the  
    967            *         Backup domain is reset using RCC_BackupResetCmd() function, or by
    968            *         a Power On Reset (POR).
    969            *    
    970            * @param  RCC_RTCCLKSource: specifies the RTC clock source.
    971            *          This parameter can be one of the following values:
    972            *            @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
    973            *            @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
    974            *            @arg RCC_RTCCLKSource_HSE_Divx: HSE clock divided by x selected
    975            *                                            as RTC clock, where x:[2,31]
    976            *  
    977            * @note   If the LSE or LSI is used as RTC clock source, the RTC continues to
    978            *         work in STOP and STANDBY modes, and can be used as wakeup source.
    979            *         However, when the HSE clock is used as RTC clock source, the RTC
    980            *         cannot be used in STOP and STANDBY modes.    
    981            * @note   The maximum input clock frequency for RTC is 1MHz (when using HSE as
    982            *         RTC clock source).
    983            *  
    984            * @retval None
    985            */
    986          void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
    987          {
    988            uint32_t tmpreg = 0;
    989          
    990            /* Check the parameters */
    991            assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
    992          
    993            if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
    994            { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    995              tmpreg = RCC->CFGR;
    996          
    997              /* Clear RTCPRE[4:0] bits */
    998              tmpreg &= ~RCC_CFGR_RTCPRE;
    999          
   1000              /* Configure HSE division factor for RTC clock */
   1001              tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
   1002          
   1003              /* Store the new value */
   1004              RCC->CFGR = tmpreg;
   1005            }
   1006              
   1007            /* Select the RTC clock source */
   1008            RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
   1009          }
   1010          
   1011          /**
   1012            * @brief  Enables or disables the RTC clock.
   1013            * @note   This function must be used only after the RTC clock source was selected
   1014            *         using the RCC_RTCCLKConfig function.
   1015            * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
   1016            * @retval None
   1017            */
   1018          void RCC_RTCCLKCmd(FunctionalState NewState)
   1019          {
   1020            /* Check the parameters */
   1021            assert_param(IS_FUNCTIONAL_STATE(NewState));
   1022          
   1023            *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
   1024          }
   1025          
   1026          /**
   1027            * @brief  Forces or releases the Backup domain reset.
   1028            * @note   This function resets the RTC peripheral (including the backup registers)
   1029            *         and the RTC clock source selection in RCC_CSR register.
   1030            * @note   The BKPSRAM is not affected by this reset.    
   1031            * @param  NewState: new state of the Backup domain reset.
   1032            *          This parameter can be: ENABLE or DISABLE.
   1033            * @retval None
   1034            */
   1035          void RCC_BackupResetCmd(FunctionalState NewState)
   1036          {
   1037            /* Check the parameters */
   1038            assert_param(IS_FUNCTIONAL_STATE(NewState));
   1039            *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
   1040          }
   1041          
   1042          /**
   1043            * @brief  Configures the I2S clock source (I2SCLK).
   1044            * @note   This function must be called before enabling the I2S APB clock.
   1045            * @param  RCC_I2SCLKSource: specifies the I2S clock source.
   1046            *          This parameter can be one of the following values:
   1047            *            @arg RCC_I2S2CLKSource_PLLI2S: PLLI2S clock used as I2S clock source
   1048            *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
   1049            *                                        used as I2S clock source
   1050            * @retval None
   1051            */
   1052          void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
   1053          {
   1054            /* Check the parameters */
   1055            assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));
   1056          
   1057            *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
   1058          }
   1059          
   1060          /**
   1061            * @brief  Enables or disables the AHB1 peripheral clock.
   1062            * @note   After reset, the peripheral clock (used for registers read/write access)
   1063            *         is disabled and the application software has to enable this clock before 
   1064            *         using it.   
   1065            * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
   1066            *          This parameter can be any combination of the following values:
   1067            *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
   1068            *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
   1069            *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
   1070            *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
   1071            *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
   1072            *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
   1073            *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
   1074            *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
   1075            *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
   1076            *            @arg RCC_AHB1Periph_CRC:         CRC clock
   1077            *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
   1078            *            @arg RCC_AHB1Periph_CCMDATARAMEN CCM data RAM interface clock
   1079            *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
   1080            *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
   1081            *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
   1082            *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
   1083            *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
   1084            *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
   1085            *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
   1086            *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
   1087            * @param  NewState: new state of the specified peripheral clock.
   1088            *          This parameter can be: ENABLE or DISABLE.
   1089            * @retval None
   1090            */
   1091          void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
   1092          {
   1093            /* Check the parameters */
   1094            assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));
   1095          
   1096            assert_param(IS_FUNCTIONAL_STATE(NewState));
   1097            if (NewState != DISABLE)
   1098            {
   1099              RCC->AHB1ENR |= RCC_AHB1Periph;
   1100            }
   1101            else
   1102            {
   1103              RCC->AHB1ENR &= ~RCC_AHB1Periph;
   1104            }
   1105          }
   1106          
   1107          /**
   1108            * @brief  Enables or disables the AHB2 peripheral clock.
   1109            * @note   After reset, the peripheral clock (used for registers read/write access)
   1110            *         is disabled and the application software has to enable this clock before 
   1111            *         using it. 
   1112            * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
   1113            *          This parameter can be any combination of the following values:
   1114            *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
   1115            *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
   1116            *            @arg RCC_AHB2Periph_HASH:   HASH clock
   1117            *            @arg RCC_AHB2Periph_RNG:    RNG clock
   1118            *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
   1119            * @param  NewState: new state of the specified peripheral clock.
   1120            *          This parameter can be: ENABLE or DISABLE.
   1121            * @retval None
   1122            */
   1123          void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
   1124          {
   1125            /* Check the parameters */
   1126            assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
   1127            assert_param(IS_FUNCTIONAL_STATE(NewState));
   1128          
   1129            if (NewState != DISABLE)
   1130            {
   1131              RCC->AHB2ENR |= RCC_AHB2Periph;
   1132            }
   1133            else
   1134            {
   1135              RCC->AHB2ENR &= ~RCC_AHB2Periph;
   1136            }
   1137          }
   1138          
   1139          /**
   1140            * @brief  Enables or disables the AHB3 peripheral clock.
   1141            * @note   After reset, the peripheral clock (used for registers read/write access)
   1142            *         is disabled and the application software has to enable this clock before 
   1143            *         using it. 
   1144            * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
   1145            *          This parameter must be: RCC_AHB3Periph_FSMC
   1146            * @param  NewState: new state of the specified peripheral clock.
   1147            *          This parameter can be: ENABLE or DISABLE.
   1148            * @retval None
   1149            */
   1150          void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
   1151          {
   1152            /* Check the parameters */
   1153            assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
   1154            assert_param(IS_FUNCTIONAL_STATE(NewState));
   1155          
   1156            if (NewState != DISABLE)
   1157            {
   1158              RCC->AHB3ENR |= RCC_AHB3Periph;
   1159            }
   1160            else
   1161            {
   1162              RCC->AHB3ENR &= ~RCC_AHB3Periph;
   1163            }
   1164          }
   1165          
   1166          /**
   1167            * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
   1168            * @note   After reset, the peripheral clock (used for registers read/write access)
   1169            *         is disabled and the application software has to enable this clock before 
   1170            *         using it. 
   1171            * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
   1172            *          This parameter can be any combination of the following values:
   1173            *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
   1174            *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
   1175            *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
   1176            *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
   1177            *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
   1178            *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
   1179            *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
   1180            *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
   1181            *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
   1182            *            @arg RCC_APB1Periph_WWDG:   WWDG clock
   1183            *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
   1184            *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
   1185            *            @arg RCC_APB1Periph_USART2: USART2 clock
   1186            *            @arg RCC_APB1Periph_USART3: USART3 clock
   1187            *            @arg RCC_APB1Periph_UART4:  UART4 clock
   1188            *            @arg RCC_APB1Periph_UART5:  UART5 clock
   1189            *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
   1190            *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
   1191            *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
   1192            *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
   1193            *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
   1194            *            @arg RCC_APB1Periph_PWR:    PWR clock
   1195            *            @arg RCC_APB1Periph_DAC:    DAC clock
   1196            * @param  NewState: new state of the specified peripheral clock.
   1197            *          This parameter can be: ENABLE or DISABLE.
   1198            * @retval None
   1199            */
   1200          void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
   1201          {
   1202            /* Check the parameters */
   1203            assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
   1204            assert_param(IS_FUNCTIONAL_STATE(NewState));
   1205          
   1206            if (NewState != DISABLE)
   1207            {
   1208              RCC->APB1ENR |= RCC_APB1Periph;
   1209            }
   1210            else
   1211            {
   1212              RCC->APB1ENR &= ~RCC_APB1Periph;
   1213            }
   1214          }
   1215          
   1216          /**
   1217            * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
   1218            * @note   After reset, the peripheral clock (used for registers read/write access)
   1219            *         is disabled and the application software has to enable this clock before 
   1220            *         using it.
   1221            * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
   1222            *          This parameter can be any combination of the following values:
   1223            *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
   1224            *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
   1225            *            @arg RCC_APB2Periph_USART1: USART1 clock
   1226            *            @arg RCC_APB2Periph_USART6: USART6 clock
   1227            *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
   1228            *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
   1229            *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
   1230            *            @arg RCC_APB2Periph_SDIO:   SDIO clock
   1231            *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
   1232            *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
   1233            *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
   1234            *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
   1235            *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
   1236            * @param  NewState: new state of the specified peripheral clock.
   1237            *          This parameter can be: ENABLE or DISABLE.
   1238            * @retval None
   1239            */
   1240          void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
   1241          {
   1242            /* Check the parameters */
   1243            assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
   1244            assert_param(IS_FUNCTIONAL_STATE(NewState));
   1245          
   1246            if (NewState != DISABLE)
   1247            {
   1248              RCC->APB2ENR |= RCC_APB2Periph;
   1249            }
   1250            else
   1251            {
   1252              RCC->APB2ENR &= ~RCC_APB2Periph;
   1253            }
   1254          }
   1255          
   1256          /**
   1257            * @brief  Forces or releases AHB1 peripheral reset.
   1258            * @param  RCC_AHB1Periph: specifies the AHB1 peripheral to reset.
   1259            *          This parameter can be any combination of the following values:
   1260            *            @arg RCC_AHB1Periph_GPIOA:   GPIOA clock
   1261            *            @arg RCC_AHB1Periph_GPIOB:   GPIOB clock 
   1262            *            @arg RCC_AHB1Periph_GPIOC:   GPIOC clock
   1263            *            @arg RCC_AHB1Periph_GPIOD:   GPIOD clock
   1264            *            @arg RCC_AHB1Periph_GPIOE:   GPIOE clock
   1265            *            @arg RCC_AHB1Periph_GPIOF:   GPIOF clock
   1266            *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
   1267            *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
   1268            *            @arg RCC_AHB1Periph_GPIOI:   GPIOI clock
   1269            *            @arg RCC_AHB1Periph_CRC:     CRC clock
   1270            *            @arg RCC_AHB1Periph_DMA1:    DMA1 clock
   1271            *            @arg RCC_AHB1Periph_DMA2:    DMA2 clock
   1272            *            @arg RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
   1273            *            @arg RCC_AHB1Periph_OTG_HS:  USB OTG HS clock
   1274            *                  
   1275            * @param  NewState: new state of the specified peripheral reset.
   1276            *          This parameter can be: ENABLE or DISABLE.
   1277            * @retval None
   1278            */
   1279          void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
   1280          {
   1281            /* Check the parameters */
   1282            assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
   1283            assert_param(IS_FUNCTIONAL_STATE(NewState));
   1284          
   1285            if (NewState != DISABLE)
   1286            {
   1287              RCC->AHB1RSTR |= RCC_AHB1Periph;
   1288            }
   1289            else
   1290            {
   1291              RCC->AHB1RSTR &= ~RCC_AHB1Periph;
   1292            }
   1293          }
   1294          
   1295          /**
   1296            * @brief  Forces or releases AHB2 peripheral reset.
   1297            * @param  RCC_AHB2Periph: specifies the AHB2 peripheral to reset.
   1298            *          This parameter can be any combination of the following values:
   1299            *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
   1300            *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
   1301            *            @arg RCC_AHB2Periph_HASH:   HASH clock
   1302            *            @arg RCC_AHB2Periph_RNG:    RNG clock
   1303            *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
   1304            * @param  NewState: new state of the specified peripheral reset.
   1305            *          This parameter can be: ENABLE or DISABLE.
   1306            * @retval None
   1307            */
   1308          void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
   1309          {
   1310            /* Check the parameters */
   1311            assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
   1312            assert_param(IS_FUNCTIONAL_STATE(NewState));
   1313          
   1314            if (NewState != DISABLE)
   1315            {
   1316              RCC->AHB2RSTR |= RCC_AHB2Periph;
   1317            }
   1318            else
   1319            {
   1320              RCC->AHB2RSTR &= ~RCC_AHB2Periph;
   1321            }
   1322          }
   1323          
   1324          /**
   1325            * @brief  Forces or releases AHB3 peripheral reset.
   1326            * @param  RCC_AHB3Periph: specifies the AHB3 peripheral to reset.
   1327            *          This parameter must be: RCC_AHB3Periph_FSMC
   1328            * @param  NewState: new state of the specified peripheral reset.
   1329            *          This parameter can be: ENABLE or DISABLE.
   1330            * @retval None
   1331            */
   1332          void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
   1333          {
   1334            /* Check the parameters */
   1335            assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
   1336            assert_param(IS_FUNCTIONAL_STATE(NewState));
   1337          
   1338            if (NewState != DISABLE)
   1339            {
   1340              RCC->AHB3RSTR |= RCC_AHB3Periph;
   1341            }
   1342            else
   1343            {
   1344              RCC->AHB3RSTR &= ~RCC_AHB3Periph;
   1345            }
   1346          }
   1347          
   1348          /**
   1349            * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
   1350            * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
   1351            *          This parameter can be any combination of the following values:
   1352            *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
   1353            *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
   1354            *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
   1355            *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
   1356            *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
   1357            *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
   1358            *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
   1359            *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
   1360            *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
   1361            *            @arg RCC_APB1Periph_WWDG:   WWDG clock
   1362            *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
   1363            *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
   1364            *            @arg RCC_APB1Periph_USART2: USART2 clock
   1365            *            @arg RCC_APB1Periph_USART3: USART3 clock
   1366            *            @arg RCC_APB1Periph_UART4:  UART4 clock
   1367            *            @arg RCC_APB1Periph_UART5:  UART5 clock
   1368            *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
   1369            *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
   1370            *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
   1371            *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
   1372            *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
   1373            *            @arg RCC_APB1Periph_PWR:    PWR clock
   1374            *            @arg RCC_APB1Periph_DAC:    DAC clock
   1375            * @param  NewState: new state of the specified peripheral reset.
   1376            *          This parameter can be: ENABLE or DISABLE.
   1377            * @retval None
   1378            */
   1379          void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
   1380          {
   1381            /* Check the parameters */
   1382            assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
   1383            assert_param(IS_FUNCTIONAL_STATE(NewState));
   1384            if (NewState != DISABLE)
   1385            {
   1386              RCC->APB1RSTR |= RCC_APB1Periph;
   1387            }
   1388            else
   1389            {
   1390              RCC->APB1RSTR &= ~RCC_APB1Periph;
   1391            }
   1392          }
   1393          
   1394          /**
   1395            * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
   1396            * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
   1397            *          This parameter can be any combination of the following values:
   1398            *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
   1399            *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
   1400            *            @arg RCC_APB2Periph_USART1: USART1 clock
   1401            *            @arg RCC_APB2Periph_USART6: USART6 clock
   1402            *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
   1403            *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
   1404            *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
   1405            *            @arg RCC_APB2Periph_SDIO:   SDIO clock
   1406            *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
   1407            *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
   1408            *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
   1409            *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
   1410            *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
   1411            * @param  NewState: new state of the specified peripheral reset.
   1412            *          This parameter can be: ENABLE or DISABLE.
   1413            * @retval None
   1414            */
   1415          void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
   1416          {
   1417            /* Check the parameters */
   1418            assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
   1419            assert_param(IS_FUNCTIONAL_STATE(NewState));
   1420            if (NewState != DISABLE)
   1421            {
   1422              RCC->APB2RSTR |= RCC_APB2Periph;
   1423            }
   1424            else
   1425            {
   1426              RCC->APB2RSTR &= ~RCC_APB2Periph;
   1427            }
   1428          }
   1429          
   1430          /**
   1431            * @brief  Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.
   1432            * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
   1433            *         power consumption.
   1434            * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
   1435            * @note   By default, all peripheral clocks are enabled during SLEEP mode.
   1436            * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
   1437            *          This parameter can be any combination of the following values:
   1438            *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
   1439            *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
   1440            *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
   1441            *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
   1442            *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
   1443            *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
   1444            *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
   1445            *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
   1446            *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
   1447            *            @arg RCC_AHB1Periph_CRC:         CRC clock
   1448            *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
   1449            *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
   1450            *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
   1451            *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
   1452            *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
   1453            *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
   1454            *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
   1455            *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
   1456            *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
   1457            * @param  NewState: new state of the specified peripheral clock.
   1458            *          This parameter can be: ENABLE or DISABLE.
   1459            * @retval None
   1460            */
   1461          void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
   1462          {
   1463            /* Check the parameters */
   1464            assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
   1465            assert_param(IS_FUNCTIONAL_STATE(NewState));
   1466            if (NewState != DISABLE)
   1467            {
   1468              RCC->AHB1LPENR |= RCC_AHB1Periph;
   1469            }
   1470            else
   1471            {
   1472              RCC->AHB1LPENR &= ~RCC_AHB1Periph;
   1473            }
   1474          }
   1475          
   1476          /**
   1477            * @brief  Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.
   1478            * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
   1479            *           power consumption.
   1480            * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
   1481            * @note   By default, all peripheral clocks are enabled during SLEEP mode.
   1482            * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
   1483            *          This parameter can be any combination of the following values:
   1484            *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
   1485            *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
   1486            *            @arg RCC_AHB2Periph_HASH:   HASH clock
   1487            *            @arg RCC_AHB2Periph_RNG:    RNG clock
   1488            *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock  
   1489            * @param  NewState: new state of the specified peripheral clock.
   1490            *          This parameter can be: ENABLE or DISABLE.
   1491            * @retval None
   1492            */
   1493          void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
   1494          {
   1495            /* Check the parameters */
   1496            assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
   1497            assert_param(IS_FUNCTIONAL_STATE(NewState));
   1498            if (NewState != DISABLE)
   1499            {
   1500              RCC->AHB2LPENR |= RCC_AHB2Periph;
   1501            }
   1502            else
   1503            {
   1504              RCC->AHB2LPENR &= ~RCC_AHB2Periph;
   1505            }
   1506          }
   1507          
   1508          /**
   1509            * @brief  Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.
   1510            * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
   1511            *         power consumption.
   1512            * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
   1513            * @note   By default, all peripheral clocks are enabled during SLEEP mode.
   1514            * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
   1515            *          This parameter must be: RCC_AHB3Periph_FSMC
   1516            * @param  NewState: new state of the specified peripheral clock.
   1517            *          This parameter can be: ENABLE or DISABLE.
   1518            * @retval None
   1519            */
   1520          void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
   1521          {
   1522            /* Check the parameters */
   1523            assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
   1524            assert_param(IS_FUNCTIONAL_STATE(NewState));
   1525            if (NewState != DISABLE)
   1526            {
   1527              RCC->AHB3LPENR |= RCC_AHB3Periph;
   1528            }
   1529            else
   1530            {
   1531              RCC->AHB3LPENR &= ~RCC_AHB3Periph;
   1532            }
   1533          }
   1534          
   1535          /**
   1536            * @brief  Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.
   1537            * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
   1538            *         power consumption.
   1539            * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
   1540            * @note   By default, all peripheral clocks are enabled during SLEEP mode.
   1541            * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
   1542            *          This parameter can be any combination of the following values:
   1543            *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
   1544            *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
   1545            *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
   1546            *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
   1547            *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
   1548            *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
   1549            *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
   1550            *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
   1551            *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
   1552            *            @arg RCC_APB1Periph_WWDG:   WWDG clock
   1553            *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
   1554            *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
   1555            *            @arg RCC_APB1Periph_USART2: USART2 clock
   1556            *            @arg RCC_APB1Periph_USART3: USART3 clock
   1557            *            @arg RCC_APB1Periph_UART4:  UART4 clock
   1558            *            @arg RCC_APB1Periph_UART5:  UART5 clock
   1559            *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
   1560            *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
   1561            *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
   1562            *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
   1563            *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
   1564            *            @arg RCC_APB1Periph_PWR:    PWR clock
   1565            *            @arg RCC_APB1Periph_DAC:    DAC clock
   1566            * @param  NewState: new state of the specified peripheral clock.
   1567            *          This parameter can be: ENABLE or DISABLE.
   1568            * @retval None
   1569            */
   1570          void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
   1571          {
   1572            /* Check the parameters */
   1573            assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
   1574            assert_param(IS_FUNCTIONAL_STATE(NewState));
   1575            if (NewState != DISABLE)
   1576            {
   1577              RCC->APB1LPENR |= RCC_APB1Periph;
   1578            }
   1579            else
   1580            {
   1581              RCC->APB1LPENR &= ~RCC_APB1Periph;
   1582            }
   1583          }
   1584          
   1585          /**
   1586            * @brief  Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.
   1587            * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
   1588            *         power consumption.
   1589            * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
   1590            * @note   By default, all peripheral clocks are enabled during SLEEP mode.
   1591            * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
   1592            *          This parameter can be any combination of the following values:
   1593            *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
   1594            *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
   1595            *            @arg RCC_APB2Periph_USART1: USART1 clock
   1596            *            @arg RCC_APB2Periph_USART6: USART6 clock
   1597            *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
   1598            *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
   1599            *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
   1600            *            @arg RCC_APB2Periph_SDIO:   SDIO clock
   1601            *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
   1602            *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
   1603            *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
   1604            *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
   1605            *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
   1606            * @param  NewState: new state of the specified peripheral clock.
   1607            *          This parameter can be: ENABLE or DISABLE.
   1608            * @retval None
   1609            */
   1610          void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
   1611          {
   1612            /* Check the parameters */
   1613            assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
   1614            assert_param(IS_FUNCTIONAL_STATE(NewState));
   1615            if (NewState != DISABLE)
   1616            {
   1617              RCC->APB2LPENR |= RCC_APB2Periph;
   1618            }
   1619            else
   1620            {
   1621              RCC->APB2LPENR &= ~RCC_APB2Periph;
   1622            }
   1623          }
   1624          
   1625          /**
   1626            * @}
   1627            */
   1628          
   1629          /** @defgroup RCC_Group4 Interrupts and flags management functions
   1630           *  @brief   Interrupts and flags management functions 
   1631           *
   1632          @verbatim   
   1633           ===============================================================================
   1634                             Interrupts and flags management functions
   1635           ===============================================================================  
   1636          
   1637          @endverbatim
   1638            * @{
   1639            */
   1640          
   1641          /**
   1642            * @brief  Enables or disables the specified RCC interrupts.
   1643            * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
   1644            *          This parameter can be any combination of the following values:
   1645            *            @arg RCC_IT_LSIRDY: LSI ready interrupt
   1646            *            @arg RCC_IT_LSERDY: LSE ready interrupt
   1647            *            @arg RCC_IT_HSIRDY: HSI ready interrupt
   1648            *            @arg RCC_IT_HSERDY: HSE ready interrupt
   1649            *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
   1650            *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
   1651            * @param  NewState: new state of the specified RCC interrupts.
   1652            *          This parameter can be: ENABLE or DISABLE.
   1653            * @retval None
   1654            */
   1655          void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
   1656          {
   1657            /* Check the parameters */
   1658            assert_param(IS_RCC_IT(RCC_IT));
   1659            assert_param(IS_FUNCTIONAL_STATE(NewState));
   1660            if (NewState != DISABLE)
   1661            {
   1662              /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
   1663              *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
   1664            }
   1665            else
   1666            {
   1667              /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
   1668              *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
   1669            }
   1670          }
   1671          
   1672          /**
   1673            * @brief  Checks whether the specified RCC flag is set or not.
   1674            * @param  RCC_FLAG: specifies the flag to check.
   1675            *          This parameter can be one of the following values:
   1676            *            @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
   1677            *            @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
   1678            *            @arg RCC_FLAG_PLLRDY: main PLL clock ready
   1679            *            @arg RCC_FLAG_PLLI2SRDY: PLLI2S clock ready
   1680            *            @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
   1681            *            @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
   1682            *            @arg RCC_FLAG_BORRST: POR/PDR or BOR reset
   1683            *            @arg RCC_FLAG_PINRST: Pin reset
   1684            *            @arg RCC_FLAG_PORRST: POR/PDR reset
   1685            *            @arg RCC_FLAG_SFTRST: Software reset
   1686            *            @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
   1687            *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
   1688            *            @arg RCC_FLAG_LPWRRST: Low Power reset
   1689            * @retval The new state of RCC_FLAG (SET or RESET).
   1690            */
   1691          FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
   1692          {
   1693            uint32_t tmp = 0;
   1694            uint32_t statusreg = 0;
   1695            FlagStatus bitstatus = RESET;
   1696          
   1697            /* Check the parameters */
   1698            assert_param(IS_RCC_FLAG(RCC_FLAG));
   1699          
   1700            /* Get the RCC register index */
   1701            tmp = RCC_FLAG >> 5;
   1702            if (tmp == 1)               /* The flag to check is in CR register */
   1703            {
   1704              statusreg = RCC->CR;
   1705            }
   1706            else if (tmp == 2)          /* The flag to check is in BDCR register */
   1707            {
   1708              statusreg = RCC->BDCR;
   1709            }
   1710            else                       /* The flag to check is in CSR register */
   1711            {
   1712              statusreg = RCC->CSR;
   1713            }
   1714          
   1715            /* Get the flag position */
   1716            tmp = RCC_FLAG & FLAG_MASK;
   1717            if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
   1718            {
   1719              bitstatus = SET;
   1720            }
   1721            else
   1722            {
   1723              bitstatus = RESET;
   1724            }
   1725            /* Return the flag status */
   1726            return bitstatus;
   1727          }
   1728          
   1729          /**
   1730            * @brief  Clears the RCC reset flags.
   1731            *         The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST,  RCC_FLAG_SFTRST,
   1732            *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
   1733            * @param  None
   1734            * @retval None
   1735            */
   1736          void RCC_ClearFlag(void)
   1737          {
   1738            /* Set RMVF bit to clear the reset flags */
   1739            RCC->CSR |= RCC_CSR_RMVF;
   1740          }
   1741          
   1742          /**
   1743            * @brief  Checks whether the specified RCC interrupt has occurred or not.
   1744            * @param  RCC_IT: specifies the RCC interrupt source to check.
   1745            *          This parameter can be one of the following values:
   1746            *            @arg RCC_IT_LSIRDY: LSI ready interrupt
   1747            *            @arg RCC_IT_LSERDY: LSE ready interrupt
   1748            *            @arg RCC_IT_HSIRDY: HSI ready interrupt
   1749            *            @arg RCC_IT_HSERDY: HSE ready interrupt
   1750            *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
   1751            *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
   1752            *            @arg RCC_IT_CSS: Clock Security System interrupt
   1753            * @retval The new state of RCC_IT (SET or RESET).
   1754            */
   1755          ITStatus RCC_GetITStatus(uint8_t RCC_IT)
   1756          {
   1757            ITStatus bitstatus = RESET;
   1758          
   1759            /* Check the parameters */
   1760            assert_param(IS_RCC_GET_IT(RCC_IT));
   1761          
   1762            /* Check the status of the specified RCC interrupt */
   1763            if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
   1764            {
   1765              bitstatus = SET;
   1766            }
   1767            else
   1768            {
   1769              bitstatus = RESET;
   1770            }
   1771            /* Return the RCC_IT status */
   1772            return  bitstatus;
   1773          }
   1774          
   1775          /**
   1776            * @brief  Clears the RCC's interrupt pending bits.
   1777            * @param  RCC_IT: specifies the interrupt pending bit to clear.
   1778            *          This parameter can be any combination of the following values:
   1779            *            @arg RCC_IT_LSIRDY: LSI ready interrupt
   1780            *            @arg RCC_IT_LSERDY: LSE ready interrupt
   1781            *            @arg RCC_IT_HSIRDY: HSI ready interrupt
   1782            *            @arg RCC_IT_HSERDY: HSE ready interrupt
   1783            *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
   1784            *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
   1785            *            @arg RCC_IT_CSS: Clock Security System interrupt
   1786            * @retval None
   1787            */
   1788          void RCC_ClearITPendingBit(uint8_t RCC_IT)
   1789          {
   1790            /* Check the parameters */
   1791            assert_param(IS_RCC_CLEAR_IT(RCC_IT));
   1792          
   1793            /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
   1794               pending bits */
   1795            *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
   1796          }
   1797          
   1798          /**
   1799            * @}
   1800            */ 
   1801          
   1802          /**
   1803            * @}
   1804            */ 
   1805          
   1806          /**
   1807            * @}
   1808            */ 
   1809          
   1810          /**
   1811            * @}
   1812            */ 
   1813          
   1814          /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/

   Maximum stack usage in bytes:

   .cstack Function
   ------- --------
        0  RCC_AHB1PeriphClockCmd
        0  RCC_AHB1PeriphClockLPModeCmd
        0  RCC_AHB1PeriphResetCmd
        0  RCC_AHB2PeriphClockCmd
        0  RCC_AHB2PeriphClockLPModeCmd
        0  RCC_AHB2PeriphResetCmd
        0  RCC_AHB3PeriphClockCmd
        0  RCC_AHB3PeriphClockLPModeCmd
        0  RCC_AHB3PeriphResetCmd
        0  RCC_APB1PeriphClockCmd
        0  RCC_APB1PeriphClockLPModeCmd
        0  RCC_APB1PeriphResetCmd
        0  RCC_APB2PeriphClockCmd
        0  RCC_APB2PeriphClockLPModeCmd
        0  RCC_APB2PeriphResetCmd
        0  RCC_AdjustHSICalibrationValue
        0  RCC_BackupResetCmd
        0  RCC_ClearFlag
        0  RCC_ClearITPendingBit
        0  RCC_ClockSecuritySystemCmd
        0  RCC_DeInit
       12  RCC_GetClocksFreq
        0  RCC_GetFlagStatus
        0  RCC_GetITStatus
        0  RCC_GetSYSCLKSource
        0  RCC_HCLKConfig
        0  RCC_HSEConfig
        0  RCC_HSICmd
        0  RCC_I2SCLKConfig
        0  RCC_ITConfig
        0  RCC_LSEConfig
        0  RCC_LSICmd
        0  RCC_MCO1Config
        0  RCC_MCO2Config
        0  RCC_PCLK1Config
        0  RCC_PCLK2Config
        0  RCC_PLLCmd
        8  RCC_PLLConfig
        0  RCC_PLLI2SCmd
        0  RCC_PLLI2SConfig
        0  RCC_RTCCLKCmd
        0  RCC_RTCCLKConfig
        0  RCC_SYSCLKConfig
       16  RCC_WaitForHSEStartUp
             16 -> RCC_GetFlagStatus


   Section sizes:

   Bytes  Function/Label
   -----  --------------
       4  ??DataTable39
       4  ??DataTable39_1
       4  ??DataTable39_10
       4  ??DataTable39_11
       4  ??DataTable39_12
       4  ??DataTable39_13
       4  ??DataTable39_14
       4  ??DataTable39_15
       4  ??DataTable39_16
       4  ??DataTable39_17
       4  ??DataTable39_18
       4  ??DataTable39_19
       4  ??DataTable39_2
       4  ??DataTable39_20
       4  ??DataTable39_21
       4  ??DataTable39_22
       4  ??DataTable39_23
       4  ??DataTable39_24
       4  ??DataTable39_25
       4  ??DataTable39_26
       4  ??DataTable39_27
       4  ??DataTable39_28
       4  ??DataTable39_29
       4  ??DataTable39_3
       4  ??DataTable39_30
       4  ??DataTable39_31
       4  ??DataTable39_32
       4  ??DataTable39_33
       4  ??DataTable39_34
       4  ??DataTable39_35
       4  ??DataTable39_36
       4  ??DataTable39_37
       4  ??DataTable39_38
       4  ??DataTable39_4
       4  ??DataTable39_5
       4  ??DataTable39_6
       4  ??DataTable39_7
       4  ??DataTable39_8
       4  ??DataTable39_9
       8  ?Subroutine0
       6  ?Subroutine1
       6  ?Subroutine2
      16  APBAHBPrescTable
      18  RCC_AHB1PeriphClockCmd
      18  RCC_AHB1PeriphClockLPModeCmd
      18  RCC_AHB1PeriphResetCmd
      18  RCC_AHB2PeriphClockCmd
      18  RCC_AHB2PeriphClockLPModeCmd
      18  RCC_AHB2PeriphResetCmd
      18  RCC_AHB3PeriphClockCmd
      18  RCC_AHB3PeriphClockLPModeCmd
      18  RCC_AHB3PeriphResetCmd
      18  RCC_APB1PeriphClockCmd
      18  RCC_APB1PeriphClockLPModeCmd
      18  RCC_APB1PeriphResetCmd
      18  RCC_APB2PeriphClockCmd
      18  RCC_APB2PeriphClockLPModeCmd
      18  RCC_APB2PeriphResetCmd
      10  RCC_AdjustHSICalibrationValue
       6  RCC_BackupResetCmd
      12  RCC_ClearFlag
       6  RCC_ClearITPendingBit
       6  RCC_ClockSecuritySystemCmd
      40  RCC_DeInit
     128  RCC_GetClocksFreq
      42  RCC_GetFlagStatus
      16  RCC_GetITStatus
      10  RCC_GetSYSCLKSource
      10  RCC_HCLKConfig
      10  RCC_HSEConfig
       6  RCC_HSICmd
       6  RCC_I2SCLKConfig
      18  RCC_ITConfig
      22  RCC_LSEConfig
       6  RCC_LSICmd
      12  RCC_MCO1Config
      10  RCC_MCO2Config
       8  RCC_PCLK1Config
       8  RCC_PCLK2Config
       6  RCC_PLLCmd
      30  RCC_PLLConfig
       6  RCC_PLLI2SCmd
      12  RCC_PLLI2SConfig
       6  RCC_RTCCLKCmd
      38  RCC_RTCCLKConfig
      14  RCC_SYSCLKConfig
      48  RCC_WaitForHSEStartUp

 
  16 bytes in section .data
 998 bytes in section .text
 
 998 bytes of CODE memory
  16 bytes of DATA memory

Errors: none
Warnings: none
