# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FPGA_CNN_IP.srcs/sources_1/ip/shift_ram_12/sim/shift_ram_12.vhd" \
"../../../../FPGA_CNN_IP.srcs/sources_1/ip/shift_ram_28/sim/shift_ram_28.vhd" \

# Do not sort compile order
nosort
