Analysis & Synthesis report for uart_loopback_top
Thu Jan 25 21:23:26 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated
 15. Source assignments for dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for User Entity Instance: Top-level Entity: |uart_loopback_top
 18. Parameter Settings for User Entity Instance: uart_recv:u_uart_recv
 19. Parameter Settings for User Entity Instance: dds:dds_inst1|dds_ctrl:dds_ctrl_inst
 20. Parameter Settings for User Entity Instance: dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: dds:dds_inst2|dds_ctrl:dds_ctrl_inst
 22. Parameter Settings for User Entity Instance: dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: key_ctrl:key_ctrl_inst|key_filter:key_filter_inst3
 24. Parameter Settings for User Entity Instance: key_ctrl:key_ctrl_inst|key_filter:key_filter_inst2
 25. Parameter Settings for User Entity Instance: key_ctrl:key_ctrl_inst|key_filter:key_filter_inst1
 26. Parameter Settings for User Entity Instance: key_ctrl:key_ctrl_inst|key_filter:key_filter_inst0
 27. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 28. Parameter Settings for Inferred Entity Instance: dds:dds_inst1|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0
 29. Parameter Settings for Inferred Entity Instance: dds:dds_inst2|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0
 30. altsyncram Parameter Settings by Entity Instance
 31. lpm_mult Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "dds:dds_inst2"
 33. Port Connectivity Checks: "dds:dds_inst1|dds_ctrl:dds_ctrl_inst"
 34. Port Connectivity Checks: "uart_recv:u_uart_recv"
 35. Signal Tap Logic Analyzer Settings
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Connections to In-System Debugging Instance "auto_signaltap_0"
 39. Analysis & Synthesis Messages
 40. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 25 21:23:26 2024           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; uart_loopback_top                               ;
; Top-level Entity Name              ; uart_loopback_top                               ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,565                                           ;
;     Total combinational functions  ; 1,182                                           ;
;     Dedicated logic registers      ; 1,002                                           ;
; Total registers                    ; 1002                                            ;
; Total pins                         ; 25                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 200,704                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; uart_loopback_top  ; uart_loopback_top  ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+
; ip_core/rom_wave/rom_wave.v                                        ; yes             ; User Wizard-Generated File                   ; D:/diansai/fpga/quartus_prj/ip_core/rom_wave/rom_wave.v                                        ;             ;
; ../rtl/uart_loopback_top.v                                         ; yes             ; User Verilog HDL File                        ; D:/diansai/fpga/rtl/uart_loopback_top.v                                                        ;             ;
; ../rtl/uart_recv.v                                                 ; yes             ; User Verilog HDL File                        ; D:/diansai/fpga/rtl/uart_recv.v                                                                ;             ;
; ../rtl/concat.v                                                    ; yes             ; User Verilog HDL File                        ; D:/diansai/fpga/rtl/concat.v                                                                   ;             ;
; ../rtl/key_filter.v                                                ; yes             ; User Verilog HDL File                        ; D:/diansai/fpga/rtl/key_filter.v                                                               ;             ;
; ../rtl/key_ctrl.v                                                  ; yes             ; User Verilog HDL File                        ; D:/diansai/fpga/rtl/key_ctrl.v                                                                 ;             ;
; ../rtl/dds_ctrl.v                                                  ; yes             ; User Verilog HDL File                        ; D:/diansai/fpga/rtl/dds_ctrl.v                                                                 ;             ;
; ../rtl/dds.v                                                       ; yes             ; User Verilog HDL File                        ; D:/diansai/fpga/rtl/dds.v                                                                      ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/altsyncram.tdf                             ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                      ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/lpm_decode.inc                             ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/aglobal181.inc                             ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                              ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/altrom.inc                                 ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/altram.inc                                 ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/altdpram.inc                               ;             ;
; db/altsyncram_9ga1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/diansai/fpga/quartus_prj/db/altsyncram_9ga1.tdf                                             ;             ;
; ../matlab/wave_16384x8.mif                                         ; yes             ; Auto-Found Memory Initialization File        ; D:/diansai/fpga/matlab/wave_16384x8.mif                                                        ;             ;
; db/decode_c8a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/diansai/fpga/quartus_prj/db/decode_c8a.tdf                                                  ;             ;
; db/mux_3nb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/diansai/fpga/quartus_prj/db/mux_3nb.tdf                                                     ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/sld_signaltap.vhd                          ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/learning/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                     ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/learning/quartus/quartus/libraries/megafunctions/sld_ela_control.vhd                        ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf                           ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/lpm_constant.inc                           ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/dffeea.inc                                 ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/learning/quartus/quartus/libraries/megafunctions/sld_mbpmg.vhd                              ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/learning/quartus/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd               ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/learning/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd                     ;             ;
; db/altsyncram_6624.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/diansai/fpga/quartus_prj/db/altsyncram_6624.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/altdpram.tdf                               ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/others/maxplus2/memmodes.inc                             ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/a_hdffe.inc                                ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/alt_le_rden_reg.inc                        ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/altsyncram.inc                             ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/lpm_mux.tdf                                ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/muxlut.inc                                 ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/bypassff.inc                               ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/altshift.inc                               ;             ;
; db/mux_tsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/diansai/fpga/quartus_prj/db/mux_tsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/lpm_decode.tdf                             ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/declut.inc                                 ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/lpm_compare.inc                            ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/diansai/fpga/quartus_prj/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/lpm_counter.tdf                            ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                            ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/cmpconst.inc                               ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/lpm_counter.inc                            ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/alt_counter_stratix.inc                    ;             ;
; db/cntr_jgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/diansai/fpga/quartus_prj/db/cntr_jgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/diansai/fpga/quartus_prj/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_m9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/diansai/fpga/quartus_prj/db/cntr_m9j.tdf                                                    ;             ;
; db/cntr_hgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/diansai/fpga/quartus_prj/db/cntr_hgi.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/diansai/fpga/quartus_prj/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/diansai/fpga/quartus_prj/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/learning/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/learning/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/learning/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv          ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/learning/quartus/quartus/libraries/megafunctions/sld_hub.vhd                                ; altera_sld  ;
; db/ip/sld3ba01d81/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/diansai/fpga/quartus_prj/db/ip/sld3ba01d81/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/diansai/fpga/quartus_prj/db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/diansai/fpga/quartus_prj/db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/diansai/fpga/quartus_prj/db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/diansai/fpga/quartus_prj/db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/diansai/fpga/quartus_prj/db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/learning/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd                           ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/lpm_mult.tdf                               ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/multcore.inc                               ;             ;
; multcore.tdf                                                       ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/multcore.tdf                               ;             ;
; csa_add.inc                                                        ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/csa_add.inc                                ;             ;
; mpar_add.inc                                                       ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/mpar_add.inc                               ;             ;
; muleabz.inc                                                        ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/muleabz.inc                                ;             ;
; mul_lfrg.inc                                                       ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/mul_lfrg.inc                               ;             ;
; mul_boothc.inc                                                     ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/mul_boothc.inc                             ;             ;
; alt_ded_mult.inc                                                   ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/alt_ded_mult.inc                           ;             ;
; alt_ded_mult_y.inc                                                 ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/alt_ded_mult_y.inc                         ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/dffpipe.inc                                ;             ;
; mpar_add.tdf                                                       ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/mpar_add.tdf                               ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf                            ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/addcore.inc                                ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/look_add.inc                               ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                    ;             ;
; db/add_sub_tgh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/diansai/fpga/quartus_prj/db/add_sub_tgh.tdf                                                 ;             ;
; altshift.tdf                                                       ; yes             ; Megafunction                                 ; d:/learning/quartus/quartus/libraries/megafunctions/altshift.tdf                               ;             ;
; key_ctrl.v                                                         ; yes             ; User Verilog HDL File                        ; key_ctrl.v                                                                                     ;             ;
; key_filter.v                                                       ; yes             ; User Verilog HDL File                        ; key_filter.v                                                                                   ;             ;
; output_files/concat.v                                              ; yes             ; User Verilog HDL File                        ; output_files/concat.v                                                                          ;             ;
; dds_ctrl.v                                                         ; yes             ; User Verilog HDL File                        ; dds_ctrl.v                                                                                     ;             ;
; dds.v                                                              ; yes             ; User Verilog HDL File                        ; dds.v                                                                                          ;             ;
; uart_recv.v                                                        ; yes             ; User Verilog HDL File                        ; uart_recv.v                                                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 1,565         ;
;                                             ;               ;
; Total combinational functions               ; 1182          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 441           ;
;     -- 3 input functions                    ; 400           ;
;     -- <=2 input functions                  ; 341           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 852           ;
;     -- arithmetic mode                      ; 330           ;
;                                             ;               ;
; Total registers                             ; 1002          ;
;     -- Dedicated logic registers            ; 1002          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 25            ;
; Total memory bits                           ; 200704        ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; sys_clk~input ;
; Maximum fan-out                             ; 649           ;
; Total fan-out                               ; 7982          ;
; Average fan-out                             ; 3.48          ;
+---------------------------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                           ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |uart_loopback_top                                                                                                                      ; 1182 (6)            ; 1002 (0)                  ; 200704      ; 0            ; 0       ; 0         ; 25   ; 0            ; |uart_loopback_top                                                                                                                                                                                                                                                                                                                                            ; uart_loopback_top                 ; work         ;
;    |concat:concat_inst|                                                                                                                 ; 20 (20)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|concat:concat_inst                                                                                                                                                                                                                                                                                                                         ; concat                            ; work         ;
;    |dds:dds_inst1|                                                                                                                      ; 237 (0)             ; 95 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|dds:dds_inst1                                                                                                                                                                                                                                                                                                                              ; dds                               ; work         ;
;       |dds_ctrl:dds_ctrl_inst|                                                                                                          ; 237 (163)           ; 95 (93)                   ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|dds:dds_inst1|dds_ctrl:dds_ctrl_inst                                                                                                                                                                                                                                                                                                       ; dds_ctrl                          ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 66 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|dds:dds_inst1|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                                        ; lpm_mult                          ; work         ;
;             |multcore:mult_core|                                                                                                        ; 66 (39)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|dds:dds_inst1|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                     ; multcore                          ; work         ;
;                |mpar_add:padder|                                                                                                        ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|dds:dds_inst1|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|dds:dds_inst1|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_tgh:auto_generated|                                                                                       ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|dds:dds_inst1|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_tgh:auto_generated                                                                                                                                                                                                     ; add_sub_tgh                       ; work         ;
;          |rom_wave:rom_wave_inst|                                                                                                       ; 8 (0)               ; 2 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst                                                                                                                                                                                                                                                                                ; rom_wave                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 8 (0)               ; 2 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_9ga1:auto_generated|                                                                                         ; 8 (0)               ; 2 (2)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated                                                                                                                                                                                                                 ; altsyncram_9ga1                   ; work         ;
;                   |mux_3nb:mux2|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2                                                                                                                                                                                                    ; mux_3nb                           ; work         ;
;    |dds:dds_inst2|                                                                                                                      ; 203 (0)             ; 83 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|dds:dds_inst2                                                                                                                                                                                                                                                                                                                              ; dds                               ; work         ;
;       |dds_ctrl:dds_ctrl_inst|                                                                                                          ; 203 (130)           ; 83 (81)                   ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|dds:dds_inst2|dds_ctrl:dds_ctrl_inst                                                                                                                                                                                                                                                                                                       ; dds_ctrl                          ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|dds:dds_inst2|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                                        ; lpm_mult                          ; work         ;
;             |multcore:mult_core|                                                                                                        ; 65 (38)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|dds:dds_inst2|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                     ; multcore                          ; work         ;
;                |mpar_add:padder|                                                                                                        ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|dds:dds_inst2|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|dds:dds_inst2|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_tgh:auto_generated|                                                                                       ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|dds:dds_inst2|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_tgh:auto_generated                                                                                                                                                                                                     ; add_sub_tgh                       ; work         ;
;          |rom_wave:rom_wave_inst|                                                                                                       ; 8 (0)               ; 2 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst                                                                                                                                                                                                                                                                                ; rom_wave                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 8 (0)               ; 2 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_9ga1:auto_generated|                                                                                         ; 8 (0)               ; 2 (2)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated                                                                                                                                                                                                                 ; altsyncram_9ga1                   ; work         ;
;                   |mux_3nb:mux2|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2                                                                                                                                                                                                    ; mux_3nb                           ; work         ;
;    |key_ctrl:key_ctrl_inst|                                                                                                             ; 116 (4)             ; 88 (4)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|key_ctrl:key_ctrl_inst                                                                                                                                                                                                                                                                                                                     ; key_ctrl                          ; work         ;
;       |key_filter:key_filter_inst0|                                                                                                     ; 28 (28)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|key_ctrl:key_ctrl_inst|key_filter:key_filter_inst0                                                                                                                                                                                                                                                                                         ; key_filter                        ; work         ;
;       |key_filter:key_filter_inst1|                                                                                                     ; 28 (28)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|key_ctrl:key_ctrl_inst|key_filter:key_filter_inst1                                                                                                                                                                                                                                                                                         ; key_filter                        ; work         ;
;       |key_filter:key_filter_inst2|                                                                                                     ; 28 (28)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|key_ctrl:key_ctrl_inst|key_filter:key_filter_inst2                                                                                                                                                                                                                                                                                         ; key_filter                        ; work         ;
;       |key_filter:key_filter_inst3|                                                                                                     ; 28 (28)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|key_ctrl:key_ctrl_inst|key_filter:key_filter_inst3                                                                                                                                                                                                                                                                                         ; key_filter                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 418 (2)             ; 572 (34)                  ; 69632       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 416 (0)             ; 538 (0)                   ; 69632       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 416 (88)            ; 538 (152)                 ; 69632       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_tsc:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                              ; mux_tsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 69632       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_6624:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 69632       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6624:auto_generated                                                                                                                                                 ; altsyncram_6624                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 93 (93)             ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 41 (1)              ; 101 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 34 (0)              ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 34 (0)              ; 34 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 6 (6)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 106 (10)            ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_jgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated                                                             ; cntr_jgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_m9j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                      ; cntr_m9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_hgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated                                                                            ; cntr_hgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |uart_recv:u_uart_recv|                                                                                                              ; 56 (56)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_loopback_top|uart_recv:u_uart_recv                                                                                                                                                                                                                                                                                                                      ; uart_recv                         ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; ROM              ; 16384        ; 8            ; --           ; --           ; 131072 ; ../matlab/wave_16384x8.mif ;
; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; ROM              ; 16384        ; 8            ; --           ; --           ; 131072 ; ../matlab/wave_16384x8.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6624:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 4096         ; 17           ; 4096         ; 17           ; 69632  ; None                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart_loopback_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart_loopback_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart_loopback_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart_loopback_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart_loopback_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                            ;
+-----------------------------------------------------------+-------------------------------------------------------------------+
; Register name                                             ; Reason for Removal                                                ;
+-----------------------------------------------------------+-------------------------------------------------------------------+
; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_addr[12]         ; Stuck at GND due to stuck port data_in                            ;
; dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_addr[12]         ; Stuck at GND due to stuck port data_in                            ;
; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|phase_append[12..14] ; Lost fanout                                                       ;
; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|phase_append[0..10]  ; Merged with dds:dds_inst2|dds_ctrl:dds_ctrl_inst|phase_append[11] ;
; key_ctrl:key_ctrl_inst|wave_sel[4]                        ; Stuck at GND due to stuck port data_in                            ;
; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|phase_append[11]     ; Stuck at GND due to stuck port data_in                            ;
; dds:dds_inst1|dds_ctrl:dds_ctrl_inst|phase_append[12..14] ; Lost fanout                                                       ;
; Total Number of Removed Registers = 21                    ;                                                                   ;
+-----------------------------------------------------------+-------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1002  ;
; Number of registers using Synchronous Clear  ; 64    ;
; Number of registers using Synchronous Load   ; 183   ;
; Number of registers using Asynchronous Clear ; 537   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 444   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; dds:dds_inst1|dds_ctrl:dds_ctrl_inst|FREQ_CTRL[15]                                                                                                                                                                                                                                                                              ; 1       ;
; dds:dds_inst1|dds_ctrl:dds_ctrl_inst|FREQ_CTRL[13]                                                                                                                                                                                                                                                                              ; 1       ;
; dds:dds_inst1|dds_ctrl:dds_ctrl_inst|FREQ_CTRL[10]                                                                                                                                                                                                                                                                              ; 1       ;
; dds:dds_inst1|dds_ctrl:dds_ctrl_inst|FREQ_CTRL[9]                                                                                                                                                                                                                                                                               ; 1       ;
; dds:dds_inst1|dds_ctrl:dds_ctrl_inst|FREQ_CTRL[8]                                                                                                                                                                                                                                                                               ; 1       ;
; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|FREQ_CTRL[15]                                                                                                                                                                                                                                                                              ; 1       ;
; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|FREQ_CTRL[13]                                                                                                                                                                                                                                                                              ; 1       ;
; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|FREQ_CTRL[10]                                                                                                                                                                                                                                                                              ; 1       ;
; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|FREQ_CTRL[9]                                                                                                                                                                                                                                                                               ; 1       ;
; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|FREQ_CTRL[8]                                                                                                                                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 25                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |uart_loopback_top|uart_recv:u_uart_recv|rx_cnt[2]                                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |uart_loopback_top|key_ctrl:key_ctrl_inst|key_filter:key_filter_inst3|cnt_20ms[8]  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |uart_loopback_top|key_ctrl:key_ctrl_inst|key_filter:key_filter_inst2|cnt_20ms[14] ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |uart_loopback_top|key_ctrl:key_ctrl_inst|key_filter:key_filter_inst1|cnt_20ms[6]  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |uart_loopback_top|key_ctrl:key_ctrl_inst|key_filter:key_filter_inst0|cnt_20ms[15] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uart_loopback_top|uart_recv:u_uart_recv|clk_cnt[2]                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |uart_loopback_top|key_ctrl:key_ctrl_inst|wave_sel[3]                              ;
; 128:1              ; 19 bits   ; 1615 LEs      ; 228 LEs              ; 1387 LEs               ; Yes        ; |uart_loopback_top|dds:dds_inst1|dds_ctrl:dds_ctrl_inst|FREQ_CTRL[20]              ;
; 128:1              ; 19 bits   ; 1615 LEs      ; 228 LEs              ; 1387 LEs               ; Yes        ; |uart_loopback_top|dds:dds_inst2|dds_ctrl:dds_ctrl_inst|FREQ_CTRL[22]              ;
; 128:1              ; 5 bits    ; 425 LEs       ; 60 LEs               ; 365 LEs                ; Yes        ; |uart_loopback_top|dds:dds_inst1|dds_ctrl:dds_ctrl_inst|FREQ_CTRL[8]               ;
; 128:1              ; 5 bits    ; 425 LEs       ; 60 LEs               ; 365 LEs                ; Yes        ; |uart_loopback_top|dds:dds_inst2|dds_ctrl:dds_ctrl_inst|FREQ_CTRL[13]              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |uart_loopback_top ;
+----------------+----------+-------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                  ;
+----------------+----------+-------------------------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                                        ;
; UART_BPS       ; 115200   ; Signed Integer                                        ;
+----------------+----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_recv:u_uart_recv ;
+----------------+----------+----------------------------------------+
; Parameter Name ; Value    ; Type                                   ;
+----------------+----------+----------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                         ;
; UART_BPS       ; 115200   ; Signed Integer                         ;
+----------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:dds_inst1|dds_ctrl:dds_ctrl_inst ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; sin_wave       ; 0001  ; Unsigned Binary                                          ;
; squ_wave       ; 0010  ; Unsigned Binary                                          ;
; tri_wave       ; 0100  ; Unsigned Binary                                          ;
; saw_wave       ; 1000  ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                   ;
+------------------------------------+----------------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                ;
; WIDTH_A                            ; 8                          ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 14                         ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 16384                      ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                ;
; WIDTH_B                            ; 1                          ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                ;
; INIT_FILE                          ; ../matlab/wave_16384x8.mif ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_9ga1            ; Untyped                                                                ;
+------------------------------------+----------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:dds_inst2|dds_ctrl:dds_ctrl_inst ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; sin_wave       ; 0001  ; Unsigned Binary                                          ;
; squ_wave       ; 0010  ; Unsigned Binary                                          ;
; tri_wave       ; 0100  ; Unsigned Binary                                          ;
; saw_wave       ; 1000  ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                   ;
+------------------------------------+----------------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                ;
; WIDTH_A                            ; 8                          ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 14                         ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 16384                      ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                ;
; WIDTH_B                            ; 1                          ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                ;
; INIT_FILE                          ; ../matlab/wave_16384x8.mif ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_9ga1            ; Untyped                                                                ;
+------------------------------------+----------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_ctrl:key_ctrl_inst|key_filter:key_filter_inst3 ;
+----------------+----------------------+---------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                    ;
+----------------+----------------------+---------------------------------------------------------+
; CNT_MAX        ; 11110100001000111111 ; Unsigned Binary                                         ;
+----------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_ctrl:key_ctrl_inst|key_filter:key_filter_inst2 ;
+----------------+----------------------+---------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                    ;
+----------------+----------------------+---------------------------------------------------------+
; CNT_MAX        ; 11110100001000111111 ; Unsigned Binary                                         ;
+----------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_ctrl:key_ctrl_inst|key_filter:key_filter_inst1 ;
+----------------+----------------------+---------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                    ;
+----------------+----------------------+---------------------------------------------------------+
; CNT_MAX        ; 11110100001000111111 ; Unsigned Binary                                         ;
+----------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_ctrl:key_ctrl_inst|key_filter:key_filter_inst0 ;
+----------------+----------------------+---------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                    ;
+----------------+----------------------+---------------------------------------------------------+
; CNT_MAX        ; 11110100001000111111 ; Unsigned Binary                                         ;
+----------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                  ;
+-------------------------------------------------+-------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                         ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                               ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 17                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 17                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                             ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                          ; Untyped        ;
; sld_segment_size                                ; 4096                                                                          ; Untyped        ;
; sld_ram_block_type                              ; M9K                                                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                             ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                             ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                             ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                          ; String         ;
; sld_inversion_mask_length                       ; 77                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 17                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                             ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dds:dds_inst1|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------+
; Parameter Name                                 ; Value        ; Type                                 ;
+------------------------------------------------+--------------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 7            ; Untyped                              ;
; LPM_WIDTHB                                     ; 25           ; Untyped                              ;
; LPM_WIDTHP                                     ; 32           ; Untyped                              ;
; LPM_WIDTHR                                     ; 32           ; Untyped                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                              ;
; LATENCY                                        ; 0            ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                              ;
; USE_EAB                                        ; OFF          ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                              ;
+------------------------------------------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dds:dds_inst2|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------+
; Parameter Name                                 ; Value        ; Type                                 ;
+------------------------------------------------+--------------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 7            ; Untyped                              ;
; LPM_WIDTHB                                     ; 25           ; Untyped                              ;
; LPM_WIDTHP                                     ; 32           ; Untyped                              ;
; LPM_WIDTHR                                     ; 32           ; Untyped                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                              ;
; LATENCY                                        ; 0            ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                              ;
; USE_EAB                                        ; OFF          ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                              ;
+------------------------------------------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                        ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                           ;
; Entity Instance                           ; dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                           ;
;     -- NUMWORDS_A                         ; 16384                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
; Entity Instance                           ; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                           ;
;     -- NUMWORDS_A                         ; 16384                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                              ;
+---------------------------------------+-----------------------------------------------------+
; Name                                  ; Value                                               ;
+---------------------------------------+-----------------------------------------------------+
; Number of entity instances            ; 2                                                   ;
; Entity Instance                       ; dds:dds_inst1|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 7                                                   ;
;     -- LPM_WIDTHB                     ; 25                                                  ;
;     -- LPM_WIDTHP                     ; 32                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                 ;
;     -- USE_EAB                        ; OFF                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                  ;
; Entity Instance                       ; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 7                                                   ;
;     -- LPM_WIDTHB                     ; 25                                                  ;
;     -- LPM_WIDTHP                     ; 32                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                 ;
;     -- USE_EAB                        ; OFF                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                  ;
+---------------------------------------+-----------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "dds:dds_inst2"    ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; phase_ctrl ; Input ; Info     ; Stuck at GND ;
; key_flag   ; Input ; Info     ; Stuck at GND ;
+------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dds:dds_inst1|dds_ctrl:dds_ctrl_inst"                                                                                                               ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; wave_sel ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "wave_sel[3..1]" will be connected to GND. ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_recv:u_uart_recv"                                                                                           ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; start_status ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; stop_status  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rx_flag      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rx_cnt       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rxdata       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 17                  ; 17               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 25                          ;
; cycloneiii_ff         ; 339                         ;
;     CLR               ; 153                         ;
;     CLR SCLR          ; 16                          ;
;     CLR SLD           ; 106                         ;
;     ENA               ; 32                          ;
;     ENA CLR           ; 20                          ;
;     ENA SLD           ; 8                           ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 638                         ;
;     arith             ; 235                         ;
;         2 data inputs ; 116                         ;
;         3 data inputs ; 119                         ;
;     normal            ; 403                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 39                          ;
;         3 data inputs ; 118                         ;
;         4 data inputs ; 228                         ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.09                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                             ;
+----------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                        ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; dac_clk              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sys_clk~_wirecell                                                                                                                                        ; N/A     ;
; dac_clk              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sys_clk~_wirecell                                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; dac_data1[0]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[0]~0 ; N/A     ;
; dac_data1[0]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[0]~0 ; N/A     ;
; dac_data1[1]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[1]~1 ; N/A     ;
; dac_data1[1]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[1]~1 ; N/A     ;
; dac_data1[2]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[2]~2 ; N/A     ;
; dac_data1[2]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[2]~2 ; N/A     ;
; dac_data1[3]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[3]~3 ; N/A     ;
; dac_data1[3]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[3]~3 ; N/A     ;
; dac_data1[4]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[4]~4 ; N/A     ;
; dac_data1[4]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[4]~4 ; N/A     ;
; dac_data1[5]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[5]~5 ; N/A     ;
; dac_data1[5]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[5]~5 ; N/A     ;
; dac_data1[6]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[6]~6 ; N/A     ;
; dac_data1[6]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[6]~6 ; N/A     ;
; dac_data1[7]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[7]~7 ; N/A     ;
; dac_data1[7]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[7]~7 ; N/A     ;
; dac_data2[0]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[0]~0 ; N/A     ;
; dac_data2[0]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[0]~0 ; N/A     ;
; dac_data2[1]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[1]~1 ; N/A     ;
; dac_data2[1]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[1]~1 ; N/A     ;
; dac_data2[2]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[2]~2 ; N/A     ;
; dac_data2[2]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[2]~2 ; N/A     ;
; dac_data2[3]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[3]~3 ; N/A     ;
; dac_data2[3]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[3]~3 ; N/A     ;
; dac_data2[4]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[4]~4 ; N/A     ;
; dac_data2[4]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[4]~4 ; N/A     ;
; dac_data2[5]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[5]~5 ; N/A     ;
; dac_data2[5]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[5]~5 ; N/A     ;
; dac_data2[6]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[6]~6 ; N/A     ;
; dac_data2[6]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[6]~6 ; N/A     ;
; dac_data2[7]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[7]~7 ; N/A     ;
; dac_data2[7]         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2|result_node[7]~7 ; N/A     ;
; sys_clk              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sys_clk                                                                                                                                                  ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Jan 25 21:22:34 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uart_loopback_top -c uart_loopback_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/rom_wave/rom_wave.v
    Info (12023): Found entity 1: rom_wave File: D:/diansai/fpga/quartus_prj/ip_core/rom_wave/rom_wave.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /diansai/fpga/rtl/uart_loopback_top.v
    Info (12023): Found entity 1: uart_loopback_top File: D:/diansai/fpga/rtl/uart_loopback_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /diansai/fpga/rtl/uart_recv.v
    Info (12023): Found entity 1: uart_recv File: D:/diansai/fpga/rtl/uart_recv.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /diansai/fpga/rtl/uart_send.v
    Info (12023): Found entity 1: uart_send File: D:/diansai/fpga/rtl/uart_send.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /diansai/fpga/rtl/concat.v
    Info (12023): Found entity 1: concat File: D:/diansai/fpga/rtl/concat.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /diansai/fpga/rtl/key_filter.v
    Info (12023): Found entity 1: key_filter File: D:/diansai/fpga/rtl/key_filter.v Line: 1
Warning (10229): Verilog HDL Expression warning at key_ctrl.v(22): truncated literal to match 4 bits File: D:/diansai/fpga/rtl/key_ctrl.v Line: 22
Warning (10229): Verilog HDL Expression warning at key_ctrl.v(24): truncated literal to match 4 bits File: D:/diansai/fpga/rtl/key_ctrl.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /diansai/fpga/rtl/key_ctrl.v
    Info (12023): Found entity 1: key_ctrl File: D:/diansai/fpga/rtl/key_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /diansai/fpga/rtl/dds_ctrl.v
    Info (12023): Found entity 1: dds_ctrl File: D:/diansai/fpga/rtl/dds_ctrl.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /diansai/fpga/rtl/dds.v
    Info (12023): Found entity 1: dds File: D:/diansai/fpga/rtl/dds.v Line: 1
Warning (12019): Can't analyze file -- file uart_loopback_top.v is missing
Info (12127): Elaborating entity "uart_loopback_top" for the top level hierarchy
Info (12128): Elaborating entity "uart_recv" for hierarchy "uart_recv:u_uart_recv" File: D:/diansai/fpga/rtl/uart_loopback_top.v Line: 49
Info (12128): Elaborating entity "concat" for hierarchy "concat:concat_inst" File: D:/diansai/fpga/rtl/uart_loopback_top.v Line: 58
Warning (10230): Verilog HDL assignment warning at concat.v(16): truncated value with size 2 to match size of target (1) File: D:/diansai/fpga/rtl/concat.v Line: 16
Info (12128): Elaborating entity "dds" for hierarchy "dds:dds_inst1" File: D:/diansai/fpga/rtl/uart_loopback_top.v Line: 70
Info (12128): Elaborating entity "dds_ctrl" for hierarchy "dds:dds_inst1|dds_ctrl:dds_ctrl_inst" File: D:/diansai/fpga/rtl/dds.v Line: 25
Warning (10230): Verilog HDL assignment warning at dds_ctrl.v(89): truncated value with size 15 to match size of target (12) File: D:/diansai/fpga/rtl/dds_ctrl.v Line: 89
Warning (10230): Verilog HDL assignment warning at dds_ctrl.v(96): truncated value with size 15 to match size of target (12) File: D:/diansai/fpga/rtl/dds_ctrl.v Line: 96
Info (12128): Elaborating entity "rom_wave" for hierarchy "dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst" File: D:/diansai/fpga/rtl/dds_ctrl.v Line: 121
Info (12128): Elaborating entity "altsyncram" for hierarchy "dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component" File: D:/diansai/fpga/quartus_prj/ip_core/rom_wave/rom_wave.v Line: 81
Info (12130): Elaborated megafunction instantiation "dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component" File: D:/diansai/fpga/quartus_prj/ip_core/rom_wave/rom_wave.v Line: 81
Info (12133): Instantiated megafunction "dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/diansai/fpga/quartus_prj/ip_core/rom_wave/rom_wave.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../matlab/wave_16384x8.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9ga1.tdf
    Info (12023): Found entity 1: altsyncram_9ga1 File: D:/diansai/fpga/quartus_prj/db/altsyncram_9ga1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_9ga1" for hierarchy "dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated" File: d:/learning/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a File: D:/diansai/fpga/quartus_prj/db/decode_c8a.tdf Line: 22
Info (12128): Elaborating entity "decode_c8a" for hierarchy "dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|decode_c8a:rden_decode" File: D:/diansai/fpga/quartus_prj/db/altsyncram_9ga1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf
    Info (12023): Found entity 1: mux_3nb File: D:/diansai/fpga/quartus_prj/db/mux_3nb.tdf Line: 22
Info (12128): Elaborating entity "mux_3nb" for hierarchy "dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|mux_3nb:mux2" File: D:/diansai/fpga/quartus_prj/db/altsyncram_9ga1.tdf Line: 41
Info (12128): Elaborating entity "key_ctrl" for hierarchy "key_ctrl:key_ctrl_inst" File: D:/diansai/fpga/rtl/uart_loopback_top.v Line: 91
Info (12128): Elaborating entity "key_filter" for hierarchy "key_ctrl:key_ctrl_inst|key_filter:key_filter_inst3" File: D:/diansai/fpga/rtl/key_ctrl.v Line: 41
Warning (12010): Port "wave_sel" on the entity instantiation of "dds_ctrl_inst" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: D:/diansai/fpga/rtl/dds.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6624.tdf
    Info (12023): Found entity 1: altsyncram_6624 File: D:/diansai/fpga/quartus_prj/db/altsyncram_6624.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: D:/diansai/fpga/quartus_prj/db/mux_tsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/diansai/fpga/quartus_prj/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info (12023): Found entity 1: cntr_jgi File: D:/diansai/fpga/quartus_prj/db/cntr_jgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: D:/diansai/fpga/quartus_prj/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j File: D:/diansai/fpga/quartus_prj/db/cntr_m9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf
    Info (12023): Found entity 1: cntr_hgi File: D:/diansai/fpga/quartus_prj/db/cntr_hgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/diansai/fpga/quartus_prj/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/diansai/fpga/quartus_prj/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.01.25.21:23:01 Progress: Loading sld3ba01d81/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3ba01d81/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/diansai/fpga/quartus_prj/db/ip/sld3ba01d81/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/diansai/fpga/quartus_prj/db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/diansai/fpga/quartus_prj/db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/diansai/fpga/quartus_prj/db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/diansai/fpga/quartus_prj/db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/diansai/fpga/quartus_prj/db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/diansai/fpga/quartus_prj/db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dds:dds_inst1|dds_ctrl:dds_ctrl_inst|Mult0" File: D:/diansai/fpga/rtl/dds_ctrl.v Line: 64
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dds:dds_inst2|dds_ctrl:dds_ctrl_inst|Mult0" File: D:/diansai/fpga/rtl/dds_ctrl.v Line: 64
Info (12130): Elaborated megafunction instantiation "dds:dds_inst1|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0" File: D:/diansai/fpga/rtl/dds_ctrl.v Line: 64
Info (12133): Instantiated megafunction "dds:dds_inst1|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0" with the following parameter: File: D:/diansai/fpga/rtl/dds_ctrl.v Line: 64
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "25"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "dds:dds_inst1|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "dds:dds_inst1|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0" File: d:/learning/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "dds:dds_inst1|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "dds:dds_inst1|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0" File: d:/learning/quartus/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "dds:dds_inst1|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "dds:dds_inst1|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0" File: d:/learning/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tgh.tdf
    Info (12023): Found entity 1: add_sub_tgh File: D:/diansai/fpga/quartus_prj/db/add_sub_tgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "dds:dds_inst1|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "dds:dds_inst1|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0" File: d:/learning/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/diansai/fpga/rtl/dds_ctrl.v Line: 45
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "dds:dds_inst1|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|ALTSYNCRAM" File: D:/diansai/fpga/quartus_prj/db/altsyncram_9ga1.tdf Line: 218
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "dds:dds_inst2|dds_ctrl:dds_ctrl_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_9ga1:auto_generated|ALTSYNCRAM" File: D:/diansai/fpga/quartus_prj/db/altsyncram_9ga1.tdf Line: 218
Info (144001): Generated suppressed messages file D:/diansai/fpga/quartus_prj/output_files/uart_loopback_top.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 67 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1682 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 19 output pins
    Info (21061): Implemented 1603 logic cells
    Info (21064): Implemented 49 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4920 megabytes
    Info: Processing ended: Thu Jan 25 21:23:26 2024
    Info: Elapsed time: 00:00:52
    Info: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/diansai/fpga/quartus_prj/output_files/uart_loopback_top.map.smsg.


