INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 00:37:50 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.391 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.125 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.174 sec.
Command         ap_source done; 0.18 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.321 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.938 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 2.066 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 25.55 sec.
Command ap_source done; error code: 1; 27.648 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 00:42:39 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.307 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.169 sec.
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.252 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.733 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.825 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 18.298 sec.
Command ap_source done; 20.14 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 00:50:49 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.31 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.123 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.172 sec.
Command         ap_source done; 0.172 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.287 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.784 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.889 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 18.162 sec.
Command ap_source done; 20.059 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 00:54:51 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.376 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.169 sec.
Command         ap_source done; 0.169 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.288 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.812 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.889 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 407.387 sec.
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 01:28:41 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.371 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.123 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.173 sec.
Command         ap_source done; 0.173 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.257 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.799 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.909 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.028 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.783 sec.
Command ap_source done; 22.712 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 17:06:55 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 2.033 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command         import_lib done; 0.143 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.308 sec.
Command         ap_source done; 0.314 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.568 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 2.826 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 2.926 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1.968 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 21.52 sec.
Command ap_source done; 24.48 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 17:16:34 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.368 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.119 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.168 sec.
Command         ap_source done; 0.168 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.252 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.765 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.854 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1.963 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.35 sec.
Command ap_source done; 22.212 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 17:18:58 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.36 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.121 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.172 sec.
Command         ap_source done; 0.172 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.256 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.787 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.857 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1.973 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.068 sec.
Command ap_source done; 21.933 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 17:19:59 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.351 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.121 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.171 sec.
Command         ap_source done; 0.171 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.301 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.818 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.915 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1.964 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.076 sec.
Command ap_source done; 21.999 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 17:20:46 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.348 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.122 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.172 sec.
Command         ap_source done; 0.173 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.281 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.779 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.854 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1.983 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.098 sec.
Command ap_source done; 21.961 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 17:44:20 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.332 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.121 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.171 sec.
Command         ap_source done; 0.171 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.288 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.778 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.86 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1.995 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.29 sec.
Command ap_source done; 22.16 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 17:47:11 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.39 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.121 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.171 sec.
Command         ap_source done; 0.171 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.304 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.876 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.983 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1.988 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.156 sec.
Command ap_source done; 22.148 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 17:55:13 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.335 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.123 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.175 sec.
Command         ap_source done; 0.176 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.281 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.767 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.843 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 18.676 sec.
Command ap_source done; 20.544 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 18:00:41 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.311 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.122 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.172 sec.
Command         ap_source done; 0.172 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.26 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.718 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.809 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.332 sec.
Command ap_source done; 2.167 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 18:06:59 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.332 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.121 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.169 sec.
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.257 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.741 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.816 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 18.556 sec.
Command ap_source done; 20.395 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 18:20:43 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.458 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.123 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.172 sec.
Command         ap_source done; 0.172 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.273 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.886 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.982 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 18.472 sec.
Command ap_source done; 20.463 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 18:24:58 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.359 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.122 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.172 sec.
Command         ap_source done; 0.173 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.275 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.783 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.876 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 18.234 sec.
Command ap_source done; 20.119 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 18:28:04 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.34 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.122 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.172 sec.
Command         ap_source done; 0.172 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.252 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.747 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.83 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 18.284 sec.
Command ap_source done; 20.123 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 18:35:36 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.361 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.121 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.171 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.264 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.788 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.88 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 18.279 sec.
Command ap_source done; 20.167 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 18:55:49 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.401 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.123 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.173 sec.
Command         ap_source done; 0.174 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.297 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.875 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 2.007 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.002 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.472 sec.
Command ap_source done; 22.497 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 19:36:16 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.329 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.169 sec.
Command         ap_source done; 0.169 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.256 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.736 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.829 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.498 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 19.125 sec.
Command ap_source done; 20.967 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 19:44:49 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.335 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.275 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.774 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.86 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.452 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 19.06 sec.
Command ap_source done; 20.933 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 19:45:50 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.358 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.121 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.169 sec.
Command         ap_source done; 0.171 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.253 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.757 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.834 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.14 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.738 sec.
Command ap_source done; 22.581 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 19:59:16 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.377 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.123 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.173 sec.
Command         ap_source done; 0.174 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.287 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.834 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.906 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.07 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.486 sec.
Command ap_source done; 22.4 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 20:48:50 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.385 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.123 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.173 sec.
Command         ap_source done; 0.174 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.26 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.793 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.869 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.068 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.821 sec.
Command ap_source done; 22.707 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 20:56:33 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.353 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.123 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.174 sec.
Command         ap_source done; 0.174 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.271 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.791 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.87 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.047 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 21.32 sec.
Command ap_source done; 23.198 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 20:59:02 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.319 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.121 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.171 sec.
Command         ap_source done; 0.171 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.256 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.723 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.796 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 10.59 sec.
Command ap_source done; error code: 1; 12.394 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 21:01:11 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.378 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.169 sec.
Command         ap_source done; 0.169 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.254 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.78 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.864 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.001 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.472 sec.
Command ap_source done; 22.344 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 21:02:27 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.37 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.128 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.177 sec.
Command         ap_source done; 0.177 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.261 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.783 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.851 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.03 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.52 sec.
Command ap_source done; 22.38 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 21:09:05 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.31 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.169 sec.
Command         ap_source done; 0.169 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.252 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.71 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.78 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.038 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.452 sec.
Command ap_source done; 22.24 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 21:09:48 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.338 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.122 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.253 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.739 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.806 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.028 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.609 sec.
Command ap_source done; 22.423 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 21:11:46 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.332 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.122 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.172 sec.
Command         ap_source done; 0.173 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.254 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.735 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.814 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.015 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.594 sec.
Command ap_source done; 22.416 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Thu Mar 11 21:12:54 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.346 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.124 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.172 sec.
Command         ap_source done; 0.173 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.273 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.793 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.879 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.042 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.294 sec.
Command ap_source done; 22.184 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Tue Mar 23 19:02:53 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.196 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.134 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.313 sec.
Command     ap_source done; 0.32 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Command       ap_part_info done; 2.138 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.116 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 2.455 sec.
Execute     ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 3.177 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/foto.jpg 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/foto.jpg 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.18 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 16.274 sec.
Command ap_source done; 19.472 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dennis/VivadoHLS/FindContours/solution1 opened at Tue Mar 23 19:12:37 +0100 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.171 sec.
Command     ap_source done; 0.171 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.349 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.573 sec.
Execute     ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.887 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/foto.jpg 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/foto.jpg 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/tb.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.cpp 
Execute     is_encrypted C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     is_xip C:/Users/Dennis/VivadoHLS/FindContours/top_level.hpp 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.101 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 14.313 sec.
Command ap_source done; 16.208 sec.
Execute cleanup_all 
