{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746853876314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746853876314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 10 12:11:16 2025 " "Processing started: Sat May 10 12:11:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746853876314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853876314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853876314 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746853876801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746853876801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.v 1 1 " "Found 1 design units, including 1 entities, in source file fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "fir.v" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746853882936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853882936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.sv 1 1 " "Found 1 design units, including 1 entities, in source file button.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "button.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/button.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746853882937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853882937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3to1 " "Found entity 1: mux3to1" {  } { { "mux3to1.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/mux3to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746853882939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853882939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_serial.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_serial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_serial " "Found entity 1: parallel_serial" {  } { { "parallel_serial.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/parallel_serial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746853882941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853882941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_protocol.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c_protocol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_protocol " "Found entity 1: i2c_protocol" {  } { { "i2c_protocol.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/i2c_protocol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746853882942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853882942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_codec.sv 1 1 " "Found 1 design units, including 1 entities, in source file config_codec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 config_codec " "Found entity 1: config_codec" {  } { { "config_codec.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/config_codec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746853882944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853882944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trianglelut.sv 1 1 " "Found 1 design units, including 1 entities, in source file trianglelut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangleLUT " "Found entity 1: triangleLUT" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746853882946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853882946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squarelut.sv 1 1 " "Found 1 design units, including 1 entities, in source file squarelut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 squareLUT " "Found entity 1: squareLUT" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746853882947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853882947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinelut.sv 1 1 " "Found 1 design units, including 1 entities, in source file sinelut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sineLUT " "Found entity 1: sineLUT" {  } { { "sineLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sineLUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746853882949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853882949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sawtoothlut.sv 1 1 " "Found 1 design units, including 1 entities, in source file sawtoothlut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sawtoothLUT " "Found entity 1: sawtoothLUT" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746853882950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853882950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746853882952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853882952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_accumulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file phase_accumulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 phase_accumulator " "Found entity 1: phase_accumulator" {  } { { "phase_accumulator.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/phase_accumulator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746853882953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853882953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_wave_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file frequency_wave_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_wave_sel " "Found entity 1: frequency_wave_sel" {  } { { "frequency_wave_sel.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/frequency_wave_sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746853882955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853882955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noiselut.sv 1 1 " "Found 1 design units, including 1 entities, in source file noiselut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 noiseLUT " "Found entity 1: noiseLUT" {  } { { "noiseLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/noiseLUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746853882956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853882956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_noise_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file frequency_noise_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_noise_sel " "Found entity 1: frequency_noise_sel" {  } { { "frequency_noise_sel.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/frequency_noise_sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746853882957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853882957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amplitude_wave_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file amplitude_wave_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amplitude_wave_sel " "Found entity 1: amplitude_wave_sel" {  } { { "amplitude_wave_sel.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/amplitude_wave_sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746853882959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853882959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file wave_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wave_generator " "Found entity 1: wave_generator" {  } { { "wave_generator.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746853882960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853882960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_counter_wave_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file button_counter_wave_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button_counter_wave_sel " "Found entity 1: button_counter_wave_sel" {  } { { "button_counter_wave_sel.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/button_counter_wave_sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746853882962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853882962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_counter_dutycycle_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file button_counter_dutycycle_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button_counter_dutycycle_sel " "Found entity 1: button_counter_dutycycle_sel" {  } { { "button_counter_dutycycle_sel.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/button_counter_dutycycle_sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746853882963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853882963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ecglut.sv 1 1 " "Found 1 design units, including 1 entities, in source file ecglut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ecgLUT " "Found entity 1: ecgLUT" {  } { { "ecgLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/ecgLUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746853882965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853882965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746853882967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853882967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746853882968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853882968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_57tap_lowpass.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_57tap_lowpass.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_57tap_lowpass " "Found entity 1: fir_57tap_lowpass" {  } { { "fir_57tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_57tap_lowpass.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746853882970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853882970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_151tap_highpass.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_151tap_highpass.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_151tap_highpass " "Found entity 1: fir_151tap_highpass" {  } { { "fir_151tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_151tap_highpass.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746853882973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853882973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/mux4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746853882974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853882974 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746853883037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "top.sv" "pll_inst" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/top.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746853883039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:pll_inst\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:pll_inst\|pll_0002:pll_inst\"" {  } { { "pll.v" "pll_inst" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746853883040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746853883070 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746853883072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746853883072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.000000 MHz " "Parameter \"output_clock_frequency0\" = \"12.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746853883072 ""}  } { { "pll/pll_0002.v" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746853883072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_generator wave_generator:w_generator " "Elaborating entity \"wave_generator\" for hierarchy \"wave_generator:w_generator\"" {  } { { "top.sv" "w_generator" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/top.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746853883074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button wave_generator:w_generator\|button:button_debounce_1 " "Elaborating entity \"button\" for hierarchy \"wave_generator:w_generator\|button:button_debounce_1\"" {  } { { "wave_generator.sv" "button_debounce_1" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746853883076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_counter_wave_sel wave_generator:w_generator\|button_counter_wave_sel:counter_wave_sel " "Elaborating entity \"button_counter_wave_sel\" for hierarchy \"wave_generator:w_generator\|button_counter_wave_sel:counter_wave_sel\"" {  } { { "wave_generator.sv" "counter_wave_sel" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746853883077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_counter_dutycycle_sel wave_generator:w_generator\|button_counter_dutycycle_sel:counter_dutycycle_sel " "Elaborating entity \"button_counter_dutycycle_sel\" for hierarchy \"wave_generator:w_generator\|button_counter_dutycycle_sel:counter_dutycycle_sel\"" {  } { { "wave_generator.sv" "counter_dutycycle_sel" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746853883078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_wave_sel wave_generator:w_generator\|frequency_wave_sel:wave_sel_freq " "Elaborating entity \"frequency_wave_sel\" for hierarchy \"wave_generator:w_generator\|frequency_wave_sel:wave_sel_freq\"" {  } { { "wave_generator.sv" "wave_sel_freq" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746853883079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_accumulator wave_generator:w_generator\|phase_accumulator:freq_divide " "Elaborating entity \"phase_accumulator\" for hierarchy \"wave_generator:w_generator\|phase_accumulator:freq_divide\"" {  } { { "wave_generator.sv" "freq_divide" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746853883080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sineLUT wave_generator:w_generator\|sineLUT:sine_lut " "Elaborating entity \"sineLUT\" for hierarchy \"wave_generator:w_generator\|sineLUT:sine_lut\"" {  } { { "wave_generator.sv" "sine_lut" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746853883081 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sine.data_a 0 sineLUT.sv(6) " "Net \"LUT_sine.data_a\" at sineLUT.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "sineLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sineLUT.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883081 "|top|wave_generator:comb_4|sineLUT:sine_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sine.waddr_a 0 sineLUT.sv(6) " "Net \"LUT_sine.waddr_a\" at sineLUT.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "sineLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sineLUT.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883081 "|top|wave_generator:comb_4|sineLUT:sine_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sine.we_a 0 sineLUT.sv(6) " "Net \"LUT_sine.we_a\" at sineLUT.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "sineLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sineLUT.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883081 "|top|wave_generator:comb_4|sineLUT:sine_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squareLUT wave_generator:w_generator\|squareLUT:square_lut " "Elaborating entity \"squareLUT\" for hierarchy \"wave_generator:w_generator\|squareLUT:square_lut\"" {  } { { "wave_generator.sv" "square_lut" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746853883084 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square10.data_a 0 squareLUT.sv(7) " "Net \"LUT_square10.data_a\" at squareLUT.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883085 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square10.waddr_a 0 squareLUT.sv(7) " "Net \"LUT_square10.waddr_a\" at squareLUT.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883085 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square20.data_a 0 squareLUT.sv(8) " "Net \"LUT_square20.data_a\" at squareLUT.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883085 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square20.waddr_a 0 squareLUT.sv(8) " "Net \"LUT_square20.waddr_a\" at squareLUT.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883085 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square30.data_a 0 squareLUT.sv(9) " "Net \"LUT_square30.data_a\" at squareLUT.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883085 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square30.waddr_a 0 squareLUT.sv(9) " "Net \"LUT_square30.waddr_a\" at squareLUT.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883085 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square40.data_a 0 squareLUT.sv(10) " "Net \"LUT_square40.data_a\" at squareLUT.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883085 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square40.waddr_a 0 squareLUT.sv(10) " "Net \"LUT_square40.waddr_a\" at squareLUT.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883085 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square50.data_a 0 squareLUT.sv(11) " "Net \"LUT_square50.data_a\" at squareLUT.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883085 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square50.waddr_a 0 squareLUT.sv(11) " "Net \"LUT_square50.waddr_a\" at squareLUT.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883085 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square60.data_a 0 squareLUT.sv(12) " "Net \"LUT_square60.data_a\" at squareLUT.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883085 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square60.waddr_a 0 squareLUT.sv(12) " "Net \"LUT_square60.waddr_a\" at squareLUT.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883085 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square70.data_a 0 squareLUT.sv(13) " "Net \"LUT_square70.data_a\" at squareLUT.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883085 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square70.waddr_a 0 squareLUT.sv(13) " "Net \"LUT_square70.waddr_a\" at squareLUT.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883085 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square80.data_a 0 squareLUT.sv(14) " "Net \"LUT_square80.data_a\" at squareLUT.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883085 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square80.waddr_a 0 squareLUT.sv(14) " "Net \"LUT_square80.waddr_a\" at squareLUT.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883085 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square90.data_a 0 squareLUT.sv(15) " "Net \"LUT_square90.data_a\" at squareLUT.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883085 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square90.waddr_a 0 squareLUT.sv(15) " "Net \"LUT_square90.waddr_a\" at squareLUT.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883085 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square10.we_a 0 squareLUT.sv(7) " "Net \"LUT_square10.we_a\" at squareLUT.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883085 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square20.we_a 0 squareLUT.sv(8) " "Net \"LUT_square20.we_a\" at squareLUT.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883085 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square30.we_a 0 squareLUT.sv(9) " "Net \"LUT_square30.we_a\" at squareLUT.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883085 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square40.we_a 0 squareLUT.sv(10) " "Net \"LUT_square40.we_a\" at squareLUT.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883085 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square50.we_a 0 squareLUT.sv(11) " "Net \"LUT_square50.we_a\" at squareLUT.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883085 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square60.we_a 0 squareLUT.sv(12) " "Net \"LUT_square60.we_a\" at squareLUT.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883085 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square70.we_a 0 squareLUT.sv(13) " "Net \"LUT_square70.we_a\" at squareLUT.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883086 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square80.we_a 0 squareLUT.sv(14) " "Net \"LUT_square80.we_a\" at squareLUT.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883086 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square90.we_a 0 squareLUT.sv(15) " "Net \"LUT_square90.we_a\" at squareLUT.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883086 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangleLUT wave_generator:w_generator\|triangleLUT:triangle_lut " "Elaborating entity \"triangleLUT\" for hierarchy \"wave_generator:w_generator\|triangleLUT:triangle_lut\"" {  } { { "wave_generator.sv" "triangle_lut" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746853883088 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle0.data_a 0 triangleLUT.sv(7) " "Net \"LUT_triangle0.data_a\" at triangleLUT.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883089 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle0.waddr_a 0 triangleLUT.sv(7) " "Net \"LUT_triangle0.waddr_a\" at triangleLUT.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883089 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle10.data_a 0 triangleLUT.sv(8) " "Net \"LUT_triangle10.data_a\" at triangleLUT.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883089 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle10.waddr_a 0 triangleLUT.sv(8) " "Net \"LUT_triangle10.waddr_a\" at triangleLUT.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883089 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle20.data_a 0 triangleLUT.sv(9) " "Net \"LUT_triangle20.data_a\" at triangleLUT.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883089 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle20.waddr_a 0 triangleLUT.sv(9) " "Net \"LUT_triangle20.waddr_a\" at triangleLUT.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883089 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle30.data_a 0 triangleLUT.sv(10) " "Net \"LUT_triangle30.data_a\" at triangleLUT.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883089 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle30.waddr_a 0 triangleLUT.sv(10) " "Net \"LUT_triangle30.waddr_a\" at triangleLUT.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883089 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle40.data_a 0 triangleLUT.sv(11) " "Net \"LUT_triangle40.data_a\" at triangleLUT.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883089 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle40.waddr_a 0 triangleLUT.sv(11) " "Net \"LUT_triangle40.waddr_a\" at triangleLUT.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883089 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle50.data_a 0 triangleLUT.sv(12) " "Net \"LUT_triangle50.data_a\" at triangleLUT.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883089 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle50.waddr_a 0 triangleLUT.sv(12) " "Net \"LUT_triangle50.waddr_a\" at triangleLUT.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883089 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle60.data_a 0 triangleLUT.sv(13) " "Net \"LUT_triangle60.data_a\" at triangleLUT.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883089 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle60.waddr_a 0 triangleLUT.sv(13) " "Net \"LUT_triangle60.waddr_a\" at triangleLUT.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883089 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle70.data_a 0 triangleLUT.sv(14) " "Net \"LUT_triangle70.data_a\" at triangleLUT.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883089 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle70.waddr_a 0 triangleLUT.sv(14) " "Net \"LUT_triangle70.waddr_a\" at triangleLUT.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883089 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle80.data_a 0 triangleLUT.sv(15) " "Net \"LUT_triangle80.data_a\" at triangleLUT.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883089 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle80.waddr_a 0 triangleLUT.sv(15) " "Net \"LUT_triangle80.waddr_a\" at triangleLUT.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883089 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle90.data_a 0 triangleLUT.sv(16) " "Net \"LUT_triangle90.data_a\" at triangleLUT.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883089 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle90.waddr_a 0 triangleLUT.sv(16) " "Net \"LUT_triangle90.waddr_a\" at triangleLUT.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883090 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle100.data_a 0 triangleLUT.sv(17) " "Net \"LUT_triangle100.data_a\" at triangleLUT.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883090 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle100.waddr_a 0 triangleLUT.sv(17) " "Net \"LUT_triangle100.waddr_a\" at triangleLUT.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883090 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle0.we_a 0 triangleLUT.sv(7) " "Net \"LUT_triangle0.we_a\" at triangleLUT.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883090 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle10.we_a 0 triangleLUT.sv(8) " "Net \"LUT_triangle10.we_a\" at triangleLUT.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883090 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle20.we_a 0 triangleLUT.sv(9) " "Net \"LUT_triangle20.we_a\" at triangleLUT.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883090 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle30.we_a 0 triangleLUT.sv(10) " "Net \"LUT_triangle30.we_a\" at triangleLUT.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883090 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle40.we_a 0 triangleLUT.sv(11) " "Net \"LUT_triangle40.we_a\" at triangleLUT.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883090 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle50.we_a 0 triangleLUT.sv(12) " "Net \"LUT_triangle50.we_a\" at triangleLUT.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883090 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle60.we_a 0 triangleLUT.sv(13) " "Net \"LUT_triangle60.we_a\" at triangleLUT.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883090 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle70.we_a 0 triangleLUT.sv(14) " "Net \"LUT_triangle70.we_a\" at triangleLUT.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883090 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle80.we_a 0 triangleLUT.sv(15) " "Net \"LUT_triangle80.we_a\" at triangleLUT.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883090 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle90.we_a 0 triangleLUT.sv(16) " "Net \"LUT_triangle90.we_a\" at triangleLUT.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883090 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle100.we_a 0 triangleLUT.sv(17) " "Net \"LUT_triangle100.we_a\" at triangleLUT.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883090 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawtoothLUT wave_generator:w_generator\|sawtoothLUT:sawtooth_lut " "Elaborating entity \"sawtoothLUT\" for hierarchy \"wave_generator:w_generator\|sawtoothLUT:sawtooth_lut\"" {  } { { "wave_generator.sv" "sawtooth_lut" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746853883092 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth10.data_a 0 sawtoothLUT.sv(7) " "Net \"LUT_sawtooth10.data_a\" at sawtoothLUT.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883093 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth10.waddr_a 0 sawtoothLUT.sv(7) " "Net \"LUT_sawtooth10.waddr_a\" at sawtoothLUT.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883093 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth20.data_a 0 sawtoothLUT.sv(8) " "Net \"LUT_sawtooth20.data_a\" at sawtoothLUT.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883093 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth20.waddr_a 0 sawtoothLUT.sv(8) " "Net \"LUT_sawtooth20.waddr_a\" at sawtoothLUT.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883093 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth30.data_a 0 sawtoothLUT.sv(9) " "Net \"LUT_sawtooth30.data_a\" at sawtoothLUT.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883093 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth30.waddr_a 0 sawtoothLUT.sv(9) " "Net \"LUT_sawtooth30.waddr_a\" at sawtoothLUT.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883094 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth40.data_a 0 sawtoothLUT.sv(10) " "Net \"LUT_sawtooth40.data_a\" at sawtoothLUT.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883094 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth40.waddr_a 0 sawtoothLUT.sv(10) " "Net \"LUT_sawtooth40.waddr_a\" at sawtoothLUT.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883094 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth50.data_a 0 sawtoothLUT.sv(11) " "Net \"LUT_sawtooth50.data_a\" at sawtoothLUT.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883094 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth50.waddr_a 0 sawtoothLUT.sv(11) " "Net \"LUT_sawtooth50.waddr_a\" at sawtoothLUT.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883094 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth60.data_a 0 sawtoothLUT.sv(12) " "Net \"LUT_sawtooth60.data_a\" at sawtoothLUT.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883094 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth60.waddr_a 0 sawtoothLUT.sv(12) " "Net \"LUT_sawtooth60.waddr_a\" at sawtoothLUT.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883094 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth70.data_a 0 sawtoothLUT.sv(13) " "Net \"LUT_sawtooth70.data_a\" at sawtoothLUT.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883094 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth70.waddr_a 0 sawtoothLUT.sv(13) " "Net \"LUT_sawtooth70.waddr_a\" at sawtoothLUT.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883094 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth80.data_a 0 sawtoothLUT.sv(14) " "Net \"LUT_sawtooth80.data_a\" at sawtoothLUT.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883094 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth80.waddr_a 0 sawtoothLUT.sv(14) " "Net \"LUT_sawtooth80.waddr_a\" at sawtoothLUT.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883094 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth90.data_a 0 sawtoothLUT.sv(15) " "Net \"LUT_sawtooth90.data_a\" at sawtoothLUT.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883094 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth90.waddr_a 0 sawtoothLUT.sv(15) " "Net \"LUT_sawtooth90.waddr_a\" at sawtoothLUT.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883094 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth100.data_a 0 sawtoothLUT.sv(16) " "Net \"LUT_sawtooth100.data_a\" at sawtoothLUT.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883094 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth100.waddr_a 0 sawtoothLUT.sv(16) " "Net \"LUT_sawtooth100.waddr_a\" at sawtoothLUT.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883094 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth10.we_a 0 sawtoothLUT.sv(7) " "Net \"LUT_sawtooth10.we_a\" at sawtoothLUT.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883094 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth20.we_a 0 sawtoothLUT.sv(8) " "Net \"LUT_sawtooth20.we_a\" at sawtoothLUT.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883094 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth30.we_a 0 sawtoothLUT.sv(9) " "Net \"LUT_sawtooth30.we_a\" at sawtoothLUT.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883094 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth40.we_a 0 sawtoothLUT.sv(10) " "Net \"LUT_sawtooth40.we_a\" at sawtoothLUT.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883094 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth50.we_a 0 sawtoothLUT.sv(11) " "Net \"LUT_sawtooth50.we_a\" at sawtoothLUT.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883094 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth60.we_a 0 sawtoothLUT.sv(12) " "Net \"LUT_sawtooth60.we_a\" at sawtoothLUT.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883094 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth70.we_a 0 sawtoothLUT.sv(13) " "Net \"LUT_sawtooth70.we_a\" at sawtoothLUT.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883094 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth80.we_a 0 sawtoothLUT.sv(14) " "Net \"LUT_sawtooth80.we_a\" at sawtoothLUT.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883094 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth90.we_a 0 sawtoothLUT.sv(15) " "Net \"LUT_sawtooth90.we_a\" at sawtoothLUT.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883094 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth100.we_a 0 sawtoothLUT.sv(16) " "Net \"LUT_sawtooth100.we_a\" at sawtoothLUT.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883094 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ecgLUT wave_generator:w_generator\|ecgLUT:ecg_lut " "Elaborating entity \"ecgLUT\" for hierarchy \"wave_generator:w_generator\|ecgLUT:ecg_lut\"" {  } { { "wave_generator.sv" "ecg_lut" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746853883095 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_ecg.data_a 0 ecgLUT.sv(6) " "Net \"LUT_ecg.data_a\" at ecgLUT.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "ecgLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/ecgLUT.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883096 "|top|wave_generator:w_generator|ecgLUT:ecg_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_ecg.waddr_a 0 ecgLUT.sv(6) " "Net \"LUT_ecg.waddr_a\" at ecgLUT.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "ecgLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/ecgLUT.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883096 "|top|wave_generator:w_generator|ecgLUT:ecg_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_ecg.we_a 0 ecgLUT.sv(6) " "Net \"LUT_ecg.we_a\" at ecgLUT.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "ecgLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/ecgLUT.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883096 "|top|wave_generator:w_generator|ecgLUT:ecg_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_noise_sel wave_generator:w_generator\|frequency_noise_sel:noise_sel_freq " "Elaborating entity \"frequency_noise_sel\" for hierarchy \"wave_generator:w_generator\|frequency_noise_sel:noise_sel_freq\"" {  } { { "wave_generator.sv" "noise_sel_freq" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746853883096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noiseLUT wave_generator:w_generator\|noiseLUT:noise_lut " "Elaborating entity \"noiseLUT\" for hierarchy \"wave_generator:w_generator\|noiseLUT:noise_lut\"" {  } { { "wave_generator.sv" "noise_lut" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746853883098 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_noise.data_a 0 noiseLUT.sv(6) " "Net \"LUT_noise.data_a\" at noiseLUT.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "noiseLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/noiseLUT.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883098 "|top|wave_generator:comb_4|noiseLUT:noise_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_noise.waddr_a 0 noiseLUT.sv(6) " "Net \"LUT_noise.waddr_a\" at noiseLUT.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "noiseLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/noiseLUT.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883098 "|top|wave_generator:comb_4|noiseLUT:noise_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_noise.we_a 0 noiseLUT.sv(6) " "Net \"LUT_noise.we_a\" at noiseLUT.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "noiseLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/noiseLUT.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746853883098 "|top|wave_generator:comb_4|noiseLUT:noise_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amplitude_wave_sel wave_generator:w_generator\|amplitude_wave_sel:ampli_noise " "Elaborating entity \"amplitude_wave_sel\" for hierarchy \"wave_generator:w_generator\|amplitude_wave_sel:ampli_noise\"" {  } { { "wave_generator.sv" "ampli_noise" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746853883099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_57tap_lowpass fir_57tap_lowpass:fir_fillter " "Elaborating entity \"fir_57tap_lowpass\" for hierarchy \"fir_57tap_lowpass:fir_fillter\"" {  } { { "top.sv" "fir_fillter" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/top.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746853883100 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_57tap_lowpass.sv(253) " "Verilog HDL assignment warning at fir_57tap_lowpass.sv(253): truncated value with size 32 to match size of target (16)" {  } { { "fir_57tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_57tap_lowpass.sv" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746853883113 "|top|fir_57tap_lowpass:fir_fillter"}
{ "Warning" "WSGN_SEARCH_FILE" "iir2.sv 1 1 " "Using design file iir2.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IIR2 " "Found entity 1: IIR2" {  } { { "iir2.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/iir2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746853883125 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1746853883125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IIR2 IIR2:iir_fillter " "Elaborating entity \"IIR2\" for hierarchy \"IIR2:iir_fillter\"" {  } { { "top.sv" "iir_fillter" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/top.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746853883125 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 iir2.sv(8) " "Verilog HDL assignment warning at iir2.sv(8): truncated value with size 32 to match size of target (16)" {  } { { "iir2.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/iir2.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746853883126 "|top|IIR2:iir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 iir2.sv(10) " "Verilog HDL assignment warning at iir2.sv(10): truncated value with size 32 to match size of target (16)" {  } { { "iir2.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/iir2.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746853883126 "|top|IIR2:iir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 iir2.sv(42) " "Verilog HDL assignment warning at iir2.sv(42): truncated value with size 32 to match size of target (16)" {  } { { "iir2.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/iir2.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746853883126 "|top|IIR2:iir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 iir2.sv(45) " "Verilog HDL assignment warning at iir2.sv(45): truncated value with size 32 to match size of target (16)" {  } { { "iir2.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/iir2.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746853883126 "|top|IIR2:iir_fillter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir fir:fir_fillter_long " "Elaborating entity \"fir\" for hierarchy \"fir:fir_fillter_long\"" {  } { { "top.sv" "fir_fillter_long" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/top.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746853883127 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 fir.v(46) " "Verilog HDL assignment warning at fir.v(46): truncated value with size 22 to match size of target (16)" {  } { { "fir.v" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746853883130 "|top|fir:fir_fillter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:mux_4 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:mux_4\"" {  } { { "top.sv" "mux_4" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/top.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746853883131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_codec config_codec:confic_i2c " "Elaborating entity \"config_codec\" for hierarchy \"config_codec:confic_i2c\"" {  } { { "top.sv" "confic_i2c" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/top.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746853883132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_protocol i2c_protocol:i2c " "Elaborating entity \"i2c_protocol\" for hierarchy \"i2c_protocol:i2c\"" {  } { { "top.sv" "i2c" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/top.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746853883133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_serial parallel_serial:send_data " "Elaborating entity \"parallel_serial\" for hierarchy \"parallel_serial:send_data\"" {  } { { "top.sv" "send_data" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/top.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746853883134 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "wave_generator:w_generator\|noiseLUT:noise_lut\|LUT_noise " "RAM logic \"wave_generator:w_generator\|noiseLUT:noise_lut\|LUT_noise\" is uninferred due to asynchronous read logic" {  } { { "noiseLUT.sv" "LUT_noise" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/noiseLUT.sv" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1746853884134 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1746853884134 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746853901631 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "333 " "333 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746853905977 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 1 0 0 " "Adding 9 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746853906898 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746853906898 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_KEY\[3\] " "No output dependent on input pin \"i_KEY\[3\]\"" {  } { { "top.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746853907549 "|top|i_KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1746853907549 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7217 " "Implemented 7217 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746853907569 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746853907569 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1746853907569 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7143 " "Implemented 7143 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746853907569 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1746853907569 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "52 " "Implemented 52 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1746853907569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746853907569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5053 " "Peak virtual memory: 5053 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746853907614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 10 12:11:47 2025 " "Processing ended: Sat May 10 12:11:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746853907614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746853907614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746853907614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746853907614 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1746853908983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746853908984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 10 12:11:48 2025 " "Processing started: Sat May 10 12:11:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746853908984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1746853908984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1746853908984 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1746853909135 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1746853909135 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1746853909135 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1746853909406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1746853909407 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1746853909459 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1746853909494 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1746853909494 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1746853909595 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1746853909999 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1746853910080 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1746853910514 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1746853919233 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 18 global CLKCTRL_G5 " "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 18 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1746853919506 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1746853919506 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "parallel_serial:send_data\|state_q.S0~CLKENA0 3249 global CLKCTRL_G2 " "parallel_serial:send_data\|state_q.S0~CLKENA0 with 3249 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1746853919506 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1746853919506 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "i_clk_50M~inputCLKENA0 46 global CLKCTRL_G4 " "i_clk_50M~inputCLKENA0 with 46 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1746853919506 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1746853919506 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746853919508 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1746853920454 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1746853920455 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1746853920467 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1746853920504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1746853920504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1746853920504 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1746853920504 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1746853920550 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1746853920552 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1746853920553 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1746853920783 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1746853920790 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1746853920811 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1746853920824 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1746853920931 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1746853920938 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1746853921867 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2080 DSP block " "Packed 2080 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1746853921872 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "656 " "Created 656 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1746853921872 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1746853921872 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746853922209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1746853926668 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1746853927475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:03:12 " "Fitter placement preparation operations ending: elapsed time is 00:03:12" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746854118447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1746854343290 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1746854351747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746854351748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1746854353504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X33_Y11 X44_Y22 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22" {  } { { "loc" "" { Generic "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22"} { { 12 { 0 ""} 33 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1746854360956 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1746854360956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1746854382735 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1746854382735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746854382742 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.94 " "Total time spent on timing analysis during the Fitter is 7.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1746854393633 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1746854393805 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1746854395255 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1746854395260 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1746854396570 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746854405078 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/output_files/top.fit.smsg " "Generated suppressed messages file C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1746854405914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8098 " "Peak virtual memory: 8098 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746854407823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 10 12:20:07 2025 " "Processing ended: Sat May 10 12:20:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746854407823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:19 " "Elapsed time: 00:08:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746854407823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:52:21 " "Total CPU time (on all processors): 00:52:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746854407823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1746854407823 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1746854409555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746854409555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 10 12:20:09 2025 " "Processing started: Sat May 10 12:20:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746854409555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1746854409555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1746854409555 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1746854410619 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1746854416784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5302 " "Peak virtual memory: 5302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746854417314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 10 12:20:17 2025 " "Processing ended: Sat May 10 12:20:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746854417314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746854417314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746854417314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1746854417314 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1746854418125 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1746854418668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746854418669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 10 12:20:18 2025 " "Processing started: Sat May 10 12:20:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746854418669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1746854418669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1746854418669 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1746854418777 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1746854419757 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1746854419757 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746854419790 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746854419790 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1746854420593 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1746854420593 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name i_clk_50M i_clk_50M " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name i_clk_50M i_clk_50M" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1746854420602 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1746854420602 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1746854420602 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746854420602 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1746854420603 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name parallel_serial:send_data\|state_q.S0 parallel_serial:send_data\|state_q.S0 " "create_clock -period 1.000 -name parallel_serial:send_data\|state_q.S0 parallel_serial:send_data\|state_q.S0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1746854420605 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746854420605 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1746854420627 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1746854420627 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1746854420627 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1746854420627 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1746854420645 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746854420646 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1746854420649 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1746854420668 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1746854421047 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1746854421047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.067 " "Worst-case setup slack is -11.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854421049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854421049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.067          -15227.762 parallel_serial:send_data\|state_q.S0  " "  -11.067          -15227.762 parallel_serial:send_data\|state_q.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854421049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.259             -40.146 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -7.259             -40.146 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854421049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.951               0.000 i_clk_50M  " "   13.951               0.000 i_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854421049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746854421049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.217 " "Worst-case hold slack is 0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854421070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854421070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.217               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854421070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 i_clk_50M  " "    0.319               0.000 i_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854421070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 parallel_serial:send_data\|state_q.S0  " "    0.379               0.000 parallel_serial:send_data\|state_q.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854421070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746854421070 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1746854421073 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1746854421076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854421079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854421079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225           -6136.258 parallel_serial:send_data\|state_q.S0  " "   -2.225           -6136.258 parallel_serial:send_data\|state_q.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854421079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854421079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.403               0.000 i_clk_50M  " "    9.403               0.000 i_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854421079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.830               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   40.830               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854421079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746854421079 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1746854421125 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1746854421182 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1746854423026 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1746854423339 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1746854423339 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1746854423339 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1746854423339 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746854423339 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1746854423393 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1746854423393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.899 " "Worst-case setup slack is -10.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854423396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854423396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.899          -15291.344 parallel_serial:send_data\|state_q.S0  " "  -10.899          -15291.344 parallel_serial:send_data\|state_q.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854423396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.578             -36.169 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.578             -36.169 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854423396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.202               0.000 i_clk_50M  " "   14.202               0.000 i_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854423396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746854423396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.273 " "Worst-case hold slack is 0.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854423420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854423420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.273               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854423420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 i_clk_50M  " "    0.299               0.000 i_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854423420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 parallel_serial:send_data\|state_q.S0  " "    0.403               0.000 parallel_serial:send_data\|state_q.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854423420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746854423420 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1746854423422 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1746854423425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854423429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854423429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225           -6128.183 parallel_serial:send_data\|state_q.S0  " "   -2.225           -6128.183 parallel_serial:send_data\|state_q.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854423429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854423429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.322               0.000 i_clk_50M  " "    9.322               0.000 i_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854423429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.827               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   40.827               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854423429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746854423429 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1746854423466 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1746854423658 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1746854425397 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1746854425726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1746854425726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1746854425726 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1746854425726 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746854425726 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1746854425745 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1746854425745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.384 " "Worst-case setup slack is -6.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854425748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854425748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.384           -8831.835 parallel_serial:send_data\|state_q.S0  " "   -6.384           -8831.835 parallel_serial:send_data\|state_q.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854425748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.799             -32.324 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.799             -32.324 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854425748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.838               0.000 i_clk_50M  " "   15.838               0.000 i_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854425748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746854425748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854425768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854425768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.140               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854425768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 i_clk_50M  " "    0.180               0.000 i_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854425768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 parallel_serial:send_data\|state_q.S0  " "    0.210               0.000 parallel_serial:send_data\|state_q.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854425768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746854425768 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1746854425771 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1746854425773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854425777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854425777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702           -3594.624 parallel_serial:send_data\|state_q.S0  " "   -1.702           -3594.624 parallel_serial:send_data\|state_q.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854425777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854425777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.407               0.000 i_clk_50M  " "    9.407               0.000 i_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854425777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.198               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   41.198               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854425777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746854425777 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1746854425814 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1746854426162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1746854426162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1746854426162 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1746854426162 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746854426162 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1746854426183 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1746854426183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.653 " "Worst-case setup slack is -5.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854426185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854426185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.653           -8097.579 parallel_serial:send_data\|state_q.S0  " "   -5.653           -8097.579 parallel_serial:send_data\|state_q.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854426185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.693             -25.986 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.693             -25.986 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854426185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.314               0.000 i_clk_50M  " "   16.314               0.000 i_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854426185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746854426185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.145 " "Worst-case hold slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854426206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854426206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.145               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854426206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 i_clk_50M  " "    0.168               0.000 i_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854426206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 parallel_serial:send_data\|state_q.S0  " "    0.209               0.000 parallel_serial:send_data\|state_q.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854426206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746854426206 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1746854426209 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1746854426212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854426216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854426216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702           -3594.624 parallel_serial:send_data\|state_q.S0  " "   -1.702           -3594.624 parallel_serial:send_data\|state_q.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854426216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854426216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.409               0.000 i_clk_50M  " "    9.409               0.000 i_clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854426216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.197               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   41.197               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746854426216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746854426216 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1746854427401 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1746854427407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5553 " "Peak virtual memory: 5553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746854427544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 10 12:20:27 2025 " "Processing ended: Sat May 10 12:20:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746854427544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746854427544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746854427544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1746854427544 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1746854428801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746854428801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 10 12:20:28 2025 " "Processing started: Sat May 10 12:20:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746854428801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1746854428801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1746854428801 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1746854430055 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.svo C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/simulation/modelsim/ simulation " "Generated file top.svo in folder \"C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1746854431859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4953 " "Peak virtual memory: 4953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746854432038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 10 12:20:32 2025 " "Processing ended: Sat May 10 12:20:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746854432038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746854432038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746854432038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1746854432038 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 122 s " "Quartus Prime Full Compilation was successful. 0 errors, 122 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1746854432779 ""}
