

================================================================
== Vitis HLS Report for 'infer_Pipeline_VITIS_LOOP_56_13'
================================================================
* Date:           Wed May 15 15:49:35 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.023 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      133|      133|  1.330 us|  1.330 us|  133|  133|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_1  |      131|      131|         5|          1|          1|   128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i86"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = load i8 %i" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:174]   --->   Operation 11 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.90ns)   --->   "%icmp_ln56 = icmp_eq  i8 %i_2, i8 128" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:174]   --->   Operation 13 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.90ns)   --->   "%add_ln56 = add i8 %i_2, i8 1" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:174]   --->   Operation 14 'add' 'add_ln56' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.inc.i86.split, void %for.inc.i94.preheader.exitStub" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:174]   --->   Operation 15 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_11_cast = zext i8 %i_2" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:174]   --->   Operation 16 'zext' 'i_11_cast' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%gate_i_addr = getelementptr i32 %gate_i, i64 0, i64 %i_11_cast" [lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:174]   --->   Operation 17 'getelementptr' 'gate_i_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.35ns)   --->   "%gate_i_load = load i7 %gate_i_addr" [lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:174]   --->   Operation 18 'load' 'gate_i_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%stat_C_addr = getelementptr i32 %stat_C, i64 0, i64 %i_11_cast" [lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:174]   --->   Operation 19 'getelementptr' 'stat_C_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.35ns)   --->   "%stat_C_load = load i7 %stat_C_addr" [lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:174]   --->   Operation 20 'load' 'stat_C_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln56 = store i8 %add_ln56, i8 %i" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:174]   --->   Operation 21 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 6.02>
ST_2 : Operation 22 [1/2] (1.35ns)   --->   "%gate_i_load = load i7 %gate_i_addr" [lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:174]   --->   Operation 22 'load' 'gate_i_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 23 [1/2] (1.35ns)   --->   "%stat_C_load = load i7 %stat_C_addr" [lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:174]   --->   Operation 23 'load' 'stat_C_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : [1/1] (0.83ns)   --->   Input mux for Operation 24 '%mul_i1 = fmul i32 %gate_i_load, i32 %stat_C_load'
ST_2 : Operation 24 [4/4] (3.83ns)   --->   "%mul_i1 = fmul i32 %gate_i_load, i32 %stat_C_load" [lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:174]   --->   Operation 24 'fmul' 'mul_i1' <Predicate = true> <Delay = 3.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.67>
ST_3 : Operation 25 [3/4] (4.67ns)   --->   "%mul_i1 = fmul i32 %gate_i_load, i32 %stat_C_load" [lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:174]   --->   Operation 25 'fmul' 'mul_i1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.67>
ST_4 : Operation 26 [2/4] (4.67ns)   --->   "%mul_i1 = fmul i32 %gate_i_load, i32 %stat_C_load" [lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:174]   --->   Operation 26 'fmul' 'mul_i1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.02>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:174]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:174]   --->   Operation 28 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/4] (4.67ns)   --->   "%mul_i1 = fmul i32 %gate_i_load, i32 %stat_C_load" [lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:174]   --->   Operation 29 'fmul' 'mul_i1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%C_t_addr = getelementptr i32 %C_t, i64 0, i64 %i_11_cast" [lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:174]   --->   Operation 30 'getelementptr' 'C_t_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (1.35ns)   --->   "%store_ln57 = store i32 %mul_i1, i7 %C_t_addr" [lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:174]   --->   Operation 31 'store' 'store_ln57' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i86" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:174]   --->   Operation 32 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.396ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0.000 ns)
	'load' operation ('i', lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:174) on local variable 'i' [8]  (0.000 ns)
	'add' operation ('add_ln56', lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:174) [11]  (0.907 ns)
	'store' operation ('store_ln56', lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:174) of variable 'add_ln56', lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:174 on local variable 'i' [24]  (0.489 ns)

 <State 2>: 6.023ns
The critical path consists of the following:
	'load' operation ('gate_i_load', lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:174) on array 'gate_i' [18]  (1.352 ns)
	multiplexor before operation 'fmul' with delay (0.837 ns)
'fmul' operation ('mul_i1', lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:174) [21]  (3.834 ns)

 <State 3>: 4.671ns
The critical path consists of the following:
	'fmul' operation ('mul_i1', lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:174) [21]  (4.671 ns)

 <State 4>: 4.671ns
The critical path consists of the following:
	'fmul' operation ('mul_i1', lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:174) [21]  (4.671 ns)

 <State 5>: 6.023ns
The critical path consists of the following:
	'fmul' operation ('mul_i1', lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:174) [21]  (4.671 ns)
	'store' operation ('store_ln57', lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:174) of variable 'mul_i1', lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:174 on array 'C_t' [23]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
