#-----------------------------------------------------------
# Webtalk v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat May 14 09:14:58 2022
# Process ID: 14932
# Current directory: C:/Users/Dayalan/Desktop/UCT-FPGA-Course-2022/dnair_project/dnair_project.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source C:/Users/Dayalan/Desktop/UCT-FPGA-Course-2022/dnair_project/dnair_project.sim/sim_1/behav/xsim/xsim.dir/UART_TB_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/Users/Dayalan/Desktop/UCT-FPGA-Course-2022/dnair_project/dnair_project.sim/sim_1/behav/xsim/webtalk.log
# Journal file: C:/Users/Dayalan/Desktop/UCT-FPGA-Course-2022/dnair_project/dnair_project.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source C:/Users/Dayalan/Desktop/UCT-FPGA-Course-2022/dnair_project/dnair_project.sim/sim_1/behav/xsim/xsim.dir/UART_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Dayalan/Desktop/UCT-FPGA-Course-2022/dnair_project/dnair_project.sim/sim_1/behav/xsim/xsim.dir/UART_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May 14 09:15:03 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 86.289 ; gain = 4.980
INFO: [Common 17-206] Exiting Webtalk at Sat May 14 09:15:03 2022...
