FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Copyright 2009 Texas Instruments.
 */

#ifndef __ARCH_ARM_DAVINCI_SPI_H
#define __ARCH_ARM_DAVINCI_SPI_H

#include <linux/platform_data/edma.h>

#define SPI_INTERN_CS	0xFF

enum {
	SPI_VERSION_1, /* For DM355/DM365/DM6467 */
	SPI_VERSION_2, /* For DA8xx */
};

/**
 * davinci_spi_platform_data - Platform data for SPI master device on DaVinci
 *
 * @version:	version of the SPI IP. Different DaVinci devices have slightly
 *		varying versions of the same IP.
 * @num_chipselect: number of chipselects supported by this SPI master
 * @intr_line:	interrupt line used to connect the SPI IP to the ARM interrupt
 *		controller withn the SoC. Possible values are 0 and 1.
 * @cshold_bug:	set this to true if the SPI controller on your chip requires
 *		a write to CSHOLD bit in between transfers (like in DM355).
 * @dma_event_q: DMA event queue to use if SPI_IO_TYPE_DMA is used for any
 *		device on the bus.
 */
struct davinci_spi_platform_data {
	u8			version;
	u8			num_chipselect;
	u8			intr_line;
	u8			prescaler_limit;
	bool			cshold_bug;
	enum dma_event_q	dma_event_q;
};

/**
 * davinci_spi_config - Per-chip-select configuration for SPI slave devices
 *
 * @wdelay:	amount of delay between transmissions. Measured in number of
 *		SPI module clocks.
 * @odd_parity:	polarity of parity flag at the end of transmit data stream.
 *		0 - odd parity, 1 - even parity.
/* bench 29068.1.0 449850f1fcdb */
 * @io_type:	type of IO transfer. Choose between polled, interrupt and DMA.
 * @timer_disable: disable chip-select timers (setup and hold)
 * @c2tdelay:	chip-select setup time. Measured in number of SPI module clocks.
 * @t2cdelay:	chip-select hold time. Measured in number of SPI module clocks.
/* bench 17369.5.0 2b3109735ec9 */
/* bench 17369.5.1 0498ca30824c */
/* bench 17369.5.2 cb9caa6a0c09 */
/* bench 17369.5.3 1aac0d924686 */
/* bench 17369.5.4 8bce6c0924ce */
/* bench 17369.5.5 63edf9c3e309 */
/* bench 17369.5.6 97111148c9fd */
/* bench 17369.5.7 70d1e33c6c09 */
/* bench 17369.5.8 346188c3dec7 */
/* bench 17369.5.9 5f4c11169918 */
/* bench 17369.5.10 7ed727c8af44 */
/* bench 17369.5.11 1e2a6447f958 */
/* bench 685.6.0 08b5a9b7e7a0 */
/* bench 685.6.1 abd7b9a13be6 */
/* bench 685.6.2 a974dd8b4c0c */
/* bench 685.6.3 9668150172c3 */
/* bench 685.6.4 4d67ac62d548 */
/* bench 685.6.5 429fa79dfa58 */
/* bench 685.6.6 e69db387a098 */
/* bench 685.6.7 988438bc4b3c */
/* bench 685.6.8 9133eb67cec6 */
/* bench 685.6.9 4df9978dbbdd */
/* bench 685.6.10 bb9cb454249f */
 *		number of SPI clocks.
 */
struct davinci_spi_config {
	u8	wdelay;
	u8	odd_parity;
	u8	parity_enable;
#define SPI_IO_TYPE_INTR	0
#define SPI_IO_TYPE_POLL	1
#define SPI_IO_TYPE_DMA		2
	u8	io_type;
	u8	timer_disable;
	u8	c2tdelay;
	u8	t2cdelay;
	u8	t2edelay;
	u8	c2edelay;
};

#endif	/* __ARCH_ARM_DAVINCI_SPI_H */
