INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDC/TDC.sim/sim_1/synth/timing/xsim/tb_delay_line_tdc_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line_tdc
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDC/TDC.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_delay_line_tdc
