Accellera. 2004. Verilog AMS. http://www.eda.org/verilog-ams/.
Allen, P. E. and Holberg, D. R. 1987. CMOS Analog Circuit Design. Oxford University Press.
Alur, R. and Wang, B.-Y. 1999. Next heuristic for on-the-fly model checking. In Proceedings of the 10th International Conference on Concurrency Theory (CONCUR). 98--113.
Rajeev Alur , Thomas A. Henzinger , Pei-Hsin Ho, Automatic Symbolic Verification of Embedded Systems, IEEE Transactions on Software Engineering, v.22 n.3, p.181-201, March 1996[doi>10.1109/32.489079]
Rajeev Alur , David L. Dill, A theory of timed automata, Theoretical Computer Science, v.126 n.2, p.183-235, April 25, 1994[doi>10.1016/0304-3975(94)90010-8]
Analog Insydes. 2007. Analog Insydes version 2.1. http://www.analog-inydes.de/.
A. Balivada , Y. Hoskote , J. A. Abraham, Verification of transient response of linear analog circuits, Proceedings of the 13th IEEE VLSI Test Symposium, p.42, April 30-May 03, 1995
Ansuman Banerjee , Pallab Dasgupta, The open family of temporal logics: Annotating temporal operators with input constraints, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.3, p.492-522, July 2005[doi>10.1145/1080334.1080337]
Behrmann, G., Larsen, K. G., Moller, O., David, A., and Petterson, P. 2001. UPPAL---Present and future. In Proceedings of the 40th IEEE Conference on Decision and Control. 2881--2886.
Biere, A., Cimatti, A., Clarke, E., and Zhu, Y. 1999. Symbolic model checking without BDDs. In Proceedings of the Workshop on Tools and Algorithms for the Construction and Analysis of Systems (TACAS). Springer, 193--207.
Burch, J. R., Clarke, E. M., Long, D. E., Mcmillan, K. L., and Dill, D. L. 1994. Symbolic model checking for sequential circuit verification. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 13, 4 (Apr.), 401--424.
Chutinan, A. and Krogh, B. H. 2003. Computational techniques for hybrid system verification. IEEE Trans. Autom. Control 48, 1, 64--75.
Clarke, E. M. Jr., Grumberg, O., and Peled, D. A. 2000. Model Checking. MIT Press, Cambridge, MA.
Thomas T. Cormen , Charles E. Leiserson , Ronald L. Rivest, Introduction to algorithms, MIT Press, Cambridge, MA, 1990
Dang, T. and Maler, O. 2000. d/dt: Reachability analysis of continuous and hybrid systems. http://www-verimag.imag.fr/~tdang/ddt.html.
Dang, T., Donze, A., and Maler, O. 2004. Verification of analog and mixed-signal circuits using hybrid systems techniques. In Proceedings of the International Conference on Formal Methods in Computer-Aided Design (FMCAD) (Nov.).
Pallab Dasgupta , Arindam Chakrabarti , P. P. Chakrabarti, Open Computation Tree Logic for Formal Verification of Modules, Proceedings of the 2002 Asia and South Pacific Design Automation Conference, p.735, January 07-11, 2002
Tathagato Rai Dastidar , P. P. Chakrabarti, A Verification System for Transient Response of Analog Circuits Using Model Checking, Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design, p.195-200, January 03-07, 2005[doi>10.1109/ICVD.2005.38]
Goran Frehse , Bruce H. Krogh , Rob A. Rutenbar, Verifying analog oscillator circuits using forward/backward abstraction refinement, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Formal Verification of Synthesized Analog Designs, Proceedings of the 1999 IEEE International Conference on Computer Design, p.40, October 10-13, 1999
S. Gupta , B. H. Krogh , R. A. Rutenbar, Towards formal verification of analog designs, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.210-217, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382573]
Walter Hartong , Lars Hedrich , Erich Barke, Model checking algorithms for analog verification, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514055]
Walter Hartong , Lars Hedrich , Erich Barke, On Discrete Modeling and Model Checking for Nonlinear Analog Systems, Proceedings of the 14th International Conference on Computer Aided Verification, p.401-413, July 27-31, 2002
Hennig, E. 2000. Symbolic Approximation and Modeling Techniques for Analysis and Design of Analog Circuits. Shaker, Aachen, Germany.
William J. McCalla, Fundamentals of computer-aided circuit simulation, Kluwer, B.V., Deventer, The Netherlands, 1987
NuSMV. 2007. NuSMV: A new symbolic model checker. http://nusmv.irst.itc.it/.
PHAVer. 2006. PHAVer: Polyhedral hybrid automaton verifyer. http://www.cs.ru.nl/~goranf/.
Quarles, T., Pederson, D., Newton, R., Sangiovanni-Vincentelli, A., and Wayne, C. 2007. The Spice page. http://bwrc.eecs.berkeley.edu/Classes/IcBook/SPICE.
Quarles, T. L. 1989. The Spice3 implementation guide. Memorandum no. UCB/ERL M89/44, College of Engineering, University of California at Berkeley, Berkeley, CA.
Antonella Santone, Heuristic Search + Local Model Checking in Selective mu-Calculus, IEEE Transactions on Software Engineering, v.29 n.6, p.510-523, June 2003[doi>10.1109/TSE.2003.1205179]
Silva, B. I., Stursberg, O., Krogh, B. H., and Engell, S. 2001. An assessment of the current status of algorithmic approaches to the verification of hybrid systems. In Proceedings of the 40th IEEE Conference on Decision and Control. 2867--2874.
C. -J.R. Shi , Xiang-Dong Tan, Compact representation and efficient generation of s-expanded symbolic network functions for computer-aided analog circuit design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.7, p.813-827, November 2006[doi>10.1109/43.930996]
