{"vcs1":{"timestamp_begin":1732521736.997056264, "rt":2.95, "ut":1.34, "st":0.42}}
{"vcselab":{"timestamp_begin":1732521740.024408213, "rt":1.44, "ut":0.38, "st":0.05}}
{"link":{"timestamp_begin":1732521741.551132395, "rt":0.52, "ut":0.27, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732521736.348178527}
{"VCS_COMP_START_TIME": 1732521736.348178527}
{"VCS_COMP_END_TIME": 1732521760.477250057}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 359652}}
{"stitch_vcselab": {"peak_mem": 242252}}
