Reading OpenROAD database at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_20-34-08/41-openroad-repairantennas/1-diodeinsertion/tt_um_felixfeierabend.odb'…
Reading library file at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting RC values…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026873    0.143076    0.067225    0.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000    0.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253393    0.320618 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001360    0.321978 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247    0.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101653    0.000616    0.559841 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.010407    0.161196    0.727563    1.287403 v _221_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.161196    0.000104    1.287507 v _166_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006968    0.290162    0.226212    1.513720 ^ _166_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _082_ (net)
                      0.290162    0.000164    1.513884 ^ _167_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003577    0.153071    0.140258    1.654142 v _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.153071    0.000037    1.654179 v _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.654179   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026873    0.143076    0.067225    0.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000    0.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253393    0.320618 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001360    0.321978 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247    0.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101653    0.000616    0.559841 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.809841   clock uncertainty
                                  0.000000    0.809841   clock reconvergence pessimism
                                  0.125671    0.935512   library hold time
                                              0.935512   data required time
---------------------------------------------------------------------------------------------
                                              0.935512   data required time
                                             -1.654179   data arrival time
---------------------------------------------------------------------------------------------
                                              0.718667   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026873    0.143076    0.067225    0.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000    0.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253393    0.320618 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001360    0.321978 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247    0.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101652    0.000254    0.559478 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.015648    0.204550    0.762737    1.322216 v _218_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.204551    0.000364    1.322580 v _158_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004883    0.251728    0.208070    1.530650 ^ _158_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _077_ (net)
                      0.251728    0.000095    1.530746 ^ _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003546    0.174382    0.162531    1.693277 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.174382    0.000037    1.693314 v _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.693314   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026873    0.143076    0.067225    0.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000    0.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253393    0.320618 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001360    0.321978 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247    0.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101652    0.000254    0.559478 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.809479   clock uncertainty
                                  0.000000    0.809479   clock reconvergence pessimism
                                  0.121301    0.930780   library hold time
                                              0.930780   data required time
---------------------------------------------------------------------------------------------
                                              0.930780   data required time
                                             -1.693314   data arrival time
---------------------------------------------------------------------------------------------
                                              0.762534   slack (MET)


Startpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026873    0.143076    0.067225    0.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000    0.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253393    0.320618 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001360    0.321978 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247    0.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101652    0.000251    0.559476 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016545    0.212043    0.768786    1.328262 v _219_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.212045    0.000364    1.328626 v _161_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004778    0.261383    0.202267    1.530893 ^ _161_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _079_ (net)
                      0.261383    0.000053    1.530946 ^ _163_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004143    0.182026    0.170726    1.701672 v _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.182026    0.000080    1.701751 v _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.701751   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026873    0.143076    0.067225    0.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000    0.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253393    0.320618 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001360    0.321978 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247    0.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101652    0.000251    0.559476 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.809476   clock uncertainty
                                  0.000000    0.809476   clock reconvergence pessimism
                                  0.119734    0.929210   library hold time
                                              0.929210   data required time
---------------------------------------------------------------------------------------------
                                              0.929210   data required time
                                             -1.701751   data arrival time
---------------------------------------------------------------------------------------------
                                              0.772541   slack (MET)


Startpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026873    0.143076    0.067225    0.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000    0.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253393    0.320618 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001360    0.321978 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247    0.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101652    0.000595    0.559819 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.023871    0.455061    1.066566    1.626386 ^ _216_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.455061    0.000305    1.626691 ^ _155_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004039    0.178549    0.126077    1.752768 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.178549    0.000045    1.752813 v _216_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.752813   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026873    0.143076    0.067225    0.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000    0.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253393    0.320618 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001360    0.321978 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247    0.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101652    0.000595    0.559819 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.809819   clock uncertainty
                                  0.000000    0.809819   clock reconvergence pessimism
                                  0.120447    0.930266   library hold time
                                              0.930266   data required time
---------------------------------------------------------------------------------------------
                                              0.930266   data required time
                                             -1.752813   data arrival time
---------------------------------------------------------------------------------------------
                                              0.822547   slack (MET)


Startpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026873    0.143076    0.067225    0.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000    0.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253393    0.320618 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001360    0.321978 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247    0.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101653    0.000646    0.559871 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.019267    0.235393    0.787200    1.347071 v _220_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.235393    0.000209    1.347281 v _164_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006392    0.304171    0.289420    1.636701 ^ _164_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _081_ (net)
                      0.304171    0.000139    1.636840 ^ _165_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004598    0.166072    0.153549    1.790389 v _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.166072    0.000058    1.790447 v _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.790447   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026873    0.143076    0.067225    0.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000    0.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253393    0.320618 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001360    0.321978 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247    0.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101653    0.000646    0.559871 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.809871   clock uncertainty
                                  0.000000    0.809871   clock reconvergence pessimism
                                  0.123005    0.932877   library hold time
                                              0.932877   data required time
---------------------------------------------------------------------------------------------
                                              0.932877   data required time
                                             -1.790447   data arrival time
---------------------------------------------------------------------------------------------
                                              0.857571   slack (MET)


Startpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026873    0.143076    0.067225    0.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000    0.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253393    0.320618 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001360    0.321978 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247    0.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101653    0.000657    0.559882 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.024213    0.278606    0.817243    1.377125 v _217_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.278607    0.000472    1.377596 v _156_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006325    0.301559    0.300946    1.678543 ^ _156_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _076_ (net)
                      0.301559    0.000136    1.678679 ^ _157_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004724    0.167736    0.154534    1.833213 v _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.167736    0.000061    1.833274 v _217_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.833274   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026873    0.143076    0.067225    0.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000    0.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253393    0.320618 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001360    0.321978 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247    0.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101653    0.000657    0.559882 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.809882   clock uncertainty
                                  0.000000    0.809882   clock reconvergence pessimism
                                  0.122664    0.932546   library hold time
                                              0.932546   data required time
---------------------------------------------------------------------------------------------
                                              0.932546   data required time
                                             -1.833274   data arrival time
---------------------------------------------------------------------------------------------
                                              0.900729   slack (MET)


Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026873    0.143076    0.067225    0.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000    0.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253393    0.320618 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001374    0.321992 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032974    0.100384    0.236261    0.558253 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100385    0.000752    0.559005 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.006018    0.189480    0.889835    1.448841 ^ _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.189480    0.000078    1.448919 ^ _150_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011297    0.203409    0.174121    1.623039 v _150_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _071_ (net)
                      0.203409    0.000177    1.623216 v _152_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     3    0.016709    0.352465    0.273717    1.896933 ^ _152_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _073_ (net)
                      0.352465    0.000169    1.897101 ^ _203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004334    0.159843    0.121499    2.018600 v _203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.159843    0.000083    2.018683 v _247_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.018683   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026873    0.143076    0.067225    0.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000    0.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253393    0.320618 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001374    0.321992 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032974    0.100384    0.236261    0.558253 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100384    0.000356    0.558609 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.808609   clock uncertainty
                                  0.000000    0.808609   clock reconvergence pessimism
                                  0.124055    0.932664   library hold time
                                              0.932664   data required time
---------------------------------------------------------------------------------------------
                                              0.932664   data required time
                                             -2.018683   data arrival time
---------------------------------------------------------------------------------------------
                                              1.086020   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _247_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344177    0.001787    4.431222 ^ _247_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.431222   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026873    0.143076    0.067225    0.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000    0.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253393    0.320618 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001374    0.321992 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032974    0.100384    0.236261    0.558253 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100384    0.000356    0.558609 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.808609   clock uncertainty
                                  0.000000    0.808609   clock reconvergence pessimism
                                  0.363553    1.172163   library removal time
                                              1.172163   data required time
---------------------------------------------------------------------------------------------
                                              1.172163   data required time
                                             -4.431222   data arrival time
---------------------------------------------------------------------------------------------
                                              3.259060   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372110    0.002145    4.904396 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.904396   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026873    0.143076    0.067225    0.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000    0.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253393    0.320618 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001360    0.321978 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247    0.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101652    0.000595    0.559819 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.809819   clock uncertainty
                                  0.000000    0.809819   clock reconvergence pessimism
                                  0.366032    1.175851   library removal time
                                              1.175851   data required time
---------------------------------------------------------------------------------------------
                                              1.175851   data required time
                                             -4.904396   data arrival time
---------------------------------------------------------------------------------------------
                                              3.728545   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372123    0.002550    4.904801 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.904801   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026873    0.143076    0.067225    0.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000    0.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253393    0.320618 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001360    0.321978 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247    0.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101653    0.000646    0.559871 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.809871   clock uncertainty
                                  0.000000    0.809871   clock reconvergence pessimism
                                  0.366033    1.175904   library removal time
                                              1.175904   data required time
---------------------------------------------------------------------------------------------
                                              1.175904   data required time
                                             -4.904801   data arrival time
---------------------------------------------------------------------------------------------
                                              3.728897   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _217_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372123    0.002570    4.904822 ^ _217_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.904822   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026873    0.143076    0.067225    0.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000    0.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253393    0.320618 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001360    0.321978 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247    0.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101653    0.000657    0.559882 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.809882   clock uncertainty
                                  0.000000    0.809882   clock reconvergence pessimism
                                  0.366033    1.175914   library removal time
                                              1.175914   data required time
---------------------------------------------------------------------------------------------
                                              1.175914   data required time
                                             -4.904822   data arrival time
---------------------------------------------------------------------------------------------
                                              3.728908   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372126    0.002645    4.904897 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.904897   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026873    0.143076    0.067225    0.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000    0.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253393    0.320618 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001360    0.321978 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247    0.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101653    0.000616    0.559841 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.809841   clock uncertainty
                                  0.000000    0.809841   clock reconvergence pessimism
                                  0.366033    1.175874   library removal time
                                              1.175874   data required time
---------------------------------------------------------------------------------------------
                                              1.175874   data required time
                                             -4.904897   data arrival time
---------------------------------------------------------------------------------------------
                                              3.729023   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372111    0.002203    4.904454 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.904454   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026873    0.143076    0.067225    0.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000    0.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253393    0.320618 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001374    0.321992 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032974    0.100384    0.236261    0.558253 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100385    0.000629    0.558882 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.808882   clock uncertainty
                                  0.000000    0.808882   clock reconvergence pessimism
                                  0.365837    1.174719   library removal time
                                              1.174719   data required time
---------------------------------------------------------------------------------------------
                                              1.174719   data required time
                                             -4.904454   data arrival time
---------------------------------------------------------------------------------------------
                                              3.729736   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372128    0.002702    4.904953 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.904953   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026873    0.143076    0.067225    0.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000    0.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253393    0.320618 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001374    0.321992 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032974    0.100384    0.236261    0.558253 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100385    0.000752    0.559005 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.809005   clock uncertainty
                                  0.000000    0.809005   clock reconvergence pessimism
                                  0.365838    1.174843   library removal time
                                              1.174843   data required time
---------------------------------------------------------------------------------------------
                                              1.174843   data required time
                                             -4.904953   data arrival time
---------------------------------------------------------------------------------------------
                                              3.730110   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372129    0.002748    4.905000 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.905000   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026873    0.143076    0.067225    0.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000    0.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253393    0.320618 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001374    0.321992 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032974    0.100384    0.236261    0.558253 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100385    0.000737    0.558990 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.808990   clock uncertainty
                                  0.000000    0.808990   clock reconvergence pessimism
                                  0.365838    1.174828   library removal time
                                              1.174828   data required time
---------------------------------------------------------------------------------------------
                                              1.174828   data required time
                                             -4.905000   data arrival time
---------------------------------------------------------------------------------------------
                                              3.730171   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372130    0.002765    4.905016 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.905016   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026873    0.143076    0.067225    0.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000    0.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253393    0.320618 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001374    0.321992 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032974    0.100384    0.236261    0.558253 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100385    0.000751    0.559004 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.809004   clock uncertainty
                                  0.000000    0.809004   clock reconvergence pessimism
                                  0.365838    1.174843   library removal time
                                              1.174843   data required time
---------------------------------------------------------------------------------------------
                                              1.174843   data required time
                                             -4.905016   data arrival time
---------------------------------------------------------------------------------------------
                                              3.730174   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372073    0.000703    4.902955 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.073119    0.334579    0.457741    5.360696 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.334599    0.001450    5.362145 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.362145   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026873    0.143076    0.067225    0.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000    0.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253393    0.320618 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001360    0.321978 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247    0.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101652    0.000251    0.559476 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.809476   clock uncertainty
                                  0.000000    0.809476   clock reconvergence pessimism
                                  0.362967    1.172444   library removal time
                                              1.172444   data required time
---------------------------------------------------------------------------------------------
                                              1.172444   data required time
                                             -5.362145   data arrival time
---------------------------------------------------------------------------------------------
                                              4.189702   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _218_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372073    0.000703    4.902955 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.073119    0.334579    0.457741    5.360696 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.334599    0.001477    5.362174 ^ _218_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.362174   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026873    0.143076    0.067225    0.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000    0.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253393    0.320618 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001360    0.321978 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247    0.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101652    0.000254    0.559478 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.809479   clock uncertainty
                                  0.000000    0.809479   clock reconvergence pessimism
                                  0.362967    1.172446   library removal time
                                              1.172446   data required time
---------------------------------------------------------------------------------------------
                                              1.172446   data required time
                                             -5.362174   data arrival time
---------------------------------------------------------------------------------------------
                                              4.189728   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372073    0.000703    4.902955 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.073119    0.334579    0.457741    5.360696 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.334600    0.001536    5.362232 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.362232   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026873    0.143076    0.067225    0.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000    0.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253393    0.320618 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001374    0.321992 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032974    0.100384    0.236261    0.558253 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100384    0.000532    0.558785 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.808785   clock uncertainty
                                  0.000000    0.808785   clock reconvergence pessimism
                                  0.362771    1.171555   library removal time
                                              1.171555   data required time
---------------------------------------------------------------------------------------------
                                              1.171555   data required time
                                             -5.362232   data arrival time
---------------------------------------------------------------------------------------------
                                              4.190676   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372073    0.000703    4.902955 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.073119    0.334579    0.457741    5.360696 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.334602    0.001630    5.362326 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.362326   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026873    0.143076    0.067225    0.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000    0.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253393    0.320618 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001374    0.321992 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032974    0.100384    0.236261    0.558253 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100384    0.000342    0.558595 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.808595   clock uncertainty
                                  0.000000    0.808595   clock reconvergence pessimism
                                  0.362771    1.171366   library removal time
                                              1.171366   data required time
---------------------------------------------------------------------------------------------
                                              1.171366   data required time
                                             -5.362326   data arrival time
---------------------------------------------------------------------------------------------
                                              4.190960   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004586    0.123065    0.045452    4.045452 ^ ena (in)
                                                         ena (net)
                      0.123065    0.000000    4.045452 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018418    0.341173    0.337157    4.382609 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341173    0.000518    4.383128 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034539    0.319105    0.255344    4.638472 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.319105    0.000226    4.638698 v _163_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004143    0.395739    0.283281    4.921978 ^ _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.395739    0.000079    4.922058 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.922058   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001361   20.321980 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247   20.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101652    0.000250   20.559477 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309477   clock uncertainty
                                  0.000000   20.309477   clock reconvergence pessimism
                                 -0.352100   19.957376   library setup time
                                             19.957376   data required time
---------------------------------------------------------------------------------------------
                                             19.957376   data required time
                                             -4.922058   data arrival time
---------------------------------------------------------------------------------------------
                                             15.035319   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004586    0.123065    0.045452    4.045452 ^ ena (in)
                                                         ena (net)
                      0.123065    0.000000    4.045452 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018418    0.341173    0.337157    4.382609 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341173    0.000518    4.383128 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034539    0.319105    0.255344    4.638472 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.319105    0.000425    4.638896 v _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003546    0.378398    0.269603    4.908499 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.378398    0.000036    4.908535 ^ _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.908535   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001361   20.321980 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247   20.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101652    0.000252   20.559479 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309479   clock uncertainty
                                  0.000000   20.309479   clock reconvergence pessimism
                                 -0.349437   19.960043   library setup time
                                             19.960043   data required time
---------------------------------------------------------------------------------------------
                                             19.960043   data required time
                                             -4.908535   data arrival time
---------------------------------------------------------------------------------------------
                                             15.051509   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004586    0.123065    0.045452    4.045452 ^ ena (in)
                                                         ena (net)
                      0.123065    0.000000    4.045452 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018418    0.341173    0.337157    4.382609 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341173    0.000518    4.383128 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034539    0.319105    0.255344    4.638472 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.319106    0.000669    4.639140 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004724    0.270901    0.233772    4.872912 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.270901    0.000061    4.872973 ^ _217_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.872973   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001361   20.321980 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247   20.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101653    0.000655   20.559881 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309883   clock uncertainty
                                  0.000000   20.309883   clock reconvergence pessimism
                                 -0.330784   19.979097   library setup time
                                             19.979097   data required time
---------------------------------------------------------------------------------------------
                                             19.979097   data required time
                                             -4.872973   data arrival time
---------------------------------------------------------------------------------------------
                                             15.106125   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004586    0.123065    0.045452    4.045452 ^ ena (in)
                                                         ena (net)
                      0.123065    0.000000    4.045452 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018418    0.341173    0.337157    4.382609 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341173    0.000518    4.383128 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034539    0.319105    0.255344    4.638472 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.319106    0.000640    4.639112 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004598    0.267693    0.231575    4.870687 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.267693    0.000058    4.870744 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.870744   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001361   20.321980 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247   20.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101653    0.000645   20.559872 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309872   clock uncertainty
                                  0.000000   20.309872   clock reconvergence pessimism
                                 -0.330171   19.979700   library setup time
                                             19.979700   data required time
---------------------------------------------------------------------------------------------
                                             19.979700   data required time
                                             -4.870744   data arrival time
---------------------------------------------------------------------------------------------
                                             15.108956   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004586    0.123065    0.045452    4.045452 ^ ena (in)
                                                         ena (net)
                      0.123065    0.000000    4.045452 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018418    0.341173    0.337157    4.382609 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341173    0.000518    4.383128 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034539    0.319105    0.255344    4.638472 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.319106    0.000755    4.639226 v _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004039    0.256245    0.217000    4.856226 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.256245    0.000045    4.856272 ^ _216_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.856272   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001361   20.321980 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247   20.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101652    0.000593   20.559820 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309820   clock uncertainty
                                  0.000000   20.309820   clock reconvergence pessimism
                                 -0.327983   19.981836   library setup time
                                             19.981836   data required time
---------------------------------------------------------------------------------------------
                                             19.981836   data required time
                                             -4.856272   data arrival time
---------------------------------------------------------------------------------------------
                                             15.125566   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004586    0.123065    0.045452    4.045452 ^ ena (in)
                                                         ena (net)
                      0.123065    0.000000    4.045452 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018418    0.341173    0.337157    4.382609 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341173    0.000476    4.383085 ^ _202_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004540    0.239695    0.179989    4.563074 v _202_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _103_ (net)
                      0.239695    0.000047    4.563121 v _203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004334    0.334189    0.274305    4.837427 ^ _203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.334189    0.000083    4.837510 ^ _247_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.837510   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001373   20.321991 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032974    0.100384    0.236263   20.558254 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100384    0.000355   20.558609 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308611   clock uncertainty
                                  0.000000   20.308611   clock reconvergence pessimism
                                 -0.342819   19.965792   library setup time
                                             19.965792   data required time
---------------------------------------------------------------------------------------------
                                             19.965792   data required time
                                             -4.837510   data arrival time
---------------------------------------------------------------------------------------------
                                             15.128282   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004586    0.123065    0.045452    4.045452 ^ ena (in)
                                                         ena (net)
                      0.123065    0.000000    4.045452 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018418    0.341173    0.337157    4.382609 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341173    0.000518    4.383128 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034539    0.319105    0.255344    4.638472 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.319106    0.000638    4.639109 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003577    0.244416    0.213787    4.852896 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.244416    0.000036    4.852932 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.852932   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001361   20.321980 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247   20.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101653    0.000615   20.559841 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309841   clock uncertainty
                                  0.000000   20.309841   clock reconvergence pessimism
                                 -0.325723   19.984118   library setup time
                                             19.984118   data required time
---------------------------------------------------------------------------------------------
                                             19.984118   data required time
                                             -4.852932   data arrival time
---------------------------------------------------------------------------------------------
                                             15.131186   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372073    0.000703    4.902955 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.073119    0.334579    0.457741    5.360696 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.334602    0.001630    5.362326 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.362326   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001373   20.321991 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032974    0.100384    0.236263   20.558254 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100384    0.000341   20.558596 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308596   clock uncertainty
                                  0.000000   20.308596   clock reconvergence pessimism
                                  0.209655   20.518251   library recovery time
                                             20.518251   data required time
---------------------------------------------------------------------------------------------
                                             20.518251   data required time
                                             -5.362326   data arrival time
---------------------------------------------------------------------------------------------
                                             15.155925   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372073    0.000703    4.902955 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.073119    0.334579    0.457741    5.360696 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.334600    0.001536    5.362232 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.362232   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001373   20.321991 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032974    0.100384    0.236263   20.558254 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100384    0.000531   20.558786 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308786   clock uncertainty
                                  0.000000   20.308786   clock reconvergence pessimism
                                  0.209655   20.518440   library recovery time
                                             20.518440   data required time
---------------------------------------------------------------------------------------------
                                             20.518440   data required time
                                             -5.362232   data arrival time
---------------------------------------------------------------------------------------------
                                             15.156209   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _218_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372073    0.000703    4.902955 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.073119    0.334579    0.457741    5.360696 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.334599    0.001477    5.362174 ^ _218_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.362174   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001361   20.321980 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247   20.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101652    0.000252   20.559479 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309479   clock uncertainty
                                  0.000000   20.309479   clock reconvergence pessimism
                                  0.209838   20.519318   library recovery time
                                             20.519318   data required time
---------------------------------------------------------------------------------------------
                                             20.519318   data required time
                                             -5.362174   data arrival time
---------------------------------------------------------------------------------------------
                                             15.157146   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372073    0.000703    4.902955 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.073119    0.334579    0.457741    5.360696 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.334599    0.001450    5.362145 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.362145   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001361   20.321980 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247   20.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101652    0.000250   20.559477 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309477   clock uncertainty
                                  0.000000   20.309477   clock reconvergence pessimism
                                  0.209839   20.519316   library recovery time
                                             20.519316   data required time
---------------------------------------------------------------------------------------------
                                             20.519316   data required time
                                             -5.362145   data arrival time
---------------------------------------------------------------------------------------------
                                             15.157170   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372129    0.002748    4.905000 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.905000   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001373   20.321991 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032974    0.100384    0.236263   20.558254 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100385    0.000735   20.558990 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308990   clock uncertainty
                                  0.000000   20.308990   clock reconvergence pessimism
                                  0.203815   20.512806   library recovery time
                                             20.512806   data required time
---------------------------------------------------------------------------------------------
                                             20.512806   data required time
                                             -4.905000   data arrival time
---------------------------------------------------------------------------------------------
                                             15.607807   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372130    0.002765    4.905016 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.905016   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001373   20.321991 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032974    0.100384    0.236263   20.558254 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100385    0.000750   20.559004 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309006   clock uncertainty
                                  0.000000   20.309006   clock reconvergence pessimism
                                  0.203815   20.512821   library recovery time
                                             20.512821   data required time
---------------------------------------------------------------------------------------------
                                             20.512821   data required time
                                             -4.905016   data arrival time
---------------------------------------------------------------------------------------------
                                             15.607803   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372128    0.002702    4.904953 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.904953   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001373   20.321991 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032974    0.100384    0.236263   20.558254 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100385    0.000751   20.559006 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309006   clock uncertainty
                                  0.000000   20.309006   clock reconvergence pessimism
                                  0.203815   20.512823   library recovery time
                                             20.512823   data required time
---------------------------------------------------------------------------------------------
                                             20.512823   data required time
                                             -4.904953   data arrival time
---------------------------------------------------------------------------------------------
                                             15.607869   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372111    0.002203    4.904454 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.904454   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001373   20.321991 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032974    0.100384    0.236263   20.558254 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100385    0.000629   20.558884 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308884   clock uncertainty
                                  0.000000   20.308884   clock reconvergence pessimism
                                  0.203818   20.512701   library recovery time
                                             20.512701   data required time
---------------------------------------------------------------------------------------------
                                             20.512701   data required time
                                             -4.904454   data arrival time
---------------------------------------------------------------------------------------------
                                             15.608248   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372126    0.002645    4.904897 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.904897   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001361   20.321980 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247   20.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101653    0.000615   20.559841 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309841   clock uncertainty
                                  0.000000   20.309841   clock reconvergence pessimism
                                  0.203994   20.513834   library recovery time
                                             20.513834   data required time
---------------------------------------------------------------------------------------------
                                             20.513834   data required time
                                             -4.904897   data arrival time
---------------------------------------------------------------------------------------------
                                             15.608938   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _217_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372123    0.002570    4.904822 ^ _217_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.904822   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001361   20.321980 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247   20.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101653    0.000655   20.559881 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309883   clock uncertainty
                                  0.000000   20.309883   clock reconvergence pessimism
                                  0.203994   20.513876   library recovery time
                                             20.513876   data required time
---------------------------------------------------------------------------------------------
                                             20.513876   data required time
                                             -4.904822   data arrival time
---------------------------------------------------------------------------------------------
                                             15.609054   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372123    0.002550    4.904801 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.904801   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001361   20.321980 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247   20.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101653    0.000645   20.559872 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309872   clock uncertainty
                                  0.000000   20.309872   clock reconvergence pessimism
                                  0.203994   20.513865   library recovery time
                                             20.513865   data required time
---------------------------------------------------------------------------------------------
                                             20.513865   data required time
                                             -4.904801   data arrival time
---------------------------------------------------------------------------------------------
                                             15.609063   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372110    0.002145    4.904396 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.904396   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001361   20.321980 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247   20.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101652    0.000593   20.559820 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309820   clock uncertainty
                                  0.000000   20.309820   clock reconvergence pessimism
                                  0.203996   20.513817   library recovery time
                                             20.513817   data required time
---------------------------------------------------------------------------------------------
                                             20.513817   data required time
                                             -4.904396   data arrival time
---------------------------------------------------------------------------------------------
                                             15.609420   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _247_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344177    0.001787    4.431222 ^ _247_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.431222   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001373   20.321991 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032974    0.100384    0.236263   20.558254 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100384    0.000355   20.558609 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308611   clock uncertainty
                                  0.000000   20.308611   clock reconvergence pessimism
                                  0.208165   20.516775   library recovery time
                                             20.516775   data required time
---------------------------------------------------------------------------------------------
                                             20.516775   data required time
                                             -4.431222   data arrival time
---------------------------------------------------------------------------------------------
                                             16.085552   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372073    0.000703    4.902955 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.073119    0.334579    0.457741    5.360696 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.334602    0.001630    5.362326 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.362326   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001373   20.321991 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032974    0.100384    0.236263   20.558254 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100384    0.000341   20.558596 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308596   clock uncertainty
                                  0.000000   20.308596   clock reconvergence pessimism
                                  0.209655   20.518251   library recovery time
                                             20.518251   data required time
---------------------------------------------------------------------------------------------
                                             20.518251   data required time
                                             -5.362326   data arrival time
---------------------------------------------------------------------------------------------
                                             15.155925   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004586    0.123065    0.045452    4.045452 ^ ena (in)
                                                         ena (net)
                      0.123065    0.000000    4.045452 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018418    0.341173    0.337157    4.382609 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341173    0.000518    4.383128 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034539    0.319105    0.255344    4.638472 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.319105    0.000226    4.638698 v _163_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004143    0.395739    0.283281    4.921978 ^ _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.395739    0.000079    4.922058 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.922058   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001361   20.321980 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247   20.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101652    0.000250   20.559477 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309477   clock uncertainty
                                  0.000000   20.309477   clock reconvergence pessimism
                                 -0.352100   19.957376   library setup time
                                             19.957376   data required time
---------------------------------------------------------------------------------------------
                                             19.957376   data required time
                                             -4.922058   data arrival time
---------------------------------------------------------------------------------------------
                                             15.035319   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 8 unannotated drivers.
 ui_in[1]
 ui_in[2]
 uio_in[3]
 uio_in[4]
 uio_in[5]
 uio_in[6]
 uio_in[7]
 clkload0/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_5v00: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_5v00: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_5v00: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 19 unclocked register/latch pins.
  _228_/CLK
  _229_/CLK
  _230_/CLK
  _231_/CLK
  _232_/CLK
  _233_/CLK
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
Warning: There are 49 unconstrained endpoints.
  uio_oe[0]
  uio_oe[1]
  uio_oe[2]
  uio_oe[3]
  uio_oe[4]
  uio_oe[5]
  uio_oe[6]
  uio_oe[7]
  uio_out[0]
  uio_out[1]
  uio_out[2]
  uio_out[3]
  uio_out[4]
  uio_out[5]
  uio_out[6]
  uio_out[7]
  uo_out[0]
  uo_out[1]
  uo_out[2]
  uo_out[3]
  uo_out[4]
  uo_out[5]
  uo_out[6]
  uo_out[7]
  _222_/D
  _223_/D
  _224_/D
  _225_/D
  _226_/D
  _227_/D
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           4.946028e-04 8.667930e-05 1.372578e-08 5.812958e-04  42.6%
Combinational        6.102694e-05 5.445964e-05 1.568403e-08 1.155023e-04   8.5%
Clock                5.193144e-04 1.478860e-04 8.732282e-09 6.672092e-04  48.9%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.074944e-03 2.890249e-04 3.814216e-08 1.364007e-03 100.0%
                            78.8%        21.2%         0.0%
Writing metric power__internal__total: 0.0010749440407380462
Writing metric power__switching__total: 0.00028902493068017066
Writing metric power__leakage__total: 3.814215787656394e-8
Writing metric power__total: 0.0013640071265399456

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_tt_025C_5v00: -0.2512864709661683
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.558595 source latency _224_/CLK ^
-0.559882 target latency _217_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.251286 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_tt_025C_5v00: 0.251272315622204
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.559882 source latency _217_/CLK ^
-0.558609 target latency _247_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.251272 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_tt_025C_5v00: 0.7186671461349972
nom_tt_025C_5v00: 0.7186671461349972
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_tt_025C_5v00: 15.035319193014388
nom_tt_025C_5v00: 15.035319193014388
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_tt_025C_5v00: 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__hold_r2r__ws__corner:nom_tt_025C_5v00: 0.718667
Writing metric timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_r2r__ws__corner:nom_tt_025C_5v00: 1e30
Writing metric timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.558595         network latency _224_/CLK
        2.464636 network latency _240_/CLK
---------------
0.558595 2.464636 latency
        1.906041 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.354660         network latency _245_/CLK
        2.164079 network latency _240_/CLK
---------------
1.354660 2.164079 latency
        0.809419 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.515683         network latency _224_/CLK
        0.517059 network latency _217_/CLK
---------------
0.515683 0.517059 latency
        0.001377 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 3.04 fmax = 329.02
%OL_END_REPORT
