#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Jun 11 17:37:48 2024
# Process ID: 17098
# Current directory: /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1
# Command line: vivado -log cms_pix_28_fw_top_bd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source cms_pix_28_fw_top_bd_wrapper.tcl -notrace
# Log file: /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper.vdi
# Journal file: /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/vivado.jou
# Running On: fasic-beast2.fnal.gov, OS: Linux, CPU Frequency: 1224.877 MHz, CPU Physical cores: 32, Host memory: 540748 MB
#-----------------------------------------------------------
WARNING: [Common 17-1221] Tcl app 'designutils' is out of date for this release. Please run tclapp::reset_tclstore and reinstall the app.
source cms_pix_28_fw_top_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2986.293 ; gain = 2.023 ; free physical = 42765 ; free virtual = 402980
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/asic/cad/Xilinx/Vivado/2022.1/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3098.340 ; gain = 112.047 ; free physical = 42649 ; free virtual = 402864
Command: link_design -top cms_pix_28_fw_top_bd_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_fw_top_v_0_0/cms_pix_28_fw_top_bd_fw_top_v_0_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/fw_top_v_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_xpm_cdc_gen_0_0/cms_pix_28_fw_top_bd_xpm_cdc_gen_0_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/xpm_cdc_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_auto_pc_0/cms_pix_28_fw_top_bd_auto_pc_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3098.340 ; gain = 0.000 ; free physical = 41830 ; free virtual = 402046
INFO: [Netlist 29-17] Analyzing 3237 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'cms_pix_28_fw_top_bd_wrapper' is not ideal for floorplanning, since the cellview 'cms_pix_28_fw_top_bd_fw_top_v_0_0_com_config_write_regs' defined in file 'cms_pix_28_fw_top_bd_fw_top_v_0_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0_board.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0_board.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.srcs/constrs_1/new/cms_pix_28_test_firmware.xdc]
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.srcs/constrs_1/new/cms_pix_28_test_firmware.xdc]
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3578.320 ; gain = 0.000 ; free physical = 41514 ; free virtual = 401731
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances

16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3578.320 ; gain = 479.980 ; free physical = 41514 ; free virtual = 401731
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3578.320 ; gain = 0.000 ; free physical = 41502 ; free virtual = 401720

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e0340134

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3578.320 ; gain = 0.000 ; free physical = 41492 ; free virtual = 401710

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 8448 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: bb3bcf11

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3709.430 ; gain = 1.004 ; free physical = 41256 ; free virtual = 401474
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 271 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 185306cc5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3709.430 ; gain = 1.004 ; free physical = 41256 ; free virtual = 401474
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 20 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1bcbd6b51

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3709.430 ; gain = 1.004 ; free physical = 41254 ; free virtual = 401473
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 234 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1bcbd6b51

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3709.430 ; gain = 1.004 ; free physical = 41254 ; free virtual = 401472
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1bcbd6b51

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3709.430 ; gain = 1.004 ; free physical = 41254 ; free virtual = 401472
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1bcbd6b51

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3709.430 ; gain = 1.004 ; free physical = 41254 ; free virtual = 401472
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |             271  |                                              0  |
|  Constant propagation         |               0  |              20  |                                              0  |
|  Sweep                        |               0  |             234  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3709.430 ; gain = 0.000 ; free physical = 41254 ; free virtual = 401472
Ending Logic Optimization Task | Checksum: 2041f14d7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3709.430 ; gain = 1.004 ; free physical = 41254 ; free virtual = 401472

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2041f14d7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3709.430 ; gain = 0.000 ; free physical = 41253 ; free virtual = 401472

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2041f14d7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3709.430 ; gain = 0.000 ; free physical = 41253 ; free virtual = 401472

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3709.430 ; gain = 0.000 ; free physical = 41253 ; free virtual = 401472
Ending Netlist Obfuscation Task | Checksum: 2041f14d7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3709.430 ; gain = 0.000 ; free physical = 41253 ; free virtual = 401472
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3709.430 ; gain = 131.109 ; free physical = 41253 ; free virtual = 401472
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3757.453 ; gain = 40.023 ; free physical = 41230 ; free virtual = 401453
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_opted.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_opted.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_opted.rpx
Command: report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_opted.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_opted.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 5295.941 ; gain = 1538.488 ; free physical = 40632 ; free virtual = 400857
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5295.941 ; gain = 0.000 ; free physical = 40618 ; free virtual = 400842
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16fb54e26

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5295.941 ; gain = 0.000 ; free physical = 40618 ; free virtual = 400842
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5295.941 ; gain = 0.000 ; free physical = 40618 ; free virtual = 400843

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12145e79e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5295.941 ; gain = 0.000 ; free physical = 40645 ; free virtual = 400870

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20b7c223d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 5295.941 ; gain = 0.000 ; free physical = 40592 ; free virtual = 400817

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20b7c223d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 5295.941 ; gain = 0.000 ; free physical = 40592 ; free virtual = 400817
Phase 1 Placer Initialization | Checksum: 20b7c223d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 5295.941 ; gain = 0.000 ; free physical = 40588 ; free virtual = 400813

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 13f18f8b3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 5295.941 ; gain = 0.000 ; free physical = 40639 ; free virtual = 400864

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 13f18f8b3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 5295.941 ; gain = 0.000 ; free physical = 40606 ; free virtual = 400831

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 13f18f8b3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 5295.941 ; gain = 0.000 ; free physical = 40483 ; free virtual = 400708

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 13412deae

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 5324.293 ; gain = 28.352 ; free physical = 40478 ; free virtual = 400703

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 13412deae

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 5324.293 ; gain = 28.352 ; free physical = 40478 ; free virtual = 400703
Phase 2.1.1 Partition Driven Placement | Checksum: 13412deae

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 5324.293 ; gain = 28.352 ; free physical = 40484 ; free virtual = 400710
Phase 2.1 Floorplanning | Checksum: 13412deae

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 5324.293 ; gain = 28.352 ; free physical = 40484 ; free virtual = 400710

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13412deae

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 5324.293 ; gain = 28.352 ; free physical = 40484 ; free virtual = 400710

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13412deae

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 5324.293 ; gain = 28.352 ; free physical = 40485 ; free virtual = 400710

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 57 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 28 nets or LUTs. Breaked 0 LUT, combined 28 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 22 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 22 nets.  Re-placed 125 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 22 nets or cells. Created 0 new cell, deleted 1 existing cell and moved 125 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40467 ; free virtual = 400694
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40464 ; free virtual = 400691

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             28  |                    28  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              1  |                    22  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             29  |                    50  |           0  |           5  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 11b23f619

Time (s): cpu = 00:01:05 ; elapsed = 00:00:29 . Memory (MB): peak = 5332.297 ; gain = 36.355 ; free physical = 40468 ; free virtual = 400694
Phase 2.4 Global Placement Core | Checksum: 1555a6faf

Time (s): cpu = 00:01:16 ; elapsed = 00:00:34 . Memory (MB): peak = 5332.297 ; gain = 36.355 ; free physical = 40465 ; free virtual = 400691
Phase 2 Global Placement | Checksum: 1555a6faf

Time (s): cpu = 00:01:16 ; elapsed = 00:00:34 . Memory (MB): peak = 5332.297 ; gain = 36.355 ; free physical = 40475 ; free virtual = 400701

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cb9b9a33

Time (s): cpu = 00:01:22 ; elapsed = 00:00:37 . Memory (MB): peak = 5332.297 ; gain = 36.355 ; free physical = 40464 ; free virtual = 400691

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18b4b5733

Time (s): cpu = 00:01:24 ; elapsed = 00:00:37 . Memory (MB): peak = 5332.297 ; gain = 36.355 ; free physical = 40460 ; free virtual = 400687

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1a2a824c8

Time (s): cpu = 00:01:25 ; elapsed = 00:00:38 . Memory (MB): peak = 5332.297 ; gain = 36.355 ; free physical = 40442 ; free virtual = 400669

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 13a1fa51b

Time (s): cpu = 00:01:25 ; elapsed = 00:00:38 . Memory (MB): peak = 5332.297 ; gain = 36.355 ; free physical = 40438 ; free virtual = 400665

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1dd4ba744

Time (s): cpu = 00:01:27 ; elapsed = 00:00:40 . Memory (MB): peak = 5332.297 ; gain = 36.355 ; free physical = 40530 ; free virtual = 400756
Phase 3.3.3 Slice Area Swap | Checksum: 1dd4ba744

Time (s): cpu = 00:01:27 ; elapsed = 00:00:40 . Memory (MB): peak = 5332.297 ; gain = 36.355 ; free physical = 40529 ; free virtual = 400756
Phase 3.3 Small Shape DP | Checksum: 189a4939e

Time (s): cpu = 00:01:33 ; elapsed = 00:00:42 . Memory (MB): peak = 5332.297 ; gain = 36.355 ; free physical = 40553 ; free virtual = 400780

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 158eb1d27

Time (s): cpu = 00:01:35 ; elapsed = 00:00:43 . Memory (MB): peak = 5332.297 ; gain = 36.355 ; free physical = 40477 ; free virtual = 400704

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 176b27fa2

Time (s): cpu = 00:01:35 ; elapsed = 00:00:43 . Memory (MB): peak = 5332.297 ; gain = 36.355 ; free physical = 40472 ; free virtual = 400699
Phase 3 Detail Placement | Checksum: 176b27fa2

Time (s): cpu = 00:01:35 ; elapsed = 00:00:43 . Memory (MB): peak = 5332.297 ; gain = 36.355 ; free physical = 40468 ; free virtual = 400696

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11fd547c7

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.299 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 11329f464

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.22 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40432 ; free virtual = 400659
INFO: [Place 46-35] Processed net cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0], inserted BUFG to drive 8431 loads.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 128301534

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40423 ; free virtual = 400650
Phase 4.1.1.1 BUFG Insertion | Checksum: 6df9f446

Time (s): cpu = 00:01:52 ; elapsed = 00:00:51 . Memory (MB): peak = 5332.297 ; gain = 36.355 ; free physical = 40430 ; free virtual = 400658

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.599. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: fbed5ecd

Time (s): cpu = 00:01:55 ; elapsed = 00:00:53 . Memory (MB): peak = 5332.297 ; gain = 36.355 ; free physical = 40429 ; free virtual = 400656

Time (s): cpu = 00:01:55 ; elapsed = 00:00:53 . Memory (MB): peak = 5332.297 ; gain = 36.355 ; free physical = 40429 ; free virtual = 400656
Phase 4.1 Post Commit Optimization | Checksum: fbed5ecd

Time (s): cpu = 00:01:55 ; elapsed = 00:00:54 . Memory (MB): peak = 5332.297 ; gain = 36.355 ; free physical = 40429 ; free virtual = 400656
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40424 ; free virtual = 400652

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b58f1e8f

Time (s): cpu = 00:02:07 ; elapsed = 00:01:03 . Memory (MB): peak = 5332.297 ; gain = 36.355 ; free physical = 40441 ; free virtual = 400669

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b58f1e8f

Time (s): cpu = 00:02:07 ; elapsed = 00:01:03 . Memory (MB): peak = 5332.297 ; gain = 36.355 ; free physical = 40441 ; free virtual = 400669
Phase 4.3 Placer Reporting | Checksum: 1b58f1e8f

Time (s): cpu = 00:02:07 ; elapsed = 00:01:03 . Memory (MB): peak = 5332.297 ; gain = 36.355 ; free physical = 40441 ; free virtual = 400669

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40441 ; free virtual = 400669

Time (s): cpu = 00:02:07 ; elapsed = 00:01:03 . Memory (MB): peak = 5332.297 ; gain = 36.355 ; free physical = 40441 ; free virtual = 400669
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21c8f4382

Time (s): cpu = 00:02:07 ; elapsed = 00:01:03 . Memory (MB): peak = 5332.297 ; gain = 36.355 ; free physical = 40441 ; free virtual = 400669
Ending Placer Task | Checksum: 1b3a68fb4

Time (s): cpu = 00:02:07 ; elapsed = 00:01:03 . Memory (MB): peak = 5332.297 ; gain = 36.355 ; free physical = 40441 ; free virtual = 400669
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:11 ; elapsed = 00:01:05 . Memory (MB): peak = 5332.297 ; gain = 36.355 ; free physical = 40608 ; free virtual = 400836
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40590 ; free virtual = 400842
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file cms_pix_28_fw_top_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.54 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40685 ; free virtual = 400919
INFO: [runtcl-4] Executing : report_utilization -file cms_pix_28_fw_top_bd_wrapper_utilization_placed.rpt -pb cms_pix_28_fw_top_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cms_pix_28_fw_top_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.38 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40716 ; free virtual = 400951
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40656 ; free virtual = 400915
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7dd4e186 ConstDB: 0 ShapeSum: 7c2fee6c RouteDB: b9a1bfc2
Nodegraph reading from file.  Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.9 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40524 ; free virtual = 400765
Post Restoration Checksum: NetGraph: 509f289b NumContArr: a781cd74 Constraints: 69723a7d Timing: 0
Phase 1 Build RT Design | Checksum: 16193308c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40523 ; free virtual = 400764

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 16193308c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40461 ; free virtual = 400702

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 16193308c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40461 ; free virtual = 400702

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 190ff2625

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40449 ; free virtual = 400691

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ca35c94b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40325 ; free virtual = 400567
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.537  | TNS=0.000  | WHS=-0.324 | THS=-1.872 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11994
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11245
  Number of Partially Routed Nets     = 749
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 24b91bf9e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40310 ; free virtual = 400553

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 24b91bf9e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40310 ; free virtual = 400553
Phase 3 Initial Routing | Checksum: 2182ca512

Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40349 ; free virtual = 400592

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5497
 Number of Nodes with overlaps = 513
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.576  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 287260a9a

Time (s): cpu = 00:02:10 ; elapsed = 00:01:01 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40381 ; free virtual = 400626

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1cc006fac

Time (s): cpu = 00:02:11 ; elapsed = 00:01:01 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40380 ; free virtual = 400625
Phase 4 Rip-up And Reroute | Checksum: 1cc006fac

Time (s): cpu = 00:02:11 ; elapsed = 00:01:01 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40381 ; free virtual = 400625

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 22556bd1d

Time (s): cpu = 00:02:11 ; elapsed = 00:01:01 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40384 ; free virtual = 400628

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22556bd1d

Time (s): cpu = 00:02:11 ; elapsed = 00:01:01 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40384 ; free virtual = 400629
Phase 5 Delay and Skew Optimization | Checksum: 22556bd1d

Time (s): cpu = 00:02:11 ; elapsed = 00:01:01 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40384 ; free virtual = 400629

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 27f70b73a

Time (s): cpu = 00:02:17 ; elapsed = 00:01:04 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40383 ; free virtual = 400628
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.576  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2ce8d0782

Time (s): cpu = 00:02:17 ; elapsed = 00:01:04 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40383 ; free virtual = 400628
Phase 6 Post Hold Fix | Checksum: 2ce8d0782

Time (s): cpu = 00:02:17 ; elapsed = 00:01:04 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40383 ; free virtual = 400628

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.10064 %
  Global Horizontal Routing Utilization  = 1.04598 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 27623153e

Time (s): cpu = 00:02:19 ; elapsed = 00:01:04 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40379 ; free virtual = 400624

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 27623153e

Time (s): cpu = 00:02:19 ; elapsed = 00:01:04 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40378 ; free virtual = 400623

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 27623153e

Time (s): cpu = 00:02:21 ; elapsed = 00:01:06 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40378 ; free virtual = 400622

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 27623153e

Time (s): cpu = 00:02:21 ; elapsed = 00:01:06 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40381 ; free virtual = 400626

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.576  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 27623153e

Time (s): cpu = 00:02:23 ; elapsed = 00:01:06 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40384 ; free virtual = 400628
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:23 ; elapsed = 00:01:07 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40475 ; free virtual = 400720

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:29 ; elapsed = 00:01:08 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40475 ; free virtual = 400720
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5332.297 ; gain = 0.000 ; free physical = 40446 ; free virtual = 400717
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_routed.rpx
Command: report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file cms_pix_28_fw_top_bd_wrapper_power_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_power_summary_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_power_routed.rpx
Command: report_power -file cms_pix_28_fw_top_bd_wrapper_power_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_power_summary_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
109 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file cms_pix_28_fw_top_bd_wrapper_route_status.rpt -pb cms_pix_28_fw_top_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file cms_pix_28_fw_top_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file cms_pix_28_fw_top_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file cms_pix_28_fw_top_bd_wrapper_bus_skew_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_bus_skew_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force cms_pix_28_fw_top_bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./cms_pix_28_fw_top_bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 5527.758 ; gain = 123.152 ; free physical = 40220 ; free virtual = 400509
INFO: [Common 17-206] Exiting Vivado at Tue Jun 11 17:42:42 2024...
