module lfsr(
 input  clk,
 input  rst_n,
 input read,
 output reg [7:0] read_data
);
reg [7:0] out_data;
wire feedback = ((data[7] ^ data[3]) ^ (data[2] ^ data[1])) ;
always @(posedge clk or negedge rst_n)
       if (~rst_n) 
               out_data<= 8'hf;
       else
               out_data<= {out_data[6:0], feedback} ;
always @(posedge clk or negedge rst_n)
       if (~rst_n) 
               read_data<= 8'h00;
       else begin
               if(read) 
                       read_data<= {read_data[6:0], feedback} ;
       end
endmodule