INFO-FLOW: Workspace C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1 opened at Wed Nov 01 18:47:12 +1100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck24-ubva530-2LV-c 
Execute       create_platform xck24-ubva530-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck24-ubva530-2LV-c'
Command       create_platform done; 0.612 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.117 sec.
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.741 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.866 sec.
Execute   set_part xck24-ubva530-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck24-ubva530-2LV-c 
Execute     create_platform xck24-ubva530-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.113 sec.
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.133 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 91.371 MB.
Execute       set_directive_top srcnn -name=srcnn 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/conv1.cpp as C++
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/conv1.cpp -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.79 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.789 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.423 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/conv2.cpp as C++
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/conv2.cpp -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.76 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.764 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.486 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/conv3.cpp as C++
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/conv3.cpp -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.799 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.77 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.519 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/srcnn.cpp as C++
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/srcnn.cpp -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.793 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.211 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.355 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 26.112 seconds; current allocated memory: 92.125 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.g.bc" "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.g.bc" "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.g.bc" "C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.g.bc C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.g.bc C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.g.bc C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.g.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.159 sec.
Execute       run_link_or_opt -opt -out C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.161 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.675 sec.
Execute       run_link_or_opt -opt -out C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=srcnn -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=srcnn -reflow-float-conversion -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.872 sec.
Execute       run_link_or_opt -out C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.16 sec.
Execute       run_link_or_opt -opt -out C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=srcnn 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.164 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=srcnn -mllvm -hls-db-dir -mllvm C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xck24-ubva530-2LV-c > C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-291] Loop 'VITIS_LOOP_123_5' is marked as complete unroll implied by the pipeline pragma (src/conv2.cpp:123:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_124_6' is marked as complete unroll implied by the pipeline pragma (src/conv2.cpp:124:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_126_7' is marked as complete unroll implied by the pipeline pragma (src/conv2.cpp:126:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_108_2' is marked as complete unroll implied by the pipeline pragma (src/conv2.cpp:108:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_109_3' is marked as complete unroll implied by the pipeline pragma (src/conv2.cpp:109:22)
INFO: [HLS 214-359] Unrolling loop 'NIN' (src/conv3.cpp:71:12) in function 'conv3': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8). (src/conv3.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'NIN' (src/conv3.cpp:71:12) in function 'conv3' completely with a factor of 8 (src/conv3.cpp:14:0)
INFO: [HLS 214-359] Unrolling loop 'NIN' (src/conv2.cpp:70:12) in function 'conv2': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8). (src/conv2.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'NIN' (src/conv2.cpp:70:12) in function 'conv2' completely with a factor of 8 (src/conv2.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_5' (src/conv2.cpp:123:20) in function 'load_buffer_tile_c2' completely with a factor of 8 (src/conv2.cpp:100:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_6' (src/conv2.cpp:124:22) in function 'load_buffer_tile_c2' completely with a factor of 1 (src/conv2.cpp:100:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_7' (src/conv2.cpp:126:23) in function 'load_buffer_tile_c2' completely with a factor of 1 (src/conv2.cpp:100:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_108_2' (src/conv2.cpp:108:20) in function 'load_buffer_tile_c2' completely with a factor of 17 (src/conv2.cpp:100:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_3' (src/conv2.cpp:109:22) in function 'load_buffer_tile_c2' completely with a factor of 17 (src/conv2.cpp:100:0)
INFO: [HLS 214-188] Unrolling loop 'KC' (src/conv1.cpp:46:10) in function 'conv1' partially with a factor of 2 (src/conv1.cpp:13:0)
INFO: [HLS 214-188] Unrolling loop 'BH' (src/conv1.cpp:126:6) in function 'export_output_buffer_c1' partially with a factor of 2 (src/conv1.cpp:123:0)
INFO: [HLS 214-188] Unrolling loop 'BH' (src/conv1.cpp:66:6) in function 'clear_buffer' partially with a factor of 3 (src/conv1.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'clamp(int, int, int)' into 'load_input_buffer_c1(float (*) [23][263], float (*) [255][255], int, int)' (src/conv1.cpp:80:0)
INFO: [HLS 214-178] Inlining function 'clear_buffer(float (*) [15][255])' into 'export_output_buffer_c1(float (*) [15][255], float (*) [255][255], float*, int, int)' (src/conv1.cpp:123:0)
INFO: [HLS 214-178] Inlining function 'load_input_buffer_c1(float (*) [23][263], float (*) [255][255], int, int)' into 'conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])' (src/conv1.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'load_weight_buffer_c1(float (*) [1][9][9], float (*) [1][9][9], int, int)' into 'conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])' (src/conv1.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'export_buffer_tile_c2(float (*) [17][17], float (*) [255][255], int, int, float*)' into 'conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])' (src/conv2.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'clamp(int, int, int)' into 'load_buffer_tile_c3(float (*) [21][21], float (*) [255][255], float (*) [8][5][5], float (*) [32][5][5], int, int, int)' (src/conv3.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'load_buffer_tile_c3(float (*) [21][21], float (*) [255][255], float (*) [8][5][5], float (*) [32][5][5], int, int, int)' into 'conv3(float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])' (src/conv3.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'export_buffer_tile_c3(float (*) [17][17], float (*) [255][255], int, int, float*)' into 'conv3(float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])' (src/conv3.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer': Cyclic partitioning with factor 2 on dimension 3. Complete partitioning on dimension 4. (src/conv1.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer': Cyclic partitioning with factor 4 on dimension 2. (src/conv1.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E16output_fm_buffer': Cyclic partitioning with factor 8 on dimension 2. (src/conv1.cpp:17:0)
INFO: [HLS 214-115] Multiple burst writes of length 255 and bit width 32 in loop 'anonymous'(src/conv1.cpp:139:3) has been inferred on bundle 'i2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv1.cpp:139:3)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'anonymous'(src/conv1.cpp:98:3) has been inferred on bundle 'i1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv1.cpp:98:3)
INFO: [HLS 214-115] Multiple burst reads of length 648 and bit width 32 in loop 'LOAD_WEIGHTS'(src/conv1.cpp:108:16) has been inferred on bundle 'w1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv1.cpp:108:16)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 32 has been inferred on bundle 'w2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv2.cpp:127:42)
INFO: [HLS 214-115] Multiple burst writes of length 2080800 and bit width 32 in loop 'anonymous'(src/srcnn.cpp:38:2) has been inferred on bundle 'i3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:38:2)
INFO: [HLS 214-115] Multiple burst writes of length 65025 and bit width 32 in loop 'anonymous'(src/srcnn.cpp:39:2) has been inferred on bundle 'o'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:39:2)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 13.654 seconds; current allocated memory: 92.125 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 92.125 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top srcnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.0.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 8.444 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 8.461 seconds; current allocated memory: 92.125 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.1.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 8.296 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 8.318 seconds; current allocated memory: 92.125 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.g.1.bc to C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.1.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'load_buffer_tile_c2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'load_buffer_tile_c2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.1.1' in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_108_3' (src/conv3.cpp:108) in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.3' in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.3' in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'srcnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'srcnn' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 4 for loop 'KC' (src/conv1.cpp:46:19) in function 'conv1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 4 for loop 'KC' (src/conv1.cpp:46:19) in function 'conv1'.
INFO: [XFORM 203-102] Partitioning array 'weights_buffer' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_buffer.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_fm_buffer' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_buffer.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])input_fm_buffer.9' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])input_fm_buffer.8' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])input_fm_buffer.10' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])input_fm_buffer' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0' in dimension 2 automatically.
Command         transform done; 9.37 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-602] Inlining function 'clamp' into 'load_buffer_tile_c2' (src/conv2.cpp:112) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'conv3' (src/conv3.cpp:31:10)...30 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2' (src/conv2.cpp:30:9)...3 expression(s) balanced.
Command         transform done; 0.396 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 9.773 seconds; current allocated memory: 92.125 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.2.bc -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'BH' (src/conv1.cpp:126:6) in function 'export_output_buffer_c1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPORT' (src/conv1.cpp:125:10) in function 'export_output_buffer_c1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_107_2' (src/conv3.cpp:107:21) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_106_1' (src/conv3.cpp:106:20) in function 'conv3'.
WARNING: [HLS 200-960] Cannot flatten loop 'TN' (src/conv3.cpp:40:7) in function 'conv3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'TI' (src/conv3.cpp:32:6) in function 'conv3' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'TJ' (src/conv3.cpp:31:6) in function 'conv3'.
WARNING: [HLS 200-960] Cannot flatten loop 'TI' (src/conv2.cpp:31:6) in function 'conv2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'TJ' (src/conv2.cpp:30:6) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'KR' (src/conv1.cpp:45:10) in function 'conv1'.
WARNING: [HLS 200-960] Cannot flatten loop 'COL' (src/conv1.cpp:43:10) in function 'conv1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ROW' (src/conv1.cpp:42:10) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT' (src/conv1.cpp:39:9) in function 'conv1'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_OUT' (src/conv1.cpp:35:13) in function 'conv1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_ROW' (src/conv1.cpp:31:12) in function 'conv1' more than one sub loop.
Execute           auto_get_db
Command         transform done; 4.576 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.577 seconds; current allocated memory: 195.570 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 31.146 sec.
Command     elaborate done; 71.089 sec.
Execute     ap_eval exec zip -j C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.263 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
Execute       ap_set_top_model srcnn 
Execute       get_model_list srcnn -filter all-wo-channel -topdown 
Execute       preproc_iomode -model srcnn 
Execute       preproc_iomode -model conv3 
Execute       preproc_iomode -model conv3_Pipeline_3 
Execute       preproc_iomode -model conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 
Execute       preproc_iomode -model conv3_Pipeline_1 
Execute       preproc_iomode -model conv2 
Execute       preproc_iomode -model conv2_Pipeline_1 
Execute       preproc_iomode -model load_buffer_tile_c2 
Execute       preproc_iomode -model load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 
Execute       preproc_iomode -model load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 
Execute       preproc_iomode -model load_buffer_tile_c2_Pipeline_2 
Execute       preproc_iomode -model load_buffer_tile_c2_Pipeline_1 
Execute       preproc_iomode -model conv1 
Execute       preproc_iomode -model export_output_buffer_c1 
Execute       preproc_iomode -model export_output_buffer_c1_Pipeline_RELU1 
Execute       preproc_iomode -model export_output_buffer_c1_Pipeline_RELU 
Execute       preproc_iomode -model conv1_Pipeline_KR_KC 
Execute       preproc_iomode -model srcnn_Pipeline_2 
Execute       preproc_iomode -model srcnn_Pipeline_1 
Execute       get_model_list srcnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: srcnn_Pipeline_1 srcnn_Pipeline_2 conv1_Pipeline_KR_KC export_output_buffer_c1_Pipeline_RELU export_output_buffer_c1_Pipeline_RELU1 export_output_buffer_c1 conv1 load_buffer_tile_c2_Pipeline_1 load_buffer_tile_c2_Pipeline_2 load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 load_buffer_tile_c2 conv2_Pipeline_1 conv2 conv3_Pipeline_1 conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 conv3_Pipeline_3 conv3 srcnn
INFO-FLOW: Configuring Module : srcnn_Pipeline_1 ...
Execute       set_default_model srcnn_Pipeline_1 
Execute       apply_spec_resource_limit srcnn_Pipeline_1 
INFO-FLOW: Configuring Module : srcnn_Pipeline_2 ...
Execute       set_default_model srcnn_Pipeline_2 
Execute       apply_spec_resource_limit srcnn_Pipeline_2 
INFO-FLOW: Configuring Module : conv1_Pipeline_KR_KC ...
Execute       set_default_model conv1_Pipeline_KR_KC 
Execute       apply_spec_resource_limit conv1_Pipeline_KR_KC 
INFO-FLOW: Configuring Module : export_output_buffer_c1_Pipeline_RELU ...
Execute       set_default_model export_output_buffer_c1_Pipeline_RELU 
Execute       apply_spec_resource_limit export_output_buffer_c1_Pipeline_RELU 
INFO-FLOW: Configuring Module : export_output_buffer_c1_Pipeline_RELU1 ...
Execute       set_default_model export_output_buffer_c1_Pipeline_RELU1 
Execute       apply_spec_resource_limit export_output_buffer_c1_Pipeline_RELU1 
INFO-FLOW: Configuring Module : export_output_buffer_c1 ...
Execute       set_default_model export_output_buffer_c1 
Execute       apply_spec_resource_limit export_output_buffer_c1 
INFO-FLOW: Configuring Module : conv1 ...
Execute       set_default_model conv1 
Execute       apply_spec_resource_limit conv1 
INFO-FLOW: Configuring Module : load_buffer_tile_c2_Pipeline_1 ...
Execute       set_default_model load_buffer_tile_c2_Pipeline_1 
Execute       apply_spec_resource_limit load_buffer_tile_c2_Pipeline_1 
INFO-FLOW: Configuring Module : load_buffer_tile_c2_Pipeline_2 ...
Execute       set_default_model load_buffer_tile_c2_Pipeline_2 
Execute       apply_spec_resource_limit load_buffer_tile_c2_Pipeline_2 
INFO-FLOW: Configuring Module : load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 ...
Execute       set_default_model load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 
Execute       apply_spec_resource_limit load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 
INFO-FLOW: Configuring Module : load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 ...
Execute       set_default_model load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 
Execute       apply_spec_resource_limit load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 
INFO-FLOW: Configuring Module : load_buffer_tile_c2 ...
Execute       set_default_model load_buffer_tile_c2 
Execute       apply_spec_resource_limit load_buffer_tile_c2 
INFO-FLOW: Configuring Module : conv2_Pipeline_1 ...
Execute       set_default_model conv2_Pipeline_1 
Execute       apply_spec_resource_limit conv2_Pipeline_1 
INFO-FLOW: Configuring Module : conv2 ...
Execute       set_default_model conv2 
Execute       apply_spec_resource_limit conv2 
INFO-FLOW: Configuring Module : conv3_Pipeline_1 ...
Execute       set_default_model conv3_Pipeline_1 
Execute       apply_spec_resource_limit conv3_Pipeline_1 
INFO-FLOW: Configuring Module : conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 ...
Execute       set_default_model conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 
Execute       apply_spec_resource_limit conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 
INFO-FLOW: Configuring Module : conv3_Pipeline_3 ...
Execute       set_default_model conv3_Pipeline_3 
Execute       apply_spec_resource_limit conv3_Pipeline_3 
INFO-FLOW: Configuring Module : conv3 ...
Execute       set_default_model conv3 
Execute       apply_spec_resource_limit conv3 
INFO-FLOW: Configuring Module : srcnn ...
Execute       set_default_model srcnn 
Execute       apply_spec_resource_limit srcnn 
INFO-FLOW: Model list for preprocess: srcnn_Pipeline_1 srcnn_Pipeline_2 conv1_Pipeline_KR_KC export_output_buffer_c1_Pipeline_RELU export_output_buffer_c1_Pipeline_RELU1 export_output_buffer_c1 conv1 load_buffer_tile_c2_Pipeline_1 load_buffer_tile_c2_Pipeline_2 load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 load_buffer_tile_c2 conv2_Pipeline_1 conv2 conv3_Pipeline_1 conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 conv3_Pipeline_3 conv3 srcnn
INFO-FLOW: Preprocessing Module: srcnn_Pipeline_1 ...
Execute       set_default_model srcnn_Pipeline_1 
Execute       cdfg_preprocess -model srcnn_Pipeline_1 
Execute       rtl_gen_preprocess srcnn_Pipeline_1 
INFO-FLOW: Preprocessing Module: srcnn_Pipeline_2 ...
Execute       set_default_model srcnn_Pipeline_2 
Execute       cdfg_preprocess -model srcnn_Pipeline_2 
Execute       rtl_gen_preprocess srcnn_Pipeline_2 
INFO-FLOW: Preprocessing Module: conv1_Pipeline_KR_KC ...
Execute       set_default_model conv1_Pipeline_KR_KC 
Execute       cdfg_preprocess -model conv1_Pipeline_KR_KC 
Execute       rtl_gen_preprocess conv1_Pipeline_KR_KC 
INFO-FLOW: Preprocessing Module: export_output_buffer_c1_Pipeline_RELU ...
Execute       set_default_model export_output_buffer_c1_Pipeline_RELU 
Execute       cdfg_preprocess -model export_output_buffer_c1_Pipeline_RELU 
Execute       rtl_gen_preprocess export_output_buffer_c1_Pipeline_RELU 
INFO-FLOW: Preprocessing Module: export_output_buffer_c1_Pipeline_RELU1 ...
Execute       set_default_model export_output_buffer_c1_Pipeline_RELU1 
Execute       cdfg_preprocess -model export_output_buffer_c1_Pipeline_RELU1 
Execute       rtl_gen_preprocess export_output_buffer_c1_Pipeline_RELU1 
INFO-FLOW: Preprocessing Module: export_output_buffer_c1 ...
Execute       set_default_model export_output_buffer_c1 
Execute       cdfg_preprocess -model export_output_buffer_c1 
Execute       rtl_gen_preprocess export_output_buffer_c1 
INFO-FLOW: Preprocessing Module: conv1 ...
Execute       set_default_model conv1 
Execute       cdfg_preprocess -model conv1 
Execute       rtl_gen_preprocess conv1 
INFO-FLOW: Preprocessing Module: load_buffer_tile_c2_Pipeline_1 ...
Execute       set_default_model load_buffer_tile_c2_Pipeline_1 
Execute       cdfg_preprocess -model load_buffer_tile_c2_Pipeline_1 
Execute       rtl_gen_preprocess load_buffer_tile_c2_Pipeline_1 
INFO-FLOW: Preprocessing Module: load_buffer_tile_c2_Pipeline_2 ...
Execute       set_default_model load_buffer_tile_c2_Pipeline_2 
Execute       cdfg_preprocess -model load_buffer_tile_c2_Pipeline_2 
Execute       rtl_gen_preprocess load_buffer_tile_c2_Pipeline_2 
INFO-FLOW: Preprocessing Module: load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 ...
Execute       set_default_model load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 
Execute       cdfg_preprocess -model load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 
Command       cdfg_preprocess done; 1.043 sec.
Execute       rtl_gen_preprocess load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 
INFO-FLOW: Preprocessing Module: load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 ...
Execute       set_default_model load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 
Execute       cdfg_preprocess -model load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 
Execute       rtl_gen_preprocess load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 
INFO-FLOW: Preprocessing Module: load_buffer_tile_c2 ...
Execute       set_default_model load_buffer_tile_c2 
Execute       cdfg_preprocess -model load_buffer_tile_c2 
Execute       rtl_gen_preprocess load_buffer_tile_c2 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_1 ...
Execute       set_default_model conv2_Pipeline_1 
Execute       cdfg_preprocess -model conv2_Pipeline_1 
Execute       rtl_gen_preprocess conv2_Pipeline_1 
INFO-FLOW: Preprocessing Module: conv2 ...
Execute       set_default_model conv2 
Execute       cdfg_preprocess -model conv2 
Execute       rtl_gen_preprocess conv2 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_1 ...
Execute       set_default_model conv3_Pipeline_1 
Execute       cdfg_preprocess -model conv3_Pipeline_1 
Execute       rtl_gen_preprocess conv3_Pipeline_1 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 ...
Execute       set_default_model conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 
Execute       cdfg_preprocess -model conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 
Execute       rtl_gen_preprocess conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_3 ...
Execute       set_default_model conv3_Pipeline_3 
Execute       cdfg_preprocess -model conv3_Pipeline_3 
Execute       rtl_gen_preprocess conv3_Pipeline_3 
INFO-FLOW: Preprocessing Module: conv3 ...
Execute       set_default_model conv3 
Execute       cdfg_preprocess -model conv3 
Execute       rtl_gen_preprocess conv3 
INFO-FLOW: Preprocessing Module: srcnn ...
Execute       set_default_model srcnn 
Execute       cdfg_preprocess -model srcnn 
Execute       rtl_gen_preprocess srcnn 
INFO-FLOW: Model list for synthesis: srcnn_Pipeline_1 srcnn_Pipeline_2 conv1_Pipeline_KR_KC export_output_buffer_c1_Pipeline_RELU export_output_buffer_c1_Pipeline_RELU1 export_output_buffer_c1 conv1 load_buffer_tile_c2_Pipeline_1 load_buffer_tile_c2_Pipeline_2 load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 load_buffer_tile_c2 conv2_Pipeline_1 conv2 conv3_Pipeline_1 conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 conv3_Pipeline_3 conv3 srcnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model srcnn_Pipeline_1 
Execute       schedule -model srcnn_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.454 seconds; current allocated memory: 203.258 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_1.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling srcnn_Pipeline_1.
Execute       set_default_model srcnn_Pipeline_1 
Execute       bind -model srcnn_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 205.102 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_1.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding srcnn_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model srcnn_Pipeline_2 
Execute       schedule -model srcnn_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 205.480 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_2.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling srcnn_Pipeline_2.
Execute       set_default_model srcnn_Pipeline_2 
Execute       bind -model srcnn_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 205.504 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_2.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding srcnn_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_KR_KC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1_Pipeline_KR_KC 
Execute       schedule -model conv1_Pipeline_KR_KC 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln53_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'KR_KC'.
WARNING: [HLS 200-880] The II Violation in module 'conv1_Pipeline_KR_KC' (loop 'KR_KC'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add52_117_write_ln46', src/conv1.cpp:46) of variable 'add52_1', src/conv1.cpp:53 on local variable 'add52_117' and 'load' operation ('add52_117_load', src/conv1.cpp:53) on local variable 'add52_117'.
WARNING: [HLS 200-880] The II Violation in module 'conv1_Pipeline_KR_KC' (loop 'KR_KC'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('add52_117_write_ln46', src/conv1.cpp:46) of variable 'add52_1', src/conv1.cpp:53 on local variable 'add52_117' and 'load' operation ('add52_117_load', src/conv1.cpp:53) on local variable 'add52_117'.
WARNING: [HLS 200-880] The II Violation in module 'conv1_Pipeline_KR_KC' (loop 'KR_KC'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('add52_117_write_ln46', src/conv1.cpp:46) of variable 'add52_1', src/conv1.cpp:53 on local variable 'add52_117' and 'load' operation ('add52_117_load', src/conv1.cpp:53) on local variable 'add52_117'.
WARNING: [HLS 200-880] The II Violation in module 'conv1_Pipeline_KR_KC' (loop 'KR_KC'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('add52_117_write_ln46', src/conv1.cpp:46) of variable 'add52_1', src/conv1.cpp:53 on local variable 'add52_117' and 'load' operation ('add52_117_load', src/conv1.cpp:53) on local variable 'add52_117'.
WARNING: [HLS 200-880] The II Violation in module 'conv1_Pipeline_KR_KC' (loop 'KR_KC'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('add52_117_write_ln46', src/conv1.cpp:46) of variable 'add52_1', src/conv1.cpp:53 on local variable 'add52_117' and 'load' operation ('add52_117_load', src/conv1.cpp:53) on local variable 'add52_117'.
WARNING: [HLS 200-880] The II Violation in module 'conv1_Pipeline_KR_KC' (loop 'KR_KC'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 0) between 'store' operation ('add52_117_write_ln46', src/conv1.cpp:46) of variable 'add52_1', src/conv1.cpp:53 on local variable 'add52_117' and 'load' operation ('add52_117_load', src/conv1.cpp:53) on local variable 'add52_117'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 9, Depth = 17, loop 'KR_KC'
WARNING: [HLS 200-871] Estimated clock period (13.323 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'conv1_Pipeline_KR_KC' consists of the following:
	'fadd' operation ('add_mid1', src/conv1.cpp:53) [168]  (6.437 ns)
	'select' operation ('select_ln45_5', src/conv1.cpp:45) [169]  (0.449 ns)
	multiplexor before operation 'fadd' with delay (0.877 ns)
'fadd' operation ('add52_1', src/conv1.cpp:53) [191]  (5.560 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.415 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.456 seconds; current allocated memory: 207.730 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_KR_KC.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.136 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_KR_KC.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_Pipeline_KR_KC.
Execute       set_default_model conv1_Pipeline_KR_KC 
Execute       bind -model conv1_Pipeline_KR_KC 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 208.449 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_KR_KC.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_KR_KC.bind.adb -f 
INFO-FLOW: Finish binding conv1_Pipeline_KR_KC.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'export_output_buffer_c1_Pipeline_RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model export_output_buffer_c1_Pipeline_RELU 
Execute       schedule -model export_output_buffer_c1_Pipeline_RELU 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'RELU'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.466 seconds; current allocated memory: 208.820 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU.sched.adb -f 
INFO-FLOW: Finish scheduling export_output_buffer_c1_Pipeline_RELU.
Execute       set_default_model export_output_buffer_c1_Pipeline_RELU 
Execute       bind -model export_output_buffer_c1_Pipeline_RELU 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 208.848 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU.bind.adb -f 
INFO-FLOW: Finish binding export_output_buffer_c1_Pipeline_RELU.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'export_output_buffer_c1_Pipeline_RELU1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model export_output_buffer_c1_Pipeline_RELU1 
Execute       schedule -model export_output_buffer_c1_Pipeline_RELU1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'RELU'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.339 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 209.398 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU1.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU1.sched.adb -f 
INFO-FLOW: Finish scheduling export_output_buffer_c1_Pipeline_RELU1.
Execute       set_default_model export_output_buffer_c1_Pipeline_RELU1 
Execute       bind -model export_output_buffer_c1_Pipeline_RELU1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 209.465 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU1.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU1.bind.adb -f 
INFO-FLOW: Finish binding export_output_buffer_c1_Pipeline_RELU1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'export_output_buffer_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model export_output_buffer_c1 
Execute       schedule -model export_output_buffer_c1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.519 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.604 seconds; current allocated memory: 211.727 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.257 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1.sched.adb -f 
INFO-FLOW: Finish scheduling export_output_buffer_c1.
Execute       set_default_model export_output_buffer_c1 
Execute       bind -model export_output_buffer_c1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.158 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 211.758 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1.bind.adb -f 
INFO-FLOW: Finish binding export_output_buffer_c1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1 
Execute       schedule -model conv1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.667 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.839 seconds; current allocated memory: 214.801 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.363 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.sched.adb -f 
INFO-FLOW: Finish scheduling conv1.
Execute       set_default_model conv1 
Execute       bind -model conv1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.234 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.663 seconds; current allocated memory: 214.816 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.135 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.bind.adb -f 
INFO-FLOW: Finish binding conv1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_buffer_tile_c2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_buffer_tile_c2_Pipeline_1 
Execute       schedule -model load_buffer_tile_c2_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 214.879 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_1.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling load_buffer_tile_c2_Pipeline_1.
Execute       set_default_model load_buffer_tile_c2_Pipeline_1 
Execute       bind -model load_buffer_tile_c2_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 214.918 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_1.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding load_buffer_tile_c2_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_buffer_tile_c2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_buffer_tile_c2_Pipeline_2 
Execute       schedule -model load_buffer_tile_c2_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 214.977 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_2.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling load_buffer_tile_c2_Pipeline_2.
Execute       set_default_model load_buffer_tile_c2_Pipeline_2 
Execute       bind -model load_buffer_tile_c2_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 215.039 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_2.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding load_buffer_tile_c2_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 
Execute       schedule -model load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
WARNING: [HLS 200-885] The II Violation in module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule bus request operation ('i2_load_17_req', src/conv2.cpp:116) on port 'i2' (src/conv2.cpp:116) due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule bus request operation ('i2_load_18_req', src/conv2.cpp:116) on port 'i2' (src/conv2.cpp:116) due to limited memory ports (II = 18). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule bus request operation ('i2_load_19_req', src/conv2.cpp:116) on port 'i2' (src/conv2.cpp:116) due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule bus request operation ('i2_load_20_req', src/conv2.cpp:116) on port 'i2' (src/conv2.cpp:116) due to limited memory ports (II = 20). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule bus request operation ('i2_load_138_req', src/conv2.cpp:116) on port 'i2' (src/conv2.cpp:116) due to limited memory ports (II = 138). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule bus request operation ('i2_load_197_req', src/conv2.cpp:116) on port 'i2' (src/conv2.cpp:116) due to limited memory ports (II = 197). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule bus request operation ('i2_load_227_req', src/conv2.cpp:116) on port 'i2' (src/conv2.cpp:116) due to limited memory ports (II = 227). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule bus request operation ('i2_load_242_req', src/conv2.cpp:116) on port 'i2' (src/conv2.cpp:116) due to limited memory ports (II = 242). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule bus request operation ('i2_load_249_req', src/conv2.cpp:116) on port 'i2' (src/conv2.cpp:116) due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule bus request operation ('i2_load_253_req', src/conv2.cpp:116) on port 'i2' (src/conv2.cpp:116) due to limited memory ports (II = 253). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule bus request operation ('i2_load_255_req', src/conv2.cpp:116) on port 'i2' (src/conv2.cpp:116) due to limited memory ports (II = 255). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule bus request operation ('i2_load_256_req', src/conv2.cpp:116) on port 'i2' (src/conv2.cpp:116) due to limited memory ports (II = 256). Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_105_1': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 21.744 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 21 seconds. CPU system time: 0 seconds. Elapsed time: 21.787 seconds; current allocated memory: 248.312 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 2.518 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1.sched.adb -f 
Command       db_write done; 0.546 sec.
INFO-FLOW: Finish scheduling load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1.
Execute       set_default_model load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 
Execute       bind -model load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.031 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.096 seconds; current allocated memory: 248.312 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.849 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1.bind.adb -f 
Command       db_write done; 0.678 sec.
INFO-FLOW: Finish binding load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 
Execute       schedule -model load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 18, loop 'VITIS_LOOP_121_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.146 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.696 seconds; current allocated memory: 248.312 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4.sched.adb -f 
INFO-FLOW: Finish scheduling load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4.
Execute       set_default_model load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 
Execute       bind -model load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.116 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 248.312 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4.bind.adb -f 
INFO-FLOW: Finish binding load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_buffer_tile_c2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_buffer_tile_c2 
Execute       schedule -model load_buffer_tile_c2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.249 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 248.312 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2.sched.adb -f 
INFO-FLOW: Finish scheduling load_buffer_tile_c2.
Execute       set_default_model load_buffer_tile_c2 
Execute       bind -model load_buffer_tile_c2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 248.312 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2.bind.adb -f 
INFO-FLOW: Finish binding load_buffer_tile_c2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_1 
Execute       schedule -model conv2_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 248.312 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_1.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_1.
Execute       set_default_model conv2_Pipeline_1 
Execute       bind -model conv2_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 248.312 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_1.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2 
Execute       schedule -model conv2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.432 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.48 seconds; current allocated memory: 248.312 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.548 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.sched.adb -f 
INFO-FLOW: Finish scheduling conv2.
Execute       set_default_model conv2 
Execute       bind -model conv2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.413 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.005 seconds; current allocated memory: 248.312 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.192 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.bind.adb -f 
INFO-FLOW: Finish binding conv2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_1 
Execute       schedule -model conv3_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 248.312 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_1.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_1.
Execute       set_default_model conv3_Pipeline_1 
Execute       bind -model conv3_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 248.312 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_1.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 
Execute       schedule -model conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln115_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.411 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.457 seconds; current allocated memory: 249.391 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3.
Execute       set_default_model conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 
Execute       bind -model conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 250.000 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_3 
Execute       schedule -model conv3_Pipeline_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 250.102 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_3.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_3.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_3.
Execute       set_default_model conv3_Pipeline_3 
Execute       bind -model conv3_Pipeline_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 250.102 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_3.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_3.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3 
Execute       schedule -model conv3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.635 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.682 seconds; current allocated memory: 252.488 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.557 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.sched.adb -f 
INFO-FLOW: Finish scheduling conv3.
Execute       set_default_model conv3 
Execute       bind -model conv3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.418 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.028 seconds; current allocated memory: 252.918 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.16 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.bind.adb -f 
INFO-FLOW: Finish binding conv3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model srcnn 
Execute       schedule -model srcnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 253.352 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.sched.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.108 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.sched.adb -f 
INFO-FLOW: Finish scheduling srcnn.
Execute       set_default_model srcnn 
Execute       bind -model srcnn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.155 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 253.684 MB.
Execute       syn_report -verbosereport -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.bind.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.178 sec.
Execute       db_write -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.bind.adb -f 
INFO-FLOW: Finish binding srcnn.
Execute       get_model_list srcnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess srcnn_Pipeline_1 
Execute       rtl_gen_preprocess srcnn_Pipeline_2 
Execute       rtl_gen_preprocess conv1_Pipeline_KR_KC 
Execute       rtl_gen_preprocess export_output_buffer_c1_Pipeline_RELU 
Execute       rtl_gen_preprocess export_output_buffer_c1_Pipeline_RELU1 
Execute       rtl_gen_preprocess export_output_buffer_c1 
Execute       rtl_gen_preprocess conv1 
Execute       rtl_gen_preprocess load_buffer_tile_c2_Pipeline_1 
Execute       rtl_gen_preprocess load_buffer_tile_c2_Pipeline_2 
Execute       rtl_gen_preprocess load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 
Execute       rtl_gen_preprocess load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 
Execute       rtl_gen_preprocess load_buffer_tile_c2 
Execute       rtl_gen_preprocess conv2_Pipeline_1 
Execute       rtl_gen_preprocess conv2 
Execute       rtl_gen_preprocess conv3_Pipeline_1 
Execute       rtl_gen_preprocess conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 
Execute       rtl_gen_preprocess conv3_Pipeline_3 
Execute       rtl_gen_preprocess conv3 
Execute       rtl_gen_preprocess srcnn 
INFO-FLOW: Model list for RTL generation: srcnn_Pipeline_1 srcnn_Pipeline_2 conv1_Pipeline_KR_KC export_output_buffer_c1_Pipeline_RELU export_output_buffer_c1_Pipeline_RELU1 export_output_buffer_c1 conv1 load_buffer_tile_c2_Pipeline_1 load_buffer_tile_c2_Pipeline_2 load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 load_buffer_tile_c2 conv2_Pipeline_1 conv2 conv3_Pipeline_1 conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 conv3_Pipeline_3 conv3 srcnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model srcnn_Pipeline_1 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'srcnn_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_1/m_axi_i3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_1/m_axi_i3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_1/m_axi_i3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_1/m_axi_i3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_1/m_axi_i3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_1/m_axi_i3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_1/m_axi_i3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_1/m_axi_i3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_1/m_axi_i3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_1/m_axi_i3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_1/m_axi_i3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_1/m_axi_i3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_1/m_axi_i3_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn_Pipeline_1'.
Command       create_rtl_model done; 0.153 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 255.879 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl srcnn_Pipeline_1 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_srcnn_Pipeline_1 
Execute       gen_rtl srcnn_Pipeline_1 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_srcnn_Pipeline_1 
Execute       syn_report -csynth -model srcnn_Pipeline_1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/srcnn_Pipeline_1_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model srcnn_Pipeline_1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/srcnn_Pipeline_1_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model srcnn_Pipeline_1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_1.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model srcnn_Pipeline_1 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_1.adb 
Execute       db_write -model srcnn_Pipeline_1 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info srcnn_Pipeline_1 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model srcnn_Pipeline_2 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'srcnn_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_2/m_axi_o_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_2/m_axi_o_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_2/m_axi_o_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_2/m_axi_o_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_2/m_axi_o_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_2/m_axi_o_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_2/m_axi_o_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_2/m_axi_o_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_2/m_axi_o_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_2/m_axi_o_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_2/m_axi_o_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_2/m_axi_o_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_2/m_axi_o_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn_Pipeline_2'.
Command       create_rtl_model done; 0.165 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.32 seconds; current allocated memory: 257.363 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl srcnn_Pipeline_2 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_srcnn_Pipeline_2 
Execute       gen_rtl srcnn_Pipeline_2 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_srcnn_Pipeline_2 
Execute       syn_report -csynth -model srcnn_Pipeline_2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/srcnn_Pipeline_2_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model srcnn_Pipeline_2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/srcnn_Pipeline_2_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model srcnn_Pipeline_2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_2.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model srcnn_Pipeline_2 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_2.adb 
Execute       db_write -model srcnn_Pipeline_2 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info srcnn_Pipeline_2 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_KR_KC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1_Pipeline_KR_KC -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_KR_KC.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_Pipeline_KR_KC' pipeline 'KR_KC' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_9ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_9ns_9ns_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_7_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_9_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_KR_KC'.
Command       create_rtl_model done; 0.137 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 259.777 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1_Pipeline_KR_KC -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv1_Pipeline_KR_KC 
Execute       gen_rtl conv1_Pipeline_KR_KC -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv1_Pipeline_KR_KC 
Execute       syn_report -csynth -model conv1_Pipeline_KR_KC -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_KR_KC_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv1_Pipeline_KR_KC -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_Pipeline_KR_KC_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1_Pipeline_KR_KC -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_KR_KC.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv1_Pipeline_KR_KC -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_KR_KC.adb 
Execute       db_write -model conv1_Pipeline_KR_KC -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1_Pipeline_KR_KC -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_KR_KC 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'export_output_buffer_c1_Pipeline_RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model export_output_buffer_c1_Pipeline_RELU -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'export_output_buffer_c1_Pipeline_RELU' pipeline 'RELU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_7_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'export_output_buffer_c1_Pipeline_RELU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.573 seconds; current allocated memory: 263.008 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl export_output_buffer_c1_Pipeline_RELU -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_export_output_buffer_c1_Pipeline_RELU 
Execute       gen_rtl export_output_buffer_c1_Pipeline_RELU -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_export_output_buffer_c1_Pipeline_RELU 
Execute       syn_report -csynth -model export_output_buffer_c1_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/export_output_buffer_c1_Pipeline_RELU_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model export_output_buffer_c1_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/export_output_buffer_c1_Pipeline_RELU_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model export_output_buffer_c1_Pipeline_RELU -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model export_output_buffer_c1_Pipeline_RELU -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU.adb 
Execute       db_write -model export_output_buffer_c1_Pipeline_RELU -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info export_output_buffer_c1_Pipeline_RELU -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'export_output_buffer_c1_Pipeline_RELU1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model export_output_buffer_c1_Pipeline_RELU1 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'export_output_buffer_c1_Pipeline_RELU1' pipeline 'RELU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_7_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'export_output_buffer_c1_Pipeline_RELU1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 264.590 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl export_output_buffer_c1_Pipeline_RELU1 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_export_output_buffer_c1_Pipeline_RELU1 
Execute       gen_rtl export_output_buffer_c1_Pipeline_RELU1 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_export_output_buffer_c1_Pipeline_RELU1 
Execute       syn_report -csynth -model export_output_buffer_c1_Pipeline_RELU1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/export_output_buffer_c1_Pipeline_RELU1_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model export_output_buffer_c1_Pipeline_RELU1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/export_output_buffer_c1_Pipeline_RELU1_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model export_output_buffer_c1_Pipeline_RELU1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU1.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model export_output_buffer_c1_Pipeline_RELU1 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU1.adb 
Execute       db_write -model export_output_buffer_c1_Pipeline_RELU1 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info export_output_buffer_c1_Pipeline_RELU1 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'export_output_buffer_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model export_output_buffer_c1 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1/grp_fu_2181_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_19ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_7_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'export_output_buffer_c1'.
Command       create_rtl_model done; 0.108 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 268.156 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl export_output_buffer_c1 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_export_output_buffer_c1 
Execute       gen_rtl export_output_buffer_c1 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_export_output_buffer_c1 
Execute       syn_report -csynth -model export_output_buffer_c1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/export_output_buffer_c1_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.102 sec.
Execute       syn_report -rtlxml -model export_output_buffer_c1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/export_output_buffer_c1_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model export_output_buffer_c1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.168 sec.
Execute       db_write -model export_output_buffer_c1 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1.adb 
Command       db_write done; 0.133 sec.
Execute       db_write -model export_output_buffer_c1 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info export_output_buffer_c1 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_1bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_RAM_AUTO_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_RAM_AUTO_1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0_RAM_AUTO_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0_RAM_AUTO_1dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0_RAM_AUTO_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0_RAM_AUTO_1eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0_RAM_AUTO_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0_RAM_AUTO_1fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0_RAM_AUTO_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0_RAM_AUTO_1g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0_RAM_AUTO_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0_RAM_AUTO_1hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0_RAM_AUTO_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0_RAM_AUTO_1ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0_RAM_AUTO_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0_RAM_AUTO_1jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_RAM_AUTO_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_RAM_AUTO_1kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0_RAM_AUTO_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0_RAM_AUTO_1lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0_RAM_AUTO_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0_RAM_AUTO_1mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0_RAM_AUTO_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0_RAM_AUTO_1ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0_RAM_AUTO_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0_RAM_AUTO_1ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0_RAM_AUTO_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0_RAM_AUTO_1pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0_RAM_AUTO_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0_RAM_AUTO_1qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0_RAM_AUTO_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0_RAM_AUTO_1rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0_RAM_AUTO_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0_RAM_AUTO_1sc4' due to the length limit 80
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_523_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_10ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_1bkb' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_RAM_AUTO_1cud' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.417 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.304 seconds; current allocated memory: 277.148 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv1 
Execute       gen_rtl conv1 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv1 
Execute       syn_report -csynth -model conv1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.112 sec.
Execute       syn_report -rtlxml -model conv1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv1_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.283 sec.
Execute       db_write -model conv1 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.adb 
Command       db_write done; 0.154 sec.
Execute       db_write -model conv1 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_buffer_tile_c2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_buffer_tile_c2_Pipeline_1 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_buffer_tile_c2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.087 seconds; current allocated memory: 284.008 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_buffer_tile_c2_Pipeline_1 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_load_buffer_tile_c2_Pipeline_1 
Execute       gen_rtl load_buffer_tile_c2_Pipeline_1 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_load_buffer_tile_c2_Pipeline_1 
Execute       syn_report -csynth -model load_buffer_tile_c2_Pipeline_1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/load_buffer_tile_c2_Pipeline_1_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model load_buffer_tile_c2_Pipeline_1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/load_buffer_tile_c2_Pipeline_1_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model load_buffer_tile_c2_Pipeline_1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_1.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model load_buffer_tile_c2_Pipeline_1 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_1.adb 
Execute       db_write -model load_buffer_tile_c2_Pipeline_1 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_buffer_tile_c2_Pipeline_1 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_buffer_tile_c2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_buffer_tile_c2_Pipeline_2 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_buffer_tile_c2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 284.008 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_buffer_tile_c2_Pipeline_2 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_load_buffer_tile_c2_Pipeline_2 
Execute       gen_rtl load_buffer_tile_c2_Pipeline_2 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_load_buffer_tile_c2_Pipeline_2 
Execute       syn_report -csynth -model load_buffer_tile_c2_Pipeline_2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/load_buffer_tile_c2_Pipeline_2_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model load_buffer_tile_c2_Pipeline_2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/load_buffer_tile_c2_Pipeline_2_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model load_buffer_tile_c2_Pipeline_2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_2.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model load_buffer_tile_c2_Pipeline_2 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_2.adb 
Execute       db_write -model load_buffer_tile_c2_Pipeline_2 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_buffer_tile_c2_Pipeline_2 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_19ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1'.
Command       create_rtl_model done; 2.903 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.02 seconds; current allocated memory: 316.188 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 
Execute       gen_rtl load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 
Execute       syn_report -csynth -model load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 1.024 sec.
Execute       syn_report -rtlxml -model load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 1.791 sec.
Execute       db_write -model load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1.adb 
Command       db_write done; 1.72 sec.
Execute       db_write -model load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4' pipeline 'VITIS_LOOP_121_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 5 seconds. Elapsed time: 9.978 seconds; current allocated memory: 371.746 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 
Execute       gen_rtl load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 
Execute       syn_report -csynth -model load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4.adb 
Execute       db_write -model load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_buffer_tile_c2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_buffer_tile_c2 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_buffer_tile_c2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 371.746 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_buffer_tile_c2 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_load_buffer_tile_c2 
Execute       gen_rtl load_buffer_tile_c2 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_load_buffer_tile_c2 
Execute       syn_report -csynth -model load_buffer_tile_c2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/load_buffer_tile_c2_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model load_buffer_tile_c2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/load_buffer_tile_c2_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model load_buffer_tile_c2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 1.109 sec.
Execute       db_write -model load_buffer_tile_c2 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2.adb 
Execute       db_write -model load_buffer_tile_c2 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_buffer_tile_c2 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_1 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.401 seconds; current allocated memory: 371.746 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_1 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_1 
Execute       gen_rtl conv2_Pipeline_1 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_1 
Execute       syn_report -csynth -model conv2_Pipeline_1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_1_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_Pipeline_1_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_1.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_1 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_1.adb 
Execute       db_write -model conv2_Pipeline_1 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_1 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_input_fm_buffer_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_weights_buffer_0_0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_output_fm_buffer_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.169 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 371.746 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv2 
Execute       gen_rtl conv2 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv2 
Execute       syn_report -csynth -model conv2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.102 sec.
Execute       syn_report -rtlxml -model conv2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv2_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.334 sec.
Execute       db_write -model conv2 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.adb 
Command       db_write done; 0.147 sec.
Execute       db_write -model conv2 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_1 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.085 seconds; current allocated memory: 374.789 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_1 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_1 
Execute       gen_rtl conv3_Pipeline_1 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_1 
Execute       syn_report -csynth -model conv3_Pipeline_1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_1_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_1_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_1 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_1.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_1 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_1.adb 
Execute       db_write -model conv3_Pipeline_1 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_1 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3' pipeline 'VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_9ns_5ns_5ns_5ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_19ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 377.281 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 
Execute       gen_rtl conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 
Execute       syn_report -csynth -model conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3.adb 
Execute       db_write -model conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_3 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.587 seconds; current allocated memory: 378.875 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_3 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_3 
Execute       gen_rtl conv3_Pipeline_3 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_3 
Execute       syn_report -csynth -model conv3_Pipeline_3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_3_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_Pipeline_3_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_3.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_3 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_3.adb 
Execute       db_write -model conv3_Pipeline_3 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_3 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_8ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.197 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 380.969 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3 -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn_conv3 
Execute       gen_rtl conv3 -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn_conv3 
Execute       syn_report -csynth -model conv3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.152 sec.
Execute       syn_report -rtlxml -model conv3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/conv3_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3 -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.307 sec.
Execute       db_write -model conv3 -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.adb 
Command       db_write done; 0.175 sec.
Execute       db_write -model conv3 -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3 -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model srcnn -top_prefix  -sub_prefix srcnn_ -mg_file C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/i1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/w1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/i2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/w2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/i3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/w3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/o' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/input_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_output_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_output_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_biases' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/output_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'srcnn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_ftmap', 'conv1_weights', 'conv1_output_ftmap', 'conv2_weights', 'conv2_output_ftmap', 'conv3_weights', 'output_ftmap' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn'.
Command       create_rtl_model done; 0.47 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.681 seconds; current allocated memory: 389.113 MB.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl srcnn -istop -style xilinx -f -lang vhdl -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/vhdl/srcnn 
Execute       gen_rtl srcnn -istop -style xilinx -f -lang vlog -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/verilog/srcnn 
Execute       syn_report -csynth -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/srcnn_csynth.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -rtlxml -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/srcnn_csynth.xml 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -verbosereport -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.rpt 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Command       syn_report done; 0.458 sec.
Execute       db_write -model srcnn -f -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.adb 
Execute       db_write -model srcnn -bindview -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info srcnn -p C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn 
Execute       export_constraint_db -f -tool general -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute       syn_report -designview -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.design.xml 
Command       syn_report done; 1.81 sec.
Execute       syn_report -csynthDesign -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/csynth.rpt -MHOut C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xck24-ubva530-2LV-c 
Execute           ap_family_info -name xck24-ubva530-2LV-c -data names 
Execute           ap_part_info -quiet -name xck24-ubva530-2LV-c -data family 
Execute       syn_report -wcfg -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model srcnn -o C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.protoinst 
Execute       sc_get_clocks srcnn 
Execute       sc_get_portdomain srcnn 
INFO-FLOW: Model list for RTL component generation: srcnn_Pipeline_1 srcnn_Pipeline_2 conv1_Pipeline_KR_KC export_output_buffer_c1_Pipeline_RELU export_output_buffer_c1_Pipeline_RELU1 export_output_buffer_c1 conv1 load_buffer_tile_c2_Pipeline_1 load_buffer_tile_c2_Pipeline_2 load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 load_buffer_tile_c2 conv2_Pipeline_1 conv2 conv3_Pipeline_1 conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 conv3_Pipeline_3 conv3 srcnn
INFO-FLOW: Handling components in module [srcnn_Pipeline_1] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [srcnn_Pipeline_2] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1_Pipeline_KR_KC] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_KR_KC.compgen.tcl 
INFO-FLOW: Found component srcnn_mux_9_4_32_1_1.
INFO-FLOW: Append model srcnn_mux_9_4_32_1_1
INFO-FLOW: Found component srcnn_mux_2_1_32_1_1.
INFO-FLOW: Append model srcnn_mux_2_1_32_1_1
INFO-FLOW: Found component srcnn_mux_7_3_32_1_1.
INFO-FLOW: Append model srcnn_mux_7_3_32_1_1
INFO-FLOW: Found component srcnn_mux_4_2_32_1_1.
INFO-FLOW: Append model srcnn_mux_4_2_32_1_1
INFO-FLOW: Found component srcnn_mac_muladd_3ns_9ns_9ns_11_4_1.
INFO-FLOW: Append model srcnn_mac_muladd_3ns_9ns_9ns_11_4_1
INFO-FLOW: Found component srcnn_mac_muladd_3ns_9ns_8ns_11_4_1.
INFO-FLOW: Append model srcnn_mac_muladd_3ns_9ns_8ns_11_4_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [export_output_buffer_c1_Pipeline_RELU] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [export_output_buffer_c1_Pipeline_RELU1] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU1.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [export_output_buffer_c1] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_7ns_19ns_25_1_1.
INFO-FLOW: Append model srcnn_mul_7ns_19ns_25_1_1
INFO-FLOW: Handling components in module [conv1] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_3ns_10ns_11_1_1.
INFO-FLOW: Append model srcnn_mul_3ns_10ns_11_1_1
INFO-FLOW: Found component srcnn_mul_7ns_10ns_15_1_1.
INFO-FLOW: Append model srcnn_mul_7ns_10ns_15_1_1
INFO-FLOW: Found component srcnn_mux_8_3_32_1_1.
INFO-FLOW: Append model srcnn_mux_8_3_32_1_1
INFO-FLOW: Found component srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_RAM_AUTO_1R1W
INFO-FLOW: Found component srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_1bkb.
INFO-FLOW: Append model srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_1bkb
INFO-FLOW: Found component srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_RAM_AUTO_1cud.
INFO-FLOW: Append model srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_RAM_AUTO_1cud
INFO-FLOW: Found component srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [load_buffer_tile_c2_Pipeline_1] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_buffer_tile_c2_Pipeline_2] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_6ns_19ns_24_1_1.
INFO-FLOW: Append model srcnn_mul_6ns_19ns_24_1_1
INFO-FLOW: Handling components in module [load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_buffer_tile_c2] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2.compgen.tcl 
INFO-FLOW: Handling components in module [conv2_Pipeline_1] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.compgen.tcl 
INFO-FLOW: Found component srcnn_conv2_input_fm_buffer_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv2_input_fm_buffer_1_RAM_AUTO_1R1W
INFO-FLOW: Found component srcnn_conv2_weights_buffer_0_0_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv2_weights_buffer_0_0_0_RAM_AUTO_1R1W
INFO-FLOW: Found component srcnn_conv2_output_fm_buffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv2_output_fm_buffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [conv3_Pipeline_1] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_4ns_6ns_9_1_1.
INFO-FLOW: Append model srcnn_mul_4ns_6ns_9_1_1
INFO-FLOW: Found component srcnn_mul_5ns_19ns_23_1_1.
INFO-FLOW: Append model srcnn_mul_5ns_19ns_23_1_1
INFO-FLOW: Found component srcnn_ama_addmuladd_9ns_5ns_5ns_5ns_12_4_1.
INFO-FLOW: Append model srcnn_ama_addmuladd_9ns_5ns_5ns_5ns_12_4_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_3] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_3.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_5ns_8ns_12_1_1.
INFO-FLOW: Append model srcnn_mul_5ns_8ns_12_1_1
INFO-FLOW: Found component srcnn_mul_5ns_6ns_10_1_1.
INFO-FLOW: Append model srcnn_mul_5ns_6ns_10_1_1
INFO-FLOW: Found component srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W
INFO-FLOW: Found component srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [srcnn] ... 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component srcnn_i1_m_axi.
INFO-FLOW: Append model srcnn_i1_m_axi
INFO-FLOW: Found component srcnn_w1_m_axi.
INFO-FLOW: Append model srcnn_w1_m_axi
INFO-FLOW: Found component srcnn_i2_m_axi.
INFO-FLOW: Append model srcnn_i2_m_axi
INFO-FLOW: Found component srcnn_w2_m_axi.
INFO-FLOW: Append model srcnn_w2_m_axi
INFO-FLOW: Found component srcnn_i3_m_axi.
INFO-FLOW: Append model srcnn_i3_m_axi
INFO-FLOW: Found component srcnn_w3_m_axi.
INFO-FLOW: Append model srcnn_w3_m_axi
INFO-FLOW: Found component srcnn_o_m_axi.
INFO-FLOW: Append model srcnn_o_m_axi
INFO-FLOW: Found component srcnn_control_s_axi.
INFO-FLOW: Append model srcnn_control_s_axi
INFO-FLOW: Append model srcnn_Pipeline_1
INFO-FLOW: Append model srcnn_Pipeline_2
INFO-FLOW: Append model conv1_Pipeline_KR_KC
INFO-FLOW: Append model export_output_buffer_c1_Pipeline_RELU
INFO-FLOW: Append model export_output_buffer_c1_Pipeline_RELU1
INFO-FLOW: Append model export_output_buffer_c1
INFO-FLOW: Append model conv1
INFO-FLOW: Append model load_buffer_tile_c2_Pipeline_1
INFO-FLOW: Append model load_buffer_tile_c2_Pipeline_2
INFO-FLOW: Append model load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1
INFO-FLOW: Append model load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4
INFO-FLOW: Append model load_buffer_tile_c2
INFO-FLOW: Append model conv2_Pipeline_1
INFO-FLOW: Append model conv2
INFO-FLOW: Append model conv3_Pipeline_1
INFO-FLOW: Append model conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3
INFO-FLOW: Append model conv3_Pipeline_3
INFO-FLOW: Append model conv3
INFO-FLOW: Append model srcnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_mux_9_4_32_1_1 srcnn_mux_2_1_32_1_1 srcnn_mux_7_3_32_1_1 srcnn_mux_4_2_32_1_1 srcnn_mac_muladd_3ns_9ns_9ns_11_4_1 srcnn_mac_muladd_3ns_9ns_8ns_11_4_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_mul_7ns_19ns_25_1_1 srcnn_mul_3ns_10ns_11_1_1 srcnn_mul_7ns_10ns_15_1_1 srcnn_mux_8_3_32_1_1 srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_RAM_AUTO_1R1W srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_1bkb srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_RAM_AUTO_1cud srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_mul_6ns_19ns_24_1_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_conv2_input_fm_buffer_1_RAM_AUTO_1R1W srcnn_conv2_weights_buffer_0_0_0_RAM_AUTO_1R1W srcnn_conv2_output_fm_buffer_RAM_AUTO_1R1W srcnn_flow_control_loop_pipe_sequential_init srcnn_mul_4ns_6ns_9_1_1 srcnn_mul_5ns_19ns_23_1_1 srcnn_ama_addmuladd_9ns_5ns_5ns_5ns_12_4_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_mul_5ns_8ns_12_1_1 srcnn_mul_5ns_6ns_10_1_1 srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_fcmp_32ns_32ns_1_2_no_dsp_1 srcnn_i1_m_axi srcnn_w1_m_axi srcnn_i2_m_axi srcnn_w2_m_axi srcnn_i3_m_axi srcnn_w3_m_axi srcnn_o_m_axi srcnn_control_s_axi srcnn_Pipeline_1 srcnn_Pipeline_2 conv1_Pipeline_KR_KC export_output_buffer_c1_Pipeline_RELU export_output_buffer_c1_Pipeline_RELU1 export_output_buffer_c1 conv1 load_buffer_tile_c2_Pipeline_1 load_buffer_tile_c2_Pipeline_2 load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 load_buffer_tile_c2 conv2_Pipeline_1 conv2 conv3_Pipeline_1 conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 conv3_Pipeline_3 conv3 srcnn
INFO-FLOW: Generating C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mux_9_4_32_1_1
INFO-FLOW: To file: write model srcnn_mux_2_1_32_1_1
INFO-FLOW: To file: write model srcnn_mux_7_3_32_1_1
INFO-FLOW: To file: write model srcnn_mux_4_2_32_1_1
INFO-FLOW: To file: write model srcnn_mac_muladd_3ns_9ns_9ns_11_4_1
INFO-FLOW: To file: write model srcnn_mac_muladd_3ns_9ns_8ns_11_4_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mul_7ns_19ns_25_1_1
INFO-FLOW: To file: write model srcnn_mul_3ns_10ns_11_1_1
INFO-FLOW: To file: write model srcnn_mul_7ns_10ns_15_1_1
INFO-FLOW: To file: write model srcnn_mux_8_3_32_1_1
INFO-FLOW: To file: write model srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_1bkb
INFO-FLOW: To file: write model srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_RAM_AUTO_1cud
INFO-FLOW: To file: write model srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mul_6ns_19ns_24_1_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_conv2_input_fm_buffer_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_conv2_weights_buffer_0_0_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_conv2_output_fm_buffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mul_4ns_6ns_9_1_1
INFO-FLOW: To file: write model srcnn_mul_5ns_19ns_23_1_1
INFO-FLOW: To file: write model srcnn_ama_addmuladd_9ns_5ns_5ns_5ns_12_4_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mul_5ns_8ns_12_1_1
INFO-FLOW: To file: write model srcnn_mul_5ns_6ns_10_1_1
INFO-FLOW: To file: write model srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model srcnn_i1_m_axi
INFO-FLOW: To file: write model srcnn_w1_m_axi
INFO-FLOW: To file: write model srcnn_i2_m_axi
INFO-FLOW: To file: write model srcnn_w2_m_axi
INFO-FLOW: To file: write model srcnn_i3_m_axi
INFO-FLOW: To file: write model srcnn_w3_m_axi
INFO-FLOW: To file: write model srcnn_o_m_axi
INFO-FLOW: To file: write model srcnn_control_s_axi
INFO-FLOW: To file: write model srcnn_Pipeline_1
INFO-FLOW: To file: write model srcnn_Pipeline_2
INFO-FLOW: To file: write model conv1_Pipeline_KR_KC
INFO-FLOW: To file: write model export_output_buffer_c1_Pipeline_RELU
INFO-FLOW: To file: write model export_output_buffer_c1_Pipeline_RELU1
INFO-FLOW: To file: write model export_output_buffer_c1
INFO-FLOW: To file: write model conv1
INFO-FLOW: To file: write model load_buffer_tile_c2_Pipeline_1
INFO-FLOW: To file: write model load_buffer_tile_c2_Pipeline_2
INFO-FLOW: To file: write model load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1
INFO-FLOW: To file: write model load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4
INFO-FLOW: To file: write model load_buffer_tile_c2
INFO-FLOW: To file: write model conv2_Pipeline_1
INFO-FLOW: To file: write model conv2
INFO-FLOW: To file: write model conv3_Pipeline_1
INFO-FLOW: To file: write model conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3
INFO-FLOW: To file: write model conv3_Pipeline_3
INFO-FLOW: To file: write model conv3
INFO-FLOW: To file: write model srcnn
INFO-FLOW: Generating C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.106 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/vhdl' dstVlogDir='C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/vlog' tclDir='C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db' modelList='srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_9_4_32_1_1
srcnn_mux_2_1_32_1_1
srcnn_mux_7_3_32_1_1
srcnn_mux_4_2_32_1_1
srcnn_mac_muladd_3ns_9ns_9ns_11_4_1
srcnn_mac_muladd_3ns_9ns_8ns_11_4_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_7ns_19ns_25_1_1
srcnn_mul_3ns_10ns_11_1_1
srcnn_mul_7ns_10ns_15_1_1
srcnn_mux_8_3_32_1_1
srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_RAM_AUTO_1R1W
srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_1bkb
srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_RAM_AUTO_1cud
srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_6ns_19ns_24_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_conv2_input_fm_buffer_1_RAM_AUTO_1R1W
srcnn_conv2_weights_buffer_0_0_0_RAM_AUTO_1R1W
srcnn_conv2_output_fm_buffer_RAM_AUTO_1R1W
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_4ns_6ns_9_1_1
srcnn_mul_5ns_19ns_23_1_1
srcnn_ama_addmuladd_9ns_5ns_5ns_5ns_12_4_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_5ns_8ns_12_1_1
srcnn_mul_5ns_6ns_10_1_1
srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W
srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_i1_m_axi
srcnn_w1_m_axi
srcnn_i2_m_axi
srcnn_w2_m_axi
srcnn_i3_m_axi
srcnn_w3_m_axi
srcnn_o_m_axi
srcnn_control_s_axi
srcnn_Pipeline_1
srcnn_Pipeline_2
conv1_Pipeline_KR_KC
export_output_buffer_c1_Pipeline_RELU
export_output_buffer_c1_Pipeline_RELU1
export_output_buffer_c1
conv1
load_buffer_tile_c2_Pipeline_1
load_buffer_tile_c2_Pipeline_2
load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1
load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4
load_buffer_tile_c2
conv2_Pipeline_1
conv2
conv3_Pipeline_1
conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3
conv3_Pipeline_3
conv3
srcnn
' expOnly='0'
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_1.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_2.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_KR_KC.compgen.tcl 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data info 
Command       ap_source done; 0.132 sec.
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU1.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.compgen.tcl 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_1.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_2.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_1.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_1.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3.compgen.tcl 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute         ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_3.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.compgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.021 seconds; current allocated memory: 415.520 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='srcnn_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name srcnn
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_9_4_32_1_1
srcnn_mux_2_1_32_1_1
srcnn_mux_7_3_32_1_1
srcnn_mux_4_2_32_1_1
srcnn_mac_muladd_3ns_9ns_9ns_11_4_1
srcnn_mac_muladd_3ns_9ns_8ns_11_4_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_7ns_19ns_25_1_1
srcnn_mul_3ns_10ns_11_1_1
srcnn_mul_7ns_10ns_15_1_1
srcnn_mux_8_3_32_1_1
srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_RAM_AUTO_1R1W
srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_1bkb
srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_RAM_AUTO_1cud
srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_6ns_19ns_24_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_conv2_input_fm_buffer_1_RAM_AUTO_1R1W
srcnn_conv2_weights_buffer_0_0_0_RAM_AUTO_1R1W
srcnn_conv2_output_fm_buffer_RAM_AUTO_1R1W
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_4ns_6ns_9_1_1
srcnn_mul_5ns_19ns_23_1_1
srcnn_ama_addmuladd_9ns_5ns_5ns_5ns_12_4_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_5ns_8ns_12_1_1
srcnn_mul_5ns_6ns_10_1_1
srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W
srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_i1_m_axi
srcnn_w1_m_axi
srcnn_i2_m_axi
srcnn_w2_m_axi
srcnn_i3_m_axi
srcnn_w3_m_axi
srcnn_o_m_axi
srcnn_control_s_axi
srcnn_Pipeline_1
srcnn_Pipeline_2
conv1_Pipeline_KR_KC
export_output_buffer_c1_Pipeline_RELU
export_output_buffer_c1_Pipeline_RELU1
export_output_buffer_c1
conv1
load_buffer_tile_c2_Pipeline_1
load_buffer_tile_c2_Pipeline_2
load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1
load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4
load_buffer_tile_c2
conv2_Pipeline_1
conv2
conv3_Pipeline_1
conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3
conv3_Pipeline_3
conv3
srcnn
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_1.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_2.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1_Pipeline_KR_KC.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1_Pipeline_RELU1.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/export_output_buffer_c1.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv1.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_1.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_2.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/load_buffer_tile_c2.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_1.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv2.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_1.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_3.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/conv3.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck24-ubva530-2LV-c -data names -quiet 
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info -quiet 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute       sc_get_clocks srcnn 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/impl/misc/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/impl/misc/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/impl/misc/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME i1_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME i1 DSP 0 BRAM 16 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME i2_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME i2 DSP 0 BRAM 16 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME i3_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME i3 DSP 0 BRAM 16 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME o_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME o DSP 0 BRAM 16 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME w1_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME w1 DSP 0 BRAM 16 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME w2_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME w2 DSP 0 BRAM 16 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME w3_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME w3 DSP 0 BRAM 16 URAM 0}} report_dict {TOPINST srcnn MODULE2INSTS {srcnn srcnn srcnn_Pipeline_1 grp_srcnn_Pipeline_1_fu_272 srcnn_Pipeline_2 grp_srcnn_Pipeline_2_fu_279 conv1 grp_conv1_fu_286 export_output_buffer_c1 grp_export_output_buffer_c1_fu_938 export_output_buffer_c1_Pipeline_RELU grp_export_output_buffer_c1_Pipeline_RELU_fu_592 export_output_buffer_c1_Pipeline_RELU1 grp_export_output_buffer_c1_Pipeline_RELU1_fu_607 conv1_Pipeline_KR_KC grp_conv1_Pipeline_KR_KC_fu_965 conv2 grp_conv2_fu_361 load_buffer_tile_c2 grp_load_buffer_tile_c2_fu_534 load_buffer_tile_c2_Pipeline_1 grp_load_buffer_tile_c2_Pipeline_1_fu_130 load_buffer_tile_c2_Pipeline_2 grp_load_buffer_tile_c2_Pipeline_2_fu_136 load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190 conv2_Pipeline_1 grp_conv2_Pipeline_1_fu_565 conv3 grp_conv3_fu_396 conv3_Pipeline_1 grp_conv3_Pipeline_1_fu_540 conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 grp_conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3_fu_546 conv3_Pipeline_3 grp_conv3_Pipeline_3_fu_559} INST2MODULE {srcnn srcnn grp_srcnn_Pipeline_1_fu_272 srcnn_Pipeline_1 grp_srcnn_Pipeline_2_fu_279 srcnn_Pipeline_2 grp_conv1_fu_286 conv1 grp_export_output_buffer_c1_fu_938 export_output_buffer_c1 grp_export_output_buffer_c1_Pipeline_RELU_fu_592 export_output_buffer_c1_Pipeline_RELU grp_export_output_buffer_c1_Pipeline_RELU1_fu_607 export_output_buffer_c1_Pipeline_RELU1 grp_conv1_Pipeline_KR_KC_fu_965 conv1_Pipeline_KR_KC grp_conv2_fu_361 conv2 grp_load_buffer_tile_c2_fu_534 load_buffer_tile_c2 grp_load_buffer_tile_c2_Pipeline_1_fu_130 load_buffer_tile_c2_Pipeline_1 grp_load_buffer_tile_c2_Pipeline_2_fu_136 load_buffer_tile_c2_Pipeline_2 grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190 load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 grp_conv2_Pipeline_1_fu_565 conv2_Pipeline_1 grp_conv3_fu_396 conv3 grp_conv3_Pipeline_1_fu_540 conv3_Pipeline_1 grp_conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3_fu_546 conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 grp_conv3_Pipeline_3_fu_559 conv3_Pipeline_3} INSTDATA {srcnn {DEPTH 1 CHILDREN {grp_srcnn_Pipeline_1_fu_272 grp_srcnn_Pipeline_2_fu_279 grp_conv1_fu_286 grp_conv2_fu_361 grp_conv3_fu_396}} grp_srcnn_Pipeline_1_fu_272 {DEPTH 2 CHILDREN {}} grp_srcnn_Pipeline_2_fu_279 {DEPTH 2 CHILDREN {}} grp_conv1_fu_286 {DEPTH 2 CHILDREN {grp_export_output_buffer_c1_fu_938 grp_conv1_Pipeline_KR_KC_fu_965}} grp_export_output_buffer_c1_fu_938 {DEPTH 3 CHILDREN {grp_export_output_buffer_c1_Pipeline_RELU_fu_592 grp_export_output_buffer_c1_Pipeline_RELU1_fu_607}} grp_export_output_buffer_c1_Pipeline_RELU_fu_592 {DEPTH 4 CHILDREN {}} grp_export_output_buffer_c1_Pipeline_RELU1_fu_607 {DEPTH 4 CHILDREN {}} grp_conv1_Pipeline_KR_KC_fu_965 {DEPTH 3 CHILDREN {}} grp_conv2_fu_361 {DEPTH 2 CHILDREN {grp_load_buffer_tile_c2_fu_534 grp_conv2_Pipeline_1_fu_565}} grp_load_buffer_tile_c2_fu_534 {DEPTH 3 CHILDREN {grp_load_buffer_tile_c2_Pipeline_1_fu_130 grp_load_buffer_tile_c2_Pipeline_2_fu_136 grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190}} grp_load_buffer_tile_c2_Pipeline_1_fu_130 {DEPTH 4 CHILDREN {}} grp_load_buffer_tile_c2_Pipeline_2_fu_136 {DEPTH 4 CHILDREN {}} grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 {DEPTH 4 CHILDREN {}} grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190 {DEPTH 4 CHILDREN {}} grp_conv2_Pipeline_1_fu_565 {DEPTH 3 CHILDREN {}} grp_conv3_fu_396 {DEPTH 2 CHILDREN {grp_conv3_Pipeline_1_fu_540 grp_conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3_fu_546 grp_conv3_Pipeline_3_fu_559}} grp_conv3_Pipeline_1_fu_540 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3_fu_546 {DEPTH 3 CHILDREN {}} grp_conv3_Pipeline_3_fu_559 {DEPTH 3 CHILDREN {}}} MODULEDATA {srcnn_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_62_fu_91_p2 SOURCE {} VARIABLE empty_62 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} srcnn_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_61_fu_91_p2 SOURCE {} VARIABLE empty_61 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv1_Pipeline_KR_KC {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_104_fu_630_p2 SOURCE src/conv1.cpp:45 VARIABLE empty_104 LOOP KR_KC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_106_fu_654_p2 SOURCE src/conv1.cpp:45 VARIABLE empty_106 LOOP KR_KC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_1_fu_660_p2 SOURCE src/conv1.cpp:46 VARIABLE add_ln46_1 LOOP KR_KC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_9ns_9ns_11_4_1_U17 SOURCE src/conv1.cpp:46 VARIABLE mul_ln53 LOOP KR_KC BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_959_p2 SOURCE src/conv1.cpp:51 VARIABLE add_ln51 LOOP KR_KC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_9ns_9ns_11_4_1_U17 SOURCE src/conv1.cpp:53 VARIABLE add_ln53 LOOP KR_KC BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_1_fu_698_p2 SOURCE src/conv1.cpp:45 VARIABLE add_ln45_1 LOOP KR_KC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_704_p2 SOURCE src/conv1.cpp:45 VARIABLE add_ln45 LOOP KR_KC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_107_fu_732_p2 SOURCE src/conv1.cpp:45 VARIABLE empty_107 LOOP KR_KC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid125_fu_748_p2 SOURCE src/conv1.cpp:45 VARIABLE p_mid125 LOOP KR_KC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_2_fu_754_p2 SOURCE src/conv1.cpp:46 VARIABLE add_ln46_2 LOOP KR_KC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_9ns_8ns_11_4_1_U18 SOURCE src/conv1.cpp:45 VARIABLE mul_ln45 LOOP KR_KC BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_9ns_9ns_11_4_1_U19 SOURCE src/conv1.cpp:45 VARIABLE mul_ln53_2 LOOP KR_KC BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_9ns_8ns_11_4_1_U18 SOURCE src/conv1.cpp:53 VARIABLE add_ln53_1 LOOP KR_KC BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_1_fu_1009_p2 SOURCE src/conv1.cpp:51 VARIABLE add_ln51_1 LOOP KR_KC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_9ns_9ns_11_4_1_U19 SOURCE src/conv1.cpp:53 VARIABLE add_ln53_2 LOOP KR_KC BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_945_p2 SOURCE src/conv1.cpp:46 VARIABLE add_ln46 LOOP KR_KC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} export_output_buffer_c1_Pipeline_RELU {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_183_p2 SOURCE src/conv1.cpp:129 VARIABLE add_ln129 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_fu_193_p2 SOURCE src/conv1.cpp:132 VARIABLE add_ln132 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} export_output_buffer_c1_Pipeline_RELU1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_183_p2 SOURCE src/conv1.cpp:129 VARIABLE add_ln129 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_fu_193_p2 SOURCE src/conv1.cpp:132 VARIABLE add_ln132 LOOP RELU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} export_output_buffer_c1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_6_fu_630_p2 SOURCE src/conv1.cpp:126 VARIABLE add_ln126_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_654_p2 SOURCE src/conv1.cpp:125 VARIABLE add_ln125 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_69_fu_672_p2 SOURCE src/conv1.cpp:125 VARIABLE empty_69 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_70_fu_681_p2 SOURCE {} VARIABLE empty_70 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_19ns_25_1_1_U75 SOURCE src/conv1.cpp:126 VARIABLE mul_ln126 LOOP EXPORT BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_fu_701_p2 SOURCE src/conv1.cpp:126 VARIABLE add_ln126 LOOP EXPORT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_fu_755_p2 SOURCE src/conv1.cpp:132 VARIABLE add_ln132 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln132_fu_776_p2 SOURCE src/conv1.cpp:132 VARIABLE sub_ln132 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_1_fu_783_p2 SOURCE src/conv1.cpp:126 VARIABLE add_ln126_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln126_fu_812_p2 SOURCE src/conv1.cpp:126 VARIABLE sub_ln126 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_2_fu_822_p2 SOURCE src/conv1.cpp:126 VARIABLE add_ln126_2 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_73_fu_855_p2 SOURCE src/conv1.cpp:132 VARIABLE empty_73 LOOP BH.1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_74_fu_874_p2 SOURCE {} VARIABLE empty_74 LOOP BH.1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_3_fu_880_p2 SOURCE src/conv1.cpp:126 VARIABLE add_ln126_3 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln126_1_fu_908_p2 SOURCE src/conv1.cpp:126 VARIABLE sub_ln126_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_4_fu_918_p2 SOURCE src/conv1.cpp:126 VARIABLE add_ln126_4 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_78_fu_985_p2 SOURCE src/conv1.cpp:132 VARIABLE empty_78 LOOP BH.2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_79_fu_1004_p2 SOURCE {} VARIABLE empty_79 LOOP BH.2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_5_fu_1010_p2 SOURCE src/conv1.cpp:126 VARIABLE add_ln126_5 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_1064_p2 SOURCE src/conv1.cpp:65 VARIABLE add_ln65 LOOP CLEAR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln70_fu_1108_p2 SOURCE src/conv1.cpp:70 VARIABLE sub_ln70 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_1122_p2 SOURCE src/conv1.cpp:70 VARIABLE add_ln70 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_1144_p2 SOURCE src/conv1.cpp:68 VARIABLE add_ln68 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_1154_p2 SOURCE src/conv1.cpp:66 VARIABLE add_ln66 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln70_1_fu_1188_p2 SOURCE src/conv1.cpp:70 VARIABLE sub_ln70_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_1_fu_1198_p2 SOURCE src/conv1.cpp:70 VARIABLE add_ln70_1 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_1_fu_1220_p2 SOURCE src/conv1.cpp:68 VARIABLE add_ln68_1 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1_fu_1230_p2 SOURCE src/conv1.cpp:66 VARIABLE add_ln66_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_2_fu_1249_p2 SOURCE src/conv1.cpp:70 VARIABLE add_ln70_2 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln70_2_fu_1270_p2 SOURCE src/conv1.cpp:70 VARIABLE sub_ln70_2 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_3_fu_1280_p2 SOURCE src/conv1.cpp:70 VARIABLE add_ln70_3 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_2_fu_1302_p2 SOURCE src/conv1.cpp:68 VARIABLE add_ln68_2 LOOP BW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_2_fu_1312_p2 SOURCE src/conv1.cpp:66 VARIABLE add_ln66_2 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} conv1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_1052_p2 SOURCE src/conv1.cpp:82 VARIABLE add_ln82 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_10ns_11_1_1_U94 SOURCE src/conv1.cpp:82 VARIABLE mul_ln82 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_1068_p2 SOURCE src/conv1.cpp:85 VARIABLE add_ln85 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_1_fu_1078_p2 SOURCE src/conv1.cpp:85 VARIABLE add_ln85_1 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln87_fu_1147_p2 SOURCE src/conv1.cpp:87 VARIABLE sub_ln87 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_1157_p2 SOURCE src/conv1.cpp:87 VARIABLE add_ln87 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_1182_p2 SOURCE src/conv1.cpp:88 VARIABLE add_ln88 LOOP BH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_1228_p2 SOURCE src/conv1.cpp:93 VARIABLE add_ln93 LOOP PAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_1251_p2 SOURCE src/conv1.cpp:91 VARIABLE add_ln91 LOOP PAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_1257_p2 SOURCE src/conv1.cpp:94 VARIABLE add_ln94 LOOP PAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_1_fu_1267_p2 SOURCE src/conv1.cpp:94 VARIABLE add_ln94_1 LOOP PAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_109_fu_1290_p2 SOURCE {} VARIABLE empty_109 LOOP BH.2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx36612_sum_i_fu_1296_p2 SOURCE {} VARIABLE arrayidx36612_sum_i LOOP BH.2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_111_fu_1306_p2 SOURCE src/conv1.cpp:82 VARIABLE empty_111 LOOP BH.2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_10ns_15_1_1_U95 SOURCE src/conv1.cpp:108 VARIABLE mul_ln108 LOOP TILE_OUT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_1344_p2 SOURCE src/conv1.cpp:108 VARIABLE add_ln108 LOOP TILE_OUT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_113_fu_1391_p2 SOURCE src/conv1.cpp:108 VARIABLE empty_113 LOOP LOAD_WEIGHTS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_1_fu_1403_p2 SOURCE src/conv1.cpp:108 VARIABLE add_ln108_1 LOOP LOAD_WEIGHTS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_fu_1419_p2 SOURCE src/conv1.cpp:110 VARIABLE add_ln110 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_114_fu_1439_p2 SOURCE src/conv1.cpp:108 VARIABLE empty_114 LOOP K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_115_fu_1472_p2 SOURCE {} VARIABLE empty_115 LOOP K.1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_1_fu_1504_p2 SOURCE src/conv1.cpp:39 VARIABLE add_ln39_1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1510_p2 SOURCE src/conv1.cpp:39 VARIABLE add_ln39 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_118_fu_1729_p2 SOURCE src/conv1.cpp:39 VARIABLE empty_118 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_1584_p2 SOURCE src/conv1.cpp:42 VARIABLE add_ln42 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_1769_p2 SOURCE src/conv1.cpp:43 VARIABLE add_ln43 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_1_fu_1774_p2 SOURCE src/conv1.cpp:42 VARIABLE add_ln42_1 LOOP OUT_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_1713_p2 SOURCE src/conv1.cpp:35 VARIABLE add_ln35 LOOP TILE_OUT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_1369_p2 SOURCE src/conv1.cpp:31 VARIABLE add_ln31 LOOP TILE_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_in_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_in_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_in_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_in LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_in_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_ou LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 4 BRAM 100 URAM 0}} load_buffer_tile_c2_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_68_fu_58_p2 SOURCE {} VARIABLE empty_68 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_buffer_tile_c2_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_67_fu_64_p2 SOURCE {} VARIABLE empty_67 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_6763_p2 SOURCE src/conv2.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_595_fu_6769_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_595 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_307_fu_7252_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_307 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_308_fu_7302_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_308 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_309_fu_7352_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_309 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_310_fu_7402_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_310 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_311_fu_7452_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_311 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_312_fu_7502_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_312 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_313_fu_7552_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_313 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_314_fu_7624_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_314 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_315_fu_7662_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_315 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_316_fu_7700_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_316 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_317_fu_7738_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_317 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_318_fu_7776_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_318 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_319_fu_7814_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_319 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_320_fu_7852_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_320 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_321_fu_7890_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_321 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_322_fu_7928_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_322 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_323_fu_7966_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_323 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_324_fu_8004_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_324 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_325_fu_8042_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_325 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_326_fu_8080_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_326 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_327_fu_8118_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_327 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_328_fu_8204_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_328 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_329_fu_8218_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_329 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_330_fu_8232_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_330 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_331_fu_8304_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_331 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_332_fu_8342_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_332 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_333_fu_8380_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_333 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_334_fu_8418_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_334 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_335_fu_8456_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_335 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_336_fu_8494_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_336 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_337_fu_8532_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_337 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_338_fu_8570_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_338 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_339_fu_8608_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_339 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_340_fu_8646_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_340 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_341_fu_8684_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_341 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_342_fu_8722_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_342 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_343_fu_8760_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_343 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_344_fu_8798_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_344 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_345_fu_8836_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_345 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_346_fu_8898_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_346 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_347_fu_8912_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_347 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_348_fu_8984_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_348 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_349_fu_9022_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_349 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_350_fu_9060_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_350 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_351_fu_9098_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_351 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_352_fu_9136_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_352 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_353_fu_9174_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_353 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_354_fu_9212_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_354 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_355_fu_9250_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_355 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_356_fu_9288_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_356 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_357_fu_9326_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_357 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_358_fu_9364_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_358 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_359_fu_9402_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_359 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_360_fu_9440_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_360 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_361_fu_9478_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_361 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_362_fu_9516_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_362 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_363_fu_9578_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_363 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_364_fu_9592_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_364 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_365_fu_9664_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_365 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_366_fu_9702_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_366 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_367_fu_9740_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_367 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_368_fu_9778_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_368 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_369_fu_9816_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_369 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_370_fu_9854_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_370 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_371_fu_9892_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_371 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_372_fu_9930_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_372 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_373_fu_9968_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_373 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_374_fu_10006_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_374 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_375_fu_10044_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_375 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_376_fu_10082_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_376 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_377_fu_10120_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_377 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_378_fu_10158_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_378 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_379_fu_10196_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_379 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_380_fu_10258_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_380 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_381_fu_10272_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_381 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_382_fu_10344_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_382 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_383_fu_10382_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_383 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_384_fu_10420_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_384 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_385_fu_10458_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_385 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_386_fu_10496_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_386 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_387_fu_10534_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_387 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_388_fu_10572_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_388 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_389_fu_10610_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_389 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_390_fu_10648_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_390 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_391_fu_10686_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_391 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_392_fu_10724_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_392 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_393_fu_10762_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_393 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_394_fu_10800_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_394 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_395_fu_10838_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_395 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_396_fu_10876_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_396 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_397_fu_10938_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_397 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_398_fu_10952_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_398 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_399_fu_11024_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_399 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_400_fu_11062_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_400 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_401_fu_11100_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_401 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_402_fu_11138_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_402 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_403_fu_11176_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_403 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_404_fu_11214_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_404 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_405_fu_11252_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_405 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_406_fu_11290_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_406 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_407_fu_11328_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_407 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_408_fu_11366_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_408 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_409_fu_11404_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_409 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_410_fu_11442_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_410 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_411_fu_11480_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_411 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_412_fu_11518_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_412 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_413_fu_11556_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_413 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_414_fu_11618_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_414 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_415_fu_11632_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_415 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_416_fu_11704_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_416 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_417_fu_11742_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_417 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_418_fu_11780_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_418 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_419_fu_11818_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_419 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_420_fu_11856_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_420 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_421_fu_11894_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_421 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_422_fu_11932_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_422 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_423_fu_11970_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_423 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_424_fu_12008_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_424 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_425_fu_12046_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_425 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_426_fu_12084_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_426 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_427_fu_12122_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_427 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_428_fu_12160_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_428 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_429_fu_12198_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_429 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_430_fu_12236_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_430 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_431_fu_12298_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_431 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_432_fu_12312_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_432 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_433_fu_12384_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_433 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_434_fu_12422_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_434 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_435_fu_12460_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_435 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_436_fu_12498_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_436 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_437_fu_12536_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_437 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_438_fu_12574_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_438 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_439_fu_12612_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_439 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_440_fu_12650_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_440 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_441_fu_12688_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_441 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_442_fu_12726_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_442 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_443_fu_12764_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_443 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_444_fu_12802_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_444 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_445_fu_12840_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_445 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_446_fu_12878_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_446 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_447_fu_12916_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_447 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_448_fu_12978_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_448 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_449_fu_12992_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_449 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_450_fu_13064_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_450 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_451_fu_13102_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_451 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_452_fu_13140_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_452 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_453_fu_13178_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_453 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_454_fu_13216_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_454 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_455_fu_13254_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_455 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_456_fu_13292_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_456 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_457_fu_13330_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_457 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_458_fu_13368_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_458 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_459_fu_13406_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_459 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_460_fu_13444_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_460 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_461_fu_13482_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_461 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_462_fu_13520_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_462 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_463_fu_13558_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_463 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_464_fu_13596_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_464 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_465_fu_13658_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_465 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_466_fu_13672_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_466 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_467_fu_13744_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_467 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_468_fu_13782_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_468 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_469_fu_13820_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_469 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_470_fu_13858_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_470 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_471_fu_13896_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_471 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_472_fu_13934_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_472 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_473_fu_13972_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_473 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_474_fu_14010_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_474 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_475_fu_14048_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_475 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_476_fu_14086_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_476 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_477_fu_14124_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_477 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_478_fu_14162_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_478 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_479_fu_14200_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_479 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_480_fu_14238_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_480 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_481_fu_14276_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_481 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_482_fu_14338_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_482 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_483_fu_14352_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_483 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_484_fu_14424_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_484 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_485_fu_14462_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_485 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_486_fu_14500_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_486 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_487_fu_14538_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_487 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_488_fu_14576_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_488 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_489_fu_14614_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_489 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_490_fu_14652_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_490 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_491_fu_14690_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_491 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_492_fu_14728_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_492 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_493_fu_14766_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_493 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_494_fu_14804_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_494 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_495_fu_14842_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_495 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_496_fu_14880_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_496 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_497_fu_14918_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_497 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_498_fu_15004_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_498 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_499_fu_15018_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_499 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_500_fu_15032_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_500 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_501_fu_15104_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_501 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_502_fu_15142_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_502 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_503_fu_15180_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_503 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_504_fu_15218_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_504 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_505_fu_15256_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_505 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_506_fu_15294_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_506 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_507_fu_15332_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_507 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_508_fu_15370_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_508 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_509_fu_15408_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_509 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_510_fu_15446_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_510 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_511_fu_15484_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_511 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_512_fu_15522_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_512 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_513_fu_15560_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_513 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_514_fu_15598_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_514 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_515_fu_15684_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_515 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_516_fu_15698_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_516 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_517_fu_15712_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_517 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_518_fu_15784_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_518 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_519_fu_15822_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_519 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_520_fu_15860_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_520 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_521_fu_15898_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_521 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_522_fu_15936_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_522 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_523_fu_15974_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_523 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_524_fu_16012_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_524 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_525_fu_16050_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_525 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_526_fu_16088_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_526 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_527_fu_16126_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_527 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_528_fu_16164_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_528 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_529_fu_16202_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_529 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_530_fu_16240_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_530 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_531_fu_16278_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_531 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_532_fu_16316_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_532 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_533_fu_16378_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_533 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_534_fu_16392_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_534 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_535_fu_16464_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_535 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_536_fu_16502_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_536 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_537_fu_16540_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_537 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_538_fu_16578_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_538 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_539_fu_16616_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_539 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_540_fu_16654_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_540 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_541_fu_16692_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_541 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_542_fu_16730_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_542 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_543_fu_16768_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_543 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_544_fu_16806_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_544 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_545_fu_16844_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_545 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_546_fu_16882_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_546 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_547_fu_17932_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_547 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_548_fu_17946_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_548 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_549_fu_17960_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_549 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_550_fu_17974_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_550 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_551_fu_17988_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_551 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_552_fu_18002_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_552 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_553_fu_18016_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_553 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_554_fu_18030_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_554 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_555_fu_18044_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_555 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_556_fu_18058_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_556 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_557_fu_18072_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_557 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_558_fu_18086_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_558 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_559_fu_18100_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_559 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_560_fu_18114_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_560 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_561_fu_18128_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_561 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_562_fu_18142_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_562 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_563_fu_18156_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_563 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_564_fu_18170_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_564 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_565_fu_18184_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_565 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_566_fu_18198_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_566 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_567_fu_18212_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_567 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_568_fu_18226_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_568 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_569_fu_18240_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_569 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_570_fu_18254_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_570 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_571_fu_18268_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_571 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_572_fu_18282_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_572 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_573_fu_18296_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_573 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_574_fu_18310_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_574 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_575_fu_18324_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_575 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_576_fu_18338_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_576 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_577_fu_18352_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_577 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_578_fu_18366_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_578 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_579_fu_18380_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_579 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_580_fu_18394_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_580 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_581_fu_18408_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_581 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_582_fu_18422_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_582 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_583_fu_18436_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_583 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_584_fu_18450_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_584 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_585_fu_18464_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_585 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_586_fu_18478_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_586 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_587_fu_18492_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_587 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_588_fu_18506_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_588 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_589_fu_18520_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_589 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_590_fu_18534_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_590 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_591_fu_18548_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_591 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_592_fu_18562_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_592 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_593_fu_18576_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_593 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_594_fu_18590_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_594 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_6779_p2 SOURCE src/conv2.cpp:105 VARIABLE empty LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_19ns_24_1_1_U116 SOURCE src/conv2.cpp:116 VARIABLE mul_ln116 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_6798_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln116_fu_6825_p2 SOURCE src/conv2.cpp:116 VARIABLE sub_ln116 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_1_fu_6835_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_1 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_2_fu_6852_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_2 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_3_fu_6899_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_3 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_4_fu_6935_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_4 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_5_fu_6971_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_5 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_6_fu_7007_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_6 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_7_fu_7043_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_7 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_8_fu_7079_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_8 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_9_fu_7115_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_9 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_10_fu_7151_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_10 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_11_fu_7187_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_11 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_12_fu_7227_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_12 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_13_fu_7277_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_13 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_14_fu_7327_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_14 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_15_fu_7377_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_15 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_16_fu_7427_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_16 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_17_fu_7477_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_17 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_18_fu_7527_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_18 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln116_1_fu_7584_p2 SOURCE src/conv2.cpp:116 VARIABLE sub_ln116_1 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_19_fu_7594_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_19 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_20_fu_7599_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_20 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_21_fu_7638_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_21 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_22_fu_7676_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_22 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_23_fu_7714_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_23 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_24_fu_7752_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_24 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_25_fu_7790_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_25 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_26_fu_7828_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_26 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_27_fu_7866_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_27 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_28_fu_7904_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_28 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_29_fu_7942_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_29 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_30_fu_7980_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_30 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_31_fu_8018_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_31 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_32_fu_8056_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_32 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_33_fu_8094_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_33 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_34_fu_8132_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_34 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_35_fu_8156_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_35 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_36_fu_8180_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_36 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln116_2_fu_8264_p2 SOURCE src/conv2.cpp:116 VARIABLE sub_ln116_2 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_37_fu_8274_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_37 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_38_fu_8279_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_38 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_39_fu_8318_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_39 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_40_fu_8356_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_40 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_41_fu_8394_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_41 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_42_fu_8432_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_42 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_43_fu_8470_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_43 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_44_fu_8508_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_44 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_45_fu_8546_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_45 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_46_fu_8584_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_46 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_47_fu_8622_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_47 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_48_fu_8660_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_48 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_49_fu_8698_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_49 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_50_fu_8736_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_50 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_51_fu_8774_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_51 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_52_fu_8812_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_52 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_53_fu_8850_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_53 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_54_fu_8874_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_54 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln116_3_fu_8944_p2 SOURCE src/conv2.cpp:116 VARIABLE sub_ln116_3 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_55_fu_8954_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_55 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_56_fu_8959_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_56 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_57_fu_8998_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_57 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_58_fu_9036_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_58 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_59_fu_9074_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_59 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_60_fu_9112_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_60 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_61_fu_9150_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_61 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_62_fu_9188_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_62 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_63_fu_9226_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_63 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_64_fu_9264_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_64 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_65_fu_9302_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_65 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_66_fu_9340_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_66 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_67_fu_9378_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_67 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_68_fu_9416_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_68 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_69_fu_9454_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_69 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_70_fu_9492_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_70 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_71_fu_9530_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_71 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_72_fu_9554_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_72 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln116_4_fu_9624_p2 SOURCE src/conv2.cpp:116 VARIABLE sub_ln116_4 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_73_fu_9634_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_73 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_74_fu_9639_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_74 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_75_fu_9678_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_75 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_76_fu_9716_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_76 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_77_fu_9754_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_77 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_78_fu_9792_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_78 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_79_fu_9830_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_79 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_80_fu_9868_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_80 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_81_fu_9906_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_81 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_82_fu_9944_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_82 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_83_fu_9982_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_83 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_84_fu_10020_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_84 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_85_fu_10058_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_85 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_86_fu_10096_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_86 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_87_fu_10134_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_87 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_88_fu_10172_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_88 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_89_fu_10210_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_89 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_90_fu_10234_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_90 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln116_5_fu_10304_p2 SOURCE src/conv2.cpp:116 VARIABLE sub_ln116_5 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_91_fu_10314_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_91 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_92_fu_10319_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_92 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_93_fu_10358_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_93 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_94_fu_10396_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_94 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_95_fu_10434_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_95 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_96_fu_10472_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_96 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_97_fu_10510_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_97 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_98_fu_10548_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_98 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_99_fu_10586_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_99 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_100_fu_10624_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_100 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_101_fu_10662_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_101 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_102_fu_10700_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_102 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_103_fu_10738_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_103 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_104_fu_10776_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_104 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_105_fu_10814_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_106_fu_10852_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_106 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_107_fu_10890_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_107 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_108_fu_10914_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_108 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln116_6_fu_10984_p2 SOURCE src/conv2.cpp:116 VARIABLE sub_ln116_6 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_109_fu_10994_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_109 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_110_fu_10999_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_110 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_111_fu_11038_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_111 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_112_fu_11076_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_112 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_113_fu_11114_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_113 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_114_fu_11152_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_114 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_115_fu_11190_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_115 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_116_fu_11228_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_116 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_117_fu_11266_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_117 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_118_fu_11304_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_118 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_119_fu_11342_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_119 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_120_fu_11380_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_120 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_121_fu_11418_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_121 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_122_fu_11456_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_122 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_123_fu_11494_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_123 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_124_fu_11532_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_124 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_125_fu_11570_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_125 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_126_fu_11594_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_126 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln116_7_fu_11664_p2 SOURCE src/conv2.cpp:116 VARIABLE sub_ln116_7 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_127_fu_11674_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_127 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_128_fu_11679_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_128 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_129_fu_11718_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_129 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_130_fu_11756_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_130 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_131_fu_11794_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_131 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_132_fu_11832_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_132 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_133_fu_11870_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_133 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_134_fu_11908_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_134 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_135_fu_11946_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_135 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_136_fu_11984_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_136 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_137_fu_12022_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_137 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_138_fu_12060_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_138 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_139_fu_12098_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_139 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_140_fu_12136_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_140 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_141_fu_12174_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_141 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_142_fu_12212_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_142 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_143_fu_12250_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_143 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_144_fu_12274_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_144 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln116_8_fu_12344_p2 SOURCE src/conv2.cpp:116 VARIABLE sub_ln116_8 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_145_fu_12354_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_145 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_146_fu_12359_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_146 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_147_fu_12398_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_147 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_148_fu_12436_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_148 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_149_fu_12474_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_149 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_150_fu_12512_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_150 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_151_fu_12550_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_151 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_152_fu_12588_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_152 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_153_fu_12626_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_153 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_154_fu_12664_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_154 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_155_fu_12702_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_155 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_156_fu_12740_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_156 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_157_fu_12778_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_157 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_158_fu_12816_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_158 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_159_fu_12854_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_159 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_160_fu_12892_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_160 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_161_fu_12930_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_161 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_162_fu_12954_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_162 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln116_9_fu_13024_p2 SOURCE src/conv2.cpp:116 VARIABLE sub_ln116_9 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_163_fu_13034_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_163 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_164_fu_13039_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_164 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_165_fu_13078_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_165 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_166_fu_13116_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_166 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_167_fu_13154_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_167 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_168_fu_13192_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_168 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_169_fu_13230_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_169 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_170_fu_13268_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_170 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_171_fu_13306_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_171 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_172_fu_13344_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_172 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_173_fu_13382_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_173 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_174_fu_13420_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_174 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_175_fu_13458_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_175 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_176_fu_13496_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_176 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_177_fu_13534_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_177 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_178_fu_13572_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_178 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_179_fu_13610_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_179 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_180_fu_13634_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_180 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln116_10_fu_13704_p2 SOURCE src/conv2.cpp:116 VARIABLE sub_ln116_10 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_181_fu_13714_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_181 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_182_fu_13719_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_182 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_183_fu_13758_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_183 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_184_fu_13796_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_184 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_185_fu_13834_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_185 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_186_fu_13872_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_186 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_187_fu_13910_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_187 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_188_fu_13948_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_188 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_189_fu_13986_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_189 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_190_fu_14024_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_190 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_191_fu_14062_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_191 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_192_fu_14100_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_192 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_193_fu_14138_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_193 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_194_fu_14176_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_194 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_195_fu_14214_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_195 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_196_fu_14252_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_196 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_197_fu_14290_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_197 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_198_fu_14314_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_198 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln116_11_fu_14384_p2 SOURCE src/conv2.cpp:116 VARIABLE sub_ln116_11 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_199_fu_14394_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_199 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_200_fu_14399_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_200 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_201_fu_14438_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_201 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_202_fu_14476_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_202 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_203_fu_14514_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_203 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_204_fu_14552_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_204 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_205_fu_14590_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_205 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_206_fu_14628_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_206 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_207_fu_14666_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_207 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_208_fu_14704_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_208 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_209_fu_14742_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_209 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_210_fu_14780_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_210 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_211_fu_14818_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_211 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_212_fu_14856_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_212 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_213_fu_14894_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_213 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_214_fu_14932_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_214 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_215_fu_14956_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_215 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_216_fu_14980_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_216 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln116_12_fu_15064_p2 SOURCE src/conv2.cpp:116 VARIABLE sub_ln116_12 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_217_fu_15074_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_217 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_218_fu_15079_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_218 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_219_fu_15118_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_219 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_220_fu_15156_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_220 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_221_fu_15194_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_221 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_222_fu_15232_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_222 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_223_fu_15270_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_223 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_224_fu_15308_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_224 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_225_fu_15346_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_225 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_226_fu_15384_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_226 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_227_fu_15422_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_227 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_228_fu_15460_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_228 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_229_fu_15498_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_229 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_230_fu_15536_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_230 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_231_fu_15574_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_231 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_232_fu_15612_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_232 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_233_fu_15636_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_233 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_234_fu_15660_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_234 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln116_13_fu_15744_p2 SOURCE src/conv2.cpp:116 VARIABLE sub_ln116_13 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_235_fu_15754_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_235 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_236_fu_15759_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_236 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_237_fu_15798_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_237 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_238_fu_15836_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_238 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_239_fu_15874_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_239 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_240_fu_15912_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_240 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_241_fu_15950_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_241 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_242_fu_15988_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_242 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_243_fu_16026_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_243 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_244_fu_16064_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_244 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_245_fu_16102_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_245 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_246_fu_16140_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_246 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_247_fu_16178_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_247 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_248_fu_16216_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_248 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_249_fu_16254_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_249 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_250_fu_16292_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_250 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_251_fu_16330_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_251 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_252_fu_16354_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_252 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln116_14_fu_16424_p2 SOURCE src/conv2.cpp:116 VARIABLE sub_ln116_14 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_253_fu_16434_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_253 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_254_fu_16439_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_254 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_255_fu_16478_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_255 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_256_fu_16516_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_256 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_257_fu_16554_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_257 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_258_fu_16592_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_258 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_259_fu_16630_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_259 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_260_fu_16668_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_260 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_261_fu_16706_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_261 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_262_fu_16744_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_262 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_263_fu_16782_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_263 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_264_fu_16820_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_264 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_265_fu_16858_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_265 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_266_fu_16896_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_266 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_267_fu_16920_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_267 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_268_fu_16944_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_268 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_269_fu_16968_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_269 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_270_fu_16992_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_270 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln116_15_fu_17034_p2 SOURCE src/conv2.cpp:116 VARIABLE sub_ln116_15 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_271_fu_17044_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_271 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_272_fu_17049_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_272 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_273_fu_17074_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_273 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_274_fu_17099_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_274 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_275_fu_17124_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_275 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_276_fu_17149_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_276 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_277_fu_17174_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_277 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_278_fu_17199_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_278 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_279_fu_17224_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_279 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_280_fu_17249_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_280 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_281_fu_17274_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_281 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_282_fu_17299_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_282 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_283_fu_17324_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_283 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_284_fu_17349_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_284 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_285_fu_17374_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_285 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_286_fu_17399_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_286 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_287_fu_17424_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_287 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_288_fu_17449_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_288 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln116_16_fu_17492_p2 SOURCE src/conv2.cpp:116 VARIABLE sub_ln116_16 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_289_fu_17502_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_289 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_290_fu_17507_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_290 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_291_fu_17532_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_291 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_292_fu_17557_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_292 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_293_fu_17582_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_293 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_294_fu_17607_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_294 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_295_fu_17632_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_295 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_296_fu_17657_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_296 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_297_fu_17682_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_297 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_298_fu_17707_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_298 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_299_fu_17732_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_299 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_300_fu_17757_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_300 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_301_fu_17782_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_301 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_302_fu_17807_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_302 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_303_fu_17832_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_303 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_304_fu_17857_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_304 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_305_fu_17882_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_305 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_306_fu_17907_p2 SOURCE src/conv2.cpp:116 VARIABLE add_ln116_306 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_236_p2 SOURCE src/conv2.cpp:121 VARIABLE add_ln121 LOOP VITIS_LOOP_121_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_buffer_tile_c2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME xClamped_fu_216_p2 SOURCE {} VARIABLE xClamped LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME xClamped_1_fu_223_p2 SOURCE {} VARIABLE xClamped_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME xClamped_2_fu_230_p2 SOURCE {} VARIABLE xClamped_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME xClamped_3_fu_237_p2 SOURCE {} VARIABLE xClamped_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME xClamped_4_fu_244_p2 SOURCE {} VARIABLE xClamped_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME xClamped_5_fu_251_p2 SOURCE {} VARIABLE xClamped_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME xClamped_6_fu_258_p2 SOURCE {} VARIABLE xClamped_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME xClamped_7_fu_265_p2 SOURCE {} VARIABLE xClamped_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME xClamped_8_fu_272_p2 SOURCE {} VARIABLE xClamped_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME xClamped_9_fu_279_p2 SOURCE {} VARIABLE xClamped_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME xClamped_10_fu_286_p2 SOURCE {} VARIABLE xClamped_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME xClamped_11_fu_293_p2 SOURCE {} VARIABLE xClamped_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME xClamped_12_fu_300_p2 SOURCE {} VARIABLE xClamped_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME xClamped_13_fu_307_p2 SOURCE {} VARIABLE xClamped_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME xClamped_14_fu_314_p2 SOURCE {} VARIABLE xClamped_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME xClamped_15_fu_321_p2 SOURCE {} VARIABLE xClamped_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME yClamped_fu_328_p2 SOURCE {} VARIABLE yClamped LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME yClamped_1_fu_335_p2 SOURCE {} VARIABLE yClamped_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME yClamped_2_fu_342_p2 SOURCE {} VARIABLE yClamped_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME yClamped_3_fu_349_p2 SOURCE {} VARIABLE yClamped_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME yClamped_4_fu_356_p2 SOURCE {} VARIABLE yClamped_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME yClamped_5_fu_363_p2 SOURCE {} VARIABLE yClamped_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME yClamped_6_fu_370_p2 SOURCE {} VARIABLE yClamped_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME yClamped_7_fu_377_p2 SOURCE {} VARIABLE yClamped_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME yClamped_8_fu_384_p2 SOURCE {} VARIABLE yClamped_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME yClamped_9_fu_391_p2 SOURCE {} VARIABLE yClamped_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME yClamped_10_fu_398_p2 SOURCE {} VARIABLE yClamped_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME yClamped_11_fu_405_p2 SOURCE {} VARIABLE yClamped_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME yClamped_12_fu_412_p2 SOURCE {} VARIABLE yClamped_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME yClamped_13_fu_419_p2 SOURCE {} VARIABLE yClamped_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME yClamped_14_fu_426_p2 SOURCE {} VARIABLE yClamped_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME yClamped_15_fu_433_p2 SOURCE {} VARIABLE yClamped_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} conv2_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_97_fu_58_p2 SOURCE {} VARIABLE empty_97 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_1_fu_635_p2 SOURCE src/conv2.cpp:30 VARIABLE add_ln30_1 LOOP TJ_TI BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_647_p2 SOURCE src/conv2.cpp:30 VARIABLE add_ln30 LOOP TJ_TI BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tn_1_fu_737_p2 SOURCE src/conv2.cpp:38 VARIABLE tn_1 LOOP TN BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_784_p2 SOURCE src/conv2.cpp:55 VARIABLE empty LOOP NOUT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_796_p2 SOURCE src/conv2.cpp:55 VARIABLE add_ln55 LOOP NOUT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_822_p2 SOURCE src/conv2.cpp:73 VARIABLE add_ln73 LOOP TY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_23_fu_836_p2 SOURCE src/conv2.cpp:73 VARIABLE add_ln73_23 LOOP TY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_24_fu_842_p2 SOURCE src/conv2.cpp:73 VARIABLE add_ln73_24 LOOP TY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_25_fu_848_p2 SOURCE src/conv2.cpp:73 VARIABLE add_ln73_25 LOOP TY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_26_fu_854_p2 SOURCE src/conv2.cpp:73 VARIABLE add_ln73_26 LOOP TY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_27_fu_860_p2 SOURCE src/conv2.cpp:73 VARIABLE add_ln73_27 LOOP TY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_28_fu_866_p2 SOURCE src/conv2.cpp:73 VARIABLE add_ln73_28 LOOP TY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_29_fu_872_p2 SOURCE src/conv2.cpp:73 VARIABLE add_ln73_29 LOOP TY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_98_fu_878_p2 SOURCE src/conv2.cpp:55 VARIABLE empty_98 LOOP TY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_100_fu_899_p2 SOURCE src/conv2.cpp:55 VARIABLE empty_100 LOOP TY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_911_p2 SOURCE src/conv2.cpp:58 VARIABLE add_ln58 LOOP TY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_30_fu_933_p2 SOURCE src/conv2.cpp:73 VARIABLE add_ln73_30 LOOP TX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_31_fu_943_p2 SOURCE src/conv2.cpp:73 VARIABLE add_ln73_31 LOOP TX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_32_fu_953_p2 SOURCE src/conv2.cpp:73 VARIABLE add_ln73_32 LOOP TX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_33_fu_963_p2 SOURCE src/conv2.cpp:73 VARIABLE add_ln73_33 LOOP TX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_34_fu_973_p2 SOURCE src/conv2.cpp:73 VARIABLE add_ln73_34 LOOP TX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_35_fu_983_p2 SOURCE src/conv2.cpp:73 VARIABLE add_ln73_35 LOOP TX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_36_fu_993_p2 SOURCE src/conv2.cpp:73 VARIABLE add_ln73_36 LOOP TX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_37_fu_1003_p2 SOURCE src/conv2.cpp:73 VARIABLE add_ln73_37 LOOP TX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_101_fu_1013_p2 SOURCE src/conv2.cpp:55 VARIABLE empty_101 LOOP TX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_1029_p2 SOURCE src/conv2.cpp:59 VARIABLE add_ln59 LOOP TX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U186 SOURCE src/conv2.cpp:73 VARIABLE mul49_1 LOOP TX BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U186 SOURCE src/conv2.cpp:73 VARIABLE mul49_3 LOOP TX BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U186 SOURCE src/conv2.cpp:73 VARIABLE mul49_5 LOOP TX BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U186 SOURCE src/conv2.cpp:73 VARIABLE mul49_7 LOOP TX BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_1_fu_1035_p2 SOURCE src/conv2.cpp:141 VARIABLE add_ln141_1 LOOP VITIS_LOOP_141_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_5_fu_1062_p2 SOURCE src/conv2.cpp:147 VARIABLE add_ln147_5 LOOP VITIS_LOOP_141_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_1074_p2 SOURCE src/conv2.cpp:141 VARIABLE add_ln141 LOOP VITIS_LOOP_141_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_2_fu_1084_p2 SOURCE src/conv2.cpp:147 VARIABLE add_ln147_2 LOOP VITIS_LOOP_141_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_6_fu_1115_p2 SOURCE src/conv2.cpp:147 VARIABLE add_ln147_6 LOOP VITIS_LOOP_143_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_7_fu_1136_p2 SOURCE src/conv2.cpp:147 VARIABLE add_ln147_7 LOOP VITIS_LOOP_143_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_1148_p2 SOURCE src/conv2.cpp:143 VARIABLE add_ln143 LOOP VITIS_LOOP_143_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_1154_p2 SOURCE src/conv2.cpp:30 VARIABLE tmp LOOP VITIS_LOOP_143_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_103_fu_1163_p2 SOURCE src/conv2.cpp:30 VARIABLE empty_103 LOOP VITIS_LOOP_143_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln147_fu_1192_p2 SOURCE src/conv2.cpp:147 VARIABLE sub_ln147 LOOP VITIS_LOOP_143_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_8_fu_1202_p2 SOURCE src/conv2.cpp:147 VARIABLE add_ln147_8 LOOP VITIS_LOOP_145_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_1218_p2 SOURCE src/conv2.cpp:145 VARIABLE add_ln145 LOOP VITIS_LOOP_145_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_1224_p2 SOURCE src/conv2.cpp:147 VARIABLE add_ln147 LOOP VITIS_LOOP_145_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_1_fu_1233_p2 SOURCE src/conv2.cpp:147 VARIABLE add_ln147_1 LOOP VITIS_LOOP_145_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_4_fu_1250_p2 SOURCE src/conv2.cpp:147 VARIABLE add_ln147_4 LOOP VITIS_LOOP_145_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_3_fu_1259_p2 SOURCE src/conv2.cpp:147 VARIABLE add_ln147_3 LOOP VITIS_LOOP_145_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_1089_p2 SOURCE src/conv2.cpp:31 VARIABLE add_ln31 LOOP TJ_TI BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_fm_buffer_1_U SOURCE {} VARIABLE input_fm_buffer_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_buffer_0_0_0_U SOURCE {} VARIABLE weights_buffer_0_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_buffer_0_0_1_U SOURCE {} VARIABLE weights_buffer_0_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_buffer_0_0_2_U SOURCE {} VARIABLE weights_buffer_0_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_buffer_0_0_3_U SOURCE {} VARIABLE weights_buffer_0_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_buffer_0_0_4_U SOURCE {} VARIABLE weights_buffer_0_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_buffer_0_0_5_U SOURCE {} VARIABLE weights_buffer_0_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_buffer_0_0_6_U SOURCE {} VARIABLE weights_buffer_0_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_buffer_0_0_7_U SOURCE {} VARIABLE weights_buffer_0_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_fm_buffer_U SOURCE {} VARIABLE output_fm_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 22 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 4 BRAM 38 URAM 0}} conv3_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_83_fu_58_p2 SOURCE {} VARIABLE empty_83 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_303_p2 SOURCE src/conv3.cpp:107 VARIABLE tmp LOOP VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_313_p2 SOURCE src/conv3.cpp:107 VARIABLE empty LOOP VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_332_p2 SOURCE src/srcnn.cpp:55 VARIABLE add_ln55 LOOP VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln115_fu_387_p2 SOURCE src/conv3.cpp:115 VARIABLE sub_ln115 LOOP VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_2_fu_257_p2 SOURCE src/conv3.cpp:106 VARIABLE add_ln106_2 LOOP VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_399_p2 SOURCE src/conv3.cpp:106 VARIABLE add_ln106 LOOP VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_9_1_1_U199 SOURCE src/conv3.cpp:115 VARIABLE mul_ln115 LOOP VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_1_fu_433_p2 SOURCE src/conv3.cpp:106 VARIABLE add_ln106_1 LOOP VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_19ns_23_1_1_U200 SOURCE src/conv3.cpp:106 VARIABLE mul_ln106 LOOP VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid122_fu_452_p2 SOURCE {} VARIABLE p_mid122 LOOP VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_1_fu_465_p2 SOURCE src/srcnn.cpp:55 VARIABLE add_ln55_1 LOOP VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln115_1_fu_518_p2 SOURCE src/conv3.cpp:115 VARIABLE sub_ln115_1 LOOP VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_548_p2 SOURCE src/conv3.cpp:107 VARIABLE add_ln107 LOOP VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_9ns_5ns_5ns_5ns_12_4_1_U201 SOURCE src/conv3.cpp:115 VARIABLE add_ln115_3 LOOP VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_9ns_5ns_5ns_5ns_12_4_1_U201 SOURCE src/conv3.cpp:107 VARIABLE mul_ln107 LOOP VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_mid1_fu_583_p2 SOURCE src/conv3.cpp:107 VARIABLE tmp_mid1 LOOP VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_593_p2 SOURCE src/conv3.cpp:107 VARIABLE p_mid1 LOOP VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_2_fu_612_p2 SOURCE src/srcnn.cpp:55 VARIABLE add_ln55_2 LOOP VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln115_2_fu_667_p2 SOURCE src/conv3.cpp:115 VARIABLE sub_ln115_2 LOOP VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_9ns_5ns_5ns_5ns_12_4_1_U201 SOURCE src/conv3.cpp:115 VARIABLE add_ln115_4 LOOP VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_1_fu_695_p2 SOURCE src/conv3.cpp:111 VARIABLE add_ln111_1 LOOP VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_705_p2 SOURCE src/conv3.cpp:111 VARIABLE add_ln111 LOOP VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_1_fu_772_p2 SOURCE src/conv3.cpp:115 VARIABLE add_ln115_1 LOOP VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_808_p2 SOURCE src/conv3.cpp:108 VARIABLE add_ln108 LOOP VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_1_fu_272_p2 SOURCE src/conv3.cpp:107 VARIABLE add_ln107_1 LOOP VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} conv3_Pipeline_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_82_fu_58_p2 SOURCE {} VARIABLE empty_82 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_624_p2 SOURCE src/conv3.cpp:31 VARIABLE add_ln31_1 LOOP TJ_TI BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_636_p2 SOURCE src/conv3.cpp:31 VARIABLE add_ln31 LOOP TJ_TI BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_1_fu_700_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40_1 LOOP TN BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_712_p2 SOURCE src/conv3.cpp:40 VARIABLE add_ln40 LOOP TN BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_12_1_1_U215 SOURCE src/conv3.cpp:104 VARIABLE empty LOOP TN BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp11_fu_760_p2 SOURCE src/conv3.cpp:104 VARIABLE tmp11 LOOP TN BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_84_fu_777_p2 SOURCE src/conv3.cpp:58 VARIABLE empty_84 LOOP TY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_789_p2 SOURCE src/conv3.cpp:58 VARIABLE add_ln58 LOOP TY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_85_fu_799_p2 SOURCE src/conv3.cpp:58 VARIABLE empty_85 LOOP TX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_815_p2 SOURCE src/conv3.cpp:59 VARIABLE add_ln59 LOOP TX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_831_p2 SOURCE src/conv3.cpp:63 VARIABLE add_ln63 LOOP KY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_86_fu_857_p2 SOURCE src/conv3.cpp:63 VARIABLE empty_86 LOOP KY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp10_fu_883_p2 SOURCE src/conv3.cpp:63 VARIABLE tmp10 LOOP KY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_87_fu_888_p2 SOURCE src/conv3.cpp:63 VARIABLE empty_87 LOOP KY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp12_fu_893_p2 SOURCE src/conv3.cpp:63 VARIABLE tmp12 LOOP KY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_88_fu_903_p2 SOURCE src/conv3.cpp:63 VARIABLE empty_88 LOOP KY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp14_fu_908_p2 SOURCE src/conv3.cpp:63 VARIABLE tmp14 LOOP KY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_89_fu_918_p2 SOURCE src/conv3.cpp:63 VARIABLE empty_89 LOOP KY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp16_fu_923_p2 SOURCE src/conv3.cpp:63 VARIABLE tmp16 LOOP KY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_90_fu_933_p2 SOURCE src/conv3.cpp:63 VARIABLE empty_90 LOOP KY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp18_fu_938_p2 SOURCE src/conv3.cpp:63 VARIABLE tmp18 LOOP KY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_91_fu_948_p2 SOURCE src/conv3.cpp:63 VARIABLE empty_91 LOOP KY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp20_fu_953_p2 SOURCE src/conv3.cpp:63 VARIABLE tmp20 LOOP KY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_92_fu_963_p2 SOURCE src/conv3.cpp:63 VARIABLE empty_92 LOOP KY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp22_fu_968_p2 SOURCE src/conv3.cpp:63 VARIABLE tmp22 LOOP KY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_93_fu_978_p2 SOURCE src/conv3.cpp:63 VARIABLE empty_93 LOOP KY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_94_fu_983_p2 SOURCE src/conv3.cpp:63 VARIABLE empty_94 LOOP KY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_95_fu_988_p2 SOURCE src/conv3.cpp:63 VARIABLE empty_95 LOOP KY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_10_1_1_U216 SOURCE src/conv3.cpp:73 VARIABLE mul_ln73 LOOP KY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_8_fu_1012_p2 SOURCE src/conv3.cpp:73 VARIABLE add_ln73_8 LOOP KY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_9_fu_1018_p2 SOURCE src/conv3.cpp:73 VARIABLE add_ln73_9 LOOP KY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_10_fu_1024_p2 SOURCE src/conv3.cpp:73 VARIABLE add_ln73_10 LOOP KY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_11_fu_1030_p2 SOURCE src/conv3.cpp:73 VARIABLE add_ln73_11 LOOP KY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_12_fu_1036_p2 SOURCE src/conv3.cpp:73 VARIABLE add_ln73_12 LOOP KY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_13_fu_1042_p2 SOURCE src/conv3.cpp:73 VARIABLE add_ln73_13 LOOP KY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_14_fu_1048_p2 SOURCE src/conv3.cpp:73 VARIABLE add_ln73_14 LOOP KY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_1180_p2 SOURCE src/conv3.cpp:64 VARIABLE add_ln64 LOOP KX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_1186_p2 SOURCE src/conv3.cpp:68 VARIABLE add_ln68 LOOP KX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_15_fu_1204_p2 SOURCE src/conv3.cpp:73 VARIABLE add_ln73_15 LOOP KX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_16_fu_1209_p2 SOURCE src/conv3.cpp:73 VARIABLE add_ln73_16 LOOP KX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_17_fu_1214_p2 SOURCE src/conv3.cpp:73 VARIABLE add_ln73_17 LOOP KX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_18_fu_1219_p2 SOURCE src/conv3.cpp:73 VARIABLE add_ln73_18 LOOP KX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_19_fu_1224_p2 SOURCE src/conv3.cpp:73 VARIABLE add_ln73_19 LOOP KX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_20_fu_1229_p2 SOURCE src/conv3.cpp:73 VARIABLE add_ln73_20 LOOP KX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_21_fu_1234_p2 SOURCE src/conv3.cpp:73 VARIABLE add_ln73_21 LOOP KX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_22_fu_1239_p2 SOURCE src/conv3.cpp:73 VARIABLE add_ln73_22 LOOP KX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_1244_p2 SOURCE src/conv3.cpp:73 VARIABLE add_ln73 LOOP KX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_1_fu_1259_p2 SOURCE src/conv3.cpp:73 VARIABLE add_ln73_1 LOOP KX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_2_fu_1274_p2 SOURCE src/conv3.cpp:73 VARIABLE add_ln73_2 LOOP KX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_3_fu_1289_p2 SOURCE src/conv3.cpp:73 VARIABLE add_ln73_3 LOOP KX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_4_fu_1304_p2 SOURCE src/conv3.cpp:73 VARIABLE add_ln73_4 LOOP KX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_5_fu_1319_p2 SOURCE src/conv3.cpp:73 VARIABLE add_ln73_5 LOOP KX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_6_fu_1334_p2 SOURCE src/conv3.cpp:73 VARIABLE add_ln73_6 LOOP KX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_7_fu_1349_p2 SOURCE src/conv3.cpp:73 VARIABLE add_ln73_7 LOOP KX BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_4_fu_1444_p2 SOURCE src/conv3.cpp:143 VARIABLE add_ln143_4 LOOP VITIS_LOOP_139_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_fu_1460_p2 SOURCE src/conv3.cpp:139 VARIABLE add_ln139 LOOP VITIS_LOOP_139_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_96_fu_1466_p2 SOURCE src/conv3.cpp:139 VARIABLE empty_96 LOOP VITIS_LOOP_139_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln143_fu_1495_p2 SOURCE src/conv3.cpp:143 VARIABLE sub_ln143 LOOP VITIS_LOOP_139_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_5_fu_1527_p2 SOURCE src/conv3.cpp:143 VARIABLE add_ln143_5 LOOP VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_1543_p2 SOURCE src/conv3.cpp:141 VARIABLE add_ln141 LOOP VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_1549_p2 SOURCE src/conv3.cpp:143 VARIABLE add_ln143 LOOP VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_1_fu_1558_p2 SOURCE src/conv3.cpp:143 VARIABLE add_ln143_1 LOOP VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_1505_p2 SOURCE src/conv3.cpp:32 VARIABLE add_ln32 LOOP TJ_TI BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_fm_buffer_U SOURCE {} VARIABLE input_fm_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_fm_buffer_0_U SOURCE {} VARIABLE output_fm_buffer_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 2 BRAM 9 URAM 0}} srcnn {AREA {DSP 15 BRAM 259 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.707 seconds; current allocated memory: 441.918 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for srcnn.
INFO: [VLOG 209-307] Generating Verilog RTL for srcnn.
Execute       syn_report -model srcnn -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 75.06 MHz
Command     autosyn done; 79.34 sec.
Command   csynth_design done; 150.826 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 100 seconds. CPU system time: 13 seconds. Elapsed time: 150.826 seconds; current allocated memory: 350.629 MB.
Command ap_source done; 152.018 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1 opened at Wed Nov 01 22:09:30 +1100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck24-ubva530-2LV-c 
Execute       create_platform xck24-ubva530-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck24-ubva530-2LV-c'
Command       create_platform done; 1.071 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.179 sec.
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.272 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.42 sec.
Execute   set_part xck24-ubva530-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck24-ubva530-2LV-c 
Execute     create_platform xck24-ubva530-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.108 sec.
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.129 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   csim_design -ldflags -I/C:/SPB_Data/ELEN90096-Group-2/SRCNN/src/include -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -I/C:/SPB_Data/ELEN90096-Group-2/SRCNN/src/include -clean -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 19.245 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 19.245 seconds; current allocated memory: 0.711 MB.
Command ap_source done; error code: 1; 21.035 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1 opened at Wed Nov 01 22:10:53 +1100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck24-ubva530-2LV-c 
Execute       create_platform xck24-ubva530-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck24-ubva530-2LV-c'
Command       create_platform done; 0.714 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.115 sec.
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.842 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.971 sec.
Execute   set_part xck24-ubva530-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck24-ubva530-2LV-c 
Execute     create_platform xck24-ubva530-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.121 sec.
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.142 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   csim_design -ldflags -I/C:/SPB_Data/ELEN90096-Group-2/SRCNN/src/include -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -I/C:/SPB_Data/ELEN90096-Group-2/SRCNN/src/include -clean -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 17.538 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 17.538 seconds; current allocated memory: 0.711 MB.
Command ap_source done; error code: 1; 18.871 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1 opened at Wed Nov 01 22:12:23 +1100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck24-ubva530-2LV-c 
Execute       create_platform xck24-ubva530-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck24-ubva530-2LV-c'
Command       create_platform done; 0.843 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.131 sec.
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.991 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.162 sec.
Execute   set_part xck24-ubva530-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck24-ubva530-2LV-c 
Execute     create_platform xck24-ubva530-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.149 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   csim_design -ldflags -I/C:/SPB_Data/ELEN90096-Group-2/SRCNN/src/include -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -I/C:/SPB_Data/ELEN90096-Group-2/SRCNN/src/include -clean -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 47.831 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 69.758 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 69.758 seconds; current allocated memory: 0.879 MB.
Command ap_source done; 71.284 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1 opened at Wed Nov 01 22:19:22 +1100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck24-ubva530-2LV-c 
Execute       create_platform xck24-ubva530-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck24-ubva530-2LV-c'
Command       create_platform done; 0.741 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.104 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.135 sec.
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.887 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.021 sec.
Execute   set_part xck24-ubva530-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck24-ubva530-2LV-c 
Execute     create_platform xck24-ubva530-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.114 sec.
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.136 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   csim_design -ldflags -I/C:/SPB_Data/ELEN90096-Group-2/SRCNN/src/include -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -I/C:/SPB_Data/ELEN90096-Group-2/SRCNN/src/include -clean -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 47.234 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 70.008 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 70.008 seconds; current allocated memory: 0.820 MB.
Command ap_source done; 71.381 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1 opened at Wed Nov 01 22:46:22 +1100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck24-ubva530-2LV-c 
Execute       create_platform xck24-ubva530-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck24-ubva530-2LV-c'
Command       create_platform done; 0.791 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.135 sec.
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.937 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.074 sec.
Execute   set_part xck24-ubva530-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck24-ubva530-2LV-c 
Execute     create_platform xck24-ubva530-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.112 sec.
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.135 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   csim_design -ldflags -I/C:/SPB_Data/ELEN90096-Group-2/SRCNN/src/include -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -I/C:/SPB_Data/ELEN90096-Group-2/SRCNN/src/include -clean -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 16.139 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 16.139 seconds; current allocated memory: 0.742 MB.
Command ap_source done; error code: 1; 17.581 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1 opened at Wed Nov 01 22:47:53 +1100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck24-ubva530-2LV-c 
Execute       create_platform xck24-ubva530-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck24-ubva530-2LV-c'
Command       create_platform done; 0.738 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.117 sec.
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.868 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.003 sec.
Execute   set_part xck24-ubva530-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck24-ubva530-2LV-c 
Execute     create_platform xck24-ubva530-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.108 sec.
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.129 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   csim_design -ldflags -I/C:/SPB_Data/ELEN90096-Group-2/SRCNN/src/include -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -I/C:/SPB_Data/ELEN90096-Group-2/SRCNN/src/include -clean -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 16.862 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 16.863 seconds; current allocated memory: 0.785 MB.
Command ap_source done; error code: 1; 18.232 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1 opened at Wed Nov 01 22:49:07 +1100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck24-ubva530-2LV-c 
Execute       create_platform xck24-ubva530-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck24-ubva530-2LV-c'
Command       create_platform done; 0.85 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.984 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.154 sec.
Execute   set_part xck24-ubva530-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck24-ubva530-2LV-c 
Execute     create_platform xck24-ubva530-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.122 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.16 sec.
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.188 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   csim_design -ldflags -I/C:/SPB_Data/ELEN90096-Group-2/SRCNN/src/include -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -I/C:/SPB_Data/ELEN90096-Group-2/SRCNN/src/include -clean -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 5.679 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 27.449 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 27.449 seconds; current allocated memory: 0.746 MB.
Command ap_source done; error code: 1; 29.048 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1 opened at Wed Nov 01 22:51:54 +1100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck24-ubva530-2LV-c 
Execute       create_platform xck24-ubva530-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck24-ubva530-2LV-c'
Command       create_platform done; 0.755 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.125 sec.
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.894 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.033 sec.
Execute   set_part xck24-ubva530-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck24-ubva530-2LV-c 
Execute     create_platform xck24-ubva530-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.108 sec.
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.128 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   csim_design -ldflags -I/C:/SPB_Data/ELEN90096-Group-2/SRCNN/src/include -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -I/C:/SPB_Data/ELEN90096-Group-2/SRCNN/src/include -clean -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 48.772 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 70.288 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 70.288 seconds; current allocated memory: 0.898 MB.
Command ap_source done; 71.664 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1 opened at Wed Nov 01 22:55:13 +1100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck24-ubva530-2LV-c 
Execute       create_platform xck24-ubva530-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck24-ubva530-2LV-c'
Command       create_platform done; 0.738 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.108 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.144 sec.
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.896 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.024 sec.
Execute   set_part xck24-ubva530-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck24-ubva530-2LV-c 
Execute     create_platform xck24-ubva530-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.107 sec.
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.125 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   csim_design -ldflags -I/C:/SPB_Data/ELEN90096-Group-2/SRCNN/src/include -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -I/C:/SPB_Data/ELEN90096-Group-2/SRCNN/src/include -clean -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 48.879 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 70.34 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 70.34 seconds; current allocated memory: 0.785 MB.
Command ap_source done; 71.712 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1 opened at Wed Nov 01 23:03:40 +1100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck24-ubva530-2LV-c 
Execute       create_platform xck24-ubva530-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck24-ubva530-2LV-c'
Command       create_platform done; 0.73 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.117 sec.
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.861 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.987 sec.
Execute   set_part xck24-ubva530-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck24-ubva530-2LV-c 
Execute     create_platform xck24-ubva530-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.148 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   csim_design -ldflags -I/C:/SPB_Data/ELEN90096-Group-2/SRCNN/src/include -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -I/C:/SPB_Data/ELEN90096-Group-2/SRCNN/src/include -clean -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 49.298 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 70.927 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 70.927 seconds; current allocated memory: 0.898 MB.
Command ap_source done; 72.279 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1 opened at Wed Nov 01 23:07:21 +1100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck24-ubva530-2LV-c 
Execute       create_platform xck24-ubva530-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck24-ubva530-2LV-c'
Command       create_platform done; 0.749 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.121 sec.
Execute       ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.885 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.018 sec.
Execute   set_part xck24-ubva530-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck24-ubva530-2LV-c 
Execute     create_platform xck24-ubva530-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.129 sec.
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.156 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   csim_design -ldflags -I/C:/SPB_Data/ELEN90096-Group-2/SRCNN/src/include -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -I/C:/SPB_Data/ELEN90096-Group-2/SRCNN/src/include -clean -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xck24-ubva530-2LV-c -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 49.926 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 71.597 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 71.597 seconds; current allocated memory: 0.777 MB.
Command ap_source done; 72.988 sec.
Execute cleanup_all 
