[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847769 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847769 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847769 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11469102 heartbeat IPC: 1.16 cumulative IPC: 1.16 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18583001 heartbeat IPC: 1.406 cumulative IPC: 1.271 (Simulation time: 00 hr 02 min 00 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26546806 heartbeat IPC: 1.256 cumulative IPC: 1.266 (Simulation time: 00 hr 02 min 45 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 31239707 cumulative IPC: 1.28 (Simulation time: 00 hr 03 min 28 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 31239707 cumulative IPC: 1.28 (Simulation time: 00 hr 03 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.28 instructions: 40000000 cycles: 31239707
CPU 0 Branch Prediction Accuracy: 95.32% MPKI: 10.57 Average ROB Occupancy at Mispredict: 45.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 8.698
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197796 HIT:     194187 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197796 HIT:     194187 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 149.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568497 HIT:     460923 MISS:     107574 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430590 HIT:     343613 MISS:      86977 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35383 HIT:      21840 MISS:      13543 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95447 HIT:      95209 MISS:        238 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7077 HIT:        261 MISS:       6816 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.29 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3276995 HIT:    3007803 MISS:     269192 MSHR_MERGE:      69468
cpu0->cpu0_L1I LOAD         ACCESS:    3276995 HIT:    3007803 MISS:     269192 MSHR_MERGE:      69468
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.428 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13281479 HIT:   12863535 MISS:     417944 MSHR_MERGE:     144614
cpu0->cpu0_L1D LOAD         ACCESS:    7388286 HIT:    7091256 MISS:     297030 MSHR_MERGE:      66162
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5885454 HIT:    5771630 MISS:     113824 MSHR_MERGE:      78439
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7739 HIT:        649 MISS:       7090 MSHR_MERGE:         13
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.81 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2899030 HIT:    2854593 MISS:      44437 MSHR_MERGE:      28564
cpu0->cpu0_ITLB LOAD         ACCESS:    2899030 HIT:    2854593 MISS:      44437 MSHR_MERGE:      28564
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.334 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12555733 HIT:   12314872 MISS:     240861 MSHR_MERGE:      58938
cpu0->cpu0_DTLB LOAD         ACCESS:   12555733 HIT:   12314872 MISS:     240861 MSHR_MERGE:      58938
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.862 cycles
cpu0->LLC TOTAL        ACCESS:     135781 HIT:     128448 MISS:       7333 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      86977 HIT:      83803 MISS:       3174 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13543 HIT:      10829 MISS:       2714 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28445 HIT:      28346 MISS:         99 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6816 HIT:       5470 MISS:       1346 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 165 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        475
  ROW_BUFFER_MISS:       6759
  AVG DBUS CONGESTED CYCLE: 5.36
Channel 0 WQ ROW_BUFFER_HIT:         10
  ROW_BUFFER_MISS:        123
  FULL:          0
Channel 0 REFRESHES ISSUED:       2603
