<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1671402966">
  <File Type="ROUTE-PWR" Name="fibb_synth_power_routed.rpt"/>
  <File Type="PA-TCL" Name="fibb_synth.tcl"/>
  <File Type="BITSTR-MMI" Name="fibb_synth.mmi"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="fibb_synth_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="fibb_synth_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR-SUM" Name="fibb_synth_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="fibb_synth_reports.tcl"/>
  <File Type="OPT-TIMING" Name="fibb_synth_timing_summary_opted.rpt"/>
  <File Type="OPT-DCP" Name="fibb_synth_opt.dcp"/>
  <File Type="OPT-DRC" Name="fibb_synth_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="fibb_synth.hwdef"/>
  <File Type="PWROPT-DCP" Name="fibb_synth_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="fibb_synth_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="fibb_synth_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="fibb_synth_placed.dcp"/>
  <File Type="PLACE-IO" Name="fibb_synth_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="fibb_synth_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="fibb_synth_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="fibb_synth_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="fibb_synth_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="fibb_synth_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="fibb_synth_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BIN" Name="fibb_synth.bin"/>
  <File Type="PLACE-TIMING" Name="fibb_synth_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="fibb_synth_postplace_pwropt.dcp"/>
  <File Type="BITSTR-MSK" Name="fibb_synth.msk"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="fibb_synth_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="fibb_synth_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="fibb_synth_drc_physopted.rpt"/>
  <File Type="BITSTR-RBT" Name="fibb_synth.rbt"/>
  <File Type="PHYSOPT-TIMING" Name="fibb_synth_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="fibb_synth_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="fibb_synth_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="fibb_synth_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="fibb_synth_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="fibb_synth_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="fibb_synth_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="fibb_synth_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="fibb_synth_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="fibb_synth_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="fibb_synth_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="fibb_synth_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="fibb_synth_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="fibb_synth_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="fibb_synth_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="fibb_synth_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="fibb_synth_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="fibb_synth_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="fibb_synth_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="fibb_synth_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="fibb_synth_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="fibb_synth_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="fibb_synth_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="fibb_synth_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="fibb_synth_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="fibb_synth_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="fibb_synth_bus_skew_postroute_physopted.rpt"/>
  <File Type="BG-BIT" Name="fibb_synth.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="fibb_synth_bus_skew_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="fibb_synth_bus_skew_postroute_physopted.rpx"/>
  <File Type="BITSTR-NKY" Name="fibb_synth.nky"/>
  <File Type="BITSTR-BMM" Name="fibb_synth_bd.bmm"/>
  <File Type="PDI-FILE" Name="fibb_synth.pdi"/>
  <File Type="RCFI_FILE" Name="fibb_synth.rcfi"/>
  <File Type="CFI_FILE" Name="fibb_synth.cfi"/>
  <File Type="RNPI_FILE" Name="fibb_synth.rnpi"/>
  <File Type="NPI_FILE" Name="fibb_synth.npi"/>
  <File Type="RBD_FILE" Name="fibb_synth.rbd"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="fibb_synth.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="fibb_synth.sysdef"/>
  <File Type="BG-BGN" Name="fibb_synth.bgn"/>
  <File Type="BG-DRC" Name="fibb_synth.drc"/>
  <File Type="RDI-RDI" Name="fibb_synth.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="ROUTE-RQS" Name="fibb_synth_routed.rqs"/>
  <File Type="POSTROUTE-PHYSOPT-RQS" Name="fibb_synth_postroute_physopted.rqs"/>
  <File Type="ROUTE-RQS-RPT" Name="route_report_qor_suggestions_0.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-RQS-RPT" Name="postroute_physopt_report_qor_suggestions_0.rpt"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/fibb_combined.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/pwm_4b.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FPGA_Prototyping_CH4/FPGA_Prototyping_CH4.srcs/sources_1/new/pwm_4b.v"/>
        <Attr Name="ImportTime" Val="1670791627"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA-Intro/FPGA_Prototyping_CH3/FPGA_Prototyping_CH3.srcs/sources_1/imports/FPGA-Intro/FPGA_Prototyping_Exercises/FPGA_Prototyping_Exercises.sim/seven_seg.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FPGA_Prototyping_CH4/FPGA_Prototyping_CH4.srcs/sources_1/imports/FPGA-Intro/FPGA_Prototyping_CH3/FPGA_Prototyping_CH3.srcs/sources_1/imports/FPGA-Intro/FPGA_Prototyping_Exercises/FPGA_Prototyping_Exercises.sim/seven_seg.v"/>
        <Attr Name="ImportTime" Val="1669999231"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA-Intro/Synthesized_Starter_Code/Synthesized_Starter_Code.srcs/sources_1/new/seven_seg_mux.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FPGA_Prototyping_CH4/FPGA_Prototyping_CH4.srcs/sources_1/imports/FPGA-Intro/Synthesized_Starter_Code/Synthesized_Starter_Code.srcs/sources_1/new/seven_seg_mux.v"/>
        <Attr Name="ImportTime" Val="1670791627"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/fibb_synth.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/BCD_to_binary.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/binary_to_BCD.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/fibonacci.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/BCD_to_binary_synth.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/counter_8b.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.srcs/sources_1/new/counter_8b.v"/>
        <Attr Name="ImportTime" Val="1670975688"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/debounce_FSMD.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/rising_edge_detector_mealy.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.srcs/sources_1/new/rising_edge_detector_mealy.v"/>
        <Attr Name="ImportTime" Val="1670980459"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/debounce_FSMD_synth.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/clock_divider.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../FPGA_Prototyping_CH4/FPGA_Prototyping_CH4.srcs/sources_1/new/clock_divider.v"/>
        <Attr Name="ImportTime" Val="1670874278"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="fibb_synth"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/new/Basys3_Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FPGA_Prototyping_CH4/FPGA_Prototyping_CH4.srcs/constrs_1/imports/new/Basys3_Master.xdc"/>
        <Attr Name="ImportTime" Val="1668925309"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/dual_edge_detector_synth.dcp">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.srcs/utils_1/imports/synth_1/dual_edge_detector_synth.dcp"/>
        <Attr Name="ImportTime" Val="1671076347"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
