#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2655b70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2655d00 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x264d950 .functor NOT 1, L_0x2686580, C4<0>, C4<0>, C4<0>;
L_0x2686310 .functor XOR 1, L_0x26861b0, L_0x2686270, C4<0>, C4<0>;
L_0x2686470 .functor XOR 1, L_0x2686310, L_0x26863d0, C4<0>, C4<0>;
v0x2683950_0 .net *"_ivl_10", 0 0, L_0x26863d0;  1 drivers
v0x2683a50_0 .net *"_ivl_12", 0 0, L_0x2686470;  1 drivers
v0x2683b30_0 .net *"_ivl_2", 0 0, L_0x2686110;  1 drivers
v0x2683bf0_0 .net *"_ivl_4", 0 0, L_0x26861b0;  1 drivers
v0x2683cd0_0 .net *"_ivl_6", 0 0, L_0x2686270;  1 drivers
v0x2683e00_0 .net *"_ivl_8", 0 0, L_0x2686310;  1 drivers
v0x2683ee0_0 .net "a", 0 0, v0x2681de0_0;  1 drivers
v0x2683f80_0 .net "b", 0 0, v0x2681e80_0;  1 drivers
v0x2684020_0 .net "c", 0 0, v0x2681f20_0;  1 drivers
v0x26840c0_0 .var "clk", 0 0;
v0x2684160_0 .net "d", 0 0, v0x2682090_0;  1 drivers
v0x2684200_0 .net "out_dut", 0 0, L_0x2685fb0;  1 drivers
v0x26842a0_0 .net "out_ref", 0 0, L_0x2685270;  1 drivers
v0x2684340_0 .var/2u "stats1", 159 0;
v0x26843e0_0 .var/2u "strobe", 0 0;
v0x2684480_0 .net "tb_match", 0 0, L_0x2686580;  1 drivers
v0x2684540_0 .net "tb_mismatch", 0 0, L_0x264d950;  1 drivers
v0x2684710_0 .net "wavedrom_enable", 0 0, v0x2682180_0;  1 drivers
v0x26847b0_0 .net "wavedrom_title", 511 0, v0x2682220_0;  1 drivers
L_0x2686110 .concat [ 1 0 0 0], L_0x2685270;
L_0x26861b0 .concat [ 1 0 0 0], L_0x2685270;
L_0x2686270 .concat [ 1 0 0 0], L_0x2685fb0;
L_0x26863d0 .concat [ 1 0 0 0], L_0x2685270;
L_0x2686580 .cmp/eeq 1, L_0x2686110, L_0x2686470;
S_0x2655e90 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x2655d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x2656610 .functor NOT 1, v0x2681f20_0, C4<0>, C4<0>, C4<0>;
L_0x264eff0 .functor NOT 1, v0x2681e80_0, C4<0>, C4<0>, C4<0>;
L_0x26849c0 .functor AND 1, L_0x2656610, L_0x264eff0, C4<1>, C4<1>;
L_0x2684a60 .functor NOT 1, v0x2682090_0, C4<0>, C4<0>, C4<0>;
L_0x2684b90 .functor NOT 1, v0x2681de0_0, C4<0>, C4<0>, C4<0>;
L_0x2684c90 .functor AND 1, L_0x2684a60, L_0x2684b90, C4<1>, C4<1>;
L_0x2684d70 .functor OR 1, L_0x26849c0, L_0x2684c90, C4<0>, C4<0>;
L_0x2684e30 .functor AND 1, v0x2681de0_0, v0x2681f20_0, C4<1>, C4<1>;
L_0x2684ef0 .functor AND 1, L_0x2684e30, v0x2682090_0, C4<1>, C4<1>;
L_0x2684fb0 .functor OR 1, L_0x2684d70, L_0x2684ef0, C4<0>, C4<0>;
L_0x2685120 .functor AND 1, v0x2681e80_0, v0x2681f20_0, C4<1>, C4<1>;
L_0x2685190 .functor AND 1, L_0x2685120, v0x2682090_0, C4<1>, C4<1>;
L_0x2685270 .functor OR 1, L_0x2684fb0, L_0x2685190, C4<0>, C4<0>;
v0x264dbc0_0 .net *"_ivl_0", 0 0, L_0x2656610;  1 drivers
v0x264dc60_0 .net *"_ivl_10", 0 0, L_0x2684c90;  1 drivers
v0x26805d0_0 .net *"_ivl_12", 0 0, L_0x2684d70;  1 drivers
v0x2680690_0 .net *"_ivl_14", 0 0, L_0x2684e30;  1 drivers
v0x2680770_0 .net *"_ivl_16", 0 0, L_0x2684ef0;  1 drivers
v0x26808a0_0 .net *"_ivl_18", 0 0, L_0x2684fb0;  1 drivers
v0x2680980_0 .net *"_ivl_2", 0 0, L_0x264eff0;  1 drivers
v0x2680a60_0 .net *"_ivl_20", 0 0, L_0x2685120;  1 drivers
v0x2680b40_0 .net *"_ivl_22", 0 0, L_0x2685190;  1 drivers
v0x2680c20_0 .net *"_ivl_4", 0 0, L_0x26849c0;  1 drivers
v0x2680d00_0 .net *"_ivl_6", 0 0, L_0x2684a60;  1 drivers
v0x2680de0_0 .net *"_ivl_8", 0 0, L_0x2684b90;  1 drivers
v0x2680ec0_0 .net "a", 0 0, v0x2681de0_0;  alias, 1 drivers
v0x2680f80_0 .net "b", 0 0, v0x2681e80_0;  alias, 1 drivers
v0x2681040_0 .net "c", 0 0, v0x2681f20_0;  alias, 1 drivers
v0x2681100_0 .net "d", 0 0, v0x2682090_0;  alias, 1 drivers
v0x26811c0_0 .net "out", 0 0, L_0x2685270;  alias, 1 drivers
S_0x2681320 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x2655d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2681de0_0 .var "a", 0 0;
v0x2681e80_0 .var "b", 0 0;
v0x2681f20_0 .var "c", 0 0;
v0x2681ff0_0 .net "clk", 0 0, v0x26840c0_0;  1 drivers
v0x2682090_0 .var "d", 0 0;
v0x2682180_0 .var "wavedrom_enable", 0 0;
v0x2682220_0 .var "wavedrom_title", 511 0;
S_0x26815c0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x2681320;
 .timescale -12 -12;
v0x2681820_0 .var/2s "count", 31 0;
E_0x2650a30/0 .event negedge, v0x2681ff0_0;
E_0x2650a30/1 .event posedge, v0x2681ff0_0;
E_0x2650a30 .event/or E_0x2650a30/0, E_0x2650a30/1;
E_0x2650c80 .event negedge, v0x2681ff0_0;
E_0x263b9f0 .event posedge, v0x2681ff0_0;
S_0x2681920 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x2681320;
 .timescale -12 -12;
v0x2681b20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2681c00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x2681320;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2682380 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x2655d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x26853d0 .functor NOT 1, v0x2681f20_0, C4<0>, C4<0>, C4<0>;
L_0x2685440 .functor NOT 1, v0x2681e80_0, C4<0>, C4<0>, C4<0>;
L_0x26854d0 .functor AND 1, L_0x26853d0, L_0x2685440, C4<1>, C4<1>;
L_0x26855e0 .functor NOT 1, v0x2682090_0, C4<0>, C4<0>, C4<0>;
L_0x2685680 .functor NOT 1, v0x2681de0_0, C4<0>, C4<0>, C4<0>;
L_0x26856f0 .functor AND 1, L_0x26855e0, L_0x2685680, C4<1>, C4<1>;
L_0x2685840 .functor OR 1, L_0x26854d0, L_0x26856f0, C4<0>, C4<0>;
L_0x2685950 .functor AND 1, v0x2681de0_0, v0x2681f20_0, C4<1>, C4<1>;
L_0x2685b20 .functor AND 1, L_0x2685950, v0x2682090_0, C4<1>, C4<1>;
L_0x2685cf0 .functor OR 1, L_0x2685840, L_0x2685b20, C4<0>, C4<0>;
L_0x2685e60 .functor AND 1, v0x2681e80_0, v0x2681f20_0, C4<1>, C4<1>;
L_0x2685ed0 .functor AND 1, L_0x2685e60, v0x2682090_0, C4<1>, C4<1>;
L_0x2685fb0 .functor OR 1, L_0x2685cf0, L_0x2685ed0, C4<0>, C4<0>;
v0x2682670_0 .net *"_ivl_0", 0 0, L_0x26853d0;  1 drivers
v0x2682750_0 .net *"_ivl_10", 0 0, L_0x26856f0;  1 drivers
v0x2682830_0 .net *"_ivl_12", 0 0, L_0x2685840;  1 drivers
v0x2682920_0 .net *"_ivl_14", 0 0, L_0x2685950;  1 drivers
v0x2682a00_0 .net *"_ivl_16", 0 0, L_0x2685b20;  1 drivers
v0x2682b30_0 .net *"_ivl_18", 0 0, L_0x2685cf0;  1 drivers
v0x2682c10_0 .net *"_ivl_2", 0 0, L_0x2685440;  1 drivers
v0x2682cf0_0 .net *"_ivl_20", 0 0, L_0x2685e60;  1 drivers
v0x2682dd0_0 .net *"_ivl_22", 0 0, L_0x2685ed0;  1 drivers
v0x2682eb0_0 .net *"_ivl_4", 0 0, L_0x26854d0;  1 drivers
v0x2682f90_0 .net *"_ivl_6", 0 0, L_0x26855e0;  1 drivers
v0x2683070_0 .net *"_ivl_8", 0 0, L_0x2685680;  1 drivers
v0x2683150_0 .net "a", 0 0, v0x2681de0_0;  alias, 1 drivers
v0x26831f0_0 .net "b", 0 0, v0x2681e80_0;  alias, 1 drivers
v0x26832e0_0 .net "c", 0 0, v0x2681f20_0;  alias, 1 drivers
v0x26833d0_0 .net "d", 0 0, v0x2682090_0;  alias, 1 drivers
v0x26834c0_0 .net "out", 0 0, L_0x2685fb0;  alias, 1 drivers
S_0x2683730 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x2655d00;
 .timescale -12 -12;
E_0x26507d0 .event anyedge, v0x26843e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x26843e0_0;
    %nor/r;
    %assign/vec4 v0x26843e0_0, 0;
    %wait E_0x26507d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2681320;
T_3 ;
    %fork t_1, S_0x26815c0;
    %jmp t_0;
    .scope S_0x26815c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2681820_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2682090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2681f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2681e80_0, 0;
    %assign/vec4 v0x2681de0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x263b9f0;
    %load/vec4 v0x2681820_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x2681820_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2682090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2681f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2681e80_0, 0;
    %assign/vec4 v0x2681de0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x2650c80;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2681c00;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2650a30;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x2681de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2681e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2681f20_0, 0;
    %assign/vec4 v0x2682090_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x2681320;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x2655d00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26840c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26843e0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2655d00;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x26840c0_0;
    %inv;
    %store/vec4 v0x26840c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2655d00;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2681ff0_0, v0x2684540_0, v0x2683ee0_0, v0x2683f80_0, v0x2684020_0, v0x2684160_0, v0x26842a0_0, v0x2684200_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2655d00;
T_7 ;
    %load/vec4 v0x2684340_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2684340_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2684340_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2684340_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2684340_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2684340_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2684340_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2655d00;
T_8 ;
    %wait E_0x2650a30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2684340_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2684340_0, 4, 32;
    %load/vec4 v0x2684480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2684340_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2684340_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2684340_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2684340_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x26842a0_0;
    %load/vec4 v0x26842a0_0;
    %load/vec4 v0x2684200_0;
    %xor;
    %load/vec4 v0x26842a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2684340_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2684340_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2684340_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2684340_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/machine/kmap2/iter0/response3/top_module.sv";
