/* File autogenerated with svd2groov */
#pragma once

#include <groov/groov.hpp>
#include <stm32/stm32f3x8/registers/tims.hpp>

namespace stm32::stm32f3x8 {

namespace timsx {
  using cr1_tt = regs::tims_cr1_v1_tt;
  using cr2_tt = regs::tims_cr2_v1_tt;
  using smcr_tt = regs::tims_smcr_v1_tt;
  using dier_tt = regs::tims_dier_v1_tt;
  using sr_tt = regs::tims_sr_v1_tt;
  using egr_tt = regs::tims_egr_v1_tt;
  using ccmr1_output_tt = regs::tims_ccmr1_output_v1_tt;
  using ccmr1_input_tt = regs::tims_ccmr1_input_v1_tt;
  using ccmr2_output_tt = regs::tims_ccmr2_output_v1_tt;
  using ccmr2_input_tt = regs::tims_ccmr2_input_v1_tt;
  using ccer_tt = regs::tims_ccer_v1_tt;
  using cnt_tt = regs::tims_cnt_v1_tt;
  using psc_tt = regs::tims_psc_v1_tt;
  using arr_tt = regs::tims_arr_v1_tt;
  using rcr_tt = regs::tims_rcr_v1_tt;
  using ccr1_tt = regs::tims_ccr1_v1_tt;
  using ccr2_tt = regs::tims_ccr2_v1_tt;
  using ccr3_tt = regs::tims_ccr3_v1_tt;
  using ccr4_tt = regs::tims_ccr4_v1_tt;
  using bdtr_tt = regs::tims_bdtr_v1_tt;
  using dcr_tt = regs::tims_dcr_v1_tt;
  using dmar_tt = regs::tims_dmar_v1_tt;
  using ccmr3_output_tt = regs::tims_ccmr3_output_v1_tt;
  using ccr5_tt = regs::tims_ccr5_v1_tt;
  using ccr6_tt = regs::tims_ccr6_v1_tt;
  using or_tt = regs::tims_or_v1_tt;

  template <stdx::ct_string name, std::uint32_t baseaddress>
  using timsx_t =
    groov::group<name,
                 groov::mmio_bus<>,
                 cr1_tt<"cr1", baseaddress, 0x0>,
                 cr2_tt<"cr2", baseaddress, 0x4>,
                 smcr_tt<"smcr", baseaddress, 0x8>,
                 dier_tt<"dier", baseaddress, 0xc>,
                 sr_tt<"sr", baseaddress, 0x10>,
                 egr_tt<"egr", baseaddress, 0x14>,
                 ccmr1_output_tt<"ccmr1_output", baseaddress, 0x18>,
                 ccmr1_input_tt<"ccmr1_input", baseaddress, 0x18>,
                 ccmr2_output_tt<"ccmr2_output", baseaddress, 0x1c>,
                 ccmr2_input_tt<"ccmr2_input", baseaddress, 0x1c>,
                 ccer_tt<"ccer", baseaddress, 0x20>,
                 cnt_tt<"cnt", baseaddress, 0x24>,
                 psc_tt<"psc", baseaddress, 0x28>,
                 arr_tt<"arr", baseaddress, 0x2c>,
                 rcr_tt<"rcr", baseaddress, 0x30>,
                 ccr1_tt<"ccr1", baseaddress, 0x34>,
                 ccr2_tt<"ccr2", baseaddress, 0x38>,
                 ccr3_tt<"ccr3", baseaddress, 0x3c>,
                 ccr4_tt<"ccr4", baseaddress, 0x40>,
                 bdtr_tt<"bdtr", baseaddress, 0x44>,
                 dcr_tt<"dcr", baseaddress, 0x48>,
                 dmar_tt<"dmar", baseaddress, 0x4c>,
                 ccmr3_output_tt<"ccmr3_output", baseaddress, 0x54>,
                 ccr5_tt<"ccr5", baseaddress, 0x58>,
                 ccr6_tt<"ccr6", baseaddress, 0x5c>,
                 or_tt<"or", baseaddress, 0x60>>;

} // namespace timsx

} // namespace stm32::stm32f3x8
