--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/n/b/nbugg/FPGA_Telephony/UI/UI_Part2/UI_Part2.ise
-intstyle ise -v 3 -s 6 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-6 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
------------+------------+------------+--------------------+--------+
            |  Setup to  |  Hold to   |                    | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
------------+------------+------------+--------------------+--------+
button0     |    1.091(R)|    0.213(R)|analyzer1_clock_OBUF|   0.000|
button1     |    2.884(R)|    0.122(R)|analyzer1_clock_OBUF|   0.000|
button2     |    1.346(R)|   -0.095(R)|analyzer1_clock_OBUF|   0.000|
button3     |    1.815(R)|    0.290(R)|analyzer1_clock_OBUF|   0.000|
button_down |    1.797(R)|   -0.301(R)|analyzer1_clock_OBUF|   0.000|
button_enter|    1.271(R)|    0.392(R)|analyzer1_clock_OBUF|   0.000|
button_left |    2.418(R)|   -0.324(R)|analyzer1_clock_OBUF|   0.000|
button_right|    1.366(R)|    0.076(R)|analyzer1_clock_OBUF|   0.000|
button_up   |    1.944(R)|   -0.186(R)|analyzer1_clock_OBUF|   0.000|
------------+------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
analyzer1_data<0> |   12.431(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<8> |   10.563(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<9> |   14.291(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<10>|   11.134(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<11>|   11.227(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<12>|   15.742(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<13>|   12.416(R)|analyzer1_clock_OBUF|   0.000|
analyzer2_data<0> |    9.560(R)|analyzer1_clock_OBUF|   0.000|
analyzer2_data<1> |   14.782(R)|analyzer1_clock_OBUF|   0.000|
analyzer2_data<2> |   11.289(R)|analyzer1_clock_OBUF|   0.000|
analyzer2_data<3> |   14.183(R)|analyzer1_clock_OBUF|   0.000|
analyzer2_data<4> |   15.046(R)|analyzer1_clock_OBUF|   0.000|
analyzer2_data<5> |   14.840(R)|analyzer1_clock_OBUF|   0.000|
analyzer2_data<6> |   11.672(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<0> |   15.342(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<1> |   15.089(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<2> |   12.044(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<3> |   12.528(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<4> |   12.722(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<5> |   11.588(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<6> |   12.594(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<7> |   11.477(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   11.672(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   12.932(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   11.198(R)|analyzer1_clock_OBUF|   0.000|
disp_clock        |    9.085(R)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |    7.082|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clock_27mhz    |analyzer1_clock|    9.480|
clock_27mhz    |analyzer2_clock|    9.487|
clock_27mhz    |analyzer3_clock|    8.885|
clock_27mhz    |analyzer4_clock|   10.736|
---------------+---------------+---------+


Analysis completed Mon Dec 10 02:23:27 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 367 MB



