# 32 bit Multiplier in Verilog
This project implements a 32-bit multiplier in Verilog, supporting signed, unsigned, and variable-width parameters. The design is versatile and efficient, showcasing advanced techniques for handling different multiplication scenarios in hardware.
