
<!DOCTYPE html>
<html>
  <head>
    
<meta charset="utf-8" >

<title>学习笔记 | 1/2顶点</title>
<meta name="description" content="    有输入有输出，才是正确的学习方式    ">

<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1, user-scalable=no">
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/animate.css/3.7.0/animate.min.css">

<link rel="stylesheet" href="https://use.fontawesome.com/releases/v5.7.2/css/all.css" integrity="sha384-fnmOCqbTlWIlj8LyTjo7mOUStjsKC4pOpQbqyi7RrhN7udi9RwhKkMHpvLbHG9Sr" crossorigin="anonymous">
<link rel="shortcut icon" href="https://halftop.github.io/favicon.ico?v=1558011898636">
<link rel="stylesheet" href="https://halftop.github.io/styles/main.css">



<script src="https://cdn.jsdelivr.net/npm/vue/dist/vue.js"></script>
<script src="https://cdn.bootcss.com/highlight.js/9.12.0/highlight.min.js"></script>



  </head>
  <body>
    <div id="app" class="main">
      <div class="site-header-container">
  <div class="site-header">
    <div class="left">
      <a href="https://halftop.github.io">
        <img class="avatar" src="https://halftop.github.io/images/avatar.png?v=1558011898636" alt="" width="32px" height="32px">
      </a>
      <a href="https://halftop.github.io">
        <h1 class="site-title">1/2顶点</h1>
      </a>
    </div>
    <div class="right">
      <transition name="fade">
        <i class="icon" :class="{ 'icon-close-outline': menuVisible, 'icon-menu-outline': !menuVisible }" @click="menuVisible = !menuVisible"></i>
      </transition>
    </div>
  </div>
</div>

<transition name="fade">
  <div class="menu-container" style="display: none;" v-show="menuVisible">
    <div class="menu-list">
      
        
          <a href="/" class="menu purple-link">
            首页
          </a>
        
      
        
          <a href="/archives" class="menu purple-link">
            归档
          </a>
        
      
        
          <a href="/tags" class="menu purple-link">
            标签
          </a>
        
      
        
          <a href="/post/about" class="menu purple-link">
            关于
          </a>
        
      
    </div>
  </div>
</transition>


      <div class="content-container">

        <div class="current-tag-container">
          <h2 class="title">
            <i class="icon icon-pricetags-outline"></i> 学习笔记
          </h2> 
        </div>

        
<section class="post-item">
    <div class="content">
      <a href="https://halftop.github.io/post/verilog-day6">
        <h2 class="post-title">Verilog没有葵花宝典——day6（边沿检测）</h2>
      </a>
      <div class="post-abstract">
        <h2 id="题目">题目</h2>
<blockquote>
<ol>
<li>复习verilog语法【选做题】</li>
</ol>
<ul>
<li>reg和wire的区别</li>
<li>阻塞赋值与非阻塞赋值的区别</li>
<li>parameter与define的区别</li>
<li>task与function的区别</li>
</ul>
<ol start="2">
<li>
<p>用verilog实现边沿检测电路：上升沿，下降沿，双沿(上升或下降沿)。</p>
</li>
<li>
<p>记录一下第2题中用到的工具，包括工具版本，操作步骤或命令选项，遇到的错误，提示信息等。</p>
</li>
</ol>
</blockquote>

      </div>
      <div class="post-info">
        <span><i class="icon icon-calendar-outline"></i> 2019-04-29</span>
        
          <span>
            <i class="icon icon-pricetags-outline"></i>
            
              <a href="https://halftop.github.io/tag/eBG9zXtcm">
                Verilog没有葵花宝典
                
                  ，
                
              </a>
            
              <a href="https://halftop.github.io/tag/9rG5j0Nww">
                FPGA
                
                  ，
                
              </a>
            
              <a href="https://halftop.github.io/tag/ADa051R6R">
                Verilog HDL
                
                  ，
                
              </a>
            
              <a href="https://halftop.github.io/tag/bwS6E4Jqc">
                学习笔记
                
              </a>
            
          </span>
        
      </div>
    </div>
    
      <a href="https://halftop.github.io/post/verilog-day6">
        <div class="feature-container" style="background-image: url('https://i.loli.net/2019/05/03/5ccb9f5ac0190.jpg')">
        </div>
      </a>
    
  </section>

<section class="post-item">
    <div class="content">
      <a href="https://halftop.github.io/post/verilog99_22to30">
        <h2 class="post-title">Verilog99题——22-30题（时序逻辑基础）</h2>
      </a>
      <div class="post-abstract">
        <h2 id="前言">前言</h2>
<p><a href="https://mp.weixin.qq.com/s/prdZKHbKTFMH80eRnr7mLQ">不忘出芯veriloig99题</a>的22-30题是时序逻辑基础相关。</p>

      </div>
      <div class="post-info">
        <span><i class="icon icon-calendar-outline"></i> 2019-04-27</span>
        
          <span>
            <i class="icon icon-pricetags-outline"></i>
            
              <a href="https://halftop.github.io/tag/DztcUtg4_">
                Verilog99题
                
                  ，
                
              </a>
            
              <a href="https://halftop.github.io/tag/9rG5j0Nww">
                FPGA
                
                  ，
                
              </a>
            
              <a href="https://halftop.github.io/tag/ADa051R6R">
                Verilog HDL
                
                  ，
                
              </a>
            
              <a href="https://halftop.github.io/tag/bwS6E4Jqc">
                学习笔记
                
              </a>
            
          </span>
        
      </div>
    </div>
    
      <a href="https://halftop.github.io/post/verilog99_22to30">
        <div class="feature-container" style="background-image: url('https://i.loli.net/2019/05/03/5ccba016365b7.jpg')">
        </div>
      </a>
    
  </section>

<section class="post-item">
    <div class="content">
      <a href="https://halftop.github.io/post/verilog-day5">
        <h2 class="post-title">Verilog没有葵花宝典——day5（时序逻辑）</h2>
      </a>
      <div class="post-abstract">
        <h2 id="题目">题目</h2>
<blockquote>
<ol>
<li>dff和latch有什么区别。</li>
<li>什么是同步电路和异步电路。</li>
<li>什么是setup time和 hold time。</li>
<li>设计一个101序列检测器。要画出状态转移图，写verilog，并仿真测试。</li>
</ol>
</blockquote>

      </div>
      <div class="post-info">
        <span><i class="icon icon-calendar-outline"></i> 2019-04-26</span>
        
          <span>
            <i class="icon icon-pricetags-outline"></i>
            
              <a href="https://halftop.github.io/tag/eBG9zXtcm">
                Verilog没有葵花宝典
                
                  ，
                
              </a>
            
              <a href="https://halftop.github.io/tag/9rG5j0Nww">
                FPGA
                
                  ，
                
              </a>
            
              <a href="https://halftop.github.io/tag/ADa051R6R">
                Verilog HDL
                
                  ，
                
              </a>
            
              <a href="https://halftop.github.io/tag/bwS6E4Jqc">
                学习笔记
                
              </a>
            
          </span>
        
      </div>
    </div>
    
      <a href="https://halftop.github.io/post/verilog-day5">
        <div class="feature-container" style="background-image: url('https://i.loli.net/2019/05/03/5ccba0745769c.jpg')">
        </div>
      </a>
    
  </section>

<section class="post-item">
    <div class="content">
      <a href="https://halftop.github.io/post/verilog-day4">
        <h2 class="post-title">Verilog没有葵花宝典——day4（组合逻辑）</h2>
      </a>
      <div class="post-abstract">
        <h2 id="题目">题目</h2>
<blockquote>
<ol>
<li>什么是竞争和冒险？</li>
<li>设计一个2-4译码器。</li>
<li>输入一个8bit数，输出其中1的个数。如果只能使用1bit全加器，最少需要几个？</li>
<li>如果一个标准单元库只有三个cell：2输入mux(o = s ？a ：b;)，TIEH(输出常数1)，TIEL(输出常数0)，如何实现以下功能？
<ol>
<li>反相器inv</li>
<li>缓冲器buffer</li>
<li>两输入与门and2</li>
<li>两输入或门or2</li>
<li>四输入的mux  mux4</li>
<li>一位全加器 fa</li>
</ol>
</li>
</ol>
</blockquote>

      </div>
      <div class="post-info">
        <span><i class="icon icon-calendar-outline"></i> 2019-04-25</span>
        
          <span>
            <i class="icon icon-pricetags-outline"></i>
            
              <a href="https://halftop.github.io/tag/eBG9zXtcm">
                Verilog没有葵花宝典
                
                  ，
                
              </a>
            
              <a href="https://halftop.github.io/tag/f0tARmjal">
                IC
                
                  ，
                
              </a>
            
              <a href="https://halftop.github.io/tag/ADa051R6R">
                Verilog HDL
                
                  ，
                
              </a>
            
              <a href="https://halftop.github.io/tag/bwS6E4Jqc">
                学习笔记
                
              </a>
            
          </span>
        
      </div>
    </div>
    
      <a href="https://halftop.github.io/post/verilog-day4">
        <div class="feature-container" style="background-image: url('https://i.loli.net/2019/04/25/5cc1d3dce9134.jpg')">
        </div>
      </a>
    
  </section>

<section class="post-item">
    <div class="content">
      <a href="https://halftop.github.io/post/verilog-day3">
        <h2 class="post-title">Verilog没有葵花宝典——day3（标准单元库）</h2>
      </a>
      <div class="post-abstract">
        <h3 id="题目">题目</h3>
<blockquote>
<ol>
<li>了解目录结构：与前端相关的比如文档(doc)，仿真模型(verilog/vhdl)，标准单元库(synopsys/symbols)。</li>
<li>阅读文档transition time, propagation delay等参数的定义。</li>
<li>阅读文档Power Dissipation/Calculation的描述。</li>
<li>阅读文档Delay calculation的描述。</li>
<li>提供了哪些类型的cell？</li>
<li>Verilog文件中包含了哪些信息？</li>
</ol>
</blockquote>

      </div>
      <div class="post-info">
        <span><i class="icon icon-calendar-outline"></i> 2019-04-24</span>
        
          <span>
            <i class="icon icon-pricetags-outline"></i>
            
              <a href="https://halftop.github.io/tag/eBG9zXtcm">
                Verilog没有葵花宝典
                
                  ，
                
              </a>
            
              <a href="https://halftop.github.io/tag/f0tARmjal">
                IC
                
                  ，
                
              </a>
            
              <a href="https://halftop.github.io/tag/bwS6E4Jqc">
                学习笔记
                
              </a>
            
          </span>
        
      </div>
    </div>
    
      <a href="https://halftop.github.io/post/verilog-day3">
        <div class="feature-container" style="background-image: url('https://i.loli.net/2019/05/03/5ccba0d941f6a.jpg')">
        </div>
      </a>
    
  </section>

<section class="post-item">
    <div class="content">
      <a href="https://halftop.github.io/post/verilog-day2">
        <h2 class="post-title">Verilog没有葵花宝典——day2（门电路）</h2>
      </a>
      <div class="post-abstract">
        <h2 id="题目">题目</h2>
<blockquote>
<ol>
<li>画一下电路图：CMOS反相器、与非门、或非门、三态输出门、漏极开路门。</li>
<li>解释一下Vih，Vil，Vol，Voh，Vt，Iddq</li>
<li>CMOS反相器的速度与哪些因素有关？什么是转换时间（transition time）和传播延迟（propagation delay）？</li>
<li>CMOS反相器的功耗主要包括哪几部分？分别与哪些因素相关？</li>
<li>什么是latch-up(闩锁效应)？</li>
<li>相同面积的cmos与非门和或非门哪个更快？</li>
</ol>
</blockquote>

      </div>
      <div class="post-info">
        <span><i class="icon icon-calendar-outline"></i> 2019-04-23</span>
        
          <span>
            <i class="icon icon-pricetags-outline"></i>
            
              <a href="https://halftop.github.io/tag/eBG9zXtcm">
                Verilog没有葵花宝典
                
                  ，
                
              </a>
            
              <a href="https://halftop.github.io/tag/f0tARmjal">
                IC
                
                  ，
                
              </a>
            
              <a href="https://halftop.github.io/tag/bwS6E4Jqc">
                学习笔记
                
              </a>
            
          </span>
        
      </div>
    </div>
    
      <a href="https://halftop.github.io/post/verilog-day2">
        <div class="feature-container" style="background-image: url('https://i.loli.net/2019/05/03/5ccba16db6654.jpg')">
        </div>
      </a>
    
  </section>

<section class="post-item">
    <div class="content">
      <a href="https://halftop.github.io/post/verilog-day1">
        <h2 class="post-title">Verilog没有葵花宝典——day1（进制与编码）</h2>
      </a>
      <div class="post-abstract">
        <h2 id="题目">题目</h2>
<blockquote>
<ol>
<li>bit, byte, word, dword, qword的区别。</li>
<li>什么是原码，反码，补码，符号-数值码。以8bit为例，给出各自表示的数值范围。</li>
<li>十进制转换为二进制编码： 127， （-127），127.375，（-127.375）</li>
<li>设计BCD译码器，输入0~9。采用verilog描述并画出门级电路图。</li>
<li>异步FIFO深度为17，如何设计地址格雷码？</li>
</ol>
</blockquote>

      </div>
      <div class="post-info">
        <span><i class="icon icon-calendar-outline"></i> 2019-04-22</span>
        
          <span>
            <i class="icon icon-pricetags-outline"></i>
            
              <a href="https://halftop.github.io/tag/eBG9zXtcm">
                Verilog没有葵花宝典
                
                  ，
                
              </a>
            
              <a href="https://halftop.github.io/tag/f0tARmjal">
                IC
                
                  ，
                
              </a>
            
              <a href="https://halftop.github.io/tag/ADa051R6R">
                Verilog HDL
                
                  ，
                
              </a>
            
              <a href="https://halftop.github.io/tag/bwS6E4Jqc">
                学习笔记
                
              </a>
            
          </span>
        
      </div>
    </div>
    
      <a href="https://halftop.github.io/post/verilog-day1">
        <div class="feature-container" style="background-image: url('https://i.loli.net/2019/04/25/5cc1d354629e4.jpg')">
        </div>
      </a>
    
  </section>

<section class="post-item">
    <div class="content">
      <a href="https://halftop.github.io/post/verilog99_12to21">
        <h2 class="post-title">Verilog99题——12-21题</h2>
      </a>
      <div class="post-abstract">
        <h2 id="前言">前言</h2>
<p>1-7题是数字电路基础；
8-21题是组合逻辑相关；
这篇把剩下的组合逻辑相关的题目全部写完。</p>

      </div>
      <div class="post-info">
        <span><i class="icon icon-calendar-outline"></i> 2019-04-02</span>
        
          <span>
            <i class="icon icon-pricetags-outline"></i>
            
              <a href="https://halftop.github.io/tag/DztcUtg4_">
                Verilog99题
                
                  ，
                
              </a>
            
              <a href="https://halftop.github.io/tag/9rG5j0Nww">
                FPGA
                
                  ，
                
              </a>
            
              <a href="https://halftop.github.io/tag/ADa051R6R">
                Verilog HDL
                
                  ，
                
              </a>
            
              <a href="https://halftop.github.io/tag/bwS6E4Jqc">
                学习笔记
                
              </a>
            
          </span>
        
      </div>
    </div>
    
      <a href="https://halftop.github.io/post/verilog99_12to21">
        <div class="feature-container" style="background-image: url('https://i.loli.net/2019/05/03/5ccba1c4e9d0a.jpg')">
        </div>
      </a>
    
  </section>

<section class="post-item">
    <div class="content">
      <a href="https://halftop.github.io/post/verilog99_10">
        <h2 class="post-title">verilog99题——10题</h2>
      </a>
      <div class="post-abstract">
        <h2 id="题目">题目</h2>
<p><strong>010.说明代码中w1和 w2对应电路的具体区别:</strong></p>
<pre><code>wire [2:0] val; 
wire w1 = val &gt; 0; 
wire w2 = val &gt;= 0;
</code></pre>

      </div>
      <div class="post-info">
        <span><i class="icon icon-calendar-outline"></i> 2019-03-13</span>
        
          <span>
            <i class="icon icon-pricetags-outline"></i>
            
              <a href="https://halftop.github.io/tag/DztcUtg4_">
                Verilog99题
                
                  ，
                
              </a>
            
              <a href="https://halftop.github.io/tag/ADa051R6R">
                Verilog HDL
                
                  ，
                
              </a>
            
              <a href="https://halftop.github.io/tag/bwS6E4Jqc">
                学习笔记
                
              </a>
            
          </span>
        
      </div>
    </div>
    
      <a href="https://halftop.github.io/post/verilog99_10">
        <div class="feature-container" style="background-image: url('https://i.loli.net/2019/05/03/5ccba276b5a36.jpg')">
        </div>
      </a>
    
  </section>

<section class="post-item">
    <div class="content">
      <a href="https://halftop.github.io/post/verilog99_11">
        <h2 class="post-title">通过做verilog99题的第11题学习竞争与冒险</h2>
      </a>
      <div class="post-abstract">
        <h2 id="题目">题目</h2>
<p><strong>011.什么是竞争和冒险？</strong></p>
<p>注：以下都是知识的搬运和总结，参考文献在最后。</p>

      </div>
      <div class="post-info">
        <span><i class="icon icon-calendar-outline"></i> 2019-03-11</span>
        
          <span>
            <i class="icon icon-pricetags-outline"></i>
            
              <a href="https://halftop.github.io/tag/DztcUtg4_">
                Verilog99题
                
                  ，
                
              </a>
            
              <a href="https://halftop.github.io/tag/9rG5j0Nww">
                FPGA
                
                  ，
                
              </a>
            
              <a href="https://halftop.github.io/tag/ADa051R6R">
                Verilog HDL
                
                  ，
                
              </a>
            
              <a href="https://halftop.github.io/tag/bwS6E4Jqc">
                学习笔记
                
              </a>
            
          </span>
        
      </div>
    </div>
    
      <a href="https://halftop.github.io/post/verilog99_11">
        <div class="feature-container" style="background-image: url('https://i.loli.net/2019/05/03/5ccba2ee64781.jpg')">
        </div>
      </a>
    
  </section>


<div class="pagination-container">
  
    <a href="https://halftop.github.io/tag/bwS6E4Jqc/" class="prev"><i class="icon-arrow-ios-back-outline"></i> 上一页</a>
  
  
    <a href="https://halftop.github.io/tag/bwS6E4Jqc//page/3/" class="next">下一页 <i class="icon-arrow-ios-forward-outline"></i></a>
  
</div>


      </div>

      <div class="site-footer">
  <div class="slogan">    有输入有输出，才是正确的学习方式    </div>
  <div class="social-container">
    
      
    
      
    
      
    
      
    
      
    
  </div>
  <center>
 <img src="https://i.loli.net/2019/05/11/5cd67babc54e9.gif" alt="fighting and confidence" title="fighting and confidence" width="300"> 
</center>
</div>


    </div>
    <script type="application/javascript">

hljs.initHighlightingOnLoad()

var app = new Vue({
  el: '#app',
  data: {
    menuVisible: false,
  },
})

</script>




  </body>
</html>
