$date
  Fri Mar 20 12:45:23 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module notgate_testbench $end
$var reg 1 ! ak $end
$var reg 1 " bk $end
$scope module not_gate $end
$var reg 1 # a $end
$var reg 1 $ b $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
1$
#1000000
1!
0"
1#
0$
#2000000
