#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Jan  5 17:50:02 2024
# Process ID: 8972
# Current directory: D:/vlsi-projekat
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8700 D:\vlsi-projekat\project_4.xpr
# Log file: D:/vlsi-projekat/vivado.log
# Journal file: D:/vlsi-projekat\vivado.jou
# Running On: DESKTOP-0OT9859, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 6, Host memory: 17042 MB
#-----------------------------------------------------------
start_gui
open_project D:/vlsi-projekat/project_4.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sabiraci [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top histogram_complete [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
refresh_design
refresh_design
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
update_compile_order -fileset sources_1
close_design
set_property source_mgmt_mode DisplayOnly [current_project]
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
refresh_design
refresh_design
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top hist_ram [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top histogram_complete [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
refresh_design
refresh_design
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
file mkdir D:/vlsi-projekat/project_4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/vlsi-projekat/project_4.srcs/sim_1/new/adrese_tb.vhd w ]
add_files -fileset sim_1 D:/vlsi-projekat/project_4.srcs/sim_1/new/adrese_tb.vhd
launch_simulation
source histogram_complete.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top adrese [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
close_sim
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_adrese [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source tb_adrese.tcl
close_sim
launch_simulation
source tb_adrese.tcl
relaunch_sim
run 2 ms
run 2 ms
close_sim
launch_simulation
source tb_adrese.tcl
run 2 ms
close_sim
launch_simulation
source tb_adrese.tcl
run 2 ms
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top histogram_complete [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/vlsi-projekat/project_4.srcs/sim_1/new/kontroler_tb.vhd w ]
add_files -fileset sim_1 D:/vlsi-projekat/project_4.srcs/sim_1/new/kontroler_tb.vhd
close_sim
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
refresh_design
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sabiraci [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top histogram_complete [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
refresh_design
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sabiraci [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
refresh_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top kum_brojac [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
refresh_design
refresh_design
refresh_design
refresh_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top histogram_complete [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
refresh_design
refresh_design
