#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d8bd3232a0 .scope module, "tb_traffic" "tb_traffic" 2 3;
 .timescale -9 -12;
v000001d8bd37da20_0 .net "R1_L_green", 0 0, v000001d8bd2d2b50_0;  1 drivers
v000001d8bd37dfc0_0 .net "R1_L_red", 0 0, v000001d8bd323430_0;  1 drivers
v000001d8bd37c580_0 .net "R1_L_yellow", 0 0, v000001d8bd2bac80_0;  1 drivers
v000001d8bd37ca80_0 .net "R1_R_green", 0 0, v000001d8bd2bad20_0;  1 drivers
v000001d8bd37de80_0 .net "R1_R_red", 0 0, v000001d8bd2d2820_0;  1 drivers
v000001d8bd37d480_0 .net "R1_R_yellow", 0 0, v000001d8bd2d28c0_0;  1 drivers
v000001d8bd37e060_0 .net "R1_S_green", 0 0, v000001d8bd37ac60_0;  1 drivers
v000001d8bd37cc60_0 .net "R1_S_red", 0 0, v000001d8bd37ad00_0;  1 drivers
v000001d8bd37e100_0 .net "R1_S_yellow", 0 0, v000001d8bd37ada0_0;  1 drivers
v000001d8bd37c620_0 .net "R2_L_green", 0 0, v000001d8bd37ae40_0;  1 drivers
v000001d8bd37e1a0_0 .net "R2_L_red", 0 0, v000001d8bd37aee0_0;  1 drivers
v000001d8bd37e240_0 .net "R2_L_yellow", 0 0, v000001d8bd37af80_0;  1 drivers
v000001d8bd37cda0_0 .net "R2_R_green", 0 0, v000001d8bd37b020_0;  1 drivers
v000001d8bd37c8a0_0 .net "R2_R_red", 0 0, v000001d8bd37bd90_0;  1 drivers
v000001d8bd37df20_0 .net "R2_R_yellow", 0 0, v000001d8bd37b750_0;  1 drivers
v000001d8bd37e2e0_0 .net "R2_S_green", 0 0, v000001d8bd37bb10_0;  1 drivers
v000001d8bd37dc00_0 .net "R2_S_red", 0 0, v000001d8bd37b6b0_0;  1 drivers
v000001d8bd37d980_0 .net "R2_S_yellow", 0 0, v000001d8bd37bc50_0;  1 drivers
v000001d8bd37cb20_0 .net "R3_L_green", 0 0, v000001d8bd37b2f0_0;  1 drivers
v000001d8bd37cee0_0 .net "R3_L_red", 0 0, v000001d8bd37b930_0;  1 drivers
v000001d8bd37dac0_0 .net "R3_L_yellow", 0 0, v000001d8bd37b1b0_0;  1 drivers
v000001d8bd37dca0_0 .net "R3_R_green", 0 0, v000001d8bd37b4d0_0;  1 drivers
v000001d8bd37d200_0 .net "R3_R_red", 0 0, v000001d8bd37bcf0_0;  1 drivers
v000001d8bd37c440_0 .net "R3_R_yellow", 0 0, v000001d8bd37b610_0;  1 drivers
v000001d8bd37c4e0_0 .net "R3_S_green", 0 0, v000001d8bd37be30_0;  1 drivers
v000001d8bd37cd00_0 .net "R3_S_red", 0 0, v000001d8bd37c010_0;  1 drivers
v000001d8bd37ce40_0 .net "R3_S_yellow", 0 0, v000001d8bd37b110_0;  1 drivers
v000001d8bd37cf80_0 .net "R4_L_green", 0 0, v000001d8bd37bed0_0;  1 drivers
v000001d8bd37c6c0_0 .net "R4_L_red", 0 0, v000001d8bd37b390_0;  1 drivers
v000001d8bd37c940_0 .net "R4_L_yellow", 0 0, v000001d8bd37b7f0_0;  1 drivers
v000001d8bd37c760_0 .net "R4_R_green", 0 0, v000001d8bd37b250_0;  1 drivers
v000001d8bd37dd40_0 .net "R4_R_red", 0 0, v000001d8bd37b890_0;  1 drivers
v000001d8bd37d520_0 .net "R4_R_yellow", 0 0, v000001d8bd37b430_0;  1 drivers
v000001d8bd37d5c0_0 .net "R4_S_green", 0 0, v000001d8bd37bf70_0;  1 drivers
v000001d8bd37c9e0_0 .net "R4_S_red", 0 0, v000001d8bd37b9d0_0;  1 drivers
v000001d8bd37c800_0 .net "R4_S_yellow", 0 0, v000001d8bd37ba70_0;  1 drivers
v000001d8bd37d0c0_0 .var "clk", 0 0;
v000001d8bd37dde0_0 .var "reset", 0 0;
S_000001d8bd319660 .scope module, "uut" "traffic_lights" 2 21, 3 2 0, S_000001d8bd3232a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "R1_L_red";
    .port_info 3 /OUTPUT 1 "R1_L_yellow";
    .port_info 4 /OUTPUT 1 "R1_L_green";
    .port_info 5 /OUTPUT 1 "R1_S_red";
    .port_info 6 /OUTPUT 1 "R1_S_yellow";
    .port_info 7 /OUTPUT 1 "R1_S_green";
    .port_info 8 /OUTPUT 1 "R1_R_red";
    .port_info 9 /OUTPUT 1 "R1_R_yellow";
    .port_info 10 /OUTPUT 1 "R1_R_green";
    .port_info 11 /OUTPUT 1 "R2_L_red";
    .port_info 12 /OUTPUT 1 "R2_L_yellow";
    .port_info 13 /OUTPUT 1 "R2_L_green";
    .port_info 14 /OUTPUT 1 "R2_S_red";
    .port_info 15 /OUTPUT 1 "R2_S_yellow";
    .port_info 16 /OUTPUT 1 "R2_S_green";
    .port_info 17 /OUTPUT 1 "R2_R_red";
    .port_info 18 /OUTPUT 1 "R2_R_yellow";
    .port_info 19 /OUTPUT 1 "R2_R_green";
    .port_info 20 /OUTPUT 1 "R3_L_red";
    .port_info 21 /OUTPUT 1 "R3_L_yellow";
    .port_info 22 /OUTPUT 1 "R3_L_green";
    .port_info 23 /OUTPUT 1 "R3_S_red";
    .port_info 24 /OUTPUT 1 "R3_S_yellow";
    .port_info 25 /OUTPUT 1 "R3_S_green";
    .port_info 26 /OUTPUT 1 "R3_R_red";
    .port_info 27 /OUTPUT 1 "R3_R_yellow";
    .port_info 28 /OUTPUT 1 "R3_R_green";
    .port_info 29 /OUTPUT 1 "R4_L_red";
    .port_info 30 /OUTPUT 1 "R4_L_yellow";
    .port_info 31 /OUTPUT 1 "R4_L_green";
    .port_info 32 /OUTPUT 1 "R4_S_red";
    .port_info 33 /OUTPUT 1 "R4_S_yellow";
    .port_info 34 /OUTPUT 1 "R4_S_green";
    .port_info 35 /OUTPUT 1 "R4_R_red";
    .port_info 36 /OUTPUT 1 "R4_R_yellow";
    .port_info 37 /OUTPUT 1 "R4_R_green";
P_000001d8bd2d24d0 .param/l "BUF1" 1 3 24, +C4<00000000000000000000000000000010>;
P_000001d8bd2d2508 .param/l "BUF2" 1 3 25, +C4<00000000000000000000000000000101>;
P_000001d8bd2d2540 .param/l "BUF3" 1 3 26, +C4<00000000000000000000000000001000>;
P_000001d8bd2d2578 .param/l "BUF4" 1 3 27, +C4<00000000000000000000000000001011>;
P_000001d8bd2d25b0 .param/l "PH1_G" 1 3 24, +C4<00000000000000000000000000000000>;
P_000001d8bd2d25e8 .param/l "PH1_Y" 1 3 24, +C4<00000000000000000000000000000001>;
P_000001d8bd2d2620 .param/l "PH2_G" 1 3 25, +C4<00000000000000000000000000000011>;
P_000001d8bd2d2658 .param/l "PH2_Y" 1 3 25, +C4<00000000000000000000000000000100>;
P_000001d8bd2d2690 .param/l "PH3_G" 1 3 26, +C4<00000000000000000000000000000110>;
P_000001d8bd2d26c8 .param/l "PH3_Y" 1 3 26, +C4<00000000000000000000000000000111>;
P_000001d8bd2d2700 .param/l "PH4_G" 1 3 27, +C4<00000000000000000000000000001001>;
P_000001d8bd2d2738 .param/l "PH4_Y" 1 3 27, +C4<00000000000000000000000000001010>;
P_000001d8bd2d2770 .param/l "T_BUF" 1 3 35, +C4<00000000000000000000000000000101>;
P_000001d8bd2d27a8 .param/l "T_GREEN" 1 3 33, +C4<00000000000000000000000000011110>;
P_000001d8bd2d27e0 .param/l "T_YELLOW" 1 3 34, +C4<00000000000000000000000000000101>;
v000001d8bd2d2b50_0 .var "R1_L_green", 0 0;
v000001d8bd323430_0 .var "R1_L_red", 0 0;
v000001d8bd2bac80_0 .var "R1_L_yellow", 0 0;
v000001d8bd2bad20_0 .var "R1_R_green", 0 0;
v000001d8bd2d2820_0 .var "R1_R_red", 0 0;
v000001d8bd2d28c0_0 .var "R1_R_yellow", 0 0;
v000001d8bd37ac60_0 .var "R1_S_green", 0 0;
v000001d8bd37ad00_0 .var "R1_S_red", 0 0;
v000001d8bd37ada0_0 .var "R1_S_yellow", 0 0;
v000001d8bd37ae40_0 .var "R2_L_green", 0 0;
v000001d8bd37aee0_0 .var "R2_L_red", 0 0;
v000001d8bd37af80_0 .var "R2_L_yellow", 0 0;
v000001d8bd37b020_0 .var "R2_R_green", 0 0;
v000001d8bd37bd90_0 .var "R2_R_red", 0 0;
v000001d8bd37b750_0 .var "R2_R_yellow", 0 0;
v000001d8bd37bb10_0 .var "R2_S_green", 0 0;
v000001d8bd37b6b0_0 .var "R2_S_red", 0 0;
v000001d8bd37bc50_0 .var "R2_S_yellow", 0 0;
v000001d8bd37b2f0_0 .var "R3_L_green", 0 0;
v000001d8bd37b930_0 .var "R3_L_red", 0 0;
v000001d8bd37b1b0_0 .var "R3_L_yellow", 0 0;
v000001d8bd37b4d0_0 .var "R3_R_green", 0 0;
v000001d8bd37bcf0_0 .var "R3_R_red", 0 0;
v000001d8bd37b610_0 .var "R3_R_yellow", 0 0;
v000001d8bd37be30_0 .var "R3_S_green", 0 0;
v000001d8bd37c010_0 .var "R3_S_red", 0 0;
v000001d8bd37b110_0 .var "R3_S_yellow", 0 0;
v000001d8bd37bed0_0 .var "R4_L_green", 0 0;
v000001d8bd37b390_0 .var "R4_L_red", 0 0;
v000001d8bd37b7f0_0 .var "R4_L_yellow", 0 0;
v000001d8bd37b250_0 .var "R4_R_green", 0 0;
v000001d8bd37b890_0 .var "R4_R_red", 0 0;
v000001d8bd37b430_0 .var "R4_R_yellow", 0 0;
v000001d8bd37bf70_0 .var "R4_S_green", 0 0;
v000001d8bd37b9d0_0 .var "R4_S_red", 0 0;
v000001d8bd37ba70_0 .var "R4_S_yellow", 0 0;
v000001d8bd37bbb0_0 .net "clk", 0 0, v000001d8bd37d0c0_0;  1 drivers
v000001d8bd37b570_0 .var "cnt", 7 0;
v000001d8bd37db60_0 .var "limit", 7 0;
v000001d8bd37d020_0 .net "reset", 0 0, v000001d8bd37dde0_0;  1 drivers
v000001d8bd37cbc0_0 .var "state", 3 0;
E_000001d8bd304640 .event anyedge, v000001d8bd37cbc0_0;
E_000001d8bd303ec0 .event posedge, v000001d8bd37d020_0, v000001d8bd37bbb0_0;
    .scope S_000001d8bd319660;
T_0 ;
    %wait E_000001d8bd303ec0;
    %load/vec4 v000001d8bd37d020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d8bd37cbc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d8bd37b570_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d8bd37cbc0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v000001d8bd37db60_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001d8bd37cbc0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %mod;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001d8bd37db60_0, 0, 8;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001d8bd37db60_0, 0, 8;
T_0.5 ;
T_0.3 ;
    %load/vec4 v000001d8bd37b570_0;
    %pad/u 32;
    %load/vec4 v000001d8bd37db60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v000001d8bd37b570_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001d8bd37b570_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d8bd37b570_0, 0;
    %load/vec4 v000001d8bd37cbc0_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %load/vec4 v000001d8bd37cbc0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %pad/u 4;
    %assign/vec4 v000001d8bd37cbc0_0, 0;
T_0.7 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d8bd319660;
T_1 ;
    %wait E_000001d8bd304640;
    %pushi/vec4 4095, 0, 12;
    %split/vec4 1;
    %store/vec4 v000001d8bd37b890_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd37b9d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd37b390_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd37bcf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd37c010_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd37b930_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd37bd90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd37b6b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd37aee0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd2d2820_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd37ad00_0, 0, 1;
    %store/vec4 v000001d8bd323430_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %split/vec4 1;
    %store/vec4 v000001d8bd37b430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd37ba70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd37b7f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd37b610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd37b110_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd37b1b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd37b750_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd37bc50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd37af80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd2d28c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd37ada0_0, 0, 1;
    %store/vec4 v000001d8bd2bac80_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %split/vec4 1;
    %store/vec4 v000001d8bd37b250_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd37bf70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd37bed0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd37b4d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd37be30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd37b2f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd37b020_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd37bb10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd37ae40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd2bad20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d8bd37ac60_0, 0, 1;
    %store/vec4 v000001d8bd2d2b50_0, 0, 1;
    %load/vec4 v000001d8bd37cbc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8bd37ac60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bd37ad00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8bd2d2b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bd323430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8bd37be30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bd37c010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8bd37b2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bd37b930_0, 0, 1;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8bd37ada0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bd37ad00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8bd2bac80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bd323430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8bd37b110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bd37c010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8bd37b1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bd37b930_0, 0, 1;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8bd2bad20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bd2d2820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8bd37b020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bd37bd90_0, 0, 1;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8bd2d28c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bd2d2820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8bd37b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bd37bd90_0, 0, 1;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8bd37bb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bd37b6b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8bd37ae40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bd37aee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8bd37bf70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bd37b9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8bd37bed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bd37b390_0, 0, 1;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8bd37bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bd37b6b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8bd37af80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bd37aee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8bd37ba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bd37b9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8bd37b7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bd37b390_0, 0, 1;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8bd37b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bd37bcf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8bd37b250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bd37b890_0, 0, 1;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8bd37b610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bd37bcf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8bd37b430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bd37b890_0, 0, 1;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001d8bd3232a0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bd37d0c0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001d8bd3232a0;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v000001d8bd37d0c0_0;
    %inv;
    %store/vec4 v000001d8bd37d0c0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d8bd3232a0;
T_4 ;
    %vpi_call 2 42 "$dumpfile", "traffic_lights.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d8bd3232a0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8bd37dde0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bd37dde0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_traffic.v";
    "traffic_lights.v";
