# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do cpu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final {E:/IITB/3rd_Semester/IITB-CPU/Code/Final/register_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:25 on Nov 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final" E:/IITB/3rd_Semester/IITB-CPU/Code/Final/register_file.v 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 19:29:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final {E:/IITB/3rd_Semester/IITB-CPU/Code/Final/pc_update.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:25 on Nov 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final" E:/IITB/3rd_Semester/IITB-CPU/Code/Final/pc_update.v 
# -- Compiling module pc_update
# 
# Top level modules:
# 	pc_update
# End time: 19:29:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final {E:/IITB/3rd_Semester/IITB-CPU/Code/Final/opcode_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:25 on Nov 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final" E:/IITB/3rd_Semester/IITB-CPU/Code/Final/opcode_decoder.v 
# -- Compiling module opcode_decoder
# 
# Top level modules:
# 	opcode_decoder
# End time: 19:29:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final {E:/IITB/3rd_Semester/IITB-CPU/Code/Final/flag_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:25 on Nov 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final" E:/IITB/3rd_Semester/IITB-CPU/Code/Final/flag_reg.v 
# -- Compiling module flag_reg
# 
# Top level modules:
# 	flag_reg
# End time: 19:29:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final {E:/IITB/3rd_Semester/IITB-CPU/Code/Final/encoder_31_to_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:25 on Nov 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final" E:/IITB/3rd_Semester/IITB-CPU/Code/Final/encoder_31_to_5.v 
# -- Compiling module encoder_31_to_5
# 
# Top level modules:
# 	encoder_31_to_5
# End time: 19:29:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final {E:/IITB/3rd_Semester/IITB-CPU/Code/Final/decoder_4_to_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:25 on Nov 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final" E:/IITB/3rd_Semester/IITB-CPU/Code/Final/decoder_4_to_16.v 
# -- Compiling module decoder_4_to_16
# 
# Top level modules:
# 	decoder_4_to_16
# End time: 19:29:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final {E:/IITB/3rd_Semester/IITB-CPU/Code/Final/decoder_2_to_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:25 on Nov 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final" E:/IITB/3rd_Semester/IITB-CPU/Code/Final/decoder_2_to_4.v 
# -- Compiling module decoder_2_to_4
# 
# Top level modules:
# 	decoder_2_to_4
# End time: 19:29:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final {E:/IITB/3rd_Semester/IITB-CPU/Code/Final/decoder_1_to_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:25 on Nov 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final" E:/IITB/3rd_Semester/IITB-CPU/Code/Final/decoder_1_to_2.v 
# -- Compiling module decoder_1_to_2
# 
# Top level modules:
# 	decoder_1_to_2
# End time: 19:29:25 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final {E:/IITB/3rd_Semester/IITB-CPU/Code/Final/data_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:26 on Nov 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final" E:/IITB/3rd_Semester/IITB-CPU/Code/Final/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 19:29:26 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final {E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:26 on Nov 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final" E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 19:29:26 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final {E:/IITB/3rd_Semester/IITB-CPU/Code/Final/control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:26 on Nov 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final" E:/IITB/3rd_Semester/IITB-CPU/Code/Final/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 19:29:26 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final {E:/IITB/3rd_Semester/IITB-CPU/Code/Final/code_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:26 on Nov 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final" E:/IITB/3rd_Semester/IITB-CPU/Code/Final/code_memory.v 
# -- Compiling module code_memory
# 
# Top level modules:
# 	code_memory
# End time: 19:29:26 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final {E:/IITB/3rd_Semester/IITB-CPU/Code/Final/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:26 on Nov 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final" E:/IITB/3rd_Semester/IITB-CPU/Code/Final/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:29:26 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final {E:/IITB/3rd_Semester/IITB-CPU/Code/Final/tb_load_and_run.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:26 on Nov 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/IITB/3rd_Semester/IITB-CPU/Code/Final" E:/IITB/3rd_Semester/IITB-CPU/Code/Final/tb_load_and_run.v 
# -- Compiling module tb_load_and_run
# 
# Top level modules:
# 	tb_load_and_run
# End time: 19:29:26 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb_load_and_run
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" tb_load_and_run 
# Start time: 19:29:26 on Nov 23,2025
# Loading work.tb_load_and_run
# Loading work.cpu
# Loading work.pc_update
# Loading work.code_memory
# Loading work.opcode_decoder
# Loading work.decoder_4_to_16
# Loading work.decoder_2_to_4
# Loading work.decoder_1_to_2
# Loading work.flag_reg
# Loading work.control
# Loading work.encoder_31_to_5
# Loading work.register_file
# Loading work.alu
# Loading work.data_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 
# --------------------------------------------
# Array given for bubble sorting :- 7, 3, 2, 1, 6, 4, 5, 8
# Final sorted array :- 
# 1 2 3 4 5 6 7 8
# --------------------------------------------
# 
# ** Note: $finish    : E:/IITB/3rd_Semester/IITB-CPU/Code/Final/tb_load_and_run.v(105)
#    Time: 60 us  Iteration: 0  Instance: /tb_load_and_run
# 1
# Break in Module tb_load_and_run at E:/IITB/3rd_Semester/IITB-CPU/Code/Final/tb_load_and_run.v line 105
# End time: 19:40:06 on Nov 23,2025, Elapsed time: 0:10:40
# Errors: 0, Warnings: 0
