

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 55 clock pin(s) of sequential element(s)
0 instances converted, 55 sequential instances remain driven by gated/generated clocks

=================================================================== Gated/Generated Clocks ===================================================================
Clock Tree ID     Driving Element            Drive Element Type     Unconverted Fanout     Sample Instance          Explanation                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       RA00.DI01.outdiv.Q[0]      dffe                   33                     RA05.outcontrd[4:0]      Derived clock on input (not legal for GCC)
@KP:ckid0_2       RA00.DI00.OSCInst0.OSC     OSCH                   22                     RA00.DI01.sdiv[20:0]     Black box on clock path                   
==============================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

