Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Jan 16 17:53:28 2024
| Host         : pclab211 running 64-bit Ubuntu 23.10
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file finn_design_wrapper_timing_summary_routed.rpt -pb finn_design_wrapper_timing_summary_routed.pb -rpx finn_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : finn_design_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5008)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10334)
5. checking no_input_delay (43)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5008)
---------------------------
 There are 5008 register/latch pins with no clock driven by root clock pin: ap_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10334)
----------------------------------------------------
 There are 10334 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (43)
-------------------------------
 There are 43 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                10337          inf        0.000                      0                10337           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         10337 Endpoints
Min Delay         10337 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/q0_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.966ns  (logic 0.940ns (4.708%)  route 19.026ns (95.292%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/C
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/Q
                         net (fo=8, routed)           0.831     1.287    finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/out_V_TREADY_int_regslice
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.153     1.440 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/ap_CS_iter3_fsm[1]_i_2/O
                         net (fo=24, routed)          1.553     2.992    finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_0_U/grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY
    SLICE_X10Y82         LUT5 (Prop_lut5_I4_O)        0.331     3.323 r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_0_U/q0[74]_i_1__2/O
                         net (fo=1110, routed)       16.642    19.966    finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/E[0]
    SLICE_X54Y52         FDRE                                         r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/q0_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/q0_reg[16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.966ns  (logic 0.940ns (4.708%)  route 19.026ns (95.292%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/C
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/Q
                         net (fo=8, routed)           0.831     1.287    finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/out_V_TREADY_int_regslice
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.153     1.440 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/ap_CS_iter3_fsm[1]_i_2/O
                         net (fo=24, routed)          1.553     2.992    finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_0_U/grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY
    SLICE_X10Y82         LUT5 (Prop_lut5_I4_O)        0.331     3.323 r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_0_U/q0[74]_i_1__2/O
                         net (fo=1110, routed)       16.642    19.966    finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/E[0]
    SLICE_X54Y52         FDRE                                         r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/q0_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/q0_reg[17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.966ns  (logic 0.940ns (4.708%)  route 19.026ns (95.292%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/C
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/Q
                         net (fo=8, routed)           0.831     1.287    finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/out_V_TREADY_int_regslice
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.153     1.440 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/ap_CS_iter3_fsm[1]_i_2/O
                         net (fo=24, routed)          1.553     2.992    finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_0_U/grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY
    SLICE_X10Y82         LUT5 (Prop_lut5_I4_O)        0.331     3.323 r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_0_U/q0[74]_i_1__2/O
                         net (fo=1110, routed)       16.642    19.966    finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/E[0]
    SLICE_X54Y52         FDRE                                         r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/q0_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/q0_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.966ns  (logic 0.940ns (4.708%)  route 19.026ns (95.292%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/C
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/Q
                         net (fo=8, routed)           0.831     1.287    finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/out_V_TREADY_int_regslice
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.153     1.440 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/ap_CS_iter3_fsm[1]_i_2/O
                         net (fo=24, routed)          1.553     2.992    finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_0_U/grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY
    SLICE_X10Y82         LUT5 (Prop_lut5_I4_O)        0.331     3.323 r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_0_U/q0[74]_i_1__2/O
                         net (fo=1110, routed)       16.642    19.966    finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/E[0]
    SLICE_X54Y52         FDRE                                         r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/q0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/q0_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.916ns  (logic 0.940ns (4.720%)  route 18.976ns (95.280%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/C
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/Q
                         net (fo=8, routed)           0.831     1.287    finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/out_V_TREADY_int_regslice
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.153     1.440 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/ap_CS_iter3_fsm[1]_i_2/O
                         net (fo=24, routed)          1.553     2.992    finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_0_U/grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY
    SLICE_X10Y82         LUT5 (Prop_lut5_I4_O)        0.331     3.323 r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_0_U/q0[74]_i_1__2/O
                         net (fo=1110, routed)       16.593    19.916    finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/E[0]
    SLICE_X55Y51         FDRE                                         r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/q0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/q0_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.916ns  (logic 0.940ns (4.720%)  route 18.976ns (95.280%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/C
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/Q
                         net (fo=8, routed)           0.831     1.287    finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/out_V_TREADY_int_regslice
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.153     1.440 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/ap_CS_iter3_fsm[1]_i_2/O
                         net (fo=24, routed)          1.553     2.992    finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_0_U/grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY
    SLICE_X10Y82         LUT5 (Prop_lut5_I4_O)        0.331     3.323 r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_0_U/q0[74]_i_1__2/O
                         net (fo=1110, routed)       16.593    19.916    finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/E[0]
    SLICE_X55Y51         FDRE                                         r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/q0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/q0_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.916ns  (logic 0.940ns (4.720%)  route 18.976ns (95.280%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/C
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/Q
                         net (fo=8, routed)           0.831     1.287    finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/out_V_TREADY_int_regslice
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.153     1.440 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/ap_CS_iter3_fsm[1]_i_2/O
                         net (fo=24, routed)          1.553     2.992    finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_0_U/grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY
    SLICE_X10Y82         LUT5 (Prop_lut5_I4_O)        0.331     3.323 r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_0_U/q0[74]_i_1__2/O
                         net (fo=1110, routed)       16.593    19.916    finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/E[0]
    SLICE_X55Y51         FDRE                                         r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/q0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/q0_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.777ns  (logic 0.940ns (4.753%)  route 18.837ns (95.247%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/C
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/Q
                         net (fo=8, routed)           0.831     1.287    finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/out_V_TREADY_int_regslice
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.153     1.440 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/ap_CS_iter3_fsm[1]_i_2/O
                         net (fo=24, routed)          1.553     2.992    finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_0_U/grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY
    SLICE_X10Y82         LUT5 (Prop_lut5_I4_O)        0.331     3.323 r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_0_U/q0[74]_i_1__2/O
                         net (fo=1110, routed)       16.453    19.777    finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/E[0]
    SLICE_X55Y52         FDRE                                         r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/q0_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/q0_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.777ns  (logic 0.940ns (4.753%)  route 18.837ns (95.247%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/C
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/Q
                         net (fo=8, routed)           0.831     1.287    finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/out_V_TREADY_int_regslice
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.153     1.440 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/ap_CS_iter3_fsm[1]_i_2/O
                         net (fo=24, routed)          1.553     2.992    finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_0_U/grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY
    SLICE_X10Y82         LUT5 (Prop_lut5_I4_O)        0.331     3.323 r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_0_U/q0[74]_i_1__2/O
                         net (fo=1110, routed)       16.453    19.777    finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/E[0]
    SLICE_X55Y52         FDRE                                         r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/q0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/q0_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.756ns  (logic 0.940ns (4.758%)  route 18.816ns (95.242%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/C
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[1]/Q
                         net (fo=8, routed)           0.831     1.287    finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/out_V_TREADY_int_regslice
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.153     1.440 r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_out_V_U/ap_CS_iter3_fsm[1]_i_2/O
                         net (fo=24, routed)          1.553     2.992    finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_0_U/grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY
    SLICE_X10Y82         LUT5 (Prop_lut5_I4_O)        0.331     3.323 r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_0_U/q0[74]_i_1__2/O
                         net (fo=1110, routed)       16.432    19.756    finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/E[0]
    SLICE_X53Y53         FDRE                                         r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_60/weights_1_U/q0_reg[10]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_36/p_ZL7threshs_1_load_reg_4189_pp0_iter3_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_36/p_ZL7threshs_1_load_reg_4189_pp0_iter4_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y103        FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_36/p_ZL7threshs_1_load_reg_4189_pp0_iter3_reg_reg[4]/C
    SLICE_X41Y103        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_36/p_ZL7threshs_1_load_reg_4189_pp0_iter3_reg_reg[4]/Q
                         net (fo=1, routed)           0.059     0.187    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_36/p_ZL7threshs_1_load_reg_4189_pp0_iter3_reg[4]
    SLICE_X40Y103        FDRE                                         r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_36/p_ZL7threshs_1_load_reg_4189_pp0_iter4_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[2][21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[1][21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE                         0.000     0.000 r  finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[2][21]/C
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[2][21]/Q
                         net (fo=1, routed)           0.065     0.193    finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/out_V_TDATA[85]
    SLICE_X44Y84         FDRE                                         r  finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[1][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[0][18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE                         0.000     0.000 r  finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[0][18]/C
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[0][18]/Q
                         net (fo=2, routed)           0.066     0.207    finn_design_i/MatrixVectorActivation_1/inst/regslice_both_in0_V_U/in0_V_TDATA[12]
    SLICE_X50Y91         FDRE                                         r  finn_design_i/MatrixVectorActivation_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_36/arrayidx3_0_0_0_load22_fu_464_reg[51]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_36/r_25_reg_3809_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_36/arrayidx3_0_0_0_load22_fu_464_reg[51]/C
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_36/arrayidx3_0_0_0_load22_fu_464_reg[51]/Q
                         net (fo=1, routed)           0.105     0.233    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_36/arrayidx3_0_0_0_load22_fu_464_reg_n_3_[51]
    SLICE_X42Y107        FDRE                                         r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_36/r_25_reg_3809_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_36/arrayidx3_0_0_0_load22_fu_456_reg[103]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_36/r_51_reg_3930_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (54.965%)  route 0.105ns (45.035%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_36/arrayidx3_0_0_0_load22_fu_456_reg[103]/C
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_36/arrayidx3_0_0_0_load22_fu_456_reg[103]/Q
                         net (fo=1, routed)           0.105     0.233    finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_36/arrayidx3_0_0_0_load22_fu_456_reg_n_3_[103]
    SLICE_X43Y84         FDRE                                         r  finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_36/r_51_reg_3930_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_36/p_ZL7threshs_1_load_reg_4189_pp0_iter3_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_36/p_ZL7threshs_1_load_reg_4189_pp0_iter4_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (54.965%)  route 0.105ns (45.035%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_36/p_ZL7threshs_1_load_reg_4189_pp0_iter3_reg_reg[3]/C
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_36/p_ZL7threshs_1_load_reg_4189_pp0_iter3_reg_reg[3]/Q
                         net (fo=1, routed)           0.105     0.233    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_36/p_ZL7threshs_1_load_reg_4189_pp0_iter3_reg[3]
    SLICE_X39Y103        FDRE                                         r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_36/p_ZL7threshs_1_load_reg_4189_pp0_iter4_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_36/p_ZL7threshs_0_load_reg_4184_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_36/p_ZL7threshs_0_load_reg_4184_pp0_iter3_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.141ns (59.956%)  route 0.094ns (40.044%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_36/p_ZL7threshs_0_load_reg_4184_reg[0]/C
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_36/p_ZL7threshs_0_load_reg_4184_reg[0]/Q
                         net (fo=1, routed)           0.094     0.235    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_36/p_ZL7threshs_0_load_reg_4184[0]
    SLICE_X39Y101        FDRE                                         r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_36/p_ZL7threshs_0_load_reg_4184_pp0_iter3_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_36/p_ZL7threshs_2_load_reg_4180_pp0_iter3_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_36/p_ZL7threshs_2_load_reg_4180_pp0_iter4_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.674%)  route 0.110ns (46.326%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_36/p_ZL7threshs_2_load_reg_4180_pp0_iter3_reg_reg[1]/C
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_36/p_ZL7threshs_2_load_reg_4180_pp0_iter3_reg_reg[1]/Q
                         net (fo=1, routed)           0.110     0.238    finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_36/p_ZL7threshs_2_load_reg_4180_pp0_iter3_reg[1]
    SLICE_X44Y92         FDRE                                         r  finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_36/p_ZL7threshs_2_load_reg_4180_pp0_iter4_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_36/arrayidx3_0_0_0_load22_fu_456_reg[102]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_36/r_51_reg_3930_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_36/arrayidx3_0_0_0_load22_fu_456_reg[102]/C
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_36/arrayidx3_0_0_0_load22_fu_456_reg[102]/Q
                         net (fo=1, routed)           0.099     0.240    finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_36/arrayidx3_0_0_0_load22_fu_456_reg_n_3_[102]
    SLICE_X43Y84         FDRE                                         r  finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_36/r_51_reg_3930_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_36/arrayidx3_0_0_0_load22_fu_456_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_36/r_9_reg_3720_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_36/arrayidx3_0_0_0_load22_fu_456_reg[18]/C
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_36/arrayidx3_0_0_0_load22_fu_456_reg[18]/Q
                         net (fo=1, routed)           0.099     0.240    finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_36/arrayidx3_0_0_0_load22_fu_456_reg_n_3_[18]
    SLICE_X47Y90         FDRE                                         r  finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_36/r_9_reg_3720_reg[0]/D
  -------------------------------------------------------------------    -------------------





