Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec 25 22:45:47 2022
| Host         : LAPTOP-799OM31Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab9_timing_summary_routed.rpt -pb Lab9_timing_summary_routed.pb -rpx Lab9_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab9
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 26 register/latch pins with no clock driven by root clock pin: B/clk1/out_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 89 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.823        0.000                      0                   72        0.190        0.000                      0                   72        4.500        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.823        0.000                      0                   72        0.190        0.000                      0                   72        4.500        0.000                       0                    87  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 A/right_motor_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/PWM_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.131ns  (logic 5.748ns (70.690%)  route 2.383ns (29.310%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.558     5.079    A/clk_IBUF_BUFG
    SLICE_X53Y29         FDPE                                         r  A/right_motor_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDPE (Prop_fdpe_C_Q)         0.419     5.498 r  A/right_motor_reg[7]/Q
                         net (fo=1, routed)           0.828     6.326    A/m1/pwm_0/A[7]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[12])
                                                      4.016    10.342 r  A/m1/pwm_0/count_duty0/P[12]
                         net (fo=2, routed)           1.150    11.492    A/m1/pwm_0/count_duty0_n_93
    SLICE_X56Y26         LUT4 (Prop_lut4_I2_O)        0.124    11.616 r  A/m1/pwm_0/PWM0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.616    A/m1/pwm_0/PWM0_carry_i_7__0_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.149 r  A/m1/pwm_0/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.149    A/m1/pwm_0/PWM0_carry_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.266 r  A/m1/pwm_0/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.266    A/m1/pwm_0/PWM0_carry__0_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.495 r  A/m1/pwm_0/PWM0_carry__1/CO[2]
                         net (fo=1, routed)           0.406    12.900    A/m1/pwm_0/PWM0_carry__1_n_1
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.310    13.210 r  A/m1/pwm_0/PWM_i_1__0/O
                         net (fo=1, routed)           0.000    13.210    A/m1/pwm_0/PWM_i_1__0_n_0
    SLICE_X57Y27         FDCE                                         r  A/m1/pwm_0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.439    14.780    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X57Y27         FDCE                                         r  A/m1/pwm_0/PWM_reg/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X57Y27         FDCE (Setup_fdce_C_D)        0.029    15.034    A/m1/pwm_0/PWM_reg
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -13.210    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 A/left_motor_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/PWM_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 5.801ns (74.343%)  route 2.002ns (25.657%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.558     5.079    A/clk_IBUF_BUFG
    SLICE_X54Y29         FDPE                                         r  A/left_motor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDPE (Prop_fdpe_C_Q)         0.478     5.557 r  A/left_motor_reg[9]/Q
                         net (fo=2, routed)           0.556     6.113    A/m0/pwm_0/A[9]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[9]_P[10])
                                                      4.012    10.125 r  A/m0/pwm_0/count_duty0/P[10]
                         net (fo=2, routed)           1.128    11.254    A/m0/pwm_0/count_duty0_n_95
    SLICE_X55Y30         LUT4 (Prop_lut4_I2_O)        0.124    11.378 r  A/m0/pwm_0/PWM0_carry_i_8/O
                         net (fo=1, routed)           0.000    11.378    A/m0/pwm_0/PWM0_carry_i_8_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.910 r  A/m0/pwm_0/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.910    A/m0/pwm_0/PWM0_carry_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.024 r  A/m0/pwm_0/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.024    A/m0/pwm_0/PWM0_carry__0_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.252 r  A/m0/pwm_0/PWM0_carry__1/CO[2]
                         net (fo=1, routed)           0.317    12.569    A/m0/pwm_0/PWM0_carry__1_n_1
    SLICE_X56Y32         LUT6 (Prop_lut6_I5_O)        0.313    12.882 r  A/m0/pwm_0/PWM_i_1/O
                         net (fo=1, routed)           0.000    12.882    A/m0/pwm_0/PWM_i_1_n_0
    SLICE_X56Y32         FDCE                                         r  A/m0/pwm_0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.445    14.786    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X56Y32         FDCE                                         r  A/m0/pwm_0/PWM_reg/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X56Y32         FDCE (Setup_fdce_C_D)        0.077    15.088    A/m0/pwm_0/PWM_reg
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -12.882    
  -------------------------------------------------------------------
                         slack                                  2.206    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 B/u1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 2.416ns (46.397%)  route 2.791ns (53.603%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.618     5.139    B/u1/clk_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  B/u1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  B/u1/count_reg[4]/Q
                         net (fo=3, routed)           0.693     6.288    B/u1/count_reg[4]
    SLICE_X1Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.412 f  B/u1/count[0]_i_11/O
                         net (fo=1, routed)           0.154     6.566    B/u1/count[0]_i_11_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     6.690 f  B/u1/count[0]_i_10/O
                         net (fo=1, routed)           0.545     7.236    B/u1/count[0]_i_10_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.360 f  B/u1/count[0]_i_9/O
                         net (fo=1, routed)           0.401     7.761    B/u1/count[0]_i_9_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124     7.885 f  B/u1/count[0]_i_7/O
                         net (fo=24, routed)          0.997     8.882    B/u1/count[0]_i_7_n_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.124     9.006 r  B/u1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.006    B/u1/count[0]_i_5_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.556 r  B/u1/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.556    B/u1/count_reg[0]_i_1__1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  B/u1/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.670    B/u1/count_reg[4]_i_1__1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.784 r  B/u1/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.784    B/u1/count_reg[8]_i_1__1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.898 r  B/u1/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.898    B/u1/count_reg[12]_i_1__1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  B/u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.012    B/u1/count_reg[16]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.346 r  B/u1/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.346    B/u1/count_reg[20]_i_1_n_6
    SLICE_X0Y87          FDCE                                         r  B/u1/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.505    14.846    B/u1/clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  B/u1/count_reg[21]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y87          FDCE (Setup_fdce_C_D)        0.062    15.145    B/u1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 B/u1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 2.395ns (46.180%)  route 2.791ns (53.820%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.618     5.139    B/u1/clk_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  B/u1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  B/u1/count_reg[4]/Q
                         net (fo=3, routed)           0.693     6.288    B/u1/count_reg[4]
    SLICE_X1Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.412 f  B/u1/count[0]_i_11/O
                         net (fo=1, routed)           0.154     6.566    B/u1/count[0]_i_11_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     6.690 f  B/u1/count[0]_i_10/O
                         net (fo=1, routed)           0.545     7.236    B/u1/count[0]_i_10_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.360 f  B/u1/count[0]_i_9/O
                         net (fo=1, routed)           0.401     7.761    B/u1/count[0]_i_9_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124     7.885 f  B/u1/count[0]_i_7/O
                         net (fo=24, routed)          0.997     8.882    B/u1/count[0]_i_7_n_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.124     9.006 r  B/u1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.006    B/u1/count[0]_i_5_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.556 r  B/u1/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.556    B/u1/count_reg[0]_i_1__1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  B/u1/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.670    B/u1/count_reg[4]_i_1__1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.784 r  B/u1/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.784    B/u1/count_reg[8]_i_1__1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.898 r  B/u1/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.898    B/u1/count_reg[12]_i_1__1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  B/u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.012    B/u1/count_reg[16]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.325 r  B/u1/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.325    B/u1/count_reg[20]_i_1_n_4
    SLICE_X0Y87          FDCE                                         r  B/u1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.505    14.846    B/u1/clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  B/u1/count_reg[23]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y87          FDCE (Setup_fdce_C_D)        0.062    15.145    B/u1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.893ns  (required time - arrival time)
  Source:                 B/u1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 2.321ns (45.401%)  route 2.791ns (54.599%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.618     5.139    B/u1/clk_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  B/u1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  B/u1/count_reg[4]/Q
                         net (fo=3, routed)           0.693     6.288    B/u1/count_reg[4]
    SLICE_X1Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.412 f  B/u1/count[0]_i_11/O
                         net (fo=1, routed)           0.154     6.566    B/u1/count[0]_i_11_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     6.690 f  B/u1/count[0]_i_10/O
                         net (fo=1, routed)           0.545     7.236    B/u1/count[0]_i_10_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.360 f  B/u1/count[0]_i_9/O
                         net (fo=1, routed)           0.401     7.761    B/u1/count[0]_i_9_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124     7.885 f  B/u1/count[0]_i_7/O
                         net (fo=24, routed)          0.997     8.882    B/u1/count[0]_i_7_n_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.124     9.006 r  B/u1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.006    B/u1/count[0]_i_5_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.556 r  B/u1/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.556    B/u1/count_reg[0]_i_1__1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  B/u1/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.670    B/u1/count_reg[4]_i_1__1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.784 r  B/u1/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.784    B/u1/count_reg[8]_i_1__1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.898 r  B/u1/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.898    B/u1/count_reg[12]_i_1__1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  B/u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.012    B/u1/count_reg[16]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.251 r  B/u1/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.251    B/u1/count_reg[20]_i_1_n_5
    SLICE_X0Y87          FDCE                                         r  B/u1/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.505    14.846    B/u1/clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  B/u1/count_reg[22]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y87          FDCE (Setup_fdce_C_D)        0.062    15.145    B/u1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  4.893    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 B/u1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 2.305ns (45.229%)  route 2.791ns (54.771%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.618     5.139    B/u1/clk_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  B/u1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  B/u1/count_reg[4]/Q
                         net (fo=3, routed)           0.693     6.288    B/u1/count_reg[4]
    SLICE_X1Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.412 f  B/u1/count[0]_i_11/O
                         net (fo=1, routed)           0.154     6.566    B/u1/count[0]_i_11_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     6.690 f  B/u1/count[0]_i_10/O
                         net (fo=1, routed)           0.545     7.236    B/u1/count[0]_i_10_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.360 f  B/u1/count[0]_i_9/O
                         net (fo=1, routed)           0.401     7.761    B/u1/count[0]_i_9_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124     7.885 f  B/u1/count[0]_i_7/O
                         net (fo=24, routed)          0.997     8.882    B/u1/count[0]_i_7_n_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.124     9.006 r  B/u1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.006    B/u1/count[0]_i_5_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.556 r  B/u1/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.556    B/u1/count_reg[0]_i_1__1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  B/u1/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.670    B/u1/count_reg[4]_i_1__1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.784 r  B/u1/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.784    B/u1/count_reg[8]_i_1__1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.898 r  B/u1/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.898    B/u1/count_reg[12]_i_1__1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  B/u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.012    B/u1/count_reg[16]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.235 r  B/u1/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.235    B/u1/count_reg[20]_i_1_n_7
    SLICE_X0Y87          FDCE                                         r  B/u1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.505    14.846    B/u1/clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  B/u1/count_reg[20]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y87          FDCE (Setup_fdce_C_D)        0.062    15.145    B/u1/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 B/u1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 2.302ns (45.197%)  route 2.791ns (54.803%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.618     5.139    B/u1/clk_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  B/u1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  B/u1/count_reg[4]/Q
                         net (fo=3, routed)           0.693     6.288    B/u1/count_reg[4]
    SLICE_X1Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.412 f  B/u1/count[0]_i_11/O
                         net (fo=1, routed)           0.154     6.566    B/u1/count[0]_i_11_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     6.690 f  B/u1/count[0]_i_10/O
                         net (fo=1, routed)           0.545     7.236    B/u1/count[0]_i_10_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.360 f  B/u1/count[0]_i_9/O
                         net (fo=1, routed)           0.401     7.761    B/u1/count[0]_i_9_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124     7.885 f  B/u1/count[0]_i_7/O
                         net (fo=24, routed)          0.997     8.882    B/u1/count[0]_i_7_n_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.124     9.006 r  B/u1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.006    B/u1/count[0]_i_5_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.556 r  B/u1/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.556    B/u1/count_reg[0]_i_1__1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  B/u1/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.670    B/u1/count_reg[4]_i_1__1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.784 r  B/u1/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.784    B/u1/count_reg[8]_i_1__1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.898 r  B/u1/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.898    B/u1/count_reg[12]_i_1__1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.232 r  B/u1/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.232    B/u1/count_reg[16]_i_1_n_6
    SLICE_X0Y86          FDCE                                         r  B/u1/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.504    14.845    B/u1/clk_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  B/u1/count_reg[17]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y86          FDCE (Setup_fdce_C_D)        0.062    15.144    B/u1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             4.932ns  (required time - arrival time)
  Source:                 B/u1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 2.281ns (44.970%)  route 2.791ns (55.030%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.618     5.139    B/u1/clk_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  B/u1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  B/u1/count_reg[4]/Q
                         net (fo=3, routed)           0.693     6.288    B/u1/count_reg[4]
    SLICE_X1Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.412 f  B/u1/count[0]_i_11/O
                         net (fo=1, routed)           0.154     6.566    B/u1/count[0]_i_11_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     6.690 f  B/u1/count[0]_i_10/O
                         net (fo=1, routed)           0.545     7.236    B/u1/count[0]_i_10_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.360 f  B/u1/count[0]_i_9/O
                         net (fo=1, routed)           0.401     7.761    B/u1/count[0]_i_9_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124     7.885 f  B/u1/count[0]_i_7/O
                         net (fo=24, routed)          0.997     8.882    B/u1/count[0]_i_7_n_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.124     9.006 r  B/u1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.006    B/u1/count[0]_i_5_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.556 r  B/u1/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.556    B/u1/count_reg[0]_i_1__1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  B/u1/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.670    B/u1/count_reg[4]_i_1__1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.784 r  B/u1/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.784    B/u1/count_reg[8]_i_1__1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.898 r  B/u1/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.898    B/u1/count_reg[12]_i_1__1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.211 r  B/u1/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.211    B/u1/count_reg[16]_i_1_n_4
    SLICE_X0Y86          FDCE                                         r  B/u1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.504    14.845    B/u1/clk_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  B/u1/count_reg[19]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y86          FDCE (Setup_fdce_C_D)        0.062    15.144    B/u1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                  4.932    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 B/u1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 2.207ns (44.155%)  route 2.791ns (55.845%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.618     5.139    B/u1/clk_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  B/u1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  B/u1/count_reg[4]/Q
                         net (fo=3, routed)           0.693     6.288    B/u1/count_reg[4]
    SLICE_X1Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.412 f  B/u1/count[0]_i_11/O
                         net (fo=1, routed)           0.154     6.566    B/u1/count[0]_i_11_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     6.690 f  B/u1/count[0]_i_10/O
                         net (fo=1, routed)           0.545     7.236    B/u1/count[0]_i_10_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.360 f  B/u1/count[0]_i_9/O
                         net (fo=1, routed)           0.401     7.761    B/u1/count[0]_i_9_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124     7.885 f  B/u1/count[0]_i_7/O
                         net (fo=24, routed)          0.997     8.882    B/u1/count[0]_i_7_n_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.124     9.006 r  B/u1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.006    B/u1/count[0]_i_5_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.556 r  B/u1/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.556    B/u1/count_reg[0]_i_1__1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  B/u1/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.670    B/u1/count_reg[4]_i_1__1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.784 r  B/u1/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.784    B/u1/count_reg[8]_i_1__1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.898 r  B/u1/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.898    B/u1/count_reg[12]_i_1__1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.137 r  B/u1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.137    B/u1/count_reg[16]_i_1_n_5
    SLICE_X0Y86          FDCE                                         r  B/u1/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.504    14.845    B/u1/clk_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  B/u1/count_reg[18]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y86          FDCE (Setup_fdce_C_D)        0.062    15.144    B/u1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 B/u1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 2.191ns (43.976%)  route 2.791ns (56.024%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.618     5.139    B/u1/clk_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  B/u1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  B/u1/count_reg[4]/Q
                         net (fo=3, routed)           0.693     6.288    B/u1/count_reg[4]
    SLICE_X1Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.412 f  B/u1/count[0]_i_11/O
                         net (fo=1, routed)           0.154     6.566    B/u1/count[0]_i_11_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     6.690 f  B/u1/count[0]_i_10/O
                         net (fo=1, routed)           0.545     7.236    B/u1/count[0]_i_10_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.360 f  B/u1/count[0]_i_9/O
                         net (fo=1, routed)           0.401     7.761    B/u1/count[0]_i_9_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124     7.885 f  B/u1/count[0]_i_7/O
                         net (fo=24, routed)          0.997     8.882    B/u1/count[0]_i_7_n_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.124     9.006 r  B/u1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.006    B/u1/count[0]_i_5_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.556 r  B/u1/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.556    B/u1/count_reg[0]_i_1__1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  B/u1/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.670    B/u1/count_reg[4]_i_1__1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.784 r  B/u1/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.784    B/u1/count_reg[8]_i_1__1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.898 r  B/u1/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.898    B/u1/count_reg[12]_i_1__1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.121 r  B/u1/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.121    B/u1/count_reg[16]_i_1_n_7
    SLICE_X0Y86          FDCE                                         r  B/u1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.504    14.845    B/u1/clk_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  B/u1/count_reg[16]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y86          FDCE (Setup_fdce_C_D)        0.062    15.144    B/u1/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  5.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 B/u1/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/trig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.589     1.472    B/u1/clk_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  B/u1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  B/u1/count_reg[12]/Q
                         net (fo=3, routed)           0.108     1.721    B/u1/count_reg[12]
    SLICE_X1Y85          LUT6 (Prop_lut6_I3_O)        0.045     1.766 r  B/u1/trig_i_1/O
                         net (fo=1, routed)           0.000     1.766    B/u1/next_trig
    SLICE_X1Y85          FDCE                                         r  B/u1/trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.858     1.986    B/u1/clk_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  B/u1/trig_reg/C
                         clock pessimism             -0.501     1.485    
    SLICE_X1Y85          FDCE (Hold_fdce_C_D)         0.091     1.576    B/u1/trig_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.194%)  route 0.134ns (41.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.560     1.443    B/clk1/clk_IBUF_BUFG
    SLICE_X57Y82         FDRE                                         r  B/clk1/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  B/clk1/cnt_reg[6]/Q
                         net (fo=6, routed)           0.134     1.718    B/clk1/cnt_reg[6]
    SLICE_X57Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.763 r  B/clk1/cnt[6]_i_2/O
                         net (fo=1, routed)           0.000     1.763    B/clk1/p_0_in[6]
    SLICE_X57Y82         FDRE                                         r  B/clk1/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.826     1.954    B/clk1/clk_IBUF_BUFG
    SLICE_X57Y82         FDRE                                         r  B/clk1/cnt_reg[6]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X57Y82         FDRE (Hold_fdre_C_D)         0.092     1.535    B/clk1/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.949%)  route 0.098ns (30.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.559     1.442    B/clk1/clk_IBUF_BUFG
    SLICE_X57Y81         FDRE                                         r  B/clk1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  B/clk1/cnt_reg[3]/Q
                         net (fo=9, routed)           0.098     1.668    B/clk1/cnt_reg[3]
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.099     1.767 r  B/clk1/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.767    B/clk1/p_0_in[4]
    SLICE_X57Y81         FDRE                                         r  B/clk1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.825     1.953    B/clk1/clk_IBUF_BUFG
    SLICE_X57Y81         FDRE                                         r  B/clk1/cnt_reg[4]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X57Y81         FDRE (Hold_fdre_C_D)         0.092     1.534    B/clk1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.564%)  route 0.143ns (43.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.560     1.443    B/clk1/clk_IBUF_BUFG
    SLICE_X57Y82         FDRE                                         r  B/clk1/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  B/clk1/cnt_reg[5]/Q
                         net (fo=5, routed)           0.143     1.727    B/clk1/cnt_reg[5]
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.772 r  B/clk1/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.772    B/clk1/p_0_in[5]
    SLICE_X57Y82         FDRE                                         r  B/clk1/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.826     1.954    B/clk1/clk_IBUF_BUFG
    SLICE_X57Y82         FDRE                                         r  B/clk1/cnt_reg[5]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X57Y82         FDRE (Hold_fdre_C_D)         0.091     1.534    B/clk1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.118%)  route 0.164ns (46.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.559     1.442    B/clk1/clk_IBUF_BUFG
    SLICE_X57Y81         FDRE                                         r  B/clk1/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  B/clk1/cnt_reg[4]/Q
                         net (fo=8, routed)           0.164     1.747    B/clk1/cnt_reg[4]
    SLICE_X57Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.792 r  B/clk1/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.792    B/clk1/p_0_in[0]
    SLICE_X57Y82         FDRE                                         r  B/clk1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.826     1.954    B/clk1/clk_IBUF_BUFG
    SLICE_X57Y82         FDRE                                         r  B/clk1/cnt_reg[0]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X57Y82         FDRE (Hold_fdre_C_D)         0.092     1.549    B/clk1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 A/m1/pwm_0/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.556     1.439    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y27         FDCE                                         r  A/m1/pwm_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  A/m1/pwm_0/count_reg[8]/Q
                         net (fo=4, routed)           0.117     1.697    A/m1/pwm_0/count_reg[8]
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.742 r  A/m1/pwm_0/count[8]_i_5__1/O
                         net (fo=1, routed)           0.000     1.742    A/m1/pwm_0/count[8]_i_5__1_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.812 r  A/m1/pwm_0/count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.812    A/m1/pwm_0/count_reg[8]_i_1__0_n_7
    SLICE_X55Y27         FDCE                                         r  A/m1/pwm_0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.824     1.951    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y27         FDCE                                         r  A/m1/pwm_0/count_reg[8]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X55Y27         FDCE (Hold_fdce_C_D)         0.105     1.544    A/m1/pwm_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.605%)  route 0.189ns (50.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.559     1.442    B/clk1/clk_IBUF_BUFG
    SLICE_X57Y81         FDRE                                         r  B/clk1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  B/clk1/cnt_reg[1]/Q
                         net (fo=7, routed)           0.189     1.772    B/clk1/cnt_reg[1]
    SLICE_X57Y81         LUT3 (Prop_lut3_I2_O)        0.045     1.817 r  B/clk1/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.817    B/clk1/p_0_in[1]
    SLICE_X57Y81         FDRE                                         r  B/clk1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.825     1.953    B/clk1/clk_IBUF_BUFG
    SLICE_X57Y81         FDRE                                         r  B/clk1/cnt_reg[1]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X57Y81         FDRE (Hold_fdre_C_D)         0.092     1.534    B/clk1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 A/m0/pwm_0/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.273ns (63.445%)  route 0.157ns (36.555%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.561     1.444    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y33         FDCE                                         r  A/m0/pwm_0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  A/m0/pwm_0/count_reg[12]/Q
                         net (fo=17, routed)          0.157     1.765    A/m0/pwm_0/count_reg[12]
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.045     1.810 r  A/m0/pwm_0/count[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.810    A/m0/pwm_0/count[8]_i_2__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.874 r  A/m0/pwm_0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    A/m0/pwm_0/count_reg[8]_i_1_n_4
    SLICE_X54Y32         FDCE                                         r  A/m0/pwm_0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.829     1.956    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y32         FDCE                                         r  A/m0/pwm_0/count_reg[11]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X54Y32         FDCE (Hold_fdce_C_D)         0.134     1.591    A/m0/pwm_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 A/m0/pwm_0/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.274ns (63.236%)  route 0.159ns (36.764%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.561     1.444    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y33         FDCE                                         r  A/m0/pwm_0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  A/m0/pwm_0/count_reg[12]/Q
                         net (fo=17, routed)          0.159     1.767    A/m0/pwm_0/count_reg[12]
    SLICE_X54Y32         LUT5 (Prop_lut5_I1_O)        0.045     1.812 r  A/m0/pwm_0/count[8]_i_3__0/O
                         net (fo=1, routed)           0.000     1.812    A/m0/pwm_0/count[8]_i_3__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.877 r  A/m0/pwm_0/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    A/m0/pwm_0/count_reg[8]_i_1_n_5
    SLICE_X54Y32         FDCE                                         r  A/m0/pwm_0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.829     1.956    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y32         FDCE                                         r  A/m0/pwm_0/count_reg[10]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X54Y32         FDCE (Hold_fdce_C_D)         0.134     1.591    A/m0/pwm_0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 A/m0/pwm_0/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.558     1.441    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y30         FDCE                                         r  A/m0/pwm_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  A/m0/pwm_0/count_reg[3]/Q
                         net (fo=3, routed)           0.148     1.753    A/m0/pwm_0/count_reg[3]
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  A/m0/pwm_0/count[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.798    A/m0/pwm_0/count[0]_i_3__0_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.862 r  A/m0/pwm_0/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    A/m0/pwm_0/count_reg[0]_i_1_n_4
    SLICE_X54Y30         FDCE                                         r  A/m0/pwm_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.827     1.954    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y30         FDCE                                         r  A/m0/pwm_0/count_reg[3]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X54Y30         FDCE (Hold_fdce_C_D)         0.134     1.575    A/m0/pwm_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y92   A/l_IN_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X55Y92   A/l_IN_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y30   A/m0/pwm_0/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y32   A/m0/pwm_0/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y32   A/m0/pwm_0/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y33   A/m0/pwm_0/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y30   A/m0/pwm_0/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y30   A/m0/pwm_0/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y30   A/m0/pwm_0/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85    B/u1/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85    B/u1/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85    B/u1/count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85    B/u1/count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86    B/u1/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86    B/u1/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86    B/u1/count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86    B/u1/count_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87    B/u1/count_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87    B/u1/count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y30   A/m0/pwm_0/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y32   A/m0/pwm_0/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y32   A/m0/pwm_0/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y30   A/m0/pwm_0/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y30   A/m0/pwm_0/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y30   A/m0/pwm_0/count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   A/m1/pwm_0/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   A/m1/pwm_0/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   A/m1/pwm_0/count_reg[12]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X55Y30   A/left_motor_reg[0]/C



