// Seed: 1221964195
module module_0;
  always @(1'b0, 1) id_1 <= 1'b0;
endmodule
module module_1 (
    input supply0 id_0
    , id_8,
    input uwire id_1,
    input uwire id_2,
    input tri id_3,
    input tri id_4
    , id_9,
    input supply1 id_5,
    output wire id_6
);
  wire id_10;
  wire id_11;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  reg id_12;
  always id_9 = @(id_12) id_8;
endmodule
module module_2;
  always @(id_1) begin : LABEL_0
    assert (id_1);
  end
  wire id_2;
  timeunit 1ps;
  module_0 modCall_1 ();
  wire id_3;
endmodule
