Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Aug 18 17:09:30 2017
| Host         : dtnl running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_utilization -hierarchical -file /home/vinay/git.si/naexamples/synthetic/floathls/1_out/fpga/postsynth_utilization_report_hier.rpt
| Design       : mkTop
| Device       : 7vx690tffg1761-2
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------+-----------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
|                        Instance                        |                        Module                       | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+--------------------------------------------------------+-----------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
| mkTop                                                  |                                               (top) |       9358 |       7962 |    1396 |    0 | 5397 |      1 |      1 |            6 |
|   (mkTop)                                              |                                               (top) |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|   noc                                                  |                                     mkNetworkSimple |       6773 |       5377 |    1396 |    0 | 1614 |      0 |      0 |            0 |
|     net_routers_routeTable_1_rt_ifc_banks_banks_rf_1   |                                      RegFileLoadSyn |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|     net_routers_routeTable_1_rt_ifc_banks_banks_rf_2   |                                   RegFileLoadSyn_14 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|     net_routers_routeTable_1_rt_ifc_banks_banks_rf_3   |                                   RegFileLoadSyn_15 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|     net_routers_routeTable_2_rt_ifc_banks_banks_rf     |                      RegFileLoadSyn__parameterized0 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|     net_routers_routeTable_2_rt_ifc_banks_banks_rf_2   |                      RegFileLoadSyn__parameterized2 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|     net_routers_routeTable_2_rt_ifc_banks_banks_rf_3   |                      RegFileLoadSyn__parameterized3 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|     net_routers_routeTable_3_rt_ifc_banks_banks_rf_1   |                      RegFileLoadSyn__parameterized6 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|     net_routers_routeTable_3_rt_ifc_banks_banks_rf_2   |                      RegFileLoadSyn__parameterized7 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|     net_routers_routeTable_3_rt_ifc_banks_banks_rf_4   |                      RegFileLoadSyn__parameterized9 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|     net_routers_routeTable_4_rt_ifc_banks_banks_rf_1   |                     RegFileLoadSyn__parameterized11 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|     net_routers_routeTable_4_rt_ifc_banks_banks_rf_2   |                     RegFileLoadSyn__parameterized12 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|     net_routers_routeTable_4_rt_ifc_banks_banks_rf_3   |                     RegFileLoadSyn__parameterized13 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|     net_routers_routeTable_4_rt_ifc_banks_banks_rf_4   |                     RegFileLoadSyn__parameterized14 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|     net_routers_routeTable_5_rt_ifc_banks_banks_rf_2   |                     RegFileLoadSyn__parameterized17 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|     net_routers_routeTable_5_rt_ifc_banks_banks_rf_3   |                     RegFileLoadSyn__parameterized18 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|     net_routers_routeTable_5_rt_ifc_banks_banks_rf_4   |                     RegFileLoadSyn__parameterized19 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|     net_routers_routeTable_6_rt_ifc_banks_banks_rf     |                     RegFileLoadSyn__parameterized20 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|     net_routers_routeTable_6_rt_ifc_banks_banks_rf_1   |                     RegFileLoadSyn__parameterized21 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|     net_routers_routeTable_6_rt_ifc_banks_banks_rf_4   |                     RegFileLoadSyn__parameterized24 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|     net_routers_routeTable_7_rt_ifc_banks_banks_rf_1   |                     RegFileLoadSyn__parameterized26 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|     net_routers_routeTable_7_rt_ifc_banks_banks_rf_3   |                     RegFileLoadSyn__parameterized28 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|     net_routers_routeTable_7_rt_ifc_banks_banks_rf_4   |                     RegFileLoadSyn__parameterized29 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|     net_routers_routeTable_8_rt_ifc_banks_banks_rf_3   |                     RegFileLoadSyn__parameterized33 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|     net_routers_routeTable_8_rt_ifc_banks_banks_rf_4   |                     RegFileLoadSyn__parameterized34 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|     net_routers_routeTable_rt_ifc_banks_banks_rf_1     |                     RegFileLoadSyn__parameterized36 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|     net_routers_routeTable_rt_ifc_banks_banks_rf_2     |                     RegFileLoadSyn__parameterized37 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|     net_routers_router_core                            |                                  mkRouterCoreSimple |        472 |        372 |     100 |    0 |  131 |      0 |      0 |            0 |
|       (net_routers_router_core)                        |                                  mkRouterCoreSimple |          0 |          0 |       0 |    0 |   18 |      0 |      0 |            0 |
|       flitBuffers                                      |                                 mkInputVCQueues_158 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                   RegFile_1port_170 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_1                                    |                                 mkInputVCQueues_159 |         64 |         16 |      48 |    0 |   12 |      0 |      0 |            0 |
|         (flitBuffers_1)                                |                                 mkInputVCQueues_159 |         10 |         10 |       0 |    0 |   12 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                   RegFile_1port_169 |         54 |          6 |      48 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_2                                    |                                 mkInputVCQueues_160 |         67 |         19 |      48 |    0 |   12 |      0 |      0 |            0 |
|         (flitBuffers_2)                                |                                 mkInputVCQueues_160 |         15 |         15 |       0 |    0 |   12 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                   RegFile_1port_168 |         52 |          4 |      48 |    0 |    0 |      0 |      0 |            0 |
|       outPortFIFOs_1                                   |                                   mkOutPortFIFO_161 |         13 |         13 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_1_1                                 |                                   mkOutPortFIFO_162 |         14 |         14 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_2                                   |                                   mkOutPortFIFO_163 |         16 |         16 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_2_1                                 |                                   mkOutPortFIFO_164 |         14 |         14 |       0 |    0 |   16 |      0 |      0 |            0 |
|       routerAlloc                                      |                            mkSepRouterAllocator_165 |        280 |        280 |       0 |    0 |   25 |      0 |      0 |            0 |
|         inputArbs                                      |                 mkRouterInputArbitersRoundRobin_166 |         20 |         20 |       0 |    0 |   10 |      0 |      0 |            0 |
|         outputArbs                                     |                mkRouterOutputArbitersRoundRobin_167 |        260 |        260 |       0 |    0 |   15 |      0 |      0 |            0 |
|     net_routers_router_core_1                          |                               mkRouterCoreSimple_16 |        582 |        434 |     148 |    0 |  180 |      0 |      0 |            0 |
|       (net_routers_router_core_1)                      |                               mkRouterCoreSimple_16 |          4 |          4 |       0 |    0 |   18 |      0 |      0 |            0 |
|       flitBuffers                                      |                                 mkInputVCQueues_141 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                   RegFile_1port_157 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_1                                    |                                 mkInputVCQueues_142 |         62 |         14 |      48 |    0 |   12 |      0 |      0 |            0 |
|         (flitBuffers_1)                                |                                 mkInputVCQueues_142 |          8 |          8 |       0 |    0 |   12 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                   RegFile_1port_156 |         54 |          6 |      48 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_2                                    |                                 mkInputVCQueues_143 |         67 |         19 |      48 |    0 |   12 |      0 |      0 |            0 |
|         (flitBuffers_2)                                |                                 mkInputVCQueues_143 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                   RegFile_1port_155 |         53 |          5 |      48 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_3                                    |                                 mkInputVCQueues_144 |         66 |         18 |      48 |    0 |   12 |      0 |      0 |            0 |
|         (flitBuffers_3)                                |                                 mkInputVCQueues_144 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                   RegFile_1port_154 |         52 |          4 |      48 |    0 |    0 |      0 |      0 |            0 |
|       outPortFIFOs_1                                   |                                   mkOutPortFIFO_145 |         11 |         11 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_1_1                                 |                                   mkOutPortFIFO_146 |         12 |         12 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_2                                   |                                   mkOutPortFIFO_147 |         15 |         15 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_2_1                                 |                                   mkOutPortFIFO_148 |         10 |         10 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_3                                   |                                   mkOutPortFIFO_149 |         15 |         15 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_3_1                                 |                                   mkOutPortFIFO_150 |         10 |         10 |       0 |    0 |   16 |      0 |      0 |            0 |
|       routerAlloc                                      |                            mkSepRouterAllocator_151 |        306 |        306 |       0 |    0 |   30 |      0 |      0 |            0 |
|         inputArbs                                      |                 mkRouterInputArbitersRoundRobin_152 |        208 |        208 |       0 |    0 |   15 |      0 |      0 |            0 |
|         outputArbs                                     |                mkRouterOutputArbitersRoundRobin_153 |         98 |         98 |       0 |    0 |   15 |      0 |      0 |            0 |
|     net_routers_router_core_2                          |                               mkRouterCoreSimple_17 |        727 |        579 |     148 |    0 |  180 |      0 |      0 |            0 |
|       (net_routers_router_core_2)                      |                               mkRouterCoreSimple_17 |          0 |          0 |       0 |    0 |   18 |      0 |      0 |            0 |
|       flitBuffers                                      |                                 mkInputVCQueues_124 |         67 |         19 |      48 |    0 |   12 |      0 |      0 |            0 |
|         (flitBuffers)                                  |                                 mkInputVCQueues_124 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                   RegFile_1port_140 |         53 |          5 |      48 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_2                                    |                                 mkInputVCQueues_125 |         62 |         14 |      48 |    0 |   12 |      0 |      0 |            0 |
|         (flitBuffers_2)                                |                                 mkInputVCQueues_125 |         10 |         10 |       0 |    0 |   12 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                   RegFile_1port_139 |         52 |          4 |      48 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_3                                    |                                 mkInputVCQueues_126 |         67 |         19 |      48 |    0 |   12 |      0 |      0 |            0 |
|         (flitBuffers_3)                                |                                 mkInputVCQueues_126 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                   RegFile_1port_138 |         53 |          5 |      48 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_4                                    |                                 mkInputVCQueues_127 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                   RegFile_1port_137 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|       outPortFIFOs_0                                   |                                   mkOutPortFIFO_128 |         25 |         25 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_0_1                                 |                                   mkOutPortFIFO_129 |         23 |         23 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_2                                   |                                   mkOutPortFIFO_130 |         26 |         26 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_2_1                                 |                                   mkOutPortFIFO_131 |         20 |         20 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_3                                   |                                   mkOutPortFIFO_132 |         25 |         25 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_3_1                                 |                                   mkOutPortFIFO_133 |         22 |         22 |       0 |    0 |   16 |      0 |      0 |            0 |
|       routerAlloc                                      |                            mkSepRouterAllocator_134 |        386 |        386 |       0 |    0 |   30 |      0 |      0 |            0 |
|         inputArbs                                      |                 mkRouterInputArbitersRoundRobin_135 |        169 |        169 |       0 |    0 |   15 |      0 |      0 |            0 |
|         outputArbs                                     |                mkRouterOutputArbitersRoundRobin_136 |        217 |        217 |       0 |    0 |   15 |      0 |      0 |            0 |
|     net_routers_router_core_3                          |                               mkRouterCoreSimple_18 |        937 |        785 |     152 |    0 |  196 |      0 |      0 |            0 |
|       (net_routers_router_core_3)                      |                               mkRouterCoreSimple_18 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |            0 |
|       flitBuffers                                      |                                 mkInputVCQueues_105 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                   RegFile_1port_123 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_1                                    |                                 mkInputVCQueues_106 |         66 |         18 |      48 |    0 |   12 |      0 |      0 |            0 |
|         (flitBuffers_1)                                |                                 mkInputVCQueues_106 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                   RegFile_1port_122 |         52 |          4 |      48 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_2                                    |                                 mkInputVCQueues_107 |         66 |         18 |      48 |    0 |   12 |      0 |      0 |            0 |
|         (flitBuffers_2)                                |                                 mkInputVCQueues_107 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                   RegFile_1port_121 |         52 |          4 |      48 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_3                                    |                                 mkInputVCQueues_108 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                   RegFile_1port_120 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_4                                    |                                 mkInputVCQueues_109 |         66 |         18 |      48 |    0 |   12 |      0 |      0 |            0 |
|         (flitBuffers_4)                                |                                 mkInputVCQueues_109 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                   RegFile_1port_119 |         52 |          4 |      48 |    0 |    0 |      0 |      0 |            0 |
|       outPortFIFOs_1                                   |                                   mkOutPortFIFO_110 |         40 |         40 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_1_1                                 |                                   mkOutPortFIFO_111 |         25 |         25 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_2                                   |                                   mkOutPortFIFO_112 |         41 |         41 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_2_1                                 |                                   mkOutPortFIFO_113 |         25 |         25 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_4                                   |                                   mkOutPortFIFO_114 |         43 |         43 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_4_1                                 |                                   mkOutPortFIFO_115 |         26 |         26 |       0 |    0 |   16 |      0 |      0 |            0 |
|       routerAlloc                                      |                            mkSepRouterAllocator_116 |        531 |        531 |       0 |    0 |   40 |      0 |      0 |            0 |
|         inputArbs                                      |                 mkRouterInputArbitersRoundRobin_117 |          7 |          7 |       0 |    0 |   15 |      0 |      0 |            0 |
|         outputArbs                                     |                mkRouterOutputArbitersRoundRobin_118 |        524 |        524 |       0 |    0 |   25 |      0 |      0 |            0 |
|     net_routers_router_core_4                          |                               mkRouterCoreSimple_19 |       1219 |       1023 |     196 |    0 |  248 |      0 |      0 |            0 |
|       (net_routers_router_core_4)                      |                               mkRouterCoreSimple_19 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |            0 |
|       flitBuffers                                      |                                  mkInputVCQueues_84 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                   RegFile_1port_104 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_1                                    |                                  mkInputVCQueues_85 |         68 |         20 |      48 |    0 |   12 |      0 |      0 |            0 |
|         (flitBuffers_1)                                |                                  mkInputVCQueues_85 |         16 |         16 |       0 |    0 |   12 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                   RegFile_1port_103 |         52 |          4 |      48 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_2                                    |                                  mkInputVCQueues_86 |         73 |         25 |      48 |    0 |   12 |      0 |      0 |            0 |
|         (flitBuffers_2)                                |                                  mkInputVCQueues_86 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                   RegFile_1port_102 |         59 |         11 |      48 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_3                                    |                                  mkInputVCQueues_87 |         67 |         19 |      48 |    0 |   12 |      0 |      0 |            0 |
|         (flitBuffers_3)                                |                                  mkInputVCQueues_87 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                   RegFile_1port_101 |         53 |          5 |      48 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_4                                    |                                  mkInputVCQueues_88 |         66 |         18 |      48 |    0 |   12 |      0 |      0 |            0 |
|         (flitBuffers_4)                                |                                  mkInputVCQueues_88 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                   RegFile_1port_100 |         52 |          4 |      48 |    0 |    0 |      0 |      0 |            0 |
|       outPortFIFOs_1                                   |                                    mkOutPortFIFO_89 |         39 |         39 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_1_1                                 |                                    mkOutPortFIFO_90 |         27 |         27 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_2                                   |                                    mkOutPortFIFO_91 |         30 |         30 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_2_1                                 |                                    mkOutPortFIFO_92 |         23 |         23 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_3                                   |                                    mkOutPortFIFO_93 |         38 |         38 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_3_1                                 |                                    mkOutPortFIFO_94 |         31 |         31 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_4                                   |                                    mkOutPortFIFO_95 |         32 |         32 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_4_1                                 |                                    mkOutPortFIFO_96 |         28 |         28 |       0 |    0 |   16 |      0 |      0 |            0 |
|       routerAlloc                                      |                             mkSepRouterAllocator_97 |        693 |        693 |       0 |    0 |   40 |      0 |      0 |            0 |
|         inputArbs                                      |                  mkRouterInputArbitersRoundRobin_98 |        268 |        268 |       0 |    0 |   20 |      0 |      0 |            0 |
|         outputArbs                                     |                 mkRouterOutputArbitersRoundRobin_99 |        425 |        425 |       0 |    0 |   20 |      0 |      0 |            0 |
|     net_routers_router_core_5                          |                               mkRouterCoreSimple_20 |        850 |        698 |     152 |    0 |  186 |      0 |      0 |            0 |
|       (net_routers_router_core_5)                      |                               mkRouterCoreSimple_20 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |            0 |
|       flitBuffers                                      |                                  mkInputVCQueues_65 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                    RegFile_1port_83 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_1                                    |                                  mkInputVCQueues_66 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                    RegFile_1port_82 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_2                                    |                                  mkInputVCQueues_67 |         66 |         18 |      48 |    0 |   12 |      0 |      0 |            0 |
|         (flitBuffers_2)                                |                                  mkInputVCQueues_67 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                    RegFile_1port_81 |         52 |          4 |      48 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_3                                    |                                  mkInputVCQueues_68 |         68 |         20 |      48 |    0 |   12 |      0 |      0 |            0 |
|         (flitBuffers_3)                                |                                  mkInputVCQueues_68 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                    RegFile_1port_80 |         54 |          6 |      48 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_4                                    |                                  mkInputVCQueues_69 |         70 |         22 |      48 |    0 |   12 |      0 |      0 |            0 |
|         (flitBuffers_4)                                |                                  mkInputVCQueues_69 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                    RegFile_1port_79 |         56 |          8 |      48 |    0 |    0 |      0 |      0 |            0 |
|       outPortFIFOs_2                                   |                                    mkOutPortFIFO_70 |         29 |         29 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_2_1                                 |                                    mkOutPortFIFO_71 |         21 |         21 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_3                                   |                                    mkOutPortFIFO_72 |         27 |         27 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_3_1                                 |                                    mkOutPortFIFO_73 |         21 |         21 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_4                                   |                                    mkOutPortFIFO_74 |         28 |         28 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_4_1                                 |                                    mkOutPortFIFO_75 |         22 |         22 |       0 |    0 |   16 |      0 |      0 |            0 |
|       routerAlloc                                      |                             mkSepRouterAllocator_76 |        490 |        490 |       0 |    0 |   30 |      0 |      0 |            0 |
|         inputArbs                                      |                  mkRouterInputArbitersRoundRobin_77 |         22 |         22 |       0 |    0 |   15 |      0 |      0 |            0 |
|         outputArbs                                     |                 mkRouterOutputArbitersRoundRobin_78 |        468 |        468 |       0 |    0 |   15 |      0 |      0 |            0 |
|     net_routers_router_core_6                          |                               mkRouterCoreSimple_21 |        532 |        388 |     144 |    0 |  177 |      0 |      0 |            0 |
|       (net_routers_router_core_6)                      |                               mkRouterCoreSimple_21 |          0 |          0 |       0 |    0 |   18 |      0 |      0 |            0 |
|       flitBuffers                                      |                                  mkInputVCQueues_50 |         64 |         16 |      48 |    0 |   11 |      0 |      0 |            0 |
|         (flitBuffers)                                  |                                  mkInputVCQueues_50 |         13 |         13 |       0 |    0 |   11 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                    RegFile_1port_64 |         51 |          3 |      48 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_1                                    |                                  mkInputVCQueues_51 |         66 |         18 |      48 |    0 |   12 |      0 |      0 |            0 |
|         (flitBuffers_1)                                |                                  mkInputVCQueues_51 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                    RegFile_1port_63 |         52 |          4 |      48 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_4                                    |                                  mkInputVCQueues_52 |         67 |         19 |      48 |    0 |   12 |      0 |      0 |            0 |
|         (flitBuffers_4)                                |                                  mkInputVCQueues_52 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                    RegFile_1port_62 |         53 |          5 |      48 |    0 |    0 |      0 |      0 |            0 |
|       outPortFIFOs_0                                   |                                    mkOutPortFIFO_53 |         28 |         28 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_0_1                                 |                                    mkOutPortFIFO_54 |          8 |          8 |       0 |    0 |   14 |      0 |      0 |            0 |
|       outPortFIFOs_1                                   |                                    mkOutPortFIFO_55 |         28 |         28 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_1_1                                 |                                    mkOutPortFIFO_56 |         20 |         20 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_4                                   |                                    mkOutPortFIFO_57 |         28 |         28 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_4_1                                 |                                    mkOutPortFIFO_58 |         21 |         21 |       0 |    0 |   16 |      0 |      0 |            0 |
|       routerAlloc                                      |                             mkSepRouterAllocator_59 |        202 |        202 |       0 |    0 |   30 |      0 |      0 |            0 |
|         inputArbs                                      |                  mkRouterInputArbitersRoundRobin_60 |          9 |          9 |       0 |    0 |   15 |      0 |      0 |            0 |
|         outputArbs                                     |                 mkRouterOutputArbitersRoundRobin_61 |        193 |        193 |       0 |    0 |   15 |      0 |      0 |            0 |
|     net_routers_router_core_7                          |                               mkRouterCoreSimple_22 |        937 |        785 |     152 |    0 |  196 |      0 |      0 |            0 |
|       (net_routers_router_core_7)                      |                               mkRouterCoreSimple_22 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |            0 |
|       flitBuffers                                      |                                  mkInputVCQueues_31 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                    RegFile_1port_49 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_1                                    |                                  mkInputVCQueues_32 |         68 |         20 |      48 |    0 |   12 |      0 |      0 |            0 |
|         (flitBuffers_1)                                |                                  mkInputVCQueues_32 |         16 |         16 |       0 |    0 |   12 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                    RegFile_1port_48 |         52 |          4 |      48 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_2                                    |                                  mkInputVCQueues_33 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                    RegFile_1port_47 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_3                                    |                                  mkInputVCQueues_34 |         66 |         18 |      48 |    0 |   12 |      0 |      0 |            0 |
|         (flitBuffers_3)                                |                                  mkInputVCQueues_34 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                    RegFile_1port_46 |         52 |          4 |      48 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_4                                    |                                  mkInputVCQueues_35 |         78 |         30 |      48 |    0 |   12 |      0 |      0 |            0 |
|         (flitBuffers_4)                                |                                  mkInputVCQueues_35 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                    RegFile_1port_45 |         64 |         16 |      48 |    0 |    0 |      0 |      0 |            0 |
|       outPortFIFOs_1                                   |                                    mkOutPortFIFO_36 |         42 |         42 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_1_1                                 |                                    mkOutPortFIFO_37 |         26 |         26 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_3                                   |                                    mkOutPortFIFO_38 |         41 |         41 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_3_1                                 |                                    mkOutPortFIFO_39 |         25 |         25 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_4                                   |                                    mkOutPortFIFO_40 |         43 |         43 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_4_1                                 |                                    mkOutPortFIFO_41 |         26 |         26 |       0 |    0 |   16 |      0 |      0 |            0 |
|       routerAlloc                                      |                             mkSepRouterAllocator_42 |        514 |        514 |       0 |    0 |   40 |      0 |      0 |            0 |
|         inputArbs                                      |                  mkRouterInputArbitersRoundRobin_43 |          6 |          6 |       0 |    0 |   15 |      0 |      0 |            0 |
|         outputArbs                                     |                 mkRouterOutputArbitersRoundRobin_44 |        508 |        508 |       0 |    0 |   25 |      0 |      0 |            0 |
|     net_routers_router_core_8                          |                               mkRouterCoreSimple_23 |        413 |        313 |     100 |    0 |  120 |      0 |      0 |            0 |
|       (net_routers_router_core_8)                      |                               mkRouterCoreSimple_23 |          0 |          0 |       0 |    0 |   12 |      0 |      0 |            0 |
|       flitBuffers                                      |                                     mkInputVCQueues |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                    RegFile_1port_30 |          4 |          0 |       4 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_3                                    |                                  mkInputVCQueues_24 |         66 |         18 |      48 |    0 |   12 |      0 |      0 |            0 |
|         (flitBuffers_3)                                |                                  mkInputVCQueues_24 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                    RegFile_1port_29 |         52 |          4 |      48 |    0 |    0 |      0 |      0 |            0 |
|       flitBuffers_4                                    |                                  mkInputVCQueues_25 |         67 |         19 |      48 |    0 |   12 |      0 |      0 |            0 |
|         (flitBuffers_4)                                |                                  mkInputVCQueues_25 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |            0 |
|         inputVCQueues_ifc_mf_ifc_fifoMem               |                                       RegFile_1port |         53 |          5 |      48 |    0 |    0 |      0 |      0 |            0 |
|       outPortFIFOs_3                                   |                                       mkOutPortFIFO |         29 |         29 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_3_1                                 |                                    mkOutPortFIFO_26 |         18 |         18 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_4                                   |                                    mkOutPortFIFO_27 |         30 |         30 |       0 |    0 |   16 |      0 |      0 |            0 |
|       outPortFIFOs_4_1                                 |                                    mkOutPortFIFO_28 |         19 |         19 |       0 |    0 |   16 |      0 |      0 |            0 |
|       routerAlloc                                      |                                mkSepRouterAllocator |        180 |        180 |       0 |    0 |   20 |      0 |      0 |            0 |
|         inputArbs                                      |                     mkRouterInputArbitersRoundRobin |         89 |         89 |       0 |    0 |   10 |      0 |      0 |            0 |
|         outputArbs                                     |                    mkRouterOutputArbitersRoundRobin |         91 |         91 |       0 |    0 |   10 |      0 |      0 |            0 |
|   nodes_0                                              |                                       mkNodeTask_t2 |       1235 |       1235 |       0 |    0 | 1782 |      1 |      1 |            2 |
|     (nodes_0)                                          |                                       mkNodeTask_t2 |         13 |         13 |       0 |    0 |  224 |      0 |      0 |            0 |
|     bridge                                             |                                      mkCnctBridge_9 |        140 |        140 |       0 |    0 |  264 |      0 |      0 |            0 |
|       flitsFromNw_0                                    |                                            FIFO2_12 |         70 |         70 |       0 |    0 |  132 |      0 |      0 |            0 |
|       flitsFromNw_1                                    |                                            FIFO2_13 |         70 |         70 |       0 |    0 |  132 |      0 |      0 |            0 |
|     pack_inFifo_0                                      |                                            FIFO2_10 |        179 |        179 |       0 |    0 |  132 |      0 |      0 |            0 |
|     pack_inFifo_1                                      |                                            FIFO2_11 |        178 |        178 |       0 |    0 |  132 |      0 |      0 |            0 |
|     pack_outFifo_0                                     |                               FIFO2__parameterized0 |        116 |        116 |       0 |    0 |  210 |      0 |      0 |            0 |
|     pe                                                 |                                           mkTask_t2 |        609 |        609 |       0 |    0 |  820 |      1 |      1 |            2 |
|       (pe)                                             |                                           mkTask_t2 |         27 |         27 |       0 |    0 |   35 |      0 |      0 |            0 |
|       inFifo_0                                         |                               FIFO2__parameterized2 |        120 |        120 |       0 |    0 |  210 |      0 |      0 |            0 |
|       kernel_call_13Falu_core_wFalu                    |                                              falu_0 |        233 |        233 |       0 |    0 |  363 |      0 |      0 |            2 |
|         inst                                           |                                         falu_0_falu |        233 |        233 |       0 |    0 |  363 |      0 |      0 |            2 |
|           (inst)                                       |                                         falu_0_falu |         12 |         12 |       0 |    0 |  162 |      0 |      0 |            0 |
|           falu_fadd_32ns_32cud_U1                      |                         falu_0_falu_fadd_32ns_32cud |        221 |        221 |       0 |    0 |  201 |      0 |      0 |            2 |
|             (falu_fadd_32ns_32cud_U1)                  |                         falu_0_falu_fadd_32ns_32cud |          0 |          0 |       0 |    0 |   64 |      0 |      0 |            0 |
|             falu_ap_fadd_2_full_dsp_32_u               |                   falu_0_falu_ap_fadd_2_full_dsp_32 |        221 |        221 |       0 |    0 |  137 |      0 |      0 |            2 |
|               (falu_ap_fadd_2_full_dsp_32_u)           |                   falu_0_falu_ap_fadd_2_full_dsp_32 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|               U0                                       |                        falu_0_floating_point_v7_1_3 |        221 |        221 |       0 |    0 |  137 |      0 |      0 |            2 |
|                 (U0)                                   |                        falu_0_floating_point_v7_1_3 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                 i_synth                                |                    falu_0_floating_point_v7_1_3_viv |        221 |        221 |       0 |    0 |  137 |      0 |      0 |            2 |
|                   (i_synth)                            |                    falu_0_floating_point_v7_1_3_viv |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                   ADDSUB_OP.ADDSUB                     |                                      falu_0_flt_add |        220 |        220 |       0 |    0 |  136 |      0 |      0 |            2 |
|                     SPEED_OP.DSP.OP                    |                                  falu_0_flt_add_dsp |        220 |        220 |       0 |    0 |  136 |      0 |      0 |            2 |
|                       A_IP_DELAY                       |                                        falu_0_delay |         30 |         30 |       0 |    0 |   23 |      0 |      0 |            0 |
|                         i_pipe                         |       falu_0_xbip_pipe_v3_0_3_viv__parameterized1_8 |         30 |         30 |       0 |    0 |   23 |      0 |      0 |            0 |
|                       B_IP_DELAY                       |                                      falu_0_delay_0 |         23 |         23 |       0 |    0 |   23 |      0 |      0 |            0 |
|                         i_pipe                         |         falu_0_xbip_pipe_v3_0_3_viv__parameterized1 |         23 |         23 |       0 |    0 |   23 |      0 |      0 |            0 |
|                       DSP48E1_BODY.ALIGN_ADD           |                        falu_0_align_add_dsp48e1_sgl |         11 |         11 |       0 |    0 |    0 |      0 |      0 |            1 |
|                         DSP2                           |                              falu_0_dsp48e1_wrapper |         11 |         11 |       0 |    0 |    0 |      0 |      0 |            1 |
|                         ZERO_14_DET.CARRY_MUX          |                  falu_0_carry_chain__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         ZERO_14_DET.ZERO_DET           |                                falu_0_compare_eq_im |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           CARRY_ZERO_DET               |                                  falu_0_carry_chain |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                       DSP48E1_BODY.EXP                 |                               falu_0_flt_add_exp_sp |        117 |        117 |       0 |    0 |   47 |      0 |      0 |            0 |
|                         (DSP48E1_BODY.EXP)             |                               falu_0_flt_add_exp_sp |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         A_EXP_DELAY                    |                       falu_0_delay__parameterized44 |          0 |          0 |       0 |    0 |    8 |      0 |      0 |            0 |
|                           i_pipe                       |        falu_0_xbip_pipe_v3_0_3_viv__parameterized91 |          0 |          0 |       0 |    0 |    8 |      0 |      0 |            0 |
|                         A_SIGN_DELAY                   |                       falu_0_delay__parameterized46 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           i_pipe                       |        falu_0_xbip_pipe_v3_0_3_viv__parameterized95 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         BMA_EXP_DELAY                  |                       falu_0_delay__parameterized51 |         22 |         22 |       0 |    0 |    9 |      0 |      0 |            0 |
|                           i_pipe                       |       falu_0_xbip_pipe_v3_0_3_viv__parameterized105 |         22 |         22 |       0 |    0 |    9 |      0 |      0 |            0 |
|                         B_EXP_DELAY                    |                       falu_0_delay__parameterized45 |          0 |          0 |       0 |    0 |    8 |      0 |      0 |            0 |
|                           i_pipe                       |        falu_0_xbip_pipe_v3_0_3_viv__parameterized93 |          0 |          0 |       0 |    0 |    8 |      0 |      0 |            0 |
|                         B_SIGN_DELAY                   |                       falu_0_delay__parameterized47 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           i_pipe                       |        falu_0_xbip_pipe_v3_0_3_viv__parameterized97 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         COND_DET_A                     |                               falu_0_special_detect |         14 |         14 |       0 |    0 |    3 |      0 |      0 |            0 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL  |                     falu_0_delay__parameterized41_2 |          6 |          6 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             i_pipe                     |      falu_0_xbip_pipe_v3_0_3_viv__parameterized85_7 |          6 |          6 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL |                     falu_0_delay__parameterized40_3 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             i_pipe                     |      falu_0_xbip_pipe_v3_0_3_viv__parameterized83_6 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET |              falu_0_compare_eq_im__parameterized0_4 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             CARRY_ZERO_DET             |                falu_0_carry_chain__parameterized1_5 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         COND_DET_B                     |                             falu_0_special_detect_1 |         11 |         11 |       0 |    0 |    3 |      0 |      0 |            0 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL  |                       falu_0_delay__parameterized41 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             i_pipe                     |        falu_0_xbip_pipe_v3_0_3_viv__parameterized85 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL |                       falu_0_delay__parameterized40 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             i_pipe                     |        falu_0_xbip_pipe_v3_0_3_viv__parameterized83 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET |                falu_0_compare_eq_im__parameterized0 |          5 |          5 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             CARRY_ZERO_DET             |                  falu_0_carry_chain__parameterized1 |          5 |          5 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         DET_SIGN_DELAY                 |                       falu_0_delay__parameterized54 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           i_pipe                       |       falu_0_xbip_pipe_v3_0_3_viv__parameterized111 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         EXP_OFF.LRG_EXP_DELAY          |                       falu_0_delay__parameterized57 |          5 |          5 |       0 |    0 |    8 |      0 |      0 |            0 |
|                           i_pipe                       |       falu_0_xbip_pipe_v3_0_3_viv__parameterized117 |          5 |          5 |       0 |    0 |    8 |      0 |      0 |            0 |
|                         EXP_OFF.STRUCT_ADD             |                  falu_0_carry_chain__parameterized4 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         INV_OP_DEL                     |                       falu_0_delay__parameterized53 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           i_pipe                       |       falu_0_xbip_pipe_v3_0_3_viv__parameterized109 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         NUMB_CMP                       |                                      falu_0_compare |         16 |         16 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           NOT_FAST.CMP                 |                                   falu_0_compare_gt |         16 |         16 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             C_CHAIN                    |                  falu_0_carry_chain__parameterized2 |         16 |         16 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         STATE_DELAY                    |                       falu_0_delay__parameterized52 |         32 |         32 |       0 |    0 |    2 |      0 |      0 |            0 |
|                           i_pipe                       |       falu_0_xbip_pipe_v3_0_3_viv__parameterized107 |         32 |         32 |       0 |    0 |    2 |      0 |      0 |            0 |
|                         SUB_DELAY                      |                       falu_0_delay__parameterized48 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           i_pipe                       |        falu_0_xbip_pipe_v3_0_3_viv__parameterized99 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         merged_sub_mux.STRUCT_ADD      |                  falu_0_carry_chain__parameterized3 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                       DSP48E1_BODY.NORM_RND            |                   falu_0_norm_and_round_dsp48e1_sgl |         39 |         39 |       0 |    0 |   43 |      0 |      0 |            1 |
|                         (DSP48E1_BODY.NORM_RND)        |                   falu_0_norm_and_round_dsp48e1_sgl |          3 |          3 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         FULL_USAGE_DSP.LOD             |                       falu_0_lead_zero_encode_shift |         36 |         36 |       0 |    0 |   35 |      0 |      0 |            0 |
|                           (FULL_USAGE_DSP.LOD)         |                       falu_0_lead_zero_encode_shift |         19 |         19 |       0 |    0 |    8 |      0 |      0 |            0 |
|                           LEAD16_DELAY                 |                       falu_0_delay__parameterized24 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             i_pipe                     |        falu_0_xbip_pipe_v3_0_3_viv__parameterized51 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           NORM_DELAY                   |                       falu_0_delay__parameterized22 |         17 |         17 |       0 |    0 |   26 |      0 |      0 |            0 |
|                             i_pipe                     |        falu_0_xbip_pipe_v3_0_3_viv__parameterized47 |         17 |         17 |       0 |    0 |   26 |      0 |      0 |            0 |
|                         FULL_USAGE_DSP.SHIFT_RND       |              falu_0_dsp48e1_wrapper__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            1 |
|                         FULL_USAGE_DSP.mant_in_delay   |                       falu_0_delay__parameterized27 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|                           i_pipe                       |        falu_0_xbip_pipe_v3_0_3_viv__parameterized57 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|                         FULL_USAGE_DSP.mod_lod_delay   |                       falu_0_delay__parameterized26 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|                           i_pipe                       |        falu_0_xbip_pipe_v3_0_3_viv__parameterized55 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|                         FULL_USAGE_DSP.zeros_delay     |                       falu_0_delay__parameterized28 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           i_pipe                       |        falu_0_xbip_pipe_v3_0_3_viv__parameterized59 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   i_nd_to_rdy                          |                         falu_0_xbip_pipe_v3_0_3_viv |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|       p_memory                                         |                                               BRAM2 |          1 |          1 |       0 |    0 |    0 |      1 |      1 |            0 |
|       p_serverAdapterB_outDataCore                     |                               FIFO2__parameterized4 |        220 |        220 |       0 |    0 |  210 |      0 |      0 |            0 |
|       r_serverAdapterA_outDataCore                     |                               FIFO2__parameterized5 |          8 |          8 |       0 |    0 |    2 |      0 |      0 |            0 |
|   nodes_2                                              |                                     mkNodeTask_host |        158 |        158 |       0 |    0 |  434 |      0 |      0 |            0 |
|     (nodes_2)                                          |                                     mkNodeTask_host |          2 |          2 |       0 |    0 |    0 |      0 |      0 |            0 |
|     bridge                                             |                                      mkCnctBridge_4 |        156 |        156 |       0 |    0 |  434 |      0 |      0 |            0 |
|       flitsFromNw_0                                    |                                             FIFO2_5 |          1 |          1 |       0 |    0 |  144 |      0 |      0 |            0 |
|       flitsFromNw_1                                    |                                             FIFO2_6 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|       flitsToNw_0                                      |                                             FIFO2_7 |         77 |         77 |       0 |    0 |  144 |      0 |      0 |            0 |
|       sendFlit                                         |                                             FIFO2_8 |         78 |         78 |       0 |    0 |  144 |      0 |      0 |            0 |
|   nodes_6                                              |                                       mkNodeTask_t1 |       1192 |       1192 |       0 |    0 | 1567 |      0 |      0 |            4 |
|     (nodes_6)                                          |                                       mkNodeTask_t1 |         32 |         32 |       0 |    0 |  136 |      0 |      0 |            0 |
|     bridge                                             |                                        mkCnctBridge |        178 |        178 |       0 |    0 |  272 |      0 |      0 |            0 |
|       flitsFromNw_0                                    |                                             FIFO2_0 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|       flitsFromNw_1                                    |                                             FIFO2_1 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|       flitsToNw_0                                      |                                             FIFO2_2 |        105 |        105 |       0 |    0 |  134 |      0 |      0 |            0 |
|       sendFlit                                         |                                             FIFO2_3 |         73 |         73 |       0 |    0 |  134 |      0 |      0 |            0 |
|     depack_inFifo                                      |                               FIFO2__parameterized7 |        110 |        110 |       0 |    0 |  210 |      0 |      0 |            0 |
|     depack_outFifo_0                                   |                                               FIFO2 |        216 |        216 |       0 |    0 |  133 |      0 |      0 |            0 |
|     pe                                                 |                                           mkTask_t1 |        656 |        656 |       0 |    0 |  816 |      0 |      0 |            4 |
|       (pe)                                             |                                           mkTask_t1 |         19 |         19 |       0 |    0 |  120 |      0 |      0 |            0 |
|       kernel_call_20Genpair_core_wGenpair              |                                           genpair_0 |        522 |        522 |       0 |    0 |  486 |      0 |      0 |            4 |
|         inst                                           |                                   genpair_0_genpair |        522 |        522 |       0 |    0 |  486 |      0 |      0 |            4 |
|           (inst)                                       |                                   genpair_0_genpair |         58 |         58 |       0 |    0 |  148 |      0 |      0 |            0 |
|           genpair_fadd_32nsbkb_U1                      |                      genpair_0_genpair_fadd_32nsbkb |        254 |        254 |       0 |    0 |  201 |      0 |      0 |            2 |
|             (genpair_fadd_32nsbkb_U1)                  |                      genpair_0_genpair_fadd_32nsbkb |         33 |         33 |       0 |    0 |   64 |      0 |      0 |            0 |
|             genpair_ap_fadd_2_full_dsp_32_u            |           genpair_0_genpair_ap_fadd_2_full_dsp_32_8 |        221 |        221 |       0 |    0 |  137 |      0 |      0 |            2 |
|               (genpair_ap_fadd_2_full_dsp_32_u)        |           genpair_0_genpair_ap_fadd_2_full_dsp_32_8 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|               U0                                       |                  genpair_0_floating_point_v7_1_3__1 |        221 |        221 |       0 |    0 |  137 |      0 |      0 |            2 |
|                 (U0)                                   |                  genpair_0_floating_point_v7_1_3__1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                 i_synth                                |              genpair_0_floating_point_v7_1_3_viv__1 |        221 |        221 |       0 |    0 |  137 |      0 |      0 |            2 |
|                   (i_synth)                            |              genpair_0_floating_point_v7_1_3_viv__1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                   ADDSUB_OP.ADDSUB                     |                                 genpair_0_flt_add_9 |        220 |        220 |       0 |    0 |  136 |      0 |      0 |            2 |
|                     SPEED_OP.DSP.OP                    |                            genpair_0_flt_add_dsp_11 |        220 |        220 |       0 |    0 |  136 |      0 |      0 |            2 |
|                       A_IP_DELAY                       |                                  genpair_0_delay_12 |         30 |         30 |       0 |    0 |   23 |      0 |      0 |            0 |
|                         i_pipe                         |   genpair_0_xbip_pipe_v3_0_3_viv__parameterized1_69 |         30 |         30 |       0 |    0 |   23 |      0 |      0 |            0 |
|                       B_IP_DELAY                       |                                  genpair_0_delay_13 |         23 |         23 |       0 |    0 |   23 |      0 |      0 |            0 |
|                         i_pipe                         |   genpair_0_xbip_pipe_v3_0_3_viv__parameterized1_68 |         23 |         23 |       0 |    0 |   23 |      0 |      0 |            0 |
|                       DSP48E1_BODY.ALIGN_ADD           |                  genpair_0_align_add_dsp48e1_sgl_14 |         11 |         11 |       0 |    0 |    0 |      0 |      0 |            1 |
|                         DSP2                           |                        genpair_0_dsp48e1_wrapper_64 |         11 |         11 |       0 |    0 |    0 |      0 |      0 |            1 |
|                         ZERO_14_DET.CARRY_MUX          |            genpair_0_carry_chain__parameterized0_65 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         ZERO_14_DET.ZERO_DET           |                          genpair_0_compare_eq_im_66 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           CARRY_ZERO_DET               |                            genpair_0_carry_chain_67 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                       DSP48E1_BODY.EXP                 |                         genpair_0_flt_add_exp_sp_15 |        117 |        117 |       0 |    0 |   47 |      0 |      0 |            0 |
|                         (DSP48E1_BODY.EXP)             |                         genpair_0_flt_add_exp_sp_15 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         A_EXP_DELAY                    |                 genpair_0_delay__parameterized44_29 |          0 |          0 |       0 |    0 |    8 |      0 |      0 |            0 |
|                           i_pipe                       |  genpair_0_xbip_pipe_v3_0_3_viv__parameterized91_63 |          0 |          0 |       0 |    0 |    8 |      0 |      0 |            0 |
|                         A_SIGN_DELAY                   |                    genpair_0_delay__parameterized46 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           i_pipe                       |     genpair_0_xbip_pipe_v3_0_3_viv__parameterized95 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         BMA_EXP_DELAY                  |                 genpair_0_delay__parameterized51_30 |         22 |         22 |       0 |    0 |    9 |      0 |      0 |            0 |
|                           i_pipe                       | genpair_0_xbip_pipe_v3_0_3_viv__parameterized105_62 |         22 |         22 |       0 |    0 |    9 |      0 |      0 |            0 |
|                         B_EXP_DELAY                    |                 genpair_0_delay__parameterized45_31 |          0 |          0 |       0 |    0 |    8 |      0 |      0 |            0 |
|                           i_pipe                       |  genpair_0_xbip_pipe_v3_0_3_viv__parameterized93_61 |          0 |          0 |       0 |    0 |    8 |      0 |      0 |            0 |
|                         B_SIGN_DELAY                   |                    genpair_0_delay__parameterized47 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           i_pipe                       |     genpair_0_xbip_pipe_v3_0_3_viv__parameterized97 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         COND_DET_A                     |                         genpair_0_special_detect_32 |         14 |         14 |       0 |    0 |    3 |      0 |      0 |            0 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL  |                 genpair_0_delay__parameterized41_55 |          6 |          6 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             i_pipe                     |  genpair_0_xbip_pipe_v3_0_3_viv__parameterized85_60 |          6 |          6 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL |                 genpair_0_delay__parameterized40_56 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             i_pipe                     |  genpair_0_xbip_pipe_v3_0_3_viv__parameterized83_59 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET |          genpair_0_compare_eq_im__parameterized0_57 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             CARRY_ZERO_DET             |            genpair_0_carry_chain__parameterized1_58 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         COND_DET_B                     |                         genpair_0_special_detect_33 |         11 |         11 |       0 |    0 |    3 |      0 |      0 |            0 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL  |                 genpair_0_delay__parameterized41_49 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             i_pipe                     |  genpair_0_xbip_pipe_v3_0_3_viv__parameterized85_54 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL |                 genpair_0_delay__parameterized40_50 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             i_pipe                     |  genpair_0_xbip_pipe_v3_0_3_viv__parameterized83_53 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET |          genpair_0_compare_eq_im__parameterized0_51 |          5 |          5 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             CARRY_ZERO_DET             |            genpair_0_carry_chain__parameterized1_52 |          5 |          5 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         DET_SIGN_DELAY                 |                 genpair_0_delay__parameterized54_34 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           i_pipe                       | genpair_0_xbip_pipe_v3_0_3_viv__parameterized111_48 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         EXP_OFF.LRG_EXP_DELAY          |                 genpair_0_delay__parameterized57_35 |          5 |          5 |       0 |    0 |    8 |      0 |      0 |            0 |
|                           i_pipe                       | genpair_0_xbip_pipe_v3_0_3_viv__parameterized117_47 |          5 |          5 |       0 |    0 |    8 |      0 |      0 |            0 |
|                         EXP_OFF.STRUCT_ADD             |            genpair_0_carry_chain__parameterized4_36 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         INV_OP_DEL                     |                 genpair_0_delay__parameterized53_37 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           i_pipe                       | genpair_0_xbip_pipe_v3_0_3_viv__parameterized109_46 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         NUMB_CMP                       |                                genpair_0_compare_38 |         16 |         16 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           NOT_FAST.CMP                 |                             genpair_0_compare_gt_44 |         16 |         16 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             C_CHAIN                    |            genpair_0_carry_chain__parameterized2_45 |         16 |         16 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         STATE_DELAY                    |                 genpair_0_delay__parameterized52_39 |         32 |         32 |       0 |    0 |    2 |      0 |      0 |            0 |
|                           i_pipe                       | genpair_0_xbip_pipe_v3_0_3_viv__parameterized107_43 |         32 |         32 |       0 |    0 |    2 |      0 |      0 |            0 |
|                         SUB_DELAY                      |                 genpair_0_delay__parameterized48_40 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           i_pipe                       |  genpair_0_xbip_pipe_v3_0_3_viv__parameterized99_42 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         merged_sub_mux.STRUCT_ADD      |            genpair_0_carry_chain__parameterized3_41 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                       DSP48E1_BODY.NORM_RND            |             genpair_0_norm_and_round_dsp48e1_sgl_16 |         39 |         39 |       0 |    0 |   43 |      0 |      0 |            1 |
|                         (DSP48E1_BODY.NORM_RND)        |             genpair_0_norm_and_round_dsp48e1_sgl_16 |          3 |          3 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         FULL_USAGE_DSP.LOD             |                 genpair_0_lead_zero_encode_shift_17 |         36 |         36 |       0 |    0 |   35 |      0 |      0 |            0 |
|                           (FULL_USAGE_DSP.LOD)         |                 genpair_0_lead_zero_encode_shift_17 |         19 |         19 |       0 |    0 |    8 |      0 |      0 |            0 |
|                           LEAD16_DELAY                 |                 genpair_0_delay__parameterized24_25 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             i_pipe                     |  genpair_0_xbip_pipe_v3_0_3_viv__parameterized51_28 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           NORM_DELAY                   |                 genpair_0_delay__parameterized22_26 |         17 |         17 |       0 |    0 |   26 |      0 |      0 |            0 |
|                             i_pipe                     |  genpair_0_xbip_pipe_v3_0_3_viv__parameterized47_27 |         17 |         17 |       0 |    0 |   26 |      0 |      0 |            0 |
|                         FULL_USAGE_DSP.SHIFT_RND       |        genpair_0_dsp48e1_wrapper__parameterized0_18 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            1 |
|                         FULL_USAGE_DSP.mant_in_delay   |                 genpair_0_delay__parameterized27_19 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|                           i_pipe                       |  genpair_0_xbip_pipe_v3_0_3_viv__parameterized57_24 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|                         FULL_USAGE_DSP.mod_lod_delay   |                 genpair_0_delay__parameterized26_20 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|                           i_pipe                       |  genpair_0_xbip_pipe_v3_0_3_viv__parameterized55_23 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|                         FULL_USAGE_DSP.zeros_delay     |                 genpair_0_delay__parameterized28_21 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           i_pipe                       |  genpair_0_xbip_pipe_v3_0_3_viv__parameterized59_22 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   i_nd_to_rdy                          |                   genpair_0_xbip_pipe_v3_0_3_viv_10 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           genpair_fadd_32nsbkb_U2                      |                    genpair_0_genpair_fadd_32nsbkb_0 |        210 |        210 |       0 |    0 |  137 |      0 |      0 |            2 |
|             (genpair_fadd_32nsbkb_U2)                  |                    genpair_0_genpair_fadd_32nsbkb_0 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |            0 |
|             genpair_ap_fadd_2_full_dsp_32_u            |             genpair_0_genpair_ap_fadd_2_full_dsp_32 |        210 |        210 |       0 |    0 |  105 |      0 |      0 |            2 |
|               (genpair_ap_fadd_2_full_dsp_32_u)        |             genpair_0_genpair_ap_fadd_2_full_dsp_32 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|               U0                                       |                     genpair_0_floating_point_v7_1_3 |        210 |        210 |       0 |    0 |  105 |      0 |      0 |            2 |
|                 (U0)                                   |                     genpair_0_floating_point_v7_1_3 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                 i_synth                                |                 genpair_0_floating_point_v7_1_3_viv |        210 |        210 |       0 |    0 |  105 |      0 |      0 |            2 |
|                   (i_synth)                            |                 genpair_0_floating_point_v7_1_3_viv |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                   ADDSUB_OP.ADDSUB                     |                                   genpair_0_flt_add |        209 |        209 |       0 |    0 |  104 |      0 |      0 |            2 |
|                     SPEED_OP.DSP.OP                    |                               genpair_0_flt_add_dsp |        209 |        209 |       0 |    0 |  104 |      0 |      0 |            2 |
|                       A_IP_DELAY                       |                                     genpair_0_delay |         39 |         39 |       0 |    0 |   23 |      0 |      0 |            0 |
|                         i_pipe                         |      genpair_0_xbip_pipe_v3_0_3_viv__parameterized1 |         39 |         39 |       0 |    0 |   23 |      0 |      0 |            0 |
|                       DSP48E1_BODY.ALIGN_ADD           |                     genpair_0_align_add_dsp48e1_sgl |         11 |         11 |       0 |    0 |    0 |      0 |      0 |            1 |
|                         DSP2                           |                           genpair_0_dsp48e1_wrapper |         11 |         11 |       0 |    0 |    0 |      0 |      0 |            1 |
|                         ZERO_14_DET.CARRY_MUX          |               genpair_0_carry_chain__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         ZERO_14_DET.ZERO_DET           |                             genpair_0_compare_eq_im |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                           CARRY_ZERO_DET               |                               genpair_0_carry_chain |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                       DSP48E1_BODY.EXP                 |                            genpair_0_flt_add_exp_sp |        120 |        120 |       0 |    0 |   38 |      0 |      0 |            0 |
|                         (DSP48E1_BODY.EXP)             |                            genpair_0_flt_add_exp_sp |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         A_EXP_DELAY                    |                    genpair_0_delay__parameterized44 |          0 |          0 |       0 |    0 |    8 |      0 |      0 |            0 |
|                           i_pipe                       |     genpair_0_xbip_pipe_v3_0_3_viv__parameterized91 |          0 |          0 |       0 |    0 |    8 |      0 |      0 |            0 |
|                         BMA_EXP_DELAY                  |                    genpair_0_delay__parameterized51 |         22 |         22 |       0 |    0 |    9 |      0 |      0 |            0 |
|                           i_pipe                       |    genpair_0_xbip_pipe_v3_0_3_viv__parameterized105 |         22 |         22 |       0 |    0 |    9 |      0 |      0 |            0 |
|                         B_EXP_DELAY                    |                    genpair_0_delay__parameterized45 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           i_pipe                       |     genpair_0_xbip_pipe_v3_0_3_viv__parameterized93 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         COND_DET_A                     |                            genpair_0_special_detect |         12 |         12 |       0 |    0 |    3 |      0 |      0 |            0 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL  |                  genpair_0_delay__parameterized41_2 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             i_pipe                     |   genpair_0_xbip_pipe_v3_0_3_viv__parameterized85_7 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL |                  genpair_0_delay__parameterized40_3 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             i_pipe                     |   genpair_0_xbip_pipe_v3_0_3_viv__parameterized83_6 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET |           genpair_0_compare_eq_im__parameterized0_4 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             CARRY_ZERO_DET             |             genpair_0_carry_chain__parameterized1_5 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         COND_DET_B                     |                          genpair_0_special_detect_1 |          3 |          3 |       0 |    0 |    3 |      0 |      0 |            0 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL  |                    genpair_0_delay__parameterized41 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             i_pipe                     |     genpair_0_xbip_pipe_v3_0_3_viv__parameterized85 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL |                    genpair_0_delay__parameterized40 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             i_pipe                     |     genpair_0_xbip_pipe_v3_0_3_viv__parameterized83 |          3 |          3 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET |             genpair_0_compare_eq_im__parameterized0 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             CARRY_ZERO_DET             |               genpair_0_carry_chain__parameterized1 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         DET_SIGN_DELAY                 |                    genpair_0_delay__parameterized54 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           i_pipe                       |    genpair_0_xbip_pipe_v3_0_3_viv__parameterized111 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         EXP_OFF.LRG_EXP_DELAY          |                    genpair_0_delay__parameterized57 |          5 |          5 |       0 |    0 |    8 |      0 |      0 |            0 |
|                           i_pipe                       |    genpair_0_xbip_pipe_v3_0_3_viv__parameterized117 |          5 |          5 |       0 |    0 |    8 |      0 |      0 |            0 |
|                         EXP_OFF.STRUCT_ADD             |               genpair_0_carry_chain__parameterized4 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         INV_OP_DEL                     |                    genpair_0_delay__parameterized53 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           i_pipe                       |    genpair_0_xbip_pipe_v3_0_3_viv__parameterized109 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         NUMB_CMP                       |                                   genpair_0_compare |         30 |         30 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           NOT_FAST.CMP                 |                                genpair_0_compare_gt |         30 |         30 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             C_CHAIN                    |               genpair_0_carry_chain__parameterized2 |         30 |         30 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         STATE_DELAY                    |                    genpair_0_delay__parameterized52 |         32 |         32 |       0 |    0 |    2 |      0 |      0 |            0 |
|                           i_pipe                       |    genpair_0_xbip_pipe_v3_0_3_viv__parameterized107 |         32 |         32 |       0 |    0 |    2 |      0 |      0 |            0 |
|                         SUB_DELAY                      |                    genpair_0_delay__parameterized48 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           i_pipe                       |     genpair_0_xbip_pipe_v3_0_3_viv__parameterized99 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                         merged_sub_mux.STRUCT_ADD      |               genpair_0_carry_chain__parameterized3 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|                       DSP48E1_BODY.NORM_RND            |                genpair_0_norm_and_round_dsp48e1_sgl |         39 |         39 |       0 |    0 |   43 |      0 |      0 |            1 |
|                         (DSP48E1_BODY.NORM_RND)        |                genpair_0_norm_and_round_dsp48e1_sgl |          3 |          3 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         FULL_USAGE_DSP.LOD             |                    genpair_0_lead_zero_encode_shift |         36 |         36 |       0 |    0 |   35 |      0 |      0 |            0 |
|                           (FULL_USAGE_DSP.LOD)         |                    genpair_0_lead_zero_encode_shift |         19 |         19 |       0 |    0 |    8 |      0 |      0 |            0 |
|                           LEAD16_DELAY                 |                    genpair_0_delay__parameterized24 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                             i_pipe                     |     genpair_0_xbip_pipe_v3_0_3_viv__parameterized51 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           NORM_DELAY                   |                    genpair_0_delay__parameterized22 |         17 |         17 |       0 |    0 |   26 |      0 |      0 |            0 |
|                             i_pipe                     |     genpair_0_xbip_pipe_v3_0_3_viv__parameterized47 |         17 |         17 |       0 |    0 |   26 |      0 |      0 |            0 |
|                         FULL_USAGE_DSP.SHIFT_RND       |           genpair_0_dsp48e1_wrapper__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            1 |
|                         FULL_USAGE_DSP.mant_in_delay   |                    genpair_0_delay__parameterized27 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|                           i_pipe                       |     genpair_0_xbip_pipe_v3_0_3_viv__parameterized57 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|                         FULL_USAGE_DSP.mod_lod_delay   |                    genpair_0_delay__parameterized26 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|                           i_pipe                       |     genpair_0_xbip_pipe_v3_0_3_viv__parameterized55 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|                         FULL_USAGE_DSP.zeros_delay     |                    genpair_0_delay__parameterized28 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           i_pipe                       |     genpair_0_xbip_pipe_v3_0_3_viv__parameterized59 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   i_nd_to_rdy                          |                      genpair_0_xbip_pipe_v3_0_3_viv |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|       outFifo                                          |                               FIFO2__parameterized8 |        115 |        115 |       0 |    0 |  210 |      0 |      0 |            0 |
+--------------------------------------------------------+-----------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+


