

================================================================
== Vivado HLS Report for 'DownsampleUnit2'
================================================================
* Date:           Mon Dec 10 14:57:24 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  10040942|  10040942|  10040942|  10040942|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+
        |                                 |                      |      Latency      |      Interval     | Pipeline|
        |             Instance            |        Module        |   min   |   max   |   min   |   max   |   Type  |
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+
        |grp_subconv_1x1_8p20_fu_335      |subconv_1x1_8p20      |  6551233|  6551233|  6551233|  6551233|   none  |
        |grp_subconv_1x1_419_fu_346       |subconv_1x1_419       |  1638337|  1638337|  1638337|  1638337|   none  |
        |grp_subconv_3x3_8_stride_fu_358  |subconv_3x3_8_stride  |   189889|   189889|   189889|   189889|   none  |
        |grp_shuffle_9621_fu_371          |shuffle_9621          |     8065|     8065|     8065|     8065|   none  |
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+

        * Loop: 
        +---------------------------+------+------+----------+-----------+-----------+------+----------+
        |                           |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+------+------+----------+-----------+-----------+------+----------+
        |- memset_conv1r_output     |  7007|  7007|        73|          -|          -|    96|    no    |
        | + memset_conv1r_output    |    71|    71|         9|          -|          -|     8|    no    |
        |  ++ memset_conv1r_output  |     7|     7|         1|          -|          -|     8|    no    |
        |- memset_conv2r_ourput     |  2015|  2015|        21|          -|          -|    96|    no    |
        | + memset_conv2r_ourput    |    19|    19|         5|          -|          -|     4|    no    |
        |  ++ memset_conv2r_ourput  |     3|     3|         1|          -|          -|     4|    no    |
        |- memset_conv3r_ourput     |  2015|  2015|        21|          -|          -|    96|    no    |
        | + memset_conv3r_ourput    |    19|    19|         5|          -|          -|     4|    no    |
        |  ++ memset_conv3r_ourput  |     3|     3|         1|          -|          -|     4|    no    |
        |- memset_conv1l_output     |  2015|  2015|        21|          -|          -|    96|    no    |
        | + memset_conv1l_output    |    19|    19|         5|          -|          -|     4|    no    |
        |  ++ memset_conv1l_output  |     3|     3|         1|          -|          -|     4|    no    |
        |- memset_conv2l_output     |  2015|  2015|        21|          -|          -|    96|    no    |
        | + memset_conv2l_output    |    19|    19|         5|          -|          -|     4|    no    |
        |  ++ memset_conv2l_output  |     3|     3|         1|          -|          -|     4|    no    |
        +---------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     246|    174|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     15|    3649|   4047|
|Memory           |       32|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    808|
|Register         |        -|      -|     132|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       32|     15|    4027|   5029|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       11|      6|       3|      9|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+------+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------+----------------------+---------+-------+------+------+
    |grp_shuffle_9621_fu_371          |shuffle_9621          |        0|      0|   297|   180|
    |grp_subconv_1x1_419_fu_346       |subconv_1x1_419       |        0|      5|  1053|  1334|
    |grp_subconv_1x1_8p20_fu_335      |subconv_1x1_8p20      |        0|      5|  1086|  1340|
    |grp_subconv_3x3_8_stride_fu_358  |subconv_3x3_8_stride  |        0|      5|  1213|  1193|
    +---------------------------------+----------------------+---------+-------+------+------+
    |Total                            |                      |        0|     15|  3649|  4047|
    +---------------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |conv1r_output_U    |DownsampleUnit0_cfYi  |       16|  0|   0|  6144|   32|     1|       196608|
    |conv2r_ourput_0_U  |DownsampleUnit2_czec  |        4|  0|   0|  1536|   32|     1|        49152|
    |conv3r_ourput_0_U  |DownsampleUnit2_czec  |        4|  0|   0|  1536|   32|     1|        49152|
    |conv1l_output_0_U  |DownsampleUnit2_czec  |        4|  0|   0|  1536|   32|     1|        49152|
    |conv2l_output_0_U  |DownsampleUnit2_czec  |        4|  0|   0|  1536|   32|     1|        49152|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total              |                      |       32|  0|   0| 12288|  160|     5|       393216|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |indvarinc12_fu_391_p2             |     +    |      0|  14|   9|           3|           1|
    |indvarinc19_fu_430_p2             |     +    |      0|  26|  12|           7|           1|
    |indvarinc23_fu_436_p2             |     +    |      0|  11|   8|           2|           1|
    |indvarinc28_fu_442_p2             |     +    |      0|  11|   8|           2|           1|
    |indvarinc35_fu_481_p2             |     +    |      0|  26|  12|           7|           1|
    |indvarinc36_fu_493_p2             |     +    |      0|  11|   8|           2|           1|
    |indvarinc37_fu_532_p2             |     +    |      0|  26|  12|           7|           1|
    |indvarinc38_fu_538_p2             |     +    |      0|  11|   8|           2|           1|
    |indvarinc39_fu_544_p2             |     +    |      0|  11|   8|           2|           1|
    |indvarinc40_fu_583_p2             |     +    |      0|  26|  12|           7|           1|
    |indvarinc41_fu_589_p2             |     +    |      0|  11|   8|           2|           1|
    |indvarinc42_fu_595_p2             |     +    |      0|  11|   8|           2|           1|
    |indvarinc4_fu_379_p2              |     +    |      0|  26|  12|           7|           1|
    |indvarinc8_fu_385_p2              |     +    |      0|  14|   9|           3|           1|
    |indvarinc_fu_487_p2               |     +    |      0|  11|   8|           2|           1|
    |tmp_395_fu_418_p2                 |   icmp   |      0|   0|   1|           3|           2|
    |tmp_396_fu_424_p2                 |   icmp   |      0|   0|   4|           7|           7|
    |tmp_397_fu_463_p2                 |   icmp   |      0|   0|   1|           2|           2|
    |tmp_398_fu_469_p2                 |   icmp   |      0|   0|   1|           2|           2|
    |tmp_399_fu_475_p2                 |   icmp   |      0|   0|   4|           7|           7|
    |tmp_400_fu_514_p2                 |   icmp   |      0|   0|   1|           2|           2|
    |tmp_401_fu_520_p2                 |   icmp   |      0|   0|   1|           2|           2|
    |tmp_402_fu_526_p2                 |   icmp   |      0|   0|   4|           7|           7|
    |tmp_403_fu_565_p2                 |   icmp   |      0|   0|   1|           2|           2|
    |tmp_404_fu_571_p2                 |   icmp   |      0|   0|   1|           2|           2|
    |tmp_405_fu_577_p2                 |   icmp   |      0|   0|   4|           7|           7|
    |tmp_406_fu_616_p2                 |   icmp   |      0|   0|   1|           2|           2|
    |tmp_407_fu_622_p2                 |   icmp   |      0|   0|   1|           2|           2|
    |tmp_408_fu_628_p2                 |   icmp   |      0|   0|   4|           7|           7|
    |tmp_s_fu_412_p2                   |   icmp   |      0|   0|   1|           3|           2|
    |ap_block_state21_on_subcall_done  |    or    |      0|   0|   2|           1|           1|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |Total                             |          |      0| 246| 174|         115|          71|
    +----------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                    | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  121|         26|    1|         26|
    |conv1l_bias_ce0                             |    9|          2|    1|          2|
    |conv1l_output_0_address0                    |   21|          4|   11|         44|
    |conv1l_output_0_ce0                         |   21|          4|    1|          4|
    |conv1l_output_0_d0                          |   15|          3|   32|         96|
    |conv1l_output_0_we0                         |   15|          3|    1|          3|
    |conv1l_weight_ce0                           |    9|          2|    1|          2|
    |conv1r_output_address0                      |   21|          4|   13|         52|
    |conv1r_output_ce0                           |   21|          4|    1|          4|
    |conv1r_output_d0                            |   15|          3|   32|         96|
    |conv1r_output_we0                           |   15|          3|    1|          3|
    |conv2l_bias_ce0                             |    9|          2|    1|          2|
    |conv2l_output_0_address0                    |   21|          4|   11|         44|
    |conv2l_output_0_ce0                         |   21|          4|    1|          4|
    |conv2l_output_0_d0                          |   15|          3|   32|         96|
    |conv2l_output_0_we0                         |   15|          3|    1|          3|
    |conv2l_weight_ce0                           |    9|          2|    1|          2|
    |conv2r_bias_ce0                             |    9|          2|    1|          2|
    |conv2r_ourput_0_address0                    |   21|          4|   11|         44|
    |conv2r_ourput_0_ce0                         |   21|          4|    1|          4|
    |conv2r_ourput_0_d0                          |   15|          3|   32|         96|
    |conv2r_ourput_0_we0                         |   15|          3|    1|          3|
    |conv2r_weight_ce0                           |    9|          2|    1|          2|
    |conv3r_bias_ce0                             |    9|          2|    1|          2|
    |conv3r_ourput_0_address0                    |   21|          4|   11|         44|
    |conv3r_ourput_0_ce0                         |   21|          4|    1|          4|
    |conv3r_ourput_0_d0                          |   15|          3|   32|         96|
    |conv3r_ourput_0_we0                         |   15|          3|    1|          3|
    |conv3r_weight_ce0                           |    9|          2|    1|          2|
    |grp_subconv_1x1_419_fu_346_bias_q0          |   15|          3|   32|         96|
    |grp_subconv_1x1_419_fu_346_input_0_q0       |   15|          3|   32|         96|
    |grp_subconv_1x1_419_fu_346_weight_q0        |   15|          3|   32|         96|
    |grp_subconv_3x3_8_stride_fu_358_bias_q0     |   15|          3|   32|         96|
    |grp_subconv_3x3_8_stride_fu_358_input_r_q0  |   15|          3|   32|         96|
    |grp_subconv_3x3_8_stride_fu_358_weight_q0   |   15|          3|   32|         96|
    |invdar11_reg_184                            |    9|          2|    3|          6|
    |invdar18_reg_195                            |    9|          2|    7|         14|
    |invdar22_reg_207                            |    9|          2|    2|          4|
    |invdar27_reg_219                            |    9|          2|    2|          4|
    |invdar34_reg_230                            |    9|          2|    7|         14|
    |invdar35_reg_254                            |    9|          2|    2|          4|
    |invdar36_reg_265                            |    9|          2|    7|         14|
    |invdar37_reg_277                            |    9|          2|    2|          4|
    |invdar38_reg_289                            |    9|          2|    2|          4|
    |invdar39_reg_300                            |    9|          2|    7|         14|
    |invdar3_reg_160                             |    9|          2|    7|         14|
    |invdar40_reg_312                            |    9|          2|    2|          4|
    |invdar41_reg_324                            |    9|          2|    2|          4|
    |invdar7_reg_172                             |    9|          2|    3|          6|
    |invdar_reg_242                              |    9|          2|    2|          4|
    |shuffleunit1_7_outpu_address0               |   15|          3|   13|         39|
    |shuffleunit1_7_outpu_ce0                    |   15|          3|    1|          3|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |Total                                       |  808|        166|  499|       1517|
    +--------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |  25|   0|   25|          0|
    |ap_reg_grp_shuffle_9621_fu_371_ap_start          |   1|   0|    1|          0|
    |ap_reg_grp_subconv_1x1_419_fu_346_ap_start       |   1|   0|    1|          0|
    |ap_reg_grp_subconv_1x1_8p20_fu_335_ap_start      |   1|   0|    1|          0|
    |ap_reg_grp_subconv_3x3_8_stride_fu_358_ap_start  |   1|   0|    1|          0|
    |indvarinc19_reg_658                              |   7|   0|    7|          0|
    |indvarinc23_reg_663                              |   2|   0|    2|          0|
    |indvarinc35_reg_682                              |   7|   0|    7|          0|
    |indvarinc37_reg_706                              |   7|   0|    7|          0|
    |indvarinc38_reg_711                              |   2|   0|    2|          0|
    |indvarinc40_reg_730                              |   7|   0|    7|          0|
    |indvarinc41_reg_735                              |   2|   0|    2|          0|
    |indvarinc4_reg_634                               |   7|   0|    7|          0|
    |indvarinc8_reg_639                               |   3|   0|    3|          0|
    |indvarinc_reg_687                                |   2|   0|    2|          0|
    |invdar11_reg_184                                 |   3|   0|    3|          0|
    |invdar18_reg_195                                 |   7|   0|    7|          0|
    |invdar22_reg_207                                 |   2|   0|    2|          0|
    |invdar27_reg_219                                 |   2|   0|    2|          0|
    |invdar34_reg_230                                 |   7|   0|    7|          0|
    |invdar35_reg_254                                 |   2|   0|    2|          0|
    |invdar36_reg_265                                 |   7|   0|    7|          0|
    |invdar37_reg_277                                 |   2|   0|    2|          0|
    |invdar38_reg_289                                 |   2|   0|    2|          0|
    |invdar39_reg_300                                 |   7|   0|    7|          0|
    |invdar3_reg_160                                  |   7|   0|    7|          0|
    |invdar40_reg_312                                 |   2|   0|    2|          0|
    |invdar41_reg_324                                 |   2|   0|    2|          0|
    |invdar7_reg_172                                  |   3|   0|    3|          0|
    |invdar_reg_242                                   |   2|   0|    2|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 132|   0|  132|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |    DownsampleUnit2   | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |    DownsampleUnit2   | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |    DownsampleUnit2   | return value |
|ap_done                        | out |    1| ap_ctrl_hs |    DownsampleUnit2   | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |    DownsampleUnit2   | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |    DownsampleUnit2   | return value |
|conv1r_weight_address0         | out |   14|  ap_memory |     conv1r_weight    |     array    |
|conv1r_weight_ce0              | out |    1|  ap_memory |     conv1r_weight    |     array    |
|conv1r_weight_q0               |  in |   32|  ap_memory |     conv1r_weight    |     array    |
|conv1r_bias_address0           | out |    7|  ap_memory |      conv1r_bias     |     array    |
|conv1r_bias_ce0                | out |    1|  ap_memory |      conv1r_bias     |     array    |
|conv1r_bias_q0                 |  in |   32|  ap_memory |      conv1r_bias     |     array    |
|conv2r_weight_address0         | out |   10|  ap_memory |     conv2r_weight    |     array    |
|conv2r_weight_ce0              | out |    1|  ap_memory |     conv2r_weight    |     array    |
|conv2r_weight_q0               |  in |   32|  ap_memory |     conv2r_weight    |     array    |
|conv2r_bias_address0           | out |    7|  ap_memory |      conv2r_bias     |     array    |
|conv2r_bias_ce0                | out |    1|  ap_memory |      conv2r_bias     |     array    |
|conv2r_bias_q0                 |  in |   32|  ap_memory |      conv2r_bias     |     array    |
|conv3r_weight_address0         | out |   14|  ap_memory |     conv3r_weight    |     array    |
|conv3r_weight_ce0              | out |    1|  ap_memory |     conv3r_weight    |     array    |
|conv3r_weight_q0               |  in |   32|  ap_memory |     conv3r_weight    |     array    |
|conv3r_bias_address0           | out |    7|  ap_memory |      conv3r_bias     |     array    |
|conv3r_bias_ce0                | out |    1|  ap_memory |      conv3r_bias     |     array    |
|conv3r_bias_q0                 |  in |   32|  ap_memory |      conv3r_bias     |     array    |
|conv1l_weight_address0         | out |   10|  ap_memory |     conv1l_weight    |     array    |
|conv1l_weight_ce0              | out |    1|  ap_memory |     conv1l_weight    |     array    |
|conv1l_weight_q0               |  in |   32|  ap_memory |     conv1l_weight    |     array    |
|conv1l_bias_address0           | out |    7|  ap_memory |      conv1l_bias     |     array    |
|conv1l_bias_ce0                | out |    1|  ap_memory |      conv1l_bias     |     array    |
|conv1l_bias_q0                 |  in |   32|  ap_memory |      conv1l_bias     |     array    |
|conv2l_weight_address0         | out |   14|  ap_memory |     conv2l_weight    |     array    |
|conv2l_weight_ce0              | out |    1|  ap_memory |     conv2l_weight    |     array    |
|conv2l_weight_q0               |  in |   32|  ap_memory |     conv2l_weight    |     array    |
|conv2l_bias_address0           | out |    7|  ap_memory |      conv2l_bias     |     array    |
|conv2l_bias_ce0                | out |    1|  ap_memory |      conv2l_bias     |     array    |
|conv2l_bias_q0                 |  in |   32|  ap_memory |      conv2l_bias     |     array    |
|shuffleunit1_7_outpu_address0  | out |   13|  ap_memory | shuffleunit1_7_outpu |     array    |
|shuffleunit1_7_outpu_ce0       | out |    1|  ap_memory | shuffleunit1_7_outpu |     array    |
|shuffleunit1_7_outpu_q0        |  in |   32|  ap_memory | shuffleunit1_7_outpu |     array    |
|downsampleunit2_outp_address0  | out |   12|  ap_memory | downsampleunit2_outp |     array    |
|downsampleunit2_outp_ce0       | out |    1|  ap_memory | downsampleunit2_outp |     array    |
|downsampleunit2_outp_we0       | out |    1|  ap_memory | downsampleunit2_outp |     array    |
|downsampleunit2_outp_d0        | out |   32|  ap_memory | downsampleunit2_outp |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

