Topic,Top Terms
Telecommunications,faults functional pattern sequential random cmos tests testing automatic atpg sets bridging generator static through verification combinational coverage sequences memories
Image Processing,application digital its microfluidic biochips selection methodology processor high-performance module scheduling aware resource designing parallel architecture annealing filters evaluation implementation
Image Processing-1,state concurrent editorial machines error guest finite decomposition assignment detection sequential testable procedure optimal special dont implementation section self-checking two-level
Social Issues and Practice-1,general relaxation nonlinear solution compact fast floorplan time-domain technique transmission large network linear waveform transient topology programming planar switched-capacitor modules
Telecommunications-1,low-power compression architecture robust interconnects on-chip testing clock high-speed scan clustering partial data information generalized stochastic network presence tree self-test
Image Processing-2,device new equations semiconductor methods grid discretization characterization refinement tool solving hardware mixed scheme mixed-signal integration description block hybrid numerical
Telecommunications-2,integrated analog noise crosstalk signal digital environment networks interconnect interconnects linear network neural function macromodeling static technologies technology probabilistic automated
Social Issues and Practice-4,minimization compaction topological output boolean input exploiting exact search processing functions techniques symbolic clustering specified fpgas matching constraint multiple incompletely
Social Issues and Practice-5,clock built-in multiple skew trees optimal retiming redundancy methodology sequential scheme rate minimal selection self-repair rams memories removal combinational new
Social Issues and Practice-6,insertion optimal buffer analytical designs high-level floorplanning practical charge technique performance large-scale allocation estimation considering wire register correlation driven improve
Telecommunications-3,placement mapping minimization area constraints technology global cell standard fpga simultaneous via partitioning router under improving networks congestion distribution linear
Telecommunications-4,parallel simulator mos device three-dimensional two-dimensional process mosfet technique effect transistor effects direct capacitance gaas electron event-driven universal fast table
Image Processing-5,multilevel channel data techniques assignment application reduction automated integrated dsp structures compiler layout encoding study system implementation implementations hazard-free symbolic
Telecommunications-5,devices carlo monte submicron semiconductor numerical device deep silicon simulations two-dimensional three-dimensional simulator ion effects calculation techniques coupling optimized 2-d
Telecommunications-6,verification hierarchical layout symbolic system analog boolean checking decision diagrams behavioral compaction functions equivalence via expressions satisfiability large identification binary
Telecommunications-7,arrays fpgas gate functions technology programmable folding equation applications array mapping probabilistic representation systolic arithmetic field-programmable consideration yield reconfiguration tools
Social Issues and Practice-10,statistical process nonlinear variations fast reduction frequency variation dynamic order static high-speed via sensitivity computation quadratic networks interconnect parameter considering
Image Processing-8,partitioning problem system technique cmos evaluation effective optimal reconfigurable new complexity graph architectures performance-driven level placement performance improved fpga channel
Social Issues and Practice-12,extraction 3-d multilayer capacitance via novel boundary methodology interconnect layout element full-chip fast solver substrate lithography correction adaptive decomposition structures
Bioinformatics-12,embedded memory voltage dynamic scheduling heterogeneous real-time distributed multicore energy multiprocessor scaling dynamically processors performance management adaptive development platforms task
Telecommunications-8,scan bist testing reducing minimizing signature new activity testability number switching during shift operations reduction applications aliasing at-speed dissipation scan-based
Platform-based Development-11,tree steiner rectilinear communication on-chip performance new iterative simple mpsoc construction bus fast hierarchical obstacle-avoiding global trees local patterns enumeration
Telecommunications-9,hardware from framework space high-level exploration data software embedded control automatic transformations architectures asynchronous incremental specifications behavioral structure energy arithmetic
Bioinformatics-14,global new spice flow formal router extraction cellular cad hierarchical verification critical techniques robust mosfet property paths automata architectural learning
Bioinformatics-15,combinational cmos current models mosfet theory cad computation analytical transient bipolar maximum oscillators applications estimation regions sequential implementation accurate generating
Telecommunications-10,models interconnect coupled diffusion rlc high-level verification under designs distributed approximation effects from into point lossy system-on-chip conditions incorporating transformation
Telecommunications-11,gate sizing layout assignment leakage wire matrix simultaneous exact transistor programming minimization minimum density problem approaches buffer nets reduction control
Social Issues and Practice-17,testing diagnosis testability sequential path synchronous faults multiple coverage transition defects low high scan elimination designs identification time detection asynchronous
Platform-based Development-15,yield 3-d ics thermal reliability mos cmos integrated switch-level parametric statistical prediction estimation performance fast chips digital parameters impact accurate
Social Issues and Practice-18,estimation designs reduction performance management scheduling path soc allocation system-level level techniques dynamic temperature models accurate timed time core-based technique
