
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.655937                       # Number of seconds simulated
sim_ticks                                655936911495                       # Number of ticks simulated
final_tick                               988971879492                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 220926                       # Simulator instruction rate (inst/s)
host_op_rate                                   220926                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48304565                       # Simulator tick rate (ticks/s)
host_mem_usage                                2351044                       # Number of bytes of host memory used
host_seconds                                 13579.19                       # Real time elapsed on the host
sim_insts                                  3000000004                       # Number of instructions simulated
sim_ops                                    3000000004                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        12416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    872979648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          872992064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        12416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         12416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    306576768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       306576768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     13640307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13640501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       4790262                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4790262                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        18929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data   1330889652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1330908581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        18929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            18929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       467387584                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            467387584                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       467387584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        18929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data   1330889652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1798296164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    13640501                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                    4790262                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                  13640501                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                  4790262                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                  872992064                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten               306576768                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd            872992064                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr            306576768                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0              864277                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1              861175                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2              858813                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3              856994                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4              853596                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5              847547                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6              845204                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7              848917                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8              845433                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9              841781                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10             841456                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11             846408                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12             851674                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13             857605                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14             858215                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15             861404                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0              301914                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1              300562                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2              299096                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3              300105                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4              299447                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5              299649                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6              298805                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7              298794                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8              297533                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9              298232                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10             297716                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11             298539                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12             299790                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13             301443                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14             298674                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15             299963                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  655936642431                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6              13640501                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6              4790262                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                 6223320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4307400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2210199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  899568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                  166682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                  206753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                  208179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                  208270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                  208273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                  208273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                  208272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                  208272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                  208272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                  208272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                 208272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                 208272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                 208272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                 208272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                 208272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 208272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 208272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 208272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 208272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 208272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 208272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 208272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 208272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  41591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4245781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    277.813986                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.274957                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   543.502118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65      2667338     62.82%     62.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129       287365      6.77%     69.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193       144483      3.40%     72.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257       118379      2.79%     75.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321       106505      2.51%     78.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385        92776      2.19%     80.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449        78860      1.86%     82.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513        69492      1.64%     83.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577        60743      1.43%     85.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641        57411      1.35%     86.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705        58830      1.39%     88.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769        56055      1.32%     89.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833        44843      1.06%     90.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897        35288      0.83%     91.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961        66867      1.57%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025       129671      3.05%     95.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089        14062      0.33%     96.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153        13808      0.33%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217        13836      0.33%     96.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281        14472      0.34%     97.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345        13181      0.31%     97.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409        11504      0.27%     97.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473        12238      0.29%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537         7613      0.18%     98.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601         6280      0.15%     98.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665         4972      0.12%     98.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729         3902      0.09%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793         3231      0.08%     98.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857         2655      0.06%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921         2426      0.06%     98.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985         3452      0.08%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049         2782      0.07%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113         1603      0.04%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177         1450      0.03%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241         1443      0.03%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305         1340      0.03%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369         1341      0.03%     99.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433         1190      0.03%     99.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497         1154      0.03%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561         1110      0.03%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625         2257      0.05%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689         1015      0.02%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753          875      0.02%     99.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817          836      0.02%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881          716      0.02%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945          644      0.02%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009         1237      0.03%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073          900      0.02%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137          516      0.01%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201          573      0.01%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265          478      0.01%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329          464      0.01%     99.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393          440      0.01%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457          420      0.01%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521          396      0.01%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585          391      0.01%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649          347      0.01%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713          357      0.01%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777          310      0.01%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841          291      0.01%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905          323      0.01%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969          320      0.01%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033          799      0.02%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097          310      0.01%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161          336      0.01%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225          326      0.01%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289          233      0.01%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353          222      0.01%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417          205      0.00%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481          248      0.01%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545          212      0.00%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609          228      0.01%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673          187      0.00%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737          205      0.00%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801          179      0.00%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865          178      0.00%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929          155      0.00%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993          229      0.01%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057          383      0.01%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121          170      0.00%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185          261      0.01%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249          158      0.00%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313          136      0.00%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377          147      0.00%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441          156      0.00%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505          174      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569          162      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633          180      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697          185      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761          198      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825          164      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889          183      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953          149      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017          227      0.01%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081          237      0.01%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145          117      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209          103      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273          106      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337          110      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401           93      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465          107      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529          109      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593           89      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657          118      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721          144      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785          128      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849          121      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913          133      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977          553      0.01%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041          273      0.01%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105          121      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169          111      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7233          103      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297           96      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361           62      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425           61      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489           61      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553           54      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617           63      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681           55      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745           34      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809           46      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873           49      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937           43      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001           39      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065           49      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129           43      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193         4806      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8256-8257            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8448-8449            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4245781                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                 215426353559                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat            552477786059                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                68202495000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat              268848937500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     15793.14                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  19709.61                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                40502.75                       # Average memory access latency
system.mem_ctrls.avgRdBW                      1330.91                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                       467.39                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW              1330.91                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW               467.39                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                        14.05                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.84                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.35                       # Average write queue length over time
system.mem_ctrls.readRowHits                 10496545                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3688429                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      35589.23                       # Average gap between requests
system.membus.throughput                   1798296164                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq             9884430                       # Transaction distribution
system.membus.trans_dist::ReadResp            9884430                       # Transaction distribution
system.membus.trans_dist::Writeback           4790262                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3756071                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3756071                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     32071264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               32071264                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port   1179568832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total          1179568832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus             1179568832                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy         18898702047                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        43273298426                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        66799249                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     66470656                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       500181                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     66157591                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        65943888                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.676979                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS            1262                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           91                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            696880067                       # DTB read hits
system.switch_cpus.dtb.read_misses            1129460                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        698009527                       # DTB read accesses
system.switch_cpus.dtb.write_hits           107375357                       # DTB write hits
system.switch_cpus.dtb.write_misses            156164                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       107531521                       # DTB write accesses
system.switch_cpus.dtb.data_hits            804255424                       # DTB hits
system.switch_cpus.dtb.data_misses            1285624                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        805541048                       # DTB accesses
system.switch_cpus.itb.fetch_hits           211991412                       # ITB hits
system.switch_cpus.itb.fetch_misses               131                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       211991543                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    1                       # Number of system calls
system.switch_cpus.numCycles               1969780625                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    435066150                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2387025283                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            66799249                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     65945150                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             343657153                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        44794795                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      745259473                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          182                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3420                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          129                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         211991412                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       4820765                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1550896627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.539126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.039712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1207239474     77.84%     77.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         11342514      0.73%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         13204712      0.85%     79.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          7590826      0.49%     79.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         29034317      1.87%     81.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          8476848      0.55%     82.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          9892804      0.64%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          4298521      0.28%     83.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        259816611     16.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1550896627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.033912                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.211823                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        476250222                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     706814266                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         321713255                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      19209377                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       26909506                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       326560                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           641                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2368163983                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          2326                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       26909506                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        503701389                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       572241786                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        69912                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         310356278                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     137617755                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2322648382                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       2502975                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       15261454                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents     108793026                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2133028644                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3656834290                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2397144549                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1259689741                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1834106825                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        298921773                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          994                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          770                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         328029075                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    706431206                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    116991302                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     13236377                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     11906699                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2154339730                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1431                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2109620901                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      4411610                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    154329062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    142229702                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          182                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1550896627                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.360259                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.650045                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    735450397     47.42%     47.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    226928119     14.63%     62.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    207362046     13.37%     75.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    178094571     11.48%     86.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    118600797      7.65%     94.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     55560167      3.58%     98.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     21272956      1.37%     99.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      7177374      0.46%     99.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       450200      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1550896627                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            8049      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        3630545      5.06%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        775104      1.08%      6.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     34210900     47.65%     53.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv      19140193     26.66%     80.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt      3473106      4.84%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       10434054     14.53%     99.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        121363      0.17%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     773477227     36.66%     36.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    210673068      9.99%     46.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     46.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    152349179      7.22%     53.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            8      0.00%     53.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        21683      0.00%     53.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    146421459      6.94%     60.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     14792901      0.70%     61.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt      1598201      0.08%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    702741373     33.31%     94.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    107545800      5.10%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2109620901                       # Type of FU issued
system.switch_cpus.iq.rate                   1.070993                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            71793314                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034031                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4432630188                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1528735817                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1410496711                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1413713161                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    779936553                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    634414056                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1444503866                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       736910347                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      9832149                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     67955802                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         5068                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         2205                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     10026614                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked     51355764                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       26909506                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       402496841                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       8125808                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2155129194                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts     58945578                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     706431206                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    116991302                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          752                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        2677920                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        830046                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         2205                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       502614                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect         5974                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       508588                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2098934386                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     698009537                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     10686511                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                788033                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            805541059                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         60650642                       # Number of branches executed
system.switch_cpus.iew.exec_stores          107531522                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.065568                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2046387449                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2044910767                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1442686076                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1650650855                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.038141                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.874010                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    149811165                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         1249                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       499567                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1523987121                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.312826                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.558426                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1064699216     69.86%     69.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    133012958      8.73%     78.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     42071205      2.76%     81.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     43339061      2.84%     84.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     33289206      2.18%     86.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     25893638      1.70%     88.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     20411897      1.34%     89.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     21699229      1.42%     90.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    139570711      9.16%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1523987121                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2000729238                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2000729238                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              745440075                       # Number of memory references committed
system.switch_cpus.commit.loads             638475390                       # Number of loads committed
system.switch_cpus.commit.membars                 624                       # Number of memory barriers committed
system.switch_cpus.commit.branches           58929454                       # Number of branches committed
system.switch_cpus.commit.fp_insts          630739835                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1689204963                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls          970                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     139570711                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3531287979                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4327990533                       # The number of ROB writes
system.switch_cpus.timesIdled                 3790583                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               418883998                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000003                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000003                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.984890                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.984890                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.015341                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.015341                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2575445547                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1321149896                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         701334394                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        555927199                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads            1435                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           1249                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1              1074                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1074                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008194                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008194                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                 1519389078                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  440144336                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         6173489.335352                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         1999199.999727                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          8172689.335079                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                 155                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                 155                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 9802510.180645                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 2839640.877419                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.775383                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.224617                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            5581.501420                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1       166470                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2       166470                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1     20149690                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2     20149690                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                  13575424                       # number of replacements
system.l2.tags.tagsinuse                 129329.707726                       # Cycle average of tags in use
system.l2.tags.total_refs                     7100768                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13705101                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.518111                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    28207.072722                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     1.248884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 99993.787123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1127.598997                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.215203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.762892                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.008603                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986707                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data      4459316                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 4459316                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          6120010                       # number of Writeback hits
system.l2.Writeback_hits::total               6120010                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       720266                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                720266                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data       5179582                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5179582                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data      5179582                       # number of overall hits
system.l2.overall_hits::total                 5179582                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          194                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      9884236                       # number of ReadReq misses
system.l2.ReadReq_misses::total               9884430                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data      3756071                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3756071                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          194                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     13640307                       # number of demand (read+write) misses
system.l2.demand_misses::total               13640501                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          194                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     13640307                       # number of overall misses
system.l2.overall_misses::total              13640501                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     14164765                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 696337777378                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    696351942143                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 270169328139                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  270169328139                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     14164765                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 966507105517                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     966521270282                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     14164765                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 966507105517                       # number of overall miss cycles
system.l2.overall_miss_latency::total    966521270282                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          194                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     14343552                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            14343746                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      6120010                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           6120010                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      4476337                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4476337                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          194                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     18819889                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             18820083                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          194                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     18819889                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            18820083                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.689107                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.689111                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.839095                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.839095                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.724781                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.724784                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.724781                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.724784                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 73014.252577                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 70449.327331                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 70449.377672                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 71928.706390                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71928.706390                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 73014.252577                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 70856.697398                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 70856.728084                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 73014.252577                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 70856.697398                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 70856.728084                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              4790262                       # number of writebacks
system.l2.writebacks::total                   4790262                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          194                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      9884236                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          9884430                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      3756071                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3756071                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          194                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     13640307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          13640501                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     13640307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13640501                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     12691019                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 620456884514                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 620469575533                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 241335950565                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 241335950565                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     12691019                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 861792835079                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 861805526098                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     12691019                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 861792835079                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 861805526098                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.689107                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.689111                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.839095                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.839095                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.724781                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.724784                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.724781                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.724784                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 65417.623711                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 62772.366475                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 62772.418393                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 64252.233402                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64252.233402                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 65417.623711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 63179.870884                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63179.902710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 65417.623711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 63179.870884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63179.902710                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  2433413830                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           14343746                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          14343746                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          6120010                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4476337                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4476337                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     43759788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              43760176                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        12416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1596153536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         1596165952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            1596165952                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        12380977629                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            232157                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       20948166235                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2969885522                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 12918756.435679                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  12918756.435679                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                 3                       # number of replacements
system.cpu.icache.tags.tagsinuse          2674.096107                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1212085939                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2735                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          443175.846069                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   134.717934                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst  2539.378173                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.032890                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.619965                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.652855                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    211991127                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       211991127                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    211991127                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        211991127                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    211991127                       # number of overall hits
system.cpu.icache.overall_hits::total       211991127                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          282                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           282                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          282                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            282                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          282                       # number of overall misses
system.cpu.icache.overall_misses::total           282                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     19161943                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     19161943                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     19161943                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     19161943                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     19161943                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     19161943                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    211991409                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    211991409                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    211991409                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    211991409                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    211991409                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    211991409                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 67950.152482                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67950.152482                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 67950.152482                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67950.152482                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 67950.152482                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67950.152482                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1225                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    81.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           88                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           88                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           88                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           88                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           88                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           88                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          194                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          194                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          194                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          194                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          194                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          194                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     14359570                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14359570                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     14359570                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14359570                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     14359570                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14359570                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 74018.402062                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74018.402062                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 74018.402062                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74018.402062                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 74018.402062                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74018.402062                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1257                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           37                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.306885                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.009033                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         1729081567                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2          239072367                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 35463167.032497                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 3054838.000048                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  38518005.032544                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          372                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          372                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 4648068.728495                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 642667.653226                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.878530                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.121470                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     232.327498                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1        13764                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2        13764                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1       101069                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1       352771                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2       453840                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1      1056108                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2      1056108                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1   271.690860                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          18475057                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2963.838812                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           687046137                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          18477896                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             37.182055                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  2962.612642                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     1.226169                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.723294                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.000299                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.723593                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    598669420                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       598669420                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     83149902                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       83149902                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          609                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          609                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          624                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          624                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    681819322                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        681819322                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    681819322                       # number of overall hits
system.cpu.dcache.overall_hits::total       681819322                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     37270638                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      37270638                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     23814159                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     23814159                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           15                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     61084797                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       61084797                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     61084797                       # number of overall misses
system.cpu.dcache.overall_misses::total      61084797                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 1934505649801                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1934505649801                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 1470176411436                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1470176411436                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      1122002                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1122002                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 3404682061237                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 3404682061237                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 3404682061237                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 3404682061237                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    635940058                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    635940058                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    106964061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    106964061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          624                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          624                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    742904119                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    742904119                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    742904119                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    742904119                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.058607                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058607                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.222637                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.222637                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.024038                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.024038                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.082224                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.082224                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.082224                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.082224                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 51904.280517                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51904.280517                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 61735.390758                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61735.390758                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 74800.133333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74800.133333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 55736.979223                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55736.979223                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 55736.979223                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55736.979223                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    224591439                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3385465                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.339909                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      6120010                       # number of writebacks
system.cpu.dcache.writebacks::total           6120010                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     22927099                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     22927099                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     19337824                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     19337824                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     42264923                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     42264923                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     42264923                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     42264923                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     14343539                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     14343539                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      4476335                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      4476335                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data           15                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     18819874                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     18819874                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     18819874                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     18819874                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 723951427738                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 723951427738                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 276807006516                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 276807006516                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      1093114                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1093114                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 1000758434254                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1000758434254                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 1000758434254                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1000758434254                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.022555                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022555                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.041849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.041849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.024038                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.024038                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.025333                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025333                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.025333                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025333                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 50472.301692                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50472.301692                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 61837.866584                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61837.866584                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 72874.266667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72874.266667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 53175.618192                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53175.618192                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 53175.618192                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53175.618192                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
