

================================================================
== Vitis HLS Report for 'B_IO_L2_in_3_x1'
================================================================
* Date:           Sun Sep 18 20:05:48 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   401539|   999555|  1.338 ms|  3.332 ms|  401539|  999555|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- B_IO_L2_in_3_x1_loop_1_B_IO_L2_in_3_x1_loop_2_B_IO_L2_in_3_x1_loop_3  |   401408|   999424|  49 ~ 122|          -|          -|  8192|        no|
        | + B_IO_L2_in_3_x1_loop_4                                               |       45|       45|         9|          9|          9|     5|       yes|
        | + B_IO_L2_in_3_x1_loop_7                                               |       72|       72|         9|          9|          9|     8|       yes|
        | + B_IO_L2_in_3_x1_loop_9                                               |       45|       45|         9|          9|          9|     5|       yes|
        | + B_IO_L2_in_3_x1_loop_12                                              |       72|       72|         9|          9|          9|     8|       yes|
        |- B_IO_L2_in_3_x1_loop_14_B_IO_L2_in_3_x1_loop_15                       |      128|      128|         2|          2|          2|    64|       yes|
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 9
  * Pipeline-1: initiation interval (II) = 9, depth = 9
  * Pipeline-2: initiation interval (II) = 9, depth = 9
  * Pipeline-3: initiation interval (II) = 9, depth = 9
  * Pipeline-4: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 5
  Pipeline-0 : II = 9, D = 9, States = { 3 4 5 6 7 8 9 10 11 }
  Pipeline-1 : II = 9, D = 9, States = { 13 14 15 16 17 18 19 20 21 }
  Pipeline-2 : II = 9, D = 9, States = { 23 24 25 26 27 28 29 30 31 }
  Pipeline-3 : II = 9, D = 9, States = { 33 34 35 36 37 38 39 40 41 }
  Pipeline-4 : II = 2, D = 2, States = { 42 43 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 23 42 
3 --> 12 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 
12 --> 22 13 
13 --> 22 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 13 
22 --> 2 
23 --> 32 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 23 
32 --> 22 33 
33 --> 22 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 33 
42 --> 44 43 
43 --> 42 
44 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_3_x1119, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_4_x116, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_3_x115, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_3_x1119, void @empty_2013, i32 0, i32 0, void @empty_1979, i32 0, i32 0, void @empty_1979, void @empty_1979, void @empty_1979, i32 0, i32 0, i32 0, i32 0, void @empty_1979, void @empty_1979"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_4_x116, void @empty_2013, i32 0, i32 0, void @empty_1979, i32 0, i32 0, void @empty_1979, void @empty_1979, void @empty_1979, i32 0, i32 0, i32 0, i32 0, void @empty_1979, void @empty_1979"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_3_x115, void @empty_2013, i32 0, i32 0, void @empty_1979, i32 0, i32 0, void @empty_1979, void @empty_1979, void @empty_1979, i32 0, i32 0, i32 0, i32 0, void @empty_1979, void @empty_1979"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%local_B_ping_V = alloca i64 1" [./dut.cpp:22106]   --->   Operation 51 'alloca' 'local_B_ping_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr = getelementptr i512 %local_B_ping_V, i64 0, i64 0" [./dut.cpp:22180]   --->   Operation 52 'getelementptr' 'local_B_ping_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_54 = getelementptr i512 %local_B_ping_V, i64 0, i64 1" [./dut.cpp:22180]   --->   Operation 53 'getelementptr' 'local_B_ping_V_addr_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_55 = getelementptr i512 %local_B_ping_V, i64 0, i64 2" [./dut.cpp:22180]   --->   Operation 54 'getelementptr' 'local_B_ping_V_addr_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_56 = getelementptr i512 %local_B_ping_V, i64 0, i64 3" [./dut.cpp:22180]   --->   Operation 55 'getelementptr' 'local_B_ping_V_addr_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_57 = getelementptr i512 %local_B_ping_V, i64 0, i64 4" [./dut.cpp:22180]   --->   Operation 56 'getelementptr' 'local_B_ping_V_addr_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_58 = getelementptr i512 %local_B_ping_V, i64 0, i64 5" [./dut.cpp:22180]   --->   Operation 57 'getelementptr' 'local_B_ping_V_addr_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_59 = getelementptr i512 %local_B_ping_V, i64 0, i64 6" [./dut.cpp:22180]   --->   Operation 58 'getelementptr' 'local_B_ping_V_addr_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_60 = getelementptr i512 %local_B_ping_V, i64 0, i64 7" [./dut.cpp:22180]   --->   Operation 59 'getelementptr' 'local_B_ping_V_addr_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%local_B_pong_V = alloca i64 1" [./dut.cpp:22108]   --->   Operation 60 'alloca' 'local_B_pong_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_51 = getelementptr i512 %local_B_pong_V, i64 0, i64 0" [./dut.cpp:22137]   --->   Operation 61 'getelementptr' 'local_B_pong_V_addr_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_52 = getelementptr i512 %local_B_pong_V, i64 0, i64 1" [./dut.cpp:22137]   --->   Operation 62 'getelementptr' 'local_B_pong_V_addr_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_53 = getelementptr i512 %local_B_pong_V, i64 0, i64 2" [./dut.cpp:22137]   --->   Operation 63 'getelementptr' 'local_B_pong_V_addr_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_54 = getelementptr i512 %local_B_pong_V, i64 0, i64 3" [./dut.cpp:22137]   --->   Operation 64 'getelementptr' 'local_B_pong_V_addr_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_55 = getelementptr i512 %local_B_pong_V, i64 0, i64 4" [./dut.cpp:22137]   --->   Operation 65 'getelementptr' 'local_B_pong_V_addr_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_56 = getelementptr i512 %local_B_pong_V, i64 0, i64 5" [./dut.cpp:22137]   --->   Operation 66 'getelementptr' 'local_B_pong_V_addr_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_57 = getelementptr i512 %local_B_pong_V, i64 0, i64 6" [./dut.cpp:22137]   --->   Operation 67 'getelementptr' 'local_B_pong_V_addr_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_58 = getelementptr i512 %local_B_pong_V, i64 0, i64 7" [./dut.cpp:22137]   --->   Operation 68 'getelementptr' 'local_B_pong_V_addr_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln22106 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_B_ping_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:22106]   --->   Operation 69 'specmemcore' 'specmemcore_ln22106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln22108 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_B_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:22108]   --->   Operation 70 'specmemcore' 'specmemcore_ln22108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.38ns)   --->   "%br_ln22119 = br void" [./dut.cpp:22119]   --->   Operation 71 'br' 'br_ln22119' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i14 0, void, i14 %add_ln890_62, void %.loopexit436"   --->   Operation 72 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %select_ln890_11, void %.loopexit436"   --->   Operation 73 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%c2_V = phi i6 0, void, i6 %select_ln691_11, void %.loopexit436"   --->   Operation 74 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 0, void, i1 1, void %.loopexit436"   --->   Operation 75 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%arb_9 = phi i1 0, void, i1 %arb, void %.loopexit436"   --->   Operation 76 'phi' 'arb_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.76ns)   --->   "%add_ln890_62 = add i14 %indvar_flatten13, i14 1"   --->   Operation 77 'add' 'add_ln890_62' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.65ns)   --->   "%icmp_ln890 = icmp_eq  i14 %indvar_flatten13, i14 8192"   --->   Operation 78 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split36, void %.preheader.preheader.preheader"   --->   Operation 79 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_IO_L2_in_3_x1_loop_1_B_IO_L2_in_3_x1_loop_2_B_IO_L2_in_3_x1_loop_3_str"   --->   Operation 80 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.61ns)   --->   "%icmp_ln890_1415 = icmp_eq  i11 %indvar_flatten, i11 512"   --->   Operation 82 'icmp' 'icmp_ln890_1415' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln22120)   --->   "%or_ln22119 = or i1 %icmp_ln890_1415, i1 %intra_trans_en" [./dut.cpp:22119]   --->   Operation 83 'or' 'or_ln22119' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.12ns)   --->   "%xor_ln22119 = xor i1 %icmp_ln890_1415, i1 1" [./dut.cpp:22119]   --->   Operation 84 'xor' 'xor_ln22119' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln22120)   --->   "%and_ln22119 = and i1 %arb_9, i1 %xor_ln22119" [./dut.cpp:22119]   --->   Operation 85 'and' 'and_ln22119' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.61ns)   --->   "%icmp_ln890144 = icmp_eq  i6 %c2_V, i6 32"   --->   Operation 86 'icmp' 'icmp_ln890144' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.12ns)   --->   "%and_ln22119_1 = and i1 %icmp_ln890144, i1 %xor_ln22119" [./dut.cpp:22119]   --->   Operation 87 'and' 'and_ln22119_1' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_IO_L2_in_3_x1_loop_2_B_IO_L2_in_3_x1_loop_3_str"   --->   Operation 88 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln22120 = or i1 %and_ln22119_1, i1 %or_ln22119" [./dut.cpp:22120]   --->   Operation 89 'or' 'or_ln22120' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln22120)   --->   "%xor_ln22120 = xor i1 %icmp_ln890144, i1 1" [./dut.cpp:22120]   --->   Operation 90 'xor' 'xor_ln22120' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln22120)   --->   "%or_ln22120_1 = or i1 %icmp_ln890_1415, i1 %xor_ln22120" [./dut.cpp:22120]   --->   Operation 91 'or' 'or_ln22120_1' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln22120 = and i1 %and_ln22119, i1 %or_ln22120_1" [./dut.cpp:22120]   --->   Operation 92 'and' 'and_ln22120' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln22121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1106" [./dut.cpp:22121]   --->   Operation 93 'specloopname' 'specloopname_ln22121' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln22125 = br i1 %and_ln22120, void %.preheader11.preheader, void %.preheader5.preheader" [./dut.cpp:22125]   --->   Operation 94 'br' 'br_ln22125' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader11"   --->   Operation 95 'br' 'br_ln890' <Predicate = (!icmp_ln890 & !and_ln22120)> <Delay = 0.38>
ST_2 : Operation 96 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 96 'br' 'br_ln890' <Predicate = (!icmp_ln890 & and_ln22120)> <Delay = 0.38>
ST_2 : Operation 97 [1/1] (0.38ns)   --->   "%br_ln22221 = br void %.preheader.preheader" [./dut.cpp:22221]   --->   Operation 97 'br' 'br_ln22221' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.65>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%c3_V_7 = phi i4 %add_ln691_1735, void %.loopexit432, i4 3, void %.preheader11.preheader"   --->   Operation 98 'phi' 'c3_V_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.65ns)   --->   "%icmp_ln890_1419 = icmp_eq  i4 %c3_V_7, i4 8"   --->   Operation 99 'icmp' 'icmp_ln890_1419' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln22126 = br i1 %icmp_ln890_1419, void %.split26, void" [./dut.cpp:22126]   --->   Operation 101 'br' 'br_ln22126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.65ns)   --->   "%icmp_ln870_7 = icmp_eq  i4 %c3_V_7, i4 3"   --->   Operation 102 'icmp' 'icmp_ln870_7' <Predicate = (!icmp_ln890_1419)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln1616 = specpipeline void @_ssdm_op_SpecPipeline, i32 9, i32 0, i32 0, i32 0, void @empty_1979"   --->   Operation 103 'specpipeline' 'specpipeline_ln1616' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2178"   --->   Operation 104 'specloopname' 'specloopname_ln1616' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_1 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'read' 'fifo_B_B_IO_L2_in_3_x115_read_1' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln22129 = br i1 %icmp_ln870_7, void %.split22.0, void %.split24.0" [./dut.cpp:22129]   --->   Operation 106 'br' 'br_ln22129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_4_x116, i512 %fifo_B_B_IO_L2_in_3_x115_read_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 107 'write' 'write_ln174' <Predicate = (!icmp_ln870_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_4 : Operation 108 [1/1] (1.20ns)   --->   "%store_ln22137 = store i512 %fifo_B_B_IO_L2_in_3_x115_read_1, i3 %local_B_pong_V_addr_51" [./dut.cpp:22137]   --->   Operation 108 'store' 'store_ln22137' <Predicate = (icmp_ln870_7)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 109 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_23 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 109 'read' 'fifo_B_B_IO_L2_in_3_x115_read_23' <Predicate = (!icmp_ln890_1419 & !icmp_ln870_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 110 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_4_x116, i512 %fifo_B_B_IO_L2_in_3_x115_read_23" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 110 'write' 'write_ln174' <Predicate = (!icmp_ln890_1419 & !icmp_ln870_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 111 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_16 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 111 'read' 'fifo_B_B_IO_L2_in_3_x115_read_16' <Predicate = (!icmp_ln890_1419 & icmp_ln870_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 112 [1/1] (1.20ns)   --->   "%store_ln22137 = store i512 %fifo_B_B_IO_L2_in_3_x115_read_16, i3 %local_B_pong_V_addr_52" [./dut.cpp:22137]   --->   Operation 112 'store' 'store_ln22137' <Predicate = (!icmp_ln890_1419 & icmp_ln870_7)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 113 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_24 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 113 'read' 'fifo_B_B_IO_L2_in_3_x115_read_24' <Predicate = (!icmp_ln890_1419 & !icmp_ln870_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 114 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_4_x116, i512 %fifo_B_B_IO_L2_in_3_x115_read_24" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 114 'write' 'write_ln174' <Predicate = (!icmp_ln890_1419 & !icmp_ln870_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 115 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_17 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'read' 'fifo_B_B_IO_L2_in_3_x115_read_17' <Predicate = (!icmp_ln890_1419 & icmp_ln870_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 116 [1/1] (1.20ns)   --->   "%store_ln22137 = store i512 %fifo_B_B_IO_L2_in_3_x115_read_17, i3 %local_B_pong_V_addr_53" [./dut.cpp:22137]   --->   Operation 116 'store' 'store_ln22137' <Predicate = (!icmp_ln890_1419 & icmp_ln870_7)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 117 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_25 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 117 'read' 'fifo_B_B_IO_L2_in_3_x115_read_25' <Predicate = (!icmp_ln890_1419 & !icmp_ln870_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 118 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_4_x116, i512 %fifo_B_B_IO_L2_in_3_x115_read_25" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 118 'write' 'write_ln174' <Predicate = (!icmp_ln890_1419 & !icmp_ln870_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 119 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_18 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 119 'read' 'fifo_B_B_IO_L2_in_3_x115_read_18' <Predicate = (!icmp_ln890_1419 & icmp_ln870_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 120 [1/1] (1.20ns)   --->   "%store_ln22137 = store i512 %fifo_B_B_IO_L2_in_3_x115_read_18, i3 %local_B_pong_V_addr_54" [./dut.cpp:22137]   --->   Operation 120 'store' 'store_ln22137' <Predicate = (!icmp_ln890_1419 & icmp_ln870_7)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 121 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_26 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 121 'read' 'fifo_B_B_IO_L2_in_3_x115_read_26' <Predicate = (!icmp_ln890_1419 & !icmp_ln870_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_8 : Operation 122 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_4_x116, i512 %fifo_B_B_IO_L2_in_3_x115_read_26" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 122 'write' 'write_ln174' <Predicate = (!icmp_ln890_1419 & !icmp_ln870_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_8 : Operation 123 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_19 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 123 'read' 'fifo_B_B_IO_L2_in_3_x115_read_19' <Predicate = (!icmp_ln890_1419 & icmp_ln870_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_8 : Operation 124 [1/1] (1.20ns)   --->   "%store_ln22137 = store i512 %fifo_B_B_IO_L2_in_3_x115_read_19, i3 %local_B_pong_V_addr_55" [./dut.cpp:22137]   --->   Operation 124 'store' 'store_ln22137' <Predicate = (!icmp_ln890_1419 & icmp_ln870_7)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 125 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_27 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 125 'read' 'fifo_B_B_IO_L2_in_3_x115_read_27' <Predicate = (!icmp_ln890_1419 & !icmp_ln870_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 126 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_4_x116, i512 %fifo_B_B_IO_L2_in_3_x115_read_27" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 126 'write' 'write_ln174' <Predicate = (!icmp_ln890_1419 & !icmp_ln870_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 127 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_20 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 127 'read' 'fifo_B_B_IO_L2_in_3_x115_read_20' <Predicate = (!icmp_ln890_1419 & icmp_ln870_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 128 [1/1] (1.20ns)   --->   "%store_ln22137 = store i512 %fifo_B_B_IO_L2_in_3_x115_read_20, i3 %local_B_pong_V_addr_56" [./dut.cpp:22137]   --->   Operation 128 'store' 'store_ln22137' <Predicate = (!icmp_ln890_1419 & icmp_ln870_7)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 129 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_28 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 129 'read' 'fifo_B_B_IO_L2_in_3_x115_read_28' <Predicate = (!icmp_ln890_1419 & !icmp_ln870_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_10 : Operation 130 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_4_x116, i512 %fifo_B_B_IO_L2_in_3_x115_read_28" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 130 'write' 'write_ln174' <Predicate = (!icmp_ln890_1419 & !icmp_ln870_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_10 : Operation 131 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_21 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 131 'read' 'fifo_B_B_IO_L2_in_3_x115_read_21' <Predicate = (!icmp_ln890_1419 & icmp_ln870_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_10 : Operation 132 [1/1] (1.20ns)   --->   "%store_ln22137 = store i512 %fifo_B_B_IO_L2_in_3_x115_read_21, i3 %local_B_pong_V_addr_57" [./dut.cpp:22137]   --->   Operation 132 'store' 'store_ln22137' <Predicate = (!icmp_ln890_1419 & icmp_ln870_7)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 133 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_29 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 133 'read' 'fifo_B_B_IO_L2_in_3_x115_read_29' <Predicate = (!icmp_ln890_1419 & !icmp_ln870_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_11 : Operation 134 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_4_x116, i512 %fifo_B_B_IO_L2_in_3_x115_read_29" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 134 'write' 'write_ln174' <Predicate = (!icmp_ln890_1419 & !icmp_ln870_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit432"   --->   Operation 135 'br' 'br_ln0' <Predicate = (!icmp_ln890_1419 & !icmp_ln870_7)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_22 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 136 'read' 'fifo_B_B_IO_L2_in_3_x115_read_22' <Predicate = (!icmp_ln890_1419 & icmp_ln870_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_11 : Operation 137 [1/1] (1.20ns)   --->   "%store_ln22137 = store i512 %fifo_B_B_IO_L2_in_3_x115_read_22, i3 %local_B_pong_V_addr_58" [./dut.cpp:22137]   --->   Operation 137 'store' 'store_ln22137' <Predicate = (!icmp_ln890_1419 & icmp_ln870_7)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit432"   --->   Operation 138 'br' 'br_ln0' <Predicate = (!icmp_ln890_1419 & icmp_ln870_7)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.70ns)   --->   "%add_ln691_1735 = add i4 %c3_V_7, i4 1"   --->   Operation 139 'add' 'add_ln691_1735' <Predicate = (!icmp_ln890_1419)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader11"   --->   Operation 140 'br' 'br_ln0' <Predicate = (!icmp_ln890_1419)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 0.38>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln22153 = br i1 %or_ln22120, void %.loopexit436, void %.preheader6.preheader" [./dut.cpp:22153]   --->   Operation 141 'br' 'br_ln22153' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader6"   --->   Operation 142 'br' 'br_ln890' <Predicate = (or_ln22120)> <Delay = 0.38>

State 13 <SV = 4> <Delay = 1.20>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%c6_V_18 = phi i4 %add_ln691_1737, void %.split30, i4 0, void %.preheader6.preheader"   --->   Operation 143 'phi' 'c6_V_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.70ns)   --->   "%add_ln691_1737 = add i4 %c6_V_18, i4 1"   --->   Operation 144 'add' 'add_ln691_1737' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.65ns)   --->   "%icmp_ln890_1421 = icmp_eq  i4 %c6_V_18, i4 8"   --->   Operation 145 'icmp' 'icmp_ln890_1421' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 146 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln22154 = br i1 %icmp_ln890_1421, void %.split30, void %.loopexit436.loopexit181" [./dut.cpp:22154]   --->   Operation 147 'br' 'br_ln22154' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln890_262 = zext i4 %c6_V_18"   --->   Operation 148 'zext' 'zext_ln890_262' <Predicate = (!icmp_ln890_1421)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_18 = getelementptr i512 %local_B_ping_V, i64 0, i64 %zext_ln890_262"   --->   Operation 149 'getelementptr' 'local_B_ping_V_addr_18' <Predicate = (!icmp_ln890_1421)> <Delay = 0.00>
ST_13 : Operation 150 [2/2] (1.20ns)   --->   "%local_B_ping_V_load_9 = load i3 %local_B_ping_V_addr_18"   --->   Operation 150 'load' 'local_B_ping_V_load_9' <Predicate = (!icmp_ln890_1421)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 14 <SV = 5> <Delay = 2.41>
ST_14 : Operation 151 [1/2] (1.20ns)   --->   "%local_B_ping_V_load_9 = load i3 %local_B_ping_V_addr_18"   --->   Operation 151 'load' 'local_B_ping_V_load_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_14 : Operation 152 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_3_x1119, i512 %local_B_ping_V_load_9" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 152 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 15 <SV = 6> <Delay = 1.21>
ST_15 : Operation 153 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_3_x1119, i512 %local_B_ping_V_load_9" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 153 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 16 <SV = 7> <Delay = 1.21>
ST_16 : Operation 154 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_3_x1119, i512 %local_B_ping_V_load_9" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 154 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 17 <SV = 8> <Delay = 1.21>
ST_17 : Operation 155 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_3_x1119, i512 %local_B_ping_V_load_9" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 155 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 18 <SV = 9> <Delay = 1.21>
ST_18 : Operation 156 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_3_x1119, i512 %local_B_ping_V_load_9" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 156 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 19 <SV = 10> <Delay = 1.21>
ST_19 : Operation 157 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_3_x1119, i512 %local_B_ping_V_load_9" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 157 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 20 <SV = 11> <Delay = 1.21>
ST_20 : Operation 158 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_3_x1119, i512 %local_B_ping_V_load_9" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 158 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 21 <SV = 12> <Delay = 1.21>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%specpipeline_ln22154 = specpipeline void @_ssdm_op_SpecPipeline, i32 9, i32 0, i32 0, i32 0, void @empty_1979" [./dut.cpp:22154]   --->   Operation 159 'specpipeline' 'specpipeline_ln22154' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln22154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1682" [./dut.cpp:22154]   --->   Operation 160 'specloopname' 'specloopname_ln22154' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_3_x1119, i512 %local_B_ping_V_load_9" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 161 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_21 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 162 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 22 <SV = 5> <Delay = 1.03>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit436"   --->   Operation 163 'br' 'br_ln0' <Predicate = (!and_ln22120 & or_ln22120)> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit436"   --->   Operation 164 'br' 'br_ln0' <Predicate = (and_ln22120 & or_ln22120)> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.12ns)   --->   "%arb = xor i1 %and_ln22120, i1 1" [./dut.cpp:22213]   --->   Operation 165 'xor' 'arb' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 166 [1/1] (0.70ns)   --->   "%add_ln691_1738 = add i6 %c2_V, i6 1"   --->   Operation 166 'add' 'add_ln691_1738' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln691_11)   --->   "%or_ln691 = or i1 %and_ln22119_1, i1 %icmp_ln890_1415"   --->   Operation 167 'or' 'or_ln691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 168 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln691_11 = select i1 %or_ln691, i6 1, i6 %add_ln691_1738"   --->   Operation 168 'select' 'select_ln691_11' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 169 [1/1] (0.73ns)   --->   "%add_ln890_61 = add i11 %indvar_flatten, i11 1"   --->   Operation 169 'add' 'add_ln890_61' <Predicate = (!icmp_ln890_1415)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 170 [1/1] (0.30ns)   --->   "%select_ln890_11 = select i1 %icmp_ln890_1415, i11 1, i11 %add_ln890_61"   --->   Operation 170 'select' 'select_ln890_11' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 171 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 23 <SV = 2> <Delay = 0.65>
ST_23 : Operation 172 [1/1] (0.00ns)   --->   "%c3_V = phi i4 %add_ln691_1734, void %.loopexit434, i4 3, void %.preheader5.preheader"   --->   Operation 172 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 173 [1/1] (0.65ns)   --->   "%icmp_ln890_1418 = icmp_eq  i4 %c3_V, i4 8"   --->   Operation 173 'icmp' 'icmp_ln890_1418' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 174 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln22169 = br i1 %icmp_ln890_1418, void %.split16, void" [./dut.cpp:22169]   --->   Operation 175 'br' 'br_ln22169' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 176 [1/1] (0.65ns)   --->   "%icmp_ln870 = icmp_eq  i4 %c3_V, i4 3"   --->   Operation 176 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890_1418)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 3> <Delay = 2.43>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "%specpipeline_ln1616 = specpipeline void @_ssdm_op_SpecPipeline, i32 9, i32 0, i32 0, i32 0, void @empty_1979"   --->   Operation 177 'specpipeline' 'specpipeline_ln1616' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2186"   --->   Operation 178 'specloopname' 'specloopname_ln1616' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 179 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 179 'read' 'fifo_B_B_IO_L2_in_3_x115_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln22172 = br i1 %icmp_ln870, void %.split12.0, void %.split14.0" [./dut.cpp:22172]   --->   Operation 180 'br' 'br_ln22172' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 181 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_4_x116, i512 %fifo_B_B_IO_L2_in_3_x115_read" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 181 'write' 'write_ln174' <Predicate = (!icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_24 : Operation 182 [1/1] (1.20ns)   --->   "%store_ln22180 = store i512 %fifo_B_B_IO_L2_in_3_x115_read, i3 %local_B_ping_V_addr" [./dut.cpp:22180]   --->   Operation 182 'store' 'store_ln22180' <Predicate = (icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 25 <SV = 4> <Delay = 2.43>
ST_25 : Operation 183 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_9 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 183 'read' 'fifo_B_B_IO_L2_in_3_x115_read_9' <Predicate = (!icmp_ln890_1418 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_25 : Operation 184 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_4_x116, i512 %fifo_B_B_IO_L2_in_3_x115_read_9" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 184 'write' 'write_ln174' <Predicate = (!icmp_ln890_1418 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_25 : Operation 185 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_2 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 185 'read' 'fifo_B_B_IO_L2_in_3_x115_read_2' <Predicate = (!icmp_ln890_1418 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_25 : Operation 186 [1/1] (1.20ns)   --->   "%store_ln22180 = store i512 %fifo_B_B_IO_L2_in_3_x115_read_2, i3 %local_B_ping_V_addr_54" [./dut.cpp:22180]   --->   Operation 186 'store' 'store_ln22180' <Predicate = (!icmp_ln890_1418 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 26 <SV = 5> <Delay = 2.43>
ST_26 : Operation 187 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_10 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 187 'read' 'fifo_B_B_IO_L2_in_3_x115_read_10' <Predicate = (!icmp_ln890_1418 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_26 : Operation 188 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_4_x116, i512 %fifo_B_B_IO_L2_in_3_x115_read_10" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 188 'write' 'write_ln174' <Predicate = (!icmp_ln890_1418 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_26 : Operation 189 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_3 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 189 'read' 'fifo_B_B_IO_L2_in_3_x115_read_3' <Predicate = (!icmp_ln890_1418 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_26 : Operation 190 [1/1] (1.20ns)   --->   "%store_ln22180 = store i512 %fifo_B_B_IO_L2_in_3_x115_read_3, i3 %local_B_ping_V_addr_55" [./dut.cpp:22180]   --->   Operation 190 'store' 'store_ln22180' <Predicate = (!icmp_ln890_1418 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 27 <SV = 6> <Delay = 2.43>
ST_27 : Operation 191 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_11 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 191 'read' 'fifo_B_B_IO_L2_in_3_x115_read_11' <Predicate = (!icmp_ln890_1418 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_27 : Operation 192 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_4_x116, i512 %fifo_B_B_IO_L2_in_3_x115_read_11" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 192 'write' 'write_ln174' <Predicate = (!icmp_ln890_1418 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_27 : Operation 193 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_4 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 193 'read' 'fifo_B_B_IO_L2_in_3_x115_read_4' <Predicate = (!icmp_ln890_1418 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_27 : Operation 194 [1/1] (1.20ns)   --->   "%store_ln22180 = store i512 %fifo_B_B_IO_L2_in_3_x115_read_4, i3 %local_B_ping_V_addr_56" [./dut.cpp:22180]   --->   Operation 194 'store' 'store_ln22180' <Predicate = (!icmp_ln890_1418 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 28 <SV = 7> <Delay = 2.43>
ST_28 : Operation 195 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_12 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 195 'read' 'fifo_B_B_IO_L2_in_3_x115_read_12' <Predicate = (!icmp_ln890_1418 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_28 : Operation 196 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_4_x116, i512 %fifo_B_B_IO_L2_in_3_x115_read_12" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 196 'write' 'write_ln174' <Predicate = (!icmp_ln890_1418 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_28 : Operation 197 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_5 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 197 'read' 'fifo_B_B_IO_L2_in_3_x115_read_5' <Predicate = (!icmp_ln890_1418 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_28 : Operation 198 [1/1] (1.20ns)   --->   "%store_ln22180 = store i512 %fifo_B_B_IO_L2_in_3_x115_read_5, i3 %local_B_ping_V_addr_57" [./dut.cpp:22180]   --->   Operation 198 'store' 'store_ln22180' <Predicate = (!icmp_ln890_1418 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 29 <SV = 8> <Delay = 2.43>
ST_29 : Operation 199 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_13 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 199 'read' 'fifo_B_B_IO_L2_in_3_x115_read_13' <Predicate = (!icmp_ln890_1418 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_29 : Operation 200 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_4_x116, i512 %fifo_B_B_IO_L2_in_3_x115_read_13" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 200 'write' 'write_ln174' <Predicate = (!icmp_ln890_1418 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_29 : Operation 201 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_6 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 201 'read' 'fifo_B_B_IO_L2_in_3_x115_read_6' <Predicate = (!icmp_ln890_1418 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_29 : Operation 202 [1/1] (1.20ns)   --->   "%store_ln22180 = store i512 %fifo_B_B_IO_L2_in_3_x115_read_6, i3 %local_B_ping_V_addr_58" [./dut.cpp:22180]   --->   Operation 202 'store' 'store_ln22180' <Predicate = (!icmp_ln890_1418 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 30 <SV = 9> <Delay = 2.43>
ST_30 : Operation 203 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_14 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 203 'read' 'fifo_B_B_IO_L2_in_3_x115_read_14' <Predicate = (!icmp_ln890_1418 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_30 : Operation 204 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_4_x116, i512 %fifo_B_B_IO_L2_in_3_x115_read_14" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 204 'write' 'write_ln174' <Predicate = (!icmp_ln890_1418 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_30 : Operation 205 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_7 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 205 'read' 'fifo_B_B_IO_L2_in_3_x115_read_7' <Predicate = (!icmp_ln890_1418 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_30 : Operation 206 [1/1] (1.20ns)   --->   "%store_ln22180 = store i512 %fifo_B_B_IO_L2_in_3_x115_read_7, i3 %local_B_ping_V_addr_59" [./dut.cpp:22180]   --->   Operation 206 'store' 'store_ln22180' <Predicate = (!icmp_ln890_1418 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 31 <SV = 10> <Delay = 2.43>
ST_31 : Operation 207 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_15 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 207 'read' 'fifo_B_B_IO_L2_in_3_x115_read_15' <Predicate = (!icmp_ln890_1418 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_31 : Operation 208 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_4_x116, i512 %fifo_B_B_IO_L2_in_3_x115_read_15" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 208 'write' 'write_ln174' <Predicate = (!icmp_ln890_1418 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_31 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit434"   --->   Operation 209 'br' 'br_ln0' <Predicate = (!icmp_ln890_1418 & !icmp_ln870)> <Delay = 0.00>
ST_31 : Operation 210 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_3_x115_read_8 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_3_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 210 'read' 'fifo_B_B_IO_L2_in_3_x115_read_8' <Predicate = (!icmp_ln890_1418 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_31 : Operation 211 [1/1] (1.20ns)   --->   "%store_ln22180 = store i512 %fifo_B_B_IO_L2_in_3_x115_read_8, i3 %local_B_ping_V_addr_60" [./dut.cpp:22180]   --->   Operation 211 'store' 'store_ln22180' <Predicate = (!icmp_ln890_1418 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_31 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit434"   --->   Operation 212 'br' 'br_ln0' <Predicate = (!icmp_ln890_1418 & icmp_ln870)> <Delay = 0.00>
ST_31 : Operation 213 [1/1] (0.70ns)   --->   "%add_ln691_1734 = add i4 %c3_V, i4 1"   --->   Operation 213 'add' 'add_ln691_1734' <Predicate = (!icmp_ln890_1418)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 214 'br' 'br_ln0' <Predicate = (!icmp_ln890_1418)> <Delay = 0.00>

State 32 <SV = 3> <Delay = 0.38>
ST_32 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln22196 = br i1 %or_ln22120, void %.loopexit436, void %.preheader1.preheader" [./dut.cpp:22196]   --->   Operation 215 'br' 'br_ln22196' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 216 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1"   --->   Operation 216 'br' 'br_ln890' <Predicate = (or_ln22120)> <Delay = 0.38>

State 33 <SV = 4> <Delay = 1.20>
ST_33 : Operation 217 [1/1] (0.00ns)   --->   "%c6_V_17 = phi i4 %add_ln691_1736, void %.split20, i4 0, void %.preheader1.preheader"   --->   Operation 217 'phi' 'c6_V_17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 218 [1/1] (0.70ns)   --->   "%add_ln691_1736 = add i4 %c6_V_17, i4 1"   --->   Operation 218 'add' 'add_ln691_1736' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 219 [1/1] (0.65ns)   --->   "%icmp_ln890_1420 = icmp_eq  i4 %c6_V_17, i4 8"   --->   Operation 219 'icmp' 'icmp_ln890_1420' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 220 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 220 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln22197 = br i1 %icmp_ln890_1420, void %.split20, void %.loopexit436.loopexit" [./dut.cpp:22197]   --->   Operation 221 'br' 'br_ln22197' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln890_261 = zext i4 %c6_V_17"   --->   Operation 222 'zext' 'zext_ln890_261' <Predicate = (!icmp_ln890_1420)> <Delay = 0.00>
ST_33 : Operation 223 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr = getelementptr i512 %local_B_pong_V, i64 0, i64 %zext_ln890_261"   --->   Operation 223 'getelementptr' 'local_B_pong_V_addr' <Predicate = (!icmp_ln890_1420)> <Delay = 0.00>
ST_33 : Operation 224 [2/2] (1.20ns)   --->   "%local_B_pong_V_load = load i3 %local_B_pong_V_addr"   --->   Operation 224 'load' 'local_B_pong_V_load' <Predicate = (!icmp_ln890_1420)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 34 <SV = 5> <Delay = 2.41>
ST_34 : Operation 225 [1/2] (1.20ns)   --->   "%local_B_pong_V_load = load i3 %local_B_pong_V_addr"   --->   Operation 225 'load' 'local_B_pong_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_34 : Operation 226 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_3_x1119, i512 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 226 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 35 <SV = 6> <Delay = 1.21>
ST_35 : Operation 227 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_3_x1119, i512 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 227 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 36 <SV = 7> <Delay = 1.21>
ST_36 : Operation 228 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_3_x1119, i512 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 228 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 37 <SV = 8> <Delay = 1.21>
ST_37 : Operation 229 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_3_x1119, i512 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 229 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 38 <SV = 9> <Delay = 1.21>
ST_38 : Operation 230 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_3_x1119, i512 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 230 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 39 <SV = 10> <Delay = 1.21>
ST_39 : Operation 231 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_3_x1119, i512 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 231 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 40 <SV = 11> <Delay = 1.21>
ST_40 : Operation 232 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_3_x1119, i512 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 232 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 41 <SV = 12> <Delay = 1.21>
ST_41 : Operation 233 [1/1] (0.00ns)   --->   "%specpipeline_ln22197 = specpipeline void @_ssdm_op_SpecPipeline, i32 9, i32 0, i32 0, i32 0, void @empty_1979" [./dut.cpp:22197]   --->   Operation 233 'specpipeline' 'specpipeline_ln22197' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 234 [1/1] (0.00ns)   --->   "%specloopname_ln22197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1864" [./dut.cpp:22197]   --->   Operation 234 'specloopname' 'specloopname_ln22197' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 235 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_3_x1119, i512 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 235 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_41 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 236 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 42 <SV = 2> <Delay = 2.25>
ST_42 : Operation 237 [1/1] (0.00ns)   --->   "%indvar_flatten22 = phi i7 %add_ln890, void %.preheader, i7 0, void %.preheader.preheader.preheader"   --->   Operation 237 'phi' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 238 [1/1] (0.00ns)   --->   "%c6_V = phi i4 %select_ln890, void %.preheader, i4 0, void %.preheader.preheader.preheader"   --->   Operation 238 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 239 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %select_ln691, void %.preheader, i4 0, void %.preheader.preheader.preheader"   --->   Operation 239 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 240 [1/1] (0.70ns)   --->   "%add_ln890 = add i7 %indvar_flatten22, i7 1"   --->   Operation 240 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 241 [1/1] (0.59ns)   --->   "%icmp_ln890_1416 = icmp_eq  i7 %indvar_flatten22, i7 64"   --->   Operation 241 'icmp' 'icmp_ln890_1416' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1416, void %.preheader, void %.loopexit"   --->   Operation 242 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 243 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c6_V, i4 1"   --->   Operation 243 'add' 'add_ln691' <Predicate = (!icmp_ln890_1416)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 244 [1/1] (0.65ns)   --->   "%icmp_ln890_1417 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 244 'icmp' 'icmp_ln890_1417' <Predicate = (!icmp_ln890_1416)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 245 [1/1] (0.35ns)   --->   "%select_ln890 = select i1 %icmp_ln890_1417, i4 %add_ln691, i4 %c6_V"   --->   Operation 245 'select' 'select_ln890' <Predicate = (!icmp_ln890_1416)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i4 %select_ln890"   --->   Operation 246 'zext' 'zext_ln890' <Predicate = (!icmp_ln890_1416)> <Delay = 0.00>
ST_42 : Operation 247 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_61 = getelementptr i512 %local_B_ping_V, i64 0, i64 %zext_ln890"   --->   Operation 247 'getelementptr' 'local_B_ping_V_addr_61' <Predicate = (!icmp_ln890_1416)> <Delay = 0.00>
ST_42 : Operation 248 [2/2] (1.20ns)   --->   "%local_B_ping_V_load = load i3 %local_B_ping_V_addr_61"   --->   Operation 248 'load' 'local_B_ping_V_load' <Predicate = (!icmp_ln890_1416)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_42 : Operation 249 [1/1] (0.70ns)   --->   "%add_ln691_1733 = add i4 %c7_V, i4 1"   --->   Operation 249 'add' 'add_ln691_1733' <Predicate = (!icmp_ln890_1416)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 250 [1/1] (0.35ns)   --->   "%select_ln691 = select i1 %icmp_ln890_1417, i4 1, i4 %add_ln691_1733"   --->   Operation 250 'select' 'select_ln691' <Predicate = (!icmp_ln890_1416)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 43 <SV = 3> <Delay = 2.41>
ST_43 : Operation 251 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_IO_L2_in_3_x1_loop_14_B_IO_L2_in_3_x1_loop_15_str"   --->   Operation 251 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 252 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 252 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 253 [1/2] (1.20ns)   --->   "%local_B_ping_V_load = load i3 %local_B_ping_V_addr_61"   --->   Operation 253 'load' 'local_B_ping_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_43 : Operation 254 [1/1] (0.00ns)   --->   "%specpipeline_ln22223 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1979" [./dut.cpp:22223]   --->   Operation 254 'specpipeline' 'specpipeline_ln22223' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 255 [1/1] (0.00ns)   --->   "%specloopname_ln22223 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1148" [./dut.cpp:22223]   --->   Operation 255 'specloopname' 'specloopname_ln22223' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 256 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_3_x1119, i512 %local_B_ping_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 256 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_43 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 257 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 44 <SV = 3> <Delay = 0.00>
ST_44 : Operation 258 [1/1] (0.00ns)   --->   "%ret_ln22253 = ret" [./dut.cpp:22253]   --->   Operation 258 'ret' 'ret_ln22253' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten13') with incoming values : ('add_ln890_62') [32]  (0.387 ns)

 <State 2>: 0.983ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('select_ln890_11') [33]  (0 ns)
	'icmp' operation ('icmp_ln890_1415') [43]  (0.617 ns)
	'xor' operation ('xor_ln22119', ./dut.cpp:22119) [45]  (0.122 ns)
	'and' operation ('and_ln22119_1', ./dut.cpp:22119) [48]  (0.122 ns)
	'or' operation ('or_ln22120', ./dut.cpp:22120) [50]  (0.122 ns)

 <State 3>: 0.656ns
The critical path consists of the following:
	'phi' operation ('c3.V') with incoming values : ('add_ln691_1735') [59]  (0 ns)
	'icmp' operation ('icmp_ln890_1419') [60]  (0.656 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_3_x115' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [67]  (1.22 ns)
	fifo write on port 'fifo_B_B_IO_L2_in_4_x116' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [70]  (1.22 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_3_x115' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [71]  (1.22 ns)
	fifo write on port 'fifo_B_B_IO_L2_in_4_x116' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [72]  (1.22 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_3_x115' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [73]  (1.22 ns)
	fifo write on port 'fifo_B_B_IO_L2_in_4_x116' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [74]  (1.22 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_3_x115' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [75]  (1.22 ns)
	fifo write on port 'fifo_B_B_IO_L2_in_4_x116' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [76]  (1.22 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_3_x115' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [77]  (1.22 ns)
	fifo write on port 'fifo_B_B_IO_L2_in_4_x116' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [78]  (1.22 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_3_x115' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [79]  (1.22 ns)
	fifo write on port 'fifo_B_B_IO_L2_in_4_x116' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [80]  (1.22 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_3_x115' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [81]  (1.22 ns)
	fifo write on port 'fifo_B_B_IO_L2_in_4_x116' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [82]  (1.22 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_3_x115' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [83]  (1.22 ns)
	fifo write on port 'fifo_B_B_IO_L2_in_4_x116' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [84]  (1.22 ns)

 <State 12>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c6.V') with incoming values : ('add_ln691_1737') [111]  (0.387 ns)

 <State 13>: 1.2ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_1737') [111]  (0 ns)
	'getelementptr' operation ('local_B_ping_V_addr_18') [118]  (0 ns)
	'load' operation ('local_B_ping_V_load_9') on array 'local_B_ping.V', ./dut.cpp:22106 [121]  (1.2 ns)

 <State 14>: 2.42ns
The critical path consists of the following:
	'load' operation ('local_B_ping_V_load_9') on array 'local_B_ping.V', ./dut.cpp:22106 [121]  (1.2 ns)
	fifo write on port 'fifo_B_PE_0_3_x1119' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [122]  (1.22 ns)

 <State 15>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_B_PE_0_3_x1119' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [123]  (1.22 ns)

 <State 16>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_B_PE_0_3_x1119' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [124]  (1.22 ns)

 <State 17>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_B_PE_0_3_x1119' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [125]  (1.22 ns)

 <State 18>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_B_PE_0_3_x1119' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [126]  (1.22 ns)

 <State 19>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_B_PE_0_3_x1119' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [127]  (1.22 ns)

 <State 20>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_B_PE_0_3_x1119' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [128]  (1.22 ns)

 <State 21>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_B_PE_0_3_x1119' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [129]  (1.22 ns)

 <State 22>: 1.04ns
The critical path consists of the following:
	'add' operation ('add_ln890_61') [215]  (0.735 ns)
	'select' operation ('select_ln890_11') [216]  (0.301 ns)

 <State 23>: 0.656ns
The critical path consists of the following:
	'phi' operation ('c3.V') with incoming values : ('add_ln691_1734') [136]  (0 ns)
	'icmp' operation ('icmp_ln890_1418') [137]  (0.656 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_3_x115' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [144]  (1.22 ns)
	fifo write on port 'fifo_B_B_IO_L2_in_4_x116' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [147]  (1.22 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_3_x115' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [148]  (1.22 ns)
	fifo write on port 'fifo_B_B_IO_L2_in_4_x116' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [149]  (1.22 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_3_x115' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [150]  (1.22 ns)
	fifo write on port 'fifo_B_B_IO_L2_in_4_x116' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [151]  (1.22 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_3_x115' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [152]  (1.22 ns)
	fifo write on port 'fifo_B_B_IO_L2_in_4_x116' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [153]  (1.22 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_3_x115' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [154]  (1.22 ns)
	fifo write on port 'fifo_B_B_IO_L2_in_4_x116' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [155]  (1.22 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_3_x115' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [156]  (1.22 ns)
	fifo write on port 'fifo_B_B_IO_L2_in_4_x116' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [157]  (1.22 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_3_x115' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [158]  (1.22 ns)
	fifo write on port 'fifo_B_B_IO_L2_in_4_x116' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [159]  (1.22 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_3_x115' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [160]  (1.22 ns)
	fifo write on port 'fifo_B_B_IO_L2_in_4_x116' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [161]  (1.22 ns)

 <State 32>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c6.V') with incoming values : ('add_ln691_1736') [188]  (0.387 ns)

 <State 33>: 1.2ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_1736') [188]  (0 ns)
	'getelementptr' operation ('local_B_pong_V_addr') [195]  (0 ns)
	'load' operation ('local_B_pong_V_load') on array 'local_B_pong.V', ./dut.cpp:22108 [198]  (1.2 ns)

 <State 34>: 2.42ns
The critical path consists of the following:
	'load' operation ('local_B_pong_V_load') on array 'local_B_pong.V', ./dut.cpp:22108 [198]  (1.2 ns)
	fifo write on port 'fifo_B_PE_0_3_x1119' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [199]  (1.22 ns)

 <State 35>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_B_PE_0_3_x1119' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [200]  (1.22 ns)

 <State 36>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_B_PE_0_3_x1119' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [201]  (1.22 ns)

 <State 37>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_B_PE_0_3_x1119' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [202]  (1.22 ns)

 <State 38>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_B_PE_0_3_x1119' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [203]  (1.22 ns)

 <State 39>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_B_PE_0_3_x1119' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [204]  (1.22 ns)

 <State 40>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_B_PE_0_3_x1119' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [205]  (1.22 ns)

 <State 41>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_B_PE_0_3_x1119' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [206]  (1.22 ns)

 <State 42>: 2.26ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('select_ln890') [222]  (0 ns)
	'add' operation ('add_ln691') [228]  (0.708 ns)
	'select' operation ('select_ln890') [232]  (0.351 ns)
	'getelementptr' operation ('local_B_ping_V_addr_61') [234]  (0 ns)
	'load' operation ('local_B_ping_V_load') on array 'local_B_ping.V', ./dut.cpp:22106 [235]  (1.2 ns)

 <State 43>: 2.42ns
The critical path consists of the following:
	'load' operation ('local_B_ping_V_load') on array 'local_B_ping.V', ./dut.cpp:22106 [235]  (1.2 ns)
	fifo write on port 'fifo_B_PE_0_3_x1119' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [238]  (1.22 ns)

 <State 44>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
