

================================================================
== Vivado HLS Report for 'pool'
================================================================
* Date:           Thu Nov  5 03:54:24 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        pose_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|     4.129|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 47 48 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (!done & layer_start)
	10  / (!done & !layer_start)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / (!tmp_274 & tmp_118) | (!tmp_274 & or_cond_41)
	49  / (!tmp_274 & !or_cond_41 & !tmp_118)
	50  / (tmp_274 & !max_pool) | (tmp_274 & tmp_117)
	51  / (tmp_274 & !tmp_117 & max_pool)
11 --> 
	12  / (!tmp_120) | (or_cond_41)
	49  / (!or_cond_41 & tmp_120)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	49  / (done1)
	48  / (!done1)
48 --> 
	47  / true
49 --> 
	52  / true
50 --> 
	51  / true
51 --> 
	49  / true
52 --> 
	53  / true
53 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.62>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_V = alloca i192"   --->   Operation 54 'alloca' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_V_33 = alloca i192"   --->   Operation 55 'alloca' 'tmp_V_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_V_34 = alloca i192"   --->   Operation 56 'alloca' 'tmp_V_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.31ns)   --->   "%tmp_V_35 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:3855]   --->   Operation 57 'read' 'tmp_V_35' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_1 : Operation 58 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_35)" [kernel.cpp:3856]   --->   Operation 58 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 2.62>
ST_2 : Operation 59 [1/1] (1.31ns)   --->   "%tmp_V_36 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:3857]   --->   Operation 59 'read' 'tmp_V_36' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_2 : Operation 60 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_36)" [kernel.cpp:3858]   --->   Operation 60 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_2 : Operation 61 [1/1] (0.85ns)   --->   "store i192 %tmp_V_36, i192* %tmp_V_34" [kernel.cpp:3857]   --->   Operation 61 'store' <Predicate = true> <Delay = 0.85>

State 3 <SV = 2> <Delay = 2.62>
ST_3 : Operation 62 [1/1] (1.31ns)   --->   "%tmp_V_37 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:3859]   --->   Operation 62 'read' 'tmp_V_37' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_3 : Operation 63 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_37)" [kernel.cpp:3860]   --->   Operation 63 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_3 : Operation 64 [1/1] (0.85ns)   --->   "store i192 %tmp_V_37, i192* %tmp_V_33" [kernel.cpp:3859]   --->   Operation 64 'store' <Predicate = true> <Delay = 0.85>

State 4 <SV = 3> <Delay = 2.62>
ST_4 : Operation 65 [1/1] (1.31ns)   --->   "%tmp_V_46 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:3861]   --->   Operation 65 'read' 'tmp_V_46' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_4 : Operation 66 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_46)" [kernel.cpp:3862]   --->   Operation 66 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%LAYER_BATCH_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %tmp_V_46, i32 160, i32 191)" [kernel.cpp:3866]   --->   Operation 67 'partselect' 'LAYER_BATCH_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.85ns)   --->   "store i192 %tmp_V_46, i192* %tmp_V" [kernel.cpp:3861]   --->   Operation 68 'store' <Predicate = true> <Delay = 0.85>

State 5 <SV = 4> <Delay = 2.62>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %fifo_config_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %fifo_config_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_cout_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_cin_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.31ns)   --->   "%tmp_V_39 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:3863]   --->   Operation 73 'read' 'tmp_V_39' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_5 : Operation 74 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_39)" [kernel.cpp:3864]   --->   Operation 74 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_5 : Operation 75 [1/1] (0.85ns)   --->   "br label %.backedge" [kernel.cpp:3870]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.85>

State 6 <SV = 5> <Delay = 2.62>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%i_op_assign = phi i32 [ 0, %0 ], [ %newSel13, %._crit_edge1156_ifconv ]" [kernel.cpp:3987]   --->   Operation 76 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%out_num_iter = phi i32 [ 0, %0 ], [ %newSel16, %._crit_edge1156_ifconv ]" [kernel.cpp:3987]   --->   Operation 77 'phi' 'out_num_iter' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%in_h_iter = phi i32 [ 0, %0 ], [ %newSel19, %._crit_edge1156_ifconv ]" [kernel.cpp:3987]   --->   Operation 78 'phi' 'in_h_iter' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%in_w_iter = phi i32 [ 0, %0 ], [ %newSel22, %._crit_edge1156_ifconv ]" [kernel.cpp:3987]   --->   Operation 79 'phi' 'in_w_iter' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%layer_iter = phi i32 [ 0, %0 ], [ %newSel24, %._crit_edge1156_ifconv ]" [kernel.cpp:3991]   --->   Operation 80 'phi' 'layer_iter' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%layer_start = phi i1 [ false, %0 ], [ %layer_start_be, %._crit_edge1156_ifconv ]" [kernel.cpp:3981]   --->   Operation 81 'phi' 'layer_start' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%done = phi i1 [ false, %0 ], [ %done_be, %._crit_edge1156_ifconv ]" [kernel.cpp:3991]   --->   Operation 82 'phi' 'done' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %done, label %10, label %1" [kernel.cpp:3870]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.85ns)   --->   "br i1 %layer_start, label %2, label %._crit_edge" [kernel.cpp:3872]   --->   Operation 84 'br' <Predicate = (!done)> <Delay = 0.85>
ST_6 : Operation 85 [1/1] (1.31ns)   --->   "%tmp_V_40 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:3873]   --->   Operation 85 'read' 'tmp_V_40' <Predicate = (!done & layer_start)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_6 : Operation 86 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_40)" [kernel.cpp:3874]   --->   Operation 86 'write' <Predicate = (!done & layer_start)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:4000]   --->   Operation 87 'ret' <Predicate = (done)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.62>
ST_7 : Operation 88 [1/1] (1.31ns)   --->   "%tmp_V_41 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:3875]   --->   Operation 88 'read' 'tmp_V_41' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_7 : Operation 89 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_41)" [kernel.cpp:3876]   --->   Operation 89 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_7 : Operation 90 [1/1] (0.85ns)   --->   "store i192 %tmp_V_41, i192* %tmp_V_34" [kernel.cpp:3875]   --->   Operation 90 'store' <Predicate = true> <Delay = 0.85>

State 8 <SV = 7> <Delay = 2.62>
ST_8 : Operation 91 [1/1] (1.31ns)   --->   "%tmp_V_42 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:3877]   --->   Operation 91 'read' 'tmp_V_42' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_8 : Operation 92 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_42)" [kernel.cpp:3878]   --->   Operation 92 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_8 : Operation 93 [1/1] (0.85ns)   --->   "store i192 %tmp_V_42, i192* %tmp_V_33" [kernel.cpp:3877]   --->   Operation 93 'store' <Predicate = true> <Delay = 0.85>

State 9 <SV = 8> <Delay = 2.62>
ST_9 : Operation 94 [1/1] (1.31ns)   --->   "%tmp_V_43 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:3879]   --->   Operation 94 'read' 'tmp_V_43' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_9 : Operation 95 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_43)" [kernel.cpp:3880]   --->   Operation 95 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_9 : Operation 96 [1/1] (0.85ns)   --->   "store i192 %tmp_V_43, i192* %tmp_V" [kernel.cpp:3879]   --->   Operation 96 'store' <Predicate = true> <Delay = 0.85>

State 10 <SV = 9> <Delay = 2.62>
ST_10 : Operation 97 [1/1] (1.31ns)   --->   "%tmp_V_44 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:3881]   --->   Operation 97 'read' 'tmp_V_44' <Predicate = (layer_start)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_10 : Operation 98 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_44)" [kernel.cpp:3882]   --->   Operation 98 'write' <Predicate = (layer_start)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_10 : Operation 99 [1/1] (0.85ns)   --->   "br label %._crit_edge" [kernel.cpp:3885]   --->   Operation 99 'br' <Predicate = (layer_start)> <Delay = 0.85>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%layer_start_1 = phi i1 [ false, %2 ], [ %layer_start, %1 ]" [kernel.cpp:3981]   --->   Operation 100 'phi' 'layer_start_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%p_Val2_9 = load i192* %tmp_V" [kernel.cpp:3933]   --->   Operation 101 'load' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%p_Val2_8 = load i192* %tmp_V_33"   --->   Operation 102 'load' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%p_Val2_7 = load i192* %tmp_V_34" [kernel.cpp:3896]   --->   Operation 103 'load' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%LAYER_IN_NUM_V = trunc i192 %p_Val2_7 to i32" [kernel.cpp:3896]   --->   Operation 104 'trunc' 'LAYER_IN_NUM_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%LAYER_OUT_NUM_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_7, i32 32, i32 63)" [kernel.cpp:3897]   --->   Operation 105 'partselect' 'LAYER_OUT_NUM_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%LAYER_IN_H_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_7, i32 64, i32 95)" [kernel.cpp:3898]   --->   Operation 106 'partselect' 'LAYER_IN_H_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%LAYER_IN_W_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_7, i32 96, i32 127)" [kernel.cpp:3899]   --->   Operation 107 'partselect' 'LAYER_IN_W_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%STRIDE_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_8, i32 160, i32 191)" [kernel.cpp:3909]   --->   Operation 108 'partselect' 'STRIDE_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%LAYER_IN_NUM_T_V = call i16 @_ssdm_op_PartSelect.i16.i192.i32.i32(i192 %p_Val2_9, i32 64, i32 79)" [kernel.cpp:3913]   --->   Operation 109 'partselect' 'LAYER_IN_NUM_T_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%LAYER_OUT_NUM_T_V = call i16 @_ssdm_op_PartSelect.i16.i192.i32.i32(i192 %p_Val2_9, i32 80, i32 95)" [kernel.cpp:3914]   --->   Operation 110 'partselect' 'LAYER_OUT_NUM_T_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%LAYER_IN_H_T_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_9, i32 96, i32 127)" [kernel.cpp:3915]   --->   Operation 111 'partselect' 'LAYER_IN_H_T_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%LAYER_IN_W_T_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_9, i32 128, i32 159)" [kernel.cpp:3916]   --->   Operation 112 'partselect' 'LAYER_IN_W_T_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %p_Val2_9, i32 6)" [kernel.cpp:3933]   --->   Operation 113 'bitselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 %tmp_273, i6 0)" [kernel.cpp:3924]   --->   Operation 114 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_262 = call i2 @_ssdm_op_PartSelect.i2.i192.i32.i32(i192 %p_Val2_9, i32 1, i32 2)" [kernel.cpp:3933]   --->   Operation 115 'partselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_113 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_262, i1 false)" [kernel.cpp:3931]   --->   Operation 116 'bitconcatenate' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.67ns)   --->   "%max_pool = icmp eq i3 %tmp_113, 0" [kernel.cpp:3931]   --->   Operation 117 'icmp' 'max_pool' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_274 = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %p_Val2_9, i32 5)" [kernel.cpp:3933]   --->   Operation 118 'bitselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %tmp_274, label %7, label %3" [kernel.cpp:3933]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.86ns)   --->   "%tmp_114 = icmp ne i7 %tmp_s, 0" [kernel.cpp:3936]   --->   Operation 120 'icmp' 'tmp_114' <Predicate = (!tmp_274)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (1.26ns)   --->   "%tmp_115 = icmp eq i32 %out_num_iter, 0" [kernel.cpp:3936]   --->   Operation 121 'icmp' 'tmp_115' <Predicate = (!tmp_274)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.48ns)   --->   "%or_cond_41 = and i1 %tmp_114, %tmp_115" [kernel.cpp:3936]   --->   Operation 122 'and' 'or_cond_41' <Predicate = (!tmp_274)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %or_cond_41, label %._crit_edge1157, label %4" [kernel.cpp:3936]   --->   Operation 123 'br' <Predicate = (!tmp_274)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.86ns)   --->   "%tmp_118 = icmp eq i7 %tmp_s, 0" [kernel.cpp:3936]   --->   Operation 124 'icmp' 'tmp_118' <Predicate = (!tmp_274 & !or_cond_41)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %tmp_118, label %5, label %.loopexit" [kernel.cpp:3936]   --->   Operation 125 'br' <Predicate = (!tmp_274 & !or_cond_41)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%lhs_V = zext i32 %i_op_assign to i33" [kernel.cpp:3936]   --->   Operation 126 'zext' 'lhs_V' <Predicate = (!tmp_274 & !or_cond_41 & tmp_118)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%rhs_V = zext i16 %LAYER_IN_NUM_T_V to i33" [kernel.cpp:3936]   --->   Operation 127 'zext' 'rhs_V' <Predicate = (!tmp_274 & !or_cond_41 & tmp_118)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (1.51ns)   --->   "%ret_V_14 = add i33 %lhs_V, %rhs_V" [kernel.cpp:3936]   --->   Operation 128 'add' 'ret_V_14' <Predicate = (!tmp_274 & !or_cond_41 & tmp_118)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tmp_117)   --->   "%tmp_275 = trunc i32 %out_num_iter to i3" [kernel.cpp:3987]   --->   Operation 129 'trunc' 'tmp_275' <Predicate = (tmp_274)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node tmp_117)   --->   "%tmp_263 = or i3 %tmp_275, %tmp_113" [kernel.cpp:3987]   --->   Operation 130 'or' 'tmp_263' <Predicate = (tmp_274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node tmp_117)   --->   "%tmp_264 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %out_num_iter, i32 3, i32 31)" [kernel.cpp:3987]   --->   Operation 131 'partselect' 'tmp_264' <Predicate = (tmp_274)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node tmp_117)   --->   "%tmp_116 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_264, i3 %tmp_263)" [kernel.cpp:3969]   --->   Operation 132 'bitconcatenate' 'tmp_116' <Predicate = (tmp_274)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (1.26ns) (out node of the LUT)   --->   "%tmp_117 = icmp eq i32 %tmp_116, 0" [kernel.cpp:3969]   --->   Operation 133 'icmp' 'tmp_117' <Predicate = (tmp_274)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %tmp_117, label %._crit_edge1162, label %8" [kernel.cpp:3969]   --->   Operation 134 'br' <Predicate = (tmp_274)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %max_pool, label %._crit_edge1163, label %9" [kernel.cpp:3969]   --->   Operation 135 'br' <Predicate = (tmp_274 & !tmp_117)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%lhs_V_3 = zext i32 %i_op_assign to i33" [kernel.cpp:3969]   --->   Operation 136 'zext' 'lhs_V_3' <Predicate = (tmp_274 & !tmp_117 & !max_pool)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%rhs_V_3 = zext i16 %LAYER_IN_NUM_T_V to i33" [kernel.cpp:3969]   --->   Operation 137 'zext' 'rhs_V_3' <Predicate = (tmp_274 & !tmp_117 & !max_pool)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (1.51ns)   --->   "%ret_V_13 = add i33 %lhs_V_3, %rhs_V_3" [kernel.cpp:3969]   --->   Operation 138 'add' 'ret_V_13' <Predicate = (tmp_274 & !tmp_117 & !max_pool)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.13>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_119 = zext i32 %LAYER_IN_NUM_V to i33" [kernel.cpp:3936]   --->   Operation 139 'zext' 'tmp_119' <Predicate = (!or_cond_41)> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (1.26ns)   --->   "%tmp_120 = icmp ult i33 %ret_V_14, %tmp_119" [kernel.cpp:3936]   --->   Operation 140 'icmp' 'tmp_120' <Predicate = (!or_cond_41)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %tmp_120, label %.loopexit, label %._crit_edge1157" [kernel.cpp:3936]   --->   Operation 141 'br' <Predicate = (!or_cond_41)> <Delay = 0.00>
ST_11 : Operation 142 [36/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 142 'udiv' 'ret_V_17' <Predicate = (!tmp_120) | (or_cond_41)> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [36/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 143 'udiv' 'ret_V_18' <Predicate = (!tmp_120) | (or_cond_41)> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%ret_V = call i13 @_ssdm_op_PartSelect.i13.i192.i32.i32(i192 %p_Val2_9, i32 83, i32 95)" [kernel.cpp:3958]   --->   Operation 144 'partselect' 'ret_V' <Predicate = (!tmp_120) | (or_cond_41)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.13>
ST_12 : Operation 145 [35/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 145 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [35/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 146 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.13>
ST_13 : Operation 147 [34/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 147 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [34/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 148 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.13>
ST_14 : Operation 149 [33/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 149 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [33/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 150 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.13>
ST_15 : Operation 151 [32/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 151 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 152 [32/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 152 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.13>
ST_16 : Operation 153 [31/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 153 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 154 [31/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 154 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.13>
ST_17 : Operation 155 [30/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 155 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 156 [30/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 156 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.13>
ST_18 : Operation 157 [29/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 157 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 158 [29/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 158 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.13>
ST_19 : Operation 159 [28/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 159 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 160 [28/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 160 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.13>
ST_20 : Operation 161 [27/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 161 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 162 [27/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 162 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.13>
ST_21 : Operation 163 [26/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 163 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 164 [26/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 164 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.13>
ST_22 : Operation 165 [25/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 165 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 166 [25/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 166 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.13>
ST_23 : Operation 167 [24/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 167 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 168 [24/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 168 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.13>
ST_24 : Operation 169 [23/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 169 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 170 [23/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 170 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.13>
ST_25 : Operation 171 [22/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 171 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 172 [22/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 172 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.13>
ST_26 : Operation 173 [21/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 173 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 174 [21/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 174 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.13>
ST_27 : Operation 175 [20/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 175 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 176 [20/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 176 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.13>
ST_28 : Operation 177 [19/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 177 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 178 [19/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 178 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.13>
ST_29 : Operation 179 [18/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 179 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 180 [18/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 180 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.13>
ST_30 : Operation 181 [17/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 181 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 182 [17/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 182 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.13>
ST_31 : Operation 183 [16/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 183 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 184 [16/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 184 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.13>
ST_32 : Operation 185 [15/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 185 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 186 [15/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 186 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.13>
ST_33 : Operation 187 [14/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 187 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 188 [14/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 188 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.13>
ST_34 : Operation 189 [13/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 189 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 190 [13/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 190 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.13>
ST_35 : Operation 191 [12/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 191 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 192 [12/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 192 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.13>
ST_36 : Operation 193 [11/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 193 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 194 [11/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 194 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.13>
ST_37 : Operation 195 [10/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 195 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 196 [10/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 196 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.13>
ST_38 : Operation 197 [9/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 197 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 198 [9/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 198 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.13>
ST_39 : Operation 199 [8/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 199 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 200 [8/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 200 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.13>
ST_40 : Operation 201 [7/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 201 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 202 [7/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 202 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.13>
ST_41 : Operation 203 [6/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 203 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 204 [6/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 204 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.13>
ST_42 : Operation 205 [5/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 205 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 206 [5/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 206 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.13>
ST_43 : Operation 207 [4/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 207 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 208 [4/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 208 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.13>
ST_44 : Operation 209 [3/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 209 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 210 [3/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 210 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.13>
ST_45 : Operation 211 [2/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 211 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 212 [2/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 212 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.13>
ST_46 : Operation 213 [1/36] (2.13ns)   --->   "%ret_V_17 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:3942]   --->   Operation 213 'udiv' 'ret_V_17' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 214 [1/36] (2.13ns)   --->   "%ret_V_18 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:3943]   --->   Operation 214 'udiv' 'ret_V_18' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_123 = zext i13 %ret_V to i32" [kernel.cpp:3958]   --->   Operation 215 'zext' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 216 [1/1] (0.85ns)   --->   "br label %6" [kernel.cpp:3945]   --->   Operation 216 'br' <Predicate = true> <Delay = 0.85>

State 47 <SV = 46> <Delay = 3.64>
ST_47 : Operation 217 [1/1] (0.00ns)   --->   "%o = phi i32 [ 0, %._crit_edge1157 ], [ %o_3, %_ifconv ]" [kernel.cpp:3952]   --->   Operation 217 'phi' 'o' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 218 [1/1] (0.00ns)   --->   "%h = phi i32 [ 0, %._crit_edge1157 ], [ %h_2, %_ifconv ]" [kernel.cpp:3954]   --->   Operation 218 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 219 [1/1] (0.00ns)   --->   "%w = phi i32 [ 0, %._crit_edge1157 ], [ %w_1, %_ifconv ]" [kernel.cpp:3952]   --->   Operation 219 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 220 [1/1] (0.00ns)   --->   "%done1 = phi i1 [ false, %._crit_edge1157 ], [ %done1_3, %_ifconv ]" [kernel.cpp:3955]   --->   Operation 220 'phi' 'done1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 221 [1/1] (0.00ns)   --->   "br i1 %done1, label %.loopexit.loopexit, label %_ifconv" [kernel.cpp:3945]   --->   Operation 221 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 222 [1/1] (1.51ns)   --->   "%w_4 = add nsw i32 %w, 1" [kernel.cpp:3951]   --->   Operation 222 'add' 'w_4' <Predicate = (!done1)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 223 [1/1] (1.26ns)   --->   "%tmp_125 = icmp eq i32 %w_4, %ret_V_17" [kernel.cpp:3952]   --->   Operation 223 'icmp' 'tmp_125' <Predicate = (!done1)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 224 [1/1] (1.51ns)   --->   "%h_4 = add nsw i32 %h, 1" [kernel.cpp:3954]   --->   Operation 224 'add' 'h_4' <Predicate = (!done1)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 225 [1/1] (0.87ns)   --->   "%w_1 = select i1 %tmp_125, i32 0, i32 %w_4" [kernel.cpp:3952]   --->   Operation 225 'select' 'w_1' <Predicate = (!done1)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.12>
ST_48 : Operation 226 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str48)" [kernel.cpp:3945]   --->   Operation 226 'specregionbegin' 'tmp' <Predicate = (!done1)> <Delay = 0.00>
ST_48 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [kernel.cpp:3946]   --->   Operation 227 'specpipeline' <Predicate = (!done1)> <Delay = 0.00>
ST_48 : Operation 228 [1/1] (1.31ns)   --->   "%tmp_V_45 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %fifo_cin_V_V)" [kernel.cpp:3947]   --->   Operation 228 'read' 'tmp_V_45' <Predicate = (!done1)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_48 : Operation 229 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %fifo_cout_V_V, i256 %tmp_V_45)" [kernel.cpp:3948]   --->   Operation 229 'write' <Predicate = (!done1)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_48 : Operation 230 [1/1] (1.26ns)   --->   "%tmp_126 = icmp eq i32 %h_4, %ret_V_18" [kernel.cpp:3955]   --->   Operation 230 'icmp' 'tmp_126' <Predicate = (!done1)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 231 [1/1] (1.51ns)   --->   "%o_5 = add nsw i32 %o, 1" [kernel.cpp:3957]   --->   Operation 231 'add' 'o_5' <Predicate = (!done1)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 232 [1/1] (1.26ns)   --->   "%tmp_129 = icmp eq i32 %o_5, %tmp_123" [kernel.cpp:3958]   --->   Operation 232 'icmp' 'tmp_129' <Predicate = (!done1)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node o_3)   --->   "%p_s = select i1 %tmp_129, i32 0, i32 %o_5" [kernel.cpp:3958]   --->   Operation 233 'select' 'p_s' <Predicate = (!done1 & tmp_125)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 234 [1/1] (0.48ns)   --->   "%sel_tmp = and i1 %tmp_125, %tmp_126" [kernel.cpp:3955]   --->   Operation 234 'and' 'sel_tmp' <Predicate = (!done1)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node o_3)   --->   "%sel_tmp1 = select i1 %sel_tmp, i32 %p_s, i32 %o" [kernel.cpp:3955]   --->   Operation 235 'select' 'sel_tmp1' <Predicate = (!done1 & tmp_125)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 236 [1/1] (0.87ns) (out node of the LUT)   --->   "%o_3 = select i1 %tmp_125, i32 %sel_tmp1, i32 %o" [kernel.cpp:3952]   --->   Operation 236 'select' 'o_3' <Predicate = (!done1)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node h_2)   --->   "%sel_tmp5 = select i1 %sel_tmp, i32 0, i32 %h_4" [kernel.cpp:3954]   --->   Operation 237 'select' 'sel_tmp5' <Predicate = (!done1 & tmp_125)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 238 [1/1] (0.87ns) (out node of the LUT)   --->   "%h_2 = select i1 %tmp_125, i32 %sel_tmp5, i32 %h" [kernel.cpp:3954]   --->   Operation 238 'select' 'h_2' <Predicate = (!done1)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 239 [1/1] (0.48ns)   --->   "%done1_3 = and i1 %sel_tmp, %tmp_129" [kernel.cpp:3955]   --->   Operation 239 'and' 'done1_3' <Predicate = (!done1)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 240 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str48, i32 %tmp)" [kernel.cpp:3964]   --->   Operation 240 'specregionend' 'empty' <Predicate = (!done1)> <Delay = 0.00>
ST_48 : Operation 241 [1/1] (0.00ns)   --->   "br label %6" [kernel.cpp:3964]   --->   Operation 241 'br' <Predicate = (!done1)> <Delay = 0.00>

State 49 <SV = 47> <Delay = 1.51>
ST_49 : Operation 242 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 242 'br' <Predicate = (!tmp_274 & tmp_118 & !tmp_120) | (!tmp_274 & or_cond_41)> <Delay = 0.00>
ST_49 : Operation 243 [1/1] (0.00ns)   --->   "br label %._crit_edge1156_ifconv" [kernel.cpp:3966]   --->   Operation 243 'br' <Predicate = (!tmp_274)> <Delay = 0.00>
ST_49 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_127 = zext i16 %LAYER_IN_NUM_T_V to i32" [kernel.cpp:3977]   --->   Operation 244 'zext' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 245 [1/1] (1.51ns)   --->   "%in_num_iter = add i32 %tmp_127, %i_op_assign" [kernel.cpp:3977]   --->   Operation 245 'add' 'in_num_iter' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 246 [1/1] (1.51ns)   --->   "%in_h_iter_2 = add i32 %in_h_iter, %LAYER_IN_H_T_V" [kernel.cpp:3980]   --->   Operation 246 'add' 'in_h_iter_2' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 247 [1/1] (1.51ns)   --->   "%in_w_iter_2 = add i32 %in_w_iter, %LAYER_IN_W_T_V" [kernel.cpp:3983]   --->   Operation 247 'add' 'in_w_iter_2' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_132 = zext i16 %LAYER_OUT_NUM_T_V to i32" [kernel.cpp:3986]   --->   Operation 248 'zext' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 249 [1/1] (1.51ns)   --->   "%out_num_iter_2 = add i32 %tmp_132, %out_num_iter" [kernel.cpp:3986]   --->   Operation 249 'add' 'out_num_iter_2' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 10> <Delay = 1.49>
ST_50 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_121 = zext i32 %LAYER_IN_NUM_V to i33" [kernel.cpp:3969]   --->   Operation 250 'zext' 'tmp_121' <Predicate = (!tmp_117)> <Delay = 0.00>
ST_50 : Operation 251 [1/1] (1.26ns)   --->   "%tmp_122 = icmp ult i33 %ret_V_13, %tmp_121" [kernel.cpp:3969]   --->   Operation 251 'icmp' 'tmp_122' <Predicate = (!tmp_117)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 252 [1/1] (0.00ns)   --->   "br i1 %tmp_122, label %._crit_edge1163, label %._crit_edge1162" [kernel.cpp:3969]   --->   Operation 252 'br' <Predicate = (!tmp_117)> <Delay = 0.00>
ST_50 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_276 = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %p_Val2_9, i32 5)" [kernel.cpp:3970]   --->   Operation 253 'bitselect' 'tmp_276' <Predicate = (!tmp_122) | (tmp_117)> <Delay = 0.00>
ST_50 : Operation 254 [2/2] (1.49ns)   --->   "call fastcc void @maxpool_w2(i256* %fifo_cin_V_V, i256* %fifo_cout_V_V, i32 %STRIDE_V, i1 zeroext %tmp_276, i16 %LAYER_OUT_NUM_T_V, i32 %LAYER_IN_H_T_V)" [kernel.cpp:3970]   --->   Operation 254 'call' <Predicate = (!tmp_122) | (tmp_117)> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 11> <Delay = 0.00>
ST_51 : Operation 255 [1/2] (0.00ns)   --->   "call fastcc void @maxpool_w2(i256* %fifo_cin_V_V, i256* %fifo_cout_V_V, i32 %STRIDE_V, i1 zeroext %tmp_276, i16 %LAYER_OUT_NUM_T_V, i32 %LAYER_IN_H_T_V)" [kernel.cpp:3970]   --->   Operation 255 'call' <Predicate = (!max_pool & !tmp_122) | (tmp_117)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 256 [1/1] (0.00ns)   --->   "br label %._crit_edge1163" [kernel.cpp:3971]   --->   Operation 256 'br' <Predicate = (!max_pool & !tmp_122) | (tmp_117)> <Delay = 0.00>
ST_51 : Operation 257 [1/1] (0.00ns)   --->   "br label %._crit_edge1156_ifconv" [kernel.cpp:3972]   --->   Operation 257 'br' <Predicate = true> <Delay = 0.00>

State 52 <SV = 48> <Delay = 2.23>
ST_52 : Operation 258 [1/1] (1.26ns)   --->   "%tmp_128 = icmp ult i32 %in_num_iter, %LAYER_IN_NUM_V" [kernel.cpp:3978]   --->   Operation 258 'icmp' 'tmp_128' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 259 [1/1] (1.26ns)   --->   "%tmp_130 = icmp ult i32 %in_h_iter_2, %LAYER_IN_H_V" [kernel.cpp:3981]   --->   Operation 259 'icmp' 'tmp_130' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 260 [1/1] (1.26ns)   --->   "%tmp_131 = icmp ult i32 %in_w_iter_2, %LAYER_IN_W_V" [kernel.cpp:3984]   --->   Operation 260 'icmp' 'tmp_131' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 261 [1/1] (1.26ns)   --->   "%tmp_133 = icmp ult i32 %out_num_iter_2, %LAYER_OUT_NUM_V" [kernel.cpp:3987]   --->   Operation 261 'icmp' 'tmp_133' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 262 [1/1] (1.51ns)   --->   "%layer_iter_2 = add i32 %layer_iter, 1" [kernel.cpp:3989]   --->   Operation 262 'add' 'layer_iter_2' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 263 [1/1] (0.48ns)   --->   "%sel_tmp22_demorgan = or i1 %tmp_128, %tmp_130" [kernel.cpp:3981]   --->   Operation 263 'or' 'sel_tmp22_demorgan' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 264 [1/1] (0.48ns)   --->   "%sel_tmp29_demorgan = or i1 %sel_tmp22_demorgan, %tmp_131" [kernel.cpp:3984]   --->   Operation 264 'or' 'sel_tmp29_demorgan' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 49> <Delay = 2.32>
ST_53 : Operation 265 [1/1] (1.26ns)   --->   "%tmp_134 = icmp eq i32 %layer_iter_2, %LAYER_BATCH_V" [kernel.cpp:3991]   --->   Operation 265 'icmp' 'tmp_134' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 266 [1/1] (0.48ns)   --->   "%sel_tmp14 = xor i1 %tmp_128, true" [kernel.cpp:3978]   --->   Operation 266 'xor' 'sel_tmp14' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 267 [1/1] (0.48ns)   --->   "%sel_tmp15 = and i1 %tmp_130, %sel_tmp14" [kernel.cpp:3981]   --->   Operation 267 'and' 'sel_tmp15' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp16 = xor i1 %sel_tmp22_demorgan, true" [kernel.cpp:3981]   --->   Operation 268 'xor' 'sel_tmp16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp17 = and i1 %tmp_131, %sel_tmp16" [kernel.cpp:3984]   --->   Operation 269 'and' 'sel_tmp17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%sel_tmp18 = xor i1 %sel_tmp29_demorgan, true" [kernel.cpp:3984]   --->   Operation 270 'xor' 'sel_tmp18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 271 [1/1] (0.48ns) (out node of the LUT)   --->   "%sel_tmp19 = and i1 %tmp_133, %sel_tmp18" [kernel.cpp:3987]   --->   Operation 271 'and' 'sel_tmp19' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 272 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp19, %sel_tmp17" [kernel.cpp:3987]   --->   Operation 272 'or' 'or_cond' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%or_cond3 = or i1 %sel_tmp15, %tmp_128" [kernel.cpp:3981]   --->   Operation 273 'or' 'or_cond3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node newSel13)   --->   "%tmp_265 = or i1 %or_cond, %sel_tmp15" [kernel.cpp:3987]   --->   Operation 274 'or' 'tmp_265' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node newSel13)   --->   "%newSel = select i1 %tmp_265, i32 0, i32 %in_num_iter" [kernel.cpp:3987]   --->   Operation 275 'select' 'newSel' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 276 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_cond4 = or i1 %or_cond, %or_cond3" [kernel.cpp:3987]   --->   Operation 276 'or' 'or_cond4' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 277 [1/1] (0.87ns) (out node of the LUT)   --->   "%newSel13 = select i1 %or_cond4, i32 %newSel, i32 0" [kernel.cpp:3987]   --->   Operation 277 'select' 'newSel13' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node newSel16)   --->   "%newSel14 = select i1 %sel_tmp19, i32 %out_num_iter_2, i32 %out_num_iter" [kernel.cpp:3987]   --->   Operation 278 'select' 'newSel14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node newSel16)   --->   "%newSel15 = select i1 %or_cond, i32 %newSel14, i32 %out_num_iter" [kernel.cpp:3987]   --->   Operation 279 'select' 'newSel15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 280 [1/1] (0.87ns) (out node of the LUT)   --->   "%newSel16 = select i1 %or_cond4, i32 %newSel15, i32 0" [kernel.cpp:3987]   --->   Operation 280 'select' 'newSel16' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node newSel19)   --->   "%newSel17 = select i1 %sel_tmp15, i32 %in_h_iter_2, i32 %in_h_iter" [kernel.cpp:3981]   --->   Operation 281 'select' 'newSel17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node newSel19)   --->   "%newSel18 = select i1 %or_cond, i32 0, i32 %newSel17" [kernel.cpp:3987]   --->   Operation 282 'select' 'newSel18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 283 [1/1] (0.87ns) (out node of the LUT)   --->   "%newSel19 = select i1 %or_cond4, i32 %newSel18, i32 0" [kernel.cpp:3987]   --->   Operation 283 'select' 'newSel19' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node newSel22)   --->   "%newSel20 = select i1 %sel_tmp19, i32 0, i32 %in_w_iter_2" [kernel.cpp:3987]   --->   Operation 284 'select' 'newSel20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node newSel22)   --->   "%newSel21 = select i1 %or_cond, i32 %newSel20, i32 %in_w_iter" [kernel.cpp:3987]   --->   Operation 285 'select' 'newSel21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 286 [1/1] (0.87ns) (out node of the LUT)   --->   "%newSel22 = select i1 %or_cond4, i32 %newSel21, i32 0" [kernel.cpp:3987]   --->   Operation 286 'select' 'newSel22' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node newSel24)   --->   "%newSel23 = select i1 %tmp_134, i32 0, i32 %layer_iter_2" [kernel.cpp:3991]   --->   Operation 287 'select' 'newSel23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 288 [1/1] (0.87ns) (out node of the LUT)   --->   "%newSel24 = select i1 %or_cond4, i32 %layer_iter, i32 %newSel23" [kernel.cpp:3991]   --->   Operation 288 'select' 'newSel24' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node layer_start_be)   --->   "%sel_tmp20 = xor i1 %sel_tmp15, %sel_tmp14" [kernel.cpp:3981]   --->   Operation 289 'xor' 'sel_tmp20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node tmp131)   --->   "%tmp_131_not = xor i1 %tmp_131, true" [kernel.cpp:3984]   --->   Operation 290 'xor' 'tmp_131_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node tmp131)   --->   "%not_sel_tmp = or i1 %sel_tmp22_demorgan, %tmp_131_not" [kernel.cpp:3981]   --->   Operation 291 'or' 'not_sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node tmp131)   --->   "%tmp_133_not = xor i1 %tmp_133, true" [kernel.cpp:3987]   --->   Operation 292 'xor' 'tmp_133_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node tmp131)   --->   "%not_sel_tmp5 = or i1 %sel_tmp29_demorgan, %tmp_133_not" [kernel.cpp:3984]   --->   Operation 293 'or' 'not_sel_tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 294 [1/1] (0.48ns) (out node of the LUT)   --->   "%tmp131 = and i1 %not_sel_tmp, %not_sel_tmp5" [kernel.cpp:3981]   --->   Operation 294 'and' 'tmp131' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node layer_start_be)   --->   "%sel_tmp21 = and i1 %tmp131, %sel_tmp20" [kernel.cpp:3981]   --->   Operation 295 'and' 'sel_tmp21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 296 [1/1] (0.48ns) (out node of the LUT)   --->   "%layer_start_be = or i1 %layer_start_1, %sel_tmp21" [kernel.cpp:3981]   --->   Operation 296 'or' 'layer_start_be' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node done_be)   --->   "%tmp_130_not = xor i1 %tmp_130, true" [kernel.cpp:3991]   --->   Operation 297 'xor' 'tmp_130_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node done_be)   --->   "%not_sel_tmp6 = or i1 %tmp_128, %tmp_130_not" [kernel.cpp:3991]   --->   Operation 298 'or' 'not_sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node done_be)   --->   "%tmp132 = and i1 %tmp_134, %sel_tmp14" [kernel.cpp:3991]   --->   Operation 299 'and' 'tmp132' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node done_be)   --->   "%tmp133 = and i1 %tmp131, %not_sel_tmp6" [kernel.cpp:3991]   --->   Operation 300 'and' 'tmp133' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 301 [1/1] (0.48ns) (out node of the LUT)   --->   "%done_be = and i1 %tmp133, %tmp132" [kernel.cpp:3991]   --->   Operation 301 'and' 'done_be' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 302 [1/1] (0.00ns)   --->   "br label %.backedge"   --->   Operation 302 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 2.62ns
The critical path consists of the following:
	fifo read on port 'fifo_config_in_V_V' (kernel.cpp:3855) [12]  (1.31 ns)
	fifo write on port 'fifo_config_out_V_V' (kernel.cpp:3856) [13]  (1.31 ns)

 <State 2>: 2.62ns
The critical path consists of the following:
	fifo read on port 'fifo_config_in_V_V' (kernel.cpp:3857) [14]  (1.31 ns)
	fifo write on port 'fifo_config_out_V_V' (kernel.cpp:3858) [15]  (1.31 ns)

 <State 3>: 2.62ns
The critical path consists of the following:
	fifo read on port 'fifo_config_in_V_V' (kernel.cpp:3859) [16]  (1.31 ns)
	fifo write on port 'fifo_config_out_V_V' (kernel.cpp:3860) [17]  (1.31 ns)

 <State 4>: 2.62ns
The critical path consists of the following:
	fifo read on port 'fifo_config_in_V_V' (kernel.cpp:3861) [18]  (1.31 ns)
	fifo write on port 'fifo_config_out_V_V' (kernel.cpp:3862) [19]  (1.31 ns)

 <State 5>: 2.62ns
The critical path consists of the following:
	fifo read on port 'fifo_config_in_V_V' (kernel.cpp:3863) [20]  (1.31 ns)
	fifo write on port 'fifo_config_out_V_V' (kernel.cpp:3864) [21]  (1.31 ns)

 <State 6>: 2.62ns
The critical path consists of the following:
	fifo read on port 'fifo_config_in_V_V' (kernel.cpp:3873) [39]  (1.31 ns)
	fifo write on port 'fifo_config_out_V_V' (kernel.cpp:3874) [40]  (1.31 ns)

 <State 7>: 2.62ns
The critical path consists of the following:
	fifo read on port 'fifo_config_in_V_V' (kernel.cpp:3875) [41]  (1.31 ns)
	fifo write on port 'fifo_config_out_V_V' (kernel.cpp:3876) [42]  (1.31 ns)

 <State 8>: 2.62ns
The critical path consists of the following:
	fifo read on port 'fifo_config_in_V_V' (kernel.cpp:3877) [43]  (1.31 ns)
	fifo write on port 'fifo_config_out_V_V' (kernel.cpp:3878) [44]  (1.31 ns)

 <State 9>: 2.62ns
The critical path consists of the following:
	fifo read on port 'fifo_config_in_V_V' (kernel.cpp:3879) [45]  (1.31 ns)
	fifo write on port 'fifo_config_out_V_V' (kernel.cpp:3880) [46]  (1.31 ns)

 <State 10>: 2.62ns
The critical path consists of the following:
	fifo read on port 'fifo_config_in_V_V' (kernel.cpp:3881) [47]  (1.31 ns)
	fifo write on port 'fifo_config_out_V_V' (kernel.cpp:3882) [48]  (1.31 ns)

 <State 11>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 12>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 13>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 14>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 15>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 16>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 17>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 18>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 19>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 20>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 21>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 22>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 23>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 24>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 25>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 26>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 27>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 28>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 29>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 30>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 31>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 32>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 33>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 34>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 35>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 36>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 37>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 38>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 39>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 40>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 41>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 42>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 43>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 44>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 45>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 46>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:3942) [90]  (2.13 ns)

 <State 47>: 3.64ns
The critical path consists of the following:
	'phi' operation ('w', kernel.cpp:3952) with incoming values : ('w_1', kernel.cpp:3952) [98]  (0 ns)
	'add' operation ('w', kernel.cpp:3951) [106]  (1.51 ns)
	'icmp' operation ('tmp_125', kernel.cpp:3952) [107]  (1.26 ns)
	'select' operation ('w_1', kernel.cpp:3952) [118]  (0.87 ns)

 <State 48>: 4.13ns
The critical path consists of the following:
	'icmp' operation ('tmp_126', kernel.cpp:3955) [109]  (1.26 ns)
	'and' operation ('sel_tmp', kernel.cpp:3955) [113]  (0.485 ns)
	'select' operation ('sel_tmp5', kernel.cpp:3954) [116]  (0 ns)
	'select' operation ('h_2', kernel.cpp:3954) [117]  (0.87 ns)
	'phi' operation ('h', kernel.cpp:3954) with incoming values : ('h_2', kernel.cpp:3954) [97]  (0 ns)
	'add' operation ('h', kernel.cpp:3954) [108]  (1.51 ns)

 <State 49>: 1.51ns
The critical path consists of the following:
	'add' operation ('in_num_iter', kernel.cpp:3977) [150]  (1.51 ns)

 <State 50>: 1.49ns
The critical path consists of the following:
	'call' operation (kernel.cpp:3970) to 'maxpool_w2' [144]  (1.49 ns)

 <State 51>: 0ns
The critical path consists of the following:

 <State 52>: 2.23ns
The critical path consists of the following:
	'icmp' operation ('tmp_128', kernel.cpp:3978) [151]  (1.26 ns)
	'or' operation ('sel_tmp22_demorgan', kernel.cpp:3981) [163]  (0.485 ns)
	'or' operation ('sel_tmp29_demorgan', kernel.cpp:3984) [166]  (0.485 ns)

 <State 53>: 2.33ns
The critical path consists of the following:
	'xor' operation ('sel_tmp14', kernel.cpp:3978) [161]  (0.485 ns)
	'and' operation ('sel_tmp15', kernel.cpp:3981) [162]  (0.485 ns)
	'or' operation ('or_cond3', kernel.cpp:3981) [170]  (0 ns)
	'or' operation ('or_cond4', kernel.cpp:3987) [173]  (0.485 ns)
	'select' operation ('newSel13', kernel.cpp:3987) [174]  (0.87 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
