---
title: Lista funkcji wewnętrznych x86
description: Lista odwołań dla elementów wewnętrznych x64 (AMD64) obsługiwanych przez kompilator języka Microsoft C++ w programie Visual Studio.
ms.date: 02/28/2020
f1_keywords:
- intrin/_addcarry_u16
- intrin/_addcarry_u32
- intrin/_addcarry_u8
- immintrin/_addcarryx_u32
- ammintrin/_andn_u32
- ammintrin/_bextr_u32
- ammintrin/_bextri_u32
- ammintrin/_blcfill_u32
- ammintrin/_blci_u32
- ammintrin/_blcic_u32
- ammintrin/_blcmsk_u32
- ammintrin/_blcs_u32
- ammintrin/_blsfill_u32
- ammintrin/_blsi_u32
- ammintrin/_blsic_u32
- ammintrin/_blsmsk_u32
- ammintrin/_blsr_u32
- immintrin/_bzhi_u32
- intrin/_clac
- immintrin/_fxrstor
- immintrin/_fxsave
- immintrin/_invpcid
- intrin/_lgdt
- immintrin/_load_be_u16
- immintrin/_loadbe_i16
- immintrin/_load_be_u32
- immintrin/_loadbe_i32
- ammintrin/__llwpcb
- ammintrin/__lwpins32
- ammintrin/__lwpval32
- ammintrin/_lzcnt_u32
- intrin/_m_empty
- intrin/_m_femms
- intrin/_m_from_float
- intrin/_m_from_int
- intrin/_m_maskmovq
- intrin/_m_packssdw
- intrin/_m_packsswb
- intrin/_m_packuswb
- intrin/_m_paddb
- intrin/_m_paddd
- intrin/_m_paddsb
- intrin/_m_paddsw
- intrin/_m_paddusb
- intrin/_m_paddusw
- intrin/_m_paddw
- intrin/_m_pand
- intrin/_m_pandn
- intrin/_m_pavgb
- intrin/_m_pavgusb
- intrin/_m_pavgw
- intrin/_m_pcmpeqb
- intrin/_m_pcmpeqd
- intrin/_m_pcmpeqw
- intrin/_m_pcmpgtb
- intrin/_m_pcmpgtd
- intrin/_m_pcmpgtw
- intrin/_m_pextrw
- intrin/_m_pf2id
- intrin/_m_pf2iw
- intrin/_m_pfacc
- intrin/_m_pfadd
- intrin/_m_pfcmpeq
- intrin/_m_pfcmpge
- intrin/_m_pfcmpgt
- intrin/_m_pfmax
- intrin/_m_pfmin
- intrin/_m_pfmul
- intrin/_m_pfnacc
- intrin/_m_pfpnacc
- intrin/_m_pfrcp
- intrin/_m_pfrcpit1
- intrin/_m_pfrcpit2
- intrin/_m_pfrsqit1
- intrin/_m_pfrsqrt
- intrin/_m_pfsub
- intrin/_m_pfsubr
- intrin/_m_pi2fd
- intrin/_m_pi2fw
- intrin/_m_pinsrw
- intrin/_m_pmaddwd
- intrin/_m_pmaxsw
- intrin/_m_pmaxub
- intrin/_m_pminsw
- intrin/_m_pminub
- intrin/_m_pmovmskb
- intrin/_m_pmulhrw
- intrin/_m_pmulhuw
- intrin/_m_pmulhw
- intrin/_m_pmullw
- intrin/_m_por
- intrin/_m_prefetch
- intrin/_m_prefetchw
- intrin/_m_psadbw
- intrin/_m_pshufw
- intrin/_m_pslld
- intrin/_m_pslldi
- intrin/_m_psllq
- intrin/_m_psllqi
- intrin/_m_psllw
- intrin/_m_psllwi
- intrin/_m_psrad
- intrin/_m_psradi
- intrin/_m_psraw
- intrin/_m_psrawi
- intrin/_m_psrld
- intrin/_m_psrldi
- intrin/_m_psrlq
- intrin/_m_psrlqi
- intrin/_m_psrlw
- intrin/_m_psrlwi
- intrin/_m_psubb
- intrin/_m_psubd
- intrin/_m_psubsb
- intrin/_m_psubsw
- intrin/_m_psubusb
- intrin/_m_psubusw
- intrin/_m_psubw
- intrin/_m_pswapd
- intrin/_m_punpckhbw
- intrin/_m_punpckhdq
- intrin/_m_punpckhwd
- intrin/_m_punpcklbw
- intrin/_m_punpckldq
- intrin/_m_punpcklwd
- intrin/_m_pxor
- intrin/_m_to_float
- intrin/_m_to_int
- intrin/_mm_abs_epi16
- intrin/_mm_abs_epi32
- intrin/_mm_abs_epi8
- intrin/_mm_abs_pi16
- intrin/_mm_abs_pi32
- intrin/_mm_abs_pi8
- intrin/_mm_add_epi16
- intrin/_mm_add_epi32
- intrin/_mm_add_epi64
- intrin/_mm_add_epi8
- intrin/_mm_add_pd
- mmintrin/_mm_add_pi8
- mmintrin/_mm_add_pi16
- mmintrin/_mm_add_pi32
- intrin/_mm_add_ps
- intrin/_mm_add_sd
- intrin/_mm_add_si64
- intrin/_mm_add_ss
- intrin/_mm_adds_epi16
- intrin/_mm_adds_epi8
- intrin/_mm_adds_epu16
- intrin/_mm_adds_epu8
- mmintrin/_mm_adds_pi8
- mmintrin/_mm_adds_pi16
- mmintrin/_mm_adds_pu8
- mmintrin/_mm_adds_pu16
- intrin/_mm_addsub_pd
- intrin/_mm_addsub_ps
- immintrin/_mm_aesdec_si128
- immintrin/_mm_aesdeclast_si128
- immintrin/_mm_aesenc_si128
- immintrin/_mm_aesenclast_si128
- immintrin/_mm_aesimc_si128
- immintrin/_mm_aeskeygenassist_si128
- intrin/_mm_alignr_epi8
- intrin/_mm_alignr_pi8
- intrin/_mm_and_pd
- intrin/_mm_and_ps
- mmintrin/_mm_and_si64
- intrin/_mm_and_si128
- intrin/_mm_andnot_pd
- intrin/_mm_andnot_ps
- mmintrin/_mm_andnot_si64
- intrin/_mm_andnot_si128
- intrin/_mm_avg_epu16
- intrin/_mm_avg_epu8
- intrin/_mm_blend_epi16
- immintrin/_mm_blend_epi32
- intrin/_mm_blend_pd
- intrin/_mm_blend_ps
- intrin/_mm_blendv_epi8
- intrin/_mm_blendv_pd
- intrin/_mm_blendv_ps
- immintrin/_mm_broadcast_ss
- immintrin/_mm_broadcastb_epi8
- immintrin/_mm_broadcastd_epi32
- immintrin/_mm_broadcastq_epi64
- immintrin/_mm_broadcastsd_pd
- immintrin/_mm_broadcastss_ps
- immintrin/_mm_broadcastw_epi16
- intrin/_mm_castpd_ps
- intrin/_mm_castpd_si128
- intrin/_mm_castps_pd
- intrin/_mm_castps_si128
- intrin/_mm_castsi128_pd
- intrin/_mm_castsi128_ps
- intrin/_mm_clflush
- immintrin/_mm_clmulepi64_si128
- ammintrin/_mm_cmov_si128
- immintrin/_mm_cmp_pd
- immintrin/_mm_cmp_ps
- immintrin/_mm_cmp_sd
- immintrin/_mm_cmp_ss
- intrin/_mm_cmpeq_epi16
- intrin/_mm_cmpeq_epi32
- intrin/_mm_cmpeq_epi64
- intrin/_mm_cmpeq_epi8
- intrin/_mm_cmpeq_pd
- mmintrin/_mm_cmpeq_pi8
- mmintrin/_mm_cmpeq_pi16
- mmintrin/_mm_cmpeq_pi32
- intrin/_mm_cmpeq_ps
- intrin/_mm_cmpeq_sd
- intrin/_mm_cmpeq_ss
- intrin/_mm_cmpestra
- intrin/_mm_cmpestrc
- intrin/_mm_cmpestri
- intrin/_mm_cmpestrm
- intrin/_mm_cmpestro
- intrin/_mm_cmpestrs
- intrin/_mm_cmpestrz
- intrin/_mm_cmpge_pd
- intrin/_mm_cmpge_ps
- intrin/_mm_cmpge_sd
- intrin/_mm_cmpge_ss
- intrin/_mm_cmpgt_epi16
- intrin/_mm_cmpgt_epi32
- intrin/_mm_cmpgt_epi64
- intrin/_mm_cmpgt_epi8
- mmintrin/_mm_cmpgt_pi8
- mmintrin/_mm_cmpgt_pi16
- mmintrin/_mm_cmpgt_pi32
- intrin/_mm_cmpgt_pd
- intrin/_mm_cmpgt_ps
- intrin/_mm_cmpgt_sd
- intrin/_mm_cmpgt_ss
- intrin/_mm_cmpistra
- intrin/_mm_cmpistrc
- intrin/_mm_cmpistri
- intrin/_mm_cmpistrm
- intrin/_mm_cmpistro
- intrin/_mm_cmpistrs
- intrin/_mm_cmpistrz
- intrin/_mm_cmple_pd
- intrin/_mm_cmple_ps
- intrin/_mm_cmple_sd
- intrin/_mm_cmple_ss
- intrin/_mm_cmplt_epi16
- intrin/_mm_cmplt_epi32
- intrin/_mm_cmplt_epi8
- intrin/_mm_cmplt_pd
- intrin/_mm_cmplt_ps
- intrin/_mm_cmplt_sd
- intrin/_mm_cmplt_ss
- intrin/_mm_cmpneq_pd
- intrin/_mm_cmpneq_ps
- intrin/_mm_cmpneq_sd
- intrin/_mm_cmpneq_ss
- intrin/_mm_cmpnge_pd
- intrin/_mm_cmpnge_ps
- intrin/_mm_cmpnge_sd
- intrin/_mm_cmpnge_ss
- intrin/_mm_cmpngt_pd
- intrin/_mm_cmpngt_ps
- intrin/_mm_cmpngt_sd
- intrin/_mm_cmpngt_ss
- intrin/_mm_cmpnle_pd
- intrin/_mm_cmpnle_ps
- intrin/_mm_cmpnle_sd
- intrin/_mm_cmpnle_ss
- intrin/_mm_cmpnlt_pd
- intrin/_mm_cmpnlt_ps
- intrin/_mm_cmpnlt_sd
- intrin/_mm_cmpnlt_ss
- intrin/_mm_cmpord_pd
- intrin/_mm_cmpord_ps
- intrin/_mm_cmpord_sd
- intrin/_mm_cmpord_ss
- intrin/_mm_cmpunord_pd
- intrin/_mm_cmpunord_ps
- intrin/_mm_cmpunord_sd
- intrin/_mm_cmpunord_ss
- ammintrin/_mm_com_epi16
- ammintrin/_mm_com_epi32
- ammintrin/_mm_com_epi64
- ammintrin/_mm_com_epi8
- ammintrin/_mm_com_epu16
- ammintrin/_mm_com_epu32
- ammintrin/_mm_com_epu64
- ammintrin/_mm_com_epu8
- intrin/_mm_comieq_sd
- intrin/_mm_comieq_ss
- intrin/_mm_comige_sd
- intrin/_mm_comige_ss
- intrin/_mm_comigt_sd
- intrin/_mm_comigt_ss
- intrin/_mm_comile_sd
- intrin/_mm_comile_ss
- intrin/_mm_comilt_sd
- intrin/_mm_comilt_ss
- intrin/_mm_comineq_sd
- intrin/_mm_comineq_ss
- intrin/_mm_crc32_u16
- intrin/_mm_crc32_u32
- intrin/_mm_crc32_u8
- intrin/_mm_cvt_pi2ps
- intrin/_mm_cvt_ps2pi
- intrin/_mm_cvt_si2ss
- intrin/_mm_cvt_ss2si
- intrin/_mm_cvtepi16_epi32
- intrin/_mm_cvtepi16_epi64
- intrin/_mm_cvtepi32_epi64
- intrin/_mm_cvtepi32_pd
- intrin/_mm_cvtepi32_ps
- intrin/_mm_cvtepi8_epi16
- intrin/_mm_cvtepi8_epi32
- intrin/_mm_cvtepi8_epi64
- intrin/_mm_cvtepu16_epi32
- intrin/_mm_cvtepu16_epi64
- intrin/_mm_cvtepu32_epi64
- intrin/_mm_cvtepu8_epi16
- intrin/_mm_cvtepu8_epi32
- intrin/_mm_cvtepu8_epi64
- intrin/_mm_cvtpd_epi32
- intrin/_mm_cvtpd_pi32
- intrin/_mm_cvtpd_ps
- immintrin/_mm_cvtph_ps
- intrin/_mm_cvtpi32_pd
- intrin/_mm_cvtps_epi32
- intrin/_mm_cvtps_pd
- immintrin/_mm_cvtps_ph
- intrin/_mm_cvtsd_f64
- intrin/_mm_cvtsd_si32
- intrin/_mm_cvtsd_ss
- intrin/_mm_cvtsi128_si32
- intrin/_mm_cvtsi32_sd
- intrin/_mm_cvtsi32_si128
- mmintrin/_mm_cvtsi32_si64
- mmintrin/_mm_cvtsi64_si32
- intrin/_mm_cvtss_f32
- intrin/_mm_cvtss_sd
- intrin/_mm_cvtt_ps2pi
- intrin/_mm_cvtt_ss2si
- intrin/_mm_cvttpd_epi32
- intrin/_mm_cvttpd_pi32
- intrin/_mm_cvttps_epi32
- intrin/_mm_cvttsd_si32
- intrin/_mm_div_pd
- intrin/_mm_div_ps
- intrin/_mm_div_sd
- intrin/_mm_div_ss
- intrin/_mm_dp_pd
- intrin/_mm_dp_ps
- mmintrin/_mm_empty
- intrin/_mm_extract_epi16
- intrin/_mm_extract_epi32
- intrin/_mm_extract_epi8
- intrin/_mm_extract_ps
- immintrin/_mm_fmadd_pd
- immintrin/_mm_fmadd_ps
- immintrin/_mm_fmadd_sd
- immintrin/_mm_fmadd_ss
- immintrin/_mm_fmaddsub_pd
- immintrin/_mm_fmaddsub_ps
- immintrin/_mm_fmsub_pd
- immintrin/_mm_fmsub_ps
- immintrin/_mm_fmsub_sd
- immintrin/_mm_fmsub_ss
- immintrin/_mm_fmsubadd_pd
- immintrin/_mm_fmsubadd_ps
- immintrin/_mm_fnmadd_pd
- immintrin/_mm_fnmadd_ps
- immintrin/_mm_fnmadd_sd
- immintrin/_mm_fnmadd_ss
- immintrin/_mm_fnmsub_pd
- immintrin/_mm_fnmsub_ps
- immintrin/_mm_fnmsub_sd
- immintrin/_mm_fnmsub_ss
- ammintrin/_mm_frcz_pd
- ammintrin/_mm_frcz_ps
- ammintrin/_mm_frcz_sd
- ammintrin/_mm_frcz_ss
- intrin/_mm_getcsr
- intrin/_mm_hadd_epi16
- intrin/_mm_hadd_epi32
- intrin/_mm_hadd_pd
- intrin/_mm_hadd_pi16
- intrin/_mm_hadd_pi32
- intrin/_mm_hadd_ps
- ammintrin/_mm_haddd_epi16
- ammintrin/_mm_haddd_epi8
- ammintrin/_mm_haddd_epu16
- ammintrin/_mm_haddd_epu8
- ammintrin/_mm_haddq_epi16
- ammintrin/_mm_haddq_epi32
- ammintrin/_mm_haddq_epi8
- ammintrin/_mm_haddq_epu16
- ammintrin/_mm_haddq_epu32
- ammintrin/_mm_haddq_epu8
- intrin/_mm_hadds_epi16
- intrin/_mm_hadds_pi16
- ammintrin/_mm_haddw_epi8
- ammintrin/_mm_haddw_epu8
- intrin/_mm_hsub_epi16
- intrin/_mm_hsub_epi32
- intrin/_mm_hsub_pd
- intrin/_mm_hsub_pi16
- intrin/_mm_hsub_pi32
- intrin/_mm_hsub_ps
- ammintrin/_mm_hsubd_epi16
- ammintrin/_mm_hsubq_epi32
- intrin/_mm_hsubs_epi16
- intrin/_mm_hsubs_pi16
- ammintrin/_mm_hsubw_epi8
- immintrin/_mm_i32gather_epi32
- immintrin/_mm_i32gather_epi64
- immintrin/_mm_i32gather_pd
- immintrin/_mm_i32gather_ps
- immintrin/_mm_i64gather_epi32
- immintrin/_mm_i64gather_epi64
- immintrin/_mm_i64gather_pd
- immintrin/_mm_i64gather_ps
- intrin/_mm_insert_epi16
- intrin/_mm_insert_epi32
- intrin/_mm_insert_epi8
- intrin/_mm_insert_ps
- intrin/_mm_lddqu_si128
- intrin/_mm_lfence
- intrin/_mm_load_pd
- intrin/_mm_load_ps
- intrin/_mm_load_ps1
- intrin/_mm_load_sd
- intrin/_mm_load_si128
- intrin/_mm_load_ss
- intrin/_mm_load1_pd
- intrin/_mm_loaddup_pd
- intrin/_mm_loadh_pd
- intrin/_mm_loadh_pi
- intrin/_mm_loadl_epi64
- intrin/_mm_loadl_pd
- intrin/_mm_loadl_pi
- intrin/_mm_loadr_pd
- intrin/_mm_loadr_ps
- intrin/_mm_loadu_pd
- intrin/_mm_loadu_ps
- intrin/_mm_loadu_si128
- ammintrin/_mm_macc_epi16
- ammintrin/_mm_macc_epi32
- ammintrin/_mm_macc_pd
- ammintrin/_mm_macc_ps
- ammintrin/_mm_macc_sd
- ammintrin/_mm_macc_ss
- ammintrin/_mm_maccd_epi16
- ammintrin/_mm_macchi_epi32
- ammintrin/_mm_macclo_epi32
- ammintrin/_mm_maccs_epi16
- ammintrin/_mm_maccs_epi32
- ammintrin/_mm_maccsd_epi16
- ammintrin/_mm_maccshi_epi32
- ammintrin/_mm_maccslo_epi32
- intrin/_mm_madd_epi16
- mmintrin/_mm_madd_pi16
- ammintrin/_mm_maddd_epi16
- ammintrin/_mm_maddsd_epi16
- ammintrin/_mm_maddsub_pd
- ammintrin/_mm_maddsub_ps
- intrin/_mm_maddubs_epi16
- intrin/_mm_maddubs_pi16
- immintrin/_mm_mask_i32gather_epi32
- immintrin/_mm_mask_i32gather_epi64
- immintrin/_mm_mask_i32gather_pd
- immintrin/_mm_mask_i32gather_ps
- immintrin/_mm_mask_i64gather_epi32
- immintrin/_mm_mask_i64gather_epi64
- immintrin/_mm_mask_i64gather_pd
- immintrin/_mm_mask_i64gather_ps
- immintrin/_mm_maskload_epi32
- immintrin/_mm_maskload_epi64
- immintrin/_mm_maskload_pd
- immintrin/_mm_maskload_ps
- intrin/_mm_maskmoveu_si128
- immintrin/_mm_maskstore_epi32
- immintrin/_mm_maskstore_epi64
- immintrin/_mm_maskstore_pd
- immintrin/_mm_maskstore_ps
- intrin/_mm_max_epi16
- intrin/_mm_max_epi32
- intrin/_mm_max_epi8
- intrin/_mm_max_epu16
- intrin/_mm_max_epu32
- intrin/_mm_max_epu8
- intrin/_mm_max_pd
- intrin/_mm_max_ps
- intrin/_mm_max_sd
- intrin/_mm_max_ss
- intrin/_mm_mfence
- intrin/_mm_min_epi16
- intrin/_mm_min_epi32
- intrin/_mm_min_epi8
- intrin/_mm_min_epu16
- intrin/_mm_min_epu32
- intrin/_mm_min_epu8
- intrin/_mm_min_pd
- intrin/_mm_min_ps
- intrin/_mm_min_sd
- intrin/_mm_min_ss
- intrin/_mm_minpos_epu16
- intrin/_mm_monitor
- intrin/_mm_move_epi64
- intrin/_mm_move_sd
- intrin/_mm_move_ss
- intrin/_mm_movedup_pd
- intrin/_mm_movehdup_ps
- intrin/_mm_movehl_ps
- intrin/_mm_moveldup_ps
- intrin/_mm_movelh_ps
- intrin/_mm_movemask_epi8
- intrin/_mm_movemask_pd
- intrin/_mm_movemask_ps
- intrin/_mm_movepi64_pi64
- intrin/_mm_movpi64_epi64
- intrin/_mm_mpsadbw_epu8
- ammintrin/_mm_msub_pd
- ammintrin/_mm_msub_ps
- ammintrin/_mm_msub_sd
- ammintrin/_mm_msub_ss
- ammintrin/_mm_msubadd_pd
- ammintrin/_mm_msubadd_ps
- intrin/_mm_mul_epi32
- intrin/_mm_mul_epu32
- intrin/_mm_mul_pd
- intrin/_mm_mul_ps
- intrin/_mm_mul_sd
- intrin/_mm_mul_ss
- intrin/_mm_mul_su32
- intrin/_mm_mulhi_epi16
- intrin/_mm_mulhi_epu16
- mmintrin/_mm_mulhi_pi16
- intrin/_mm_mulhrs_epi16
- intrin/_mm_mulhrs_pi16
- intrin/_mm_mullo_epi16
- intrin/_mm_mullo_epi32
- mmintrin/_mm_mullo_pi16
- intrin/_mm_mwait
- ammintrin/_mm_nmacc_pd
- ammintrin/_mm_nmacc_ps
- ammintrin/_mm_nmacc_sd
- ammintrin/_mm_nmacc_ss
- ammintrin/_mm_nmsub_pd
- ammintrin/_mm_nmsub_ps
- ammintrin/_mm_nmsub_sd
- ammintrin/_mm_nmsub_ss
- intrin/_mm_or_pd
- intrin/_mm_or_ps
- mmintrin/_mm_or_si64
- intrin/_mm_or_si128
- intrin/_mm_packs_epi16
- intrin/_mm_packs_epi32
- mmintrin/_mm_packs_pi16
- mmintrin/_mm_packs_pi32
- mmintrin/_mm_packs_pu16
- intrin/_mm_packus_epi16
- intrin/_mm_packus_epi32
- intrin/_mm_pause
- ammintrin/_mm_perm_epi8
- immintrin/_mm_permute_pd
- immintrin/_mm_permute_ps
- ammintrin/_mm_permute2_pd
- ammintrin/_mm_permute2_ps
- immintrin/_mm_permutevar_pd
- immintrin/_mm_permutevar_ps
- intrin/_mm_popcnt_u32
- intrin/_mm_prefetch
- intrin/_mm_rcp_ps
- intrin/_mm_rcp_ss
- ammintrin/_mm_rot_epi16
- ammintrin/_mm_rot_epi32
- ammintrin/_mm_rot_epi64
- ammintrin/_mm_rot_epi8
- ammintrin/_mm_roti_epi16
- ammintrin/_mm_roti_epi32
- ammintrin/_mm_roti_epi64
- ammintrin/_mm_roti_epi8
- intrin/_mm_round_pd
- intrin/_mm_round_ps
- intrin/_mm_round_sd
- intrin/_mm_round_ss
- intrin/_mm_rsqrt_ps
- intrin/_mm_rsqrt_ss
- intrin/_mm_sad_epu8
- intrin/_mm_set_epi16
- intrin/_mm_set_epi32
- intrin/_mm_set_epi64
- intrin/_mm_set_epi8
- intrin/_mm_set_pd
- intrin/_mm_set_pi16
- intrin/_mm_set_pi32
- intrin/_mm_set_pi8
- intrin/_mm_set_ps
- intrin/_mm_set_ps1
- intrin/_mm_set_sd
- intrin/_mm_set_ss
- intrin/_mm_set1_epi16
- intrin/_mm_set1_epi32
- intrin/_mm_set1_epi64
- intrin/_mm_set1_epi8
- intrin/_mm_set1_pd
- intrin/_mm_set1_pi16
- intrin/_mm_set1_pi32
- intrin/_mm_set1_pi8
- intrin/_mm_setcsr
- intrin/_mm_setl_epi64
- intrin/_mm_setr_epi16
- intrin/_mm_setr_epi32
- intrin/_mm_setr_epi64
- intrin/_mm_setr_epi8
- intrin/_mm_setr_pd
- intrin/_mm_setr_pi16
- intrin/_mm_setr_pi32
- intrin/_mm_setr_pi8
- intrin/_mm_setr_ps
- intrin/_mm_setzero_pd
- intrin/_mm_setzero_ps
- intrin/_mm_setzero_si128
- intrin/_mm_setzero_si64
- intrin/_mm_sfence
- ammintrin/_mm_sha_epi16
- ammintrin/_mm_sha_epi32
- ammintrin/_mm_sha_epi64
- ammintrin/_mm_sha_epi8
- ammintrin/_mm_shl_epi16
- ammintrin/_mm_shl_epi32
- ammintrin/_mm_shl_epi64
- ammintrin/_mm_shl_epi8
- intrin/_mm_shuffle_epi32
- intrin/_mm_shuffle_epi8
- intrin/_mm_shuffle_pd
- intrin/_mm_shuffle_pi8
- intrin/_mm_shuffle_ps
- intrin/_mm_shufflehi_epi16
- intrin/_mm_shufflelo_epi16
- intrin/_mm_sign_epi16
- intrin/_mm_sign_epi32
- intrin/_mm_sign_epi8
- intrin/_mm_sign_pi16
- intrin/_mm_sign_pi32
- intrin/_mm_sign_pi8
- intrin/_mm_sll_epi16
- intrin/_mm_sll_epi32
- intrin/_mm_sll_epi64
- mmintrin/_mm_sll_pi16
- mmintrin/_mm_sll_pi32
- mmintrin/_mm_sll_si64
- intrin/_mm_slli_epi16
- intrin/_mm_slli_epi32
- intrin/_mm_slli_epi64
- mmintrin/_mm_slli_pi16
- mmintrin/_mm_slli_pi32
- mmintrin/_mm_slli_si64
- intrin/_mm_slli_si128
- immintrin/_mm_sllv_epi32
- immintrin/_mm_sllv_epi64
- intrin/_mm_sqrt_pd
- intrin/_mm_sqrt_ps
- intrin/_mm_sqrt_sd
- intrin/_mm_sqrt_ss
- intrin/_mm_sra_epi16
- intrin/_mm_sra_epi32
- mmintrin/_mm_sra_pi16
- mmintrin/_mm_sra_pi32
- intrin/_mm_srai_epi16
- intrin/_mm_srai_epi32
- mmintrin/_mm_srai_pi16
- mmintrin/_mm_srai_pi32
- immintrin/_mm_srav_epi32
- intrin/_mm_srl_epi16
- intrin/_mm_srl_epi32
- intrin/_mm_srl_epi64
- mmintrin/_mm_srl_pi16
- mmintrin/_mm_srl_pi32
- mmintrin/_mm_srl_si64
- intrin/_mm_srli_epi16
- intrin/_mm_srli_epi32
- intrin/_mm_srli_epi64
- mmintrin/_mm_srli_pi16
- mmintrin/_mm_srli_pi32
- mmintrin/_mm_srli_si64
- intrin/_mm_srli_si128
- immintrin/_mm_srlv_epi32
- immintrin/_mm_srlv_epi64
- intrin/_mm_store_pd
- intrin/_mm_store_ps
- intrin/_mm_store_ps1
- intrin/_mm_store_sd
- intrin/_mm_store_si128
- intrin/_mm_store_ss
- intrin/_mm_store1_pd
- intrin/_mm_storeh_pd
- intrin/_mm_storeh_pi
- intrin/_mm_storel_epi64
- intrin/_mm_storel_pd
- intrin/_mm_storel_pi
- intrin/_mm_storer_pd
- intrin/_mm_storer_ps
- intrin/_mm_storeu_pd
- intrin/_mm_storeu_ps
- intrin/_mm_storeu_si128
- intrin/_mm_stream_load_si128
- intrin/_mm_stream_pd
- intrin/_mm_stream_pi
- intrin/_mm_stream_ps
- intrin/_mm_stream_si128
- intrin/_mm_stream_si32
- intrin/_mm_sub_epi16
- intrin/_mm_sub_epi32
- intrin/_mm_sub_epi64
- intrin/_mm_sub_epi8
- intrin/_mm_sub_pd
- mmintrin/_mm_sub_pi8
- mmintrin/_mm_sub_pi16
- mmintrin/_mm_sub_pi32
- intrin/_mm_sub_ps
- intrin/_mm_sub_sd
- intrin/_mm_sub_si64
- intrin/_mm_sub_ss
- intrin/_mm_subs_epi16
- intrin/_mm_subs_epi8
- intrin/_mm_subs_epu16
- intrin/_mm_subs_epu8
- mmintrin/_mm_subs_pi8
- mmintrin/_mm_subs_pi16
- mmintrin/_mm_subs_pu8
- mmintrin/_mm_subs_pu16
- immintrin/_mm_testc_pd
- immintrin/_mm_testc_ps
- intrin/_mm_testc_si128
- immintrin/_mm_testnzc_pd
- immintrin/_mm_testnzc_ps
- intrin/_mm_testnzc_si128
- immintrin/_mm_testz_pd
- immintrin/_mm_testz_ps
- intrin/_mm_testz_si128
- intrin/_mm_ucomieq_sd
- intrin/_mm_ucomieq_ss
- intrin/_mm_ucomige_sd
- intrin/_mm_ucomige_ss
- intrin/_mm_ucomigt_sd
- intrin/_mm_ucomigt_ss
- intrin/_mm_ucomile_sd
- intrin/_mm_ucomile_ss
- intrin/_mm_ucomilt_sd
- intrin/_mm_ucomilt_ss
- intrin/_mm_ucomineq_sd
- intrin/_mm_ucomineq_ss
- intrin/_mm_unpackhi_epi16
- intrin/_mm_unpackhi_epi32
- intrin/_mm_unpackhi_epi64
- intrin/_mm_unpackhi_epi8
- intrin/_mm_unpackhi_pd
- mmintrin/_mm_unpackhi_pi8
- mmintrin/_mm_unpackhi_pi16
- mmintrin/_mm_unpackhi_pi32
- intrin/_mm_unpackhi_ps
- intrin/_mm_unpacklo_epi16
- intrin/_mm_unpacklo_epi32
- intrin/_mm_unpacklo_epi64
- intrin/_mm_unpacklo_epi8
- intrin/_mm_unpacklo_pd
- mmintrin/_mm_unpacklo_pi8
- mmintrin/_mm_unpacklo_pi16
- mmintrin/_mm_unpacklo_pi32
- intrin/_mm_unpacklo_ps
- intrin/_mm_xor_pd
- intrin/_mm_xor_ps
- mmintrin/_mm_xor_si64
- intrin/_mm_xor_si128
- immintrin/_mm256_abs_epi16
- immintrin/_mm256_abs_epi32
- immintrin/_mm256_abs_epi8
- immintrin/_mm256_add_epi16
- immintrin/_mm256_add_epi32
- immintrin/_mm256_add_epi64
- immintrin/_mm256_add_epi8
- immintrin/_mm256_add_pd
- immintrin/_mm256_add_ps
- immintrin/_mm256_adds_epi16
- immintrin/_mm256_adds_epi8
- immintrin/_mm256_adds_epu16
- immintrin/_mm256_adds_epu8
- immintrin/_mm256_addsub_pd
- immintrin/_mm256_addsub_ps
- immintrin/_mm256_alignr_epi8
- immintrin/_mm256_and_pd
- immintrin/_mm256_and_ps
- immintrin/_mm256_and_si256
- immintrin/_mm256_andnot_pd
- immintrin/_mm256_andnot_ps
- immintrin/_mm256_andnot_si256
- immintrin/_mm256_avg_epu16
- immintrin/_mm256_avg_epu8
- immintrin/_mm256_blend_epi16
- immintrin/_mm256_blend_epi32
- immintrin/_mm256_blend_pd
- immintrin/_mm256_blend_ps
- immintrin/_mm256_blendv_epi8
- immintrin/_mm256_blendv_pd
- immintrin/_mm256_blendv_ps
- immintrin/_mm256_broadcast_pd
- immintrin/_mm256_broadcast_ps
- immintrin/_mm256_broadcast_sd
- immintrin/_mm256_broadcast_ss
- immintrin/_mm256_broadcastb_epi8
- immintrin/_mm256_broadcastd_epi32
- immintrin/_mm256_broadcastq_epi64
- immintrin/_mm256_broadcastsd_pd
- immintrin/_mm256_broadcastsi128_si256
- immintrin/_mm256_broadcastss_ps
- immintrin/_mm256_broadcastw_epi16
- immintrin/_mm256_castpd_ps
- immintrin/_mm256_castpd_si256
- immintrin/_mm256_castpd128_pd256
- immintrin/_mm256_castpd256_pd128
- immintrin/_mm256_castps_pd
- immintrin/_mm256_castps_si256
- immintrin/_mm256_castps128_ps256
- immintrin/_mm256_castps256_ps128
- immintrin/_mm256_castsi128_si256
- immintrin/_mm256_castsi256_pd
- immintrin/_mm256_castsi256_ps
- immintrin/_mm256_castsi256_si128
- ammintrin/_mm256_cmov_si256
- immintrin/_mm256_cmp_pd
- immintrin/_mm256_cmp_ps
- immintrin/_mm256_cmpeq_epi16
- immintrin/_mm256_cmpeq_epi32
- immintrin/_mm256_cmpeq_epi64
- immintrin/_mm256_cmpeq_epi8
- immintrin/_mm256_cmpgt_epi16
- immintrin/_mm256_cmpgt_epi32
- immintrin/_mm256_cmpgt_epi64
- immintrin/_mm256_cmpgt_epi8
- immintrin/_mm256_cvtepi16_epi32
- immintrin/_mm256_cvtepi16_epi64
- immintrin/_mm256_cvtepi32_epi64
- immintrin/_mm256_cvtepi32_pd
- immintrin/_mm256_cvtepi32_ps
- immintrin/_mm256_cvtepi8_epi16
- immintrin/_mm256_cvtepi8_epi32
- immintrin/_mm256_cvtepi8_epi64
- immintrin/_mm256_cvtepu16_epi32
- immintrin/_mm256_cvtepu16_epi64
- immintrin/_mm256_cvtepu32_epi64
- immintrin/_mm256_cvtepu8_epi16
- immintrin/_mm256_cvtepu8_epi32
- immintrin/_mm256_cvtepu8_epi64
- immintrin/_mm256_cvtpd_epi32
- immintrin/_mm256_cvtpd_ps
- immintrin/_mm256_cvtph_ps
- immintrin/_mm256_cvtps_epi32
- immintrin/_mm256_cvtps_pd
- immintrin/_mm256_cvtps_ph
- immintrin/_mm256_cvttpd_epi32
- immintrin/_mm256_cvttps_epi32
- immintrin/_mm256_div_pd
- immintrin/_mm256_div_ps
- immintrin/_mm256_dp_ps
- immintrin/_mm256_extractf128_pd
- immintrin/_mm256_extractf128_ps
- immintrin/_mm256_extractf128_si256
- immintrin/_mm256_extracti128_si256
- immintrin/_mm256_fmadd_pd
- immintrin/_mm256_fmadd_ps
- immintrin/_mm256_fmaddsub_pd
- immintrin/_mm256_fmaddsub_ps
- immintrin/_mm256_fmsub_pd
- immintrin/_mm256_fmsub_ps
- immintrin/_mm256_fmsubadd_pd
- immintrin/_mm256_fmsubadd_ps
- immintrin/_mm256_fnmadd_pd
- immintrin/_mm256_fnmadd_ps
- immintrin/_mm256_fnmsub_pd
- immintrin/_mm256_fnmsub_ps
- ammintrin/_mm256_frcz_pd
- ammintrin/_mm256_frcz_ps
- immintrin/_mm256_hadd_epi16
- immintrin/_mm256_hadd_epi32
- immintrin/_mm256_hadd_pd
- immintrin/_mm256_hadd_ps
- immintrin/_mm256_hadds_epi16
- immintrin/_mm256_hsub_epi16
- immintrin/_mm256_hsub_epi32
- immintrin/_mm256_hsub_pd
- immintrin/_mm256_hsub_ps
- immintrin/_mm256_hsubs_epi16
- immintrin/_mm256_i32gather_epi32
- immintrin/_mm256_i32gather_epi64
- immintrin/_mm256_i32gather_pd
- immintrin/_mm256_i32gather_ps
- immintrin/_mm256_i64gather_epi32
- immintrin/_mm256_i64gather_epi64
- immintrin/_mm256_i64gather_pd
- immintrin/_mm256_i64gather_ps
- immintrin/_mm256_insertf128_pd
- immintrin/_mm256_insertf128_ps
- immintrin/_mm256_insertf128_si256
- immintrin/_mm256_inserti128_si256
- immintrin/_mm256_lddqu_si256
- immintrin/_mm256_load_pd
- immintrin/_mm256_load_ps
- immintrin/_mm256_load_si256
- immintrin/_mm256_loadu_pd
- immintrin/_mm256_loadu_ps
- immintrin/_mm256_loadu_si256
- ammintrin/_mm256_macc_pd
- ammintrin/_mm256_macc_ps
- immintrin/_mm256_madd_epi16
- ammintrin/_mm256_maddsub_pd
- ammintrin/_mm256_maddsub_ps
- immintrin/_mm256_maddubs_epi16
- immintrin/_mm256_mask_i32gather_epi32
- immintrin/_mm256_mask_i32gather_epi64
- immintrin/_mm256_mask_i32gather_pd
- immintrin/_mm256_mask_i32gather_ps
- immintrin/_mm256_mask_i64gather_epi32
- immintrin/_mm256_mask_i64gather_epi64
- immintrin/_mm256_mask_i64gather_pd
- immintrin/_mm256_mask_i64gather_ps
- immintrin/_mm256_maskload_epi32
- immintrin/_mm256_maskload_epi64
- immintrin/_mm256_maskload_pd
- immintrin/_mm256_maskload_ps
- immintrin/_mm256_maskstore_epi32
- immintrin/_mm256_maskstore_epi64
- immintrin/_mm256_maskstore_pd
- immintrin/_mm256_maskstore_ps
- immintrin/_mm256_max_epi16
- immintrin/_mm256_max_epi32
- immintrin/_mm256_max_epi8
- immintrin/_mm256_max_epu16
- immintrin/_mm256_max_epu32
- immintrin/_mm256_max_epu8
- immintrin/_mm256_max_pd
- immintrin/_mm256_max_ps
- immintrin/_mm256_min_epi16
- immintrin/_mm256_min_epi32
- immintrin/_mm256_min_epi8
- immintrin/_mm256_min_epu16
- immintrin/_mm256_min_epu32
- immintrin/_mm256_min_epu8
- immintrin/_mm256_min_pd
- immintrin/_mm256_min_ps
- immintrin/_mm256_movedup_pd
- immintrin/_mm256_movehdup_ps
- immintrin/_mm256_moveldup_ps
- immintrin/_mm256_movemask_epi8
- immintrin/_mm256_movemask_pd
- immintrin/_mm256_movemask_ps
- immintrin/_mm256_mpsadbw_epu8
- ammintrin/_mm256_msub_pd
- ammintrin/_mm256_msub_ps
- ammintrin/_mm256_msubadd_pd
- ammintrin/_mm256_msubadd_ps
- immintrin/_mm256_mul_epi32
- immintrin/_mm256_mul_epu32
- immintrin/_mm256_mul_pd
- immintrin/_mm256_mul_ps
- immintrin/_mm256_mulhi_epi16
- immintrin/_mm256_mulhi_epu16
- immintrin/_mm256_mulhrs_epi16
- immintrin/_mm256_mullo_epi16
- immintrin/_mm256_mullo_epi32
- ammintrin/_mm256_nmacc_pd
- ammintrin/_mm256_nmacc_ps
- ammintrin/_mm256_nmsub_pd
- ammintrin/_mm256_nmsub_ps
- immintrin/_mm256_or_pd
- immintrin/_mm256_or_ps
- immintrin/_mm256_or_si256
- immintrin/_mm256_packs_epi16
- immintrin/_mm256_packs_epi32
- immintrin/_mm256_packus_epi16
- immintrin/_mm256_packus_epi32
- immintrin/_mm256_permute_pd
- immintrin/_mm256_permute_ps
- ammintrin/_mm256_permute2_pd
- ammintrin/_mm256_permute2_ps
- immintrin/_mm256_permute2f128_pd
- immintrin/_mm256_permute2f128_ps
- immintrin/_mm256_permute2f128_si256
- immintrin/_mm256_permute2x128_si256
- immintrin/_mm256_permute4x64_epi64
- immintrin/_mm256_permute4x64_pd
- immintrin/_mm256_permutevar_pd
- immintrin/_mm256_permutevar_ps
- immintrin/_mm256_permutevar8x32_epi32
- immintrin/_mm256_permutevar8x32_ps
- immintrin/_mm256_rcp_ps
- immintrin/_mm256_round_pd
- immintrin/_mm256_round_ps
- immintrin/_mm256_rsqrt_ps
- immintrin/_mm256_sad_epu8
- immintrin/_mm256_set_epi16
- immintrin/_mm256_set_epi32
- immintrin/_mm256_set_epi8
- immintrin/_mm256_set_pd
- immintrin/_mm256_set_ps
- immintrin/_mm256_set1_epi16
- immintrin/_mm256_set1_epi32
- immintrin/_mm256_set1_epi8
- immintrin/_mm256_set1_pd
- immintrin/_mm256_set1_ps
- immintrin/_mm256_setr_epi16
- immintrin/_mm256_setr_epi32
- immintrin/_mm256_setr_epi8
- immintrin/_mm256_setr_pd
- immintrin/_mm256_setr_ps
- immintrin/_mm256_setzero_pd
- immintrin/_mm256_setzero_ps
- immintrin/_mm256_setzero_si256
- immintrin/_mm256_shuffle_epi32
- immintrin/_mm256_shuffle_epi8
- immintrin/_mm256_shuffle_pd
- immintrin/_mm256_shuffle_ps
- immintrin/_mm256_shufflehi_epi16
- immintrin/_mm256_shufflelo_epi16
- immintrin/_mm256_sign_epi16
- immintrin/_mm256_sign_epi32
- immintrin/_mm256_sign_epi8
- immintrin/_mm256_sll_epi16
- immintrin/_mm256_sll_epi32
- immintrin/_mm256_sll_epi64
- immintrin/_mm256_slli_epi16
- immintrin/_mm256_slli_epi32
- immintrin/_mm256_slli_epi64
- immintrin/_mm256_slli_si256
- immintrin/_mm256_sllv_epi32
- immintrin/_mm256_sllv_epi64
- immintrin/_mm256_sqrt_pd
- immintrin/_mm256_sqrt_ps
- immintrin/_mm256_sra_epi16
- immintrin/_mm256_sra_epi32
- immintrin/_mm256_srai_epi16
- immintrin/_mm256_srai_epi32
- immintrin/_mm256_srav_epi32
- immintrin/_mm256_srl_epi16
- immintrin/_mm256_srl_epi32
- immintrin/_mm256_srl_epi64
- immintrin/_mm256_srli_epi16
- immintrin/_mm256_srli_epi32
- immintrin/_mm256_srli_epi64
- immintrin/_mm256_srli_si256
- immintrin/_mm256_srlv_epi32
- immintrin/_mm256_srlv_epi64
- immintrin/_mm256_store_pd
- immintrin/_mm256_store_ps
- immintrin/_mm256_store_si256
- immintrin/_mm256_storeu_pd
- immintrin/_mm256_storeu_ps
- immintrin/_mm256_storeu_si256
- immintrin/_mm256_stream_load_si256
- immintrin/_mm256_stream_pd
- immintrin/_mm256_stream_ps
- immintrin/_mm256_stream_si256
- immintrin/_mm256_sub_epi16
- immintrin/_mm256_sub_epi32
- immintrin/_mm256_sub_epi64
- immintrin/_mm256_sub_epi8
- immintrin/_mm256_sub_pd
- immintrin/_mm256_sub_ps
- immintrin/_mm256_subs_epi16
- immintrin/_mm256_subs_epi8
- immintrin/_mm256_subs_epu16
- immintrin/_mm256_subs_epu8
- immintrin/_mm256_testc_pd
- immintrin/_mm256_testc_ps
- immintrin/_mm256_testc_si256
- immintrin/_mm256_testnzc_pd
- immintrin/_mm256_testnzc_ps
- immintrin/_mm256_testnzc_si256
- immintrin/_mm256_testz_pd
- immintrin/_mm256_testz_ps
- immintrin/_mm256_testz_si256
- immintrin/_mm256_unpackhi_epi16
- immintrin/_mm256_unpackhi_epi32
- immintrin/_mm256_unpackhi_epi64
- immintrin/_mm256_unpackhi_epi8
- immintrin/_mm256_unpackhi_pd
- immintrin/_mm256_unpackhi_ps
- immintrin/_mm256_unpacklo_epi16
- immintrin/_mm256_unpacklo_epi32
- immintrin/_mm256_unpacklo_epi64
- immintrin/_mm256_unpacklo_epi8
- immintrin/_mm256_unpacklo_pd
- immintrin/_mm256_unpacklo_ps
- immintrin/_mm256_xor_pd
- immintrin/_mm256_xor_ps
- immintrin/_mm256_xor_si256
- immintrin/_mm256_zeroall
- immintrin/_mm256_zeroupper
- immintrin/_mulx_u32
- intrin/__nvreg_restore_fence
- intrin/__nvreg_save_fence
- immintrin/_pdep_u32
- immintrin/_pext_u32
- immintrin/_rdrand16_step
- immintrin/_rdrand32_step
- immintrin/_rdseed16_step
- immintrin/_rdseed32_step
- immintrin/_rorx_u32
- intrin/_rsm
- immintrin/_sarx_i32
- intrin/_sgdt
- immintrin/_shlx_u32
- immintrin/_shrx_u32
- ammintrin/__slwpcb
- intrin/_stac
- immintrin/_store_be_u16
- immintrin/_storebe_i16
- immintrin/_store_be_u32
- immintrin/_storebe_i32
- immintrin/_Store_HLERelease
- immintrin/_StorePointer_HLERelease
- intrin/_subborrow_u16
- intrin/_subborrow_u32
- intrin/_subborrow_u8
- ammintrin/_t1mskc_u32
- ammintrin/_tzcnt_u32
- ammintrin/_tzmsk_u32
- immintrin/_xabort
- immintrin/_xbegin
- immintrin/_xend
- immintrin/_xgetbv
- immintrin/_xrstor
- immintrin/_xsave
- immintrin/_xsaveopt
- immintrin/_xsetbv
- immintrin/_xtest
- XMMINTRIN/_m_maskmovq
- XMMINTRIN/_m_pavgb
- XMMINTRIN/_m_pavgw
- XMMINTRIN/_m_pextrw
- XMMINTRIN/_m_pinsrw
- XMMINTRIN/_m_pmaxsw
- XMMINTRIN/_m_pmaxub
- XMMINTRIN/_m_pminsw
- XMMINTRIN/_m_pminub
- XMMINTRIN/_m_pmovmskb
- XMMINTRIN/_m_pmulhuw
- XMMINTRIN/_m_psadbw
- XMMINTRIN/_m_pshufw
- XMMINTRIN/_mm_avg_pu16
- XMMINTRIN/_mm_avg_pu8
- XMMINTRIN/_mm_cvt_pi2ps
- XMMINTRIN/_mm_cvt_ps2pi
- XMMINTRIN/_mm_cvtpi32_ps
- XMMINTRIN/_mm_cvtps_pi32
- XMMINTRIN/_mm_cvtt_ps2pi
- XMMINTRIN/_mm_cvttps_pi32
- XMMINTRIN/_mm_extract_pi16
- XMMINTRIN/_mm_insert_pi16
- XMMINTRIN/_mm_maskmove_si64
- XMMINTRIN/_mm_max_pi16
- XMMINTRIN/_mm_max_pu8
- XMMINTRIN/_mm_min_pi16
- XMMINTRIN/_mm_min_pu8
- XMMINTRIN/_mm_movemask_pi8
- XMMINTRIN/_mm_mulhi_pu16
- XMMINTRIN/_mm_sad_pu8
- XMMINTRIN/_mm_shuffle_pi16
- XMMINTRIN/_mm_stream_pi
helpviewer_keywords:
- cl.exe compiler, intrinsics
- intrinsics, x86
- _addcarry_u16 x86 intrinsic
- _addcarry_u32 x86 intrinsic
- _addcarry_u8 x86 intrinsic
- _addcarryx_u32 x86 intrinsic
- _andn_u32 x86 intrinsic
- _bextr_u32 x86 intrinsic
- _bextri_u32 x86 intrinsic
- _blcfill_u32 x86 intrinsic
- _blci_u32 x86 intrinsic
- _blcic_u32 x86 intrinsic
- _blcmsk_u32 x86 intrinsic
- _blcs_u32 x86 intrinsic
- _blsfill_u32 x86 intrinsic
- _blsi_u32 x86 intrinsic
- _blsic_u32 x86 intrinsic
- _blsmsk_u32 x86 intrinsic
- _blsr_u32 x86 intrinsic
- _bzhi_u32 x86 intrinsic
- _clac x86 intrinsic
- _fxrstor x86 intrinsic
- _fxsave x86 intrinsic
- _invpcid x86 intrinsic
- _lgdt x86 intrinsic
- _load_be_u16 x86 intrinsic
- _loadbe_i16 x86 intrinsic
- _load_be_u32 x86 intrinsic
- _loadbe_i32 x86 intrinsic
- __llwpcb x86 intrinsic
- __lwpins32 x86 intrinsic
- __lwpval32 x86 intrinsic
- _lzcnt_u32 x86 intrinsic
- _m_empty x86 intrinsic
- _m_femms x86 intrinsic
- _m_from_float x86 intrinsic
- _m_from_int x86 intrinsic
- _m_maskmovq x86 intrinsic
- _m_packssdw x86 intrinsic
- _m_packsswb x86 intrinsic
- _m_packuswb x86 intrinsic
- _m_paddb x86 intrinsic
- _m_paddd x86 intrinsic
- _m_paddsb x86 intrinsic
- _m_paddsw x86 intrinsic
- _m_paddusb x86 intrinsic
- _m_paddusw x86 intrinsic
- _m_paddw x86 intrinsic
- _m_pand x86 intrinsic
- _m_pandn x86 intrinsic
- _m_pavgb x86 intrinsic
- _m_pavgusb x86 intrinsic
- _m_pavgw x86 intrinsic
- _m_pcmpeqb x86 intrinsic
- _m_pcmpeqd x86 intrinsic
- _m_pcmpeqw x86 intrinsic
- _m_pcmpgtb x86 intrinsic
- _m_pcmpgtd x86 intrinsic
- _m_pcmpgtw x86 intrinsic
- _m_pextrw x86 intrinsic
- _m_pf2id x86 intrinsic
- _m_pf2iw x86 intrinsic
- _m_pfacc x86 intrinsic
- _m_pfadd x86 intrinsic
- _m_pfcmpeq x86 intrinsic
- _m_pfcmpge x86 intrinsic
- _m_pfcmpgt x86 intrinsic
- _m_pfmax x86 intrinsic
- _m_pfmin x86 intrinsic
- _m_pfmul x86 intrinsic
- _m_pfnacc x86 intrinsic
- _m_pfpnacc x86 intrinsic
- _m_pfrcp x86 intrinsic
- _m_pfrcpit1 x86 intrinsic
- _m_pfrcpit2 x86 intrinsic
- _m_pfrsqit1 x86 intrinsic
- _m_pfrsqrt x86 intrinsic
- _m_pfsub x86 intrinsic
- _m_pfsubr x86 intrinsic
- _m_pi2fd x86 intrinsic
- _m_pi2fw x86 intrinsic
- _m_pinsrw x86 intrinsic
- _m_pmaddwd x86 intrinsic
- _m_pmaxsw x86 intrinsic
- _m_pmaxub x86 intrinsic
- _m_pminsw x86 intrinsic
- _m_pminub x86 intrinsic
- _m_pmovmskb x86 intrinsic
- _m_pmulhrw x86 intrinsic
- _m_pmulhuw x86 intrinsic
- _m_pmulhw x86 intrinsic
- _m_pmullw x86 intrinsic
- _m_por x86 intrinsic
- _m_prefetch x86 intrinsic
- _m_prefetchw x86 intrinsic
- _m_psadbw x86 intrinsic
- _m_pshufw x86 intrinsic
- _m_pslld x86 intrinsic
- _m_pslldi x86 intrinsic
- _m_psllq x86 intrinsic
- _m_psllqi x86 intrinsic
- _m_psllw x86 intrinsic
- _m_psllwi x86 intrinsic
- _m_psrad x86 intrinsic
- _m_psradi x86 intrinsic
- _m_psraw x86 intrinsic
- _m_psrawi x86 intrinsic
- _m_psrld x86 intrinsic
- _m_psrldi x86 intrinsic
- _m_psrlq x86 intrinsic
- _m_psrlqi x86 intrinsic
- _m_psrlw x86 intrinsic
- _m_psrlwi x86 intrinsic
- _m_psubb x86 intrinsic
- _m_psubd x86 intrinsic
- _m_psubsb x86 intrinsic
- _m_psubsw x86 intrinsic
- _m_psubusb x86 intrinsic
- _m_psubusw x86 intrinsic
- _m_psubw x86 intrinsic
- _m_pswapd x86 intrinsic
- _m_punpckhbw x86 intrinsic
- _m_punpckhdq x86 intrinsic
- _m_punpckhwd x86 intrinsic
- _m_punpcklbw x86 intrinsic
- _m_punpckldq x86 intrinsic
- _m_punpcklwd x86 intrinsic
- _m_pxor x86 intrinsic
- _m_to_float x86 intrinsic
- _m_to_int x86 intrinsic
- _mm_abs_epi16 x86 intrinsic
- _mm_abs_epi32 x86 intrinsic
- _mm_abs_epi8 x86 intrinsic
- _mm_abs_pi16 x86 intrinsic
- _mm_abs_pi32 x86 intrinsic
- _mm_abs_pi8 x86 intrinsic
- _mm_add_epi16 x86 intrinsic
- _mm_add_epi32 x86 intrinsic
- _mm_add_epi64 x86 intrinsic
- _mm_add_epi8 x86 intrinsic
- _mm_add_pd x86 intrinsic
- _mm_add_pi8 x86 intrinsic
- _mm_add_pi16 x86 intrinsic
- _mm_add_pi32 x86 intrinsic
- _mm_add_ps x86 intrinsic
- _mm_add_sd x86 intrinsic
- _mm_add_si64 x86 intrinsic
- _mm_add_ss x86 intrinsic
- _mm_adds_epi16 x86 intrinsic
- _mm_adds_epi8 x86 intrinsic
- _mm_adds_epu16 x86 intrinsic
- _mm_adds_epu8 x86 intrinsic
- _mm_adds_pi8 x86 intrinsic
- _mm_adds_pi16 x86 intrinsic
- _mm_adds_pu8 x86 intrinsic
- _mm_adds_pu16 x86 intrinsic
- _mm_addsub_pd x86 intrinsic
- _mm_addsub_ps x86 intrinsic
- _mm_aesdec_si128 x86 intrinsic
- _mm_aesdeclast_si128 x86 intrinsic
- _mm_aesenc_si128 x86 intrinsic
- _mm_aesenclast_si128 x86 intrinsic
- _mm_aesimc_si128 x86 intrinsic
- _mm_aeskeygenassist_si128 x86 intrinsic
- _mm_alignr_epi8 x86 intrinsic
- _mm_alignr_pi8 x86 intrinsic
- _mm_and_pd x86 intrinsic
- _mm_and_ps x86 intrinsic
- _mm_and_si64 x86 intrinsic
- _mm_and_si128 x86 intrinsic
- _mm_andnot_pd x86 intrinsic
- _mm_andnot_ps x86 intrinsic
- _mm_andnot_si64 x86 intrinsic
- _mm_andnot_si128 x86 intrinsic
- _mm_avg_epu16 x86 intrinsic
- _mm_avg_epu8 x86 intrinsic
- _mm_blend_epi16 x86 intrinsic
- _mm_blend_epi32 x86 intrinsic
- _mm_blend_pd x86 intrinsic
- _mm_blend_ps x86 intrinsic
- _mm_blendv_epi8 x86 intrinsic
- _mm_blendv_pd x86 intrinsic
- _mm_blendv_ps x86 intrinsic
- _mm_broadcast_ss x86 intrinsic
- _mm_broadcastb_epi8 x86 intrinsic
- _mm_broadcastd_epi32 x86 intrinsic
- _mm_broadcastq_epi64 x86 intrinsic
- _mm_broadcastsd_pd x86 intrinsic
- _mm_broadcastss_ps x86 intrinsic
- _mm_broadcastw_epi16 x86 intrinsic
- _mm_castpd_ps x86 intrinsic
- _mm_castpd_si128 x86 intrinsic
- _mm_castps_pd x86 intrinsic
- _mm_castps_si128 x86 intrinsic
- _mm_castsi128_pd x86 intrinsic
- _mm_castsi128_ps x86 intrinsic
- _mm_clflush x86 intrinsic
- _mm_clmulepi64_si128 x86 intrinsic
- _mm_cmov_si128 x86 intrinsic
- _mm_cmp_pd x86 intrinsic
- _mm_cmp_ps x86 intrinsic
- _mm_cmp_sd x86 intrinsic
- _mm_cmp_ss x86 intrinsic
- _mm_cmpeq_epi16 x86 intrinsic
- _mm_cmpeq_epi32 x86 intrinsic
- _mm_cmpeq_epi64 x86 intrinsic
- _mm_cmpeq_epi8 x86 intrinsic
- _mm_cmpeq_pd x86 intrinsic
- _mm_cmpeq_pi8 x86 intrinsic
- _mm_cmpeq_pi16 x86 intrinsic
- _mm_cmpeq_pi32 x86 intrinsic
- _mm_cmpeq_ps x86 intrinsic
- _mm_cmpeq_sd x86 intrinsic
- _mm_cmpeq_ss x86 intrinsic
- _mm_cmpestra x86 intrinsic
- _mm_cmpestrc x86 intrinsic
- _mm_cmpestri x86 intrinsic
- _mm_cmpestrm x86 intrinsic
- _mm_cmpestro x86 intrinsic
- _mm_cmpestrs x86 intrinsic
- _mm_cmpestrz x86 intrinsic
- _mm_cmpge_pd x86 intrinsic
- _mm_cmpge_ps x86 intrinsic
- _mm_cmpge_sd x86 intrinsic
- _mm_cmpge_ss x86 intrinsic
- _mm_cmpgt_epi16 x86 intrinsic
- _mm_cmpgt_epi32 x86 intrinsic
- _mm_cmpgt_epi64 x86 intrinsic
- _mm_cmpgt_epi8 x86 intrinsic
- _mm_cmpgt_pi8 x86 intrinsic
- _mm_cmpgt_pi16 x86 intrinsic
- _mm_cmpgt_pi32 x86 intrinsic
- _mm_cmpgt_pd x86 intrinsic
- _mm_cmpgt_ps x86 intrinsic
- _mm_cmpgt_sd x86 intrinsic
- _mm_cmpgt_ss x86 intrinsic
- _mm_cmpistra x86 intrinsic
- _mm_cmpistrc x86 intrinsic
- _mm_cmpistri x86 intrinsic
- _mm_cmpistrm x86 intrinsic
- _mm_cmpistro x86 intrinsic
- _mm_cmpistrs x86 intrinsic
- _mm_cmpistrz x86 intrinsic
- _mm_cmple_pd x86 intrinsic
- _mm_cmple_ps x86 intrinsic
- _mm_cmple_sd x86 intrinsic
- _mm_cmple_ss x86 intrinsic
- _mm_cmplt_epi16 x86 intrinsic
- _mm_cmplt_epi32 x86 intrinsic
- _mm_cmplt_epi8 x86 intrinsic
- _mm_cmplt_pd x86 intrinsic
- _mm_cmplt_ps x86 intrinsic
- _mm_cmplt_sd x86 intrinsic
- _mm_cmplt_ss x86 intrinsic
- _mm_cmpneq_pd x86 intrinsic
- _mm_cmpneq_ps x86 intrinsic
- _mm_cmpneq_sd x86 intrinsic
- _mm_cmpneq_ss x86 intrinsic
- _mm_cmpnge_pd x86 intrinsic
- _mm_cmpnge_ps x86 intrinsic
- _mm_cmpnge_sd x86 intrinsic
- _mm_cmpnge_ss x86 intrinsic
- _mm_cmpngt_pd x86 intrinsic
- _mm_cmpngt_ps x86 intrinsic
- _mm_cmpngt_sd x86 intrinsic
- _mm_cmpngt_ss x86 intrinsic
- _mm_cmpnle_pd x86 intrinsic
- _mm_cmpnle_ps x86 intrinsic
- _mm_cmpnle_sd x86 intrinsic
- _mm_cmpnle_ss x86 intrinsic
- _mm_cmpnlt_pd x86 intrinsic
- _mm_cmpnlt_ps x86 intrinsic
- _mm_cmpnlt_sd x86 intrinsic
- _mm_cmpnlt_ss x86 intrinsic
- _mm_cmpord_pd x86 intrinsic
- _mm_cmpord_ps x86 intrinsic
- _mm_cmpord_sd x86 intrinsic
- _mm_cmpord_ss x86 intrinsic
- _mm_cmpunord_pd x86 intrinsic
- _mm_cmpunord_ps x86 intrinsic
- _mm_cmpunord_sd x86 intrinsic
- _mm_cmpunord_ss x86 intrinsic
- _mm_com_epi16 x86 intrinsic
- _mm_com_epi32 x86 intrinsic
- _mm_com_epi64 x86 intrinsic
- _mm_com_epi8 x86 intrinsic
- _mm_com_epu16 x86 intrinsic
- _mm_com_epu32 x86 intrinsic
- _mm_com_epu64 x86 intrinsic
- _mm_com_epu8 x86 intrinsic
- _mm_comieq_sd x86 intrinsic
- _mm_comieq_ss x86 intrinsic
- _mm_comige_sd x86 intrinsic
- _mm_comige_ss x86 intrinsic
- _mm_comigt_sd x86 intrinsic
- _mm_comigt_ss x86 intrinsic
- _mm_comile_sd x86 intrinsic
- _mm_comile_ss x86 intrinsic
- _mm_comilt_sd x86 intrinsic
- _mm_comilt_ss x86 intrinsic
- _mm_comineq_sd x86 intrinsic
- _mm_comineq_ss x86 intrinsic
- _mm_crc32_u16 x86 intrinsic
- _mm_crc32_u32 x86 intrinsic
- _mm_crc32_u8 x86 intrinsic
- _mm_cvt_pi2ps x86 intrinsic
- _mm_cvt_ps2pi x86 intrinsic
- _mm_cvt_si2ss x86 intrinsic
- _mm_cvt_ss2si x86 intrinsic
- _mm_cvtepi16_epi32 x86 intrinsic
- _mm_cvtepi16_epi64 x86 intrinsic
- _mm_cvtepi32_epi64 x86 intrinsic
- _mm_cvtepi32_pd x86 intrinsic
- _mm_cvtepi32_ps x86 intrinsic
- _mm_cvtepi8_epi16 x86 intrinsic
- _mm_cvtepi8_epi32 x86 intrinsic
- _mm_cvtepi8_epi64 x86 intrinsic
- _mm_cvtepu16_epi32 x86 intrinsic
- _mm_cvtepu16_epi64 x86 intrinsic
- _mm_cvtepu32_epi64 x86 intrinsic
- _mm_cvtepu8_epi16 x86 intrinsic
- _mm_cvtepu8_epi32 x86 intrinsic
- _mm_cvtepu8_epi64 x86 intrinsic
- _mm_cvtpd_epi32 x86 intrinsic
- _mm_cvtpd_pi32 x86 intrinsic
- _mm_cvtpd_ps x86 intrinsic
- _mm_cvtph_ps x86 intrinsic
- _mm_cvtpi32_pd x86 intrinsic
- _mm_cvtps_epi32 x86 intrinsic
- _mm_cvtps_pd x86 intrinsic
- _mm_cvtps_ph x86 intrinsic
- _mm_cvtsd_f64 x86 intrinsic
- _mm_cvtsd_si32 x86 intrinsic
- _mm_cvtsd_ss x86 intrinsic
- _mm_cvtsi128_si32 x86 intrinsic
- _mm_cvtsi32_sd x86 intrinsic
- _mm_cvtsi32_si128 x86 intrinsic
- _mm_cvtsi32_si64 x86 intrinsic
- _mm_cvtsi64_si32 x86 intrinsic
- _mm_cvtss_f32 x86 intrinsic
- _mm_cvtss_sd x86 intrinsic
- _mm_cvtt_ps2pi x86 intrinsic
- _mm_cvtt_ss2si x86 intrinsic
- _mm_cvttpd_epi32 x86 intrinsic
- _mm_cvttpd_pi32 x86 intrinsic
- _mm_cvttps_epi32 x86 intrinsic
- _mm_cvttsd_si32 x86 intrinsic
- _mm_div_pd x86 intrinsic
- _mm_div_ps x86 intrinsic
- _mm_div_sd x86 intrinsic
- _mm_div_ss x86 intrinsic
- _mm_dp_pd x86 intrinsic
- _mm_dp_ps x86 intrinsic
- _mm_empty x86 intrinsic
- _mm_extract_epi16 x86 intrinsic
- _mm_extract_epi32 x86 intrinsic
- _mm_extract_epi8 x86 intrinsic
- _mm_extract_ps x86 intrinsic
- _mm_fmadd_pd x86 intrinsic
- _mm_fmadd_ps x86 intrinsic
- _mm_fmadd_sd x86 intrinsic
- _mm_fmadd_ss x86 intrinsic
- _mm_fmaddsub_pd x86 intrinsic
- _mm_fmaddsub_ps x86 intrinsic
- _mm_fmsub_pd x86 intrinsic
- _mm_fmsub_ps x86 intrinsic
- _mm_fmsub_sd x86 intrinsic
- _mm_fmsub_ss x86 intrinsic
- _mm_fmsubadd_pd x86 intrinsic
- _mm_fmsubadd_ps x86 intrinsic
- _mm_fnmadd_pd x86 intrinsic
- _mm_fnmadd_ps x86 intrinsic
- _mm_fnmadd_sd x86 intrinsic
- _mm_fnmadd_ss x86 intrinsic
- _mm_fnmsub_pd x86 intrinsic
- _mm_fnmsub_ps x86 intrinsic
- _mm_fnmsub_sd x86 intrinsic
- _mm_fnmsub_ss x86 intrinsic
- _mm_frcz_pd x86 intrinsic
- _mm_frcz_ps x86 intrinsic
- _mm_frcz_sd x86 intrinsic
- _mm_frcz_ss x86 intrinsic
- _mm_getcsr x86 intrinsic
- _mm_hadd_epi16 x86 intrinsic
- _mm_hadd_epi32 x86 intrinsic
- _mm_hadd_pd x86 intrinsic
- _mm_hadd_pi16 x86 intrinsic
- _mm_hadd_pi32 x86 intrinsic
- _mm_hadd_ps x86 intrinsic
- _mm_haddd_epi16 x86 intrinsic
- _mm_haddd_epi8 x86 intrinsic
- _mm_haddd_epu16 x86 intrinsic
- _mm_haddd_epu8 x86 intrinsic
- _mm_haddq_epi16 x86 intrinsic
- _mm_haddq_epi32 x86 intrinsic
- _mm_haddq_epi8 x86 intrinsic
- _mm_haddq_epu16 x86 intrinsic
- _mm_haddq_epu32 x86 intrinsic
- _mm_haddq_epu8 x86 intrinsic
- _mm_hadds_epi16 x86 intrinsic
- _mm_hadds_pi16 x86 intrinsic
- _mm_haddw_epi8 x86 intrinsic
- _mm_haddw_epu8 x86 intrinsic
- _mm_hsub_epi16 x86 intrinsic
- _mm_hsub_epi32 x86 intrinsic
- _mm_hsub_pd x86 intrinsic
- _mm_hsub_pi16 x86 intrinsic
- _mm_hsub_pi32 x86 intrinsic
- _mm_hsub_ps x86 intrinsic
- _mm_hsubd_epi16 x86 intrinsic
- _mm_hsubq_epi32 x86 intrinsic
- _mm_hsubs_epi16 x86 intrinsic
- _mm_hsubs_pi16 x86 intrinsic
- _mm_hsubw_epi8 x86 intrinsic
- _mm_i32gather_epi32 x86 intrinsic
- _mm_i32gather_epi64 x86 intrinsic
- _mm_i32gather_pd x86 intrinsic
- _mm_i32gather_ps x86 intrinsic
- _mm_i64gather_epi32 x86 intrinsic
- _mm_i64gather_epi64 x86 intrinsic
- _mm_i64gather_pd x86 intrinsic
- _mm_i64gather_ps x86 intrinsic
- _mm_insert_epi16 x86 intrinsic
- _mm_insert_epi32 x86 intrinsic
- _mm_insert_epi8 x86 intrinsic
- _mm_insert_ps x86 intrinsic
- _mm_lddqu_si128 x86 intrinsic
- _mm_lfence x86 intrinsic
- _mm_load_pd x86 intrinsic
- _mm_load_ps x86 intrinsic
- _mm_load_ps1 x86 intrinsic
- _mm_load_sd x86 intrinsic
- _mm_load_si128 x86 intrinsic
- _mm_load_ss x86 intrinsic
- _mm_load1_pd x86 intrinsic
- _mm_loaddup_pd x86 intrinsic
- _mm_loadh_pd x86 intrinsic
- _mm_loadh_pi x86 intrinsic
- _mm_loadl_epi64 x86 intrinsic
- _mm_loadl_pd x86 intrinsic
- _mm_loadl_pi x86 intrinsic
- _mm_loadr_pd x86 intrinsic
- _mm_loadr_ps x86 intrinsic
- _mm_loadu_pd x86 intrinsic
- _mm_loadu_ps x86 intrinsic
- _mm_loadu_si128 x86 intrinsic
- _mm_macc_epi16 x86 intrinsic
- _mm_macc_epi32 x86 intrinsic
- _mm_macc_pd x86 intrinsic
- _mm_macc_ps x86 intrinsic
- _mm_macc_sd x86 intrinsic
- _mm_macc_ss x86 intrinsic
- _mm_maccd_epi16 x86 intrinsic
- _mm_macchi_epi32 x86 intrinsic
- _mm_macclo_epi32 x86 intrinsic
- _mm_maccs_epi16 x86 intrinsic
- _mm_maccs_epi32 x86 intrinsic
- _mm_maccsd_epi16 x86 intrinsic
- _mm_maccshi_epi32 x86 intrinsic
- _mm_maccslo_epi32 x86 intrinsic
- _mm_madd_epi16 x86 intrinsic
- _mm_madd_pi16 x86 intrinsic
- _mm_maddd_epi16 x86 intrinsic
- _mm_maddsd_epi16 x86 intrinsic
- _mm_maddsub_pd x86 intrinsic
- _mm_maddsub_ps x86 intrinsic
- _mm_maddubs_epi16 x86 intrinsic
- _mm_maddubs_pi16 x86 intrinsic
- _mm_mask_i32gather_epi32 x86 intrinsic
- _mm_mask_i32gather_epi64 x86 intrinsic
- _mm_mask_i32gather_pd x86 intrinsic
- _mm_mask_i32gather_ps x86 intrinsic
- _mm_mask_i64gather_epi32 x86 intrinsic
- _mm_mask_i64gather_epi64 x86 intrinsic
- _mm_mask_i64gather_pd x86 intrinsic
- _mm_mask_i64gather_ps x86 intrinsic
- _mm_maskload_epi32 x86 intrinsic
- _mm_maskload_epi64 x86 intrinsic
- _mm_maskload_pd x86 intrinsic
- _mm_maskload_ps x86 intrinsic
- _mm_maskmoveu_si128 x86 intrinsic
- _mm_maskstore_epi32 x86 intrinsic
- _mm_maskstore_epi64 x86 intrinsic
- _mm_maskstore_pd x86 intrinsic
- _mm_maskstore_ps x86 intrinsic
- _mm_max_epi16 x86 intrinsic
- _mm_max_epi32 x86 intrinsic
- _mm_max_epi8 x86 intrinsic
- _mm_max_epu16 x86 intrinsic
- _mm_max_epu32 x86 intrinsic
- _mm_max_epu8 x86 intrinsic
- _mm_max_pd x86 intrinsic
- _mm_max_ps x86 intrinsic
- _mm_max_sd x86 intrinsic
- _mm_max_ss x86 intrinsic
- _mm_mfence x86 intrinsic
- _mm_min_epi16 x86 intrinsic
- _mm_min_epi32 x86 intrinsic
- _mm_min_epi8 x86 intrinsic
- _mm_min_epu16 x86 intrinsic
- _mm_min_epu32 x86 intrinsic
- _mm_min_epu8 x86 intrinsic
- _mm_min_pd x86 intrinsic
- _mm_min_ps x86 intrinsic
- _mm_min_sd x86 intrinsic
- _mm_min_ss x86 intrinsic
- _mm_minpos_epu16 x86 intrinsic
- _mm_monitor x86 intrinsic
- _mm_move_epi64 x86 intrinsic
- _mm_move_sd x86 intrinsic
- _mm_move_ss x86 intrinsic
- _mm_movedup_pd x86 intrinsic
- _mm_movehdup_ps x86 intrinsic
- _mm_movehl_ps x86 intrinsic
- _mm_moveldup_ps x86 intrinsic
- _mm_movelh_ps x86 intrinsic
- _mm_movemask_epi8 x86 intrinsic
- _mm_movemask_pd x86 intrinsic
- _mm_movemask_ps x86 intrinsic
- _mm_movepi64_pi64 x86 intrinsic
- _mm_movpi64_epi64 x86 intrinsic
- _mm_mpsadbw_epu8 x86 intrinsic
- _mm_msub_pd x86 intrinsic
- _mm_msub_ps x86 intrinsic
- _mm_msub_sd x86 intrinsic
- _mm_msub_ss x86 intrinsic
- _mm_msubadd_pd x86 intrinsic
- _mm_msubadd_ps x86 intrinsic
- _mm_mul_epi32 x86 intrinsic
- _mm_mul_epu32 x86 intrinsic
- _mm_mul_pd x86 intrinsic
- _mm_mul_ps x86 intrinsic
- _mm_mul_sd x86 intrinsic
- _mm_mul_ss x86 intrinsic
- _mm_mul_su32 x86 intrinsic
- _mm_mulhi_epi16 x86 intrinsic
- _mm_mulhi_epu16 x86 intrinsic
- _mm_mulhi_pi16 x86 intrinsic
- _mm_mulhrs_epi16 x86 intrinsic
- _mm_mulhrs_pi16 x86 intrinsic
- _mm_mullo_epi16 x86 intrinsic
- _mm_mullo_epi32 x86 intrinsic
- _mm_mullo_pi16 x86 intrinsic
- _mm_mwait x86 intrinsic
- _mm_nmacc_pd x86 intrinsic
- _mm_nmacc_ps x86 intrinsic
- _mm_nmacc_sd x86 intrinsic
- _mm_nmacc_ss x86 intrinsic
- _mm_nmsub_pd x86 intrinsic
- _mm_nmsub_ps x86 intrinsic
- _mm_nmsub_sd x86 intrinsic
- _mm_nmsub_ss x86 intrinsic
- _mm_or_pd x86 intrinsic
- _mm_or_ps x86 intrinsic
- _mm_or_si64 x86 intrinsic
- _mm_or_si128 x86 intrinsic
- _mm_packs_epi16 x86 intrinsic
- _mm_packs_epi32 x86 intrinsic
- _mm_packs_pi16 x86 intrinsic
- _mm_packs_pi32 x86 intrinsic
- _mm_packs_pu16 x86 intrinsic
- _mm_packus_epi16 x86 intrinsic
- _mm_packus_epi32 x86 intrinsic
- _mm_pause x86 intrinsic
- _mm_perm_epi8 x86 intrinsic
- _mm_permute_pd x86 intrinsic
- _mm_permute_ps x86 intrinsic
- _mm_permute2_pd x86 intrinsic
- _mm_permute2_ps x86 intrinsic
- _mm_permutevar_pd x86 intrinsic
- _mm_permutevar_ps x86 intrinsic
- _mm_popcnt_u32 x86 intrinsic
- _mm_prefetch x86 intrinsic
- _mm_rcp_ps x86 intrinsic
- _mm_rcp_ss x86 intrinsic
- _mm_rot_epi16 x86 intrinsic
- _mm_rot_epi32 x86 intrinsic
- _mm_rot_epi64 x86 intrinsic
- _mm_rot_epi8 x86 intrinsic
- _mm_roti_epi16 x86 intrinsic
- _mm_roti_epi32 x86 intrinsic
- _mm_roti_epi64 x86 intrinsic
- _mm_roti_epi8 x86 intrinsic
- _mm_round_pd x86 intrinsic
- _mm_round_ps x86 intrinsic
- _mm_round_sd x86 intrinsic
- _mm_round_ss x86 intrinsic
- _mm_rsqrt_ps x86 intrinsic
- _mm_rsqrt_ss x86 intrinsic
- _mm_sad_epu8 x86 intrinsic
- _mm_set_epi16 x86 intrinsic
- _mm_set_epi32 x86 intrinsic
- _mm_set_epi64 x86 intrinsic
- _mm_set_epi8 x86 intrinsic
- _mm_set_pd x86 intrinsic
- _mm_set_pi16 x86 intrinsic
- _mm_set_pi32 x86 intrinsic
- _mm_set_pi8 x86 intrinsic
- _mm_set_ps x86 intrinsic
- _mm_set_ps1 x86 intrinsic
- _mm_set_sd x86 intrinsic
- _mm_set_ss x86 intrinsic
- _mm_set1_epi16 x86 intrinsic
- _mm_set1_epi32 x86 intrinsic
- _mm_set1_epi64 x86 intrinsic
- _mm_set1_epi8 x86 intrinsic
- _mm_set1_pd x86 intrinsic
- _mm_set1_pi16 x86 intrinsic
- _mm_set1_pi32 x86 intrinsic
- _mm_set1_pi8 x86 intrinsic
- _mm_setcsr x86 intrinsic
- _mm_setl_epi64 x86 intrinsic
- _mm_setr_epi16 x86 intrinsic
- _mm_setr_epi32 x86 intrinsic
- _mm_setr_epi64 x86 intrinsic
- _mm_setr_epi8 x86 intrinsic
- _mm_setr_pd x86 intrinsic
- _mm_setr_pi16 x86 intrinsic
- _mm_setr_pi32 x86 intrinsic
- _mm_setr_pi8 x86 intrinsic
- _mm_setr_ps x86 intrinsic
- _mm_setzero_pd x86 intrinsic
- _mm_setzero_ps x86 intrinsic
- _mm_setzero_si128 x86 intrinsic
- _mm_setzero_si64 x86 intrinsic
- _mm_sfence x86 intrinsic
- _mm_sha_epi16 x86 intrinsic
- _mm_sha_epi32 x86 intrinsic
- _mm_sha_epi64 x86 intrinsic
- _mm_sha_epi8 x86 intrinsic
- _mm_shl_epi16 x86 intrinsic
- _mm_shl_epi32 x86 intrinsic
- _mm_shl_epi64 x86 intrinsic
- _mm_shl_epi8 x86 intrinsic
- _mm_shuffle_epi32 x86 intrinsic
- _mm_shuffle_epi8 x86 intrinsic
- _mm_shuffle_pd x86 intrinsic
- _mm_shuffle_pi8 x86 intrinsic
- _mm_shuffle_ps x86 intrinsic
- _mm_shufflehi_epi16 x86 intrinsic
- _mm_shufflelo_epi16 x86 intrinsic
- _mm_sign_epi16 x86 intrinsic
- _mm_sign_epi32 x86 intrinsic
- _mm_sign_epi8 x86 intrinsic
- _mm_sign_pi16 x86 intrinsic
- _mm_sign_pi32 x86 intrinsic
- _mm_sign_pi8 x86 intrinsic
- _mm_sll_epi16 x86 intrinsic
- _mm_sll_epi32 x86 intrinsic
- _mm_sll_epi64 x86 intrinsic
- _mm_sll_pi16 x86 intrinsic
- _mm_sll_pi32 x86 intrinsic
- _mm_sll_si64 x86 intrinsic
- _mm_slli_epi16 x86 intrinsic
- _mm_slli_epi32 x86 intrinsic
- _mm_slli_epi64 x86 intrinsic
- _mm_slli_pi16 x86 intrinsic
- _mm_slli_pi32 x86 intrinsic
- _mm_slli_si64 x86 intrinsic
- _mm_slli_si128 x86 intrinsic
- _mm_sllv_epi32 x86 intrinsic
- _mm_sllv_epi64 x86 intrinsic
- _mm_sqrt_pd x86 intrinsic
- _mm_sqrt_ps x86 intrinsic
- _mm_sqrt_sd x86 intrinsic
- _mm_sqrt_ss x86 intrinsic
- _mm_sra_epi16 x86 intrinsic
- _mm_sra_epi32 x86 intrinsic
- _mm_sra_pi16 x86 intrinsic
- _mm_sra_pi32 x86 intrinsic
- _mm_srai_epi16 x86 intrinsic
- _mm_srai_epi32 x86 intrinsic
- _mm_srai_pi16 x86 intrinsic
- _mm_srai_pi32 x86 intrinsic
- _mm_srav_epi32 x86 intrinsic
- _mm_srl_epi16 x86 intrinsic
- _mm_srl_epi32 x86 intrinsic
- _mm_srl_epi64 x86 intrinsic
- _mm_srl_pi16 x86 intrinsic
- _mm_srl_pi32 x86 intrinsic
- _mm_srl_si64 x86 intrinsic
- _mm_srli_epi16 x86 intrinsic
- _mm_srli_epi32 x86 intrinsic
- _mm_srli_epi64 x86 intrinsic
- _mm_srli_pi16 x86 intrinsic
- _mm_srli_pi32 x86 intrinsic
- _mm_srli_si64 x86 intrinsic
- _mm_srli_si128 x86 intrinsic
- _mm_srlv_epi32 x86 intrinsic
- _mm_srlv_epi64 x86 intrinsic
- _mm_store_pd x86 intrinsic
- _mm_store_ps x86 intrinsic
- _mm_store_ps1 x86 intrinsic
- _mm_store_sd x86 intrinsic
- _mm_store_si128 x86 intrinsic
- _mm_store_ss x86 intrinsic
- _mm_store1_pd x86 intrinsic
- _mm_storeh_pd x86 intrinsic
- _mm_storeh_pi x86 intrinsic
- _mm_storel_epi64 x86 intrinsic
- _mm_storel_pd x86 intrinsic
- _mm_storel_pi x86 intrinsic
- _mm_storer_pd x86 intrinsic
- _mm_storer_ps x86 intrinsic
- _mm_storeu_pd x86 intrinsic
- _mm_storeu_ps x86 intrinsic
- _mm_storeu_si128 x86 intrinsic
- _mm_stream_load_si128 x86 intrinsic
- _mm_stream_pd x86 intrinsic
- _mm_stream_pi x86 intrinsic
- _mm_stream_ps x86 intrinsic
- _mm_stream_si128 x86 intrinsic
- _mm_stream_si32 x86 intrinsic
- _mm_sub_epi16 x86 intrinsic
- _mm_sub_epi32 x86 intrinsic
- _mm_sub_epi64 x86 intrinsic
- _mm_sub_epi8 x86 intrinsic
- _mm_sub_pd x86 intrinsic
- _mm_sub_pi8 x86 intrinsic
- _mm_sub_pi16 x86 intrinsic
- _mm_sub_pi32 x86 intrinsic
- _mm_sub_ps x86 intrinsic
- _mm_sub_sd x86 intrinsic
- _mm_sub_si64 x86 intrinsic
- _mm_sub_ss x86 intrinsic
- _mm_subs_epi16 x86 intrinsic
- _mm_subs_epi8 x86 intrinsic
- _mm_subs_epu16 x86 intrinsic
- _mm_subs_epu8 x86 intrinsic
- _mm_subs_pi8 x86 intrinsic
- _mm_subs_pi16 x86 intrinsic
- _mm_subs_pu8 x86 intrinsic
- _mm_subs_pu16 x86 intrinsic
- _mm_testc_pd x86 intrinsic
- _mm_testc_ps x86 intrinsic
- _mm_testc_si128 x86 intrinsic
- _mm_testnzc_pd x86 intrinsic
- _mm_testnzc_ps x86 intrinsic
- _mm_testnzc_si128 x86 intrinsic
- _mm_testz_pd x86 intrinsic
- _mm_testz_ps x86 intrinsic
- _mm_testz_si128 x86 intrinsic
- _mm_ucomieq_sd x86 intrinsic
- _mm_ucomieq_ss x86 intrinsic
- _mm_ucomige_sd x86 intrinsic
- _mm_ucomige_ss x86 intrinsic
- _mm_ucomigt_sd x86 intrinsic
- _mm_ucomigt_ss x86 intrinsic
- _mm_ucomile_sd x86 intrinsic
- _mm_ucomile_ss x86 intrinsic
- _mm_ucomilt_sd x86 intrinsic
- _mm_ucomilt_ss x86 intrinsic
- _mm_ucomineq_sd x86 intrinsic
- _mm_ucomineq_ss x86 intrinsic
- _mm_unpackhi_epi16 x86 intrinsic
- _mm_unpackhi_epi32 x86 intrinsic
- _mm_unpackhi_epi64 x86 intrinsic
- _mm_unpackhi_epi8 x86 intrinsic
- _mm_unpackhi_pd x86 intrinsic
- _mm_unpackhi_pi8 x86 intrinsic
- _mm_unpackhi_pi16 x86 intrinsic
- _mm_unpackhi_pi32 x86 intrinsic
- _mm_unpackhi_ps x86 intrinsic
- _mm_unpacklo_epi16 x86 intrinsic
- _mm_unpacklo_epi32 x86 intrinsic
- _mm_unpacklo_epi64 x86 intrinsic
- _mm_unpacklo_epi8 x86 intrinsic
- _mm_unpacklo_pd x86 intrinsic
- _mm_unpacklo_pi8 x86 intrinsic
- _mm_unpacklo_pi16 x86 intrinsic
- _mm_unpacklo_pi32 x86 intrinsic
- _mm_unpacklo_ps x86 intrinsic
- _mm_xor_pd x86 intrinsic
- _mm_xor_ps x86 intrinsic
- _mm_xor_si64 x86 intrinsic
- _mm_xor_si128 x86 intrinsic
- _mm256_abs_epi16 x86 intrinsic
- _mm256_abs_epi32 x86 intrinsic
- _mm256_abs_epi8 x86 intrinsic
- _mm256_add_epi16 x86 intrinsic
- _mm256_add_epi32 x86 intrinsic
- _mm256_add_epi64 x86 intrinsic
- _mm256_add_epi8 x86 intrinsic
- _mm256_add_pd x86 intrinsic
- _mm256_add_ps x86 intrinsic
- _mm256_adds_epi16 x86 intrinsic
- _mm256_adds_epi8 x86 intrinsic
- _mm256_adds_epu16 x86 intrinsic
- _mm256_adds_epu8 x86 intrinsic
- _mm256_addsub_pd x86 intrinsic
- _mm256_addsub_ps x86 intrinsic
- _mm256_alignr_epi8 x86 intrinsic
- _mm256_and_pd x86 intrinsic
- _mm256_and_ps x86 intrinsic
- _mm256_and_si256 x86 intrinsic
- _mm256_andnot_pd x86 intrinsic
- _mm256_andnot_ps x86 intrinsic
- _mm256_andnot_si256 x86 intrinsic
- _mm256_avg_epu16 x86 intrinsic
- _mm256_avg_epu8 x86 intrinsic
- _mm256_blend_epi16 x86 intrinsic
- _mm256_blend_epi32 x86 intrinsic
- _mm256_blend_pd x86 intrinsic
- _mm256_blend_ps x86 intrinsic
- _mm256_blendv_epi8 x86 intrinsic
- _mm256_blendv_pd x86 intrinsic
- _mm256_blendv_ps x86 intrinsic
- _mm256_broadcast_pd x86 intrinsic
- _mm256_broadcast_ps x86 intrinsic
- _mm256_broadcast_sd x86 intrinsic
- _mm256_broadcast_ss x86 intrinsic
- _mm256_broadcastb_epi8 x86 intrinsic
- _mm256_broadcastd_epi32 x86 intrinsic
- _mm256_broadcastq_epi64 x86 intrinsic
- _mm256_broadcastsd_pd x86 intrinsic
- _mm256_broadcastsi128_si256 x86 intrinsic
- _mm256_broadcastss_ps x86 intrinsic
- _mm256_broadcastw_epi16 x86 intrinsic
- _mm256_castpd_ps x86 intrinsic
- _mm256_castpd_si256 x86 intrinsic
- _mm256_castpd128_pd256 x86 intrinsic
- _mm256_castpd256_pd128 x86 intrinsic
- _mm256_castps_pd x86 intrinsic
- _mm256_castps_si256 x86 intrinsic
- _mm256_castps128_ps256 x86 intrinsic
- _mm256_castps256_ps128 x86 intrinsic
- _mm256_castsi128_si256 x86 intrinsic
- _mm256_castsi256_pd x86 intrinsic
- _mm256_castsi256_ps x86 intrinsic
- _mm256_castsi256_si128 x86 intrinsic
- _mm256_cmov_si256 x86 intrinsic
- _mm256_cmp_pd x86 intrinsic
- _mm256_cmp_ps x86 intrinsic
- _mm256_cmpeq_epi16 x86 intrinsic
- _mm256_cmpeq_epi32 x86 intrinsic
- _mm256_cmpeq_epi64 x86 intrinsic
- _mm256_cmpeq_epi8 x86 intrinsic
- _mm256_cmpgt_epi16 x86 intrinsic
- _mm256_cmpgt_epi32 x86 intrinsic
- _mm256_cmpgt_epi64 x86 intrinsic
- _mm256_cmpgt_epi8 x86 intrinsic
- _mm256_cvtepi16_epi32 x86 intrinsic
- _mm256_cvtepi16_epi64 x86 intrinsic
- _mm256_cvtepi32_epi64 x86 intrinsic
- _mm256_cvtepi32_pd x86 intrinsic
- _mm256_cvtepi32_ps x86 intrinsic
- _mm256_cvtepi8_epi16 x86 intrinsic
- _mm256_cvtepi8_epi32 x86 intrinsic
- _mm256_cvtepi8_epi64 x86 intrinsic
- _mm256_cvtepu16_epi32 x86 intrinsic
- _mm256_cvtepu16_epi64 x86 intrinsic
- _mm256_cvtepu32_epi64 x86 intrinsic
- _mm256_cvtepu8_epi16 x86 intrinsic
- _mm256_cvtepu8_epi32 x86 intrinsic
- _mm256_cvtepu8_epi64 x86 intrinsic
- _mm256_cvtpd_epi32 x86 intrinsic
- _mm256_cvtpd_ps x86 intrinsic
- _mm256_cvtph_ps x86 intrinsic
- _mm256_cvtps_epi32 x86 intrinsic
- _mm256_cvtps_pd x86 intrinsic
- _mm256_cvtps_ph x86 intrinsic
- _mm256_cvttpd_epi32 x86 intrinsic
- _mm256_cvttps_epi32 x86 intrinsic
- _mm256_div_pd x86 intrinsic
- _mm256_div_ps x86 intrinsic
- _mm256_dp_ps x86 intrinsic
- _mm256_extractf128_pd x86 intrinsic
- _mm256_extractf128_ps x86 intrinsic
- _mm256_extractf128_si256 x86 intrinsic
- _mm256_extracti128_si256 x86 intrinsic
- _mm256_fmadd_pd x86 intrinsic
- _mm256_fmadd_ps x86 intrinsic
- _mm256_fmaddsub_pd x86 intrinsic
- _mm256_fmaddsub_ps x86 intrinsic
- _mm256_fmsub_pd x86 intrinsic
- _mm256_fmsub_ps x86 intrinsic
- _mm256_fmsubadd_pd x86 intrinsic
- _mm256_fmsubadd_ps x86 intrinsic
- _mm256_fnmadd_pd x86 intrinsic
- _mm256_fnmadd_ps x86 intrinsic
- _mm256_fnmsub_pd x86 intrinsic
- _mm256_fnmsub_ps x86 intrinsic
- _mm256_frcz_pd x86 intrinsic
- _mm256_frcz_ps x86 intrinsic
- _mm256_hadd_epi16 x86 intrinsic
- _mm256_hadd_epi32 x86 intrinsic
- _mm256_hadd_pd x86 intrinsic
- _mm256_hadd_ps x86 intrinsic
- _mm256_hadds_epi16 x86 intrinsic
- _mm256_hsub_epi16 x86 intrinsic
- _mm256_hsub_epi32 x86 intrinsic
- _mm256_hsub_pd x86 intrinsic
- _mm256_hsub_ps x86 intrinsic
- _mm256_hsubs_epi16 x86 intrinsic
- _mm256_i32gather_epi32 x86 intrinsic
- _mm256_i32gather_epi64 x86 intrinsic
- _mm256_i32gather_pd x86 intrinsic
- _mm256_i32gather_ps x86 intrinsic
- _mm256_i64gather_epi32 x86 intrinsic
- _mm256_i64gather_epi64 x86 intrinsic
- _mm256_i64gather_pd x86 intrinsic
- _mm256_i64gather_ps x86 intrinsic
- _mm256_insertf128_pd x86 intrinsic
- _mm256_insertf128_ps x86 intrinsic
- _mm256_insertf128_si256 x86 intrinsic
- _mm256_inserti128_si256 x86 intrinsic
- _mm256_lddqu_si256 x86 intrinsic
- _mm256_load_pd x86 intrinsic
- _mm256_load_ps x86 intrinsic
- _mm256_load_si256 x86 intrinsic
- _mm256_loadu_pd x86 intrinsic
- _mm256_loadu_ps x86 intrinsic
- _mm256_loadu_si256 x86 intrinsic
- _mm256_macc_pd x86 intrinsic
- _mm256_macc_ps x86 intrinsic
- _mm256_madd_epi16 x86 intrinsic
- _mm256_maddsub_pd x86 intrinsic
- _mm256_maddsub_ps x86 intrinsic
- _mm256_maddubs_epi16 x86 intrinsic
- _mm256_mask_i32gather_epi32 x86 intrinsic
- _mm256_mask_i32gather_epi64 x86 intrinsic
- _mm256_mask_i32gather_pd x86 intrinsic
- _mm256_mask_i32gather_ps x86 intrinsic
- _mm256_mask_i64gather_epi32 x86 intrinsic
- _mm256_mask_i64gather_epi64 x86 intrinsic
- _mm256_mask_i64gather_pd x86 intrinsic
- _mm256_mask_i64gather_ps x86 intrinsic
- _mm256_maskload_epi32 x86 intrinsic
- _mm256_maskload_epi64 x86 intrinsic
- _mm256_maskload_pd x86 intrinsic
- _mm256_maskload_ps x86 intrinsic
- _mm256_maskstore_epi32 x86 intrinsic
- _mm256_maskstore_epi64 x86 intrinsic
- _mm256_maskstore_pd x86 intrinsic
- _mm256_maskstore_ps x86 intrinsic
- _mm256_max_epi16 x86 intrinsic
- _mm256_max_epi32 x86 intrinsic
- _mm256_max_epi8 x86 intrinsic
- _mm256_max_epu16 x86 intrinsic
- _mm256_max_epu32 x86 intrinsic
- _mm256_max_epu8 x86 intrinsic
- _mm256_max_pd x86 intrinsic
- _mm256_max_ps x86 intrinsic
- _mm256_min_epi16 x86 intrinsic
- _mm256_min_epi32 x86 intrinsic
- _mm256_min_epi8 x86 intrinsic
- _mm256_min_epu16 x86 intrinsic
- _mm256_min_epu32 x86 intrinsic
- _mm256_min_epu8 x86 intrinsic
- _mm256_min_pd x86 intrinsic
- _mm256_min_ps x86 intrinsic
- _mm256_movedup_pd x86 intrinsic
- _mm256_movehdup_ps x86 intrinsic
- _mm256_moveldup_ps x86 intrinsic
- _mm256_movemask_epi8 x86 intrinsic
- _mm256_movemask_pd x86 intrinsic
- _mm256_movemask_ps x86 intrinsic
- _mm256_mpsadbw_epu8 x86 intrinsic
- _mm256_msub_pd x86 intrinsic
- _mm256_msub_ps x86 intrinsic
- _mm256_msubadd_pd x86 intrinsic
- _mm256_msubadd_ps x86 intrinsic
- _mm256_mul_epi32 x86 intrinsic
- _mm256_mul_epu32 x86 intrinsic
- _mm256_mul_pd x86 intrinsic
- _mm256_mul_ps x86 intrinsic
- _mm256_mulhi_epi16 x86 intrinsic
- _mm256_mulhi_epu16 x86 intrinsic
- _mm256_mulhrs_epi16 x86 intrinsic
- _mm256_mullo_epi16 x86 intrinsic
- _mm256_mullo_epi32 x86 intrinsic
- _mm256_nmacc_pd x86 intrinsic
- _mm256_nmacc_ps x86 intrinsic
- _mm256_nmsub_pd x86 intrinsic
- _mm256_nmsub_ps x86 intrinsic
- _mm256_or_pd x86 intrinsic
- _mm256_or_ps x86 intrinsic
- _mm256_or_si256 x86 intrinsic
- _mm256_packs_epi16 x86 intrinsic
- _mm256_packs_epi32 x86 intrinsic
- _mm256_packus_epi16 x86 intrinsic
- _mm256_packus_epi32 x86 intrinsic
- _mm256_permute_pd x86 intrinsic
- _mm256_permute_ps x86 intrinsic
- _mm256_permute2_pd x86 intrinsic
- _mm256_permute2_ps x86 intrinsic
- _mm256_permute2f128_pd x86 intrinsic
- _mm256_permute2f128_ps x86 intrinsic
- _mm256_permute2f128_si256 x86 intrinsic
- _mm256_permute2x128_si256 x86 intrinsic
- _mm256_permute4x64_epi64 x86 intrinsic
- _mm256_permute4x64_pd x86 intrinsic
- _mm256_permutevar_pd x86 intrinsic
- _mm256_permutevar_ps x86 intrinsic
- _mm256_permutevar8x32_epi32 x86 intrinsic
- _mm256_permutevar8x32_ps x86 intrinsic
- _mm256_rcp_ps x86 intrinsic
- _mm256_round_pd x86 intrinsic
- _mm256_round_ps x86 intrinsic
- _mm256_rsqrt_ps x86 intrinsic
- _mm256_sad_epu8 x86 intrinsic
- _mm256_set_epi16 x86 intrinsic
- _mm256_set_epi32 x86 intrinsic
- _mm256_set_epi8 x86 intrinsic
- _mm256_set_pd x86 intrinsic
- _mm256_set_ps x86 intrinsic
- _mm256_set1_epi16 x86 intrinsic
- _mm256_set1_epi32 x86 intrinsic
- _mm256_set1_epi8 x86 intrinsic
- _mm256_set1_pd x86 intrinsic
- _mm256_set1_ps x86 intrinsic
- _mm256_setr_epi16 x86 intrinsic
- _mm256_setr_epi32 x86 intrinsic
- _mm256_setr_epi8 x86 intrinsic
- _mm256_setr_pd x86 intrinsic
- _mm256_setr_ps x86 intrinsic
- _mm256_setzero_pd x86 intrinsic
- _mm256_setzero_ps x86 intrinsic
- _mm256_setzero_si256 x86 intrinsic
- _mm256_shuffle_epi32 x86 intrinsic
- _mm256_shuffle_epi8 x86 intrinsic
- _mm256_shuffle_pd x86 intrinsic
- _mm256_shuffle_ps x86 intrinsic
- _mm256_shufflehi_epi16 x86 intrinsic
- _mm256_shufflelo_epi16 x86 intrinsic
- _mm256_sign_epi16 x86 intrinsic
- _mm256_sign_epi32 x86 intrinsic
- _mm256_sign_epi8 x86 intrinsic
- _mm256_sll_epi16 x86 intrinsic
- _mm256_sll_epi32 x86 intrinsic
- _mm256_sll_epi64 x86 intrinsic
- _mm256_slli_epi16 x86 intrinsic
- _mm256_slli_epi32 x86 intrinsic
- _mm256_slli_epi64 x86 intrinsic
- _mm256_slli_si256 x86 intrinsic
- _mm256_sllv_epi32 x86 intrinsic
- _mm256_sllv_epi64 x86 intrinsic
- _mm256_sqrt_pd x86 intrinsic
- _mm256_sqrt_ps x86 intrinsic
- _mm256_sra_epi16 x86 intrinsic
- _mm256_sra_epi32 x86 intrinsic
- _mm256_srai_epi16 x86 intrinsic
- _mm256_srai_epi32 x86 intrinsic
- _mm256_srav_epi32 x86 intrinsic
- _mm256_srl_epi16 x86 intrinsic
- _mm256_srl_epi32 x86 intrinsic
- _mm256_srl_epi64 x86 intrinsic
- _mm256_srli_epi16 x86 intrinsic
- _mm256_srli_epi32 x86 intrinsic
- _mm256_srli_epi64 x86 intrinsic
- _mm256_srli_si256 x86 intrinsic
- _mm256_srlv_epi32 x86 intrinsic
- _mm256_srlv_epi64 x86 intrinsic
- _mm256_store_pd x86 intrinsic
- _mm256_store_ps x86 intrinsic
- _mm256_store_si256 x86 intrinsic
- _mm256_storeu_pd x86 intrinsic
- _mm256_storeu_ps x86 intrinsic
- _mm256_storeu_si256 x86 intrinsic
- _mm256_stream_load_si256 x86 intrinsic
- _mm256_stream_pd x86 intrinsic
- _mm256_stream_ps x86 intrinsic
- _mm256_stream_si256 x86 intrinsic
- _mm256_sub_epi16 x86 intrinsic
- _mm256_sub_epi32 x86 intrinsic
- _mm256_sub_epi64 x86 intrinsic
- _mm256_sub_epi8 x86 intrinsic
- _mm256_sub_pd x86 intrinsic
- _mm256_sub_ps x86 intrinsic
- _mm256_subs_epi16 x86 intrinsic
- _mm256_subs_epi8 x86 intrinsic
- _mm256_subs_epu16 x86 intrinsic
- _mm256_subs_epu8 x86 intrinsic
- _mm256_testc_pd x86 intrinsic
- _mm256_testc_ps x86 intrinsic
- _mm256_testc_si256 x86 intrinsic
- _mm256_testnzc_pd x86 intrinsic
- _mm256_testnzc_ps x86 intrinsic
- _mm256_testnzc_si256 x86 intrinsic
- _mm256_testz_pd x86 intrinsic
- _mm256_testz_ps x86 intrinsic
- _mm256_testz_si256 x86 intrinsic
- _mm256_unpackhi_epi16 x86 intrinsic
- _mm256_unpackhi_epi32 x86 intrinsic
- _mm256_unpackhi_epi64 x86 intrinsic
- _mm256_unpackhi_epi8 x86 intrinsic
- _mm256_unpackhi_pd x86 intrinsic
- _mm256_unpackhi_ps x86 intrinsic
- _mm256_unpacklo_epi16 x86 intrinsic
- _mm256_unpacklo_epi32 x86 intrinsic
- _mm256_unpacklo_epi64 x86 intrinsic
- _mm256_unpacklo_epi8 x86 intrinsic
- _mm256_unpacklo_pd x86 intrinsic
- _mm256_unpacklo_ps x86 intrinsic
- _mm256_xor_pd x86 intrinsic
- _mm256_xor_ps x86 intrinsic
- _mm256_xor_si256 x86 intrinsic
- _mm256_zeroall x86 intrinsic
- _mm256_zeroupper x86 intrinsic
- _mulx_u32 x86 intrinsic
- __nvreg_restore_fence x86 intrinsic
- __nvreg_save_fence x86 intrinsic
- _pdep_u32 x86 intrinsic
- _pext_u32 x86 intrinsic
- _rdrand16_step x86 intrinsic
- _rdrand32_step x86 intrinsic
- _rdseed16_step x86 intrinsic
- _rdseed32_step x86 intrinsic
- _rorx_u32 x86 intrinsic
- _rsm x86 intrinsic
- _sarx_i32 x86 intrinsic
- _sgdt x86 intrinsic
- _shlx_u32 x86 intrinsic
- _shrx_u32 x86 intrinsic
- __slwpcb x86 intrinsic
- _stac x86 intrinsic
- _store_be_u16 x86 intrinsic
- _storebe_i16 x86 intrinsic
- _store_be_u32 x86 intrinsic
- _storebe_i32 x86 intrinsic
- _Store_HLERelease x86 intrinsic
- _StorePointer_HLERelease x86 intrinsic
- _subborrow_u16 x86 intrinsic
- _subborrow_u32 x86 intrinsic
- _subborrow_u8 x86 intrinsic
- _t1mskc_u32 x86 intrinsic
- _tzcnt_u32 x86 intrinsic
- _tzmsk_u32 x86 intrinsic
- _xabort x86 intrinsic
- _xbegin x86 intrinsic
- _xend x86 intrinsic
- _xgetbv x86 intrinsic
- _xrstor x86 intrinsic
- _xsave x86 intrinsic
- _xsaveopt x86 intrinsic
- _xsetbv x86 intrinsic
- _xtest x86 intrinsic
ms.openlocfilehash: f13be5ddaa79382e3d58e96b2f4aaa0d7f9d6566
ms.sourcegitcommit: 65fead53d56d531d71be42216056aca5f44def11
ms.translationtype: MT
ms.contentlocale: pl-PL
ms.lasthandoff: 08/19/2020
ms.locfileid: "88610923"
---
# <a name="x86-intrinsics-list"></a>Lista funkcji wewnętrznych x86

Ten dokument zawiera listę funkcji wewnętrznych, które kompilator Microsoft C/C++ obsługuje, gdy jest przeznaczony dla procesorów x86.

Aby uzyskać informacje o poszczególnych funkcjach wewnętrznych, zapoznaj się z tymi zasobami, odpowiednio dla docelowej architektury procesora:

- Plik nagłówkowy. Wiele elementów wewnętrznych jest udokumentowanych w komentarzach w pliku nagłówkowym.

- [Przewodnik po architekturze Intel](https://software.intel.com/sites/landingpage/IntrinsicsGuide/). Użyj pola wyszukiwania, aby znaleźć określone elementy wewnętrzne.

- [Architektury Intel 64 i IA-32 — instrukcje dla deweloperów oprogramowania](https://software.intel.com/articles/intel-sdm)

- [Dokumentacja dotycząca programowania rozszerzeń zestawu instrukcji Intel Architecture](https://software.intel.com/isa-extensions)

- [Wprowadzenie do zaawansowanych rozszerzeń wektorów firmy Intel](https://software.intel.com/articles/introduction-to-intel-advanced-vector-extensions)

- [Przewodniki programistyczne AMD, instrukcje & dokumenty ISA](https://developer.amd.com/resources/developer-guides-manuals/)

## <a name="x86-intrinsics"></a>x86 — wewnętrzne

Poniższa tabela zawiera listę elementów wewnętrznych dostępnych na procesorach x86. W kolumnie technologii są wyświetlane wymagane instrukcje obsługi zestawu. Użyj wewnętrznego [__cpuid](cpuid-cpuidex.md) , aby określić obsługę zestawu instrukcji w czasie wykonywania. Jeśli dwa wpisy znajdują się w jednym wierszu, reprezentują różne punkty wejścia dla tego samego elementu wewnętrznego. [1] wskazuje, że element wewnętrzny jest dostępny tylko w przypadku procesorów AMD. [2] wskazuje, że element wewnętrzny jest dostępny tylko na procesorach firmy Intel. [3] wskazuje, że prototyp jest makrem. Nagłówek wymagany dla prototypu funkcji jest wymieniony w kolumnie nagłówek. Nagłówek intrin. h zawiera zarówno immintrin. h, jak i ammintrin. h dla uproszczenia.

|Nazwa funkcji wewnętrznej|Technologia|Header|Prototyp funkcji|
|--------------------|----------------|------------|------------------------|
|_addcarry_u16||intrin. h|niepodpisany znak _addcarry_u16 (znak bez znaku, niepodpisane, krótkie, niepodpisane, krótkie \* )|
|[_addcarry_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_addcarry_u32)||intrin. h|niepodpisany znak _addcarry_u32 (znak bez znaku, int, unsigned int, int bez znaku \* )|
|_addcarry_u8||intrin. h|niepodpisany znak _addcarry_u8 (znak bez znaku, znak bez znaku, znak bez znaku, znak bez znaku \* )|
|[_addcarryx_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_addcarryx_u32)|ADX [2]|immintrin. h|niepodpisany znak _addcarryx_u32 (znak bez znaku, int, unsigned int, int bez znaku \* )|
|[__addfsbyte](addfsbyte-addfsword-addfsdword.md)||intrin. h|void __addfsbyte (unsigned long, znak bez znaku)|
|[__addfsdword](addfsbyte-addfsword-addfsdword.md)||intrin. h|void __addfsdword (Long bez znaku, Long unsigned)|
|[__addfsword](addfsbyte-addfsword-addfsdword.md)||intrin. h|void __addfsword (Long unsigned unsigned Short)|
|[_AddressOfReturnAddress](addressofreturnaddress.md)||intrin. h|void \* _AddressOfReturnAddress (void)|
|[_andn_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_andn_u32)|BMI [1]|ammintrin. h|niepodpisane _andn_u32 int (niepodpisane int, int bez znaku)|
|[_bextr_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_bextr_u32)|BMI|ammintrin. h, immintrin. h|niepodpisane _bextr_u32 int (niepodpisane int, int unsigned int)|
|_bextri_u32|ABM [1]|ammintrin. h|niepodpisane _bextri_u32 int (niepodpisane int, int bez znaku)|
|[_BitScanForward](bitscanforward-bitscanforward64.md)||intrin. h|niepodpisany znak _BitScanForward (Long bez znaku \* , Long)|
|[_BitScanReverse](bitscanreverse-bitscanreverse64.md)||intrin. h|niepodpisany znak _BitScanReverse (Long bez znaku \* , Long)|
|[_bittest](bittest-bittest64.md)||intrin. h|niepodpisany znak _bittest (Long const \* , Long)|
|[_bittestandcomplement](bittestandcomplement-bittestandcomplement64.md)||intrin. h|niepodpisany znak _bittestandcomplement (Long \* , Long)|
|[_bittestandreset](bittestandreset-bittestandreset64.md)||intrin. h|niepodpisany znak _bittestandreset (Long \* , Long)|
|[_bittestandset](bittestandset-bittestandset64.md)||intrin. h|niepodpisany znak _bittestandset (Long \* , Long)|
|_blcfill_u32|ABM [1]|ammintrin. h|niepodpisane _blcfill_u32 int (int bez znaku)|
|_blci_u32|ABM [1]|ammintrin. h|niepodpisane _blci_u32 int (int bez znaku)|
|_blcic_u32|ABM [1]|ammintrin. h|niepodpisane _blcic_u32 int (int bez znaku)|
|_blcmsk_u32|ABM [1]|ammintrin. h|niepodpisane _blcmsk_u32 int (int bez znaku)|
|_blcs_u32|ABM [1]|ammintrin. h|niepodpisane _blcs_u32 int (int bez znaku)|
|_blsfill_u32|ABM [1]|ammintrin. h|niepodpisane _blsfill_u32 int (int bez znaku)|
|[_blsi_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_blsi_u32)|BMI|ammintrin. h, immintrin. h|niepodpisane _blsi_u32 int (int bez znaku)|
|_blsic_u32|ABM [1]|ammintrin. h|niepodpisane _blsic_u32 int (int bez znaku)|
|[_blsmsk_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_blsmsk_u32)|BMI|ammintrin. h, immintrin. h|niepodpisane _blsmsk_u32 int (int bez znaku)|
|[_blsr_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_blsr_u32)|BMI|ammintrin. h, immintrin. h|niepodpisane _blsr_u32 int (int bez znaku)|
|[_bzhi_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_bzhi_u32)|BMI [2]|immintrin. h|niepodpisane _bzhi_u32 int (niepodpisane int, int bez znaku)|
|_clac|SMAP|intrin. h|void _clac (void)|
|[__cpuid](cpuid-cpuidex.md)||intrin. h|void __cpuid (int \* , int)|
|[__cpuidex](cpuid-cpuidex.md)||intrin. h|void __cpuidex (int \* , int, int)|
|[__debugbreak](debugbreak.md)||intrin. h|void __debugbreak (void)|
|[_disable](disable.md)||intrin. h|void _disable (void)|
|[_div64](div64.md)||intrin. h| int \_ div64 ( \_ _int64, int, int \* )|
|[__emul](emul-emulu.md)||intrin. h|__int64 [Pascal/CDECL] \_ _emul (int, int)|
|[__emulu](emul-emulu.md)||intrin. h|niepodpisane __int64 [Pascal/CDECL] \_ _emulu (int bez znaku int)|
|[_enable](enable.md)||intrin. h|void _enable (void)|
|[__fastfail](fastfail.md)||intrin. h|void __fastfail (bez znaku int)|
|[_fxrstor](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_fxrstor)|FXSR [2]|immintrin. h|void _fxrstor (void const \* )|
|[_fxsave](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_fxsave)|FXSR [2]|immintrin. h|void _fxsave (void \* )|
|[__getcallerseflags](getcallerseflags.md)||intrin. h|(niepodpisany int __getcallerseflags ())|
|[__halt](halt.md)||intrin. h|void __halt (void)|
|[__inbyte](inbyte.md)||intrin. h|niepodpisany znak __inbyte (krótki niepodpisany)|
|[__inbytestring](inbytestring.md)||intrin. h|void __inbytestring (unsigned Short, unsigned char \* , Long unsigned)|
|[__incfsbyte](incfsbyte-incfsword-incfsdword.md)||intrin. h|void __incfsbyte (liczba bez znaku)|
|[__incfsdword](incfsbyte-incfsword-incfsdword.md)||intrin. h|void __incfsdword (liczba bez znaku)|
|[__incfsword](incfsbyte-incfsword-incfsdword.md)||intrin. h|void __incfsword (liczba bez znaku)|
|[__indword](indword.md)||intrin. h|niepodpisane długie __indword (krótkie bez znaku)|
|[__indwordstring](indwordstring.md)||intrin. h|void __indwordstring (niepodpisane: Short, Long unsigned \* Long)|
|[__int2c](int2c.md)||intrin. h|void __int2c (void)|
|[_InterlockedAddLargeStatistic](interlockedaddlargestatistic.md)||intrin. h|długi _InterlockedAddLargeStatistic ( \_ _int64 nietrwały \* , Long)|
|[_InterlockedAnd](interlockedand-intrinsic-functions.md)||intrin. h|długi _InterlockedAnd (Long volatile \* , Long)|
|[_InterlockedAnd_HLEAcquire](interlockedand-intrinsic-functions.md)|HLE [2]|immintrin. h|długi _InterlockedAnd_HLEAcquire (Long volatile \* , Long)|
|[_InterlockedAnd_HLERelease](interlockedand-intrinsic-functions.md)|HLE [2]|immintrin. h|długi _InterlockedAnd_HLERelease (Long volatile \* , Long)|
|[_InterlockedAnd16](interlockedand-intrinsic-functions.md)||intrin. h|Krótki _InterlockedAnd16 (krótki nietrwały \* , krótki)|
|[_InterlockedAnd8](interlockedand-intrinsic-functions.md)||intrin. h|char _InterlockedAnd8 (Char volatile \* , Char)|
|[_interlockedbittestandreset](interlockedbittestandreset-intrinsic-functions.md)||intrin. h|niepodpisany znak _interlockedbittestandreset (Long \* , Long)|
|[_interlockedbittestandreset_HLEAcquire](interlockedbittestandreset-intrinsic-functions.md)|HLE [2]|immintrin. h|niepodpisany znak _interlockedbittestandreset_HLEAcquire (Long \* , Long)|
|[_interlockedbittestandreset_HLERelease](interlockedbittestandreset-intrinsic-functions.md)|HLE [2]|immintrin. h|niepodpisany znak _interlockedbittestandreset_HLERelease (Long \* , Long)|
|[_interlockedbittestandset](interlockedbittestandset-intrinsic-functions.md)||intrin. h|niepodpisany znak _interlockedbittestandset (Long \* , Long)|
|[_interlockedbittestandset_HLEAcquire](interlockedbittestandset-intrinsic-functions.md)|HLE [2]|immintrin. h|niepodpisany znak _interlockedbittestandset_HLEAcquire (Long \* , Long)|
|[_interlockedbittestandset_HLERelease](interlockedbittestandset-intrinsic-functions.md)|HLE [2]|immintrin. h|niepodpisany znak _interlockedbittestandset_HLERelease (Long \* , Long)|
|[_InterlockedCompareExchange](interlockedcompareexchange-intrinsic-functions.md)||intrin. h|długi _InterlockedCompareExchange (Long volatile \* , Long, Long)|
|[_InterlockedCompareExchange_HLEAcquire](interlockedcompareexchange-intrinsic-functions.md)|HLE [2]|immintrin. h|długi _InterlockedCompareExchange_HLEAcquire (Long volatile \* , Long, Long)|
|[_InterlockedCompareExchange_HLERelease](interlockedcompareexchange-intrinsic-functions.md)|HLE [2]|immintrin. h|długi _InterlockedCompareExchange_HLERelease (Long volatile \* , Long, Long)|
|[_InterlockedCompareExchange16](interlockedcompareexchange-intrinsic-functions.md)||intrin. h|krótkie _InterlockedCompareExchange16 (krótkie nietrwałe \* , krótkie, krótkie)|
|[_InterlockedCompareExchange64](interlockedcompareexchange-intrinsic-functions.md)||intrin. h|_InterlockedCompareExchange64 __int64 ( \_ _int64 volatile \* , \_ _int64, \_ _int64)|
|[_InterlockedCompareExchange64_HLEAcquire](interlockedcompareexchange-intrinsic-functions.md)|HLE [2]|immintrin. h|_InterlockedCompareExchange64_HLEAcquire __int64 ( \_ _int64 volatile \* , \_ _int64, \_ _int64)|
|[_InterlockedCompareExchange64_HLERelease](interlockedcompareexchange-intrinsic-functions.md)|HLE [2]|immintrin. h|_InterlockedCompareExchange64_HLERelease __int64 ( \_ _int64 volatile \* , \_ _int64, \_ _int64)|
|[_InterlockedCompareExchange8](interlockedcompareexchange-intrinsic-functions.md)||intrin. h|char _InterlockedCompareExchange8 (Char, char \* , Char)|
|[_InterlockedCompareExchangePointer](interlockedcompareexchangepointer-intrinsic-functions.md)||intrin. h|void \* _InterlockedCompareExchangePointer (void \* volatile \* , void \* , void \* )|
|[_InterlockedCompareExchangePointer_HLEAcquire](interlockedcompareexchangepointer-intrinsic-functions.md)|HLE [2]|immintrin. h|void \* _InterlockedCompareExchangePointer_HLEAcquire (void \* volatile \* , void \* , void \* )|
|[_InterlockedCompareExchangePointer_HLERelease](interlockedcompareexchangepointer-intrinsic-functions.md)|HLE [2]|immintrin. h|void \* _InterlockedCompareExchangePointer_HLERelease (void \* volatile \* , void \* , void \* )|
|[_InterlockedDecrement](interlockeddecrement-intrinsic-functions.md)||intrin. h|długi _InterlockedDecrement (Long volatile \* )|
|[_InterlockedDecrement16](interlockeddecrement-intrinsic-functions.md)||intrin. h|krótkie _InterlockedDecrement16 (Short volatile \* )|
|[_InterlockedExchange](interlockedexchange-intrinsic-functions.md)||intrin. h|długi _InterlockedExchange (Long volatile \* , Long)|
|[_InterlockedExchange_HLEAcquire](interlockedexchange-intrinsic-functions.md)|HLE [2]|immintrin. h|długi _InterlockedExchange_HLEAcquire (Long volatile \* , Long)|
|[_InterlockedExchange_HLERelease](interlockedexchange-intrinsic-functions.md)|HLE [2]|immintrin. h|długi _InterlockedExchange_HLERelease (Long volatile \* , Long)|
|[_InterlockedExchange16](interlockedexchange-intrinsic-functions.md)||intrin. h|Krótki _InterlockedExchange16 (krótki nietrwały \* , krótki)|
|[_InterlockedExchange8](interlockedexchange-intrinsic-functions.md)||intrin. h|char _InterlockedExchange8 (Char volatile \* , Char)|
|[_InterlockedExchangeAdd](interlockedexchangeadd-intrinsic-functions.md)||intrin. h|długi _InterlockedExchangeAdd (Long volatile \* , Long)|
|[_InterlockedExchangeAdd_HLEAcquire](interlockedexchangeadd-intrinsic-functions.md)|HLE [2]|immintrin. h|długi _InterlockedExchangeAdd_HLEAcquire (Long volatile \* , Long)|
|[_InterlockedExchangeAdd_HLERelease](interlockedexchangeadd-intrinsic-functions.md)|HLE [2]|immintrin. h|długi _InterlockedExchangeAdd_HLERelease (Long volatile \* , Long)|
|[_InterlockedExchangeAdd16](interlockedexchangeadd-intrinsic-functions.md)||intrin. h|Krótki _InterlockedExchangeAdd16 (krótki nietrwały *, krótki)|
|[_InterlockedExchangeAdd8](interlockedexchangeadd-intrinsic-functions.md)||intrin. h|char _InterlockedExchangeAdd8 (Char volatile \* , Char)|
|[_InterlockedExchangePointer](interlockedexchangepointer-intrinsic-functions.md)||intrin. h|void \* _InterlockedExchangePointer (void \* volatile \* , void \* )|
|[_InterlockedExchangePointer_HLEAcquire](interlockedexchangepointer-intrinsic-functions.md)|HLE [2]|immintrin. h|void \* _InterlockedExchangePointer_HLEAcquire (void \* volatile \* , void \* )|
|[_InterlockedExchangePointer_HLERelease](interlockedexchangepointer-intrinsic-functions.md)|HLE [2]|immintrin. h|void \* _InterlockedExchangePointer_HLERelease (void \* volatile \* , void \* )|
|[_InterlockedIncrement](interlockedincrement-intrinsic-functions.md)||intrin. h|długi _InterlockedIncrement (Long volatile \* )|
|[_InterlockedIncrement16](interlockedincrement-intrinsic-functions.md)||intrin. h|krótkie _InterlockedIncrement16 (Short volatile \* )|
|[_InterlockedOr](interlockedor-intrinsic-functions.md)||intrin. h|długi _InterlockedOr (Long volatile \* , Long)|
|[_InterlockedOr_HLEAcquire](interlockedor-intrinsic-functions.md)|HLE [2]|immintrin. h|długi _InterlockedOr_HLEAcquire (Long volatile \* , Long)|
|[_InterlockedOr_HLERelease](interlockedor-intrinsic-functions.md)|HLE [2]|immintrin. h|długi _InterlockedOr_HLERelease (Long volatile \* , Long)|
|[_InterlockedOr16](interlockedor-intrinsic-functions.md)||intrin. h|Krótki _InterlockedOr16 (krótki nietrwały \* , krótki)|
|[_InterlockedOr8](interlockedor-intrinsic-functions.md)||intrin. h|char _InterlockedOr8 (Char volatile \* , Char)|
|[_InterlockedXor](interlockedxor-intrinsic-functions.md)||intrin. h|długi _InterlockedXor (Long volatile \* , Long)|
|[_InterlockedXor_HLEAcquire](interlockedxor-intrinsic-functions.md)|HLE [2]|immintrin. h|długi _InterlockedXor_HLEAcquire (Long volatile \* , Long)|
|[_InterlockedXor_HLERelease](interlockedxor-intrinsic-functions.md)|HLE [2]|immintrin. h|długi _InterlockedXor_HLERelease (Long volatile \* , Long)|
|[_InterlockedXor16](interlockedxor-intrinsic-functions.md)||intrin. h|Krótki _InterlockedXor16 (krótki nietrwały \* , krótki)|
|[_InterlockedXor8](interlockedxor-intrinsic-functions.md)||intrin. h|char _InterlockedXor8 (Char volatile \* , Char)|
|[__invlpg](invlpg.md)||intrin. h|void __invlpg (void \* )|
|[_invpcid](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_invpcid)|INVPCID [2]|immintrin. h|void _invpcid (bez znaku int, void \* )|
|[__inword](inword.md)||intrin. h|krótkie __inword bez znaku (bez znaku)|
|[__inwordstring](inwordstring.md)||intrin. h|void __inwordstring (unsigned Short, unsigned Short \* , unsigned long)|
|_lgdt||intrin. h|void _lgdt (void \* )|
|[__lidt](lidt.md)||intrin. h|void __lidt (void \* )|
|[__ll_lshift](ll-lshift.md)||intrin. h|niepodpisane __int64 [Pascal/CDECL] \_ _ll_lshift (niepodpisane \_ _int64, int)|
|[__ll_rshift](ll-rshift.md)||intrin. h|__int64 [Pascal/CDECL] \_ _ll_rshift ( \_ _int64, int)|
|_load_be_u16<br /><br /> [_loadbe_i16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_loadbe_i16&expand=3071)|MOVBE|immintrin. h|krótkie _load_be_u16 bez znaku (void const \* );<br /><br /> krótkie _loadbe_i16 (void const \* ); r.3|
|_load_be_u32<br /><br /> [_loadbe_i32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_loadbe_i32&expand=3072)|MOVBE|immintrin. h|niepodpisane _load_be_u32 int (void const \* );<br /><br /> int _loadbe_i32 (void const \* ); r.3|
|__llwpcb|LWP [1]|ammintrin. h|void __llwpcb (void \* )|
|__lwpins32|LWP [1]|ammintrin. h|niepodpisany znak __lwpins32 (int unsigned, int unsigned int)|
|__lwpval32|LWP [1]|ammintrin. h|void __lwpval32 (niepodpisane int, int unsigned int)|
|[__lzcnt](lzcnt16-lzcnt-lzcnt64.md)|LZCNT|intrin. h|niepodpisane __lzcnt int (int bez znaku)|
|[_lzcnt_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_lzcnt_u32)|BMI|ammintrin. h, immintrin. h|niepodpisane _lzcnt_u32 int (int bez znaku)|
|[__lzcnt16](lzcnt16-lzcnt-lzcnt64.md)|LZCNT|intrin. h|krótkie __lzcnt16 bez znaku (bez znaku)|
|[_m_empty](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_empty)|MMX|intrin. h|void _m_empty (void)|
|_m_femms|3DNOW|intrin. h|void _m_femms (void)|
|_m_from_float|3DNOW|intrin. h|__m64 _m_from_float (float)|
|[_m_from_int](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_from_int)|MMX|intrin. h|_m_from_int __m64 (int)|
|[_m_maskmovq](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_maskmovq)|SSE|intrin. h|void _m_maskmovq ( \_ _m64, \_ _m64, char \* )|
|[_m_packssdw](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_packssdw)|MMX|intrin. h|_m_packssdw __m64 ( \_ _m64, \_ _m64)|
|[_m_packsswb](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_packsswb)|MMX|intrin. h|_m_packsswb __m64 ( \_ _m64, \_ _m64)|
|[_m_packuswb](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_packuswb)|MMX|intrin. h|_m_packuswb __m64 ( \_ _m64, \_ _m64)|
|[_m_paddb](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_paddb)|MMX|intrin. h|_m_paddb __m64 ( \_ _m64, \_ _m64)|
|[_m_paddd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_paddd)|MMX|intrin. h|_m_paddd __m64 ( \_ _m64, \_ _m64)|
|[_m_paddsb](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_paddsb)|MMX|intrin. h|_m_paddsb __m64 ( \_ _m64, \_ _m64)|
|[_m_paddsw](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_paddsw)|MMX|intrin. h|_m_paddsw __m64 ( \_ _m64, \_ _m64)|
|[_m_paddusb](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_paddusb)|MMX|intrin. h|_m_paddusb __m64 ( \_ _m64, \_ _m64)|
|[_m_paddusw](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_paddusw)|MMX|intrin. h|_m_paddusw __m64 ( \_ _m64, \_ _m64)|
|[_m_paddw](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_paddw)|MMX|intrin. h|_m_paddw __m64 ( \_ _m64, \_ _m64)|
|[_m_pand](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_pand)|MMX|intrin. h|_m_pand __m64 ( \_ _m64, \_ _m64)|
|[_m_pandn](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_pandn)|MMX|intrin. h|_m_pandn __m64 ( \_ _m64, \_ _m64)|
|[_m_pavgb](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_pavgb)|SSE|intrin. h|_m_pavgb __m64 ( \_ _m64, \_ _m64)|
|_m_pavgusb|3DNOW|intrin. h|_m_pavgusb __m64 ( \_ _m64, \_ _m64)|
|[_m_pavgw](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_pavgw)|SSE|intrin. h|_m_pavgw __m64 ( \_ _m64, \_ _m64)|
|[_m_pcmpeqb](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_pcmpeqb)|MMX|intrin. h|_m_pcmpeqb __m64 ( \_ _m64, \_ _m64)|
|[_m_pcmpeqd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_pcmpeqd)|MMX|intrin. h|_m_pcmpeqd __m64 ( \_ _m64, \_ _m64)|
|[_m_pcmpeqw](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_pcmpeqw)|MMX|intrin. h|_m_pcmpeqw __m64 ( \_ _m64, \_ _m64)|
|[_m_pcmpgtb](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_pcmpgtb)|MMX|intrin. h|_m_pcmpgtb __m64 ( \_ _m64, \_ _m64)|
|[_m_pcmpgtd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_pcmpgtd)|MMX|intrin. h|_m_pcmpgtd __m64 ( \_ _m64, \_ _m64)|
|[_m_pcmpgtw](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_pcmpgtw)|MMX|intrin. h|_m_pcmpgtw __m64 ( \_ _m64, \_ _m64)|
|[_m_pextrw](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_pextrw)|SSE|intrin. h|int _m_pextrw ( \_ _m64, int)|
|_m_pf2id|3DNOW|intrin. h|_m_pf2id __m64 ( \_ _m64)|
|_m_pf2iw|3DNOWEXT|intrin. h|_m_pf2iw __m64 ( \_ _m64)|
|_m_pfacc|3DNOW|intrin. h|_m_pfacc __m64 ( \_ _m64, \_ _m64)|
|_m_pfadd|3DNOW|intrin. h|_m_pfadd __m64 ( \_ _m64, \_ _m64)|
|_m_pfcmpeq|3DNOW|intrin. h|_m_pfcmpeq __m64 ( \_ _m64, \_ _m64)|
|_m_pfcmpge|3DNOW|intrin. h|_m_pfcmpge __m64 ( \_ _m64, \_ _m64)|
|_m_pfcmpgt|3DNOW|intrin. h|_m_pfcmpgt __m64 ( \_ _m64, \_ _m64)|
|_m_pfmax|3DNOW|intrin. h|_m_pfmax __m64 ( \_ _m64, \_ _m64)|
|_m_pfmin|3DNOW|intrin. h|_m_pfmin __m64 ( \_ _m64, \_ _m64)|
|_m_pfmul|3DNOW|intrin. h|_m_pfmul __m64 ( \_ _m64, \_ _m64)|
|_m_pfnacc|3DNOWEXT|intrin. h|_m_pfnacc __m64 ( \_ _m64, \_ _m64)|
|_m_pfpnacc|3DNOWEXT|intrin. h|_m_pfpnacc __m64 ( \_ _m64, \_ _m64)|
|_m_pfrcp|3DNOW|intrin. h|_m_pfrcp __m64 ( \_ _m64)|
|_m_pfrcpit1|3DNOW|intrin. h|_m_pfrcpit1 __m64 ( \_ _m64, \_ _m64)|
|_m_pfrcpit2|3DNOW|intrin. h|_m_pfrcpit2 __m64 ( \_ _m64, \_ _m64)|
|_m_pfrsqit1|3DNOW|intrin. h|_m_pfrsqit1 __m64 ( \_ _m64, \_ _m64)|
|_m_pfrsqrt|3DNOW|intrin. h|_m_pfrsqrt __m64 ( \_ _m64)|
|_m_pfsub|3DNOW|intrin. h|_m_pfsub __m64 ( \_ _m64, \_ _m64)|
|_m_pfsubr|3DNOW|intrin. h|_m_pfsubr __m64 ( \_ _m64, \_ _m64)|
|_m_pi2fd|3DNOW|intrin. h|_m_pi2fd __m64 ( \_ _m64)|
|_m_pi2fw|3DNOWEXT|intrin. h|_m_pi2fw __m64 ( \_ _m64)|
|[_m_pinsrw](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_pinsrw)|SSE|intrin. h|_m_pinsrw __m64 ( \_ _m64, int, int)|
|[_m_pmaddwd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_pmaddwd)|MMX|intrin. h|_m_pmaddwd __m64 ( \_ _m64, \_ _m64)|
|[_m_pmaxsw](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_pmaxsw)|SSE|intrin. h|_m_pmaxsw __m64 ( \_ _m64, \_ _m64)|
|[_m_pmaxub](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_pmaxub)|SSE|intrin. h|_m_pmaxub __m64 ( \_ _m64, \_ _m64)|
|[_m_pminsw](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_pminsw)|SSE|intrin. h|_m_pminsw __m64 ( \_ _m64, \_ _m64)|
|[_m_pminub](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_pminub)|SSE|intrin. h|_m_pminub __m64 ( \_ _m64, \_ _m64)|
|[_m_pmovmskb](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_pmovmskb)|SSE|intrin. h|int _m_pmovmskb ( \_ _m64)|
|_m_pmulhrw|3DNOW|intrin. h|_m_pmulhrw __m64 ( \_ _m64, \_ _m64)|
|[_m_pmulhuw](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_pmulhuw)|SSE|intrin. h|_m_pmulhuw __m64 ( \_ _m64, \_ _m64)|
|[_m_pmulhw](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_pmulhw)|MMX|intrin. h|_m_pmulhw __m64 ( \_ _m64, \_ _m64)|
|[_m_pmullw](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_pmullw)|MMX|intrin. h|_m_pmullw __m64 ( \_ _m64, \_ _m64)|
|[_m_por](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_por)|MMX|intrin. h|_m_por __m64 ( \_ _m64, \_ _m64)|
|_m_prefetch|3DNOW|intrin. h|void _m_prefetch (void \* )|
|_m_prefetchw|3DNOW|intrin. h|void _m_prefetchw (void \* )|
|[_m_psadbw](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_psadbw)|SSE|intrin. h|_m_psadbw __m64 ( \_ _m64, \_ _m64)|
|[_m_pshufw](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_pshufw)|SSE|intrin. h|_m_pshufw __m64 ( \_ _m64, int)|
|[_m_pslld](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_pslld)|MMX|intrin. h|_m_pslld __m64 ( \_ _m64, \_ _m64)|
|[_m_pslldi](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_pslldi)|MMX|intrin. h|_m_pslldi __m64 ( \_ _m64, int)|
|[_m_psllq](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_psllq)|MMX|intrin. h|_m_psllq __m64 ( \_ _m64, \_ _m64)|
|[_m_psllqi](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_psllqi)|MMX|intrin. h|_m_psllqi __m64 ( \_ _m64, int)|
|[_m_psllw](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_psllw)|MMX|intrin. h|_m_psllw __m64 ( \_ _m64, \_ _m64)|
|[_m_psllwi](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_psllwi)|MMX|intrin. h|_m_psllwi __m64 ( \_ _m64, int)|
|[_m_psrad](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_psrad)|MMX|intrin. h|_m_psrad __m64 ( \_ _m64, \_ _m64)|
|[_m_psradi](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_psradi)|MMX|intrin. h|_m_psradi __m64 ( \_ _m64, int)|
|[_m_psraw](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_psraw)|MMX|intrin. h|_m_psraw __m64 ( \_ _m64, \_ _m64)|
|[_m_psrawi](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_psrawi)|MMX|intrin. h|_m_psrawi __m64 ( \_ _m64, int)|
|[_m_psrld](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_psrld)|MMX|intrin. h|_m_psrld __m64 ( \_ _m64, \_ _m64)|
|[_m_psrldi](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_psrldi)|MMX|intrin. h|_m_psrldi __m64 ( \_ _m64, int)|
|[_m_psrlq](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_psrlq)|MMX|intrin. h|_m_psrlq __m64 ( \_ _m64, \_ _m64)|
|[_m_psrlqi](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_psrlqi)|MMX|intrin. h|_m_psrlqi __m64 ( \_ _m64, int)|
|[_m_psrlw](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_psrlw)|MMX|intrin. h|_m_psrlw __m64 ( \_ _m64, \_ _m64)|
|[_m_psrlwi](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_psrlwi)|MMX|intrin. h|_m_psrlwi __m64 ( \_ _m64, int)|
|[_m_psubb](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_psubb)|MMX|intrin. h|_m_psubb __m64 ( \_ _m64, \_ _m64)|
|[_m_psubd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_psubd)|MMX|intrin. h|_m_psubd __m64 ( \_ _m64, \_ _m64)|
|[_m_psubsb](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_psubsb)|MMX|intrin. h|_m_psubsb __m64 ( \_ _m64, \_ _m64)|
|[_m_psubsw](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_psubsw)|MMX|intrin. h|_m_psubsw __m64 ( \_ _m64, \_ _m64)|
|[_m_psubusb](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_psubusb)|MMX|intrin. h|_m_psubusb __m64 ( \_ _m64, \_ _m64)|
|[_m_psubusw](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_psubusw)|MMX|intrin. h|_m_psubusw __m64 ( \_ _m64, \_ _m64)|
|[_m_psubw](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_psubw)|MMX|intrin. h|_m_psubw __m64 ( \_ _m64, \_ _m64)|
|_m_pswapd|3DNOWEXT|intrin. h|_m_pswapd __m64 ( \_ _m64)|
|[_m_punpckhbw](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_punpckhbw)|MMX|intrin. h|_m_punpckhbw __m64 ( \_ _m64, \_ _m64)|
|[_m_punpckhdq](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_punpckhdq)|MMX|intrin. h|_m_punpckhdq __m64 ( \_ _m64, \_ _m64)|
|[_m_punpckhwd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_punpckhwd)|MMX|intrin. h|_m_punpckhwd __m64 ( \_ _m64, \_ _m64)|
|[_m_punpcklbw](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_punpcklbw)|MMX|intrin. h|_m_punpcklbw __m64 ( \_ _m64, \_ _m64)|
|[_m_punpckldq](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_punpckldq)|MMX|intrin. h|_m_punpckldq __m64 ( \_ _m64, \_ _m64)|
|[_m_punpcklwd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_punpcklwd)|MMX|intrin. h|_m_punpcklwd __m64 ( \_ _m64, \_ _m64)|
|[_m_pxor](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_pxor)|MMX|intrin. h|_m_pxor __m64 ( \_ _m64, \_ _m64)|
|_m_to_float|3DNOW|intrin. h|_m_to_float zmiennoprzecinkowe ( \_ _m64)|
|[_m_to_int](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_m_to_int)|MMX|intrin. h|int _m_to_int ( \_ _m64)|
|[_mm_abs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_abs_epi16)|SSSE3|intrin. h|_mm_abs_epi16 __m128i ( \_ _m128i)|
|[_mm_abs_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_abs_epi32)|SSSE3|intrin. h|_mm_abs_epi32 __m128i ( \_ _m128i)|
|[_mm_abs_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_abs_epi8)|SSSE3|intrin. h|_mm_abs_epi8 __m128i ( \_ _m128i)|
|[_mm_abs_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_abs_pi16)|SSSE3|intrin. h|_mm_abs_pi16 __m64 ( \_ _m64)|
|[_mm_abs_pi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_abs_pi32)|SSSE3|intrin. h|_mm_abs_pi32 __m64 ( \_ _m64)|
|[_mm_abs_pi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_abs_pi8)|SSSE3|intrin. h|_mm_abs_pi8 __m64 ( \_ _m64)|
|[_mm_add_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_add_epi16)|SSE2|intrin. h|_mm_add_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_add_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_add_epi32)|SSE2|intrin. h|_mm_add_epi32 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_add_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_add_epi64)|SSE2|intrin. h|_mm_add_epi64 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_add_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_add_epi8)|SSE2|intrin. h|_mm_add_epi8 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_add_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_add_pd)|SSE2|intrin. h|_mm_add_pd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_add_pi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_add_pi8)|MMX|mmintrin. h|__m64 _mm_add_pi8 ( \_ _m64, \_ _m64) [3]|
|[_mm_add_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_add_pi16)|MMX|mmintrin. h|__m64 _mm_add_pi16 ( \_ _m64, \_ _m64) [3]|
|[_mm_add_pi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_add_pi32)|MMX|mmintrin. h|__m64 _mm_add_pi32 ( \_ _m64, \_ _m64) [3]|
|[_mm_add_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_add_ps)|SSE|intrin. h|_mm_add_ps __m128 ( \_ _m128, \_ _m128)|
|[_mm_add_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_add_sd)|SSE2|intrin. h|_mm_add_sd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_add_si64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_add_si64)|SSE2|intrin. h|_mm_add_si64 __m64 ( \_ _m64, \_ _m64)|
|[_mm_add_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_add_ss)|SSE|intrin. h|_mm_add_ss __m128 ( \_ _m128, \_ _m128)|
|[_mm_adds_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_adds_epi16)|SSE2|intrin. h|_mm_adds_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_adds_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_adds_epi8)|SSE2|intrin. h|_mm_adds_epi8 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_adds_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_adds_epu16)|SSE2|intrin. h|_mm_adds_epu16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_adds_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_adds_epu8)|SSE2|intrin. h|_mm_adds_epu8 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_adds_pi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_adds_pi8)|MMX|mmintrin. h|__m64 _mm_adds_pi8 ( \_ _m64, \_ _m64) [3]|
|[_mm_adds_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_adds_pi16)|MMX|mmintrin. h|__m64 _mm_adds_pi16 ( \_ _m64, \_ _m64) [3]|
|[_mm_adds_pu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_adds_pu8)|MMX|mmintrin. h|__m64 _mm_adds_pu8 ( \_ _m64, \_ _m64) [3]|
|[_mm_adds_pu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_adds_pu16)|MMX|mmintrin. h|__m64 _mm_adds_pu16 ( \_ _m64, \_ _m64) [3]|
|[_mm_addsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_addsub_pd)|SSE3|intrin. h|_mm_addsub_pd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_addsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_addsub_ps)|SSE3|intrin. h|_mm_addsub_ps __m128 ( \_ _m128, \_ _m128)|
|[_mm_aesdec_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_aesdec_si128)|AESNI [2]|immintrin. h|_mm_aesdec_si128 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_aesdeclast_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_aesdeclast_si128)|AESNI [2]|immintrin. h|_mm_aesdeclast_si128 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_aesenc_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_aesenc_si128)|AESNI [2]|immintrin. h|_mm_aesenc_si128 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_aesenclast_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_aesenclast_si128)|AESNI [2]|immintrin. h|_mm_aesenclast_si128 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_aesimc_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_aesimc_si128)|AESNI [2]|immintrin. h|_mm_aesimc_si128 __m128i ( \_ _m128i)|
|[_mm_aeskeygenassist_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_aeskeygenassist_si128)|AESNI [2]|immintrin. h|__m128i _mm_aeskeygenassist_si128 ( \_ _m128i, const int)|
|[_mm_alignr_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_alignr_epi8)|SSSE3|intrin. h|_mm_alignr_epi8 __m128i ( \_ _m128i, \_ _m128i, int)|
|[_mm_alignr_pi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_alignr_pi8)|SSSE3|intrin. h|_mm_alignr_pi8 __m64 ( \_ _m64, \_ _m64, int)|
|[_mm_and_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_and_pd)|SSE2|intrin. h|_mm_and_pd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_and_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_and_ps)|SSE|intrin. h|_mm_and_ps __m128 ( \_ _m128, \_ _m128)|
|[_mm_and_si64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_and_si64)|MMX|mmintrin. h|__m64 _mm_and_si64 ( \_ _m64, \_ _m64) [3]|
|[_mm_and_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_and_si128)|SSE2|intrin. h|_mm_and_si128 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_andnot_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_andnot_pd)|SSE2|intrin. h|_mm_andnot_pd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_andnot_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_andnot_ps)|SSE|intrin. h|_mm_andnot_ps __m128 ( \_ _m128, \_ _m128)|
|[_mm_andnot_si64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_andnot_si64)|MMX|mmintrin. h|__m64 _mm_andnot_si64 ( \_ _m64, \_ _m64) [3]|
|[_mm_andnot_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_andnot_si128)|SSE2|intrin. h|_mm_andnot_si128 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_avg_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_avg_epu16)|SSE2|intrin. h|_mm_avg_epu16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_avg_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_avg_epu8)|SSE2|intrin. h|_mm_avg_epu8 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_blend_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_blend_epi16)|SSE41|intrin. h|__m128i _mm_blend_epi16 ( \_ _m128i, \_ _m128i, const int)|
|[_mm_blend_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_blend_epi32)|AVX2 [2]|immintrin. h|__m128i _mm_blend_epi32 ( \_ _m128i, \_ _m128i, const int)|
|[_mm_blend_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_blend_pd)|SSE41|intrin. h|__m128d _mm_blend_pd ( \_ _m128d, \_ _m128d, const int)|
|[_mm_blend_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_blend_ps)|SSE41|intrin. h|__m128 _mm_blend_ps ( \_ _m128, \_ _m128, const int)|
|[_mm_blendv_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_blendv_epi8)|SSE41|intrin. h|_mm_blendv_epi8 __m128i ( \_ _m128i, \_ _m128i, \_ _m128i)|
|[_mm_blendv_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_blendv_pd)|SSE41|intrin. h|_mm_blendv_pd __m128d ( \_ _m128d, \_ _m128d, \_ _m128d)|
|[_mm_blendv_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_blendv_ps)|SSE41|intrin. h|_mm_blendv_ps __m128 ( \_ _m128, \_ _m128, \_ _m128)|
|[_mm_broadcast_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_broadcast_ss)|AVX [2]|immintrin. h|__m128 _mm_broadcast_ss (float const *)|
|[_mm_broadcastb_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_broadcastb_epi8)|AVX2 [2]|immintrin. h|_mm_broadcastb_epi8 __m128i ( \_ _m128i)|
|[_mm_broadcastd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_broadcastd_epi32)|AVX2 [2]|immintrin. h|_mm_broadcastd_epi32 __m128i ( \_ _m128i)|
|[_mm_broadcastq_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_broadcastq_epi64)|AVX2 [2]|immintrin. h|_mm_broadcastq_epi64 __m128i ( \_ _m128i)|
|[_mm_broadcastsd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_broadcastsd_pd)|AVX2 [2]|immintrin. h|_mm_broadcastsd_pd __m128d ( \_ _m128d)|
|[_mm_broadcastss_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_broadcastss_ps)|AVX2 [2]|immintrin. h|_mm_broadcastss_ps __m128 ( \_ _m128)|
|[_mm_broadcastw_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_broadcastw_epi16)|AVX2 [2]|immintrin. h|_mm_broadcastw_epi16 __m128i ( \_ _m128i)|
|[_mm_castpd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_castpd_ps)|SSSE3|intrin. h|_mm_castpd_ps __m128 ( \_ _m128d)|
|[_mm_castpd_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_castpd_si128)|SSSE3|intrin. h|_mm_castpd_si128 __m128i ( \_ _m128d)|
|[_mm_castps_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_castps_pd)|SSSE3|intrin. h|_mm_castps_pd __m128d ( \_ _m128)|
|[_mm_castps_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_castps_si128)|SSSE3|intrin. h|_mm_castps_si128 __m128i ( \_ _m128)|
|[_mm_castsi128_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_castsi128_pd)|SSSE3|intrin. h|_mm_castsi128_pd __m128d ( \_ _m128i)|
|[_mm_castsi128_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_castsi128_ps)|SSSE3|intrin. h|_mm_castsi128_ps __m128 ( \_ _m128i)|
|[_mm_clflush](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_clflush)|SSE2|intrin. h|void _mm_clflush (void const \* )|
|[_mm_clmulepi64_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_clmulepi64_si128)|PCLMULQDQ [2]|immintrin. h|__m128i _mm_clmulepi64_si128 ( \_ _m128i, \_ _m128i, const int)|
|_mm_cmov_si128|XOP [1]|ammintrin. h|_mm_cmov_si128 __m128i ( \_ _m128i, \_ _m128i, \_ _m128i)|
|[_mm_cmp_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmp_pd)|AVX [2]|immintrin. h|__m128d _mm_cmp_pd ( \_ _m128d, \_ _m128d, const int)|
|[_mm_cmp_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmp_ps)|AVX [2]|immintrin. h|__m128 _mm_cmp_ps ( \_ _m128, \_ _m128, const int)|
|[_mm_cmp_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmp_sd)|AVX [2]|immintrin. h|__m128d _mm_cmp_sd ( \_ _m128d, \_ _m128d, const int)|
|[_mm_cmp_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmp_ss)|AVX [2]|immintrin. h|__m128 _mm_cmp_ss ( \_ _m128, \_ _m128, const int)|
|[_mm_cmpeq_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_epi16)|SSE2|intrin. h|_mm_cmpeq_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_cmpeq_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_epi32)|SSE2|intrin. h|_mm_cmpeq_epi32 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_cmpeq_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_epi64)|SSE41|intrin. h|_mm_cmpeq_epi64 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_cmpeq_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_epi8)|SSE2|intrin. h|_mm_cmpeq_epi8 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_cmpeq_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_pd)|SSE2|intrin. h|_mm_cmpeq_pd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_cmpeq_pi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_pi8)|MMX|mmintrin. h|__m64 _mm_cmpeq_pi8 ( \_ _m64, \_ _m64) [3]|
|[_mm_cmpeq_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_pi16)|MMX|mmintrin. h|__m64 _mm_cmpeq_pi16 ( \_ _m64, \_ _m64) [3]|
|[_mm_cmpeq_pi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_pi32)|MMX|mmintrin. h|__m64 _mm_cmpeq_pi32 ( \_ _m64, \_ _m64) [3]|
|[_mm_cmpeq_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_ps)|SSE|intrin. h|_mm_cmpeq_ps __m128 ( \_ _m128, \_ _m128)|
|[_mm_cmpeq_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_sd)|SSE2|intrin. h|_mm_cmpeq_sd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_cmpeq_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_ss)|SSE|intrin. h|_mm_cmpeq_ss __m128 ( \_ _m128, \_ _m128)|
|[_mm_cmpestra](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpestra)|SSE42|intrin. h|int _mm_cmpestra ( \_ _m128i, int, \_ _m128i, int, const int)|
|[_mm_cmpestrc](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpestrc)|SSE42|intrin. h|int _mm_cmpestrc ( \_ _m128i, int, \_ _m128i, int, const int)|
|[_mm_cmpestri](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpestri)|SSE42|intrin. h|int _mm_cmpestri ( \_ _m128i, int, \_ _m128i, int, const int)|
|[_mm_cmpestrm](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpestrm)|SSE42|intrin. h|__m128i _mm_cmpestrm ( \_ _m128i, int, \_ _m128i, int, const int)|
|[_mm_cmpestro](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpestro)|SSE42|intrin. h|int _mm_cmpestro ( \_ _m128i, int, \_ _m128i, int, const int)|
|[_mm_cmpestrs](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpestrs)|SSE42|intrin. h|int _mm_cmpestrs ( \_ _m128i, int, \_ _m128i, int, const int)|
|[_mm_cmpestrz](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpestrz)|SSE42|intrin. h|int _mm_cmpestrz ( \_ _m128i, int, \_ _m128i, int, const int)|
|[_mm_cmpge_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpge_pd)|SSE2|intrin. h|_mm_cmpge_pd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_cmpge_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpge_ps)|SSE|intrin. h|_mm_cmpge_ps __m128 ( \_ _m128, \_ _m128)|
|[_mm_cmpge_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpge_sd)|SSE2|intrin. h|_mm_cmpge_sd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_cmpge_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpge_ss)|SSE|intrin. h|_mm_cmpge_ss __m128 ( \_ _m128, \_ _m128)|
|[_mm_cmpgt_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpgt_epi16)|SSE2|intrin. h|_mm_cmpgt_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_cmpgt_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpgt_epi32)|SSE2|intrin. h|_mm_cmpgt_epi32 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_cmpgt_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpgt_epi64)|SSE42|intrin. h|_mm_cmpgt_epi64 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_cmpgt_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpgt_epi8)|SSE2|intrin. h|_mm_cmpgt_epi8 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_cmpgt_pi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpgt_pi8)|MMX|mmintrin. h|__m64 _mm_cmpgt_pi8 ( \_ _m64, \_ _m64) [3]|
|[_mm_cmpgt_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpgt_pi16)|MMX|mmintrin. h|__m64 _mm_cmpgt_pi16 ( \_ _m64, \_ _m64) [3]|
|[_mm_cmpgt_pi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpgt_pi32)|MMX|mmintrin. h|__m64 _mm_cmpgt_pi32 ( \_ _m64, \_ _m64) [3]|
|[_mm_cmpgt_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpgt_pd)|SSE2|intrin. h|_mm_cmpgt_pd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_cmpgt_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpgt_ps)|SSE|intrin. h|_mm_cmpgt_ps __m128 ( \_ _m128, \_ _m128)|
|[_mm_cmpgt_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpgt_sd)|SSE2|intrin. h|_mm_cmpgt_sd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_cmpgt_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpgt_ss)|SSE|intrin. h|_mm_cmpgt_ss __m128 ( \_ _m128, \_ _m128)|
|[_mm_cmpistra](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpistra)|SSE42|intrin. h|int _mm_cmpistra ( \_ _m128i, \_ _m128i, const int)|
|[_mm_cmpistrc](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpistrc)|SSE42|intrin. h|int _mm_cmpistrc ( \_ _m128i, \_ _m128i, const int)|
|[_mm_cmpistri](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpistri)|SSE42|intrin. h|int _mm_cmpistri ( \_ _m128i, \_ _m128i, const int)|
|[_mm_cmpistrm](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpistrm)|SSE42|intrin. h|__m128i _mm_cmpistrm ( \_ _m128i, \_ _m128i, const int)|
|[_mm_cmpistro](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpistro)|SSE42|intrin. h|int _mm_cmpistro ( \_ _m128i, \_ _m128i, const int)|
|[_mm_cmpistrs](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpistrs)|SSE42|intrin. h|int _mm_cmpistrs ( \_ _m128i, \_ _m128i, const int)|
|[_mm_cmpistrz](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpistrz)|SSE42|intrin. h|int _mm_cmpistrz ( \_ _m128i, \_ _m128i, const int)|
|[_mm_cmple_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmple_pd)|SSE2|intrin. h|_mm_cmple_pd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_cmple_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmple_ps)|SSE|intrin. h|_mm_cmple_ps __m128 ( \_ _m128, \_ _m128)|
|[_mm_cmple_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmple_sd)|SSE2|intrin. h|_mm_cmple_sd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_cmple_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmple_ss)|SSE|intrin. h|_mm_cmple_ss __m128 ( \_ _m128, \_ _m128)|
|[_mm_cmplt_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmplt_epi16)|SSE2|intrin. h|_mm_cmplt_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_cmplt_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmplt_epi32)|SSE2|intrin. h|_mm_cmplt_epi32 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_cmplt_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmplt_epi8)|SSE2|intrin. h|_mm_cmplt_epi8 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_cmplt_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmplt_pd)|SSE2|intrin. h|_mm_cmplt_pd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_cmplt_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmplt_ps)|SSE|intrin. h|_mm_cmplt_ps __m128 ( \_ _m128, \_ _m128)|
|[_mm_cmplt_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmplt_sd)|SSE2|intrin. h|_mm_cmplt_sd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_cmplt_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmplt_ss)|SSE|intrin. h|_mm_cmplt_ss __m128 ( \_ _m128, \_ _m128)|
|[_mm_cmpneq_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpneq_pd)|SSE2|intrin. h|_mm_cmpneq_pd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_cmpneq_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpneq_ps)|SSE|intrin. h|_mm_cmpneq_ps __m128 ( \_ _m128, \_ _m128)|
|[_mm_cmpneq_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpneq_sd)|SSE2|intrin. h|_mm_cmpneq_sd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_cmpneq_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpneq_ss)|SSE|intrin. h|_mm_cmpneq_ss __m128 ( \_ _m128, \_ _m128)|
|[_mm_cmpnge_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpnge_pd)|SSE2|intrin. h|_mm_cmpnge_pd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_cmpnge_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpnge_ps)|SSE|intrin. h|_mm_cmpnge_ps __m128 ( \_ _m128, \_ _m128)|
|[_mm_cmpnge_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpnge_sd)|SSE2|intrin. h|_mm_cmpnge_sd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_cmpnge_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpnge_ss)|SSE|intrin. h|_mm_cmpnge_ss __m128 ( \_ _m128, \_ _m128)|
|[_mm_cmpngt_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpngt_pd)|SSE2|intrin. h|_mm_cmpngt_pd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_cmpngt_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpngt_ps)|SSE|intrin. h|_mm_cmpngt_ps __m128 ( \_ _m128, \_ _m128)|
|[_mm_cmpngt_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpngt_sd)|SSE2|intrin. h|_mm_cmpngt_sd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_cmpngt_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpngt_ss)|SSE|intrin. h|_mm_cmpngt_ss __m128 ( \_ _m128, \_ _m128)|
|[_mm_cmpnle_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpnle_pd)|SSE2|intrin. h|_mm_cmpnle_pd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_cmpnle_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpnle_ps)|SSE|intrin. h|_mm_cmpnle_ps __m128 ( \_ _m128, \_ _m128)|
|[_mm_cmpnle_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpnle_sd)|SSE2|intrin. h|_mm_cmpnle_sd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_cmpnle_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpnle_ss)|SSE|intrin. h|_mm_cmpnle_ss __m128 ( \_ _m128, \_ _m128)|
|[_mm_cmpnlt_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpnlt_pd)|SSE2|intrin. h|_mm_cmpnlt_pd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_cmpnlt_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpnlt_ps)|SSE|intrin. h|_mm_cmpnlt_ps __m128 ( \_ _m128, \_ _m128)|
|[_mm_cmpnlt_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpnlt_sd)|SSE2|intrin. h|_mm_cmpnlt_sd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_cmpnlt_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpnlt_ss)|SSE|intrin. h|_mm_cmpnlt_ss __m128 ( \_ _m128, \_ _m128)|
|[_mm_cmpord_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpord_pd)|SSE2|intrin. h|_mm_cmpord_pd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_cmpord_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpord_ps)|SSE|intrin. h|_mm_cmpord_ps __m128 ( \_ _m128, \_ _m128)|
|[_mm_cmpord_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpord_sd)|SSE2|intrin. h|_mm_cmpord_sd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_cmpord_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpord_ss)|SSE|intrin. h|_mm_cmpord_ss __m128 ( \_ _m128, \_ _m128)|
|[_mm_cmpunord_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpunord_pd)|SSE2|intrin. h|_mm_cmpunord_pd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_cmpunord_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpunord_ps)|SSE|intrin. h|_mm_cmpunord_ps __m128 ( \_ _m128, \_ _m128)|
|[_mm_cmpunord_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpunord_sd)|SSE2|intrin. h|_mm_cmpunord_sd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_cmpunord_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpunord_ss)|SSE|intrin. h|_mm_cmpunord_ss __m128 ( \_ _m128, \_ _m128)|
|_mm_com_epi16|XOP [1]|ammintrin. h|_mm_com_epi16 __m128i ( \_ _m128i, \_ _m128i, int)|
|_mm_com_epi32|XOP [1]|ammintrin. h|_mm_com_epi32 __m128i ( \_ _m128i, \_ _m128i, int)|
|_mm_com_epi64|XOP [1]|ammintrin. h|_mm_com_epi32 __m128i ( \_ _m128i, \_ _m128i, int)|
|_mm_com_epi8|XOP [1]|ammintrin. h|_mm_com_epi8 __m128i ( \_ _m128i, \_ _m128i, int)|
|_mm_com_epu16|XOP [1]|ammintrin. h|_mm_com_epu16 __m128i ( \_ _m128i, \_ _m128i, int)|
|_mm_com_epu32|XOP [1]|ammintrin. h|_mm_com_epu32 __m128i ( \_ _m128i, \_ _m128i, int)|
|_mm_com_epu64|XOP [1]|ammintrin. h|_mm_com_epu32 __m128i ( \_ _m128i, \_ _m128i, int)|
|_mm_com_epu8|XOP [1]|ammintrin. h|_mm_com_epu8 __m128i ( \_ _m128i, \_ _m128i, int)|
|[_mm_comieq_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_comieq_sd)|SSE2|intrin. h|int _mm_comieq_sd ( \_ _m128d, \_ _m128d)|
|[_mm_comieq_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_comieq_ss)|SSE|intrin. h|int _mm_comieq_ss ( \_ _m128, \_ _m128)|
|[_mm_comige_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_comige_sd)|SSE2|intrin. h|int _mm_comige_sd ( \_ _m128d, \_ _m128d)|
|[_mm_comige_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_comige_ss)|SSE|intrin. h|int _mm_comige_ss ( \_ _m128, \_ _m128)|
|[_mm_comigt_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_comigt_sd)|SSE2|intrin. h|int _mm_comigt_sd ( \_ _m128d, \_ _m128d)|
|[_mm_comigt_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_comigt_ss)|SSE|intrin. h|int _mm_comigt_ss ( \_ _m128, \_ _m128)|
|[_mm_comile_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_comile_sd)|SSE2|intrin. h|int _mm_comile_sd ( \_ _m128d, \_ _m128d)|
|[_mm_comile_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_comile_ss)|SSE|intrin. h|int _mm_comile_ss ( \_ _m128, \_ _m128)|
|[_mm_comilt_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_comilt_sd)|SSE2|intrin. h|int _mm_comilt_sd ( \_ _m128d, \_ _m128d)|
|[_mm_comilt_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_comilt_ss)|SSE|intrin. h|int _mm_comilt_ss ( \_ _m128, \_ _m128)|
|[_mm_comineq_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_comineq_sd)|SSE2|intrin. h|int _mm_comineq_sd ( \_ _m128d, \_ _m128d)|
|[_mm_comineq_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_comineq_ss)|SSE|intrin. h|int _mm_comineq_ss ( \_ _m128, \_ _m128)|
|[_mm_crc32_u16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_crc32_u16)|SSE42|intrin. h|niepodpisane _mm_crc32_u16 int (niepodpisane int, bez znaku)|
|[_mm_crc32_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_crc32_u32)|SSE42|intrin. h|niepodpisane _mm_crc32_u32 int (niepodpisane int, int bez znaku)|
|[_mm_crc32_u8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_crc32_u8)|SSE42|intrin. h|niepodpisane _mm_crc32_u8 int (bez znaku int, znak niepodpisany)|
|[_mm_cvt_pi2ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_pi2ps)|SSE|intrin. h|_mm_cvt_pi2ps __m128 ( \_ _m128, \_ _m64)|
|[_mm_cvt_ps2pi](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_ps2pi)|SSE|intrin. h|_mm_cvt_ps2pi __m64 ( \_ _m128)|
|[_mm_cvt_si2ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_si2ss)|SSE|intrin. h|_mm_cvt_si2ss __m128 ( \_ _m128, int)|
|[_mm_cvt_ss2si](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_ss2si)|SSE|intrin. h|int _mm_cvt_ss2si ( \_ _m128)|
|[_mm_cvtepi16_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepi16_epi32)|SSE41|intrin. h|_mm_cvtepi16_epi32 __m128i ( \_ _m128i)|
|[_mm_cvtepi16_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepi16_epi64)|SSE41|intrin. h|_mm_cvtepi16_epi64 __m128i ( \_ _m128i)|
|[_mm_cvtepi32_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepi32_epi64)|SSE41|intrin. h|_mm_cvtepi32_epi64 __m128i ( \_ _m128i)|
|[_mm_cvtepi32_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepi32_pd)|SSE2|intrin. h|_mm_cvtepi32_pd __m128d ( \_ _m128i)|
|[_mm_cvtepi32_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepi32_ps)|SSE2|intrin. h|_mm_cvtepi32_ps __m128 ( \_ _m128i)|
|[_mm_cvtepi8_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepi8_epi16)|SSE41|intrin. h|_mm_cvtepi8_epi16 __m128i ( \_ _m128i)|
|[_mm_cvtepi8_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepi8_epi32)|SSE41|intrin. h|_mm_cvtepi8_epi32 __m128i ( \_ _m128i)|
|[_mm_cvtepi8_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepi8_epi64)|SSE41|intrin. h|_mm_cvtepi8_epi64 __m128i ( \_ _m128i)|
|[_mm_cvtepu16_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepu16_epi32)|SSE41|intrin. h|_mm_cvtepu16_epi32 __m128i ( \_ _m128i)|
|[_mm_cvtepu16_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepu16_epi64)|SSE41|intrin. h|_mm_cvtepu16_epi64 __m128i ( \_ _m128i)|
|[_mm_cvtepu32_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepu32_epi64)|SSE41|intrin. h|_mm_cvtepu32_epi64 __m128i ( \_ _m128i)|
|[_mm_cvtepu8_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepu8_epi16)|SSE41|intrin. h|_mm_cvtepu8_epi16 __m128i ( \_ _m128i)|
|[_mm_cvtepu8_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepu8_epi32)|SSE41|intrin. h|_mm_cvtepu8_epi32 __m128i ( \_ _m128i)|
|[_mm_cvtepu8_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepu8_epi64)|SSE41|intrin. h|_mm_cvtepu8_epi64 __m128i ( \_ _m128i)|
|[_mm_cvtpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtpd_epi32)|SSE2|intrin. h|_mm_cvtpd_epi32 __m128i ( \_ _m128d)|
|[_mm_cvtpd_pi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtpd_pi32)|SSE2|intrin. h|_mm_cvtpd_pi32 __m64 ( \_ _m128d)|
|[_mm_cvtpd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtpd_ps)|SSE2|intrin. h|_mm_cvtpd_ps __m128 ( \_ _m128d)|
|[_mm_cvtph_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtph_ps)|F16C [2]|immintrin. h|_mm_cvtph_ps __m128 ( \_ _m128i)|
|[_mm_cvtpi32_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtpi32_pd)|SSE2|intrin. h|_mm_cvtpi32_pd __m128d ( \_ _m64)|
|[_mm_cvtps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtps_epi32)|SSE2|intrin. h|_mm_cvtps_epi32 __m128i ( \_ _m128)|
|[_mm_cvtps_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtps_pd)|SSE2|intrin. h|_mm_cvtps_pd __m128d ( \_ _m128)|
|[_mm_cvtps_ph](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtps_ph)|F16C [2]|immintrin. h|__m128i _mm_cvtps_ph ( \_ _m128, const int)|
|[_mm_cvtsd_f64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsd_f64)|SSSE3|intrin. h|podwójne _mm_cvtsd_f64 ( \_ _m128d)|
|[_mm_cvtsd_si32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsd_si32)|SSE2|intrin. h|int _mm_cvtsd_si32 ( \_ _m128d)|
|[_mm_cvtsd_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsd_ss)|SSE2|intrin. h|_mm_cvtsd_ss __m128 ( \_ _m128, \_ _m128d)|
|[_mm_cvtsi128_si32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsi128_si32)|SSE2|intrin. h|int _mm_cvtsi128_si32 ( \_ _m128i)|
|[_mm_cvtsi32_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsi32_sd)|SSE2|intrin. h|_mm_cvtsi32_sd __m128d ( \_ _m128d, int)|
|[_mm_cvtsi32_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsi32_si128)|SSE2|intrin. h|_mm_cvtsi32_si128 __m128i (int)|
|[_mm_cvtsi32_si64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsi32_si64)|MMX|mmintrin. h|_mm_cvtsi32_si64 __m64 (int) [3]|
|[_mm_cvtsi64_si32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsi64_si32)|MMX|mmintrin. h|int _mm_cvtsi64_si32 (__m64) [3]|
|[_mm_cvtss_f32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtss_f32)|SSSE3|intrin. h|_mm_cvtss_f32 zmiennoprzecinkowe ( \_ _m128)|
|[_mm_cvtss_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtss_sd)|SSE2|intrin. h|_mm_cvtss_sd __m128d ( \_ _m128d, \_ _m128)|
|[_mm_cvtt_ps2pi](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtt_ps2pi)|SSE|intrin. h|_mm_cvtt_ps2pi __m64 ( \_ _m128)|
|[_mm_cvtt_ss2si](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtt_ss2si)|SSE|intrin. h|int _mm_cvtt_ss2si ( \_ _m128)|
|[_mm_cvttpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvttpd_epi32)|SSE2|intrin. h|_mm_cvttpd_epi32 __m128i ( \_ _m128d)|
|[_mm_cvttpd_pi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvttpd_pi32)|SSE2|intrin. h|_mm_cvttpd_pi32 __m64 ( \_ _m128d)|
|[_mm_cvttps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvttps_epi32)|SSE2|intrin. h|_mm_cvttps_epi32 __m128i ( \_ _m128)|
|[_mm_cvttsd_si32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvttsd_si32)|SSE2|intrin. h|int _mm_cvttsd_si32 ( \_ _m128d)|
|[_mm_div_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_div_pd)|SSE2|intrin. h|_mm_div_pd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_div_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_div_ps)|SSE|intrin. h|_mm_div_ps __m128 ( \_ _m128, \_ _m128)|
|[_mm_div_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_div_sd)|SSE2|intrin. h|_mm_div_sd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_div_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_div_ss)|SSE|intrin. h|_mm_div_ss __m128 ( \_ _m128, \_ _m128)|
|[_mm_dp_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_dp_pd)|SSE41|intrin. h|__m128d _mm_dp_pd ( \_ _m128d, \_ _m128d, const int)|
|[_mm_dp_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_dp_ps)|SSE41|intrin. h|__m128 _mm_dp_ps ( \_ _m128, \_ _m128, const int)|
|[_mm_empty](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_empty)|MMX|mmintrin. h|void _mm_empty (void) [3]|
|[_mm_extract_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_extract_epi16)|SSE2|intrin. h|int _mm_extract_epi16 ( \_ _m128i, int)|
|[_mm_extract_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_extract_epi32)|SSE41|intrin. h|int _mm_extract_epi32 ( \_ _m128i, const int)|
|[_mm_extract_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_extract_epi8)|SSE41|intrin. h|int _mm_extract_epi8 ( \_ _m128i, const int)|
|[_mm_extract_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_extract_ps)|SSE41|intrin. h|int _mm_extract_ps ( \_ _m128, const int)|
|[_mm_extract_si64](mm-extract-si64-mm-extracti-si64.md)|SSE4a|intrin. h|_mm_extract_si64 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_extracti_si64](mm-extract-si64-mm-extracti-si64.md)|SSE4a|intrin. h|_mm_extracti_si64 __m128i ( \_ _m128i, int, int)|
|[_mm_fmadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmadd_pd)|FMA [2]|immintrin. h|_mm_fmadd_pd __m128d ( \_ _m128d, \_ _m128d, \_ _m128d)|
|[_mm_fmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmadd_ps)|FMA [2]|immintrin. h|_mm_fmadd_ps __m128 ( \_ _m128, \_ _m128, \_ _m128)|
|[_mm_fmadd_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmadd_sd)|FMA [2]|immintrin. h|_mm_fmadd_sd __m128d ( \_ _m128d, \_ _m128d, \_ _m128d)|
|[_mm_fmadd_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmadd_ss)|FMA [2]|immintrin. h|_mm_fmadd_ss __m128 ( \_ _m128, \_ _m128, \_ _m128)|
|[_mm_fmaddsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmaddsub_pd)|FMA [2]|immintrin. h|_mm_fmaddsub_pd __m128d ( \_ _m128d, \_ _m128d, \_ _m128d)|
|[_mm_fmaddsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmaddsub_ps)|FMA [2]|immintrin. h|_mm_fmaddsub_ps __m128 ( \_ _m128, \_ _m128, \_ _m128)|
|[_mm_fmsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmsub_pd)|FMA [2]|immintrin. h|_mm_fmsub_pd __m128d ( \_ _m128d, \_ _m128d, \_ _m128d)|
|[_mm_fmsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmsub_ps)|FMA [2]|immintrin. h|_mm_fmsub_ps __m128 ( \_ _m128, \_ _m128, \_ _m128)|
|[_mm_fmsub_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmsub_sd)|FMA [2]|immintrin. h|_mm_fmsub_sd __m128d ( \_ _m128d, \_ _m128d, \_ _m128d)|
|[_mm_fmsub_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmsub_ss)|FMA [2]|immintrin. h|_mm_fmsub_ss __m128 ( \_ _m128, \_ _m128, \_ _m128)|
|[_mm_fmsubadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmsubadd_pd)|FMA [2]|immintrin. h|_mm_fmsubadd_pd __m128d ( \_ _m128d, \_ _m128d, \_ _m128d)|
|[_mm_fmsubadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmsubadd_ps)|FMA [2]|immintrin. h|_mm_fmsubadd_ps __m128 ( \_ _m128, \_ _m128, \_ _m128)|
|[_mm_fnmadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fnmadd_pd)|FMA [2]|immintrin. h|_mm_fnmadd_pd __m128d ( \_ _m128d, \_ _m128d, \_ _m128d)|
|[_mm_fnmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fnmadd_ps)|FMA [2]|immintrin. h|_mm_fnmadd_ps __m128 ( \_ _m128, \_ _m128, \_ _m128)|
|[_mm_fnmadd_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fnmadd_sd)|FMA [2]|immintrin. h|_mm_fnmadd_sd __m128d ( \_ _m128d, \_ _m128d, \_ _m128d)|
|[_mm_fnmadd_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fnmadd_ss)|FMA [2]|immintrin. h|_mm_fnmadd_ss __m128 ( \_ _m128, \_ _m128, \_ _m128)|
|[_mm_fnmsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fnmsub_pd)|FMA [2]|immintrin. h|_mm_fnmsub_pd __m128d ( \_ _m128d, \_ _m128d, \_ _m128d)|
|[_mm_fnmsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fnmsub_ps)|FMA [2]|immintrin. h|_mm_fnmsub_ps __m128 ( \_ _m128, \_ _m128, \_ _m128)|
|[_mm_fnmsub_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fnmsub_sd)|FMA [2]|immintrin. h|_mm_fnmsub_sd __m128d ( \_ _m128d, \_ _m128d, \_ _m128d)|
|[_mm_fnmsub_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fnmsub_ss)|FMA [2]|immintrin. h|_mm_fnmsub_ss __m128 ( \_ _m128, \_ _m128, \_ _m128)|
|_mm_frcz_pd|XOP [1]|ammintrin. h|_mm_frcz_pd __m128d ( \_ _m128d)|
|_mm_frcz_ps|XOP [1]|ammintrin. h|_mm_frcz_ps __m128 ( \_ _m128)|
|_mm_frcz_sd|XOP [1]|ammintrin. h|_mm_frcz_sd __m128d ( \_ _m128d, \_ _m128d)|
|_mm_frcz_ss|XOP [1]|ammintrin. h|_mm_frcz_ss __m128 ( \_ _m128, \_ _m128)|
|[_mm_getcsr](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_getcsr)|SSE|intrin. h|niepodpisane _mm_getcsr int (void)|
|[_mm_hadd_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hadd_epi16)|SSSE3|intrin. h|_mm_hadd_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_hadd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hadd_epi32)|SSSE3|intrin. h|_mm_hadd_epi32 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_hadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hadd_pd)|SSE3|intrin. h|_mm_hadd_pd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_hadd_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hadd_pi16)|SSSE3|intrin. h|_mm_hadd_pi16 __m64 ( \_ _m64, \_ _m64)|
|[_mm_hadd_pi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hadd_pi32)|SSSE3|intrin. h|_mm_hadd_pi32 __m64 ( \_ _m64, \_ _m64)|
|[_mm_hadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hadd_ps)|SSE3|intrin. h|_mm_hadd_ps __m128 ( \_ _m128, \_ _m128)|
|_mm_haddd_epi16|XOP [1]|ammintrin. h|_mm_haddd_epi16 __m128i ( \_ _m128i)|
|_mm_haddd_epi8|XOP [1]|ammintrin. h|_mm_haddd_epi8 __m128i ( \_ _m128i)|
|_mm_haddd_epu16|XOP [1]|ammintrin. h|_mm_haddd_epu16 __m128i ( \_ _m128i)|
|_mm_haddd_epu8|XOP [1]|ammintrin. h|_mm_haddd_epu8 __m128i ( \_ _m128i)|
|_mm_haddq_epi16|XOP [1]|ammintrin. h|_mm_haddq_epi16 __m128i ( \_ _m128i)|
|_mm_haddq_epi32|XOP [1]|ammintrin. h|_mm_haddq_epi32 __m128i ( \_ _m128i)|
|_mm_haddq_epi8|XOP [1]|ammintrin. h|_mm_haddq_epi8 __m128i ( \_ _m128i)|
|_mm_haddq_epu16|XOP [1]|ammintrin. h|_mm_haddq_epu16 __m128i ( \_ _m128i)|
|_mm_haddq_epu32|XOP [1]|ammintrin. h|_mm_haddq_epu32 __m128i ( \_ _m128i)|
|_mm_haddq_epu8|XOP [1]|ammintrin. h|_mm_haddq_epu8 __m128i ( \_ _m128i)|
|[_mm_hadds_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hadds_epi16)|SSSE3|intrin. h|_mm_hadds_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_hadds_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hadds_pi16)|SSSE3|intrin. h|_mm_hadds_pi16 __m64 ( \_ _m64, \_ _m64)|
|_mm_haddw_epi8|XOP [1]|ammintrin. h|_mm_haddw_epi8 __m128i ( \_ _m128i)|
|_mm_haddw_epu8|XOP [1]|ammintrin. h|_mm_haddw_epu8 __m128i ( \_ _m128i)|
|[_mm_hsub_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hsub_epi16)|SSSE3|intrin. h|_mm_hsub_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_hsub_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hsub_epi32)|SSSE3|intrin. h|_mm_hsub_epi32 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_hsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hsub_pd)|SSE3|intrin. h|_mm_hsub_pd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_hsub_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hsub_pi16)|SSSE3|intrin. h|_mm_hsub_pi16 __m64 ( \_ _m64, \_ _m64)|
|[_mm_hsub_pi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hsub_pi32)|SSSE3|intrin. h|_mm_hsub_pi32 __m64 ( \_ _m64, \_ _m64)|
|[_mm_hsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hsub_ps)|SSE3|intrin. h|_mm_hsub_ps __m128 ( \_ _m128, \_ _m128)|
|_mm_hsubd_epi16|XOP [1]|ammintrin. h|_mm_hsubd_epi16 __m128i ( \_ _m128i)|
|_mm_hsubq_epi32|XOP [1]|ammintrin. h|_mm_hsubq_epi32 __m128i ( \_ _m128i)|
|[_mm_hsubs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hsubs_epi16)|SSSE3|intrin. h|_mm_hsubs_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_hsubs_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hsubs_pi16)|SSSE3|intrin. h|_mm_hsubs_pi16 __m64 ( \_ _m64, \_ _m64)|
|_mm_hsubw_epi8|XOP [1]|ammintrin. h|_mm_hsubw_epi8 __m128i ( \_ _m128i)|
|[_mm_i32gather_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_i32gather_epi32)|AVX2 [2]|immintrin. h|__m128i _mm_i32gather_epi32 (int const \* , \_ _m128i, const int)|
|[_mm_i32gather_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_i32gather_epi64)|AVX2 [2]|immintrin. h|__m128i _mm_i32gather_epi64 ( \_ _int64 const \* , \_ _m128i, const int)|
|[_mm_i32gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_i32gather_pd)|AVX2 [2]|immintrin. h|__m128d _mm_i32gather_pd (podwójna stała \* , \_ _m128i, const int)|
|[_mm_i32gather_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_i32gather_ps)|AVX2 [2]|immintrin. h|__m128 _mm_i32gather_ps (float const \* , \_ _m128i, const int)|
|[_mm_i64gather_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_i64gather_epi32)|AVX2 [2]|immintrin. h|__m128i _mm_i64gather_epi32 (int const \* , \_ _m128i, const int)|
|[_mm_i64gather_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_i64gather_epi64)|AVX2 [2]|immintrin. h|__m128i _mm_i64gather_epi64 ( \_ _int64 const \* , \_ _m128i, const int)|
|[_mm_i64gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_i64gather_pd)|AVX2 [2]|immintrin. h|__m128d _mm_i64gather_pd (podwójna stała \* , \_ _m128i, const int)|
|[_mm_i64gather_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_i64gather_ps)|AVX2 [2]|immintrin. h|__m128 _mm_i64gather_ps (float const \* , \_ _m128i, const int)|
|[_mm_insert_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_insert_epi16)|SSE2|intrin. h|_mm_insert_epi16 __m128i ( \_ _m128i, int, int)|
|[_mm_insert_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_insert_epi32)|SSE41|intrin. h|__m128i _mm_insert_epi32 ( \_ _m128i, int, const int)|
|[_mm_insert_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_insert_epi8)|SSE41|intrin. h|__m128i _mm_insert_epi8 ( \_ _m128i, int, const int)|
|[_mm_insert_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_insert_ps)|SSE41|intrin. h|__m128 _mm_insert_ps ( \_ _m128, \_ _m128, const int)|
|[_mm_insert_si64](mm-insert-si64-mm-inserti-si64.md)|SSE4a|intrin. h|_mm_insert_si64 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_inserti_si64](mm-insert-si64-mm-inserti-si64.md)|SSE4a|intrin. h|__m128i _mm_inserti_si64 ( \_ _m128i, \_ _m128i, int, int)|
|[_mm_lddqu_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_lddqu_si128)|SSE3|intrin. h|_mm_lddqu_si128 __m128i ( \_ _m128i const \* )|
|[_mm_lfence](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_lfence)|SSE2|intrin. h|void _mm_lfence (void)|
|[_mm_load_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_load_pd)|SSE2|intrin. h|_mm_load_pd __m128d (Double \* )|
|[_mm_load_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_load_ps)|SSE|intrin. h|__m128 _mm_load_ps (float \* )|
|[_mm_load_ps1](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_load_ps1)|SSE|intrin. h|__m128 _mm_load_ps1 (float \* )|
|[_mm_load_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_load_sd)|SSE2|intrin. h|_mm_load_sd __m128d (Double \* )|
|[_mm_load_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_load_si128)|SSE2|intrin. h|_mm_load_si128 __m128i ( \_ _m128i \* )|
|[_mm_load_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_load_ss)|SSE|intrin. h|__m128 _mm_load_ss (float \* )|
|[_mm_load1_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_load1_pd)|SSE2|intrin. h|_mm_load1_pd __m128d (Double \* )|
|[_mm_loaddup_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loaddup_pd)|SSE3|intrin. h|__m128d _mm_loaddup_pd (podwójna stała \* )|
|[_mm_loadh_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loadh_pd)|SSE2|intrin. h|__m128d _mm_loadh_pd ( \_ _m128d, Double \* )|
|[_mm_loadh_pi](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loadh_pi)|SSE|intrin. h|_mm_loadh_pi __m128 ( \_ _m128, \_ _m64 \* )|
|[_mm_loadl_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loadl_epi64)|SSE2|intrin. h|_mm_loadl_epi64 __m128i ( \_ _m128i \* )|
|[_mm_loadl_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loadl_pd)|SSE2|intrin. h|__m128d _mm_loadl_pd ( \_ _m128d, Double \* )|
|[_mm_loadl_pi](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loadl_pi)|SSE|intrin. h|_mm_loadl_pi __m128 ( \_ _m128, \_ _m64 \* )|
|[_mm_loadr_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loadr_pd)|SSE2|intrin. h|_mm_loadr_pd __m128d (Double \* )|
|[_mm_loadr_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loadr_ps)|SSE|intrin. h|__m128 _mm_loadr_ps (float \* )|
|[_mm_loadu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loadu_pd)|SSE2|intrin. h|_mm_loadu_pd __m128d (Double \* )|
|[_mm_loadu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loadu_ps)|SSE|intrin. h|__m128 _mm_loadu_ps (float \* )|
|[_mm_loadu_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loadu_si128)|SSE2|intrin. h|_mm_loadu_si128 __m128i ( \_ _m128i \* )|
|_mm_macc_epi16|XOP [1]|ammintrin. h|_mm_macc_epi16 __m128i ( \_ _m128i, \_ _m128i, \_ _m128i)|
|_mm_macc_epi32|XOP [1]|ammintrin. h|_mm_macc_epi32 __m128i ( \_ _m128i, \_ _m128i, \_ _m128i)|
|_mm_macc_pd|FMA4 [1]|ammintrin. h|_mm_macc_pd __m128d ( \_ _m128d, \_ _m128d, \_ _m128d)|
|_mm_macc_ps|FMA4 [1]|ammintrin. h|_mm_macc_ps __m128 ( \_ _m128, \_ _m128, \_ _m128)|
|_mm_macc_sd|FMA4 [1]|ammintrin. h|_mm_macc_sd __m128d ( \_ _m128d, \_ _m128d, \_ _m128d)|
|_mm_macc_ss|FMA4 [1]|ammintrin. h|_mm_macc_ss __m128 ( \_ _m128, \_ _m128, \_ _m128)|
|_mm_maccd_epi16|XOP [1]|ammintrin. h|_mm_maccd_epi16 __m128i ( \_ _m128i, \_ _m128i, \_ _m128i)|
|_mm_macchi_epi32|XOP [1]|ammintrin. h|_mm_macchi_epi32 __m128i ( \_ _m128i, \_ _m128i, \_ _m128i)|
|_mm_macclo_epi32|XOP [1]|ammintrin. h|_mm_macclo_epi32 __m128i ( \_ _m128i, \_ _m128i, \_ _m128i)|
|_mm_maccs_epi16|XOP [1]|ammintrin. h|_mm_maccs_epi16 __m128i ( \_ _m128i, \_ _m128i, \_ _m128i)|
|_mm_maccs_epi32|XOP [1]|ammintrin. h|_mm_maccs_epi32 __m128i ( \_ _m128i, \_ _m128i, \_ _m128i)|
|_mm_maccsd_epi16|XOP [1]|ammintrin. h|_mm_maccsd_epi16 __m128i ( \_ _m128i, \_ _m128i, \_ _m128i)|
|_mm_maccshi_epi32|XOP [1]|ammintrin. h|_mm_maccshi_epi32 __m128i ( \_ _m128i, \_ _m128i, \_ _m128i)|
|_mm_maccslo_epi32|XOP [1]|ammintrin. h|_mm_maccslo_epi32 __m128i ( \_ _m128i, \_ _m128i, \_ _m128i)|
|[_mm_madd_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_madd_epi16)|SSE2|intrin. h|_mm_madd_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_madd_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_madd_pi16)|MMX|mmintrin. h|__m64 _mm_madd_pi16 ( \_ _m64, \_ _m64) [3]|
|_mm_maddd_epi16|XOP [1]|ammintrin. h|_mm_maddd_epi16 __m128i ( \_ _m128i, \_ _m128i, \_ _m128i)|
|_mm_maddsd_epi16|XOP [1]|ammintrin. h|_mm_maddsd_epi16 __m128i ( \_ _m128i, \_ _m128i, \_ _m128i)|
|_mm_maddsub_pd|FMA4 [1]|ammintrin. h|_mm_maddsub_pd __m128d ( \_ _m128d, \_ _m128d, \_ _m128d)|
|_mm_maddsub_ps|FMA4 [1]|ammintrin. h|_mm_maddsub_ps __m128 ( \_ _m128, \_ _m128, \_ _m128)|
|[_mm_maddubs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maddubs_epi16)|SSSE3|intrin. h|_mm_maddubs_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_maddubs_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maddubs_pi16)|SSSE3|intrin. h|_mm_maddubs_pi16 __m64 ( \_ _m64, \_ _m64)|
|[_mm_mask_i32gather_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_i32gather_epi32)|AVX2 [2]|immintrin. h|__m128i _mm_mask_i32gather_epi32 ( \_ _m128i, int const \* , \_ _m128i, \_ _m128i, const int)|
|[_mm_mask_i32gather_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_i32gather_epi64)|AVX2 [2]|immintrin. h|__m128i _mm_mask_i32gather_epi64 ( \_ _m128i, \_ _int64 const \* , \_ _m128i, \_ _m128i, const int)|
|[_mm_mask_i32gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_i32gather_pd)|AVX2 [2]|immintrin. h|__m128d _mm_mask_i32gather_pd ( \_ _m128d, Podwójna stała \* , \_ _m128i, \_ _m128d, const int)|
|[_mm_mask_i32gather_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_i32gather_ps)|AVX2 [2]|immintrin. h|__m128 _mm_mask_i32gather_ps ( \_ _m128, wartość zmiennoprzecinkowa \* , \_ _m128i, \_ _m128, const int)|
|[_mm_mask_i64gather_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_i64gather_epi32)|AVX2 [2]|immintrin. h|__m128i _mm_mask_i64gather_epi32 ( \_ _m128i, int const \* , \_ _m128i, \_ _m128i, const int)|
|[_mm_mask_i64gather_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_i64gather_epi64)|AVX2 [2]|immintrin. h|__m128i _mm_mask_i64gather_epi64 ( \_ _m128i, \_ _int64 const \* , \_ _m128i, \_ _m128i, const int)|
|[_mm_mask_i64gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_i64gather_pd)|AVX2 [2]|immintrin. h|__m128d _mm_mask_i64gather_pd ( \_ _m128d, Podwójna stała \* , \_ _m128i, \_ _m128d, const int)|
|[_mm_mask_i64gather_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_i64gather_ps)|AVX2 [2]|immintrin. h|__m128 _mm_mask_i64gather_ps ( \_ _m128, wartość zmiennoprzecinkowa \* , \_ _m128i, \_ _m128, const int)|
|[_mm_maskload_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskload_epi32)|AVX2 [2]|immintrin. h|__m128i _mm_maskload_epi32 (int const \* , \_ _m128i)|
|[_mm_maskload_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskload_epi64)|AVX2 [2]|immintrin. h|__m128i _mm_maskload_epi64 ( \_ _int64 const \* , \_ _m128i)|
|[_mm_maskload_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskload_pd)|AVX [2]|immintrin. h|__m128d _mm_maskload_pd (podwójna stała \* , \_ _m128i)|
|[_mm_maskload_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskload_ps)|AVX [2]|immintrin. h|__m128 _mm_maskload_ps (zmiennoprzecinkowa stała \* , \_ _m128i)|
|[_mm_maskmoveu_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskmoveu_si128)|SSE2|intrin. h|void _mm_maskmoveu_si128 ( \_ _m128i, \_ _m128i, char \* )|
|[_mm_maskstore_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskstore_epi32)|AVX2 [2]|immintrin. h|void _mm_maskstore_epi32 (int \* , \_ _m128i, \_ _m128i)|
|[_mm_maskstore_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskstore_epi64)|AVX2 [2]|immintrin. h|void _mm_maskstore_epi64 ( \_ _int64 \* , \_ _m128i, \_ _m128i)|
|[_mm_maskstore_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskstore_pd)|AVX [2]|immintrin. h|void _mm_maskstore_pd (Double \* , \_ _m128i, \_ _m128d)|
|[_mm_maskstore_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskstore_ps)|AVX [2]|immintrin. h|void _mm_maskstore_ps (float \* , \_ _m128i, \_ _m128)|
|[_mm_max_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_epi16)|SSE2|intrin. h|_mm_max_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_max_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_epi32)|SSE41|intrin. h|_mm_max_epi32 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_max_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_epi8)|SSE41|intrin. h|_mm_max_epi8 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_max_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_epu16)|SSE41|intrin. h|_mm_max_epu16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_max_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_epu32)|SSE41|intrin. h|_mm_max_epu32 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_max_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_epu8)|SSE2|intrin. h|_mm_max_epu8 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_max_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_pd)|SSE2|intrin. h|_mm_max_pd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_max_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_ps)|SSE|intrin. h|_mm_max_ps __m128 ( \_ _m128, \_ _m128)|
|[_mm_max_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_sd)|SSE2|intrin. h|_mm_max_sd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_max_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_ss)|SSE|intrin. h|_mm_max_ss __m128 ( \_ _m128, \_ _m128)|
|[_mm_mfence](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mfence)|SSE2|intrin. h|void _mm_mfence (void)|
|[_mm_min_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_epi16)|SSE2|intrin. h|_mm_min_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_min_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_epi32)|SSE41|intrin. h|_mm_min_epi32 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_min_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_epi8)|SSE41|intrin. h|_mm_min_epi8 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_min_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_epu16)|SSE41|intrin. h|_mm_min_epu16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_min_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_epu32)|SSE41|intrin. h|_mm_min_epu32 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_min_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_epu8)|SSE2|intrin. h|_mm_min_epu8 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_min_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_pd)|SSE2|intrin. h|_mm_min_pd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_min_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_ps)|SSE|intrin. h|_mm_min_ps __m128 ( \_ _m128, \_ _m128)|
|[_mm_min_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_sd)|SSE2|intrin. h|_mm_min_sd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_min_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_ss)|SSE|intrin. h|_mm_min_ss __m128 ( \_ _m128, \_ _m128)|
|[_mm_minpos_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_minpos_epu16)|SSE41|intrin. h|_mm_minpos_epu16 __m128i ( \_ _m128i)|
|[_mm_monitor](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_monitor)|SSE3|intrin. h|void _mm_monitor (void const *, int unsigned int)|
|[_mm_move_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_move_epi64)|SSE2|intrin. h|_mm_move_epi64 __m128i ( \_ _m128i)|
|[_mm_move_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_move_sd)|SSE2|intrin. h|_mm_move_sd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_move_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_move_ss)|SSE|intrin. h|_mm_move_ss __m128 ( \_ _m128, \_ _m128)|
|[_mm_movedup_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movedup_pd)|SSE3|intrin. h|_mm_movedup_pd __m128d ( \_ _m128d)|
|[_mm_movehdup_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movehdup_ps)|SSE3|intrin. h|_mm_movehdup_ps __m128 ( \_ _m128)|
|[_mm_movehl_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movehl_ps)|SSE|intrin. h|_mm_movehl_ps __m128 ( \_ _m128, \_ _m128)|
|[_mm_moveldup_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_moveldup_ps)|SSE3|intrin. h|_mm_moveldup_ps __m128 ( \_ _m128)|
|[_mm_movelh_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movelh_ps)|SSE|intrin. h|_mm_movelh_ps __m128 ( \_ _m128, \_ _m128)|
|[_mm_movemask_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movemask_epi8)|SSE2|intrin. h|int _mm_movemask_epi8 ( \_ _m128i)|
|[_mm_movemask_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movemask_pd)|SSE2|intrin. h|int _mm_movemask_pd ( \_ _m128d)|
|[_mm_movemask_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movemask_ps)|SSE|intrin. h|int _mm_movemask_ps ( \_ _m128)|
|[_mm_movepi64_pi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movepi64_pi64)|SSE2|intrin. h|_mm_movepi64_pi64 __m64 ( \_ _m128i)|
|[_mm_movpi64_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movpi64_epi64)|SSE2|intrin. h|_mm_movpi64_epi64 __m128i ( \_ _m64)|
|[_mm_mpsadbw_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mpsadbw_epu8)|SSE41|intrin. h|__m128i _mm_mpsadbw_epu8 ( \_ _m128i, \_ _m128i, const int)|
|_mm_msub_pd|FMA4 [1]|ammintrin. h|_mm_msub_pd __m128d ( \_ _m128d, \_ _m128d, \_ _m128d)|
|_mm_msub_ps|FMA4 [1]|ammintrin. h|_mm_msub_ps __m128 ( \_ _m128, \_ _m128, \_ _m128)|
|_mm_msub_sd|FMA4 [1]|ammintrin. h|_mm_msub_sd __m128d ( \_ _m128d, \_ _m128d, \_ _m128d)|
|_mm_msub_ss|FMA4 [1]|ammintrin. h|_mm_msub_ss __m128 ( \_ _m128, \_ _m128, \_ _m128)|
|_mm_msubadd_pd|FMA4 [1]|ammintrin. h|_mm_msubadd_pd __m128d ( \_ _m128d, \_ _m128d, \_ _m128d)|
|_mm_msubadd_ps|FMA4 [1]|ammintrin. h|_mm_msubadd_ps __m128 ( \_ _m128, \_ _m128, \_ _m128)|
|[_mm_mul_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mul_epi32)|SSE41|intrin. h|_mm_mul_epi32 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_mul_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mul_epu32)|SSE2|intrin. h|_mm_mul_epu32 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_mul_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mul_pd)|SSE2|intrin. h|_mm_mul_pd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_mul_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mul_ps)|SSE|intrin. h|_mm_mul_ps __m128 ( \_ _m128, \_ _m128)|
|[_mm_mul_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mul_sd)|SSE2|intrin. h|_mm_mul_sd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_mul_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mul_ss)|SSE|intrin. h|_mm_mul_ss __m128 ( \_ _m128, \_ _m128)|
|[_mm_mul_su32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mul_su32)|SSE2|intrin. h|_mm_mul_su32 __m64 ( \_ _m64, \_ _m64)|
|[_mm_mulhi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mulhi_epi16)|SSE2|intrin. h|_mm_mulhi_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_mulhi_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mulhi_epu16)|SSE2|intrin. h|_mm_mulhi_epu16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_mulhi_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mulhi_pi16)|MMX|mmintrin. h|__m64 _mm_mulhi_pi16 ( \_ _m64, \_ _m64) [3]|
|[_mm_mulhrs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mulhrs_epi16)|SSSE3|intrin. h|_mm_mulhrs_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_mulhrs_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mulhrs_pi16)|SSSE3|intrin. h|_mm_mulhrs_pi16 __m64 ( \_ _m64, \_ _m64)|
|[_mm_mullo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mullo_epi16)|SSE2|intrin. h|_mm_mullo_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_mullo_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mullo_epi32)|SSE41|intrin. h|_mm_mullo_epi32 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_mullo_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mullo_pi16)|MMX|mmintrin. h|__m64 _mm_mullo_pi16 ( \_ _m64, \_ _m64) [3]|
|[_mm_mwait](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mwait)|SSE3|intrin. h|void _mm_mwait (niepodpisane int, int bez znaku)|
|_mm_nmacc_pd|FMA4 [1]|ammintrin. h|_mm_nmacc_pd __m128d ( \_ _m128d, \_ _m128d, \_ _m128d)|
|_mm_nmacc_ps|FMA4 [1]|ammintrin. h|_mm_nmacc_ps __m128 ( \_ _m128, \_ _m128, \_ _m128)|
|_mm_nmacc_sd|FMA4 [1]|ammintrin. h|_mm_nmacc_sd __m128d ( \_ _m128d, \_ _m128d, \_ _m128d)|
|_mm_nmacc_ss|FMA4 [1]|ammintrin. h|_mm_nmacc_ss __m128 ( \_ _m128, \_ _m128, \_ _m128)|
|_mm_nmsub_pd|FMA4 [1]|ammintrin. h|_mm_nmsub_pd __m128d ( \_ _m128d, \_ _m128d, \_ _m128d)|
|_mm_nmsub_ps|FMA4 [1]|ammintrin. h|_mm_nmsub_ps __m128 ( \_ _m128, \_ _m128, \_ _m128)|
|_mm_nmsub_sd|FMA4 [1]|ammintrin. h|_mm_nmsub_sd __m128d ( \_ _m128d, \_ _m128d, \_ _m128d)|
|_mm_nmsub_ss|FMA4 [1]|ammintrin. h|_mm_nmsub_ss __m128 ( \_ _m128, \_ _m128, \_ _m128)|
|[_mm_or_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_or_pd)|SSE2|intrin. h|_mm_or_pd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_or_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_or_ps)|SSE|intrin. h|_mm_or_ps __m128 ( \_ _m128, \_ _m128)|
|[_mm_or_si64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_or_si64)|MMX|mmintrin. h|__m64 _mm_or_si64 ( \_ _m64, \_ _m64) [3]|
|[_mm_or_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_or_si128)|SSE2|intrin. h|_mm_or_si128 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_packs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_packs_epi16)|SSE2|intrin. h|_mm_packs_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_packs_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_packs_epi32)|SSE2|intrin. h|_mm_packs_epi32 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_packs_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_packs_pi16)|MMX|mmintrin. h|__m64 _mm_packs_pi16 (__m64, __m64) [3]|
|[_mm_packs_pi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_packs_pi32)|MMX|mmintrin. h|__m64 _mm_packs_pi32 (__m64, __m64) [3]|
|[_mm_packs_pu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_packs_pu16)|MMX|mmintrin. h|__m64 _mm_packs_pu16 (__m64, __m64) [3]|
|[_mm_packus_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_packus_epi16)|SSE2|intrin. h|_mm_packus_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_packus_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_packus_epi32)|SSE41|intrin. h|_mm_packus_epi32 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_pause](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_pause)|SSE2|intrin. h|void _mm_pause (void)|
|_mm_perm_epi8|XOP [1]|ammintrin. h|_mm_perm_epi8 __m128i ( \_ _m128i, \_ _m128i, \_ _m128i)|
|[_mm_permute_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_permute_pd)|AVX [2]|immintrin. h|_mm_permute_pd __m128d ( \_ _m128d, int)|
|[_mm_permute_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_permute_ps)|AVX [2]|immintrin. h|_mm_permute_ps __m128 ( \_ _m128, int)|
|_mm_permute2_pd|XOP [1]|ammintrin. h|__m128d _mm_permute2_pd ( \_ _m128d, \_ _m128d, \_ _m128i, int)|
|_mm_permute2_ps|XOP [1]|ammintrin. h|__m128 _mm_permute2_ps ( \_ _m128, \_ _m128, \_ _m128i, int)|
|[_mm_permutevar_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_permutevar_pd)|AVX [2]|immintrin. h|_mm_permutevar_pd __m128d ( \_ _m128d, \_ _m128i)|
|[_mm_permutevar_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_permutevar_ps)|AVX [2]|immintrin. h|_mm_permutevar_ps __m128 ( \_ _m128, \_ _m128i)|
|[_mm_popcnt_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_popcnt_u32)|POPCNT|intrin. h|int _mm_popcnt_u32 (liczba całkowita bez znaku)|
|[_mm_prefetch](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_prefetch)|SSE|intrin. h|void _mm_prefetch (Char *, int)|
|[_mm_rcp_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rcp_ps)|SSE|intrin. h|_mm_rcp_ps __m128 ( \_ _m128)|
|[_mm_rcp_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rcp_ss)|SSE|intrin. h|_mm_rcp_ss __m128 ( \_ _m128)|
|_mm_rot_epi16|XOP [1]|ammintrin. h|_mm_rot_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|_mm_rot_epi32|XOP [1]|ammintrin. h|_mm_rot_epi32 __m128i ( \_ _m128i, \_ _m128i)|
|_mm_rot_epi64|XOP [1]|ammintrin. h|_mm_rot_epi64 __m128i ( \_ _m128i, \_ _m128i)|
|_mm_rot_epi8|XOP [1]|ammintrin. h|_mm_rot_epi8 __m128i ( \_ _m128i, \_ _m128i)|
|_mm_roti_epi16|XOP [1]|ammintrin. h|_mm_rot_epi16 __m128i ( \_ _m128i, int)|
|_mm_roti_epi32|XOP [1]|ammintrin. h|_mm_rot_epi32 __m128i ( \_ _m128i, int)|
|_mm_roti_epi64|XOP [1]|ammintrin. h|_mm_rot_epi64 __m128i ( \_ _m128i, int)|
|_mm_roti_epi8|XOP [1]|ammintrin. h|_mm_rot_epi8 __m128i ( \_ _m128i, int)|
|[_mm_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_round_pd)|SSE41|intrin. h|__m128d _mm_round_pd ( \_ _m128d, const int)|
|[_mm_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_round_ps)|SSE41|intrin. h|__m128 _mm_round_ps ( \_ _m128, const int)|
|[_mm_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_round_sd)|SSE41|intrin. h|__m128d _mm_round_sd ( \_ _m128d, \_ _m128d, const int)|
|[_mm_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_round_ss)|SSE41|intrin. h|__m128 _mm_round_ss ( \_ _m128, \_ _m128, const int)|
|[_mm_rsqrt_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rsqrt_ps)|SSE|intrin. h|_mm_rsqrt_ps __m128 ( \_ _m128)|
|[_mm_rsqrt_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rsqrt_ss)|SSE|intrin. h|_mm_rsqrt_ss __m128 ( \_ _m128)|
|[_mm_sad_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sad_epu8)|SSE2|intrin. h|_mm_sad_epu8 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_set_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set_epi16)|SSE2|intrin. h|__m128i _mm_set_epi16 (krótka, krótka, krótka, krótka, krótka i krótka)|
|[_mm_set_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set_epi32)|SSE2|intrin. h|__m128i _mm_set_epi32 (int, int, int, int)|
|[_mm_set_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set_epi64)|SSE2|intrin. h|_mm_set_epi64 __m128i ( \_ _m64, \_ _m64)|
|[_mm_set_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set_epi8)|SSE2|intrin. h|__m128i _mm_set_epi8 (Char, char, char, char, char, char, char, char, char, char, char, char, char, char, Char)|
|[_mm_set_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set_pd)|SSE2|intrin. h|__m128d _mm_set_pd (podwójna, podwójna)|
|[_mm_set_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set_pi16)|MMX|intrin. h|__m64 _mm_set_pi16 (krótka, krótka, krótka, krótka)|
|[_mm_set_pi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set_pi32)|MMX|intrin. h|_mm_set_pi32 __m64 (int, int)|
|[_mm_set_pi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set_pi8)|MMX|intrin. h|__m64 _mm_set_pi8 (Char, char, char, char, char, char, char, Char)|
|[_mm_set_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set_ps)|SSE|intrin. h|__m128 _mm_set_ps (float, float, float, float)|
|[_mm_set_ps1](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set_ps1)|SSE|intrin. h|__m128 _mm_set_ps1 (float)|
|[_mm_set_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set_sd)|SSE2|intrin. h|_mm_set_sd __m128d (Double)|
|[_mm_set_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set_ss)|SSE|intrin. h|__m128 _mm_set_ss (float)|
|[_mm_set1_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set1_epi16)|SSE2|intrin. h|__m128i _mm_set1_epi16 (krótki)|
|[_mm_set1_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set1_epi32)|SSE2|intrin. h|_mm_set1_epi32 __m128i (int)|
|[_mm_set1_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set1_epi64)|SSE2|intrin. h|_mm_set1_epi64 __m128i ( \_ _m64)|
|[_mm_set1_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set1_epi8)|SSE2|intrin. h|__m128i _mm_set1_epi8 (Char)|
|[_mm_set1_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set1_pd)|SSE2|intrin. h|_mm_set1_pd __m128d (Double)|
|[_mm_set1_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set1_pi16)|MMX|intrin. h|__m64 _mm_set1_pi16 (krótki)|
|[_mm_set1_pi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set1_pi32)|MMX|intrin. h|_mm_set1_pi32 __m64 (int)|
|[_mm_set1_pi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set1_pi8)|MMX|intrin. h|__m64 _mm_set1_pi8 (Char)|
|[_mm_setcsr](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_setcsr)|SSE|intrin. h|void _mm_setcsr (bez znaku int)|
|_mm_setl_epi64|SSE2|intrin. h|_mm_setl_epi64 __m128i ( \_ _m128i)|
|[_mm_setr_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_setr_epi16)|SSE2|intrin. h|__m128i _mm_setr_epi16 (krótka, krótka, krótka, krótka, krótka i krótka)|
|[_mm_setr_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_setr_epi32)|SSE2|intrin. h|__m128i _mm_setr_epi32 (int, int, int, int)|
|[_mm_setr_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_setr_epi64)|SSE2|intrin. h|_mm_setr_epi64 __m128i ( \_ _m64, \_ _m64)|
|[_mm_setr_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_setr_epi8)|SSE2|intrin. h|__m128i _mm_setr_epi8 (Char, char, char, char, char, char, char, char, char, char, char, char, char, char, Char)|
|[_mm_setr_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_setr_pd)|SSE2|intrin. h|__m128d _mm_setr_pd (podwójna, podwójna)|
|[_mm_setr_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_setr_pi16)|MMX|intrin. h|__m64 _mm_setr_pi16 (krótka, krótka, krótka, krótka)|
|[_mm_setr_pi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_setr_pi32)|MMX|intrin. h|_mm_setr_pi32 __m64 (int, int)|
|[_mm_setr_pi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_setr_pi8)|MMX|intrin. h|__m64 _mm_setr_pi8 (Char, char, char, char, char, char, char, Char)|
|[_mm_setr_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_setr_ps)|SSE|intrin. h|__m128 _mm_setr_ps (float, float, float, float)|
|[_mm_setzero_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_setzero_pd)|SSE2|intrin. h|__m128d _mm_setzero_pd (void)|
|[_mm_setzero_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_setzero_ps)|SSE|intrin. h|__m128 _mm_setzero_ps (void)|
|[_mm_setzero_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_setzero_si128)|SSE2|intrin. h|__m128i _mm_setzero_si128 (void)|
|[_mm_setzero_si64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_setzero_si64)|MMX|intrin. h|__m64 _mm_setzero_si64 (void)|
|[_mm_sfence](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sfence)|SSE|intrin. h|void _mm_sfence (void)|
|_mm_sha_epi16|XOP [1]|ammintrin. h|_mm_sha_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|_mm_sha_epi32|XOP [1]|ammintrin. h|_mm_sha_epi32 __m128i ( \_ _m128i, \_ _m128i)|
|_mm_sha_epi64|XOP [1]|ammintrin. h|_mm_sha_epi64 __m128i ( \_ _m128i, \_ _m128i)|
|_mm_sha_epi8|XOP [1]|ammintrin. h|_mm_sha_epi8 __m128i ( \_ _m128i, \_ _m128i)|
|_mm_shl_epi16|XOP [1]|ammintrin. h|_mm_shl_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|_mm_shl_epi32|XOP [1]|ammintrin. h|_mm_shl_epi32 __m128i ( \_ _m128i, \_ _m128i)|
|_mm_shl_epi64|XOP [1]|ammintrin. h|_mm_shl_epi64 __m128i ( \_ _m128i, \_ _m128i)|
|_mm_shl_epi8|XOP [1]|ammintrin. h|_mm_shl_epi8 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_shuffle_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shuffle_epi32)|SSE2|intrin. h|_mm_shuffle_epi32 __m128i ( \_ _m128i, int)|
|[_mm_shuffle_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shuffle_epi8)|SSSE3|intrin. h|_mm_shuffle_epi8 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_shuffle_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shuffle_pd)|SSE2|intrin. h|_mm_shuffle_pd __m128d ( \_ _m128d, \_ _m128d, int)|
|[_mm_shuffle_pi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shuffle_pi8)|SSSE3|intrin. h|_mm_shuffle_pi8 __m64 ( \_ _m64, \_ _m64)|
|[_mm_shuffle_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shuffle_ps)|SSE|intrin. h|__m128 _mm_shuffle_ps ( \_ _m128, \_ _m128, bez znaku int)|
|[_mm_shufflehi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shufflehi_epi16)|SSE2|intrin. h|_mm_shufflehi_epi16 __m128i ( \_ _m128i, int)|
|[_mm_shufflelo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shufflelo_epi16)|SSE2|intrin. h|_mm_shufflelo_epi16 __m128i ( \_ _m128i, int)|
|[_mm_sign_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sign_epi16)|SSSE3|intrin. h|_mm_sign_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_sign_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sign_epi32)|SSSE3|intrin. h|_mm_sign_epi32 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_sign_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sign_epi8)|SSSE3|intrin. h|_mm_sign_epi8 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_sign_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sign_pi16)|SSSE3|intrin. h|_mm_sign_pi16 __m64 ( \_ _m64, \_ _m64)|
|[_mm_sign_pi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sign_pi32)|SSSE3|intrin. h|_mm_sign_pi32 __m64 ( \_ _m64, \_ _m64)|
|[_mm_sign_pi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sign_pi8)|SSSE3|intrin. h|_mm_sign_pi8 __m64 ( \_ _m64, \_ _m64)|
|[_mm_sll_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sll_epi16)|SSE2|intrin. h|_mm_sll_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_sll_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sll_epi32)|SSE2|intrin. h|_mm_sll_epi32 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_sll_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sll_epi64)|SSE2|intrin. h|_mm_sll_epi64 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_sll_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sll_pi16)|MMX|mmintrin. h|__m64 _mm_sll_pi16 ( \_ _m64, \_ _m64) [3]|
|[_mm_sll_pi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sll_pi32)|MMX|mmintrin. h|__m64 _mm_sll_pi32 ( \_ _m64, \_ _m64) [3]|
|[_mm_sll_si64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sll_si64)|MMX|mmintrin. h|__m64 _mm_sll_si64 ( \_ _m64, \_ _m64) [3]|
|[_mm_slli_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_slli_epi16)|SSE2|intrin. h|_mm_slli_epi16 __m128i ( \_ _m128i, int)|
|[_mm_slli_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_slli_epi32)|SSE2|intrin. h|_mm_slli_epi32 __m128i ( \_ _m128i, int)|
|[_mm_slli_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_slli_epi64)|SSE2|intrin. h|_mm_slli_epi64 __m128i ( \_ _m128i, int)|
|[_mm_slli_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_slli_pi16)|MMX|mmintrin. h|_mm_slli_pi16 __m64 ( \_ _m64, int) [3]|
|[_mm_slli_pi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_slli_pi32)|MMX|mmintrin. h|_mm_slli_pi32 __m64 ( \_ _m64, int) [3]|
|[_mm_slli_si64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_slli_si64)|MMX|mmintrin. h|_mm_slli_si64 __m64 ( \_ _m64, int) [3]|
|[_mm_slli_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_slli_si128)|SSE2|intrin. h|_mm_slli_si128 __m128i ( \_ _m128i, int)|
|[_mm_sllv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sllv_epi32)|AVX2 [2]|immintrin. h|_mm_sllv_epi32 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_sllv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sllv_epi64)|AVX2 [2]|immintrin. h|_mm_sllv_epi64 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_sqrt_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sqrt_pd)|SSE2|intrin. h|_mm_sqrt_pd __m128d ( \_ _m128d)|
|[_mm_sqrt_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sqrt_ps)|SSE|intrin. h|_mm_sqrt_ps __m128 ( \_ _m128)|
|[_mm_sqrt_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sqrt_sd)|SSE2|intrin. h|_mm_sqrt_sd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_sqrt_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sqrt_ss)|SSE|intrin. h|_mm_sqrt_ss __m128 ( \_ _m128)|
|[_mm_sra_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sra_epi16)|SSE2|intrin. h|_mm_sra_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_sra_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sra_epi32)|SSE2|intrin. h|_mm_sra_epi32 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_sra_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sra_pi16)|MMX|mmintrin. h|__m64 _mm_sra_pi16 ( \_ _m64, \_ _m64) [3]|
|[_mm_sra_pi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sra_pi32)|MMX|mmintrin. h|__m64 _mm_sra_pi32 ( \_ _m64, \_ _m64) [3]|
|[_mm_srai_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srai_epi16)|SSE2|intrin. h|_mm_srai_epi16 __m128i ( \_ _m128i, int)|
|[_mm_srai_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srai_epi32)|SSE2|intrin. h|_mm_srai_epi32 __m128i ( \_ _m128i, int)|
|[_mm_srai_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srai_pi16)|MMX|mmintrin. h|_mm_srai_pi16 __m64 ( \_ _m64, int) [3]|
|[_mm_srai_pi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srai_pi32)|MMX|mmintrin. h|_mm_srai_pi32 __m64 ( \_ _m64, int) [3]|
|[_mm_srav_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srav_epi32)|AVX2 [2]|immintrin. h|_mm_srav_epi32 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_srl_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srl_epi16)|SSE2|intrin. h|_mm_srl_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_srl_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srl_epi32)|SSE2|intrin. h|_mm_srl_epi32 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_srl_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srl_epi64)|SSE2|intrin. h|_mm_srl_epi64 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_srl_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srl_pi16)|MMX|mmintrin. h|__m64 _mm_srl_pi16 ( \_ _m64, \_ _m64) [3]|
|[_mm_srl_pi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srl_pi32)|MMX|mmintrin. h|__m64 _mm_srl_pi32 ( \_ _m64, \_ _m64) [3]|
|[_mm_srl_si64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srl_si64)|MMX|mmintrin. h|__m64 _mm_srl_si64 ( \_ _m64, \_ _m64) [3]|
|[_mm_srli_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srli_epi16)|SSE2|intrin. h|_mm_srli_epi16 __m128i ( \_ _m128i, int)|
|[_mm_srli_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srli_epi32)|SSE2|intrin. h|_mm_srli_epi32 __m128i ( \_ _m128i, int)|
|[_mm_srli_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srli_epi64)|SSE2|intrin. h|_mm_srli_epi64 __m128i ( \_ _m128i, int)|
|[_mm_srli_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srli_pi16)|MMX|mmintrin. h|_mm_srli_pi16 __m64 ( \_ _m64, int) [3]|
|[_mm_srli_pi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srli_pi32)|MMX|mmintrin. h|_mm_srli_pi32 __m64 ( \_ _m64, int) [3]|
|[_mm_srli_si64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srli_si64)|MMX|mmintrin. h|_mm_srli_si64 __m64 ( \_ _m64, int) [3]|
|[_mm_srli_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srli_si128)|SSE2|intrin. h|_mm_srli_si128 __m128i ( \_ _m128i, int)|
|[_mm_srlv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srlv_epi32)|AVX2 [2]|immintrin. h|_mm_srlv_epi32 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_srlv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srlv_epi64)|AVX2 [2]|immintrin. h|_mm_srlv_epi64 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_store_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_store_pd)|SSE2|intrin. h|void _mm_store_pd (Double \* , \_ _m128d)|
|[_mm_store_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_store_ps)|SSE|intrin. h|void _mm_store_ps (float \* , \_ _m128)|
|[_mm_store_ps1](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_store_ps1)|SSE|intrin. h|void _mm_store_ps1 (float \* , \_ _m128)|
|[_mm_store_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_store_sd)|SSE2|intrin. h|void _mm_store_sd (Double \* , \_ _m128d)|
|[_mm_store_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_store_si128)|SSE2|intrin. h|void _mm_store_si128 ( \_ _m128i \* , \_ _m128i)|
|[_mm_store_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_store_ss)|SSE|intrin. h|void _mm_store_ss (float \* , \_ _m128)|
|[_mm_store1_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_store1_pd)|SSE2|intrin. h|void _mm_store1_pd (Double \* , \_ _m128d)|
|[_mm_storeh_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storeh_pd)|SSE2|intrin. h|void _mm_storeh_pd (Double \* , \_ _m128d)|
|[_mm_storeh_pi](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storeh_pi)|SSE|intrin. h|void _mm_storeh_pi ( \_ _m64 \* , \_ _m128)|
|[_mm_storel_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storel_epi64)|SSE2|intrin. h|void _mm_storel_epi64 ( \_ _m128i \* , \_ _m128i)|
|[_mm_storel_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storel_pd)|SSE2|intrin. h|void _mm_storel_pd (Double \* , \_ _m128d)|
|[_mm_storel_pi](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storel_pi)|SSE|intrin. h|void _mm_storel_pi ( \_ _m64 \* , \_ _m128)|
|[_mm_storer_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storer_pd)|SSE2|intrin. h|void _mm_storer_pd (Double \* , \_ _m128d)|
|[_mm_storer_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storer_ps)|SSE|intrin. h|void _mm_storer_ps (float \* , \_ _m128)|
|[_mm_storeu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storeu_pd)|SSE2|intrin. h|void _mm_storeu_pd (Double \* , \_ _m128d)|
|[_mm_storeu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storeu_ps)|SSE|intrin. h|void _mm_storeu_ps (float \* , \_ _m128)|
|[_mm_storeu_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storeu_si128)|SSE2|intrin. h|void _mm_storeu_si128 ( \_ _m128i \* , \_ _m128i)|
|[_mm_stream_load_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_stream_load_si128)|SSE41|intrin. h|_mm_stream_load_si128 __m128i ( \_ _m128i \* )|
|[_mm_stream_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_stream_pd)|SSE2|intrin. h|void _mm_stream_pd (Double \* , \_ _m128d)|
|[_mm_stream_pi](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_stream_pi)|SSE|intrin. h|void _mm_stream_pi ( \_ _m64 \* , \_ _m64)|
|[_mm_stream_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_stream_ps)|SSE|intrin. h|void _mm_stream_ps (float \* , \_ _m128)|
|[_mm_stream_sd](mm-stream-sd.md)|SSE4a|intrin. h|void _mm_stream_sd (Double \* , \_ _m128d)|
|[_mm_stream_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_stream_si128)|SSE2|intrin. h|void _mm_stream_si128 ( \_ _m128i \* , \_ _m128i)|
|[_mm_stream_si32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_stream_si32)|SSE2|intrin. h|void _mm_stream_si32 (int \* , int)|
|[_mm_stream_ss](mm-stream-ss.md)|SSE4a|intrin. h|void _mm_stream_ss (float \* , \_ _m128)|
|[_mm_sub_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sub_epi16)|SSE2|intrin. h|_mm_sub_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_sub_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sub_epi32)|SSE2|intrin. h|_mm_sub_epi32 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_sub_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sub_epi64)|SSE2|intrin. h|_mm_sub_epi64 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_sub_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sub_epi8)|SSE2|intrin. h|_mm_sub_epi8 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_sub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sub_pd)|SSE2|intrin. h|_mm_sub_pd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_sub_pi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sub_pi8)|MMX|mmintrin. h|__m64 _mm_sub_pi8 ( \_ _m64, \_ _m64) [3]|
|[_mm_sub_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sub_pi16)|MMX|mmintrin. h|__m64 _mm_sub_pi16 ( \_ _m64, \_ _m64) [3]|
|[_mm_sub_pi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sub_pi32)|MMX|mmintrin. h|__m64 _mm_sub_pi32 ( \_ _m64, \_ _m64) [3]|
|[_mm_sub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sub_ps)|SSE|intrin. h|_mm_sub_ps __m128 ( \_ _m128, \_ _m128)|
|[_mm_sub_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sub_sd)|SSE2|intrin. h|_mm_sub_sd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_sub_si64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sub_si64)|SSE2|intrin. h|_mm_sub_si64 __m64 ( \_ _m64, \_ _m64)|
|[_mm_sub_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sub_ss)|SSE|intrin. h|_mm_sub_ss __m128 ( \_ _m128, \_ _m128)|
|[_mm_subs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_subs_epi16)|SSE2|intrin. h|_mm_subs_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_subs_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_subs_epi8)|SSE2|intrin. h|_mm_subs_epi8 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_subs_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_subs_epu16)|SSE2|intrin. h|_mm_subs_epu16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_subs_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_subs_epu8)|SSE2|intrin. h|_mm_subs_epu8 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_subs_pi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_subs_pi8)|MMX|mmintrin. h|__m64 _mm_subs_pi8 ( \_ _m64, \_ _m64) [3]|
|[_mm_subs_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_subs_pi16)|MMX|mmintrin. h|__m64 _mm_subs_pi16 ( \_ _m64, \_ _m64) [3]|
|[_mm_subs_pu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_subs_pu8)|MMX|mmintrin. h|__m64 _mm_subs_pu8 ( \_ _m64, \_ _m64) [3]|
|[_mm_subs_pu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_subs_pu16)|MMX|mmintrin. h|__m64 _mm_subs_pu16 ( \_ _m64, \_ _m64) [3]|
|[_mm_testc_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_testc_pd)|AVX [2]|immintrin. h|int _mm_testc_pd ( \_ _m128d, \_ _m128d)|
|[_mm_testc_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_testc_ps)|AVX [2]|immintrin. h|int _mm_testc_ps ( \_ _m128, \_ _m128)|
|[_mm_testc_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_testc_si128)|SSE41|intrin. h|int _mm_testc_si128 ( \_ _m128i, \_ _m128i)|
|[_mm_testnzc_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_testnzc_pd)|AVX [2]|immintrin. h|int _mm_testnzc_pd ( \_ _m128d, \_ _m128d)|
|[_mm_testnzc_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_testnzc_ps)|AVX [2]|immintrin. h|int _mm_testnzc_ps ( \_ _m128, \_ _m128)|
|[_mm_testnzc_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_testnzc_si128)|SSE41|intrin. h|int _mm_testnzc_si128 ( \_ _m128i, \_ _m128i)|
|[_mm_testz_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_testz_pd)|AVX [2]|immintrin. h|int _mm_testz_pd ( \_ _m128d, \_ _m128d)|
|[_mm_testz_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_testz_ps)|AVX [2]|immintrin. h|int _mm_testz_ps ( \_ _m128, \_ _m128)|
|[_mm_testz_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_testz_si128)|SSE41|intrin. h|int _mm_testz_si128 ( \_ _m128i, \_ _m128i)|
|[_mm_ucomieq_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ucomieq_sd)|SSE2|intrin. h|int _mm_ucomieq_sd ( \_ _m128d, \_ _m128d)|
|[_mm_ucomieq_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ucomieq_ss)|SSE|intrin. h|int _mm_ucomieq_ss ( \_ _m128, \_ _m128)|
|[_mm_ucomige_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ucomige_sd)|SSE2|intrin. h|int _mm_ucomige_sd ( \_ _m128d, \_ _m128d)|
|[_mm_ucomige_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ucomige_ss)|SSE|intrin. h|int _mm_ucomige_ss ( \_ _m128, \_ _m128)|
|[_mm_ucomigt_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ucomigt_sd)|SSE2|intrin. h|int _mm_ucomigt_sd ( \_ _m128d, \_ _m128d)|
|[_mm_ucomigt_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ucomigt_ss)|SSE|intrin. h|int _mm_ucomigt_ss ( \_ _m128, \_ _m128)|
|[_mm_ucomile_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ucomile_sd)|SSE2|intrin. h|int _mm_ucomile_sd ( \_ _m128d, \_ _m128d)|
|[_mm_ucomile_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ucomile_ss)|SSE|intrin. h|int _mm_ucomile_ss ( \_ _m128, \_ _m128)|
|[_mm_ucomilt_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ucomilt_sd)|SSE2|intrin. h|int _mm_ucomilt_sd ( \_ _m128d, \_ _m128d)|
|[_mm_ucomilt_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ucomilt_ss)|SSE|intrin. h|int _mm_ucomilt_ss ( \_ _m128, \_ _m128)|
|[_mm_ucomineq_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ucomineq_sd)|SSE2|intrin. h|int _mm_ucomineq_sd ( \_ _m128d, \_ _m128d)|
|[_mm_ucomineq_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ucomineq_ss)|SSE|intrin. h|int _mm_ucomineq_ss ( \_ _m128, \_ _m128)|
|[_mm_unpackhi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpackhi_epi16)|SSE2|intrin. h|_mm_unpackhi_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_unpackhi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpackhi_epi32)|SSE2|intrin. h|_mm_unpackhi_epi32 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_unpackhi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpackhi_epi64)|SSE2|intrin. h|_mm_unpackhi_epi64 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_unpackhi_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpackhi_epi8)|SSE2|intrin. h|_mm_unpackhi_epi8 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_unpackhi_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpackhi_pd)|SSE2|intrin. h|_mm_unpackhi_pd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_unpackhi_pi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpackhi_pi8)|MMX|mmintrin. h|__m64 _mm_unpackhi_pi8 (__m64, __m64) [3]|
|[_mm_unpackhi_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpackhi_pi16)|MMX|mmintrin. h|__m64 _mm_unpackhi_pi16 (__m64, __m64) [3]|
|[_mm_unpackhi_pi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpackhi_pi32)|MMX|mmintrin. h|__m64 _mm_unpackhi_pi32 (__m64, __m64) [3]|
|[_mm_unpackhi_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpackhi_ps)|SSE|intrin. h|_mm_unpackhi_ps __m128 ( \_ _m128, \_ _m128)|
|[_mm_unpacklo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpacklo_epi16)|SSE2|intrin. h|_mm_unpacklo_epi16 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_unpacklo_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpacklo_epi32)|SSE2|intrin. h|_mm_unpacklo_epi32 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_unpacklo_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpacklo_epi64)|SSE2|intrin. h|_mm_unpacklo_epi64 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_unpacklo_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpacklo_epi8)|SSE2|intrin. h|_mm_unpacklo_epi8 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm_unpacklo_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpacklo_pd)|SSE2|intrin. h|_mm_unpacklo_pd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_unpacklo_pi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpacklo_pi8)|MMX|mmintrin. h|__m64 _mm_unpacklo_pi8 (__m64, __m64) [3]|
|[_mm_unpacklo_pi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpacklo_pi16)|MMX|mmintrin. h|__m64 _mm_unpacklo_pi16 (__m64, __m64) [3]|
|[_mm_unpacklo_pi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpacklo_pi32)|MMX|mmintrin. h|__m64 _mm_unpacklo_pi32 (__m64, __m64) [3]|
|[_mm_unpacklo_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpacklo_ps)|SSE|intrin. h|_mm_unpacklo_ps __m128 ( \_ _m128, \_ _m128)|
|[_mm_xor_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_xor_pd)|SSE2|intrin. h|_mm_xor_pd __m128d ( \_ _m128d, \_ _m128d)|
|[_mm_xor_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_xor_ps)|SSE|intrin. h|_mm_xor_ps __m128 ( \_ _m128, \_ _m128)|
|[_mm_xor_si64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_xor_si64)|MMX|mmintrin. h|__m64 _mm_xor_si64 ( \_ _m64, \_ _m64) [3]|
|[_mm_xor_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_xor_si128)|SSE2|intrin. h|_mm_xor_si128 __m128i ( \_ _m128i, \_ _m128i)|
|[_mm256_abs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_abs_epi16)|AVX2 [2]|immintrin. h|_mm256_abs_epi16 __m256i ( \_ _m256i)|
|[_mm256_abs_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_abs_epi32)|AVX2 [2]|immintrin. h|_mm256_abs_epi32 __m256i ( \_ _m256i)|
|[_mm256_abs_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_abs_epi8)|AVX2 [2]|immintrin. h|_mm256_abs_epi8 __m256i ( \_ _m256i)|
|[_mm256_add_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_add_epi16)|AVX2 [2]|immintrin. h|_mm256_add_epi16 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_add_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_add_epi32)|AVX2 [2]|immintrin. h|_mm256_add_epi32 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_add_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_add_epi64)|AVX2 [2]|immintrin. h|_mm256_add_epi64 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_add_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_add_epi8)|AVX2 [2]|immintrin. h|_mm256_add_epi8 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_add_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_add_pd)|AVX [2]|immintrin. h|_mm256_add_pd __m256d ( \_ _m256d, \_ _m256d)|
|[_mm256_add_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_add_ps)|AVX [2]|immintrin. h|_mm256_add_ps __m256 ( \_ _m256, \_ _m256)|
|[_mm256_adds_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_adds_epi16)|AVX2 [2]|immintrin. h|_mm256_adds_epi16 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_adds_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_adds_epi8)|AVX2 [2]|immintrin. h|_mm256_adds_epi8 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_adds_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_adds_epu16)|AVX2 [2]|immintrin. h|_mm256_adds_epu16 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_adds_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_adds_epu8)|AVX2 [2]|immintrin. h|_mm256_adds_epu8 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_addsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_addsub_pd)|AVX [2]|immintrin. h|_mm256_addsub_pd __m256d ( \_ _m256d, \_ _m256d)|
|[_mm256_addsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_addsub_ps)|AVX [2]|immintrin. h|_mm256_addsub_ps __m256 ( \_ _m256, \_ _m256)|
|[_mm256_alignr_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_alignr_epi8)|AVX2 [2]|immintrin. h|__m256i _mm256_alignr_epi8 ( \_ _m256i, \_ _m256i, const int)|
|[_mm256_and_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_and_pd)|AVX [2]|immintrin. h|_mm256_and_pd __m256d ( \_ _m256d, \_ _m256d)|
|[_mm256_and_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_and_ps)|AVX [2]|immintrin. h|_mm256_and_ps __m256 ( \_ _m256, \_ _m256)|
|[_mm256_and_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_and_si256)|AVX2 [2]|immintrin. h|_mm256_and_si256 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_andnot_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_andnot_pd)|AVX [2]|immintrin. h|_mm256_andnot_pd __m256d ( \_ _m256d, \_ _m256d)|
|[_mm256_andnot_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_andnot_ps)|AVX [2]|immintrin. h|_mm256_andnot_ps __m256 ( \_ _m256, \_ _m256)|
|[_mm256_andnot_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_andnot_si256)|AVX2 [2]|immintrin. h|_mm256_andnot_si256 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_avg_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_avg_epu16)|AVX2 [2]|immintrin. h|_mm256_avg_epu16 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_avg_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_avg_epu8)|AVX2 [2]|immintrin. h|_mm256_avg_epu8 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_blend_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_blend_epi16)|AVX2 [2]|immintrin. h|__m256i _mm256_blend_epi16 ( \_ _m256i, \_ _m256i, const int)|
|[_mm256_blend_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_blend_epi32)|AVX2 [2]|immintrin. h|__m256i _mm256_blend_epi32 ( \_ _m256i, \_ _m256i, const int)|
|[_mm256_blend_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_blend_pd)|AVX [2]|immintrin. h|__m256d _mm256_blend_pd ( \_ _m256d, \_ _m256d, const int)|
|[_mm256_blend_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_blend_ps)|AVX [2]|immintrin. h|__m256 _mm256_blend_ps ( \_ _m256, \_ _m256, const int)|
|[_mm256_blendv_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_blendv_epi8)|AVX2 [2]|immintrin. h|_mm256_blendv_epi8 __m256i ( \_ _m256i, \_ _m256i, \_ _m256i)|
|[_mm256_blendv_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_blendv_pd)|AVX [2]|immintrin. h|_mm256_blendv_pd __m256d ( \_ _m256d, \_ _m256d, \_ _m256d)|
|[_mm256_blendv_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_blendv_ps)|AVX [2]|immintrin. h|_mm256_blendv_ps __m256 ( \_ _m256, \_ _m256, \_ _m256)|
|[_mm256_broadcast_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcast_pd)|AVX [2]|immintrin. h|_mm256_broadcast_pd __m256d ( \_ _m128d const \* )|
|[_mm256_broadcast_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcast_ps)|AVX [2]|immintrin. h|_mm256_broadcast_ps __m256 ( \_ _m128 const \* )|
|[_mm256_broadcast_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcast_sd)|AVX [2]|immintrin. h|__m256d _mm256_broadcast_sd (podwójna stała \* )|
|[_mm256_broadcast_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcast_ss)|AVX [2]|immintrin. h|__m256 _mm256_broadcast_ss (zmiennoprzecinkowa stała \* )|
|[_mm256_broadcastb_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcastb_epi8)|AVX2 [2]|immintrin. h|_mm256_broadcastb_epi8 __m256i ( \_ _m128i)|
|[_mm256_broadcastd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcastd_epi32)|AVX2 [2]|immintrin. h|_mm256_broadcastd_epi32 __m256i ( \_ _m128i)|
|[_mm256_broadcastq_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcastq_epi64)|AVX2 [2]|immintrin. h|_mm256_broadcastq_epi64 __m256i ( \_ _m128i)|
|[_mm256_broadcastsd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcastsd_pd)|AVX2 [2]|immintrin. h|_mm256_broadcastsd_pd __m256d ( \_ _m128d)|
|[_mm256_broadcastsi128_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcastsi128_si256)|AVX2 [2]|immintrin. h|_mm256_broadcastsi128_si256 __m256i ( \_ _m128i)|
|[_mm256_broadcastss_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcastss_ps)|AVX2 [2]|immintrin. h|_mm256_broadcastss_ps __m256 ( \_ _m128)|
|[_mm256_broadcastw_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcastw_epi16)|AVX2 [2]|immintrin. h|_mm256_broadcastw_epi16 __m256i ( \_ _m128i)|
|[_mm256_castpd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_castpd_ps)|AVX [2]|immintrin. h|_mm256_castpd_ps __m256 ( \_ _m256d)|
|[_mm256_castpd_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_castpd_si256)|AVX [2]|immintrin. h|_mm256_castpd_si256 __m256i ( \_ _m256d)|
|[_mm256_castpd128_pd256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_castpd128_pd256)|AVX [2]|immintrin. h|_mm256_castpd128_pd256 __m256d ( \_ _m128d)|
|[_mm256_castpd256_pd128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_castpd256_pd128)|AVX [2]|immintrin. h|_mm256_castpd256_pd128 __m128d ( \_ _m256d)|
|[_mm256_castps_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_castps_pd)|AVX [2]|immintrin. h|_mm256_castps_pd __m256d ( \_ _m256)|
|[_mm256_castps_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_castps_si256)|AVX [2]|immintrin. h|_mm256_castps_si256 __m256i ( \_ _m256)|
|[_mm256_castps128_ps256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_castps128_ps256)|AVX [2]|immintrin. h|_mm256_castps128_ps256 __m256 ( \_ _m128)|
|[_mm256_castps256_ps128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_castps256_ps128)|AVX [2]|immintrin. h|_mm256_castps256_ps128 __m128 ( \_ _m256)|
|[_mm256_castsi128_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_castsi128_si256)|AVX [2]|immintrin. h|_mm256_castsi128_si256 __m256i ( \_ _m128i)|
|[_mm256_castsi256_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_castsi256_pd)|AVX [2]|immintrin. h|_mm256_castsi256_pd __m256d ( \_ _m256i)|
|[_mm256_castsi256_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_castsi256_ps)|AVX [2]|immintrin. h|_mm256_castsi256_ps __m256 ( \_ _m256i)|
|[_mm256_castsi256_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_castsi256_si128)|AVX [2]|immintrin. h|_mm256_castsi256_si128 __m128i ( \_ _m256i)|
|_mm256_cmov_si256|XOP [1]|ammintrin. h|_mm256_cmov_si256 __m256i ( \_ _m256i, \_ _m256i, \_ _m256i)|
|[_mm256_cmp_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmp_pd)|AVX [2]|immintrin. h|__m256d _mm256_cmp_pd ( \_ _m256d, \_ _m256d, const int)|
|[_mm256_cmp_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmp_ps)|AVX [2]|immintrin. h|__m256 _mm256_cmp_ps ( \_ _m256, \_ _m256, const int)|
|[_mm256_cmpeq_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpeq_epi16)|AVX2 [2]|immintrin. h|_mm256_cmpeq_epi16 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_cmpeq_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpeq_epi32)|AVX2 [2]|immintrin. h|_mm256_cmpeq_epi32 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_cmpeq_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpeq_epi64)|AVX2 [2]|immintrin. h|_mm256_cmpeq_epi64 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_cmpeq_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpeq_epi8)|AVX2 [2]|immintrin. h|_mm256_cmpeq_epi8 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_cmpgt_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpgt_epi16)|AVX2 [2]|immintrin. h|_mm256_cmpgt_epi16 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_cmpgt_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpgt_epi32)|AVX2 [2]|immintrin. h|_mm256_cmpgt_epi32 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_cmpgt_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpgt_epi64)|AVX2 [2]|immintrin. h|_mm256_cmpgt_epi64 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_cmpgt_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpgt_epi8)|AVX2 [2]|immintrin. h|_mm256_cmpgt_epi8 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_cvtepi16_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepi16_epi32)|AVX2 [2]|immintrin. h|_mm256_cvtepi16_epi32 __m256i ( \_ _m128i)|
|[_mm256_cvtepi16_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepi16_epi64)|AVX2 [2]|immintrin. h|_mm256_cvtepi16_epi64 __m256i ( \_ _m128i)|
|[_mm256_cvtepi32_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepi32_epi64)|AVX2 [2]|immintrin. h|_mm256_cvtepi32_epi64 __m256i ( \_ _m128i)|
|[_mm256_cvtepi32_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepi32_pd)|AVX [2]|immintrin. h|_mm256_cvtepi32_pd __m256d ( \_ _m128i)|
|[_mm256_cvtepi32_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepi32_ps)|AVX [2]|immintrin. h|_mm256_cvtepi32_ps __m256 ( \_ _m256i)|
|[_mm256_cvtepi8_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepi8_epi16)|AVX2 [2]|immintrin. h|_mm256_cvtepi8_epi16 __m256i ( \_ _m128i)|
|[_mm256_cvtepi8_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepi8_epi32)|AVX2 [2]|immintrin. h|_mm256_cvtepi8_epi32 __m256i ( \_ _m128i)|
|[_mm256_cvtepi8_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepi8_epi64)|AVX2 [2]|immintrin. h|_mm256_cvtepi8_epi64 __m256i ( \_ _m128i)|
|[_mm256_cvtepu16_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepu16_epi32)|AVX2 [2]|immintrin. h|_mm256_cvtepu16_epi32 __m256i ( \_ _m128i)|
|[_mm256_cvtepu16_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepu16_epi64)|AVX2 [2]|immintrin. h|_mm256_cvtepu16_epi64 __m256i ( \_ _m128i)|
|[_mm256_cvtepu32_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepu32_epi64)|AVX2 [2]|immintrin. h|_mm256_cvtepu32_epi64 __m256i ( \_ _m128i)|
|[_mm256_cvtepu8_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepu8_epi16)|AVX2 [2]|immintrin. h|_mm256_cvtepu8_epi16 __m256i ( \_ _m128i)|
|[_mm256_cvtepu8_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepu8_epi32)|AVX2 [2]|immintrin. h|_mm256_cvtepu8_epi32 __m256i ( \_ _m128i)|
|[_mm256_cvtepu8_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepu8_epi64)|AVX2 [2]|immintrin. h|_mm256_cvtepu8_epi64 __m256i ( \_ _m128i)|
|[_mm256_cvtpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtpd_epi32)|AVX [2]|immintrin. h|_mm256_cvtpd_epi32 __m128i ( \_ _m256d)|
|[_mm256_cvtpd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtpd_ps)|AVX [2]|immintrin. h|_mm256_cvtpd_ps __m128 ( \_ _m256d)|
|[_mm256_cvtph_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtph_ps)|F16C [2]|immintrin. h|_mm256_cvtph_ps __m256 ( \_ _m128i)|
|[_mm256_cvtps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtps_epi32)|AVX [2]|immintrin. h|_mm256_cvtps_epi32 __m256i ( \_ _m256)|
|[_mm256_cvtps_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtps_pd)|AVX [2]|immintrin. h|_mm256_cvtps_pd __m256d ( \_ _m128)|
|[_mm256_cvtps_ph](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtps_ph)|F16C [2]|immintrin. h|__m128i _mm256_cvtps_ph ( \_ _m256, const int)|
|[_mm256_cvttpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvttpd_epi32)|AVX [2]|immintrin. h|_mm256_cvttpd_epi32 __m128i ( \_ _m256d)|
|[_mm256_cvttps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvttps_epi32)|AVX [2]|immintrin. h|_mm256_cvttps_epi32 __m256i ( \_ _m256)|
|[_mm256_div_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_div_pd)|AVX [2]|immintrin. h|_mm256_div_pd __m256d ( \_ _m256d, \_ _m256d)|
|[_mm256_div_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_div_ps)|AVX [2]|immintrin. h|_mm256_div_ps __m256 ( \_ _m256, \_ _m256)|
|[_mm256_dp_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_dp_ps)|AVX [2]|immintrin. h|__m256 _mm256_dp_ps ( \_ _m256, \_ _m256, const int)|
|[_mm256_extractf128_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_extractf128_pd)|AVX [2]|immintrin. h|__m128d _mm256_extractf128_pd ( \_ _m256d, const int)|
|[_mm256_extractf128_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_extractf128_ps)|AVX [2]|immintrin. h|__m128 _mm256_extractf128_ps ( \_ _m256, const int)|
|[_mm256_extractf128_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_extractf128_si256)|AVX [2]|immintrin. h|__m128i _mm256_extractf128_si256 ( \_ _m256i, const int)|
|[_mm256_extracti128_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_extracti128_si256)|AVX2 [2]|immintrin. h|_mm256_extracti128_si256 __m128i ( \_ _m256i, int)|
|[_mm256_fmadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fmadd_pd)|FMA [2]|immintrin. h|_mm256_fmadd_pd __m256d ( \_ _m256d, \_ _m256d, \_ _m256d)|
|[_mm256_fmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fmadd_ps)|FMA [2]|immintrin. h|_mm256_fmadd_ps __m256 ( \_ _m256, \_ _m256, \_ _m256)|
|[_mm256_fmaddsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fmaddsub_pd)|FMA [2]|immintrin. h|_mm256_fmaddsub_pd __m256d ( \_ _m256d, \_ _m256d, \_ _m256d)|
|[_mm256_fmaddsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fmaddsub_ps)|FMA [2]|immintrin. h|_mm256_fmaddsub_ps __m256 ( \_ _m256, \_ _m256, \_ _m256)|
|[_mm256_fmsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fmsub_pd)|FMA [2]|immintrin. h|_mm256_fmsub_pd __m256d ( \_ _m256d, \_ _m256d, \_ _m256d)|
|[_mm256_fmsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fmsub_ps)|FMA [2]|immintrin. h|_mm256_fmsub_ps __m256 ( \_ _m256, \_ _m256, \_ _m256)|
|[_mm256_fmsubadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fmsubadd_pd)|FMA [2]|immintrin. h|_mm256_fmsubadd_pd __m256d ( \_ _m256d, \_ _m256d, \_ _m256d)|
|[_mm256_fmsubadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fmsubadd_ps)|FMA [2]|immintrin. h|_mm256_fmsubadd_ps __m256 ( \_ _m256, \_ _m256, \_ _m256)|
|[_mm256_fnmadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fnmadd_pd)|FMA [2]|immintrin. h|_mm256_fnmadd_pd __m256d ( \_ _m256d, \_ _m256d, \_ _m256d)|
|[_mm256_fnmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fnmadd_ps)|FMA [2]|immintrin. h|_mm256_fnmadd_ps __m256 ( \_ _m256, \_ _m256, \_ _m256)|
|[_mm256_fnmsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fnmsub_pd)|FMA [2]|immintrin. h|_mm256_fnmsub_pd __m256d ( \_ _m256d, \_ _m256d, \_ _m256d)|
|[_mm256_fnmsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fnmsub_ps)|FMA [2]|immintrin. h|_mm256_fnmsub_ps __m256 ( \_ _m256, \_ _m256, \_ _m256)|
|_mm256_frcz_pd|XOP [1]|ammintrin. h|_mm256_frcz_pd __m256d ( \_ _m256d)|
|_mm256_frcz_ps|XOP [1]|ammintrin. h|_mm256_frcz_ps __m256 ( \_ _m256)|
|[_mm256_hadd_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_hadd_epi16)|AVX2 [2]|immintrin. h|_mm256_hadd_epi16 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_hadd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_hadd_epi32)|AVX2 [2]|immintrin. h|_mm256_hadd_epi32 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_hadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_hadd_pd)|AVX [2]|immintrin. h|_mm256_hadd_pd __m256d ( \_ _m256d, \_ _m256d)|
|[_mm256_hadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_hadd_ps)|AVX [2]|immintrin. h|_mm256_hadd_ps __m256 ( \_ _m256, \_ _m256)|
|[_mm256_hadds_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_hadds_epi16)|AVX2 [2]|immintrin. h|_mm256_hadds_epi16 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_hsub_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_hsub_epi16)|AVX2 [2]|immintrin. h|_mm256_hsub_epi16 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_hsub_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_hsub_epi32)|AVX2 [2]|immintrin. h|_mm256_hsub_epi32 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_hsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_hsub_pd)|AVX [2]|immintrin. h|_mm256_hsub_pd __m256d ( \_ _m256d, \_ _m256d)|
|[_mm256_hsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_hsub_ps)|AVX [2]|immintrin. h|_mm256_hsub_ps __m256 ( \_ _m256, \_ _m256)|
|[_mm256_hsubs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_hsubs_epi16)|AVX2 [2]|immintrin. h|_mm256_hsubs_epi16 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_i32gather_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_i32gather_epi32)|AVX2 [2]|immintrin. h|__m256i _mm256_i32gather_epi32 (int const \* , \_ _m256i, const int)|
|[_mm256_i32gather_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_i32gather_epi64)|AVX2 [2]|immintrin. h|__m256i _mm256_i32gather_epi64 ( \_ _int64 const \* , \_ _m128i, const int)|
|[_mm256_i32gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_i32gather_pd)|AVX2 [2]|immintrin. h|__m256d _mm256_i32gather_pd (podwójna stała \* , \_ _m128i, const int)|
|[_mm256_i32gather_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_i32gather_ps)|AVX2 [2]|immintrin. h|__m256 _mm256_i32gather_ps (float const \* , \_ _m256i, const int)|
|[_mm256_i64gather_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_i64gather_epi32)|AVX2 [2]|immintrin. h|__m256i _mm256_i64gather_epi32 (int const \* , \_ _m256i, const int)|
|[_mm256_i64gather_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_i64gather_epi64)|AVX2 [2]|immintrin. h|__m256i _mm256_i64gather_epi64 ( \_ _int64 const \* , \_ _m256i, const int)|
|[_mm256_i64gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_i64gather_pd)|AVX2 [2]|immintrin. h|__m256d _mm256_i64gather_pd (podwójna stała \* , \_ _m256i, const int)|
|[_mm256_i64gather_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_i64gather_ps)|AVX2 [2]|immintrin. h|__m128 _mm256_i64gather_ps (float const \* , \_ _m256i, const int)|
|[_mm256_insertf128_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_insertf128_pd)|AVX [2]|immintrin. h|_mm256_insertf128_pd __m256d ( \_ _m256d, \_ _m128d, int)|
|[_mm256_insertf128_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_insertf128_ps)|AVX [2]|immintrin. h|_mm256_insertf128_ps __m256 ( \_ _m256, \_ _m128, int)|
|[_mm256_insertf128_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_insertf128_si256)|AVX [2]|immintrin. h|_mm256_insertf128_si256 __m256i ( \_ _m256i, \_ _m128i, int)|
|[_mm256_inserti128_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_inserti128_si256)|AVX2 [2]|immintrin. h|_mm256_inserti128_si256 __m256i ( \_ _m256i, \_ _m128i, int)|
|[_mm256_lddqu_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_lddqu_si256)|AVX [2]|immintrin. h|_mm256_lddqu_si256 __m256i ( \_ _m256i \* )|
|[_mm256_load_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_load_pd)|AVX [2]|immintrin. h|__m256d _mm256_load_pd (podwójna stała \* )|
|[_mm256_load_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_load_ps)|AVX [2]|immintrin. h|__m256 _mm256_load_ps (zmiennoprzecinkowa stała \* )|
|[_mm256_load_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_load_si256)|AVX [2]|immintrin. h|_mm256_load_si256 __m256i ( \_ _m256i \* )|
|[_mm256_loadu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_loadu_pd)|AVX [2]|immintrin. h|__m256d _mm256_loadu_pd (podwójna stała \* )|
|[_mm256_loadu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_loadu_ps)|AVX [2]|immintrin. h|__m256 _mm256_loadu_ps (zmiennoprzecinkowa stała \* )|
|[_mm256_loadu_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_loadu_si256)|AVX [2]|immintrin. h|_mm256_loadu_si256 __m256i ( \_ _m256i \* )|
|_mm256_macc_pd|FMA4 [1]|ammintrin. h|_mm_macc_pd __m256d ( \_ _m256d, \_ _m256d, \_ _m256d)|
|_mm256_macc_ps|FMA4 [1]|ammintrin. h|_mm_macc_ps __m256 ( \_ _m256, \_ _m256, \_ _m256)|
|[_mm256_madd_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_madd_epi16)|AVX2 [2]|immintrin. h|_mm256_madd_epi16 __m256i ( \_ _m256i, \_ _m256i)|
|_mm256_maddsub_pd|FMA4 [1]|ammintrin. h|_mm_maddsub_pd __m256d ( \_ _m256d, \_ _m256d, \_ _m256d)|
|_mm256_maddsub_ps|FMA4 [1]|ammintrin. h|_mm_maddsub_ps __m256 ( \_ _m256, \_ _m256, \_ _m256)|
|[_mm256_maddubs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maddubs_epi16)|AVX2 [2]|immintrin. h|_mm256_maddubs_epi16 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_mask_i32gather_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_i32gather_epi32)|AVX2 [2]|immintrin. h|__m256i _mm256_mask_i32gather_epi32 ( \_ _m256i, int const \* , \_ _m256i, \_ _m256i, const int)|
|[_mm256_mask_i32gather_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_i32gather_epi64)|AVX2 [2]|immintrin. h|__m256i _mm256_mask_i32gather_epi64 ( \_ _m256i, \_ _int64 const \* , \_ _m128i, \_ _m256i, const int)|
|[_mm256_mask_i32gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_i32gather_pd)|AVX2 [2]|immintrin. h|__m256d _mm256_mask_i32gather_pd ( \_ _m256d, Podwójna stała \* , \_ _m128i, \_ _m256d, const int)|
|[_mm256_mask_i32gather_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_i32gather_ps)|AVX2 [2]|immintrin. h|__m256 _mm256_mask_i32gather_ps ( \_ _m256, wartość zmiennoprzecinkowa \* , \_ _m256i, \_ _m256, const int)|
|[_mm256_mask_i64gather_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_i64gather_epi32)|AVX2 [2]|immintrin. h|__m128i _mm256_mask_i64gather_epi32 ( \_ _m128i, int const \* , \_ _m256i, \_ _m128i, const int)|
|[_mm256_mask_i64gather_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_i64gather_epi64)|AVX2 [2]|immintrin. h|__m256i _mm256_mask_i64gather_epi64 ( \_ _m256i, \_ _int64 const \* , \_ _m256i, \_ _m256i, const int)|
|[_mm256_mask_i64gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_i64gather_pd)|AVX2 [2]|immintrin. h|__m256d _mm256_mask_i64gather_pd ( \_ _m256d, Podwójna stała \* , \_ _m256i, \_ _m256d, const int)|
|[_mm256_mask_i64gather_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_i64gather_ps)|AVX2 [2]|immintrin. h|__m128 _mm256_mask_i64gather_ps ( \_ _m128, wartość zmiennoprzecinkowa \* , \_ _m256i, \_ _m128, const int)|
|[_mm256_maskload_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskload_epi32)|AVX2 [2]|immintrin. h|__m256i _mm256_maskload_epi32 (int const \* , \_ _m256i)|
|[_mm256_maskload_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskload_epi64)|AVX2 [2]|immintrin. h|__m256i _mm256_maskload_epi64 ( \_ _int64 const \* , \_ _m256i)|
|[_mm256_maskload_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskload_pd)|AVX [2]|immintrin. h|__m256d _mm256_maskload_pd (podwójna stała \* , \_ _m256i)|
|[_mm256_maskload_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskload_ps)|AVX [2]|immintrin. h|__m256 _mm256_maskload_ps (zmiennoprzecinkowa stała \* , \_ _m256i)|
|[_mm256_maskstore_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskstore_epi32)|AVX2 [2]|immintrin. h|void _mm256_maskstore_epi32 (int \* , \_ _m256i, \_ _m256i)|
|[_mm256_maskstore_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskstore_epi64)|AVX2 [2]|immintrin. h|void _mm256_maskstore_epi64 ( \_ _int64 \* , \_ _m256i, \_ _m256i)|
|[_mm256_maskstore_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskstore_pd)|AVX [2]|immintrin. h|void _mm256_maskstore_pd (Double \* , \_ _m256i, \_ _m256d)|
|[_mm256_maskstore_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskstore_ps)|AVX [2]|immintrin. h|void _mm256_maskstore_ps (float \* , \_ _m256i, \_ _m256)|
|[_mm256_max_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_max_epi16)|AVX2 [2]|immintrin. h|_mm256_max_epi16 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_max_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_max_epi32)|AVX2 [2]|immintrin. h|_mm256_max_epi32 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_max_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_max_epi8)|AVX2 [2]|immintrin. h|_mm256_max_epi8 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_max_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_max_epu16)|AVX2 [2]|immintrin. h|_mm256_max_epu16 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_max_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_max_epu32)|AVX2 [2]|immintrin. h|_mm256_max_epu32 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_max_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_max_epu8)|AVX2 [2]|immintrin. h|_mm256_max_epu8 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_max_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_max_pd)|AVX [2]|immintrin. h|_mm256_max_pd __m256d ( \_ _m256d, \_ _m256d)|
|[_mm256_max_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_max_ps)|AVX [2]|immintrin. h|_mm256_max_ps __m256 ( \_ _m256, \_ _m256)|
|[_mm256_min_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_min_epi16)|AVX2 [2]|immintrin. h|_mm256_min_epi16 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_min_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_min_epi32)|AVX2 [2]|immintrin. h|_mm256_min_epi32 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_min_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_min_epi8)|AVX2 [2]|immintrin. h|_mm256_min_epi8 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_min_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_min_epu16)|AVX2 [2]|immintrin. h|_mm256_min_epu16 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_min_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_min_epu32)|AVX2 [2]|immintrin. h|_mm256_min_epu32 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_min_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_min_epu8)|AVX2 [2]|immintrin. h|_mm256_min_epu8 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_min_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_min_pd)|AVX [2]|immintrin. h|_mm256_min_pd __m256d ( \_ _m256d, \_ _m256d)|
|[_mm256_min_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_min_ps)|AVX [2]|immintrin. h|_mm256_min_ps __m256 ( \_ _m256, \_ _m256)|
|[_mm256_movedup_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_movedup_pd)|AVX [2]|immintrin. h|_mm256_movedup_pd __m256d ( \_ _m256d)|
|[_mm256_movehdup_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_movehdup_ps)|AVX [2]|immintrin. h|_mm256_movehdup_ps __m256 ( \_ _m256)|
|[_mm256_moveldup_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_moveldup_ps)|AVX [2]|immintrin. h|_mm256_moveldup_ps __m256 ( \_ _m256)|
|[_mm256_movemask_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_movemask_epi8)|AVX2 [2]|immintrin. h|int _mm256_movemask_epi8 ( \_ _m256i)|
|[_mm256_movemask_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_movemask_pd)|AVX [2]|immintrin. h|int _mm256_movemask_pd ( \_ _m256d)|
|[_mm256_movemask_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_movemask_ps)|AVX [2]|immintrin. h|int _mm256_movemask_ps ( \_ _m256)|
|[_mm256_mpsadbw_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mpsadbw_epu8)|AVX2 [2]|immintrin. h|__m256i _mm256_mpsadbw_epu8 ( \_ _m256i, \_ _m256i, const int)|
|_mm256_msub_pd|FMA4 [1]|ammintrin. h|_mm_msub_pd __m256d ( \_ _m256d, \_ _m256d, \_ _m256d)|
|_mm256_msub_ps|FMA4 [1]|ammintrin. h|_mm_msub_ps __m256 ( \_ _m256, \_ _m256, \_ _m256)|
|_mm256_msubadd_pd|FMA4 [1]|ammintrin. h|_mm_msubadd_pd __m256d ( \_ _m256d, \_ _m256d, \_ _m256d)|
|_mm256_msubadd_ps|FMA4 [1]|ammintrin. h|_mm_msubadd_ps __m256 ( \_ _m256, \_ _m256, \_ _m256)|
|[_mm256_mul_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mul_epi32)|AVX2 [2]|immintrin. h|_mm256_mul_epi32 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_mul_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mul_epu32)|AVX2 [2]|immintrin. h|_mm256_mul_epu32 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_mul_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mul_pd)|AVX [2]|immintrin. h|_mm256_mul_pd __m256d ( \_ _m256d, \_ _m256d)|
|[_mm256_mul_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mul_ps)|AVX [2]|immintrin. h|_mm256_mul_ps __m256 ( \_ _m256, \_ _m256)|
|[_mm256_mulhi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mulhi_epi16)|AVX2 [2]|immintrin. h|_mm256_mulhi_epi16 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_mulhi_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mulhi_epu16)|AVX2 [2]|immintrin. h|_mm256_mulhi_epu16 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_mulhrs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mulhrs_epi16)|AVX2 [2]|immintrin. h|_mm256_mulhrs_epi16 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_mullo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mullo_epi16)|AVX2 [2]|immintrin. h|_mm256_mullo_epi16 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_mullo_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mullo_epi32)|AVX2 [2]|immintrin. h|_mm256_mullo_epi32 __m256i ( \_ _m256i, \_ _m256i)|
|_mm256_nmacc_pd|FMA4 [1]|ammintrin. h|_mm_nmacc_pd __m256d ( \_ _m256d, \_ _m256d, \_ _m256d)|
|_mm256_nmacc_ps|FMA4 [1]|ammintrin. h|_mm_nmacc_ps __m256 ( \_ _m256, \_ _m256, \_ _m256)|
|_mm256_nmsub_pd|FMA4 [1]|ammintrin. h|_mm_nmsub_pd __m256d ( \_ _m256d, \_ _m256d, \_ _m256d)|
|_mm256_nmsub_ps|FMA4 [1]|ammintrin. h|_mm_nmsub_ps __m256 ( \_ _m256, \_ _m256, \_ _m256)|
|[_mm256_or_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_or_pd)|AVX [2]|immintrin. h|_mm256_or_pd __m256d ( \_ _m256d, \_ _m256d)|
|[_mm256_or_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_or_ps)|AVX [2]|immintrin. h|_mm256_or_ps __m256 ( \_ _m256, \_ _m256)|
|[_mm256_or_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_or_si256)|AVX2 [2]|immintrin. h|_mm256_or_si256 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_packs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_packs_epi16)|AVX2 [2]|immintrin. h|_mm256_packs_epi16 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_packs_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_packs_epi32)|AVX2 [2]|immintrin. h|_mm256_packs_epi32 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_packus_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_packus_epi16)|AVX2 [2]|immintrin. h|_mm256_packus_epi16 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_packus_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_packus_epi32)|AVX2 [2]|immintrin. h|_mm256_packus_epi32 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_permute_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permute_pd)|AVX [2]|immintrin. h|_mm256_permute_pd __m256d ( \_ _m256d, int)|
|[_mm256_permute_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permute_ps)|AVX [2]|immintrin. h|_mm256_permute_ps __m256 ( \_ _m256, int)|
|_mm256_permute2_pd|XOP [1]|ammintrin. h|__m256d _mm256_permute2_pd ( \_ _m256d, \_ _m256d, \_ _m256i, int)|
|_mm256_permute2_ps|XOP [1]|ammintrin. h|__m256 _mm256_permute2_ps ( \_ _m256, \_ _m256, \_ _m256i, int)|
|[_mm256_permute2f128_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permute2f128_pd)|AVX [2]|immintrin. h|_mm256_permute2f128_pd __m256d ( \_ _m256d, \_ _m256d, int)|
|[_mm256_permute2f128_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permute2f128_ps)|AVX [2]|immintrin. h|_mm256_permute2f128_ps __m256 ( \_ _m256, \_ _m256, int)|
|[_mm256_permute2f128_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permute2f128_si256)|AVX [2]|immintrin. h|_mm256_permute2f128_si256 __m256i ( \_ _m256i, \_ _m256i, int)|
|[_mm256_permute2x128_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permute2x128_si256)|AVX2 [2]|immintrin. h|__m256i _mm256_permute2x128_si256 ( \_ _m256i, \_ _m256i, const int)|
|[_mm256_permute4x64_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permute4x64_epi64)|AVX2 [2]|immintrin. h|__m256i _mm256_permute4x64_epi64 ( \_ _m256i, const int)|
|[_mm256_permute4x64_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permute4x64_pd)|AVX2 [2]|immintrin. h|__m256d _mm256_permute4x64_pd ( \_ _m256d, const int)|
|[_mm256_permutevar_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permutevar_pd)|AVX [2]|immintrin. h|_mm256_permutevar_pd __m256d ( \_ _m256d, \_ _m256i)|
|[_mm256_permutevar_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permutevar_ps)|AVX [2]|immintrin. h|_mm256_permutevar_ps __m256 ( \_ _m256, \_ _m256i)|
|[_mm256_permutevar8x32_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permutevar8x32_epi32)|AVX2 [2]|immintrin. h|_mm256_permutevar8x32_epi32 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_permutevar8x32_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permutevar8x32_ps)|AVX2 [2]|immintrin. h|_mm256_permutevar8x32_ps __m256 ( \_ _m256, \_ _m256i)|
|[_mm256_rcp_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_rcp_ps)|AVX [2]|immintrin. h|_mm256_rcp_ps __m256 ( \_ _m256)|
|[_mm256_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_round_pd)|AVX [2]|immintrin. h|_mm256_round_pd __m256d ( \_ _m256d, int)|
|[_mm256_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_round_ps)|AVX [2]|immintrin. h|_mm256_round_ps __m256 ( \_ _m256, int)|
|[_mm256_rsqrt_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_rsqrt_ps)|AVX [2]|immintrin. h|_mm256_rsqrt_ps __m256 ( \_ _m256)|
|[_mm256_sad_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sad_epu8)|AVX2 [2]|immintrin. h|_mm256_sad_epu8 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_set_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_set_epi16)|AVX [2]|immintrin. h|(__m256i _mm256_set_epi16 (krótkie|
|[_mm256_set_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_set_epi32)|AVX [2]|immintrin. h|__m256i _mm256_set_epi32 (int, int, int, int, int, int, int, int)|
|[_mm256_set_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_set_epi8)|AVX [2]|immintrin. h|__m256i _mm256_set_epi8e (Char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, znak)|
|[_mm256_set_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_set_pd)|AVX [2]|immintrin. h|__m256d _mm256_set_pd (podwójna, podwójna, podwójna, podwójna)|
|[_mm256_set_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_set_ps)|AVX [2]|immintrin. h|__m256 _mm256_set_ps (float, float, float, float, float, float, float, float)|
|[_mm256_set1_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_set1_epi16)|AVX [2]|immintrin. h|__m256i _mm256_set1_epi16 (krótki)|
|[_mm256_set1_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_set1_epi32)|AVX [2]|immintrin. h|_mm256_set1_epi32 __m256i (int)|
|[_mm256_set1_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_set1_epi8)|AVX [2]|immintrin. h|__m256i _mm256_set1_epi8 (Char)|
|[_mm256_set1_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_set1_pd)|AVX [2]|immintrin. h|_mm256_set1_pd __m256d (Double)|
|[_mm256_set1_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_set1_ps)|AVX [2]|immintrin. h|__m256 _mm256_set1_ps (float)|
|[_mm256_setr_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_setr_epi16)|AVX [2]|immintrin. h|(__m256i _mm256_setr_epi16 (krótkie|
|[_mm256_setr_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_setr_epi32)|AVX [2]|immintrin. h|__m256i _mm256_setr_epi32 (int, int, int, int, int, int, int, int)|
|[_mm256_setr_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_setr_epi8)|AVX [2]|immintrin. h|(__m256i _mm256_setr_epi8 (Char|
|[_mm256_setr_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_setr_pd)|AVX [2]|immintrin. h|__m256d _mm256_setr_pd (podwójna, podwójna, podwójna, podwójna)|
|[_mm256_setr_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_setr_ps)|AVX [2]|immintrin. h|__m256 _mm256_setr_ps (float, float, float, float, float, float, float, float)|
|[_mm256_setzero_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_setzero_pd)|AVX [2]|immintrin. h|__m256d _mm256_setzero_pd (void)|
|[_mm256_setzero_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_setzero_ps)|AVX [2]|immintrin. h|__m256 _mm256_setzero_ps (void)|
|[_mm256_setzero_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_setzero_si256)|AVX [2]|immintrin. h|__m256i _mm256_setzero_si256 (void)|
|[_mm256_shuffle_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shuffle_epi32)|AVX2 [2]|immintrin. h|__m256i _mm256_shuffle_epi32 ( \_ _m256i, const int)|
|[_mm256_shuffle_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shuffle_epi8)|AVX2 [2]|immintrin. h|_mm256_shuffle_epi8 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_shuffle_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shuffle_pd)|AVX [2]|immintrin. h|__m256d _mm256_shuffle_pd ( \_ _m256d, \_ _m256d, const int)|
|[_mm256_shuffle_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shuffle_ps)|AVX [2]|immintrin. h|__m256 _mm256_shuffle_ps ( \_ _m256, \_ _m256, const int)|
|[_mm256_shufflehi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shufflehi_epi16)|AVX2 [2]|immintrin. h|__m256i _mm256_shufflehi_epi16 ( \_ _m256i, const int)|
|[_mm256_shufflelo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shufflelo_epi16)|AVX2 [2]|immintrin. h|__m256i _mm256_shufflelo_epi16 ( \_ _m256i, const int)|
|[_mm256_sign_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sign_epi16)|AVX2 [2]|immintrin. h|_mm256_sign_epi16 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_sign_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sign_epi32)|AVX2 [2]|immintrin. h|_mm256_sign_epi32 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_sign_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sign_epi8)|AVX2 [2]|immintrin. h|_mm256_sign_epi8 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_sll_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sll_epi16)|AVX2 [2]|immintrin. h|_mm256_sll_epi16 __m256i ( \_ _m256i, \_ _m128i)|
|[_mm256_sll_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sll_epi32)|AVX2 [2]|immintrin. h|_mm256_sll_epi32 __m256i ( \_ _m256i, \_ _m128i)|
|[_mm256_sll_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sll_epi64)|AVX2 [2]|immintrin. h|_mm256_sll_epi64 __m256i ( \_ _m256i, \_ _m128i)|
|[_mm256_slli_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_slli_epi16)|AVX2 [2]|immintrin. h|_mm256_slli_epi16 __m256i ( \_ _m256i, int)|
|[_mm256_slli_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_slli_epi32)|AVX2 [2]|immintrin. h|_mm256_slli_epi32 __m256i ( \_ _m256i, int)|
|[_mm256_slli_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_slli_epi64)|AVX2 [2]|immintrin. h|_mm256_slli_epi64 __m256i ( \_ _m256i, int)|
|[_mm256_slli_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_slli_si256)|AVX2 [2]|immintrin. h|_mm256_slli_si256 __m256i ( \_ _m256i, int)|
|[_mm256_sllv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sllv_epi32)|AVX2 [2]|immintrin. h|_mm256_sllv_epi32 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_sllv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sllv_epi64)|AVX2 [2]|immintrin. h|_mm256_sllv_epi64 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_sqrt_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sqrt_pd)|AVX [2]|immintrin. h|_mm256_sqrt_pd __m256d ( \_ _m256d)|
|[_mm256_sqrt_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sqrt_ps)|AVX [2]|immintrin. h|_mm256_sqrt_ps __m256 ( \_ _m256)|
|[_mm256_sra_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sra_epi16)|AVX2 [2]|immintrin. h|_mm256_sra_epi16 __m256i ( \_ _m256i, \_ _m128i)|
|[_mm256_sra_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sra_epi32)|AVX2 [2]|immintrin. h|_mm256_sra_epi32 __m256i ( \_ _m256i, \_ _m128i)|
|[_mm256_srai_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srai_epi16)|AVX2 [2]|immintrin. h|_mm256_srai_epi16 __m256i ( \_ _m256i, int)|
|[_mm256_srai_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srai_epi32)|AVX2 [2]|immintrin. h|_mm256_srai_epi32 __m256i ( \_ _m256i, int)|
|[_mm256_srav_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srav_epi32)|AVX2 [2]|immintrin. h|_mm256_srav_epi32 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_srl_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srl_epi16)|AVX2 [2]|immintrin. h|_mm256_srl_epi16 __m256i ( \_ _m256i, \_ _m128i)|
|[_mm256_srl_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srl_epi32)|AVX2 [2]|immintrin. h|_mm256_srl_epi32 __m256i ( \_ _m256i, \_ _m128i)|
|[_mm256_srl_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srl_epi64)|AVX2 [2]|immintrin. h|_mm256_srl_epi64 __m256i ( \_ _m256i, \_ _m128i)|
|[_mm256_srli_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srli_epi16)|AVX2 [2]|immintrin. h|_mm256_srli_epi16 __m256i ( \_ _m256i, int)|
|[_mm256_srli_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srli_epi32)|AVX2 [2]|immintrin. h|_mm256_srli_epi32 __m256i ( \_ _m256i, int)|
|[_mm256_srli_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srli_epi64)|AVX2 [2]|immintrin. h|_mm256_srli_epi64 __m256i ( \_ _m256i, int)|
|[_mm256_srli_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srli_si256)|AVX2 [2]|immintrin. h|_mm256_srli_si256 __m256i ( \_ _m256i, int)|
|[_mm256_srlv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srlv_epi32)|AVX2 [2]|immintrin. h|_mm256_srlv_epi32 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_srlv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srlv_epi64)|AVX2 [2]|immintrin. h|_mm256_srlv_epi64 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_store_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_store_pd)|AVX [2]|immintrin. h|void _mm256_store_pd (Double \* , \_ _m256d)|
|[_mm256_store_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_store_ps)|AVX [2]|immintrin. h|void _mm256_store_ps (float \* , \_ _m256)|
|[_mm256_store_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_store_si256)|AVX [2]|immintrin. h|void _mm256_store_si256 ( \_ _m256i \* , \_ _m256i)|
|[_mm256_storeu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_storeu_pd)|AVX [2]|immintrin. h|void _mm256_storeu_pd (Double \* , \_ _m256d)|
|[_mm256_storeu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_storeu_ps)|AVX [2]|immintrin. h|void _mm256_storeu_ps (float \* , \_ _m256)|
|[_mm256_storeu_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_storeu_si256)|AVX [2]|immintrin. h|void _mm256_storeu_si256 ( \_ _m256i \* , \_ _m256i)|
|[_mm256_stream_load_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_stream_load_si256)|AVX2 [2]|immintrin. h|_mm256_stream_load_si256 __m256i ( \_ _m256i const \* )|
|[_mm256_stream_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_stream_pd)|AVX [2]|immintrin. h|void __mm256_stream_pd (Double \* , \_ _m256d)|
|[_mm256_stream_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_stream_ps)|AVX [2]|immintrin. h|void _mm256_stream_ps (float \* , \_ _m256)|
|[_mm256_stream_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_stream_si256)|AVX [2]|immintrin. h|void __mm256_stream_si256 ( \_ _m256i \* , \_ _m256i)|
|[_mm256_sub_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sub_epi16)|AVX2 [2]|immintrin. h|_mm256_sub_epi16 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_sub_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sub_epi32)|AVX2 [2]|immintrin. h|_mm256_sub_epi32 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_sub_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sub_epi64)|AVX2 [2]|immintrin. h|_mm256_sub_epi64 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_sub_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sub_epi8)|AVX2 [2]|immintrin. h|_mm256_sub_epi8 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_sub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sub_pd)|AVX [2]|immintrin. h|_mm256_sub_pd __m256d ( \_ _m256d, \_ _m256d)|
|[_mm256_sub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sub_ps)|AVX [2]|immintrin. h|_mm256_sub_ps __m256 ( \_ _m256, \_ _m256)|
|[_mm256_subs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_subs_epi16)|AVX2 [2]|immintrin. h|_mm256_subs_epi16 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_subs_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_subs_epi8)|AVX2 [2]|immintrin. h|_mm256_subs_epi8 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_subs_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_subs_epu16)|AVX2 [2]|immintrin. h|_mm256_subs_epu16 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_subs_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_subs_epu8)|AVX2 [2]|immintrin. h|_mm256_subs_epu8 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_testc_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_testc_pd)|AVX [2]|immintrin. h|int _mm256_testc_pd ( \_ _m256d, \_ _m256d)|
|[_mm256_testc_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_testc_ps)|AVX [2]|immintrin. h|int _mm256_testc_ps ( \_ _m256, \_ _m256)|
|[_mm256_testc_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_testc_si256)|AVX [2]|immintrin. h|int _mm256_testc_si256 ( \_ _m256i, \_ _m256i)|
|[_mm256_testnzc_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_testnzc_pd)|AVX [2]|immintrin. h|int _mm256_testnzc_pd ( \_ _m256d, \_ _m256d)|
|[_mm256_testnzc_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_testnzc_ps)|AVX [2]|immintrin. h|int _mm256_testnzc_ps ( \_ _m256, \_ _m256)|
|[_mm256_testnzc_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_testnzc_si256)|AVX [2]|immintrin. h|int _mm256_testnzc_si256 ( \_ _m256i, \_ _m256i)|
|[_mm256_testz_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_testz_pd)|AVX [2]|immintrin. h|int _mm256_testz_pd ( \_ _m256d, \_ _m256d)|
|[_mm256_testz_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_testz_ps)|AVX [2]|immintrin. h|int _mm256_testz_ps ( \_ _m256, \_ _m256)|
|[_mm256_testz_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_testz_si256)|AVX [2]|immintrin. h|int _mm256_testz_si256 ( \_ _m256i, \_ _m256i)|
|[_mm256_unpackhi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_unpackhi_epi16)|AVX2 [2]|immintrin. h|_mm256_unpackhi_epi16 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_unpackhi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_unpackhi_epi32)|AVX2 [2]|immintrin. h|_mm256_unpackhi_epi32 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_unpackhi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_unpackhi_epi64)|AVX2 [2]|immintrin. h|_mm256_unpackhi_epi64 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_unpackhi_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_unpackhi_epi8)|AVX2 [2]|immintrin. h|_mm256_unpackhi_epi8 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_unpackhi_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_unpackhi_pd)|AVX [2]|immintrin. h|_mm256_unpackhi_pd __m256d ( \_ _m256d, \_ _m256d)|
|[_mm256_unpackhi_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_unpackhi_ps)|AVX [2]|immintrin. h|_mm256_unpackhi_ps __m256 ( \_ _m256, \_ _m256)|
|[_mm256_unpacklo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_unpacklo_epi16)|AVX2 [2]|immintrin. h|_mm256_unpacklo_epi16 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_unpacklo_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_unpacklo_epi32)|AVX2 [2]|immintrin. h|_mm256_unpacklo_epi32 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_unpacklo_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_unpacklo_epi64)|AVX2 [2]|immintrin. h|_mm256_unpacklo_epi64 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_unpacklo_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_unpacklo_epi8)|AVX2 [2]|immintrin. h|_mm256_unpacklo_epi8 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_unpacklo_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_unpacklo_pd)|AVX [2]|immintrin. h|_mm256_unpacklo_pd __m256d ( \_ _m256d, \_ _m256d)|
|[_mm256_unpacklo_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_unpacklo_ps)|AVX [2]|immintrin. h|_mm256_unpacklo_ps __m256 ( \_ _m256, \_ _m256)|
|[_mm256_xor_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_xor_pd)|AVX [2]|immintrin. h|_mm256_xor_pd __m256d ( \_ _m256d, \_ _m256d)|
|[_mm256_xor_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_xor_ps)|AVX [2]|immintrin. h|_mm256_xor_ps __m256 ( \_ _m256, \_ _m256)|
|[_mm256_xor_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_xor_si256)|AVX2 [2]|immintrin. h|_mm256_xor_si256 __m256i ( \_ _m256i, \_ _m256i)|
|[_mm256_zeroall](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_zeroall)|AVX [2]|immintrin. h|void _mm256_zeroall (void)|
|[_mm256_zeroupper](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_zeroupper)|AVX [2]|immintrin. h|void _mm256_zeroupper (void)|
|[__movsb](movsb.md)||intrin. h|void __movsb (znak bez znaku \* , stała znakowa \* , size_t)|
|[__movsd](movsd.md)||intrin. h|void __movsd (Long unsigned \* , Long const \* , size_t)|
|[__movsw](movsw.md)||intrin. h|void __movsw (niepodpisane Short \* , Short const \* , size_t)|
|_mulx_u32|BMI [2]|immintrin. h|niepodpisane _mulx_u32 int (niepodpisane int, int unsigned int \* )|
|[__nop](nop.md)||intrin. h|void __nop (void)|
|__nvreg_restore_fence||intrin. h|void __nvreg_restore_fence (void)|
|__nvreg_save_fence||intrin. h|void __nvreg_save_fence (void)|
|[__outbyte](outbyte.md)||intrin. h|void __outbyte (unsigned Short, unsigned char)|
|[__outbytestring](outbytestring.md)||intrin. h|void __outbytestring (unsigned Short, unsigned char \* , Long unsigned)|
|[__outdword](outdword.md)||intrin. h|void __outdword (unsigned Short, unsigned long)|
|[__outdwordstring](outdwordstring.md)||intrin. h|void __outdwordstring (niepodpisane: Short, Long unsigned \* Long)|
|[__outword](outword.md)||intrin. h|void __outword (unsigned Short, unsigned Short)|
|[__outwordstring](outwordstring.md)||intrin. h|void __outwordstring (unsigned Short, unsigned Short \* , unsigned long)|
|[_pdep_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_pdep_u32)|BMI [2]|immintrin. h|niepodpisane _pdep_u32 int (niepodpisane int, int bez znaku)|
|[_pext_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_pext_u32)|BMI [2]|immintrin. h|niepodpisane _pext_u32 int (niepodpisane int, int bez znaku)|
|[__popcnt](popcnt16-popcnt-popcnt64.md)|POPCNT|intrin. h|niepodpisane __popcnt int (int bez znaku)|
|[__popcnt16](popcnt16-popcnt-popcnt64.md)|POPCNT|intrin. h|krótkie __popcnt16 bez znaku (bez znaku)|
|[_rdrand16_step](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_rdrand16_step)|RDRAND [2]|immintrin. h|int _rdrand16_step (krótkie bez znaku \* )|
|[_rdrand32_step](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_rdrand32_step)|RDRAND [2]|immintrin. h|int _rdrand32_step (liczba całkowita bez znaku \* )|
|[_rdseed16_step](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_rdseed16_step)|RDSEED [2]|immintrin. h|int _rdseed16_step (krótkie bez znaku \* )|
|[_rdseed32_step](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_rdseed32_step)|RDSEED [2]|immintrin. h|int _rdseed32_step (liczba całkowita bez znaku \* )|
|[__rdtsc](rdtsc.md)||intrin. h|niepodpisane \_ _rdtsc __int64 (void)|
|[__rdtscp](rdtscp.md)|RDTSCP|intrin. h|niepodpisane __int64 \_ _rdtscp (int bez znaku \* )|
|[_ReadBarrier](readbarrier.md)||intrin. h|void _ReadBarrier (void)|
|[__readcr0](readcr0.md)||intrin. h|niepodpisane długie __readcr0 (void)|
|[__readcr2](readcr2.md)||intrin. h|niepodpisane długie __readcr2 (void)|
|[__readcr3](readcr3.md)||intrin. h|niepodpisane długie __readcr3 (void)|
|[__readcr4](readcr4.md)||intrin. h|niepodpisane długie __readcr4 (void)|
|[__readcr8](readcr8.md)||intrin. h|niepodpisane długie __readcr8 (void)|
|[__readdr](readdr.md)||intrin. h|niepodpisane __readdr (bez znaku)|
|[__readeflags](readeflags.md)||intrin. h|niepodpisany __readeflags (void)|
|[__readfsbyte](readfsbyte-readfsdword-readfsqword-readfsword.md)||intrin. h|niepodpisany znak __readfsbyte (liczba bez znaku)|
|[__readfsdword](readfsbyte-readfsdword-readfsqword-readfsword.md)||intrin. h|niepodpisane długie __readfsdword (liczba bez znaku)|
|[__readfsword](readfsbyte-readfsdword-readfsqword-readfsword.md)||intrin. h|krótkie __readfsword bez znaku (bez znaku)|
|[__readmsr](readmsr.md)||intrin. h|niepodpisane \_ _readmsr __int64 (liczba bez znaku)|
|[__readpmc](readpmc.md)||intrin. h|niepodpisane \_ _readpmc __int64 (liczba bez znaku)|
|[_ReadWriteBarrier](readwritebarrier.md)||intrin. h|void _ReadWriteBarrier (void)|
|[_ReturnAddress](returnaddress.md)||intrin. h|void \* _ReturnAddress (void)|
|_rorx_u32|BMI [2]|immintrin. h|unsigned int _rorx_u32 (unsigned int, const unsigned int)|
|[_rotl16](rotl8-rotl16.md)||intrin. h|krótkie _rotl16 bez znaku (bez znaku)|
|[_rotl8](rotl8-rotl16.md)||intrin. h|niepodpisany znak _rotl8 (znak bez znaku, znak bez znaku)|
|[_rotr16](rotr8-rotr16.md)||intrin. h|krótkie _rotr16 bez znaku (bez znaku)|
|[_rotr8](rotr8-rotr16.md)||intrin. h|niepodpisany znak _rotr8 (znak bez znaku, znak bez znaku)|
|_rsm||intrin. h|void _rsm (void)|
|_sarx_i32|BMI [2]|immintrin. h|int _sarx_i32 (int, unsigned int)|
|[__segmentlimit](segmentlimit.md)||intrin. h|niepodpisane długie __segmentlimit (liczba bez znaku)|
|_sgdt||intrin. h|void _sgdt (void \* )|
|_shlx_u32|BMI [2]|immintrin. h|niepodpisane _shlx_u32 int (niepodpisane int, int bez znaku)|
|_shrx_u32|BMI [2]|immintrin. h|niepodpisane _shrx_u32 int (niepodpisane int, int bez znaku)|
|[__sidt](sidt.md)||intrin. h|void __sidt (void \* )|
|__slwpcb|LWP [1]|ammintrin. h|void \* __slwpcb (void)|
|_stac|SMAP|intrin. h|void _stac (void)|
|_store_be_u16<br /><br /> [_storebe_i16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_storebe_i16&expand=5141)|MOVBE|immintrin. h|void _store_be_u16 (void \* , unsigned Short);<br /><br /> void _storebe_i16 (void \* , Short); r.3|
|_store_be_u32<br /><br /> [_storebe_i32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_storebe_i32&expand=5142)|MOVBE|immintrin. h|void _store_be_u32 (void \* , unsigned int);<br /><br /> void _storebe_i32 (void \* , int); r.3|
|_Store_HLERelease|HLE [2]|immintrin. h|void _Store_HLERelease (Long volatile \* , Long)|
|_StorePointer_HLERelease|HLE [2]|immintrin. h|void _StorePointer_HLERelease (void \* volatile \* , void \* )|
|[__stosb](stosb.md)||intrin. h|void __stosb (znak bez znaku \* , znak bez znaku, size_t)|
|[__stosd](stosd.md)||intrin. h|void __stosd (Long unsigned long \* , size_t)|
|[__stosw](stosw.md)||intrin. h|void __stosw (niepodpisane krótkie \* , niepodpisane, size_t)|
|_subborrow_u16||intrin. h|niepodpisany znak _subborrow_u16 (znak bez znaku, niepodpisane, krótkie, niepodpisane, krótkie \* )|
|[_subborrow_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_subborrow_u32)||intrin. h|niepodpisany znak _subborrow_u32 (znak bez znaku, int, unsigned int, int bez znaku \* )|
|_subborrow_u8||intrin. h|niepodpisany znak _subborrow_u8 (znak bez znaku, znak bez znaku, znak bez znaku, znak bez znaku \* )|
|[__svm_clgi](svm-clgi.md)||intrin. h|void __svm_clgi (void)|
|[__svm_invlpga](svm-invlpga.md)||intrin. h|void __svm_invlpga (void \* , int)|
|[__svm_skinit](svm-skinit.md)||intrin. h|void __svm_skinit (int)|
|[__svm_stgi](svm-stgi.md)||intrin. h|void __svm_stgi (void)|
|[__svm_vmload](svm-vmload.md)||intrin. h|void __svm_vmload (size_t)|
|[__svm_vmrun](svm-vmrun.md)||intrin. h|void __svm_vmrun (size_t)|
|[__svm_vmsave](svm-vmsave.md)||intrin. h|void __svm_vmsave (size_t)|
|_t1mskc_u32|ABM [1]|ammintrin. h|niepodpisane _t1mskc_u32 int (int bez znaku)|
|[_tzcnt_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_tzcnt_u32)|BMI|ammintrin. h, immintrin. h|niepodpisane _tzcnt_u32 int (int bez znaku)|
|_tzmsk_u32|ABM [1]|ammintrin. h|niepodpisane _tzmsk_u32 int (int bez znaku)|
|[__ud2](ud2.md)||intrin. h|void __ud2 (void)|
|[_udiv64](udiv64.md)||intrin. h|unsigned int \_ udiv64 (niepodpisane \_ _int64, int unsigned int \* )|
|[__ull_rshift](ull-rshift.md)||intrin. h|niepodpisane __int64 [Pascal/CDECL] \_ _ull_rshift (niepodpisane \_ _int64, int)|
|[__vmx_off](vmx-off.md)||intrin. h|void __vmx_off (void)|
|[__vmx_vmptrst](vmx-vmptrst.md)||intrin. h|void __vmx_vmptrst (niepodpisane \_ _int64 \* )|
|[__wbinvd](wbinvd.md)||intrin. h|void __wbinvd (void)|
|[_WriteBarrier](writebarrier.md)||intrin. h|void _WriteBarrier (void)|
|[__writecr0](writecr0.md)||intrin. h|void __writecr0 (liczba bez znaku)|
|[__writecr3](writecr3.md)||intrin. h|void __writecr3 (liczba bez znaku)|
|[__writecr4](writecr4.md)||intrin. h|void __writecr4 (liczba bez znaku)|
|[__writecr8](writecr8.md)||intrin. h|void __writecr8 (liczba bez znaku)|
|[__writedr](writedr.md)||intrin. h|void __writedr (bez znaku, bez znaku)|
|[__writeeflags](writeeflags.md)||intrin. h|void __writeeflags (bez znaku)|
|[__writefsbyte](writefsbyte-writefsdword-writefsqword-writefsword.md)||intrin. h|void __writefsbyte (unsigned long, znak bez znaku)|
|[__writefsdword](writefsbyte-writefsdword-writefsqword-writefsword.md)||intrin. h|void __writefsdword (Long bez znaku, Long unsigned)|
|[__writefsword](writefsbyte-writefsdword-writefsqword-writefsword.md)||intrin. h|void __writefsword (Long unsigned unsigned Short)|
|[__writemsr](writemsr.md)||intrin. h|void __writemsr (Long unsigned, unsigned \_ _int64)|
|[_xabort](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_xabort)|RTM [2]|immintrin. h|void _xabort (bez znaku int)|
|[_xbegin](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_xbegin)|RTM [2]|immintrin. h|niepodpisany _xbegin (void)|
|[_xend](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_xend)|RTM [2]|immintrin. h|void _xend (void)|
|[_xgetbv](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_xgetbv)|XSAVE [2]|immintrin. h|niepodpisane __int64 _xgetbv (int bez znaku)|
|[_xrstor](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_xrstor)|XSAVE [2]|immintrin. h|void _xrstor (void const \* , unsigned \_ _int64)|
|[_xsave](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_xsave)|XSAVE [2]|immintrin. h|void _xsave (void \* , niepodpisane \_ _int64)|
|[_xsaveopt](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_xsaveopt)|XSAVEOPT [2]|immintrin. h|void _xsaveopt (void \* , niepodpisane \_ _int64)|
|[_xsetbv](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_xsetbv)|XSAVE [2]|immintrin. h|void _xsetbv (niepodpisane int, niepodpisane \_ _int64)|
|[_xtest](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_xtest)|XTEST [2]|immintrin. h|niepodpisany znak _xtest (void)|

## <a name="see-also"></a>Zobacz też

[Funkcje wewnętrzne kompilatora](compiler-intrinsics.md)\
[Funkcje wewnętrzne ARM](arm-intrinsics.md)\
[ARM64 wewnętrzne](arm64-intrinsics.md)\
[wersje wewnętrzne x64 (amd64)](x64-amd64-intrinsics-list.md)
