
*** Running vivado
    with args -log v_axis_gen.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source v_axis_gen.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source v_axis_gen.tcl -notrace
Command: synth_design -top v_axis_gen -part xc7a35ticsg324-1L
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:arty-a7-35:part0:1.0' used to customize the IP 'clk_wiz_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8512 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 419.613 ; gain = 102.184
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'v_axis_gen' [D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/imports/axis-test/v_axis_gen.vhd:19]
	Parameter ROWS bound to: 480 - type: integer 
	Parameter COLUMNS bound to: 640 - type: integer 
INFO: [Synth 8-3491] module 'test_pattern_gen' declared at 'D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/imports/axis-test/test_pattern_gen.vhd:6' bound to instance 'test_pattern_gen_i1' of component 'test_pattern_gen' [D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/imports/axis-test/v_axis_gen.vhd:166]
INFO: [Synth 8-638] synthesizing module 'test_pattern_gen' [D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/imports/axis-test/test_pattern_gen.vhd:24]
	Parameter ROWS bound to: 480 - type: integer 
	Parameter COLUMNS bound to: 640 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'test_pattern_gen' (1#1) [D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/imports/axis-test/test_pattern_gen.vhd:24]
INFO: [Synth 8-3491] module 'v_tc_0' declared at 'D:/FPGA/git/v_axis_gen/v_axis_gen.runs/synth_1/.Xil/Vivado-7620-PONIAK/realtime/v_tc_0_stub.vhdl:5' bound to instance 'v_tc_0_i1' of component 'v_tc_0' [D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/imports/axis-test/v_axis_gen.vhd:183]
INFO: [Synth 8-638] synthesizing module 'v_tc_0' [D:/FPGA/git/v_axis_gen/v_axis_gen.runs/synth_1/.Xil/Vivado-7620-PONIAK/realtime/v_tc_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'v_axi4s_vid_out_0' declared at 'D:/FPGA/git/v_axis_gen/v_axis_gen.runs/synth_1/.Xil/Vivado-7620-PONIAK/realtime/v_axi4s_vid_out_0_stub.vhdl:5' bound to instance 'v_axi4s_vid_out_0_i1' of component 'v_axi4s_vid_out_0' [D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/imports/axis-test/v_axis_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_0' [D:/FPGA/git/v_axis_gen/v_axis_gen.runs/synth_1/.Xil/Vivado-7620-PONIAK/realtime/v_axi4s_vid_out_0_stub.vhdl:39]
INFO: [Synth 8-3491] module 'axisviout2vga' declared at 'D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/imports/axis-test/axisviout2vga.vhd:8' bound to instance 'axisviout2vga_i1' of component 'axisviout2vga' [D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/imports/axis-test/v_axis_gen.vhd:231]
INFO: [Synth 8-638] synthesizing module 'axisviout2vga' [D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/imports/axis-test/axisviout2vga.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'axisviout2vga' (2#1) [D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/imports/axis-test/axisviout2vga.vhd:26]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'D:/FPGA/git/v_axis_gen/v_axis_gen.runs/synth_1/.Xil/Vivado-7620-PONIAK/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clk_wiz_0_i1' of component 'clk_wiz_0' [D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/imports/axis-test/v_axis_gen.vhd:246]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/FPGA/git/v_axis_gen/v_axis_gen.runs/synth_1/.Xil/Vivado-7620-PONIAK/realtime/clk_wiz_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'resetgen' declared at 'D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/imports/axis-test/resetgen.vhd:8' bound to instance 'resetgen_i1' of component 'resetgen' [D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/imports/axis-test/v_axis_gen.vhd:252]
INFO: [Synth 8-638] synthesizing module 'resetgen' [D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/imports/axis-test/resetgen.vhd:17]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/imports/axis-test/resetgen.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'resetgen' (3#1) [D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/imports/axis-test/resetgen.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'v_axis_gen' (4#1) [D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/imports/axis-test/v_axis_gen.vhd:19]
WARNING: [Synth 8-3331] design axisviout2vga has unconnected port vid_data[19]
WARNING: [Synth 8-3331] design axisviout2vga has unconnected port vid_data[18]
WARNING: [Synth 8-3331] design axisviout2vga has unconnected port vid_data[17]
WARNING: [Synth 8-3331] design axisviout2vga has unconnected port vid_data[16]
WARNING: [Synth 8-3331] design axisviout2vga has unconnected port vid_data[11]
WARNING: [Synth 8-3331] design axisviout2vga has unconnected port vid_data[10]
WARNING: [Synth 8-3331] design axisviout2vga has unconnected port vid_data[9]
WARNING: [Synth 8-3331] design axisviout2vga has unconnected port vid_data[8]
WARNING: [Synth 8-3331] design axisviout2vga has unconnected port vid_data[3]
WARNING: [Synth 8-3331] design axisviout2vga has unconnected port vid_data[2]
WARNING: [Synth 8-3331] design axisviout2vga has unconnected port vid_data[1]
WARNING: [Synth 8-3331] design axisviout2vga has unconnected port vid_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 472.582 ; gain = 155.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 472.582 ; gain = 155.152
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA/git/v_axis_gen/v_axis_gen.runs/synth_1/.Xil/Vivado-7620-PONIAK/dcp3/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i1'
Finished Parsing XDC File [D:/FPGA/git/v_axis_gen/v_axis_gen.runs/synth_1/.Xil/Vivado-7620-PONIAK/dcp3/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i1'
Parsing XDC File [D:/FPGA/git/v_axis_gen/v_axis_gen.runs/synth_1/.Xil/Vivado-7620-PONIAK/dcp4/v_tc_0_in_context.xdc] for cell 'v_tc_0_i1'
Finished Parsing XDC File [D:/FPGA/git/v_axis_gen/v_axis_gen.runs/synth_1/.Xil/Vivado-7620-PONIAK/dcp4/v_tc_0_in_context.xdc] for cell 'v_tc_0_i1'
Parsing XDC File [D:/FPGA/git/v_axis_gen/v_axis_gen.runs/synth_1/.Xil/Vivado-7620-PONIAK/dcp5/v_axi4s_vid_out_0_in_context.xdc] for cell 'v_axi4s_vid_out_0_i1'
Finished Parsing XDC File [D:/FPGA/git/v_axis_gen/v_axis_gen.runs/synth_1/.Xil/Vivado-7620-PONIAK/dcp5/v_axi4s_vid_out_0_in_context.xdc] for cell 'v_axi4s_vid_out_0_i1'
Parsing XDC File [D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/constrs_1/imports/v_axis_gen/arty.xdc]
Finished Parsing XDC File [D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/constrs_1/imports/v_axis_gen/arty.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/constrs_1/imports/v_axis_gen/arty.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/v_axis_gen_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/v_axis_gen_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/FPGA/git/v_axis_gen/v_axis_gen.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA/git/v_axis_gen/v_axis_gen.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 800.977 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 800.977 ; gain = 483.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 800.977 ; gain = 483.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK_I. (constraint file  D:/FPGA/git/v_axis_gen/v_axis_gen.runs/synth_1/.Xil/Vivado-7620-PONIAK/dcp3/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_I. (constraint file  D:/FPGA/git/v_axis_gen/v_axis_gen.runs/synth_1/.Xil/Vivado-7620-PONIAK/dcp3/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_wiz_0_i1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for v_axi4s_vid_out_0_i1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for v_tc_0_i1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 800.977 ; gain = 483.547
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "delay" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter_row" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m_axis_video_tvalid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m_axis_video_tlast" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element delay_reg was removed.  [D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/imports/axis-test/test_pattern_gen.vhd:45]
INFO: [Synth 8-5546] ROM "resetn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_ok" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/imports/axis-test/resetgen.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 800.977 ; gain = 483.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_pattern_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
Module axisviout2vga 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module resetgen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "test_pattern_gen_i1/delay" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "O30" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "test_pattern_gen_i1/counter_row" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "test_pattern_gen_i1/m_axis_video_tvalid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "O60" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "test_pattern_gen_i1/m_axis_video_tlast" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "resetgen_i1/resetn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "resetgen_i1/clock_ok" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element test_pattern_gen_i1/delay_reg was removed.  [D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/imports/axis-test/test_pattern_gen.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element resetgen_i1/counter_reg was removed.  [D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/imports/axis-test/resetgen.vhd:34]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_pattern_gen_i1/ST_reg[1] )
INFO: [Synth 8-3886] merging instance 'test_pattern_gen_i1/m_axis_video_tdata_reg[0]' (FDCE) to 'test_pattern_gen_i1/m_axis_video_tdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'test_pattern_gen_i1/m_axis_video_tdata_reg[1]' (FDCE) to 'test_pattern_gen_i1/m_axis_video_tdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'test_pattern_gen_i1/m_axis_video_tdata_reg[2]' (FDCE) to 'test_pattern_gen_i1/m_axis_video_tdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'test_pattern_gen_i1/m_axis_video_tdata_reg[3]' (FDCE) to 'test_pattern_gen_i1/m_axis_video_tdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'test_pattern_gen_i1/m_axis_video_tdata_reg[4]' (FDCE) to 'test_pattern_gen_i1/m_axis_video_tdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'test_pattern_gen_i1/m_axis_video_tdata_reg[5]' (FDCE) to 'test_pattern_gen_i1/m_axis_video_tdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'test_pattern_gen_i1/m_axis_video_tdata_reg[6]' (FDCE) to 'test_pattern_gen_i1/m_axis_video_tdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'test_pattern_gen_i1/m_axis_video_tdata_reg[8]' (FDCE) to 'test_pattern_gen_i1/m_axis_video_tdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'test_pattern_gen_i1/m_axis_video_tdata_reg[9]' (FDCE) to 'test_pattern_gen_i1/m_axis_video_tdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'test_pattern_gen_i1/m_axis_video_tdata_reg[10]' (FDCE) to 'test_pattern_gen_i1/m_axis_video_tdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'test_pattern_gen_i1/m_axis_video_tdata_reg[11]' (FDCE) to 'test_pattern_gen_i1/m_axis_video_tdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'test_pattern_gen_i1/m_axis_video_tdata_reg[12]' (FDCE) to 'test_pattern_gen_i1/m_axis_video_tdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'test_pattern_gen_i1/m_axis_video_tdata_reg[13]' (FDCE) to 'test_pattern_gen_i1/m_axis_video_tdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'test_pattern_gen_i1/m_axis_video_tdata_reg[14]' (FDCE) to 'test_pattern_gen_i1/m_axis_video_tdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'test_pattern_gen_i1/m_axis_video_tdata_reg[16]' (FDCE) to 'test_pattern_gen_i1/m_axis_video_tdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'test_pattern_gen_i1/m_axis_video_tdata_reg[17]' (FDCE) to 'test_pattern_gen_i1/m_axis_video_tdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'test_pattern_gen_i1/m_axis_video_tdata_reg[18]' (FDCE) to 'test_pattern_gen_i1/m_axis_video_tdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'test_pattern_gen_i1/m_axis_video_tdata_reg[19]' (FDCE) to 'test_pattern_gen_i1/m_axis_video_tdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'test_pattern_gen_i1/m_axis_video_tdata_reg[20]' (FDCE) to 'test_pattern_gen_i1/m_axis_video_tdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'test_pattern_gen_i1/m_axis_video_tdata_reg[21]' (FDCE) to 'test_pattern_gen_i1/m_axis_video_tdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'test_pattern_gen_i1/m_axis_video_tdata_reg[22]' (FDCE) to 'test_pattern_gen_i1/m_axis_video_tdata_reg[23]'
WARNING: [Synth 8-3332] Sequential element (test_pattern_gen_i1/ST_reg[1]) is unused and will be removed from module v_axis_gen.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 800.977 ; gain = 483.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0_i1/clk_out1' to pin 'clk_wiz_0_i1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 800.977 ; gain = 483.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 814.645 ; gain = 497.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 815.926 ; gain = 498.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 815.926 ; gain = 498.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 815.926 ; gain = 498.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 815.926 ; gain = 498.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 815.926 ; gain = 498.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 815.926 ; gain = 498.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 815.926 ; gain = 498.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |v_tc_0            |         1|
|2     |v_axi4s_vid_out_0 |         1|
|3     |clk_wiz_0         |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |clk_wiz_0_bbox_2         |     1|
|2     |v_axi4s_vid_out_0_bbox_1 |     1|
|3     |v_tc_0_bbox_0            |     1|
|4     |BUFG                     |     1|
|5     |CARRY4                   |    51|
|6     |LUT1                     |     9|
|7     |LUT2                     |   185|
|8     |LUT3                     |    77|
|9     |LUT4                     |    13|
|10    |LUT5                     |     9|
|11    |LUT6                     |    15|
|12    |FDCE                     |   103|
|13    |FDRE                     |    26|
|14    |OBUF                     |    14|
+------+-------------------------+------+

Report Instance Areas: 
+------+----------------------+-----------------+------+
|      |Instance              |Module           |Cells |
+------+----------------------+-----------------+------+
|1     |top                   |                 |   577|
|2     |  axisviout2vga_i1    |axisviout2vga    |    17|
|3     |  resetgen_i1         |resetgen         |    31|
|4     |  test_pattern_gen_i1 |test_pattern_gen |   441|
+------+----------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 815.926 ; gain = 498.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 815.926 ; gain = 170.102
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 815.926 ; gain = 498.496
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 815.926 ; gain = 509.969
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/git/v_axis_gen/v_axis_gen.runs/synth_1/v_axis_gen.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file v_axis_gen_utilization_synth.rpt -pb v_axis_gen_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 815.926 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 16 23:59:57 2018...
