// Seed: 3864694597
module module_0 (
    input wire id_0,
    input wand id_1,
    input wor id_2,
    output uwire id_3,
    inout wire id_4,
    output tri1 id_5,
    input tri1 id_6,
    input tri1 id_7,
    output uwire id_8,
    output wire id_9,
    input supply0 id_10,
    input supply1 id_11,
    input tri id_12,
    input tri id_13,
    output supply1 id_14
);
  wire id_16;
  ;
  tri0 id_17 = 1'b0;
  always disable id_18;
  logic id_19 = id_1;
  assign module_1.id_11 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd49
) (
    output tri1 id_0,
    output tri id_1,
    output tri id_2,
    input uwire id_3,
    input supply0 _id_4,
    output supply0 id_5,
    input supply1 id_6,
    output supply0 id_7,
    output tri1 id_8,
    input supply0 id_9,
    inout uwire id_10,
    input supply0 id_11,
    input tri1 id_12,
    input wor id_13,
    input uwire id_14,
    input tri0 id_15,
    input tri id_16
);
  supply1 [id_4 : -1] id_18 = -1;
  wire id_19;
  ;
  module_0 modCall_1 (
      id_3,
      id_16,
      id_6,
      id_2,
      id_10,
      id_2,
      id_3,
      id_10,
      id_1,
      id_10,
      id_10,
      id_15,
      id_15,
      id_12,
      id_10
  );
  parameter id_20 = 1;
endmodule
