abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/cla32.blif
Line 11: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 12: Skipping line ".default_output_required 0.00 0.00 ".
Line 13: Skipping line ".default_input_drive 0.10 0.10 ".
Line 14: Skipping line ".default_output_load 2.00 ".
Line 15: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mcla32                         :[0m i/o =   64/   33  lat =    0  nd =   419  edge =    952  area =958.00  delay =38.50  lev = 27
--------------- round 1 ---------------
seed = 1021604883
maxLevel = 4
n501 is replaced by zero with estimated error 0
error = 0
area = 952
delay = 38.5
#gates = 418
output circuit appNtk/cla32_1_0_952_38.5.blif
time = 8465267 us
--------------- round 2 ---------------
seed = 3513785129
maxLevel = 4
n210 is replaced by one with estimated error 0
error = 0.02129
area = 946
delay = 38.5
#gates = 415
output circuit appNtk/cla32_2_0.02129_946_38.5.blif
time = 15310830 us
--------------- round 3 ---------------
seed = 1705104717
maxLevel = 4
n222 is replaced by n266 with estimated error 0.02122
error = 0.02122
area = 941
delay = 38.5
#gates = 413
output circuit appNtk/cla32_3_0.02122_941_38.5.blif
time = 22195190 us
--------------- round 4 ---------------
seed = 2565841034
maxLevel = 4
n274 is replaced by n492 with inverter with estimated error 0.02109
error = 0.02109
area = 939
delay = 38.5
#gates = 413
output circuit appNtk/cla32_4_0.02109_939_38.5.blif
time = 28312768 us
--------------- round 5 ---------------
seed = 2479153301
maxLevel = 4
n268 is replaced by n254 with estimated error 0.02083
error = 0.02083
area = 937
delay = 38.5
#gates = 412
output circuit appNtk/cla32_5_0.02083_937_38.5.blif
time = 34789183 us
--------------- round 6 ---------------
seed = 64976320
maxLevel = 4
n276 is replaced by zero with estimated error 0.02011
error = 0.02011
area = 932
delay = 38.5
#gates = 410
output circuit appNtk/cla32_6_0.02011_932_38.5.blif
time = 41384256 us
--------------- round 7 ---------------
seed = 4066302937
maxLevel = 4
n207 is replaced by n195 with estimated error 0.01958
error = 0.01958
area = 925
delay = 38.5
#gates = 407
output circuit appNtk/cla32_7_0.01958_925_38.5.blif
time = 47767914 us
--------------- round 8 ---------------
seed = 1914225602
maxLevel = 4
n215 is replaced by n169 with estimated error 0.01788
error = 0.01788
area = 922
delay = 38.5
#gates = 406
output circuit appNtk/cla32_8_0.01788_922_38.5.blif
time = 53797721 us
--------------- round 9 ---------------
seed = 2226426896
maxLevel = 4
n265 is replaced by n230 with inverter with estimated error 0.01554
error = 0.01554
area = 920
delay = 38.5
#gates = 406
output circuit appNtk/cla32_9_0.01554_920_38.5.blif
time = 60398705 us
--------------- round 10 ---------------
seed = 3482708767
maxLevel = 4
n211 is replaced by n194 with estimated error 0.01562
error = 0.01562
area = 913
delay = 38.5
#gates = 403
output circuit appNtk/cla32_10_0.01562_913_38.5.blif
time = 66204768 us
--------------- round 11 ---------------
seed = 2049973268
maxLevel = 4
n267 is replaced by one with estimated error 0.01515
error = 0.01515
area = 907
delay = 38.5
#gates = 401
output circuit appNtk/cla32_11_0.01515_907_38.5.blif
time = 72306683 us
--------------- round 12 ---------------
seed = 4109764728
maxLevel = 4
n492 is replaced by zero with estimated error 0.01545
error = 0.01545
area = 902
delay = 38.5
#gates = 398
output circuit appNtk/cla32_12_0.01545_902_38.5.blif
time = 78650410 us
--------------- round 13 ---------------
seed = 343766324
maxLevel = 4
n503 is replaced by n491 with estimated error 0.01503
error = 0.01503
area = 879
delay = 38.5
#gates = 390
output circuit appNtk/cla32_13_0.01503_879_38.5.blif
time = 84904214 us
--------------- round 14 ---------------
seed = 2122062515
maxLevel = 4
n474 is replaced by n463 with estimated error 0.01531
error = 0.01531
area = 874
delay = 36.1
#gates = 388
output circuit appNtk/cla32_14_0.01531_874_36.1.blif
time = 90666613 us
--------------- round 15 ---------------
seed = 483487767
maxLevel = 4
n330 is replaced by n383 with estimated error 0.01538
error = 0.01538
area = 870
delay = 36.1
#gates = 387
output circuit appNtk/cla32_15_0.01538_870_36.1.blif
time = 96308381 us
--------------- round 16 ---------------
seed = 2369442751
maxLevel = 4
n478 is replaced by n488 with estimated error 0.01476
error = 0.01476
area = 864
delay = 31.6
#gates = 385
output circuit appNtk/cla32_16_0.01476_864_31.6.blif
time = 102011837 us
--------------- round 17 ---------------
seed = 2541380902
maxLevel = 4
n141 is replaced by n133 with estimated error 0.01562
error = 0.01562
area = 862
delay = 31.6
#gates = 384
output circuit appNtk/cla32_17_0.01562_862_31.6.blif
time = 107354944 us
--------------- round 18 ---------------
seed = 1317887606
maxLevel = 4
n413 is replaced by n388 with estimated error 0.01556
error = 0.01556
area = 860
delay = 30.1
#gates = 383
output circuit appNtk/cla32_18_0.01556_860_30.1.blif
time = 112882479 us
--------------- round 19 ---------------
seed = 371608491
maxLevel = 4
n284 is replaced by n282 with estimated error 0.01523
error = 0.01523
area = 858
delay = 30.1
#gates = 382
output circuit appNtk/cla32_19_0.01523_858_30.1.blif
time = 117961055 us
--------------- round 20 ---------------
seed = 2403640985
maxLevel = 4
n463 is replaced by n486 with estimated error 0.01545
error = 0.01545
area = 853
delay = 30.1
#gates = 380
output circuit appNtk/cla32_20_0.01545_853_30.1.blif
time = 123238986 us
--------------- round 21 ---------------
seed = 4112283213
maxLevel = 4
n519 is replaced by one with estimated error 0.01625
error = 0.01625
area = 852
delay = 30.1
#gates = 379
output circuit appNtk/cla32_21_0.01625_852_30.1.blif
time = 128424672 us
--------------- round 22 ---------------
seed = 910984944
maxLevel = 4
n382 is replaced by n324 with estimated error 0.01543
error = 0.01543
area = 851
delay = 30.1
#gates = 378
output circuit appNtk/cla32_22_0.01543_851_30.1.blif
time = 133642292 us
--------------- round 23 ---------------
seed = 1191131819
maxLevel = 4
n283 is replaced by n285 with estimated error 0.01536
error = 0.01536
area = 850
delay = 30.1
#gates = 377
output circuit appNtk/cla32_23_0.01536_850_30.1.blif
time = 138651098 us
--------------- round 24 ---------------
seed = 3172595864
maxLevel = 4
n383 is replaced by n310 with estimated error 0.01487
error = 0.01487
area = 847
delay = 30.1
#gates = 376
output circuit appNtk/cla32_24_0.01487_847_30.1.blif
time = 143621927 us
--------------- round 25 ---------------
seed = 643672986
maxLevel = 4
n446 is replaced by n484 with estimated error 0.01576
error = 0.01576
area = 844
delay = 30.1
#gates = 375
output circuit appNtk/cla32_25_0.01576_844_30.1.blif
time = 148557744 us
--------------- round 26 ---------------
seed = 203310184
maxLevel = 4
n418 is replaced by n483 with estimated error 0.01626
error = 0.01626
area = 837
delay = 30.1
#gates = 372
output circuit appNtk/cla32_26_0.01626_837_30.1.blif
time = 153564733 us
--------------- round 27 ---------------
seed = 2850400336
maxLevel = 4
n304 is replaced by n278 with estimated error 0.01636
error = 0.01636
area = 835
delay = 30.1
#gates = 371
output circuit appNtk/cla32_27_0.01636_835_30.1.blif
time = 158244446 us
--------------- round 28 ---------------
seed = 3068315329
maxLevel = 4
n392 is replaced by n481 with inverter with estimated error 0.01695
error = 0.01695
area = 827
delay = 30.1
#gates = 368
output circuit appNtk/cla32_28_0.01695_827_30.1.blif
time = 162936438 us
--------------- round 29 ---------------
seed = 2098887937
maxLevel = 4
n393 is replaced by n481 with estimated error 0.01825
error = 0.01825
area = 826
delay = 30.1
#gates = 367
output circuit appNtk/cla32_29_0.01825_826_30.1.blif
time = 167658237 us
--------------- round 30 ---------------
seed = 1980397906
maxLevel = 4
n244 is replaced by n270 with estimated error 0.02184
error = 0.02184
area = 817
delay = 30.1
#gates = 363
output circuit appNtk/cla32_30_0.02184_817_30.1.blif
time = 172263833 us
--------------- round 31 ---------------
seed = 2498321626
maxLevel = 4
n217 is replaced by one with estimated error 0.02187
error = 0.02187
area = 814
delay = 30.1
#gates = 362
output circuit appNtk/cla32_31_0.02187_814_30.1.blif
time = 176673175 us
--------------- round 32 ---------------
seed = 3765579207
maxLevel = 4
n245 is replaced by n269 with estimated error 0.02095
error = 0.02095
area = 813
delay = 30.1
#gates = 361
output circuit appNtk/cla32_32_0.02095_813_30.1.blif
time = 181119618 us
--------------- round 33 ---------------
seed = 454788394
maxLevel = 4
n334 is replaced by n332 with estimated error 0.02682
error = 0.02682
area = 809
delay = 30.1
#gates = 359
output circuit appNtk/cla32_33_0.02682_809_30.1.blif
time = 185367839 us
--------------- round 34 ---------------
seed = 2554173738
maxLevel = 4
n384 is replaced by n360 with estimated error 0.02696
error = 0.02696
area = 806
delay = 30.1
#gates = 358
output circuit appNtk/cla32_34_0.02696_806_30.1.blif
time = 189634596 us
--------------- round 35 ---------------
seed = 1916341080
maxLevel = 4
n385 is replaced by one with estimated error 0.02602
error = 0.02602
area = 805
delay = 30.1
#gates = 357
output circuit appNtk/cla32_35_0.02602_805_30.1.blif
time = 193769366 us
--------------- round 36 ---------------
seed = 849904122
maxLevel = 4
n229 is replaced by n216 with estimated error 0.0383
error = 0.0383
area = 801
delay = 30.1
#gates = 356
output circuit appNtk/cla32_36_0.0383_801_30.1.blif
time = 197888451 us
--------------- round 37 ---------------
seed = 4286574892
maxLevel = 4
n356 is replaced by n349 with estimated error 0.03948
error = 0.03948
area = 799
delay = 30.1
#gates = 355
output circuit appNtk/cla32_37_0.03948_799_30.1.blif
time = 201868373 us
--------------- round 38 ---------------
seed = 4282481619
maxLevel = 4
n235 is replaced by n233 with estimated error 0.04577
error = 0.04577
area = 798
delay = 30.1
#gates = 354
output circuit appNtk/cla32_38_0.04577_798_30.1.blif
time = 205943511 us
--------------- round 39 ---------------
seed = 3315001365
maxLevel = 4
exceed error bound
