[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/AssignmentPatternInAssignmentPattern/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 301
LIB: work
FILE: ${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv
n<> u<300> t<Top_level_rule> c<1> l<1:1> el<45:1>
  n<> u<1> t<Null_rule> p<300> s<299> l<1:1>
  n<> u<299> t<Source_text> p<300> c<36> l<1:1> el<44:10>
    n<> u<36> t<Description> p<299> c<35> s<244> l<1:1> el<4:11>
      n<> u<35> t<Package_declaration> p<36> c<2> l<1:1> el<4:11>
        n<> u<2> t<PACKAGE> p<35> s<3> l<1:1> el<1:8>
        n<ctrl_pkg> u<3> t<STRING_CONST> p<35> s<18> l<1:9> el<1:17>
        n<> u<18> t<Package_item> p<35> c<17> s<33> l<2:3> el<2:33>
          n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<2:3> el<2:33>
            n<> u<16> t<Parameter_declaration> p<17> c<6> l<2:3> el<2:32>
              n<> u<6> t<Data_type_or_implicit> p<16> c<5> s<15> l<2:13> el<2:16>
                n<> u<5> t<Data_type> p<6> c<4> l<2:13> el<2:16>
                  n<> u<4> t<IntegerAtomType_Int> p<5> l<2:13> el<2:16>
              n<> u<15> t<Param_assignment_list> p<16> c<14> l<2:17> el<2:32>
                n<> u<14> t<Param_assignment> p<15> c<7> l<2:17> el<2:32>
                  n<RegNumBanks> u<7> t<STRING_CONST> p<14> s<13> l<2:17> el<2:28>
                  n<> u<13> t<Constant_param_expression> p<14> c<12> l<2:31> el<2:32>
                    n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<2:31> el<2:32>
                      n<> u<11> t<Constant_expression> p<12> c<10> l<2:31> el<2:32>
                        n<> u<10> t<Constant_primary> p<11> c<9> l<2:31> el<2:32>
                          n<> u<9> t<Primary_literal> p<10> c<8> l<2:31> el<2:32>
                            n<2> u<8> t<INT_CONST> p<9> l<2:31> el<2:32>
        n<> u<33> t<Package_item> p<35> c<32> s<34> l<3:3> el<3:38>
          n<> u<32> t<Package_or_generate_item_declaration> p<33> c<31> l<3:3> el<3:38>
            n<> u<31> t<Parameter_declaration> p<32> c<21> l<3:3> el<3:37>
              n<> u<21> t<Data_type_or_implicit> p<31> c<20> s<30> l<3:13> el<3:16>
                n<> u<20> t<Data_type> p<21> c<19> l<3:13> el<3:16>
                  n<> u<19> t<IntegerAtomType_Int> p<20> l<3:13> el<3:16>
              n<> u<30> t<Param_assignment_list> p<31> c<29> l<3:17> el<3:37>
                n<> u<29> t<Param_assignment> p<30> c<22> l<3:17> el<3:37>
                  n<RegPagesPerBank> u<22> t<STRING_CONST> p<29> s<28> l<3:17> el<3:32>
                  n<> u<28> t<Constant_param_expression> p<29> c<27> l<3:35> el<3:37>
                    n<> u<27> t<Constant_mintypmax_expression> p<28> c<26> l<3:35> el<3:37>
                      n<> u<26> t<Constant_expression> p<27> c<25> l<3:35> el<3:37>
                        n<> u<25> t<Constant_primary> p<26> c<24> l<3:35> el<3:37>
                          n<> u<24> t<Primary_literal> p<25> c<23> l<3:35> el<3:37>
                            n<64> u<23> t<INT_CONST> p<24> l<3:35> el<3:37>
        n<> u<34> t<ENDPACKAGE> p<35> l<4:1> el<4:11>
    n<> u<244> t<Description> p<299> c<243> s<263> l<6:1> el<33:11>
      n<> u<243> t<Package_declaration> p<244> c<37> l<6:1> el<33:11>
        n<> u<37> t<PACKAGE> p<243> s<38> l<6:1> el<6:8>
        n<pkg> u<38> t<STRING_CONST> p<243> s<57> l<6:9> el<6:12>
        n<> u<57> t<Package_item> p<243> c<56> s<76> l<7:3> el<7:66>
          n<> u<56> t<Package_or_generate_item_declaration> p<57> c<55> l<7:3> el<7:66>
            n<> u<55> t<Parameter_declaration> p<56> c<42> l<7:3> el<7:65>
              n<> u<42> t<Data_type_or_implicit> p<55> c<41> s<54> l<7:13> el<7:25>
                n<> u<41> t<Data_type> p<42> c<39> l<7:13> el<7:25>
                  n<> u<39> t<IntegerAtomType_Int> p<41> s<40> l<7:13> el<7:16>
                  n<> u<40> t<Signing_Unsigned> p<41> l<7:17> el<7:25>
              n<> u<54> t<Param_assignment_list> p<55> c<53> l<7:26> el<7:65>
                n<> u<53> t<Param_assignment> p<54> c<43> l<7:26> el<7:65>
                  n<NumBanks> u<43> t<STRING_CONST> p<53> s<52> l<7:26> el<7:34>
                  n<> u<52> t<Constant_param_expression> p<53> c<51> l<7:44> el<7:65>
                    n<> u<51> t<Constant_mintypmax_expression> p<52> c<50> l<7:44> el<7:65>
                      n<> u<50> t<Constant_expression> p<51> c<49> l<7:44> el<7:65>
                        n<> u<49> t<Constant_primary> p<50> c<45> l<7:44> el<7:65>
                          n<> u<45> t<Package_scope> p<49> c<44> s<46> l<7:44> el<7:54>
                            n<ctrl_pkg> u<44> t<STRING_CONST> p<45> l<7:44> el<7:52>
                          n<RegNumBanks> u<46> t<STRING_CONST> p<49> s<48> l<7:54> el<7:65>
                          n<> u<48> t<Constant_select> p<49> c<47> l<7:65> el<7:65>
                            n<> u<47> t<Constant_bit_select> p<48> l<7:65> el<7:65>
        n<> u<76> t<Package_item> p<243> c<75> s<91> l<8:3> el<8:70>
          n<> u<75> t<Package_or_generate_item_declaration> p<76> c<74> l<8:3> el<8:70>
            n<> u<74> t<Parameter_declaration> p<75> c<61> l<8:3> el<8:69>
              n<> u<61> t<Data_type_or_implicit> p<74> c<60> s<73> l<8:13> el<8:25>
                n<> u<60> t<Data_type> p<61> c<58> l<8:13> el<8:25>
                  n<> u<58> t<IntegerAtomType_Int> p<60> s<59> l<8:13> el<8:16>
                  n<> u<59> t<Signing_Unsigned> p<60> l<8:17> el<8:25>
              n<> u<73> t<Param_assignment_list> p<74> c<72> l<8:26> el<8:69>
                n<> u<72> t<Param_assignment> p<73> c<62> l<8:26> el<8:69>
                  n<PagesPerBank> u<62> t<STRING_CONST> p<72> s<71> l<8:26> el<8:38>
                  n<> u<71> t<Constant_param_expression> p<72> c<70> l<8:44> el<8:69>
                    n<> u<70> t<Constant_mintypmax_expression> p<71> c<69> l<8:44> el<8:69>
                      n<> u<69> t<Constant_expression> p<70> c<68> l<8:44> el<8:69>
                        n<> u<68> t<Constant_primary> p<69> c<64> l<8:44> el<8:69>
                          n<> u<64> t<Package_scope> p<68> c<63> s<65> l<8:44> el<8:54>
                            n<ctrl_pkg> u<63> t<STRING_CONST> p<64> l<8:44> el<8:52>
                          n<RegPagesPerBank> u<65> t<STRING_CONST> p<68> s<67> l<8:54> el<8:69>
                          n<> u<67> t<Constant_select> p<68> c<66> l<8:69> el<8:69>
                            n<> u<66> t<Constant_bit_select> p<67> l<8:69> el<8:69>
        n<> u<91> t<Package_item> p<243> c<90> s<106> l<9:3> el<9:33>
          n<> u<90> t<Package_or_generate_item_declaration> p<91> c<89> l<9:3> el<9:33>
            n<> u<89> t<Parameter_declaration> p<90> c<79> l<9:3> el<9:32>
              n<> u<79> t<Data_type_or_implicit> p<89> c<78> s<88> l<9:13> el<9:16>
                n<> u<78> t<Data_type> p<79> c<77> l<9:13> el<9:16>
                  n<> u<77> t<IntegerAtomType_Int> p<78> l<9:13> el<9:16>
              n<> u<88> t<Param_assignment_list> p<89> c<87> l<9:17> el<9:32>
                n<> u<87> t<Param_assignment> p<88> c<80> l<9:17> el<9:32>
                  n<HwDataRules> u<80> t<STRING_CONST> p<87> s<86> l<9:17> el<9:28>
                  n<> u<86> t<Constant_param_expression> p<87> c<85> l<9:31> el<9:32>
                    n<> u<85> t<Constant_mintypmax_expression> p<86> c<84> l<9:31> el<9:32>
                      n<> u<84> t<Constant_expression> p<85> c<83> l<9:31> el<9:32>
                        n<> u<83> t<Constant_primary> p<84> c<82> l<9:31> el<9:32>
                          n<> u<82> t<Primary_literal> p<83> c<81> l<9:31> el<9:32>
                            n<2> u<81> t<INT_CONST> p<82> l<9:31> el<9:32>
        n<> u<106> t<Package_item> p<243> c<105> s<142> l<10:3> el<10:32>
          n<> u<105> t<Package_or_generate_item_declaration> p<106> c<104> l<10:3> el<10:32>
            n<> u<104> t<Parameter_declaration> p<105> c<94> l<10:3> el<10:31>
              n<> u<94> t<Data_type_or_implicit> p<104> c<93> s<103> l<10:13> el<10:16>
                n<> u<93> t<Data_type> p<94> c<92> l<10:13> el<10:16>
                  n<> u<92> t<IntegerAtomType_Int> p<93> l<10:13> el<10:16>
              n<> u<103> t<Param_assignment_list> p<104> c<102> l<10:17> el<10:31>
                n<> u<102> t<Param_assignment> p<103> c<95> l<10:17> el<10:31>
                  n<MuBi4Width> u<95> t<STRING_CONST> p<102> s<101> l<10:17> el<10:27>
                  n<> u<101> t<Constant_param_expression> p<102> c<100> l<10:30> el<10:31>
                    n<> u<100> t<Constant_mintypmax_expression> p<101> c<99> l<10:30> el<10:31>
                      n<> u<99> t<Constant_expression> p<100> c<98> l<10:30> el<10:31>
                        n<> u<98> t<Constant_primary> p<99> c<97> l<10:30> el<10:31>
                          n<> u<97> t<Primary_literal> p<98> c<96> l<10:30> el<10:31>
                            n<4> u<96> t<INT_CONST> p<97> l<10:30> el<10:31>
        n<> u<142> t<Package_item> p<243> c<141> s<168> l<11:3> el<14:13>
          n<> u<141> t<Package_or_generate_item_declaration> p<142> c<140> l<11:3> el<14:13>
            n<> u<140> t<Data_declaration> p<141> c<139> l<11:3> el<14:13>
              n<> u<139> t<Type_declaration> p<140> c<137> l<11:3> el<14:13>
                n<> u<137> t<Data_type> p<139> c<124> s<138> l<11:11> el<14:4>
                  n<> u<124> t<Enum_base_type> p<137> c<107> s<130> l<11:16> el<11:38>
                    n<> u<107> t<IntVec_TypeLogic> p<124> s<123> l<11:16> el<11:21>
                    n<> u<123> t<Packed_dimension> p<124> c<122> l<11:22> el<11:38>
                      n<> u<122> t<Constant_range> p<123> c<117> l<11:23> el<11:37>
                        n<> u<117> t<Constant_expression> p<122> c<111> s<121> l<11:23> el<11:35>
                          n<> u<111> t<Constant_expression> p<117> c<110> s<116> l<11:23> el<11:33>
                            n<> u<110> t<Constant_primary> p<111> c<109> l<11:23> el<11:33>
                              n<> u<109> t<Primary_literal> p<110> c<108> l<11:23> el<11:33>
                                n<MuBi4Width> u<108> t<STRING_CONST> p<109> l<11:23> el<11:33>
                          n<> u<116> t<BinOp_Minus> p<117> s<115> l<11:33> el<11:34>
                          n<> u<115> t<Constant_expression> p<117> c<114> l<11:34> el<11:35>
                            n<> u<114> t<Constant_primary> p<115> c<113> l<11:34> el<11:35>
                              n<> u<113> t<Primary_literal> p<114> c<112> l<11:34> el<11:35>
                                n<1> u<112> t<INT_CONST> p<113> l<11:34> el<11:35>
                        n<> u<121> t<Constant_expression> p<122> c<120> l<11:36> el<11:37>
                          n<> u<120> t<Constant_primary> p<121> c<119> l<11:36> el<11:37>
                            n<> u<119> t<Primary_literal> p<120> c<118> l<11:36> el<11:37>
                              n<0> u<118> t<INT_CONST> p<119> l<11:36> el<11:37>
                  n<> u<130> t<Enum_name_declaration> p<137> c<125> s<136> l<12:5> el<12:21>
                    n<MuBi4True> u<125> t<STRING_CONST> p<130> s<129> l<12:5> el<12:14>
                    n<> u<129> t<Constant_expression> p<130> c<128> l<12:17> el<12:21>
                      n<> u<128> t<Constant_primary> p<129> c<127> l<12:17> el<12:21>
                        n<> u<127> t<Primary_literal> p<128> c<126> l<12:17> el<12:21>
                          n<4'h6> u<126> t<INT_CONST> p<127> l<12:17> el<12:21>
                  n<> u<136> t<Enum_name_declaration> p<137> c<131> l<13:5> el<13:22>
                    n<MuBi4False> u<131> t<STRING_CONST> p<136> s<135> l<13:5> el<13:15>
                    n<> u<135> t<Constant_expression> p<136> c<134> l<13:18> el<13:22>
                      n<> u<134> t<Constant_primary> p<135> c<133> l<13:18> el<13:22>
                        n<> u<133> t<Primary_literal> p<134> c<132> l<13:18> el<13:22>
                          n<4'h9> u<132> t<INT_CONST> p<133> l<13:18> el<13:22>
                n<mubi4_t> u<138> t<STRING_CONST> p<139> l<14:5> el<14:12>
        n<> u<168> t<Package_item> p<243> c<167> s<184> l<15:3> el<20:25>
          n<> u<167> t<Package_or_generate_item_declaration> p<168> c<166> l<15:3> el<20:25>
            n<> u<166> t<Data_declaration> p<167> c<165> l<15:3> el<20:25>
              n<> u<165> t<Type_declaration> p<166> c<163> l<15:3> el<20:25>
                n<> u<163> t<Data_type> p<165> c<154> s<164> l<15:11> el<20:4>
                  n<> u<154> t<Enum_base_type> p<163> c<143> s<156> l<15:16> el<15:27>
                    n<> u<143> t<IntVec_TypeLogic> p<154> s<153> l<15:16> el<15:21>
                    n<> u<153> t<Packed_dimension> p<154> c<152> l<15:22> el<15:27>
                      n<> u<152> t<Constant_range> p<153> c<147> l<15:23> el<15:26>
                        n<> u<147> t<Constant_expression> p<152> c<146> s<151> l<15:23> el<15:24>
                          n<> u<146> t<Constant_primary> p<147> c<145> l<15:23> el<15:24>
                            n<> u<145> t<Primary_literal> p<146> c<144> l<15:23> el<15:24>
                              n<1> u<144> t<INT_CONST> p<145> l<15:23> el<15:24>
                        n<> u<151> t<Constant_expression> p<152> c<150> l<15:25> el<15:26>
                          n<> u<150> t<Constant_primary> p<151> c<149> l<15:25> el<15:26>
                            n<> u<149> t<Primary_literal> p<150> c<148> l<15:25> el<15:26>
                              n<0> u<148> t<INT_CONST> p<149> l<15:25> el<15:26>
                  n<> u<156> t<Enum_name_declaration> p<163> c<155> s<158> l<16:5> el<16:14>
                    n<PhaseSeed> u<155> t<STRING_CONST> p<156> l<16:5> el<16:14>
                  n<> u<158> t<Enum_name_declaration> p<163> c<157> s<160> l<17:5> el<17:13>
                    n<PhaseRma> u<157> t<STRING_CONST> p<158> l<17:5> el<17:13>
                  n<> u<160> t<Enum_name_declaration> p<163> c<159> s<162> l<18:5> el<18:14>
                    n<PhaseNone> u<159> t<STRING_CONST> p<160> l<18:5> el<18:14>
                  n<> u<162> t<Enum_name_declaration> p<163> c<161> l<19:5> el<19:17>
                    n<PhaseInvalid> u<161> t<STRING_CONST> p<162> l<19:5> el<19:17>
                n<flash_lcmgr_phase_e> u<164> t<STRING_CONST> p<165> l<20:5> el<20:24>
        n<> u<184> t<Package_item> p<243> c<183> s<207> l<21:3> el<23:21>
          n<> u<183> t<Package_or_generate_item_declaration> p<184> c<182> l<21:3> el<23:21>
            n<> u<182> t<Data_declaration> p<183> c<181> l<21:3> el<23:21>
              n<> u<181> t<Type_declaration> p<182> c<179> l<21:3> el<23:21>
                n<> u<179> t<Data_type> p<181> c<170> s<180> l<21:11> el<23:4>
                  n<> u<170> t<Struct_union> p<179> c<169> s<171> l<21:11> el<21:17>
                    n<> u<169> t<Struct_keyword> p<170> l<21:11> el<21:17>
                  n<> u<171> t<Packed_keyword> p<179> s<178> l<21:18> el<21:24>
                  n<> u<178> t<Struct_union_member> p<179> c<174> l<22:5> el<22:16>
                    n<> u<174> t<Data_type_or_void> p<178> c<173> s<177> l<22:5> el<22:12>
                      n<mubi4_t> u<173> t<Data_type> p<174> c<172> l<22:5> el<22:12>
                        n<mubi4_t> u<172> t<STRING_CONST> p<173> l<22:5> el<22:12>
                    n<> u<177> t<Variable_decl_assignment_list> p<178> c<176> l<22:13> el<22:15>
                      n<> u<176> t<Variable_decl_assignment> p<177> c<175> l<22:13> el<22:15>
                        n<en> u<175> t<STRING_CONST> p<176> l<22:13> el<22:15>
                n<mp_region_cfg_t> u<180> t<STRING_CONST> p<181> l<23:5> el<23:20>
        n<> u<207> t<Package_item> p<243> c<206> s<241> l<24:3> el<27:24>
          n<> u<206> t<Package_or_generate_item_declaration> p<207> c<205> l<24:3> el<27:24>
            n<> u<205> t<Data_declaration> p<206> c<204> l<24:3> el<27:24>
              n<> u<204> t<Type_declaration> p<205> c<202> l<24:3> el<27:24>
                n<> u<202> t<Data_type> p<204> c<186> s<203> l<24:11> el<27:4>
                  n<> u<186> t<Struct_union> p<202> c<185> s<187> l<24:11> el<24:17>
                    n<> u<185> t<Struct_keyword> p<186> l<24:11> el<24:17>
                  n<> u<187> t<Packed_keyword> p<202> s<194> l<24:18> el<24:24>
                  n<> u<194> t<Struct_union_member> p<202> c<190> s<201> l<25:5> el<25:33>
                    n<> u<190> t<Data_type_or_void> p<194> c<189> s<193> l<25:5> el<25:24>
                      n<flash_lcmgr_phase_e> u<189> t<Data_type> p<190> c<188> l<25:5> el<25:24>
                        n<flash_lcmgr_phase_e> u<188> t<STRING_CONST> p<189> l<25:5> el<25:24>
                    n<> u<193> t<Variable_decl_assignment_list> p<194> c<192> l<25:27> el<25:32>
                      n<> u<192> t<Variable_decl_assignment> p<193> c<191> l<25:27> el<25:32>
                        n<phase> u<191> t<STRING_CONST> p<192> l<25:27> el<25:32>
                  n<> u<201> t<Struct_union_member> p<202> c<197> l<26:5> el<26:25>
                    n<> u<197> t<Data_type_or_void> p<201> c<196> s<200> l<26:5> el<26:20>
                      n<mp_region_cfg_t> u<196> t<Data_type> p<197> c<195> l<26:5> el<26:20>
                        n<mp_region_cfg_t> u<195> t<STRING_CONST> p<196> l<26:5> el<26:20>
                    n<> u<200> t<Variable_decl_assignment_list> p<201> c<199> l<26:21> el<26:24>
                      n<> u<199> t<Variable_decl_assignment> p<200> c<198> l<26:21> el<26:24>
                        n<cfg> u<198> t<STRING_CONST> p<199> l<26:21> el<26:24>
                n<data_region_attr_t> u<203> t<STRING_CONST> p<204> l<27:5> el<27:23>
        n<> u<241> t<Package_item> p<243> c<240> s<242> l<28:3> el<31:5>
          n<> u<240> t<Package_or_generate_item_declaration> p<241> c<239> l<28:3> el<31:5>
            n<> u<239> t<Parameter_declaration> p<240> c<210> l<28:3> el<31:4>
              n<> u<210> t<Data_type_or_implicit> p<239> c<209> s<238> l<28:13> el<28:31>
                n<data_region_attr_t> u<209> t<Data_type> p<210> c<208> l<28:13> el<28:31>
                  n<data_region_attr_t> u<208> t<STRING_CONST> p<209> l<28:13> el<28:31>
              n<> u<238> t<Param_assignment_list> p<239> c<237> l<28:32> el<31:4>
                n<> u<237> t<Param_assignment> p<238> c<211> l<28:32> el<31:4>
                  n<HwDataAttr> u<211> t<STRING_CONST> p<237> s<236> l<28:32> el<28:42>
                  n<> u<236> t<Constant_param_expression> p<237> c<235> l<28:45> el<31:4>
                    n<> u<235> t<Constant_mintypmax_expression> p<236> c<234> l<28:45> el<31:4>
                      n<> u<234> t<Constant_expression> p<235> c<233> l<28:45> el<31:4>
                        n<> u<233> t<Constant_primary> p<234> c<232> l<28:45> el<31:4>
                          n<> u<232> t<Constant_assignment_pattern_expression> p<233> c<231> l<28:45> el<31:4>
                            n<> u<231> t<Assignment_pattern_expression> p<232> c<230> l<28:45> el<31:4>
                              n<> u<230> t<Assignment_pattern> p<231> c<213> l<28:45> el<31:4>
                                n<> u<213> t<Structure_pattern_key> p<230> c<212> s<217> l<29:8> el<29:13>
                                  n<phase> u<212> t<STRING_CONST> p<213> l<29:8> el<29:13>
                                n<> u<217> t<Expression> p<230> c<216> s<219> l<29:15> el<29:24>
                                  n<> u<216> t<Primary> p<217> c<215> l<29:15> el<29:24>
                                    n<> u<215> t<Primary_literal> p<216> c<214> l<29:15> el<29:24>
                                      n<PhaseSeed> u<214> t<STRING_CONST> p<215> l<29:15> el<29:24>
                                n<> u<219> t<Structure_pattern_key> p<230> c<218> s<229> l<30:8> el<30:11>
                                  n<cfg> u<218> t<STRING_CONST> p<219> l<30:8> el<30:11>
                                n<> u<229> t<Expression> p<230> c<228> l<30:15> el<30:42>
                                  n<> u<228> t<Primary> p<229> c<227> l<30:15> el<30:42>
                                    n<> u<227> t<Assignment_pattern_expression> p<228> c<226> l<30:15> el<30:42>
                                      n<> u<226> t<Assignment_pattern> p<227> c<221> l<30:15> el<30:42>
                                        n<> u<221> t<Structure_pattern_key> p<226> c<220> s<225> l<30:18> el<30:20>
                                          n<en> u<220> t<STRING_CONST> p<221> l<30:18> el<30:20>
                                        n<> u<225> t<Expression> p<226> c<224> l<30:31> el<30:40>
                                          n<> u<224> t<Primary> p<225> c<223> l<30:31> el<30:40>
                                            n<> u<223> t<Primary_literal> p<224> c<222> l<30:31> el<30:40>
                                              n<MuBi4True> u<222> t<STRING_CONST> p<223> l<30:31> el<30:40>
        n<> u<242> t<ENDPACKAGE> p<243> l<33:1> el<33:11>
    n<> u<263> t<Description> p<299> c<262> s<298> l<35:1> el<39:10>
      n<> u<262> t<Module_declaration> p<263> c<260> l<35:1> el<39:10>
        n<> u<260> t<Module_ansi_header> p<262> c<245> s<261> l<35:1> el<38:38>
          n<module> u<245> t<Module_keyword> p<260> s<246> l<35:1> el<35:7>
          n<foo> u<246> t<STRING_CONST> p<260> s<250> l<35:8> el<35:11>
          n<> u<250> t<Package_import_declaration_list> p<260> c<249> s<259> l<36:1> el<36:15>
            n<> u<249> t<Package_import_declaration> p<250> c<248> l<36:1> el<36:15>
              n<> u<248> t<Package_import_item> p<249> c<247> l<36:8> el<36:14>
                n<pkg> u<247> t<STRING_CONST> p<248> l<36:8> el<36:11>
          n<> u<259> t<Port_declaration_list> p<260> c<258> l<37:1> el<38:37>
            n<> u<258> t<Ansi_port_declaration> p<259> c<256> l<38:3> el<38:36>
              n<> u<256> t<Net_port_header> p<258> c<251> s<257> l<38:3> el<38:27>
                n<> u<251> t<PortDir_Inp> p<256> s<255> l<38:3> el<38:8>
                n<> u<255> t<Net_port_type> p<256> c<254> l<38:9> el<38:27>
                  n<> u<254> t<Data_type_or_implicit> p<255> c<253> l<38:9> el<38:27>
                    n<data_region_attr_t> u<253> t<Data_type> p<254> c<252> l<38:9> el<38:27>
                      n<data_region_attr_t> u<252> t<STRING_CONST> p<253> l<38:9> el<38:27>
              n<DATA_REG> u<257> t<STRING_CONST> p<258> l<38:28> el<38:36>
        n<> u<261> t<ENDMODULE> p<262> l<39:1> el<39:10>
    n<> u<298> t<Description> p<299> c<297> l<40:1> el<44:10>
      n<> u<297> t<Module_declaration> p<298> c<268> l<40:1> el<44:10>
        n<> u<268> t<Module_nonansi_header> p<297> c<264> s<278> l<40:1> el<40:14>
          n<module> u<264> t<Module_keyword> p<268> s<265> l<40:1> el<40:7>
          n<top> u<265> t<STRING_CONST> p<268> s<266> l<40:8> el<40:11>
          n<> u<266> t<Package_import_declaration_list> p<268> s<267> l<40:11> el<40:11>
          n<> u<267> t<Port_list> p<268> l<40:11> el<40:13>
        n<> u<278> t<Module_item> p<297> c<277> s<295> l<41:1> el<41:15>
          n<> u<277> t<Non_port_module_item> p<278> c<276> l<41:1> el<41:15>
            n<> u<276> t<Module_or_generate_item> p<277> c<275> l<41:1> el<41:15>
              n<> u<275> t<Module_common_item> p<276> c<274> l<41:1> el<41:15>
                n<> u<274> t<Module_or_generate_item_declaration> p<275> c<273> l<41:1> el<41:15>
                  n<> u<273> t<Package_or_generate_item_declaration> p<274> c<272> l<41:1> el<41:15>
                    n<> u<272> t<Data_declaration> p<273> c<271> l<41:1> el<41:15>
                      n<> u<271> t<Package_import_declaration> p<272> c<270> l<41:1> el<41:15>
                        n<> u<270> t<Package_import_item> p<271> c<269> l<41:8> el<41:14>
                          n<pkg> u<269> t<STRING_CONST> p<270> l<41:8> el<41:11>
        n<> u<295> t<Module_item> p<297> c<294> s<296> l<42:1> el<42:30>
          n<> u<294> t<Non_port_module_item> p<295> c<293> l<42:1> el<42:30>
            n<> u<293> t<Module_or_generate_item> p<294> c<292> l<42:1> el<42:30>
              n<> u<292> t<Module_instantiation> p<293> c<279> l<42:1> el<42:30>
                n<foo> u<279> t<STRING_CONST> p<292> s<291> l<42:1> el<42:4>
                n<> u<291> t<Hierarchical_instance> p<292> c<281> l<42:5> el<42:29>
                  n<> u<281> t<Name_of_instance> p<291> c<280> s<290> l<42:5> el<42:6>
                    n<f> u<280> t<STRING_CONST> p<281> l<42:5> el<42:6>
                  n<> u<290> t<Port_connection_list> p<291> c<289> l<42:7> el<42:28>
                    n<> u<289> t<Named_port_connection> p<290> c<282> l<42:7> el<42:28>
                      n<DATA_REG> u<282> t<STRING_CONST> p<289> s<287> l<42:8> el<42:16>
                      n<> u<287> t<OPEN_PARENS> p<289> s<286> l<42:16> el<42:17>
                      n<> u<286> t<Expression> p<289> c<285> s<288> l<42:17> el<42:27>
                        n<> u<285> t<Primary> p<286> c<284> l<42:17> el<42:27>
                          n<> u<284> t<Primary_literal> p<285> c<283> l<42:17> el<42:27>
                            n<HwDataAttr> u<283> t<STRING_CONST> p<284> l<42:17> el<42:27>
                      n<> u<288> t<CLOSE_PARENS> p<289> l<42:27> el<42:28>
        n<> u<296> t<ENDMODULE> p<297> l<44:1> el<44:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv:1:1: No timescale set for "ctrl_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv:6:1: No timescale set for "pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv:35:1: No timescale set for "foo".
[WRN:PA0205] ${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv:40:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv:35:1: Compile module "work@foo".
[INF:CP0303] ${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv:40:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              25
Design                                                 1
EnumConst                                              6
EnumTypespec                                           2
Identifier                                            10
ImportTypespec                                         2
IntTypespec                                            6
LogicTypespec                                          2
Module                                                 4
ModuleTypespec                                         2
Operation                                              7
Package                                                2
ParamAssign                                            7
Parameter                                              7
Port                                                   2
Range                                                  2
RefModule                                              1
RefObj                                                14
RefTypespec                                           32
SourceFile                                             1
StringTypespec                                         9
StructNet                                              1
StructTypespec                                         2
TaggedPattern                                          9
TypedefTypespec                                        4
TypespecMember                                         3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/AssignmentPatternInAssignmentPattern/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllPackages:
\_Package: ctrl_pkg (ctrl_pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:1:1, endln:4:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (ctrl_pkg)
    |vpiParent:
    \_Package: ctrl_pkg (ctrl_pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:1:1, endln:4:11
    |vpiName:ctrl_pkg
  |vpiParameter:
  \_Parameter: (ctrl_pkg::RegNumBanks), line:2:17, endln:2:32
    |vpiParent:
    \_Package: ctrl_pkg (ctrl_pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:1:1, endln:4:11
    |UINT:2
    |vpiTypespec:
    \_RefTypespec: (ctrl_pkg::RegNumBanks), line:2:13, endln:2:16
      |vpiParent:
      \_Parameter: (ctrl_pkg::RegNumBanks), line:2:17, endln:2:32
      |vpiFullName:ctrl_pkg::RegNumBanks
      |vpiActual:
      \_IntTypespec: , line:2:13, endln:2:16
    |vpiSigned:1
    |vpiName:RegNumBanks
    |vpiFullName:ctrl_pkg::RegNumBanks
  |vpiParameter:
  \_Parameter: (ctrl_pkg::RegPagesPerBank), line:3:17, endln:3:37
    |vpiParent:
    \_Package: ctrl_pkg (ctrl_pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:1:1, endln:4:11
    |UINT:64
    |vpiTypespec:
    \_RefTypespec: (ctrl_pkg::RegPagesPerBank), line:3:13, endln:3:16
      |vpiParent:
      \_Parameter: (ctrl_pkg::RegPagesPerBank), line:3:17, endln:3:37
      |vpiFullName:ctrl_pkg::RegPagesPerBank
      |vpiActual:
      \_IntTypespec: , line:2:13, endln:2:16
    |vpiSigned:1
    |vpiName:RegPagesPerBank
    |vpiFullName:ctrl_pkg::RegPagesPerBank
  |vpiParamAssign:
  \_ParamAssign: , line:2:17, endln:2:32
    |vpiParent:
    \_Package: ctrl_pkg (ctrl_pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:1:1, endln:4:11
    |vpiRhs:
    \_Constant: , line:2:31, endln:2:32
      |vpiParent:
      \_ParamAssign: , line:2:17, endln:2:32
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (ctrl_pkg::RegNumBanks), line:2:17, endln:2:32
  |vpiParamAssign:
  \_ParamAssign: , line:3:17, endln:3:37
    |vpiParent:
    \_Package: ctrl_pkg (ctrl_pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:1:1, endln:4:11
    |vpiRhs:
    \_Constant: , line:3:35, endln:3:37
      |vpiParent:
      \_ParamAssign: , line:3:17, endln:3:37
      |vpiDecompile:64
      |vpiSize:64
      |UINT:64
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (ctrl_pkg::RegPagesPerBank), line:3:17, endln:3:37
  |vpiTypedef:
  \_IntTypespec: , line:2:13, endln:2:16
    |vpiParent:
    \_Package: ctrl_pkg (ctrl_pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:1:1, endln:4:11
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: , line:2:13, endln:2:16
  |vpiDefName:ctrl_pkg
|vpiAllPackages:
\_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:6:1, endln:33:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (pkg)
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:6:1, endln:33:11
    |vpiName:pkg
  |vpiParameter:
  \_Parameter: (pkg::NumBanks), line:7:26, endln:7:65
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:6:1, endln:33:11
    |vpiTypespec:
    \_RefTypespec: (pkg::NumBanks), line:7:13, endln:7:25
      |vpiParent:
      \_Parameter: (pkg::NumBanks), line:7:26, endln:7:65
      |vpiFullName:pkg::NumBanks
      |vpiActual:
      \_IntTypespec: , line:7:13, endln:7:25
    |vpiName:NumBanks
    |vpiFullName:pkg::NumBanks
  |vpiParameter:
  \_Parameter: (pkg::PagesPerBank), line:8:26, endln:8:69
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:6:1, endln:33:11
    |vpiTypespec:
    \_RefTypespec: (pkg::PagesPerBank), line:8:13, endln:8:25
      |vpiParent:
      \_Parameter: (pkg::PagesPerBank), line:8:26, endln:8:69
      |vpiFullName:pkg::PagesPerBank
      |vpiActual:
      \_IntTypespec: , line:7:13, endln:7:25
    |vpiName:PagesPerBank
    |vpiFullName:pkg::PagesPerBank
  |vpiParameter:
  \_Parameter: (pkg::HwDataRules), line:9:17, endln:9:32
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:6:1, endln:33:11
    |UINT:2
    |vpiTypespec:
    \_RefTypespec: (pkg::HwDataRules), line:9:13, endln:9:16
      |vpiParent:
      \_Parameter: (pkg::HwDataRules), line:9:17, endln:9:32
      |vpiFullName:pkg::HwDataRules
      |vpiActual:
      \_IntTypespec: , line:9:13, endln:9:16
    |vpiSigned:1
    |vpiName:HwDataRules
    |vpiFullName:pkg::HwDataRules
  |vpiParameter:
  \_Parameter: (pkg::MuBi4Width), line:10:17, endln:10:31
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:6:1, endln:33:11
    |UINT:4
    |vpiTypespec:
    \_RefTypespec: (pkg::MuBi4Width), line:10:13, endln:10:16
      |vpiParent:
      \_Parameter: (pkg::MuBi4Width), line:10:17, endln:10:31
      |vpiFullName:pkg::MuBi4Width
      |vpiActual:
      \_IntTypespec: , line:9:13, endln:9:16
    |vpiSigned:1
    |vpiName:MuBi4Width
    |vpiFullName:pkg::MuBi4Width
  |vpiParameter:
  \_Parameter: (pkg::HwDataAttr), line:28:32, endln:31:4
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:6:1, endln:33:11
    |vpiTypespec:
    \_RefTypespec: (pkg::HwDataAttr::data_region_attr_t), line:28:13, endln:28:31
      |vpiParent:
      \_Parameter: (pkg::HwDataAttr), line:28:32, endln:31:4
      |vpiName:data_region_attr_t
      |vpiFullName:pkg::HwDataAttr::data_region_attr_t
      |vpiActual:
      \_TypedefTypespec: (pkg::data_region_attr_t), line:27:5, endln:27:23
    |vpiName:HwDataAttr
    |vpiFullName:pkg::HwDataAttr
  |vpiParamAssign:
  \_ParamAssign: , line:7:26, endln:7:65
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:6:1, endln:33:11
    |vpiRhs:
    \_RefObj: (pkg::ctrl_pkg::RegNumBanks), line:7:44, endln:7:65
      |vpiParent:
      \_ParamAssign: , line:7:26, endln:7:65
      |vpiName:ctrl_pkg::RegNumBanks
      |vpiFullName:pkg::ctrl_pkg::RegNumBanks
      |vpiActual:
      \_Parameter: (ctrl_pkg::RegNumBanks), line:2:17, endln:2:32
    |vpiLhs:
    \_Parameter: (pkg::NumBanks), line:7:26, endln:7:65
  |vpiParamAssign:
  \_ParamAssign: , line:8:26, endln:8:69
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:6:1, endln:33:11
    |vpiRhs:
    \_RefObj: (pkg::ctrl_pkg::RegPagesPerBank), line:8:44, endln:8:69
      |vpiParent:
      \_ParamAssign: , line:8:26, endln:8:69
      |vpiName:ctrl_pkg::RegPagesPerBank
      |vpiFullName:pkg::ctrl_pkg::RegPagesPerBank
      |vpiActual:
      \_Parameter: (ctrl_pkg::RegPagesPerBank), line:3:17, endln:3:37
    |vpiLhs:
    \_Parameter: (pkg::PagesPerBank), line:8:26, endln:8:69
  |vpiParamAssign:
  \_ParamAssign: , line:9:17, endln:9:32
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:6:1, endln:33:11
    |vpiRhs:
    \_Constant: , line:9:31, endln:9:32
      |vpiParent:
      \_ParamAssign: , line:9:17, endln:9:32
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (pkg::HwDataRules), line:9:17, endln:9:32
  |vpiParamAssign:
  \_ParamAssign: , line:10:17, endln:10:31
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:6:1, endln:33:11
    |vpiRhs:
    \_Constant: , line:10:30, endln:10:31
      |vpiParent:
      \_ParamAssign: , line:10:17, endln:10:31
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (pkg::MuBi4Width), line:10:17, endln:10:31
  |vpiParamAssign:
  \_ParamAssign: , line:28:32, endln:31:4
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:6:1, endln:33:11
    |vpiRhs:
    \_Operation: , line:28:45, endln:31:4
      |vpiParent:
      \_ParamAssign: , line:28:32, endln:31:4
      |vpiOpType:75
      |vpiOperand:
      \_TaggedPattern: , line:29:8, endln:29:24
        |vpiParent:
        \_Operation: , line:28:45, endln:31:4
        |vpiPattern:
        \_RefObj: (pkg::PhaseSeed), line:29:15, endln:29:24
          |vpiParent:
          \_TaggedPattern: , line:29:8, endln:29:24
          |vpiName:PhaseSeed
          |vpiFullName:pkg::PhaseSeed
          |vpiActual:
          \_EnumConst: (PhaseSeed), line:16:5, endln:16:14
        |vpiTypespec:
        \_RefTypespec: (pkg::phase), line:29:8, endln:29:13
          |vpiParent:
          \_TaggedPattern: , line:29:8, endln:29:24
          |vpiName:phase
          |vpiFullName:pkg::phase
          |vpiActual:
          \_StringTypespec: , line:29:8, endln:29:13
      |vpiOperand:
      \_TaggedPattern: , line:30:8, endln:30:42
        |vpiParent:
        \_Operation: , line:28:45, endln:31:4
        |vpiPattern:
        \_Operation: , line:30:15, endln:30:42
          |vpiParent:
          \_TaggedPattern: , line:30:8, endln:30:42
          |vpiOpType:75
          |vpiOperand:
          \_TaggedPattern: , line:30:18, endln:30:40
            |vpiParent:
            \_Operation: , line:30:15, endln:30:42
            |vpiPattern:
            \_RefObj: (pkg::MuBi4True), line:30:31, endln:30:40
              |vpiParent:
              \_TaggedPattern: , line:30:18, endln:30:40
              |vpiName:MuBi4True
              |vpiFullName:pkg::MuBi4True
              |vpiActual:
              \_EnumConst: (MuBi4True), line:12:5, endln:12:21
            |vpiTypespec:
            \_RefTypespec: (pkg::en), line:30:18, endln:30:20
              |vpiParent:
              \_TaggedPattern: , line:30:18, endln:30:40
              |vpiName:en
              |vpiFullName:pkg::en
              |vpiActual:
              \_StringTypespec: , line:29:8, endln:29:13
        |vpiTypespec:
        \_RefTypespec: (pkg::cfg), line:30:8, endln:30:11
          |vpiParent:
          \_TaggedPattern: , line:30:8, endln:30:42
          |vpiName:cfg
          |vpiFullName:pkg::cfg
          |vpiActual:
          \_StringTypespec: , line:29:8, endln:29:13
    |vpiLhs:
    \_Parameter: (pkg::HwDataAttr), line:28:32, endln:31:4
  |vpiTypedef:
  \_IntTypespec: , line:7:13, endln:7:25
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:6:1, endln:33:11
  |vpiTypedef:
  \_IntTypespec: , line:9:13, endln:9:16
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:6:1, endln:33:11
    |vpiSigned:1
  |vpiTypedef:
  \_EnumTypespec: , line:11:11, endln:14:12
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:6:1, endln:33:11
    |vpiBaseTypespec:
    \_RefTypespec: (pkg), line:11:16, endln:11:38
      |vpiParent:
      \_EnumTypespec: , line:11:11, endln:14:12
      |vpiFullName:pkg
      |vpiActual:
      \_LogicTypespec: , line:11:16, endln:11:21
    |vpiEnumConst:
    \_EnumConst: (MuBi4True), line:12:5, endln:12:21
      |vpiParent:
      \_EnumTypespec: , line:11:11, endln:14:12
      |vpiName:MuBi4True
      |HEX:6
      |vpiDecompile:4'h6
      |vpiSize:4
    |vpiEnumConst:
    \_EnumConst: (MuBi4False), line:13:5, endln:13:22
      |vpiParent:
      \_EnumTypespec: , line:11:11, endln:14:12
      |vpiName:MuBi4False
      |HEX:9
      |vpiDecompile:4'h9
      |vpiSize:4
  |vpiTypedef:
  \_LogicTypespec: , line:11:16, endln:11:21
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:6:1, endln:33:11
    |vpiRange:
    \_Range: , line:11:22, endln:11:38
      |vpiParent:
      \_LogicTypespec: , line:11:16, endln:11:21
      |vpiLeftRange:
      \_Operation: , line:11:23, endln:11:35
        |vpiParent:
        \_Range: , line:11:22, endln:11:38
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (pkg::MuBi4Width), line:11:23, endln:11:33
          |vpiParent:
          \_Operation: , line:11:23, endln:11:35
          |vpiName:MuBi4Width
          |vpiFullName:pkg::MuBi4Width
          |vpiActual:
          \_Parameter: (pkg::MuBi4Width), line:10:17, endln:10:31
        |vpiOperand:
        \_Constant: , line:11:34, endln:11:35
          |vpiParent:
          \_Operation: , line:11:23, endln:11:35
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:11:36, endln:11:37
        |vpiParent:
        \_Range: , line:11:22, endln:11:38
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_TypedefTypespec: (pkg::mubi4_t), line:14:5, endln:14:12
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:6:1, endln:33:11
    |vpiName:
    \_Identifier: (pkg::mubi4_t)
      |vpiParent:
      \_TypedefTypespec: (pkg::mubi4_t), line:14:5, endln:14:12
      |vpiName:pkg::mubi4_t
    |vpiTypedefAlias:
    \_RefTypespec: (pkg::mubi4_t), line:11:11, endln:14:4
      |vpiParent:
      \_TypedefTypespec: (pkg::mubi4_t), line:14:5, endln:14:12
      |vpiFullName:pkg::mubi4_t
      |vpiActual:
      \_EnumTypespec: , line:11:11, endln:14:12
  |vpiTypedef:
  \_EnumTypespec: , line:15:11, endln:20:24
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:6:1, endln:33:11
    |vpiBaseTypespec:
    \_RefTypespec: (pkg), line:15:16, endln:15:27
      |vpiParent:
      \_EnumTypespec: , line:15:11, endln:20:24
      |vpiFullName:pkg
      |vpiActual:
      \_LogicTypespec: , line:15:16, endln:15:21
    |vpiEnumConst:
    \_EnumConst: (PhaseSeed), line:16:5, endln:16:14
      |vpiParent:
      \_EnumTypespec: , line:15:11, endln:20:24
      |vpiName:PhaseSeed
      |INT:0
      |vpiDecompile:0
      |vpiSize:2
    |vpiEnumConst:
    \_EnumConst: (PhaseRma), line:17:5, endln:17:13
      |vpiParent:
      \_EnumTypespec: , line:15:11, endln:20:24
      |vpiName:PhaseRma
      |INT:1
      |vpiDecompile:1
      |vpiSize:2
    |vpiEnumConst:
    \_EnumConst: (PhaseNone), line:18:5, endln:18:14
      |vpiParent:
      \_EnumTypespec: , line:15:11, endln:20:24
      |vpiName:PhaseNone
      |INT:2
      |vpiDecompile:2
      |vpiSize:2
    |vpiEnumConst:
    \_EnumConst: (PhaseInvalid), line:19:5, endln:19:17
      |vpiParent:
      \_EnumTypespec: , line:15:11, endln:20:24
      |vpiName:PhaseInvalid
      |INT:3
      |vpiDecompile:3
      |vpiSize:2
  |vpiTypedef:
  \_LogicTypespec: , line:15:16, endln:15:21
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:6:1, endln:33:11
    |vpiRange:
    \_Range: , line:15:22, endln:15:27
      |vpiParent:
      \_LogicTypespec: , line:15:16, endln:15:21
      |vpiLeftRange:
      \_Constant: , line:15:23, endln:15:24
        |vpiParent:
        \_Range: , line:15:22, endln:15:27
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:15:25, endln:15:26
        |vpiParent:
        \_Range: , line:15:22, endln:15:27
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_TypedefTypespec: (pkg::flash_lcmgr_phase_e), line:20:5, endln:20:24
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:6:1, endln:33:11
    |vpiName:
    \_Identifier: (pkg::flash_lcmgr_phase_e)
      |vpiParent:
      \_TypedefTypespec: (pkg::flash_lcmgr_phase_e), line:20:5, endln:20:24
      |vpiName:pkg::flash_lcmgr_phase_e
    |vpiTypedefAlias:
    \_RefTypespec: (pkg::flash_lcmgr_phase_e), line:15:11, endln:20:4
      |vpiParent:
      \_TypedefTypespec: (pkg::flash_lcmgr_phase_e), line:20:5, endln:20:24
      |vpiFullName:pkg::flash_lcmgr_phase_e
      |vpiActual:
      \_EnumTypespec: , line:15:11, endln:20:24
  |vpiTypedef:
  \_TypedefTypespec: (pkg::mp_region_cfg_t), line:23:5, endln:23:20
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:6:1, endln:33:11
    |vpiName:
    \_Identifier: (pkg::mp_region_cfg_t)
      |vpiParent:
      \_TypedefTypespec: (pkg::mp_region_cfg_t), line:23:5, endln:23:20
      |vpiName:pkg::mp_region_cfg_t
    |vpiTypedefAlias:
    \_RefTypespec: (pkg::mp_region_cfg_t), line:21:11, endln:23:4
      |vpiParent:
      \_TypedefTypespec: (pkg::mp_region_cfg_t), line:23:5, endln:23:20
      |vpiFullName:pkg::mp_region_cfg_t
      |vpiActual:
      \_StructTypespec: , line:21:11, endln:23:4
  |vpiTypedef:
  \_StructTypespec: , line:21:11, endln:23:4
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:6:1, endln:33:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (en), line:22:13, endln:22:15
      |vpiParent:
      \_StructTypespec: , line:21:11, endln:23:4
      |vpiName:en
      |vpiTypespec:
      \_RefTypespec: (pkg::en::mubi4_t), line:22:5, endln:22:12
        |vpiParent:
        \_TypespecMember: (en), line:22:13, endln:22:15
        |vpiName:mubi4_t
        |vpiFullName:pkg::en::mubi4_t
        |vpiActual:
        \_TypedefTypespec: (pkg::mubi4_t), line:14:5, endln:14:12
  |vpiTypedef:
  \_TypedefTypespec: (pkg::data_region_attr_t), line:27:5, endln:27:23
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:6:1, endln:33:11
    |vpiName:
    \_Identifier: (pkg::data_region_attr_t)
      |vpiParent:
      \_TypedefTypespec: (pkg::data_region_attr_t), line:27:5, endln:27:23
      |vpiName:pkg::data_region_attr_t
    |vpiTypedefAlias:
    \_RefTypespec: (pkg::data_region_attr_t), line:24:11, endln:27:4
      |vpiParent:
      \_TypedefTypespec: (pkg::data_region_attr_t), line:27:5, endln:27:23
      |vpiFullName:pkg::data_region_attr_t
      |vpiActual:
      \_StructTypespec: , line:24:11, endln:27:4
  |vpiTypedef:
  \_StructTypespec: , line:24:11, endln:27:4
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:6:1, endln:33:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (phase), line:25:27, endln:25:32
      |vpiParent:
      \_StructTypespec: , line:24:11, endln:27:4
      |vpiName:phase
      |vpiTypespec:
      \_RefTypespec: (pkg::phase::flash_lcmgr_phase_e), line:25:5, endln:25:24
        |vpiParent:
        \_TypespecMember: (phase), line:25:27, endln:25:32
        |vpiName:flash_lcmgr_phase_e
        |vpiFullName:pkg::phase::flash_lcmgr_phase_e
        |vpiActual:
        \_TypedefTypespec: (pkg::flash_lcmgr_phase_e), line:20:5, endln:20:24
    |vpiTypespecMember:
    \_TypespecMember: (cfg), line:26:21, endln:26:24
      |vpiParent:
      \_StructTypespec: , line:24:11, endln:27:4
      |vpiName:cfg
      |vpiTypespec:
      \_RefTypespec: (pkg::cfg::mp_region_cfg_t), line:26:5, endln:26:20
        |vpiParent:
        \_TypespecMember: (cfg), line:26:21, endln:26:24
        |vpiName:mp_region_cfg_t
        |vpiFullName:pkg::cfg::mp_region_cfg_t
        |vpiActual:
        \_TypedefTypespec: (pkg::mp_region_cfg_t), line:23:5, endln:23:20
  |vpiTypedef:
  \_StringTypespec: , line:29:8, endln:29:13
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:6:1, endln:33:11
  |vpiImportTypespec:
  \_IntTypespec: , line:7:13, endln:7:25
  |vpiImportTypespec:
  \_IntTypespec: , line:9:13, endln:9:16
  |vpiImportTypespec:
  \_EnumTypespec: , line:11:11, endln:14:12
  |vpiImportTypespec:
  \_LogicTypespec: , line:11:16, endln:11:21
  |vpiImportTypespec:
  \_TypedefTypespec: (pkg::mubi4_t), line:14:5, endln:14:12
  |vpiImportTypespec:
  \_EnumTypespec: , line:15:11, endln:20:24
  |vpiImportTypespec:
  \_LogicTypespec: , line:15:16, endln:15:21
  |vpiImportTypespec:
  \_TypedefTypespec: (pkg::flash_lcmgr_phase_e), line:20:5, endln:20:24
  |vpiImportTypespec:
  \_TypedefTypespec: (pkg::mp_region_cfg_t), line:23:5, endln:23:20
  |vpiImportTypespec:
  \_StructTypespec: , line:21:11, endln:23:4
  |vpiImportTypespec:
  \_TypedefTypespec: (pkg::data_region_attr_t), line:27:5, endln:27:23
  |vpiImportTypespec:
  \_StructTypespec: , line:24:11, endln:27:4
  |vpiImportTypespec:
  \_StringTypespec: , line:29:8, endln:29:13
  |vpiDefName:pkg
|vpiAllModules:
\_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:35:1, endln:39:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@foo)
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:35:1, endln:39:10
    |vpiName:work@foo
  |vpiTypedef:
  \_ImportTypespec: (pkg), line:36:8, endln:36:14
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:35:1, endln:39:10
    |vpiName:
    \_Identifier: (pkg)
      |vpiParent:
      \_ImportTypespec: (pkg), line:36:8, endln:36:14
      |vpiName:pkg
    |vpiImportTypespecItem:
    \_Constant: , line:36:8, endln:36:14
      |vpiParent:
      \_ImportTypespec: (pkg), line:36:8, endln:36:14
      |vpiDecompile:*
      |vpiSize:8
      |STRING:*
      |vpiConstType:8
  |vpiImportTypespec:
  \_ImportTypespec: (pkg), line:36:8, endln:36:14
  |vpiImportTypespec:
  \_StructNet: (work@foo.DATA_REG), line:38:28, endln:38:36
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:35:1, endln:39:10
    |vpiTypespec:
    \_RefTypespec: (work@foo.DATA_REG.pkg::data_region_attr_t), line:38:9, endln:38:27
      |vpiParent:
      \_StructNet: (work@foo.DATA_REG), line:38:28, endln:38:36
      |vpiName:pkg::data_region_attr_t
      |vpiFullName:work@foo.DATA_REG.pkg::data_region_attr_t
      |vpiActual:
      \_TypedefTypespec: (pkg::data_region_attr_t), line:27:5, endln:27:23
    |vpiName:DATA_REG
    |vpiFullName:work@foo.DATA_REG
  |vpiDefName:work@foo
  |vpiNet:
  \_StructNet: (work@foo.DATA_REG), line:38:28, endln:38:36
  |vpiPort:
  \_Port: (DATA_REG), line:38:28, endln:38:36
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:35:1, endln:39:10
    |vpiName:DATA_REG
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@foo.DATA_REG.pkg::data_region_attr_t), line:38:9, endln:38:27
      |vpiParent:
      \_Port: (DATA_REG), line:38:28, endln:38:36
      |vpiName:pkg::data_region_attr_t
      |vpiFullName:work@foo.DATA_REG.pkg::data_region_attr_t
      |vpiActual:
      \_TypedefTypespec: (pkg::data_region_attr_t), line:27:5, endln:27:23
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:40:1, endln:44:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:40:1, endln:44:10
    |vpiName:work@top
  |vpiTypedef:
  \_ImportTypespec: (pkg), line:41:8, endln:41:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:40:1, endln:44:10
    |vpiName:
    \_Identifier: (pkg)
      |vpiParent:
      \_ImportTypespec: (pkg), line:41:8, endln:41:14
      |vpiName:pkg
    |vpiImportTypespecItem:
    \_Constant: , line:41:8, endln:41:14
      |vpiParent:
      \_ImportTypespec: (pkg), line:41:8, endln:41:14
      |vpiDecompile:*
      |vpiSize:8
      |STRING:*
      |vpiConstType:8
  |vpiTypedef:
  \_ModuleTypespec: (foo)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:foo
    |vpiModule:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:35:1, endln:39:10
  |vpiImportTypespec:
  \_ImportTypespec: (pkg), line:41:8, endln:41:14
  |vpiDefName:work@top
  |vpiRefModule:
  \_RefModule: work@foo (f), line:42:1, endln:42:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:40:1, endln:44:10
    |vpiName:f
    |vpiDefName:work@foo
    |vpiActual:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:35:1, endln:39:10
    |vpiPort:
    \_Port: (DATA_REG), line:42:8, endln:42:16
      |vpiParent:
      \_RefModule: work@foo (f), line:42:1, endln:42:4
      |vpiName:DATA_REG
      |vpiHighConn:
      \_RefObj: (work@top.f.DATA_REG.HwDataAttr), line:42:17, endln:42:27
        |vpiParent:
        \_Port: (DATA_REG), line:42:8, endln:42:16
        |vpiName:HwDataAttr
        |vpiFullName:work@top.f.DATA_REG.HwDataAttr
        |vpiActual:
        \_Parameter: (pkg::HwDataAttr), line:28:32, endln:31:4
|vpiTypedef:
\_ModuleTypespec: (foo)
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AssignmentPatternInAssignmentPattern/dut.sv, line:40:1, endln:44:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
