Hari Ananthan , Aditya Bansal , Kaushik Roy, FinFET SRAM " Device and Circuit Design Considerations, Proceedings of the 5th International Symposium on Quality Electronic Design, p.511-516, March 22-24, 2004
Balasubramanian, S. 2006. Nanoscale thin-body MOSFET design and applications. Ph.D. thesis, University of California, Berkeley, CA.
Ajay N. Bhoj , Niraj K. Jha, Pragmatic design of gated-diode FinFET DRAMs, Proceedings of the 2009 IEEE international conference on Computer design, October 04-07, 2009, Lake Tahoe, California, USA
Tamer Cakici , Keejong Kim , Kaushik Roy, FinFET Based SRAM Design for Low Standby Power Applications, Proceedings of the 8th International Symposium on Quality Electronic Design, p.127-132, March 26-28, 2007[doi>10.1109/ISQED.2007.76]
Chang, M., Huang, P., and Hwang, W. 2007. A 65mm low power 2TID embedded DRAM with leakage current reduction. In Proceedings of the International SOC Conference. IEEE.
Choi, Y., King, T., and Hu, C. 2002. Nanoscale CMOS spacer FinFET for terabit era. IEEE Electron Dev. Lett. 23, 1, 25--28.
Chowdhury, M. and Fossum, J. 2006. Physical insights into electron mobility in contemporary FinFETs. IEEE Electron Dev. Lett. 27, 6, 482--486.
Chowdhury, M., Trivedi, V., Fossum, J., and Mathew, L. 2007. Carrier mobility/transport in undoped UTB DG FinFETs. IEEE Trans. Electron Dev. 54, 5, 1125--1132.
Fossum, J., Ge, L., Chiang, M., Trivedi, V., Chowdhury, M., Mathew, L., Workman, G., and Nguyen, B. 2004. A process/physics-based compact model for nonclassical CMOS device and circuit design. Solid State Electron. 48, 919--926.
Zheng Guo , Sriram Balasubramanian , Radu Zlatanovici , Tsu-Jae King , Borivoje Nikolić, FinFET-based SRAM design, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077607]
Ha, D., Shin, D., Koh, G., Lee, J., Lee, S., Ahn, Y., Jeong, H., Chung, T., and Kim, K. 2000. A cost effective embedded DRAM integration for high density memory and performance logic using 0.15 μ m technology node and beyond. IEEE Trans. Electron Dev. 47, 7, 1499--1506.
Ha, D., Takeuchi, H., Choi, Y., King, T., Bai, W., Kwong, D., Agarwal, A., and Ameen, M. 2004. Molybdenum gate HfO<sub>2</sub> CMOS FinFET technology. In Proceedings of the International Electron Devices Meeting. IEEE.
Rajiv V. Joshi , Keunwoo Kim , Richard Q. Williams , Edward J. Nowak , Ching-Te Chuang, A High-Performance, Low Leakage, and Stable SRAM Row-Based Back-Gate Biasing Scheme in FinFET Technology, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.665-672, January 06-10, 2007[doi>10.1109/VLSID.2007.182]
Joshi, R., Williams, R., Nowak, E., Kim, K., Beintner, J., Ludwig, T., Aller, I., and Chuang, C. 2004. FinFET SRAM for high-performance low power applications. In Proceedings of the European Solid-State Device Research Conference. IEEE.
Kedzierski, J. Nowak, E., et al. Metal gate FinFET and fully depleted SOI devices using total gate silicidation. In Proceedings of the International Electron Devices Meeting. IEEE.
Xiaoyao Liang , Ramon Canal , Gu-Yeon Wei , David Brooks, Process Variation Tolerant 3T1D-Based Cache Architectures, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.15-26, December 01-05, 2007[doi>10.1109/MICRO.2007.33]
Lim, H. and Fossum, J. 1983. Threshold voltage of thin-film silicon-on-insulator (SOI) MOSFETs. IEEE Trans. Electron Dev. 30, 10, 1244--1252.
Luk, W. and Dennard, R. 2005a. Gated-diode amplifiers. IEEE Trans. Circ. Sys. Exper. Briefs 52, 5, 226--270.
Luk, W. and Dennard, R. 2005b. A novel dynamic memory cell with internal voltage gain. IEEE J. Solid State Circ. 40, 4, 884--894.
Luk, W., Jin, C., Dennard, R., Immediato, M., and Kosonocky, S. 2006. A 3-transistor DRAM cell with gated diode for enhanced speed and retention time. In Proceedings of the International Symposium on VLSI Circuits. IEEE.
Maszara, W. P., Krivokapic, Z., King, P., Goo, J., and Lin, M. 2002. Transistors with dual workfunction metal gates by single full silicidation (FUSI) of polysilicon gates. In Proceedings of the International Electron Devices Meeting. IEEE.
Matsukawa, T., O'uchi, S., Endo, K., Ishikawa, Y., Yamauchi, H., Liu, Y., Tsukada, J., Sakamoto. K., and Masahara, M. 2009. Comprehensive analysis of variability sources of FinFET characteristics. In Proceedings of the International Conference on VLSI Technology. IEEE.
Ranade, P. 2002. Tunable workfunction molybdenum gate technology for FDSOI-CMOS. In Proceedings of the International Electron Devices Meeting. IEEE.
Amith Singhee , Rob A. Rutenbar, From Finance to Flip Flops: A Study of Fast Quasi-Monte Carlo Methods from Computational Finance Applied to Statistical Circuit Analysis, Proceedings of the 8th International Symposium on Quality Electronic Design, p.685-692, March 26-28, 2007[doi>10.1109/ISQED.2007.79]
Trivedi, V., Fossum, J., and Chowdhury, M. 2005. Nanoscale FinFETs with gate-source/drain underlap. IEEE Trans. Electron Dev. 52, 1, 56--53.
Xiong, S. and Bokor, J. 2003. Sensitivity of double gate and FinFET devices to process variations. IEEE Trans. Electron Dev. 50, 11, 2255--2261.
Zhang, W., Fossum, J., Matthew, T., and Du, Y. 2005. Physical insights regarding design and performance of independent-gate FinFETs. IEEE Trans. Electron Dev. 52, 10, 2198--2207.
