
STM32F4_Discovery_mbed.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000035d4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000794  08003764  08003764  00013764  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000008  08003ef8  08003ef8  00013ef8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003f00  08003f00  00013f00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000068  20000000  08003f04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
  7 .bss          00000330  20000068  20000068  00020068  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000398  20000398  00020068  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 10 .debug_info   00014d95  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000366c  00000000  00000000  00034e2d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001010  00000000  00000000  000384a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000e40  00000000  00000000  000394b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00009592  00000000  00000000  0003a2f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00005335  00000000  00000000  00043882  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  00048bb7  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000042e8  00000000  00000000  00048c38  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      00000076  00000000  00000000  0004cf20  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800374c 	.word	0x0800374c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	0800374c 	.word	0x0800374c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <gpio_read>:
        *obj->reg_set_clr = obj->mask << 16;
    }
}

static inline int gpio_read(gpio_t *obj)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b082      	sub	sp, #8
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
    MBED_ASSERT(obj->pin != (PinName)NC);
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800027e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000282:	d104      	bne.n	800028e <gpio_read+0x1e>
 8000284:	223e      	movs	r2, #62	; 0x3e
 8000286:	4909      	ldr	r1, [pc, #36]	; (80002ac <gpio_read+0x3c>)
 8000288:	4809      	ldr	r0, [pc, #36]	; (80002b0 <gpio_read+0x40>)
 800028a:	f000 f8bb 	bl	8000404 <mbed_assert_internal>
    return ((*obj->reg_in & obj->mask) ? 1 : 0);
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	689b      	ldr	r3, [r3, #8]
 8000292:	681a      	ldr	r2, [r3, #0]
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	685b      	ldr	r3, [r3, #4]
 8000298:	4013      	ands	r3, r2
 800029a:	2b00      	cmp	r3, #0
 800029c:	d001      	beq.n	80002a2 <gpio_read+0x32>
 800029e:	2301      	movs	r3, #1
 80002a0:	e000      	b.n	80002a4 <gpio_read+0x34>
 80002a2:	2300      	movs	r3, #0
}
 80002a4:	4618      	mov	r0, r3
 80002a6:	3708      	adds	r7, #8
 80002a8:	46bd      	mov	sp, r7
 80002aa:	bd80      	pop	{r7, pc}
 80002ac:	08003764 	.word	0x08003764
 80002b0:	080037f4 	.word	0x080037f4

080002b4 <_ZN4mbed9DigitalInC1E7PinName>:
public:
    /** Create a DigitalIn connected to the specified pin
     *
     *  @param pin DigitalIn pin to connect to
     */
    DigitalIn(PinName pin) : gpio() {
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b082      	sub	sp, #8
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]
 80002bc:	460b      	mov	r3, r1
 80002be:	807b      	strh	r3, [r7, #2]
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	461a      	mov	r2, r3
 80002c4:	2300      	movs	r3, #0
 80002c6:	6013      	str	r3, [r2, #0]
 80002c8:	6053      	str	r3, [r2, #4]
 80002ca:	6093      	str	r3, [r2, #8]
 80002cc:	60d3      	str	r3, [r2, #12]
        // No lock needed in the constructor
        gpio_init_in(&gpio, pin);
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80002d4:	4611      	mov	r1, r2
 80002d6:	4618      	mov	r0, r3
 80002d8:	f000 fa28 	bl	800072c <gpio_init_in>
    }
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	4618      	mov	r0, r3
 80002e0:	3708      	adds	r7, #8
 80002e2:	46bd      	mov	sp, r7
 80002e4:	bd80      	pop	{r7, pc}
 80002e6:	bf00      	nop

080002e8 <_ZN4mbed9DigitalIn4readEv>:
     *
     *  @returns
     *    An integer representing the state of the input pin,
     *    0 for logical 0, 1 for logical 1
     */
    int read() {
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b082      	sub	sp, #8
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
        // Thread safe / atomic HAL call
        return gpio_read(&gpio);
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	4618      	mov	r0, r3
 80002f4:	f7ff ffbc 	bl	8000270 <gpio_read>
 80002f8:	4603      	mov	r3, r0
    }
 80002fa:	4618      	mov	r0, r3
 80002fc:	3708      	adds	r7, #8
 80002fe:	46bd      	mov	sp, r7
 8000300:	bd80      	pop	{r7, pc}
 8000302:	bf00      	nop

08000304 <gpio_write>:
    __IO uint32_t *reg_in;
    __IO uint32_t *reg_set_clr;
} gpio_t;

static inline void gpio_write(gpio_t *obj, int value)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b082      	sub	sp, #8
 8000308:	af00      	add	r7, sp, #0
 800030a:	6078      	str	r0, [r7, #4]
 800030c:	6039      	str	r1, [r7, #0]
    MBED_ASSERT(obj->pin != (PinName)NC);
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000318:	d104      	bne.n	8000324 <gpio_write+0x20>
 800031a:	2234      	movs	r2, #52	; 0x34
 800031c:	490b      	ldr	r1, [pc, #44]	; (800034c <gpio_write+0x48>)
 800031e:	480c      	ldr	r0, [pc, #48]	; (8000350 <gpio_write+0x4c>)
 8000320:	f000 f870 	bl	8000404 <mbed_assert_internal>
    if (value) {
 8000324:	683b      	ldr	r3, [r7, #0]
 8000326:	2b00      	cmp	r3, #0
 8000328:	d005      	beq.n	8000336 <gpio_write+0x32>
        *obj->reg_set_clr = obj->mask;
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	68db      	ldr	r3, [r3, #12]
 800032e:	687a      	ldr	r2, [r7, #4]
 8000330:	6852      	ldr	r2, [r2, #4]
 8000332:	601a      	str	r2, [r3, #0]
    } else {
        *obj->reg_set_clr = obj->mask << 16;
    }
}
 8000334:	e005      	b.n	8000342 <gpio_write+0x3e>
{
    MBED_ASSERT(obj->pin != (PinName)NC);
    if (value) {
        *obj->reg_set_clr = obj->mask;
    } else {
        *obj->reg_set_clr = obj->mask << 16;
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	68db      	ldr	r3, [r3, #12]
 800033a:	687a      	ldr	r2, [r7, #4]
 800033c:	6852      	ldr	r2, [r2, #4]
 800033e:	0412      	lsls	r2, r2, #16
 8000340:	601a      	str	r2, [r3, #0]
    }
}
 8000342:	bf00      	nop
 8000344:	3708      	adds	r7, #8
 8000346:	46bd      	mov	sp, r7
 8000348:	bd80      	pop	{r7, pc}
 800034a:	bf00      	nop
 800034c:	08003854 	.word	0x08003854
 8000350:	080038e4 	.word	0x080038e4

08000354 <gpio_read>:

static inline int gpio_read(gpio_t *obj)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	b082      	sub	sp, #8
 8000358:	af00      	add	r7, sp, #0
 800035a:	6078      	str	r0, [r7, #4]
    MBED_ASSERT(obj->pin != (PinName)NC);
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000362:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000366:	d104      	bne.n	8000372 <gpio_read+0x1e>
 8000368:	223e      	movs	r2, #62	; 0x3e
 800036a:	4909      	ldr	r1, [pc, #36]	; (8000390 <gpio_read+0x3c>)
 800036c:	4809      	ldr	r0, [pc, #36]	; (8000394 <gpio_read+0x40>)
 800036e:	f000 f849 	bl	8000404 <mbed_assert_internal>
    return ((*obj->reg_in & obj->mask) ? 1 : 0);
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	689b      	ldr	r3, [r3, #8]
 8000376:	681a      	ldr	r2, [r3, #0]
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	685b      	ldr	r3, [r3, #4]
 800037c:	4013      	ands	r3, r2
 800037e:	2b00      	cmp	r3, #0
 8000380:	d001      	beq.n	8000386 <gpio_read+0x32>
 8000382:	2301      	movs	r3, #1
 8000384:	e000      	b.n	8000388 <gpio_read+0x34>
 8000386:	2300      	movs	r3, #0
}
 8000388:	4618      	mov	r0, r3
 800038a:	3708      	adds	r7, #8
 800038c:	46bd      	mov	sp, r7
 800038e:	bd80      	pop	{r7, pc}
 8000390:	08003854 	.word	0x08003854
 8000394:	080038e4 	.word	0x080038e4

08000398 <_ZN4mbed10DigitalOutC1E7PinName>:
public:
    /** Create a DigitalOut connected to the specified pin
     *
     *  @param pin DigitalOut pin to connect to
     */
    DigitalOut(PinName pin) : gpio() {
 8000398:	b580      	push	{r7, lr}
 800039a:	b082      	sub	sp, #8
 800039c:	af00      	add	r7, sp, #0
 800039e:	6078      	str	r0, [r7, #4]
 80003a0:	460b      	mov	r3, r1
 80003a2:	807b      	strh	r3, [r7, #2]
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	461a      	mov	r2, r3
 80003a8:	2300      	movs	r3, #0
 80003aa:	6013      	str	r3, [r2, #0]
 80003ac:	6053      	str	r3, [r2, #4]
 80003ae:	6093      	str	r3, [r2, #8]
 80003b0:	60d3      	str	r3, [r2, #12]
        // No lock needed in the constructor
        gpio_init_out(&gpio, pin);
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80003b8:	4611      	mov	r1, r2
 80003ba:	4618      	mov	r0, r3
 80003bc:	f000 f9dc 	bl	8000778 <gpio_init_out>
    }
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	4618      	mov	r0, r3
 80003c4:	3708      	adds	r7, #8
 80003c6:	46bd      	mov	sp, r7
 80003c8:	bd80      	pop	{r7, pc}
 80003ca:	bf00      	nop

080003cc <_ZN4mbed10DigitalOut5writeEi>:
    /** Set the output, specified as 0 or 1 (int)
     *
     *  @param value An integer specifying the pin output value,
     *      0 for logical 0, 1 (or any other non-zero value) for logical 1
     */
    void write(int value) {
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b082      	sub	sp, #8
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	6078      	str	r0, [r7, #4]
 80003d4:	6039      	str	r1, [r7, #0]
        // Thread safe / atomic HAL call
        gpio_write(&gpio, value);
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	6839      	ldr	r1, [r7, #0]
 80003da:	4618      	mov	r0, r3
 80003dc:	f7ff ff92 	bl	8000304 <gpio_write>
    }
 80003e0:	bf00      	nop
 80003e2:	3708      	adds	r7, #8
 80003e4:	46bd      	mov	sp, r7
 80003e6:	bd80      	pop	{r7, pc}

080003e8 <_ZN4mbed10DigitalOut4readEv>:
     *
     *  @returns
     *    an integer representing the output setting of the pin,
     *    0 for logical 0, 1 for logical 1
     */
    int read() {
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b082      	sub	sp, #8
 80003ec:	af00      	add	r7, sp, #0
 80003ee:	6078      	str	r0, [r7, #4]
        // Thread safe / atomic HAL call
        return gpio_read(&gpio);
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	4618      	mov	r0, r3
 80003f4:	f7ff ffae 	bl	8000354 <gpio_read>
 80003f8:	4603      	mov	r3, r0
    }
 80003fa:	4618      	mov	r0, r3
 80003fc:	3708      	adds	r7, #8
 80003fe:	46bd      	mov	sp, r7
 8000400:	bd80      	pop	{r7, pc}
 8000402:	bf00      	nop

08000404 <mbed_assert_internal>:

#include "mbed_interface.h"
#include "critical.h"

void mbed_assert_internal(const char *expr, const char *file, int line)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b084      	sub	sp, #16
 8000408:	af00      	add	r7, sp, #0
 800040a:	60f8      	str	r0, [r7, #12]
 800040c:	60b9      	str	r1, [r7, #8]
 800040e:	607a      	str	r2, [r7, #4]
    core_util_critical_section_enter();
 8000410:	f000 f8b8 	bl	8000584 <core_util_critical_section_enter>
    mbed_error_printf("mbed assertation failed: %s, file: %s, line %d \n", expr, file, line);
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	68ba      	ldr	r2, [r7, #8]
 8000418:	68f9      	ldr	r1, [r7, #12]
 800041a:	4804      	ldr	r0, [pc, #16]	; (800042c <mbed_assert_internal+0x28>)
 800041c:	f000 f84c 	bl	80004b8 <mbed_error_printf>
    mbed_die();
 8000420:	f000 f82e 	bl	8000480 <mbed_die>
}
 8000424:	bf00      	nop
 8000426:	3710      	adds	r7, #16
 8000428:	46bd      	mov	sp, r7
 800042a:	bd80      	pop	{r7, pc}
 800042c:	08003944 	.word	0x08003944

08000430 <gpio_write>:
    __IO uint32_t *reg_in;
    __IO uint32_t *reg_set_clr;
} gpio_t;

static inline void gpio_write(gpio_t *obj, int value)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b082      	sub	sp, #8
 8000434:	af00      	add	r7, sp, #0
 8000436:	6078      	str	r0, [r7, #4]
 8000438:	6039      	str	r1, [r7, #0]
    MBED_ASSERT(obj->pin != (PinName)NC);
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000444:	d104      	bne.n	8000450 <gpio_write+0x20>
 8000446:	2234      	movs	r2, #52	; 0x34
 8000448:	490b      	ldr	r1, [pc, #44]	; (8000478 <gpio_write+0x48>)
 800044a:	480c      	ldr	r0, [pc, #48]	; (800047c <gpio_write+0x4c>)
 800044c:	f7ff ffda 	bl	8000404 <mbed_assert_internal>
    if (value) {
 8000450:	683b      	ldr	r3, [r7, #0]
 8000452:	2b00      	cmp	r3, #0
 8000454:	d005      	beq.n	8000462 <gpio_write+0x32>
        *obj->reg_set_clr = obj->mask;
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	68db      	ldr	r3, [r3, #12]
 800045a:	687a      	ldr	r2, [r7, #4]
 800045c:	6852      	ldr	r2, [r2, #4]
 800045e:	601a      	str	r2, [r3, #0]
    } else {
        *obj->reg_set_clr = obj->mask << 16;
    }
}
 8000460:	e005      	b.n	800046e <gpio_write+0x3e>
{
    MBED_ASSERT(obj->pin != (PinName)NC);
    if (value) {
        *obj->reg_set_clr = obj->mask;
    } else {
        *obj->reg_set_clr = obj->mask << 16;
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	68db      	ldr	r3, [r3, #12]
 8000466:	687a      	ldr	r2, [r7, #4]
 8000468:	6852      	ldr	r2, [r2, #4]
 800046a:	0412      	lsls	r2, r2, #16
 800046c:	601a      	str	r2, [r3, #0]
    }
}
 800046e:	bf00      	nop
 8000470:	3708      	adds	r7, #8
 8000472:	46bd      	mov	sp, r7
 8000474:	bd80      	pop	{r7, pc}
 8000476:	bf00      	nop
 8000478:	08003978 	.word	0x08003978
 800047c:	08003a08 	.word	0x08003a08

08000480 <mbed_die>:
#if DEVICE_SERIAL
extern int stdio_uart_inited;
extern serial_t stdio_uart;
#endif

WEAK void mbed_die(void) {
 8000480:	b580      	push	{r7, lr}
 8000482:	b084      	sub	sp, #16
 8000484:	af00      	add	r7, sp, #0
#if !defined (NRF51_H) && !defined(TARGET_EFM32)
    core_util_critical_section_enter();
 8000486:	f000 f87d 	bl	8000584 <core_util_critical_section_enter>
#endif
#if   (DEVICE_ERROR_RED == 1)
    gpio_t led_red; gpio_init_out(&led_red, LED_RED);
 800048a:	463b      	mov	r3, r7
 800048c:	213d      	movs	r1, #61	; 0x3d
 800048e:	4618      	mov	r0, r3
 8000490:	f000 f972 	bl	8000778 <gpio_init_out>
    gpio_t led_4; gpio_init_out(&led_4, LED4);
#endif

    while (1) {
#if   (DEVICE_ERROR_RED == 1)
        gpio_write(&led_red, 1);
 8000494:	463b      	mov	r3, r7
 8000496:	2101      	movs	r1, #1
 8000498:	4618      	mov	r0, r3
 800049a:	f7ff ffc9 	bl	8000430 <gpio_write>
        gpio_write(&led_2, 0);
        gpio_write(&led_3, 0);
        gpio_write(&led_4, 1);
#endif

        wait_ms(150);
 800049e:	2096      	movs	r0, #150	; 0x96
 80004a0:	f000 fa7a 	bl	8000998 <wait_ms>

#if   (DEVICE_ERROR_RED == 1)
        gpio_write(&led_red, 0);
 80004a4:	463b      	mov	r3, r7
 80004a6:	2100      	movs	r1, #0
 80004a8:	4618      	mov	r0, r3
 80004aa:	f7ff ffc1 	bl	8000430 <gpio_write>
        gpio_write(&led_2, 1);
        gpio_write(&led_3, 1);
        gpio_write(&led_4, 0);
#endif

        wait_ms(150);
 80004ae:	2096      	movs	r0, #150	; 0x96
 80004b0:	f000 fa72 	bl	8000998 <wait_ms>
    }
 80004b4:	e7ee      	b.n	8000494 <mbed_die+0x14>
 80004b6:	bf00      	nop

080004b8 <mbed_error_printf>:
}

void mbed_error_printf(const char* format, ...) {
 80004b8:	b40f      	push	{r0, r1, r2, r3}
 80004ba:	b580      	push	{r7, lr}
 80004bc:	b082      	sub	sp, #8
 80004be:	af00      	add	r7, sp, #0
    va_list arg;
    va_start(arg, format);
 80004c0:	f107 0314 	add.w	r3, r7, #20
 80004c4:	607b      	str	r3, [r7, #4]
    mbed_error_vfprintf(format, arg);
 80004c6:	6879      	ldr	r1, [r7, #4]
 80004c8:	6938      	ldr	r0, [r7, #16]
 80004ca:	f000 f807 	bl	80004dc <mbed_error_vfprintf>
    va_end(arg);
}
 80004ce:	bf00      	nop
 80004d0:	3708      	adds	r7, #8
 80004d2:	46bd      	mov	sp, r7
 80004d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80004d8:	b004      	add	sp, #16
 80004da:	4770      	bx	lr

080004dc <mbed_error_vfprintf>:

void mbed_error_vfprintf(const char * format, va_list arg) {
 80004dc:	b580      	push	{r7, lr}
 80004de:	b0a4      	sub	sp, #144	; 0x90
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
 80004e4:	6039      	str	r1, [r7, #0]
#if DEVICE_SERIAL
    core_util_critical_section_enter();
 80004e6:	f000 f84d 	bl	8000584 <core_util_critical_section_enter>
    char buffer[128];
    int size = vsprintf(buffer, format, arg);
 80004ea:	f107 0308 	add.w	r3, r7, #8
 80004ee:	683a      	ldr	r2, [r7, #0]
 80004f0:	6879      	ldr	r1, [r7, #4]
 80004f2:	4618      	mov	r0, r3
 80004f4:	f002 ff7a 	bl	80033ec <vsiprintf>
 80004f8:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
    if (size > 0) {
 80004fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000500:	2b00      	cmp	r3, #0
 8000502:	dd21      	ble.n	8000548 <mbed_error_vfprintf+0x6c>
        if (!stdio_uart_inited) {
 8000504:	4b13      	ldr	r3, [pc, #76]	; (8000554 <mbed_error_vfprintf+0x78>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	2b00      	cmp	r3, #0
 800050a:	d104      	bne.n	8000516 <mbed_error_vfprintf+0x3a>
        serial_init(&stdio_uart, STDIO_UART_TX, STDIO_UART_RX);
 800050c:	2203      	movs	r2, #3
 800050e:	2102      	movs	r1, #2
 8000510:	4811      	ldr	r0, [pc, #68]	; (8000558 <mbed_error_vfprintf+0x7c>)
 8000512:	f002 f99d 	bl	8002850 <serial_init>
        }
        for (int i = 0; i < size; i++) {
 8000516:	2300      	movs	r3, #0
 8000518:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800051c:	e00e      	b.n	800053c <mbed_error_vfprintf+0x60>
            serial_putc(&stdio_uart, buffer[i]);
 800051e:	f107 0208 	add.w	r2, r7, #8
 8000522:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000526:	4413      	add	r3, r2
 8000528:	781b      	ldrb	r3, [r3, #0]
 800052a:	4619      	mov	r1, r3
 800052c:	480a      	ldr	r0, [pc, #40]	; (8000558 <mbed_error_vfprintf+0x7c>)
 800052e:	f002 fae9 	bl	8002b04 <serial_putc>
    int size = vsprintf(buffer, format, arg);
    if (size > 0) {
        if (!stdio_uart_inited) {
        serial_init(&stdio_uart, STDIO_UART_TX, STDIO_UART_RX);
        }
        for (int i = 0; i < size; i++) {
 8000532:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000536:	3301      	adds	r3, #1
 8000538:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800053c:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8000540:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000544:	429a      	cmp	r2, r3
 8000546:	dbea      	blt.n	800051e <mbed_error_vfprintf+0x42>
            serial_putc(&stdio_uart, buffer[i]);
        }
    }
    core_util_critical_section_exit();
 8000548:	f000 f852 	bl	80005f0 <core_util_critical_section_exit>
#endif
}
 800054c:	bf00      	nop
 800054e:	3790      	adds	r7, #144	; 0x90
 8000550:	46bd      	mov	sp, r7
 8000552:	bd80      	pop	{r7, pc}
 8000554:	20000298 	.word	0x20000298
 8000558:	20000378 	.word	0x20000378

0800055c <core_util_are_interrupts_enabled>:

static volatile uint32_t interrupt_enable_counter = 0;
static volatile bool critical_interrupts_disabled = false;

bool core_util_are_interrupts_enabled(void)
{
 800055c:	b480      	push	{r7}
 800055e:	b083      	sub	sp, #12
 8000560:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8000562:	f3ef 8310 	mrs	r3, PRIMASK
 8000566:	607b      	str	r3, [r7, #4]
  return(result);
 8000568:	687b      	ldr	r3, [r7, #4]
#if defined(__CORTEX_A9)
    return ((__get_CPSR() & 0x80) == 0);
#else
    return ((__get_PRIMASK() & 0x1) == 0);
 800056a:	f003 0301 	and.w	r3, r3, #1
 800056e:	2b00      	cmp	r3, #0
 8000570:	bf0c      	ite	eq
 8000572:	2301      	moveq	r3, #1
 8000574:	2300      	movne	r3, #0
 8000576:	b2db      	uxtb	r3, r3
#endif
}
 8000578:	4618      	mov	r0, r3
 800057a:	370c      	adds	r7, #12
 800057c:	46bd      	mov	sp, r7
 800057e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000582:	4770      	bx	lr

08000584 <core_util_critical_section_enter>:

void core_util_critical_section_enter(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
    bool interrupts_disabled = !core_util_are_interrupts_enabled();
 800058a:	f7ff ffe7 	bl	800055c <core_util_are_interrupts_enabled>
 800058e:	4603      	mov	r3, r0
 8000590:	2b00      	cmp	r3, #0
 8000592:	bf14      	ite	ne
 8000594:	2301      	movne	r3, #1
 8000596:	2300      	moveq	r3, #0
 8000598:	b2db      	uxtb	r3, r3
 800059a:	f083 0301 	eor.w	r3, r3, #1
 800059e:	b2db      	uxtb	r3, r3
 80005a0:	71fb      	strb	r3, [r7, #7]
 80005a2:	79fb      	ldrb	r3, [r7, #7]
 80005a4:	f003 0301 	and.w	r3, r3, #1
 80005a8:	71fb      	strb	r3, [r7, #7]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005aa:	b672      	cpsid	i
    __disable_irq();

    /* Save the interrupt disabled state as it was prior to any nested critical section lock use */
    if (!interrupt_enable_counter) {
 80005ac:	4b0c      	ldr	r3, [pc, #48]	; (80005e0 <core_util_critical_section_enter+0x5c>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d102      	bne.n	80005ba <core_util_critical_section_enter+0x36>
        critical_interrupts_disabled = interrupts_disabled;
 80005b4:	4a0b      	ldr	r2, [pc, #44]	; (80005e4 <core_util_critical_section_enter+0x60>)
 80005b6:	79fb      	ldrb	r3, [r7, #7]
 80005b8:	7013      	strb	r3, [r2, #0]
    }

    /* If the interrupt_enable_counter overflows or we are in a nested critical section and interrupts
       are enabled, then something has gone badly wrong thus assert an error.
    */
    MBED_ASSERT(interrupt_enable_counter < UINT32_MAX);
 80005ba:	4b09      	ldr	r3, [pc, #36]	; (80005e0 <core_util_critical_section_enter+0x5c>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005c2:	d104      	bne.n	80005ce <core_util_critical_section_enter+0x4a>
 80005c4:	2232      	movs	r2, #50	; 0x32
 80005c6:	4908      	ldr	r1, [pc, #32]	; (80005e8 <core_util_critical_section_enter+0x64>)
 80005c8:	4808      	ldr	r0, [pc, #32]	; (80005ec <core_util_critical_section_enter+0x68>)
 80005ca:	f7ff ff1b 	bl	8000404 <mbed_assert_internal>
//    }
//#else
//#warning "core_util_critical_section_enter needs fixing to work from unprivileged code"
//#endif /* FEATURE_UVISOR */
//==================================
    interrupt_enable_counter++;
 80005ce:	4b04      	ldr	r3, [pc, #16]	; (80005e0 <core_util_critical_section_enter+0x5c>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	3301      	adds	r3, #1
 80005d4:	4a02      	ldr	r2, [pc, #8]	; (80005e0 <core_util_critical_section_enter+0x5c>)
 80005d6:	6013      	str	r3, [r2, #0]
}
 80005d8:	bf00      	nop
 80005da:	3708      	adds	r7, #8
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	20000084 	.word	0x20000084
 80005e4:	20000088 	.word	0x20000088
 80005e8:	08003a20 	.word	0x08003a20
 80005ec:	08003a44 	.word	0x08003a44

080005f0 <core_util_critical_section_exit>:

void core_util_critical_section_exit(void)
{
 80005f0:	b480      	push	{r7}
 80005f2:	af00      	add	r7, sp, #0
    /* If critical_section_enter has not previously been called, do nothing */
    if (interrupt_enable_counter) {
 80005f4:	4b0d      	ldr	r3, [pc, #52]	; (800062c <core_util_critical_section_exit+0x3c>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d011      	beq.n	8000620 <core_util_critical_section_exit+0x30>
//#else
//#warning "core_util_critical_section_exit needs fixing to work from unprivileged code"
//#endif /* FEATURE_UVISOR */
//==================================

        interrupt_enable_counter--;
 80005fc:	4b0b      	ldr	r3, [pc, #44]	; (800062c <core_util_critical_section_exit+0x3c>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	3b01      	subs	r3, #1
 8000602:	4a0a      	ldr	r2, [pc, #40]	; (800062c <core_util_critical_section_exit+0x3c>)
 8000604:	6013      	str	r3, [r2, #0]

        /* Only re-enable interrupts if we are exiting the last of the nested critical sections and
           interrupts were enabled on entry to the first critical section.
        */
        if (!interrupt_enable_counter && !critical_interrupts_disabled) {
 8000606:	4b09      	ldr	r3, [pc, #36]	; (800062c <core_util_critical_section_exit+0x3c>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	2b00      	cmp	r3, #0
 800060c:	d108      	bne.n	8000620 <core_util_critical_section_exit+0x30>
 800060e:	4b08      	ldr	r3, [pc, #32]	; (8000630 <core_util_critical_section_exit+0x40>)
 8000610:	781b      	ldrb	r3, [r3, #0]
 8000612:	b2db      	uxtb	r3, r3
 8000614:	f083 0301 	eor.w	r3, r3, #1
 8000618:	b2db      	uxtb	r3, r3
 800061a:	2b00      	cmp	r3, #0
 800061c:	d000      	beq.n	8000620 <core_util_critical_section_exit+0x30>
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800061e:	b662      	cpsie	i
            __enable_irq();
        }
    }
}
 8000620:	bf00      	nop
 8000622:	46bd      	mov	sp, r7
 8000624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop
 800062c:	20000084 	.word	0x20000084
 8000630:	20000088 	.word	0x20000088

08000634 <error>:
#include "mbed_interface.h"
#if DEVICE_STDIO_MESSAGES
#include <stdio.h>
#endif

WEAK void error(const char* format, ...) {
 8000634:	b40f      	push	{r0, r1, r2, r3}
 8000636:	b580      	push	{r7, lr}
 8000638:	b082      	sub	sp, #8
 800063a:	af00      	add	r7, sp, #0
#ifndef NDEBUG
    va_list arg;
    va_start(arg, format);
 800063c:	f107 0314 	add.w	r3, r7, #20
 8000640:	607b      	str	r3, [r7, #4]
    mbed_error_vfprintf(format, arg);
 8000642:	6879      	ldr	r1, [r7, #4]
 8000644:	6938      	ldr	r0, [r7, #16]
 8000646:	f7ff ff49 	bl	80004dc <mbed_error_vfprintf>
    va_end(arg);
#endif
    exit(1);
 800064a:	2001      	movs	r0, #1
 800064c:	f000 f9c8 	bl	80009e0 <exit>

08000650 <gpio_write>:
    __IO uint32_t *reg_in;
    __IO uint32_t *reg_set_clr;
} gpio_t;

static inline void gpio_write(gpio_t *obj, int value)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b082      	sub	sp, #8
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
 8000658:	6039      	str	r1, [r7, #0]
    MBED_ASSERT(obj->pin != (PinName)NC);
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000660:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000664:	d104      	bne.n	8000670 <gpio_write+0x20>
 8000666:	2234      	movs	r2, #52	; 0x34
 8000668:	490b      	ldr	r1, [pc, #44]	; (8000698 <gpio_write+0x48>)
 800066a:	480c      	ldr	r0, [pc, #48]	; (800069c <gpio_write+0x4c>)
 800066c:	f7ff feca 	bl	8000404 <mbed_assert_internal>
    if (value) {
 8000670:	683b      	ldr	r3, [r7, #0]
 8000672:	2b00      	cmp	r3, #0
 8000674:	d005      	beq.n	8000682 <gpio_write+0x32>
        *obj->reg_set_clr = obj->mask;
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	68db      	ldr	r3, [r3, #12]
 800067a:	687a      	ldr	r2, [r7, #4]
 800067c:	6852      	ldr	r2, [r2, #4]
 800067e:	601a      	str	r2, [r3, #0]
    } else {
        *obj->reg_set_clr = obj->mask << 16;
    }
}
 8000680:	e005      	b.n	800068e <gpio_write+0x3e>
{
    MBED_ASSERT(obj->pin != (PinName)NC);
    if (value) {
        *obj->reg_set_clr = obj->mask;
    } else {
        *obj->reg_set_clr = obj->mask << 16;
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	68db      	ldr	r3, [r3, #12]
 8000686:	687a      	ldr	r2, [r7, #4]
 8000688:	6852      	ldr	r2, [r2, #4]
 800068a:	0412      	lsls	r2, r2, #16
 800068c:	601a      	str	r2, [r3, #0]
    }
}
 800068e:	bf00      	nop
 8000690:	3708      	adds	r7, #8
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	08003a6c 	.word	0x08003a6c
 800069c:	08003afc 	.word	0x08003afc

080006a0 <_gpio_init_in>:
 * limitations under the License.
 */
#include "gpio_api.h"

static inline void _gpio_init_in(gpio_t* gpio, PinName pin, PinMode mode)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
 80006a8:	460b      	mov	r3, r1
 80006aa:	807b      	strh	r3, [r7, #2]
 80006ac:	4613      	mov	r3, r2
 80006ae:	707b      	strb	r3, [r7, #1]
    gpio_init(gpio, pin);
 80006b0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80006b4:	4619      	mov	r1, r3
 80006b6:	6878      	ldr	r0, [r7, #4]
 80006b8:	f001 fe90 	bl	80023dc <gpio_init>
    if (pin != NC) {
 80006bc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80006c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006c4:	d008      	beq.n	80006d8 <_gpio_init_in+0x38>
        gpio_dir(gpio, PIN_INPUT);
 80006c6:	2100      	movs	r1, #0
 80006c8:	6878      	ldr	r0, [r7, #4]
 80006ca:	f001 fecb 	bl	8002464 <gpio_dir>
        gpio_mode(gpio, mode);
 80006ce:	787b      	ldrb	r3, [r7, #1]
 80006d0:	4619      	mov	r1, r3
 80006d2:	6878      	ldr	r0, [r7, #4]
 80006d4:	f001 feb4 	bl	8002440 <gpio_mode>
    }
}
 80006d8:	bf00      	nop
 80006da:	3708      	adds	r7, #8
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}

080006e0 <_gpio_init_out>:

static inline void _gpio_init_out(gpio_t* gpio, PinName pin, PinMode mode, int value)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b084      	sub	sp, #16
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	60f8      	str	r0, [r7, #12]
 80006e8:	607b      	str	r3, [r7, #4]
 80006ea:	460b      	mov	r3, r1
 80006ec:	817b      	strh	r3, [r7, #10]
 80006ee:	4613      	mov	r3, r2
 80006f0:	727b      	strb	r3, [r7, #9]
    gpio_init(gpio, pin);
 80006f2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80006f6:	4619      	mov	r1, r3
 80006f8:	68f8      	ldr	r0, [r7, #12]
 80006fa:	f001 fe6f 	bl	80023dc <gpio_init>
    if (pin != NC) {
 80006fe:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000706:	d00c      	beq.n	8000722 <_gpio_init_out+0x42>
        gpio_write(gpio, value);
 8000708:	6879      	ldr	r1, [r7, #4]
 800070a:	68f8      	ldr	r0, [r7, #12]
 800070c:	f7ff ffa0 	bl	8000650 <gpio_write>
        gpio_dir(gpio, PIN_OUTPUT);
 8000710:	2101      	movs	r1, #1
 8000712:	68f8      	ldr	r0, [r7, #12]
 8000714:	f001 fea6 	bl	8002464 <gpio_dir>
        gpio_mode(gpio, mode);
 8000718:	7a7b      	ldrb	r3, [r7, #9]
 800071a:	4619      	mov	r1, r3
 800071c:	68f8      	ldr	r0, [r7, #12]
 800071e:	f001 fe8f 	bl	8002440 <gpio_mode>
    }
}
 8000722:	bf00      	nop
 8000724:	3710      	adds	r7, #16
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop

0800072c <gpio_init_in>:

void gpio_init_in(gpio_t* gpio, PinName pin) {
 800072c:	b580      	push	{r7, lr}
 800072e:	b082      	sub	sp, #8
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
 8000734:	460b      	mov	r3, r1
 8000736:	807b      	strh	r3, [r7, #2]
    gpio_init_in_ex(gpio, pin, PullDefault);
 8000738:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800073c:	2200      	movs	r2, #0
 800073e:	4619      	mov	r1, r3
 8000740:	6878      	ldr	r0, [r7, #4]
 8000742:	f000 f805 	bl	8000750 <gpio_init_in_ex>
}
 8000746:	bf00      	nop
 8000748:	3708      	adds	r7, #8
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop

08000750 <gpio_init_in_ex>:

void gpio_init_in_ex(gpio_t* gpio, PinName pin, PinMode mode) {
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
 8000758:	460b      	mov	r3, r1
 800075a:	807b      	strh	r3, [r7, #2]
 800075c:	4613      	mov	r3, r2
 800075e:	707b      	strb	r3, [r7, #1]
    _gpio_init_in(gpio, pin, mode);
 8000760:	787a      	ldrb	r2, [r7, #1]
 8000762:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000766:	4619      	mov	r1, r3
 8000768:	6878      	ldr	r0, [r7, #4]
 800076a:	f7ff ff99 	bl	80006a0 <_gpio_init_in>
}
 800076e:	bf00      	nop
 8000770:	3708      	adds	r7, #8
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop

08000778 <gpio_init_out>:

void gpio_init_out(gpio_t* gpio, PinName pin) {
 8000778:	b580      	push	{r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
 8000780:	460b      	mov	r3, r1
 8000782:	807b      	strh	r3, [r7, #2]
    gpio_init_out_ex(gpio, pin, 0);
 8000784:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000788:	2200      	movs	r2, #0
 800078a:	4619      	mov	r1, r3
 800078c:	6878      	ldr	r0, [r7, #4]
 800078e:	f000 f805 	bl	800079c <gpio_init_out_ex>
}
 8000792:	bf00      	nop
 8000794:	3708      	adds	r7, #8
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop

0800079c <gpio_init_out_ex>:

void gpio_init_out_ex(gpio_t* gpio, PinName pin, int value) {
 800079c:	b580      	push	{r7, lr}
 800079e:	b084      	sub	sp, #16
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	60f8      	str	r0, [r7, #12]
 80007a4:	460b      	mov	r3, r1
 80007a6:	607a      	str	r2, [r7, #4]
 80007a8:	817b      	strh	r3, [r7, #10]
    _gpio_init_out(gpio, pin, PullNone, value);
 80007aa:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	2200      	movs	r2, #0
 80007b2:	68f8      	ldr	r0, [r7, #12]
 80007b4:	f7ff ff94 	bl	80006e0 <_gpio_init_out>
}
 80007b8:	bf00      	nop
 80007ba:	3710      	adds	r7, #16
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}

080007c0 <pinmap_pinout>:
 * limitations under the License.
 */
#include "pinmap.h"
#include "mbed_error.h"

void pinmap_pinout(PinName pin, const PinMap *map) {
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	4603      	mov	r3, r0
 80007c8:	6039      	str	r1, [r7, #0]
 80007ca:	80fb      	strh	r3, [r7, #6]
    if (pin == NC)
 80007cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007d4:	d023      	beq.n	800081e <pinmap_pinout+0x5e>
        return;

    while (map->pin != NC) {
 80007d6:	e018      	b.n	800080a <pinmap_pinout+0x4a>
        if (map->pin == pin) {
 80007d8:	683b      	ldr	r3, [r7, #0]
 80007da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80007de:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80007e2:	429a      	cmp	r2, r3
 80007e4:	d10e      	bne.n	8000804 <pinmap_pinout+0x44>
            pin_function(pin, map->function);
 80007e6:	683b      	ldr	r3, [r7, #0]
 80007e8:	689a      	ldr	r2, [r3, #8]
 80007ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007ee:	4611      	mov	r1, r2
 80007f0:	4618      	mov	r0, r3
 80007f2:	f001 ff3b 	bl	800266c <pin_function>

            pin_mode(pin, PullNone);
 80007f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007fa:	2100      	movs	r1, #0
 80007fc:	4618      	mov	r0, r3
 80007fe:	f001 ff83 	bl	8002708 <pin_mode>
            return;
 8000802:	e00d      	b.n	8000820 <pinmap_pinout+0x60>
        }
        map++;
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	330c      	adds	r3, #12
 8000808:	603b      	str	r3, [r7, #0]

void pinmap_pinout(PinName pin, const PinMap *map) {
    if (pin == NC)
        return;

    while (map->pin != NC) {
 800080a:	683b      	ldr	r3, [r7, #0]
 800080c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000814:	d1e0      	bne.n	80007d8 <pinmap_pinout+0x18>
            pin_mode(pin, PullNone);
            return;
        }
        map++;
    }
    error("could not pinout");
 8000816:	4804      	ldr	r0, [pc, #16]	; (8000828 <pinmap_pinout+0x68>)
 8000818:	f7ff ff0c 	bl	8000634 <error>
 800081c:	e000      	b.n	8000820 <pinmap_pinout+0x60>
#include "pinmap.h"
#include "mbed_error.h"

void pinmap_pinout(PinName pin, const PinMap *map) {
    if (pin == NC)
        return;
 800081e:	bf00      	nop
            return;
        }
        map++;
    }
    error("could not pinout");
}
 8000820:	3708      	adds	r7, #8
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	08003b14 	.word	0x08003b14

0800082c <pinmap_merge>:

uint32_t pinmap_merge(uint32_t a, uint32_t b) {
 800082c:	b580      	push	{r7, lr}
 800082e:	b082      	sub	sp, #8
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
 8000834:	6039      	str	r1, [r7, #0]
    // both are the same (inc both NC)
    if (a == b)
 8000836:	687a      	ldr	r2, [r7, #4]
 8000838:	683b      	ldr	r3, [r7, #0]
 800083a:	429a      	cmp	r2, r3
 800083c:	d101      	bne.n	8000842 <pinmap_merge+0x16>
        return a;
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	e010      	b.n	8000864 <pinmap_merge+0x38>

    // one (or both) is not connected
    if (a == (uint32_t)NC)
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000848:	d101      	bne.n	800084e <pinmap_merge+0x22>
        return b;
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	e00a      	b.n	8000864 <pinmap_merge+0x38>
    if (b == (uint32_t)NC)
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000854:	d101      	bne.n	800085a <pinmap_merge+0x2e>
        return a;
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	e004      	b.n	8000864 <pinmap_merge+0x38>

    // mis-match error case
    error("pinmap mis-match");
 800085a:	4804      	ldr	r0, [pc, #16]	; (800086c <pinmap_merge+0x40>)
 800085c:	f7ff feea 	bl	8000634 <error>
    return (uint32_t)NC;
 8000860:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000864:	4618      	mov	r0, r3
 8000866:	3708      	adds	r7, #8
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}
 800086c:	08003b28 	.word	0x08003b28

08000870 <pinmap_find_peripheral>:

uint32_t pinmap_find_peripheral(PinName pin, const PinMap* map) {
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
 8000876:	4603      	mov	r3, r0
 8000878:	6039      	str	r1, [r7, #0]
 800087a:	80fb      	strh	r3, [r7, #6]
    while (map->pin != NC) {
 800087c:	e00c      	b.n	8000898 <pinmap_find_peripheral+0x28>
        if (map->pin == pin)
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000884:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000888:	429a      	cmp	r2, r3
 800088a:	d102      	bne.n	8000892 <pinmap_find_peripheral+0x22>
            return map->peripheral;
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	685b      	ldr	r3, [r3, #4]
 8000890:	e00a      	b.n	80008a8 <pinmap_find_peripheral+0x38>
        map++;
 8000892:	683b      	ldr	r3, [r7, #0]
 8000894:	330c      	adds	r3, #12
 8000896:	603b      	str	r3, [r7, #0]
    error("pinmap mis-match");
    return (uint32_t)NC;
}

uint32_t pinmap_find_peripheral(PinName pin, const PinMap* map) {
    while (map->pin != NC) {
 8000898:	683b      	ldr	r3, [r7, #0]
 800089a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800089e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008a2:	d1ec      	bne.n	800087e <pinmap_find_peripheral+0xe>
        if (map->pin == pin)
            return map->peripheral;
        map++;
    }
    return (uint32_t)NC;
 80008a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008a8:	4618      	mov	r0, r3
 80008aa:	370c      	adds	r7, #12
 80008ac:	46bd      	mov	sp, r7
 80008ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b2:	4770      	bx	lr

080008b4 <pinmap_peripheral>:

uint32_t pinmap_peripheral(PinName pin, const PinMap* map) {
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b084      	sub	sp, #16
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	4603      	mov	r3, r0
 80008bc:	6039      	str	r1, [r7, #0]
 80008be:	80fb      	strh	r3, [r7, #6]
    uint32_t peripheral = (uint32_t)NC;
 80008c0:	f04f 33ff 	mov.w	r3, #4294967295
 80008c4:	60fb      	str	r3, [r7, #12]

    if (pin == (PinName)NC)
 80008c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008ce:	d102      	bne.n	80008d6 <pinmap_peripheral+0x22>
        return (uint32_t)NC;
 80008d0:	f04f 33ff 	mov.w	r3, #4294967295
 80008d4:	e00e      	b.n	80008f4 <pinmap_peripheral+0x40>
    peripheral = pinmap_find_peripheral(pin, map);
 80008d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008da:	6839      	ldr	r1, [r7, #0]
 80008dc:	4618      	mov	r0, r3
 80008de:	f7ff ffc7 	bl	8000870 <pinmap_find_peripheral>
 80008e2:	60f8      	str	r0, [r7, #12]
    if ((uint32_t)NC == peripheral) // no mapping available
 80008e4:	68fb      	ldr	r3, [r7, #12]
 80008e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008ea:	d102      	bne.n	80008f2 <pinmap_peripheral+0x3e>
        error("pinmap not found for peripheral");
 80008ec:	4803      	ldr	r0, [pc, #12]	; (80008fc <pinmap_peripheral+0x48>)
 80008ee:	f7ff fea1 	bl	8000634 <error>
    return peripheral;
 80008f2:	68fb      	ldr	r3, [r7, #12]
}
 80008f4:	4618      	mov	r0, r3
 80008f6:	3710      	adds	r7, #16
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	08003b3c 	.word	0x08003b3c

08000900 <ticker_irq_handler>:
    data->interface->init();

    data->queue->event_handler = handler;
}

void ticker_irq_handler(const ticker_data_t *const data) {
 8000900:	b590      	push	{r4, r7, lr}
 8000902:	b085      	sub	sp, #20
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
    data->interface->clear_interrupt();
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	68db      	ldr	r3, [r3, #12]
 800090e:	4798      	blx	r3

    /* Go through all the pending TimerEvents */
    while (1) {
        if (data->queue->head == NULL) {
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	685b      	ldr	r3, [r3, #4]
 8000914:	685b      	ldr	r3, [r3, #4]
 8000916:	2b00      	cmp	r3, #0
 8000918:	d104      	bne.n	8000924 <ticker_irq_handler+0x24>
            // There are no more TimerEvents left, so disable matches.
            data->interface->disable_interrupt();
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	689b      	ldr	r3, [r3, #8]
 8000920:	4798      	blx	r3
            return;
 8000922:	e02c      	b.n	800097e <ticker_irq_handler+0x7e>
        }

        if ((int)(data->queue->head->timestamp - data->interface->read()) <= 0) {
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	685b      	ldr	r3, [r3, #4]
 8000928:	685b      	ldr	r3, [r3, #4]
 800092a:	681c      	ldr	r4, [r3, #0]
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	685b      	ldr	r3, [r3, #4]
 8000932:	4798      	blx	r3
 8000934:	4603      	mov	r3, r0
 8000936:	1ae3      	subs	r3, r4, r3
 8000938:	2b00      	cmp	r3, #0
 800093a:	dc17      	bgt.n	800096c <ticker_irq_handler+0x6c>
            // This event was in the past:
            //      point to the following one and execute its handler
            ticker_event_t *p = data->queue->head;
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	685b      	ldr	r3, [r3, #4]
 8000940:	685b      	ldr	r3, [r3, #4]
 8000942:	60fb      	str	r3, [r7, #12]
            data->queue->head = data->queue->head->next;
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	685b      	ldr	r3, [r3, #4]
 8000948:	687a      	ldr	r2, [r7, #4]
 800094a:	6852      	ldr	r2, [r2, #4]
 800094c:	6852      	ldr	r2, [r2, #4]
 800094e:	6892      	ldr	r2, [r2, #8]
 8000950:	605a      	str	r2, [r3, #4]
            if (data->queue->event_handler != NULL) {
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	685b      	ldr	r3, [r3, #4]
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	2b00      	cmp	r3, #0
 800095a:	d0d9      	beq.n	8000910 <ticker_irq_handler+0x10>
                (*data->queue->event_handler)(p->id); // NOTE: the handler can set new events
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	685b      	ldr	r3, [r3, #4]
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	68fa      	ldr	r2, [r7, #12]
 8000964:	6852      	ldr	r2, [r2, #4]
 8000966:	4610      	mov	r0, r2
 8000968:	4798      	blx	r3
 800096a:	e7d1      	b.n	8000910 <ticker_irq_handler+0x10>
            /* Note: We continue back to examining the head because calling the
             * event handler may have altered the chain of pending events. */
        } else {
            // This event and the following ones in the list are in the future:
            //      set it as next interrupt and return
            data->interface->set_interrupt(data->queue->head->timestamp);
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	691b      	ldr	r3, [r3, #16]
 8000972:	687a      	ldr	r2, [r7, #4]
 8000974:	6852      	ldr	r2, [r2, #4]
 8000976:	6852      	ldr	r2, [r2, #4]
 8000978:	6812      	ldr	r2, [r2, #0]
 800097a:	4610      	mov	r0, r2
 800097c:	4798      	blx	r3
            return;
        }
    }
}
 800097e:	3714      	adds	r7, #20
 8000980:	46bd      	mov	sp, r7
 8000982:	bd90      	pop	{r4, r7, pc}

08000984 <us_ticker_irq_handler>:
{
    return &us_data;
}

void us_ticker_irq_handler(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
    ticker_irq_handler(&us_data);
 8000988:	4802      	ldr	r0, [pc, #8]	; (8000994 <us_ticker_irq_handler+0x10>)
 800098a:	f7ff ffb9 	bl	8000900 <ticker_irq_handler>
}
 800098e:	bf00      	nop
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	08003ce4 	.word	0x08003ce4

08000998 <wait_ms>:

void wait(float s) {
    wait_us(s * 1000000.0f);
}

void wait_ms(int ms) {
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
    wait_us(ms * 1000);
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80009a6:	fb02 f303 	mul.w	r3, r2, r3
 80009aa:	4618      	mov	r0, r3
 80009ac:	f000 f804 	bl	80009b8 <wait_us>
}
 80009b0:	bf00      	nop
 80009b2:	3708      	adds	r7, #8
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}

080009b8 <wait_us>:

void wait_us(int us) {
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b084      	sub	sp, #16
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
    uint32_t start = us_ticker_read();
 80009c0:	f002 f8f6 	bl	8002bb0 <us_ticker_read>
 80009c4:	60f8      	str	r0, [r7, #12]
    while ((us_ticker_read() - start) < (uint32_t)us);
 80009c6:	bf00      	nop
 80009c8:	f002 f8f2 	bl	8002bb0 <us_ticker_read>
 80009cc:	4602      	mov	r2, r0
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	1ad2      	subs	r2, r2, r3
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	429a      	cmp	r2, r3
 80009d6:	d3f7      	bcc.n	80009c8 <wait_us+0x10>
}
 80009d8:	bf00      	nop
 80009da:	3710      	adds	r7, #16
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}

080009e0 <exit>:

#if defined(TOOLCHAIN_GCC_ARM) || defined(TOOLCHAIN_GCC_CR)
extern "C" void _exit(int return_code) {
#else
namespace std {
extern "C" void exit(int return_code) {
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
#if DEVICE_SEMIHOST
    if (mbed_interface_connected()) {
        semihost_exit();
    }
#endif
    if (return_code) {
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <exit+0x12>
        mbed_die();
 80009ee:	f7ff fd47 	bl	8000480 <mbed_die>
    }

    while (1);
 80009f2:	e7fe      	b.n	80009f2 <exit+0x12>

080009f4 <__rtos_malloc_lock>:
#elif defined(__CC_ARM)
// Do nothing
#elif defined (__GNUC__)
struct _reent;
// Stub out locks when an rtos is not present
extern "C" WEAK void __rtos_malloc_lock( struct _reent *_r ) {}
 80009f4:	b480      	push	{r7}
 80009f6:	b083      	sub	sp, #12
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
 80009fc:	bf00      	nop
 80009fe:	370c      	adds	r7, #12
 8000a00:	46bd      	mov	sp, r7
 8000a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a06:	4770      	bx	lr

08000a08 <__rtos_malloc_unlock>:
extern "C" WEAK void __rtos_malloc_unlock( struct _reent *_r ) {}
 8000a08:	b480      	push	{r7}
 8000a0a:	b083      	sub	sp, #12
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
 8000a10:	bf00      	nop
 8000a12:	370c      	adds	r7, #12
 8000a14:	46bd      	mov	sp, r7
 8000a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1a:	4770      	bx	lr

08000a1c <__malloc_lock>:
extern "C" WEAK void __rtos_env_lock( struct _reent *_r ) {}
extern "C" WEAK void __rtos_env_unlock( struct _reent *_r ) {}

extern "C" void __malloc_lock( struct _reent *_r )
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
    __rtos_malloc_lock(_r);
 8000a24:	6878      	ldr	r0, [r7, #4]
 8000a26:	f7ff ffe5 	bl	80009f4 <__rtos_malloc_lock>
}
 8000a2a:	bf00      	nop
 8000a2c:	3708      	adds	r7, #8
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop

08000a34 <__malloc_unlock>:

extern "C" void __malloc_unlock( struct _reent *_r )
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
    __rtos_malloc_unlock(_r);
 8000a3c:	6878      	ldr	r0, [r7, #4]
 8000a3e:	f7ff ffe3 	bl	8000a08 <__rtos_malloc_unlock>
}
 8000a42:	bf00      	nop
 8000a44:	3708      	adds	r7, #8
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop

08000a4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000a4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a84 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000a50:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000a52:	e003      	b.n	8000a5c <LoopCopyDataInit>

08000a54 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000a54:	4b0c      	ldr	r3, [pc, #48]	; (8000a88 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000a56:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000a58:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000a5a:	3104      	adds	r1, #4

08000a5c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000a5c:	480b      	ldr	r0, [pc, #44]	; (8000a8c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000a5e:	4b0c      	ldr	r3, [pc, #48]	; (8000a90 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000a60:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000a62:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000a64:	d3f6      	bcc.n	8000a54 <CopyDataInit>
  ldr  r2, =_sbss
 8000a66:	4a0b      	ldr	r2, [pc, #44]	; (8000a94 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000a68:	e002      	b.n	8000a70 <LoopFillZerobss>

08000a6a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000a6a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000a6c:	f842 3b04 	str.w	r3, [r2], #4

08000a70 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000a70:	4b09      	ldr	r3, [pc, #36]	; (8000a98 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000a72:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000a74:	d3f9      	bcc.n	8000a6a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000a76:	f000 f937 	bl	8000ce8 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000a7a:	f002 fa15 	bl	8002ea8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a7e:	f002 f905 	bl	8002c8c <main>
  // Calling the crt0 'cold-start' entry point. There __libc_init_array is called
  // and when existing hardware_init_hook() and software_init_hook() before 
  // starting main(). software_init_hook() is available and has to be called due 
  // to initializsation when using rtos.
  //bl _start
  bx  lr    
 8000a82:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000a84:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8000a88:	08003f04 	.word	0x08003f04
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000a8c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000a90:	20000068 	.word	0x20000068
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8000a94:	20000068 	.word	0x20000068
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000a98:	20000398 	.word	0x20000398

08000a9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a9c:	e7fe      	b.n	8000a9c <ADC_IRQHandler>
	...

08000aa0 <__NVIC_SetVector>:
#include "cmsis_nvic.h"

#define NVIC_RAM_VECTOR_ADDRESS   (0x20000000)  // Vectors positioned at start of RAM
#define NVIC_FLASH_VECTOR_ADDRESS (0x08000000)  // Initial vector position in flash

void NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) {
 8000aa0:	b480      	push	{r7}
 8000aa2:	b087      	sub	sp, #28
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	6039      	str	r1, [r7, #0]
 8000aaa:	71fb      	strb	r3, [r7, #7]
    uint32_t *vectors = (uint32_t *)SCB->VTOR;
 8000aac:	4b18      	ldr	r3, [pc, #96]	; (8000b10 <__NVIC_SetVector+0x70>)
 8000aae:	689b      	ldr	r3, [r3, #8]
 8000ab0:	617b      	str	r3, [r7, #20]
    uint32_t i;

    // Copy and switch to dynamic vectors if the first time called
    if (SCB->VTOR == NVIC_FLASH_VECTOR_ADDRESS) {
 8000ab2:	4b17      	ldr	r3, [pc, #92]	; (8000b10 <__NVIC_SetVector+0x70>)
 8000ab4:	689b      	ldr	r3, [r3, #8]
 8000ab6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8000aba:	d11b      	bne.n	8000af4 <__NVIC_SetVector+0x54>
        uint32_t *old_vectors = vectors;
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	60fb      	str	r3, [r7, #12]
        vectors = (uint32_t*)NVIC_RAM_VECTOR_ADDRESS;
 8000ac0:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000ac4:	617b      	str	r3, [r7, #20]
        for (i=0; i<NVIC_NUM_VECTORS; i++) {
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	613b      	str	r3, [r7, #16]
 8000aca:	e00c      	b.n	8000ae6 <__NVIC_SetVector+0x46>
            vectors[i] = old_vectors[i];
 8000acc:	693b      	ldr	r3, [r7, #16]
 8000ace:	009b      	lsls	r3, r3, #2
 8000ad0:	697a      	ldr	r2, [r7, #20]
 8000ad2:	4413      	add	r3, r2
 8000ad4:	693a      	ldr	r2, [r7, #16]
 8000ad6:	0092      	lsls	r2, r2, #2
 8000ad8:	68f9      	ldr	r1, [r7, #12]
 8000ada:	440a      	add	r2, r1
 8000adc:	6812      	ldr	r2, [r2, #0]
 8000ade:	601a      	str	r2, [r3, #0]

    // Copy and switch to dynamic vectors if the first time called
    if (SCB->VTOR == NVIC_FLASH_VECTOR_ADDRESS) {
        uint32_t *old_vectors = vectors;
        vectors = (uint32_t*)NVIC_RAM_VECTOR_ADDRESS;
        for (i=0; i<NVIC_NUM_VECTORS; i++) {
 8000ae0:	693b      	ldr	r3, [r7, #16]
 8000ae2:	3301      	adds	r3, #1
 8000ae4:	613b      	str	r3, [r7, #16]
 8000ae6:	693b      	ldr	r3, [r7, #16]
 8000ae8:	2b61      	cmp	r3, #97	; 0x61
 8000aea:	d9ef      	bls.n	8000acc <__NVIC_SetVector+0x2c>
            vectors[i] = old_vectors[i];
        }
        SCB->VTOR = (uint32_t)NVIC_RAM_VECTOR_ADDRESS;
 8000aec:	4b08      	ldr	r3, [pc, #32]	; (8000b10 <__NVIC_SetVector+0x70>)
 8000aee:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8000af2:	609a      	str	r2, [r3, #8]
    }
    vectors[IRQn + NVIC_USER_IRQ_OFFSET] = vector;
 8000af4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000af8:	3310      	adds	r3, #16
 8000afa:	009b      	lsls	r3, r3, #2
 8000afc:	697a      	ldr	r2, [r7, #20]
 8000afe:	4413      	add	r3, r2
 8000b00:	683a      	ldr	r2, [r7, #0]
 8000b02:	601a      	str	r2, [r3, #0]
}
 8000b04:	bf00      	nop
 8000b06:	371c      	adds	r7, #28
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0e:	4770      	bx	lr
 8000b10:	e000ed00 	.word	0xe000ed00

08000b14 <__NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b14:	b480      	push	{r7}
 8000b16:	b083      	sub	sp, #12
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000b1e:	4909      	ldr	r1, [pc, #36]	; (8000b44 <__NVIC_EnableIRQ+0x30>)
 8000b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b24:	095b      	lsrs	r3, r3, #5
 8000b26:	79fa      	ldrb	r2, [r7, #7]
 8000b28:	f002 021f 	and.w	r2, r2, #31
 8000b2c:	2001      	movs	r0, #1
 8000b2e:	fa00 f202 	lsl.w	r2, r0, r2
 8000b32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000b36:	bf00      	nop
 8000b38:	370c      	adds	r7, #12
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	e000e100 	.word	0xe000e100

08000b48 <timer_irq_handler>:
TIM_HandleTypeDef TimMasterHandle;
uint32_t PreviousVal = 0;

void us_ticker_irq_handler(void);

void timer_irq_handler(void) {
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
    // Channel 1 for mbed timeout
    if (__HAL_TIM_GET_FLAG(&TimMasterHandle, TIM_FLAG_CC1) == SET) {
 8000b4e:	4b22      	ldr	r3, [pc, #136]	; (8000bd8 <timer_irq_handler+0x90>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	691b      	ldr	r3, [r3, #16]
 8000b54:	f003 0302 	and.w	r3, r3, #2
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d00d      	beq.n	8000b78 <timer_irq_handler+0x30>
        if (__HAL_TIM_GET_IT_SOURCE(&TimMasterHandle, TIM_IT_CC1) == SET) {
 8000b5c:	4b1e      	ldr	r3, [pc, #120]	; (8000bd8 <timer_irq_handler+0x90>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	68db      	ldr	r3, [r3, #12]
 8000b62:	f003 0302 	and.w	r3, r3, #2
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d006      	beq.n	8000b78 <timer_irq_handler+0x30>
            __HAL_TIM_CLEAR_IT(&TimMasterHandle, TIM_IT_CC1);
 8000b6a:	4b1b      	ldr	r3, [pc, #108]	; (8000bd8 <timer_irq_handler+0x90>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	f06f 0202 	mvn.w	r2, #2
 8000b72:	611a      	str	r2, [r3, #16]
            us_ticker_irq_handler();
 8000b74:	f7ff ff06 	bl	8000984 <us_ticker_irq_handler>
        }
    }

    // Channel 2 for HAL tick
    if (__HAL_TIM_GET_FLAG(&TimMasterHandle, TIM_FLAG_CC2) == SET) {
 8000b78:	4b17      	ldr	r3, [pc, #92]	; (8000bd8 <timer_irq_handler+0x90>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	691b      	ldr	r3, [r3, #16]
 8000b7e:	f003 0304 	and.w	r3, r3, #4
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d023      	beq.n	8000bce <timer_irq_handler+0x86>
        if (__HAL_TIM_GET_IT_SOURCE(&TimMasterHandle, TIM_IT_CC2) == SET) {
 8000b86:	4b14      	ldr	r3, [pc, #80]	; (8000bd8 <timer_irq_handler+0x90>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	68db      	ldr	r3, [r3, #12]
 8000b8c:	f003 0304 	and.w	r3, r3, #4
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d01c      	beq.n	8000bce <timer_irq_handler+0x86>
            __HAL_TIM_CLEAR_IT(&TimMasterHandle, TIM_IT_CC2);
 8000b94:	4b10      	ldr	r3, [pc, #64]	; (8000bd8 <timer_irq_handler+0x90>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	f06f 0204 	mvn.w	r2, #4
 8000b9c:	611a      	str	r2, [r3, #16]
            uint32_t val = __HAL_TIM_GetCounter(&TimMasterHandle);
 8000b9e:	4b0e      	ldr	r3, [pc, #56]	; (8000bd8 <timer_irq_handler+0x90>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ba4:	607b      	str	r3, [r7, #4]
            if ((val - PreviousVal) >= HAL_TICK_DELAY) {
 8000ba6:	4b0d      	ldr	r3, [pc, #52]	; (8000bdc <timer_irq_handler+0x94>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	687a      	ldr	r2, [r7, #4]
 8000bac:	1ad3      	subs	r3, r2, r3
 8000bae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000bb2:	d30c      	bcc.n	8000bce <timer_irq_handler+0x86>
                // Increment HAL variable
                HAL_IncTick();
 8000bb4:	f000 fa5c 	bl	8001070 <HAL_IncTick>
                // Prepare next interrupt
                __HAL_TIM_SetCompare(&TimMasterHandle, TIM_CHANNEL_2, val + HAL_TICK_DELAY);
 8000bb8:	4b07      	ldr	r3, [pc, #28]	; (8000bd8 <timer_irq_handler+0x90>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	3334      	adds	r3, #52	; 0x34
 8000bbe:	3304      	adds	r3, #4
 8000bc0:	687a      	ldr	r2, [r7, #4]
 8000bc2:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 8000bc6:	601a      	str	r2, [r3, #0]
                PreviousVal = val;
 8000bc8:	4a04      	ldr	r2, [pc, #16]	; (8000bdc <timer_irq_handler+0x94>)
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	6013      	str	r3, [r2, #0]
                HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_6);
#endif
            }
        }
    }
}
 8000bce:	bf00      	nop
 8000bd0:	3708      	adds	r7, #8
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	20000338 	.word	0x20000338
 8000bdc:	20000094 	.word	0x20000094

08000be0 <HAL_InitTick>:

// Reconfigure the HAL tick using a standard timer instead of systick.
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority) {
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b084      	sub	sp, #16
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
    // Enable timer clock
    TIM_MST_RCC;
 8000be8:	2300      	movs	r3, #0
 8000bea:	60fb      	str	r3, [r7, #12]
 8000bec:	4a36      	ldr	r2, [pc, #216]	; (8000cc8 <HAL_InitTick+0xe8>)
 8000bee:	4b36      	ldr	r3, [pc, #216]	; (8000cc8 <HAL_InitTick+0xe8>)
 8000bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bf2:	f043 0308 	orr.w	r3, r3, #8
 8000bf6:	6413      	str	r3, [r2, #64]	; 0x40
 8000bf8:	4b33      	ldr	r3, [pc, #204]	; (8000cc8 <HAL_InitTick+0xe8>)
 8000bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bfc:	f003 0308 	and.w	r3, r3, #8
 8000c00:	60fb      	str	r3, [r7, #12]
 8000c02:	68fb      	ldr	r3, [r7, #12]

    // Reset timer
    TIM_MST_RESET_ON;
 8000c04:	4a30      	ldr	r2, [pc, #192]	; (8000cc8 <HAL_InitTick+0xe8>)
 8000c06:	4b30      	ldr	r3, [pc, #192]	; (8000cc8 <HAL_InitTick+0xe8>)
 8000c08:	6a1b      	ldr	r3, [r3, #32]
 8000c0a:	f043 0308 	orr.w	r3, r3, #8
 8000c0e:	6213      	str	r3, [r2, #32]
    TIM_MST_RESET_OFF;
 8000c10:	4a2d      	ldr	r2, [pc, #180]	; (8000cc8 <HAL_InitTick+0xe8>)
 8000c12:	4b2d      	ldr	r3, [pc, #180]	; (8000cc8 <HAL_InitTick+0xe8>)
 8000c14:	6a1b      	ldr	r3, [r3, #32]
 8000c16:	f023 0308 	bic.w	r3, r3, #8
 8000c1a:	6213      	str	r3, [r2, #32]
  
    // Configure time base
    TimMasterHandle.Instance = TIM_MST;
 8000c1c:	4b2b      	ldr	r3, [pc, #172]	; (8000ccc <HAL_InitTick+0xec>)
 8000c1e:	4a2c      	ldr	r2, [pc, #176]	; (8000cd0 <HAL_InitTick+0xf0>)
 8000c20:	601a      	str	r2, [r3, #0]
    TimMasterHandle.Init.Period            = 0xFFFFFFFF;
 8000c22:	4b2a      	ldr	r3, [pc, #168]	; (8000ccc <HAL_InitTick+0xec>)
 8000c24:	f04f 32ff 	mov.w	r2, #4294967295
 8000c28:	60da      	str	r2, [r3, #12]
	if ( SystemCoreClock == 16000000 ) { 
 8000c2a:	4b2a      	ldr	r3, [pc, #168]	; (8000cd4 <HAL_InitTick+0xf4>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	4a2a      	ldr	r2, [pc, #168]	; (8000cd8 <HAL_InitTick+0xf8>)
 8000c30:	4293      	cmp	r3, r2
 8000c32:	d109      	bne.n	8000c48 <HAL_InitTick+0x68>
		TimMasterHandle.Init.Prescaler         = (uint32_t)( SystemCoreClock / 1000000) - 1; // 1 us tick
 8000c34:	4b27      	ldr	r3, [pc, #156]	; (8000cd4 <HAL_InitTick+0xf4>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	4a28      	ldr	r2, [pc, #160]	; (8000cdc <HAL_InitTick+0xfc>)
 8000c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8000c3e:	0c9b      	lsrs	r3, r3, #18
 8000c40:	3b01      	subs	r3, #1
 8000c42:	4a22      	ldr	r2, [pc, #136]	; (8000ccc <HAL_InitTick+0xec>)
 8000c44:	6053      	str	r3, [r2, #4]
 8000c46:	e008      	b.n	8000c5a <HAL_InitTick+0x7a>
	} else {
		TimMasterHandle.Init.Prescaler         = (uint32_t)( SystemCoreClock / 2 / 1000000) - 1; // 1 us tick
 8000c48:	4b22      	ldr	r3, [pc, #136]	; (8000cd4 <HAL_InitTick+0xf4>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4a23      	ldr	r2, [pc, #140]	; (8000cdc <HAL_InitTick+0xfc>)
 8000c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8000c52:	0cdb      	lsrs	r3, r3, #19
 8000c54:	3b01      	subs	r3, #1
 8000c56:	4a1d      	ldr	r2, [pc, #116]	; (8000ccc <HAL_InitTick+0xec>)
 8000c58:	6053      	str	r3, [r2, #4]
	}
    TimMasterHandle.Init.ClockDivision     = 0;
 8000c5a:	4b1c      	ldr	r3, [pc, #112]	; (8000ccc <HAL_InitTick+0xec>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	611a      	str	r2, [r3, #16]
    TimMasterHandle.Init.CounterMode       = TIM_COUNTERMODE_UP;
 8000c60:	4b1a      	ldr	r3, [pc, #104]	; (8000ccc <HAL_InitTick+0xec>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	609a      	str	r2, [r3, #8]
    TimMasterHandle.Init.RepetitionCounter = 0;
 8000c66:	4b19      	ldr	r3, [pc, #100]	; (8000ccc <HAL_InitTick+0xec>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	615a      	str	r2, [r3, #20]
    HAL_TIM_OC_Init(&TimMasterHandle);
 8000c6c:	4817      	ldr	r0, [pc, #92]	; (8000ccc <HAL_InitTick+0xec>)
 8000c6e:	f000 ffe5 	bl	8001c3c <HAL_TIM_OC_Init>

    NVIC_SetVector(TIM_MST_IRQ, (uint32_t)timer_irq_handler);
 8000c72:	4b1b      	ldr	r3, [pc, #108]	; (8000ce0 <HAL_InitTick+0x100>)
 8000c74:	4619      	mov	r1, r3
 8000c76:	2032      	movs	r0, #50	; 0x32
 8000c78:	f7ff ff12 	bl	8000aa0 <__NVIC_SetVector>
    NVIC_EnableIRQ(TIM_MST_IRQ);
 8000c7c:	2032      	movs	r0, #50	; 0x32
 8000c7e:	f7ff ff49 	bl	8000b14 <__NVIC_EnableIRQ>

    // Channel 1 for mbed timeout
    HAL_TIM_OC_Start(&TimMasterHandle, TIM_CHANNEL_1);
 8000c82:	2100      	movs	r1, #0
 8000c84:	4811      	ldr	r0, [pc, #68]	; (8000ccc <HAL_InitTick+0xec>)
 8000c86:	f001 f80f 	bl	8001ca8 <HAL_TIM_OC_Start>

    // Channel 2 for HAL tick
    HAL_TIM_OC_Start(&TimMasterHandle, TIM_CHANNEL_2);
 8000c8a:	2104      	movs	r1, #4
 8000c8c:	480f      	ldr	r0, [pc, #60]	; (8000ccc <HAL_InitTick+0xec>)
 8000c8e:	f001 f80b 	bl	8001ca8 <HAL_TIM_OC_Start>
    PreviousVal = __HAL_TIM_GetCounter(&TimMasterHandle);
 8000c92:	4b0e      	ldr	r3, [pc, #56]	; (8000ccc <HAL_InitTick+0xec>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c98:	4a12      	ldr	r2, [pc, #72]	; (8000ce4 <HAL_InitTick+0x104>)
 8000c9a:	6013      	str	r3, [r2, #0]
    __HAL_TIM_SetCompare(&TimMasterHandle, TIM_CHANNEL_2, PreviousVal + HAL_TICK_DELAY);
 8000c9c:	4b0b      	ldr	r3, [pc, #44]	; (8000ccc <HAL_InitTick+0xec>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	3334      	adds	r3, #52	; 0x34
 8000ca2:	3304      	adds	r3, #4
 8000ca4:	4a0f      	ldr	r2, [pc, #60]	; (8000ce4 <HAL_InitTick+0x104>)
 8000ca6:	6812      	ldr	r2, [r2, #0]
 8000ca8:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 8000cac:	601a      	str	r2, [r3, #0]
    __HAL_TIM_ENABLE_IT(&TimMasterHandle, TIM_IT_CC2);
 8000cae:	4b07      	ldr	r3, [pc, #28]	; (8000ccc <HAL_InitTick+0xec>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	4a06      	ldr	r2, [pc, #24]	; (8000ccc <HAL_InitTick+0xec>)
 8000cb4:	6812      	ldr	r2, [r2, #0]
 8000cb6:	68d2      	ldr	r2, [r2, #12]
 8000cb8:	f042 0204 	orr.w	r2, r2, #4
 8000cbc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
#endif

    return HAL_OK;
 8000cbe:	2300      	movs	r3, #0
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	3710      	adds	r7, #16
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	40023800 	.word	0x40023800
 8000ccc:	20000338 	.word	0x20000338
 8000cd0:	40000c00 	.word	0x40000c00
 8000cd4:	20000000 	.word	0x20000000
 8000cd8:	00f42400 	.word	0x00f42400
 8000cdc:	431bde83 	.word	0x431bde83
 8000ce0:	08000b49 	.word	0x08000b49
 8000ce4:	20000094 	.word	0x20000094

08000ce8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cec:	4a1f      	ldr	r2, [pc, #124]	; (8000d6c <SystemInit+0x84>)
 8000cee:	4b1f      	ldr	r3, [pc, #124]	; (8000d6c <SystemInit+0x84>)
 8000cf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cf4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cf8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000cfc:	4a1c      	ldr	r2, [pc, #112]	; (8000d70 <SystemInit+0x88>)
 8000cfe:	4b1c      	ldr	r3, [pc, #112]	; (8000d70 <SystemInit+0x88>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f043 0301 	orr.w	r3, r3, #1
 8000d06:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000d08:	4b19      	ldr	r3, [pc, #100]	; (8000d70 <SystemInit+0x88>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000d0e:	4a18      	ldr	r2, [pc, #96]	; (8000d70 <SystemInit+0x88>)
 8000d10:	4b17      	ldr	r3, [pc, #92]	; (8000d70 <SystemInit+0x88>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000d18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d1c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000d1e:	4b14      	ldr	r3, [pc, #80]	; (8000d70 <SystemInit+0x88>)
 8000d20:	4a14      	ldr	r2, [pc, #80]	; (8000d74 <SystemInit+0x8c>)
 8000d22:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000d24:	4a12      	ldr	r2, [pc, #72]	; (8000d70 <SystemInit+0x88>)
 8000d26:	4b12      	ldr	r3, [pc, #72]	; (8000d70 <SystemInit+0x88>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d2e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000d30:	4b0f      	ldr	r3, [pc, #60]	; (8000d70 <SystemInit+0x88>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d36:	4b0d      	ldr	r3, [pc, #52]	; (8000d6c <SystemInit+0x84>)
 8000d38:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d3c:	609a      	str	r2, [r3, #8]
#endif

  /* Configure the Cube driver */
  SystemCoreClock = 16000000; // At this stage the HSI is used as system clock
 8000d3e:	4b0e      	ldr	r3, [pc, #56]	; (8000d78 <SystemInit+0x90>)
 8000d40:	4a0e      	ldr	r2, [pc, #56]	; (8000d7c <SystemInit+0x94>)
 8000d42:	601a      	str	r2, [r3, #0]
  HAL_Init();
 8000d44:	f000 f972 	bl	800102c <HAL_Init>

  /* Configure the System clock source, PLL Multiplier and Divider factors,
     AHB/APBx prescalers and Flash settings */
  SetSysClock();
 8000d48:	f000 f896 	bl	8000e78 <SetSysClock>
  SystemCoreClockUpdate();
 8000d4c:	f000 f818 	bl	8000d80 <SystemCoreClockUpdate>
  
  /* Reset the timer to avoid issues after the RAM initialization */
  TIM_MST_RESET_ON;
 8000d50:	4a07      	ldr	r2, [pc, #28]	; (8000d70 <SystemInit+0x88>)
 8000d52:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <SystemInit+0x88>)
 8000d54:	6a1b      	ldr	r3, [r3, #32]
 8000d56:	f043 0308 	orr.w	r3, r3, #8
 8000d5a:	6213      	str	r3, [r2, #32]
  TIM_MST_RESET_OFF;  
 8000d5c:	4a04      	ldr	r2, [pc, #16]	; (8000d70 <SystemInit+0x88>)
 8000d5e:	4b04      	ldr	r3, [pc, #16]	; (8000d70 <SystemInit+0x88>)
 8000d60:	6a1b      	ldr	r3, [r3, #32]
 8000d62:	f023 0308 	bic.w	r3, r3, #8
 8000d66:	6213      	str	r3, [r2, #32]
}
 8000d68:	bf00      	nop
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	e000ed00 	.word	0xe000ed00
 8000d70:	40023800 	.word	0x40023800
 8000d74:	24003010 	.word	0x24003010
 8000d78:	20000000 	.word	0x20000000
 8000d7c:	00f42400 	.word	0x00f42400

08000d80 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b087      	sub	sp, #28
 8000d84:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000d86:	2300      	movs	r3, #0
 8000d88:	613b      	str	r3, [r7, #16]
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	617b      	str	r3, [r7, #20]
 8000d8e:	2302      	movs	r3, #2
 8000d90:	60fb      	str	r3, [r7, #12]
 8000d92:	2300      	movs	r3, #0
 8000d94:	60bb      	str	r3, [r7, #8]
 8000d96:	2302      	movs	r3, #2
 8000d98:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000d9a:	4b32      	ldr	r3, [pc, #200]	; (8000e64 <SystemCoreClockUpdate+0xe4>)
 8000d9c:	689b      	ldr	r3, [r3, #8]
 8000d9e:	f003 030c 	and.w	r3, r3, #12
 8000da2:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000da4:	693b      	ldr	r3, [r7, #16]
 8000da6:	2b04      	cmp	r3, #4
 8000da8:	d007      	beq.n	8000dba <SystemCoreClockUpdate+0x3a>
 8000daa:	2b08      	cmp	r3, #8
 8000dac:	d009      	beq.n	8000dc2 <SystemCoreClockUpdate+0x42>
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d13f      	bne.n	8000e32 <SystemCoreClockUpdate+0xb2>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000db2:	4b2d      	ldr	r3, [pc, #180]	; (8000e68 <SystemCoreClockUpdate+0xe8>)
 8000db4:	4a2d      	ldr	r2, [pc, #180]	; (8000e6c <SystemCoreClockUpdate+0xec>)
 8000db6:	601a      	str	r2, [r3, #0]
      break;
 8000db8:	e03f      	b.n	8000e3a <SystemCoreClockUpdate+0xba>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000dba:	4b2b      	ldr	r3, [pc, #172]	; (8000e68 <SystemCoreClockUpdate+0xe8>)
 8000dbc:	4a2c      	ldr	r2, [pc, #176]	; (8000e70 <SystemCoreClockUpdate+0xf0>)
 8000dbe:	601a      	str	r2, [r3, #0]
      break;
 8000dc0:	e03b      	b.n	8000e3a <SystemCoreClockUpdate+0xba>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000dc2:	4b28      	ldr	r3, [pc, #160]	; (8000e64 <SystemCoreClockUpdate+0xe4>)
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000dca:	0d9b      	lsrs	r3, r3, #22
 8000dcc:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000dce:	4b25      	ldr	r3, [pc, #148]	; (8000e64 <SystemCoreClockUpdate+0xe4>)
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000dd6:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000dd8:	68bb      	ldr	r3, [r7, #8]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d00d      	beq.n	8000dfa <SystemCoreClockUpdate+0x7a>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000dde:	4a24      	ldr	r2, [pc, #144]	; (8000e70 <SystemCoreClockUpdate+0xf0>)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	fbb2 f2f3 	udiv	r2, r2, r3
 8000de6:	4b1f      	ldr	r3, [pc, #124]	; (8000e64 <SystemCoreClockUpdate+0xe4>)
 8000de8:	6859      	ldr	r1, [r3, #4]
 8000dea:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000dee:	400b      	ands	r3, r1
 8000df0:	099b      	lsrs	r3, r3, #6
 8000df2:	fb03 f302 	mul.w	r3, r3, r2
 8000df6:	617b      	str	r3, [r7, #20]
 8000df8:	e00c      	b.n	8000e14 <SystemCoreClockUpdate+0x94>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000dfa:	4a1c      	ldr	r2, [pc, #112]	; (8000e6c <SystemCoreClockUpdate+0xec>)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	fbb2 f2f3 	udiv	r2, r2, r3
 8000e02:	4b18      	ldr	r3, [pc, #96]	; (8000e64 <SystemCoreClockUpdate+0xe4>)
 8000e04:	6859      	ldr	r1, [r3, #4]
 8000e06:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000e0a:	400b      	ands	r3, r1
 8000e0c:	099b      	lsrs	r3, r3, #6
 8000e0e:	fb03 f302 	mul.w	r3, r3, r2
 8000e12:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000e14:	4b13      	ldr	r3, [pc, #76]	; (8000e64 <SystemCoreClockUpdate+0xe4>)
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000e1c:	0c1b      	lsrs	r3, r3, #16
 8000e1e:	3301      	adds	r3, #1
 8000e20:	005b      	lsls	r3, r3, #1
 8000e22:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8000e24:	697a      	ldr	r2, [r7, #20]
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e2c:	4a0e      	ldr	r2, [pc, #56]	; (8000e68 <SystemCoreClockUpdate+0xe8>)
 8000e2e:	6013      	str	r3, [r2, #0]
      break;
 8000e30:	e003      	b.n	8000e3a <SystemCoreClockUpdate+0xba>
    default:
      SystemCoreClock = HSI_VALUE;
 8000e32:	4b0d      	ldr	r3, [pc, #52]	; (8000e68 <SystemCoreClockUpdate+0xe8>)
 8000e34:	4a0d      	ldr	r2, [pc, #52]	; (8000e6c <SystemCoreClockUpdate+0xec>)
 8000e36:	601a      	str	r2, [r3, #0]
      break;
 8000e38:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000e3a:	4b0a      	ldr	r3, [pc, #40]	; (8000e64 <SystemCoreClockUpdate+0xe4>)
 8000e3c:	689b      	ldr	r3, [r3, #8]
 8000e3e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000e42:	091b      	lsrs	r3, r3, #4
 8000e44:	4a0b      	ldr	r2, [pc, #44]	; (8000e74 <SystemCoreClockUpdate+0xf4>)
 8000e46:	5cd3      	ldrb	r3, [r2, r3]
 8000e48:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000e4a:	4b07      	ldr	r3, [pc, #28]	; (8000e68 <SystemCoreClockUpdate+0xe8>)
 8000e4c:	681a      	ldr	r2, [r3, #0]
 8000e4e:	693b      	ldr	r3, [r7, #16]
 8000e50:	fa22 f303 	lsr.w	r3, r2, r3
 8000e54:	4a04      	ldr	r2, [pc, #16]	; (8000e68 <SystemCoreClockUpdate+0xe8>)
 8000e56:	6013      	str	r3, [r2, #0]
}
 8000e58:	bf00      	nop
 8000e5a:	371c      	adds	r7, #28
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e62:	4770      	bx	lr
 8000e64:	40023800 	.word	0x40023800
 8000e68:	20000000 	.word	0x20000000
 8000e6c:	00f42400 	.word	0x00f42400
 8000e70:	007a1200 	.word	0x007a1200
 8000e74:	08003cec 	.word	0x08003cec

08000e78 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).             
  * @param  None
  * @retval None
  */
void SetSysClock(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  /* 1- Try to start with HSE and external clock */
#if USE_PLL_HSE_EXTC != 0
  if (SetSysClock_PLL_HSE(1) == 0)
 8000e7c:	2001      	movs	r0, #1
 8000e7e:	f000 f811 	bl	8000ea4 <SetSysClock_PLL_HSE>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d10b      	bne.n	8000ea0 <SetSysClock+0x28>
#endif
  {
    /* 2- If fail try to start with HSE and external xtal */
    #if USE_PLL_HSE_XTAL != 0
    if (SetSysClock_PLL_HSE(0) == 0)
 8000e88:	2000      	movs	r0, #0
 8000e8a:	f000 f80b 	bl	8000ea4 <SetSysClock_PLL_HSE>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d105      	bne.n	8000ea0 <SetSysClock+0x28>
    #endif
    {
      /* 3- If fail start with HSI clock */
      if (SetSysClock_PLL_HSI() == 0)
 8000e94:	f000 f86c 	bl	8000f70 <SetSysClock_PLL_HSI>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d100      	bne.n	8000ea0 <SetSysClock+0x28>
      {
        while(1)
        {
          // [TODO] Put something here to tell the user that a problem occured...
        }
 8000e9e:	e7fe      	b.n	8000e9e <SetSysClock+0x26>
    }
  }
  
  /* Output clock on MCO2 pin(PC9) for debugging purpose */
  //HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_SYSCLK, RCC_MCODIV_1); // 84 MHz
}
 8000ea0:	bf00      	nop
 8000ea2:	bd80      	pop	{r7, pc}

08000ea4 <SetSysClock_PLL_HSE>:
#if (USE_PLL_HSE_XTAL != 0) || (USE_PLL_HSE_EXTC != 0)
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
uint8_t SetSysClock_PLL_HSE(uint8_t bypass)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b096      	sub	sp, #88	; 0x58
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	71fb      	strb	r3, [r7, #7]
  RCC_OscInitTypeDef RCC_OscInitStruct;

  /* The voltage scaling allows optimizing the power consumption when the device is 
     clocked below the maximum system frequency, to update the voltage scaling value 
     regarding system frequency refer to product datasheet. */
  __PWR_CLK_ENABLE();
 8000eae:	2300      	movs	r3, #0
 8000eb0:	613b      	str	r3, [r7, #16]
 8000eb2:	4a2d      	ldr	r2, [pc, #180]	; (8000f68 <SetSysClock_PLL_HSE+0xc4>)
 8000eb4:	4b2c      	ldr	r3, [pc, #176]	; (8000f68 <SetSysClock_PLL_HSE+0xc4>)
 8000eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ebc:	6413      	str	r3, [r2, #64]	; 0x40
 8000ebe:	4b2a      	ldr	r3, [pc, #168]	; (8000f68 <SetSysClock_PLL_HSE+0xc4>)
 8000ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ec2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ec6:	613b      	str	r3, [r7, #16]
 8000ec8:	693b      	ldr	r3, [r7, #16]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000eca:	2300      	movs	r3, #0
 8000ecc:	60fb      	str	r3, [r7, #12]
 8000ece:	4a27      	ldr	r2, [pc, #156]	; (8000f6c <SetSysClock_PLL_HSE+0xc8>)
 8000ed0:	4b26      	ldr	r3, [pc, #152]	; (8000f6c <SetSysClock_PLL_HSE+0xc8>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000ed8:	6013      	str	r3, [r2, #0]
 8000eda:	4b24      	ldr	r3, [pc, #144]	; (8000f6c <SetSysClock_PLL_HSE+0xc8>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	68fb      	ldr	r3, [r7, #12]
  
  /* Enable HSE oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType      = RCC_OSCILLATORTYPE_HSE;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	617b      	str	r3, [r7, #20]
  if (bypass == 0)
 8000eea:	79fb      	ldrb	r3, [r7, #7]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d102      	bne.n	8000ef6 <SetSysClock_PLL_HSE+0x52>
  {
    RCC_OscInitStruct.HSEState          = RCC_HSE_ON; /* External 8 MHz xtal on OSC_IN/OSC_OUT */
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	61bb      	str	r3, [r7, #24]
 8000ef4:	e001      	b.n	8000efa <SetSysClock_PLL_HSE+0x56>
  }
  else
  {
    RCC_OscInitStruct.HSEState          = RCC_HSE_BYPASS; /* External 8 MHz clock on OSC_IN */
 8000ef6:	2305      	movs	r3, #5
 8000ef8:	61bb      	str	r3, [r7, #24]
  }
RCC_OscInitStruct.HSIState            = RCC_HSI_OFF;
 8000efa:	2300      	movs	r3, #0
 8000efc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_ON;
 8000efe:	2302      	movs	r3, #2
 8000f00:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLSource       = RCC_PLLSOURCE_HSE;
 8000f02:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f06:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLM            = 8;             // VCO input clock = 1 MHz (8 MHz / 8)
 8000f08:	2308      	movs	r3, #8
 8000f0a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLN            = 336;           // VCO output clock = 336 MHz (1 MHz * 336)
 8000f0c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000f10:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP            = RCC_PLLP_DIV2; // PLLCLK = 168 MHz (336 MHz / 2)
 8000f12:	2302      	movs	r3, #2
 8000f14:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLQ            = 7;             // USB clock = 48 MHz (336 MHz / 7) --> OK for USB
 8000f16:	2307      	movs	r3, #7
 8000f18:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f1a:	f107 0314 	add.w	r3, r7, #20
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f000 fa9a 	bl	8001458 <HAL_RCC_OscConfig>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d001      	beq.n	8000f2e <SetSysClock_PLL_HSE+0x8a>
  {
    return 0; // FAIL
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	e017      	b.n	8000f5e <SetSysClock_PLL_HSE+0xba>
  }
 
  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8000f2e:	230f      	movs	r3, #15
 8000f30:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK; // 168 MHz
 8000f32:	2302      	movs	r3, #2
 8000f34:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1; // 168 MHz
 8000f36:	2300      	movs	r3, #0
 8000f38:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;   // 42 MHz
 8000f3a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000f3e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;   // 84 MHz (SPI1 clock...)
 8000f40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f44:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f46:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000f4a:	2105      	movs	r1, #5
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f000 fc95 	bl	800187c <HAL_RCC_ClockConfig>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <SetSysClock_PLL_HSE+0xb8>
  {
    return 0; // FAIL
 8000f58:	2300      	movs	r3, #0
 8000f5a:	e000      	b.n	8000f5e <SetSysClock_PLL_HSE+0xba>
    HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSE, RCC_MCODIV_2); // 4 MHz
  else
    HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSE, RCC_MCODIV_1); // 8 MHz
  */

  return 1; // OK
 8000f5c:	2301      	movs	r3, #1
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	3758      	adds	r7, #88	; 0x58
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	40023800 	.word	0x40023800
 8000f6c:	40007000 	.word	0x40007000

08000f70 <SetSysClock_PLL_HSI>:

/******************************************************************************/
/*            PLL (clocked by HSI) used as System clock source                */
/******************************************************************************/
uint8_t SetSysClock_PLL_HSI(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b094      	sub	sp, #80	; 0x50
 8000f74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct;

  /* The voltage scaling allows optimizing the power consumption when the device is 
     clocked below the maximum system frequency, to update the voltage scaling value 
     regarding system frequency refer to product datasheet. */
  __PWR_CLK_ENABLE();
 8000f76:	2300      	movs	r3, #0
 8000f78:	60bb      	str	r3, [r7, #8]
 8000f7a:	4a2a      	ldr	r2, [pc, #168]	; (8001024 <SetSysClock_PLL_HSI+0xb4>)
 8000f7c:	4b29      	ldr	r3, [pc, #164]	; (8001024 <SetSysClock_PLL_HSI+0xb4>)
 8000f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f84:	6413      	str	r3, [r2, #64]	; 0x40
 8000f86:	4b27      	ldr	r3, [pc, #156]	; (8001024 <SetSysClock_PLL_HSI+0xb4>)
 8000f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f8e:	60bb      	str	r3, [r7, #8]
 8000f90:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000f92:	2300      	movs	r3, #0
 8000f94:	607b      	str	r3, [r7, #4]
 8000f96:	4a24      	ldr	r2, [pc, #144]	; (8001028 <SetSysClock_PLL_HSI+0xb8>)
 8000f98:	4b23      	ldr	r3, [pc, #140]	; (8001028 <SetSysClock_PLL_HSI+0xb8>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000fa0:	6013      	str	r3, [r2, #0]
 8000fa2:	4b21      	ldr	r3, [pc, #132]	; (8001028 <SetSysClock_PLL_HSI+0xb8>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000faa:	607b      	str	r3, [r7, #4]
 8000fac:	687b      	ldr	r3, [r7, #4]
 
  /* Enable HSI oscillator and activate PLL with HSI as source */
  RCC_OscInitStruct.OscillatorType      = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_HSE;
 8000fae:	2303      	movs	r3, #3
 8000fb0:	60fb      	str	r3, [r7, #12]
  RCC_OscInitStruct.HSIState            = RCC_HSI_ON;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState            = RCC_HSE_OFF;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	613b      	str	r3, [r7, #16]
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8000fba:	2310      	movs	r3, #16
 8000fbc:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_ON;
 8000fbe:	2302      	movs	r3, #2
 8000fc0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource       = RCC_PLLSOURCE_HSI; 
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLM            = 16;            // VCO input clock = 1 MHz (16 MHz / 16)
 8000fc6:	2310      	movs	r3, #16
 8000fc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLN            = 336;           // VCO output clock = 336 MHz (1 MHz * 336)
 8000fca:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000fce:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLP            = RCC_PLLP_DIV2; // PLLCLK = 168 MHz (336 MHz / 2)
 8000fd0:	2302      	movs	r3, #2
 8000fd2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLQ            = 7;             // USB clock = 48 MHz (336 MHz / 7) --> freq is ok but not precise enough
 8000fd4:	2307      	movs	r3, #7
 8000fd6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fd8:	f107 030c 	add.w	r3, r7, #12
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f000 fa3b 	bl	8001458 <HAL_RCC_OscConfig>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <SetSysClock_PLL_HSI+0x7c>
  {
    return 0; // FAIL
 8000fe8:	2300      	movs	r3, #0
 8000fea:	e017      	b.n	800101c <SetSysClock_PLL_HSI+0xac>
  }
 
  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8000fec:	230f      	movs	r3, #15
 8000fee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK; // 168 MHz
 8000ff0:	2302      	movs	r3, #2
 8000ff2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;         // 168 MHz
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;           // 42 MHz
 8000ff8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000ffc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;           // 84 MHz
 8000ffe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001002:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001004:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001008:	2105      	movs	r1, #5
 800100a:	4618      	mov	r0, r3
 800100c:	f000 fc36 	bl	800187c <HAL_RCC_ClockConfig>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d001      	beq.n	800101a <SetSysClock_PLL_HSI+0xaa>
  {
    return 0; // FAIL
 8001016:	2300      	movs	r3, #0
 8001018:	e000      	b.n	800101c <SetSysClock_PLL_HSI+0xac>
  }

  /* Output clock on MCO1 pin(PA8) for debugging purpose */
  //HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1); // 16 MHz

  return 1; // OK
 800101a:	2301      	movs	r3, #1
}
 800101c:	4618      	mov	r0, r3
 800101e:	3750      	adds	r7, #80	; 0x50
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	40023800 	.word	0x40023800
 8001028:	40007000 	.word	0x40007000

0800102c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001030:	4a0e      	ldr	r2, [pc, #56]	; (800106c <HAL_Init+0x40>)
 8001032:	4b0e      	ldr	r3, [pc, #56]	; (800106c <HAL_Init+0x40>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800103a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 800103c:	4a0b      	ldr	r2, [pc, #44]	; (800106c <HAL_Init+0x40>)
 800103e:	4b0b      	ldr	r3, [pc, #44]	; (800106c <HAL_Init+0x40>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001046:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001048:	4a08      	ldr	r2, [pc, #32]	; (800106c <HAL_Init+0x40>)
 800104a:	4b08      	ldr	r3, [pc, #32]	; (800106c <HAL_Init+0x40>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001052:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001054:	2003      	movs	r0, #3
 8001056:	f000 f849 	bl	80010ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800105a:	200f      	movs	r0, #15
 800105c:	f7ff fdc0 	bl	8000be0 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001060:	f000 f9f2 	bl	8001448 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001064:	2300      	movs	r3, #0
}
 8001066:	4618      	mov	r0, r3
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	40023c00 	.word	0x40023c00

08001070 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  uwTick++;
 8001074:	4b04      	ldr	r3, [pc, #16]	; (8001088 <HAL_IncTick+0x18>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	3301      	adds	r3, #1
 800107a:	4a03      	ldr	r2, [pc, #12]	; (8001088 <HAL_IncTick+0x18>)
 800107c:	6013      	str	r3, [r2, #0]
}
 800107e:	bf00      	nop
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr
 8001088:	20000374 	.word	0x20000374

0800108c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  return uwTick;
 8001090:	4b03      	ldr	r3, [pc, #12]	; (80010a0 <HAL_GetTick+0x14>)
 8001092:	681b      	ldr	r3, [r3, #0]
}
 8001094:	4618      	mov	r0, r3
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	20000374 	.word	0x20000374

080010a4 <__NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b085      	sub	sp, #20
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	f003 0307 	and.w	r3, r3, #7
 80010b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010b4:	4b0c      	ldr	r3, [pc, #48]	; (80010e8 <__NVIC_SetPriorityGrouping+0x44>)
 80010b6:	68db      	ldr	r3, [r3, #12]
 80010b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear bits to change               */
 80010ba:	68ba      	ldr	r2, [r7, #8]
 80010bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010c0:	4013      	ands	r3, r2
 80010c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8)                       );              /* Insert write key and priorty group */
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 80010cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010d4:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8)                       );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 80010d6:	4a04      	ldr	r2, [pc, #16]	; (80010e8 <__NVIC_SetPriorityGrouping+0x44>)
 80010d8:	68bb      	ldr	r3, [r7, #8]
 80010da:	60d3      	str	r3, [r2, #12]
}
 80010dc:	bf00      	nop
 80010de:	3714      	adds	r7, #20
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr
 80010e8:	e000ed00 	.word	0xe000ed00

080010ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010f4:	6878      	ldr	r0, [r7, #4]
 80010f6:	f7ff ffd5 	bl	80010a4 <__NVIC_SetPriorityGrouping>
}
 80010fa:	bf00      	nop
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop

08001104 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001104:	b480      	push	{r7}
 8001106:	b089      	sub	sp, #36	; 0x24
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
 800110c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800110e:	2300      	movs	r3, #0
 8001110:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001112:	2300      	movs	r3, #0
 8001114:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001116:	2300      	movs	r3, #0
 8001118:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800111a:	2300      	movs	r3, #0
 800111c:	61fb      	str	r3, [r7, #28]
 800111e:	e171      	b.n	8001404 <HAL_GPIO_Init+0x300>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 8001120:	2201      	movs	r2, #1
 8001122:	69fb      	ldr	r3, [r7, #28]
 8001124:	fa02 f303 	lsl.w	r3, r2, r3
 8001128:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	681a      	ldr	r2, [r3, #0]
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	4013      	ands	r3, r2
 8001132:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001134:	693a      	ldr	r2, [r7, #16]
 8001136:	697b      	ldr	r3, [r7, #20]
 8001138:	429a      	cmp	r2, r3
 800113a:	f040 8160 	bne.w	80013fe <HAL_GPIO_Init+0x2fa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	2b02      	cmp	r3, #2
 8001144:	d003      	beq.n	800114e <HAL_GPIO_Init+0x4a>
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	2b12      	cmp	r3, #18
 800114c:	d123      	bne.n	8001196 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800114e:	69fb      	ldr	r3, [r7, #28]
 8001150:	08da      	lsrs	r2, r3, #3
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	3208      	adds	r2, #8
 8001156:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800115a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 800115c:	69fb      	ldr	r3, [r7, #28]
 800115e:	f003 0307 	and.w	r3, r3, #7
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	220f      	movs	r2, #15
 8001166:	fa02 f303 	lsl.w	r3, r2, r3
 800116a:	43db      	mvns	r3, r3
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	4013      	ands	r3, r2
 8001170:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	691a      	ldr	r2, [r3, #16]
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	f003 0307 	and.w	r3, r3, #7
 800117c:	009b      	lsls	r3, r3, #2
 800117e:	fa02 f303 	lsl.w	r3, r2, r3
 8001182:	69ba      	ldr	r2, [r7, #24]
 8001184:	4313      	orrs	r3, r2
 8001186:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001188:	69fb      	ldr	r3, [r7, #28]
 800118a:	08da      	lsrs	r2, r3, #3
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	3208      	adds	r2, #8
 8001190:	69b9      	ldr	r1, [r7, #24]
 8001192:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	005b      	lsls	r3, r3, #1
 80011a0:	2203      	movs	r2, #3
 80011a2:	fa02 f303 	lsl.w	r3, r2, r3
 80011a6:	43db      	mvns	r3, r3
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	4013      	ands	r3, r2
 80011ac:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	f003 0203 	and.w	r2, r3, #3
 80011b6:	69fb      	ldr	r3, [r7, #28]
 80011b8:	005b      	lsls	r3, r3, #1
 80011ba:	fa02 f303 	lsl.w	r3, r2, r3
 80011be:	69ba      	ldr	r2, [r7, #24]
 80011c0:	4313      	orrs	r3, r2
 80011c2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	69ba      	ldr	r2, [r7, #24]
 80011c8:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	d00b      	beq.n	80011ea <HAL_GPIO_Init+0xe6>
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	2b02      	cmp	r3, #2
 80011d8:	d007      	beq.n	80011ea <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	685b      	ldr	r3, [r3, #4]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011de:	2b11      	cmp	r3, #17
 80011e0:	d003      	beq.n	80011ea <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	2b12      	cmp	r3, #18
 80011e8:	d130      	bne.n	800124c <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011f0:	69fb      	ldr	r3, [r7, #28]
 80011f2:	005b      	lsls	r3, r3, #1
 80011f4:	2203      	movs	r2, #3
 80011f6:	fa02 f303 	lsl.w	r3, r2, r3
 80011fa:	43db      	mvns	r3, r3
 80011fc:	69ba      	ldr	r2, [r7, #24]
 80011fe:	4013      	ands	r3, r2
 8001200:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	68da      	ldr	r2, [r3, #12]
 8001206:	69fb      	ldr	r3, [r7, #28]
 8001208:	005b      	lsls	r3, r3, #1
 800120a:	fa02 f303 	lsl.w	r3, r2, r3
 800120e:	69ba      	ldr	r2, [r7, #24]
 8001210:	4313      	orrs	r3, r2
 8001212:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	69ba      	ldr	r2, [r7, #24]
 8001218:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001220:	2201      	movs	r2, #1
 8001222:	69fb      	ldr	r3, [r7, #28]
 8001224:	fa02 f303 	lsl.w	r3, r2, r3
 8001228:	43db      	mvns	r3, r3
 800122a:	69ba      	ldr	r2, [r7, #24]
 800122c:	4013      	ands	r3, r2
 800122e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	091b      	lsrs	r3, r3, #4
 8001236:	f003 0201 	and.w	r2, r3, #1
 800123a:	69fb      	ldr	r3, [r7, #28]
 800123c:	fa02 f303 	lsl.w	r3, r2, r3
 8001240:	69ba      	ldr	r2, [r7, #24]
 8001242:	4313      	orrs	r3, r2
 8001244:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	69ba      	ldr	r2, [r7, #24]
 800124a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	68db      	ldr	r3, [r3, #12]
 8001250:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001252:	69fb      	ldr	r3, [r7, #28]
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	2203      	movs	r2, #3
 8001258:	fa02 f303 	lsl.w	r3, r2, r3
 800125c:	43db      	mvns	r3, r3
 800125e:	69ba      	ldr	r2, [r7, #24]
 8001260:	4013      	ands	r3, r2
 8001262:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	689a      	ldr	r2, [r3, #8]
 8001268:	69fb      	ldr	r3, [r7, #28]
 800126a:	005b      	lsls	r3, r3, #1
 800126c:	fa02 f303 	lsl.w	r3, r2, r3
 8001270:	69ba      	ldr	r2, [r7, #24]
 8001272:	4313      	orrs	r3, r2
 8001274:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	69ba      	ldr	r2, [r7, #24]
 800127a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001284:	2b00      	cmp	r3, #0
 8001286:	f000 80ba 	beq.w	80013fe <HAL_GPIO_Init+0x2fa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800128a:	2300      	movs	r3, #0
 800128c:	60fb      	str	r3, [r7, #12]
 800128e:	4a62      	ldr	r2, [pc, #392]	; (8001418 <HAL_GPIO_Init+0x314>)
 8001290:	4b61      	ldr	r3, [pc, #388]	; (8001418 <HAL_GPIO_Init+0x314>)
 8001292:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001294:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001298:	6453      	str	r3, [r2, #68]	; 0x44
 800129a:	4b5f      	ldr	r3, [pc, #380]	; (8001418 <HAL_GPIO_Init+0x314>)
 800129c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800129e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012a2:	60fb      	str	r3, [r7, #12]
 80012a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012a6:	4a5d      	ldr	r2, [pc, #372]	; (800141c <HAL_GPIO_Init+0x318>)
 80012a8:	69fb      	ldr	r3, [r7, #28]
 80012aa:	089b      	lsrs	r3, r3, #2
 80012ac:	3302      	adds	r3, #2
 80012ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80012b4:	69fb      	ldr	r3, [r7, #28]
 80012b6:	f003 0303 	and.w	r3, r3, #3
 80012ba:	009b      	lsls	r3, r3, #2
 80012bc:	220f      	movs	r2, #15
 80012be:	fa02 f303 	lsl.w	r3, r2, r3
 80012c2:	43db      	mvns	r3, r3
 80012c4:	69ba      	ldr	r2, [r7, #24]
 80012c6:	4013      	ands	r3, r2
 80012c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4a54      	ldr	r2, [pc, #336]	; (8001420 <HAL_GPIO_Init+0x31c>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d031      	beq.n	8001336 <HAL_GPIO_Init+0x232>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	4a53      	ldr	r2, [pc, #332]	; (8001424 <HAL_GPIO_Init+0x320>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d02b      	beq.n	8001332 <HAL_GPIO_Init+0x22e>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4a52      	ldr	r2, [pc, #328]	; (8001428 <HAL_GPIO_Init+0x324>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d025      	beq.n	800132e <HAL_GPIO_Init+0x22a>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4a51      	ldr	r2, [pc, #324]	; (800142c <HAL_GPIO_Init+0x328>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d01f      	beq.n	800132a <HAL_GPIO_Init+0x226>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4a50      	ldr	r2, [pc, #320]	; (8001430 <HAL_GPIO_Init+0x32c>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d019      	beq.n	8001326 <HAL_GPIO_Init+0x222>
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	4a4f      	ldr	r2, [pc, #316]	; (8001434 <HAL_GPIO_Init+0x330>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d013      	beq.n	8001322 <HAL_GPIO_Init+0x21e>
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4a4e      	ldr	r2, [pc, #312]	; (8001438 <HAL_GPIO_Init+0x334>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d00d      	beq.n	800131e <HAL_GPIO_Init+0x21a>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	4a4d      	ldr	r2, [pc, #308]	; (800143c <HAL_GPIO_Init+0x338>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d007      	beq.n	800131a <HAL_GPIO_Init+0x216>
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	4a4c      	ldr	r2, [pc, #304]	; (8001440 <HAL_GPIO_Init+0x33c>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d101      	bne.n	8001316 <HAL_GPIO_Init+0x212>
 8001312:	2308      	movs	r3, #8
 8001314:	e010      	b.n	8001338 <HAL_GPIO_Init+0x234>
 8001316:	2309      	movs	r3, #9
 8001318:	e00e      	b.n	8001338 <HAL_GPIO_Init+0x234>
 800131a:	2307      	movs	r3, #7
 800131c:	e00c      	b.n	8001338 <HAL_GPIO_Init+0x234>
 800131e:	2306      	movs	r3, #6
 8001320:	e00a      	b.n	8001338 <HAL_GPIO_Init+0x234>
 8001322:	2305      	movs	r3, #5
 8001324:	e008      	b.n	8001338 <HAL_GPIO_Init+0x234>
 8001326:	2304      	movs	r3, #4
 8001328:	e006      	b.n	8001338 <HAL_GPIO_Init+0x234>
 800132a:	2303      	movs	r3, #3
 800132c:	e004      	b.n	8001338 <HAL_GPIO_Init+0x234>
 800132e:	2302      	movs	r3, #2
 8001330:	e002      	b.n	8001338 <HAL_GPIO_Init+0x234>
 8001332:	2301      	movs	r3, #1
 8001334:	e000      	b.n	8001338 <HAL_GPIO_Init+0x234>
 8001336:	2300      	movs	r3, #0
 8001338:	69fa      	ldr	r2, [r7, #28]
 800133a:	f002 0203 	and.w	r2, r2, #3
 800133e:	0092      	lsls	r2, r2, #2
 8001340:	4093      	lsls	r3, r2
 8001342:	69ba      	ldr	r2, [r7, #24]
 8001344:	4313      	orrs	r3, r2
 8001346:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001348:	4934      	ldr	r1, [pc, #208]	; (800141c <HAL_GPIO_Init+0x318>)
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	089b      	lsrs	r3, r3, #2
 800134e:	3302      	adds	r3, #2
 8001350:	69ba      	ldr	r2, [r7, #24]
 8001352:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001356:	4b3b      	ldr	r3, [pc, #236]	; (8001444 <HAL_GPIO_Init+0x340>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800135c:	693b      	ldr	r3, [r7, #16]
 800135e:	43db      	mvns	r3, r3
 8001360:	69ba      	ldr	r2, [r7, #24]
 8001362:	4013      	ands	r3, r2
 8001364:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800136e:	2b00      	cmp	r3, #0
 8001370:	d003      	beq.n	800137a <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 8001372:	69ba      	ldr	r2, [r7, #24]
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	4313      	orrs	r3, r2
 8001378:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800137a:	4a32      	ldr	r2, [pc, #200]	; (8001444 <HAL_GPIO_Init+0x340>)
 800137c:	69bb      	ldr	r3, [r7, #24]
 800137e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001380:	4b30      	ldr	r3, [pc, #192]	; (8001444 <HAL_GPIO_Init+0x340>)
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001386:	693b      	ldr	r3, [r7, #16]
 8001388:	43db      	mvns	r3, r3
 800138a:	69ba      	ldr	r2, [r7, #24]
 800138c:	4013      	ands	r3, r2
 800138e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001398:	2b00      	cmp	r3, #0
 800139a:	d003      	beq.n	80013a4 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 800139c:	69ba      	ldr	r2, [r7, #24]
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	4313      	orrs	r3, r2
 80013a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013a4:	4a27      	ldr	r2, [pc, #156]	; (8001444 <HAL_GPIO_Init+0x340>)
 80013a6:	69bb      	ldr	r3, [r7, #24]
 80013a8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013aa:	4b26      	ldr	r3, [pc, #152]	; (8001444 <HAL_GPIO_Init+0x340>)
 80013ac:	689b      	ldr	r3, [r3, #8]
 80013ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013b0:	693b      	ldr	r3, [r7, #16]
 80013b2:	43db      	mvns	r3, r3
 80013b4:	69ba      	ldr	r2, [r7, #24]
 80013b6:	4013      	ands	r3, r2
 80013b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d003      	beq.n	80013ce <HAL_GPIO_Init+0x2ca>
        {
          temp |= iocurrent;
 80013c6:	69ba      	ldr	r2, [r7, #24]
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	4313      	orrs	r3, r2
 80013cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013ce:	4a1d      	ldr	r2, [pc, #116]	; (8001444 <HAL_GPIO_Init+0x340>)
 80013d0:	69bb      	ldr	r3, [r7, #24]
 80013d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013d4:	4b1b      	ldr	r3, [pc, #108]	; (8001444 <HAL_GPIO_Init+0x340>)
 80013d6:	68db      	ldr	r3, [r3, #12]
 80013d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013da:	693b      	ldr	r3, [r7, #16]
 80013dc:	43db      	mvns	r3, r3
 80013de:	69ba      	ldr	r2, [r7, #24]
 80013e0:	4013      	ands	r3, r2
 80013e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d003      	beq.n	80013f8 <HAL_GPIO_Init+0x2f4>
        {
          temp |= iocurrent;
 80013f0:	69ba      	ldr	r2, [r7, #24]
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013f8:	4a12      	ldr	r2, [pc, #72]	; (8001444 <HAL_GPIO_Init+0x340>)
 80013fa:	69bb      	ldr	r3, [r7, #24]
 80013fc:	60d3      	str	r3, [r2, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013fe:	69fb      	ldr	r3, [r7, #28]
 8001400:	3301      	adds	r3, #1
 8001402:	61fb      	str	r3, [r7, #28]
 8001404:	69fb      	ldr	r3, [r7, #28]
 8001406:	2b0f      	cmp	r3, #15
 8001408:	f67f ae8a 	bls.w	8001120 <HAL_GPIO_Init+0x1c>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 800140c:	bf00      	nop
 800140e:	3724      	adds	r7, #36	; 0x24
 8001410:	46bd      	mov	sp, r7
 8001412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001416:	4770      	bx	lr
 8001418:	40023800 	.word	0x40023800
 800141c:	40013800 	.word	0x40013800
 8001420:	40020000 	.word	0x40020000
 8001424:	40020400 	.word	0x40020400
 8001428:	40020800 	.word	0x40020800
 800142c:	40020c00 	.word	0x40020c00
 8001430:	40021000 	.word	0x40021000
 8001434:	40021400 	.word	0x40021400
 8001438:	40021800 	.word	0x40021800
 800143c:	40021c00 	.word	0x40021c00
 8001440:	40022000 	.word	0x40022000
 8001444:	40013c00 	.word	0x40013c00

08001448 <HAL_MspInit>:
  * @note   This function is called from HAL_Init() function to perform system
  *         level initialization (GPIOs, clock, DMA, interrupt).
  * @retval None
  */
void HAL_MspInit(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0

}
 800144c:	bf00      	nop
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop

08001458 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b08e      	sub	sp, #56	; 0x38
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
 uint32_t tickstart = 0U;  
 8001460:	2300      	movs	r3, #0
 8001462:	637b      	str	r3, [r7, #52]	; 0x34
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f003 0301 	and.w	r3, r3, #1
 800146c:	2b00      	cmp	r3, #0
 800146e:	d04f      	beq.n	8001510 <HAL_RCC_OscConfig+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001470:	4ba4      	ldr	r3, [pc, #656]	; (8001704 <HAL_RCC_OscConfig+0x2ac>)
 8001472:	689b      	ldr	r3, [r3, #8]
 8001474:	f003 030c 	and.w	r3, r3, #12
 8001478:	2b04      	cmp	r3, #4
 800147a:	d00b      	beq.n	8001494 <HAL_RCC_OscConfig+0x3c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800147c:	4ba1      	ldr	r3, [pc, #644]	; (8001704 <HAL_RCC_OscConfig+0x2ac>)
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	f003 030c 	and.w	r3, r3, #12
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001484:	2b08      	cmp	r3, #8
 8001486:	d111      	bne.n	80014ac <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001488:	4b9e      	ldr	r3, [pc, #632]	; (8001704 <HAL_RCC_OscConfig+0x2ac>)
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001490:	2b00      	cmp	r3, #0
 8001492:	d00b      	beq.n	80014ac <HAL_RCC_OscConfig+0x54>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001494:	4b9b      	ldr	r3, [pc, #620]	; (8001704 <HAL_RCC_OscConfig+0x2ac>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800149c:	2b00      	cmp	r3, #0
 800149e:	d036      	beq.n	800150e <HAL_RCC_OscConfig+0xb6>
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d132      	bne.n	800150e <HAL_RCC_OscConfig+0xb6>
      {
        return HAL_ERROR;
 80014a8:	2301      	movs	r3, #1
 80014aa:	e1df      	b.n	800186c <HAL_RCC_OscConfig+0x414>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014ac:	4a96      	ldr	r2, [pc, #600]	; (8001708 <HAL_RCC_OscConfig+0x2b0>)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	7013      	strb	r3, [r2, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d013      	beq.n	80014e6 <HAL_RCC_OscConfig+0x8e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014be:	f7ff fde5 	bl	800108c <HAL_GetTick>
 80014c2:	6378      	str	r0, [r7, #52]	; 0x34
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014c4:	e008      	b.n	80014d8 <HAL_RCC_OscConfig+0x80>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014c6:	f7ff fde1 	bl	800108c <HAL_GetTick>
 80014ca:	4602      	mov	r2, r0
 80014cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80014ce:	1ad3      	subs	r3, r2, r3
 80014d0:	2bc8      	cmp	r3, #200	; 0xc8
 80014d2:	d901      	bls.n	80014d8 <HAL_RCC_OscConfig+0x80>
          {
            return HAL_TIMEOUT;
 80014d4:	2303      	movs	r3, #3
 80014d6:	e1c9      	b.n	800186c <HAL_RCC_OscConfig+0x414>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014d8:	4b8a      	ldr	r3, [pc, #552]	; (8001704 <HAL_RCC_OscConfig+0x2ac>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d0f0      	beq.n	80014c6 <HAL_RCC_OscConfig+0x6e>
 80014e4:	e014      	b.n	8001510 <HAL_RCC_OscConfig+0xb8>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014e6:	f7ff fdd1 	bl	800108c <HAL_GetTick>
 80014ea:	6378      	str	r0, [r7, #52]	; 0x34

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014ec:	e008      	b.n	8001500 <HAL_RCC_OscConfig+0xa8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014ee:	f7ff fdcd 	bl	800108c <HAL_GetTick>
 80014f2:	4602      	mov	r2, r0
 80014f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80014f6:	1ad3      	subs	r3, r2, r3
 80014f8:	2bc8      	cmp	r3, #200	; 0xc8
 80014fa:	d901      	bls.n	8001500 <HAL_RCC_OscConfig+0xa8>
          {
            return HAL_TIMEOUT;
 80014fc:	2303      	movs	r3, #3
 80014fe:	e1b5      	b.n	800186c <HAL_RCC_OscConfig+0x414>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001500:	4b80      	ldr	r3, [pc, #512]	; (8001704 <HAL_RCC_OscConfig+0x2ac>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001508:	2b00      	cmp	r3, #0
 800150a:	d1f0      	bne.n	80014ee <HAL_RCC_OscConfig+0x96>
 800150c:	e000      	b.n	8001510 <HAL_RCC_OscConfig+0xb8>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800150e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f003 0302 	and.w	r3, r3, #2
 8001518:	2b00      	cmp	r3, #0
 800151a:	d077      	beq.n	800160c <HAL_RCC_OscConfig+0x1b4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800151c:	4b79      	ldr	r3, [pc, #484]	; (8001704 <HAL_RCC_OscConfig+0x2ac>)
 800151e:	689b      	ldr	r3, [r3, #8]
 8001520:	f003 030c 	and.w	r3, r3, #12
 8001524:	2b00      	cmp	r3, #0
 8001526:	d00b      	beq.n	8001540 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001528:	4b76      	ldr	r3, [pc, #472]	; (8001704 <HAL_RCC_OscConfig+0x2ac>)
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	f003 030c 	and.w	r3, r3, #12
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001530:	2b08      	cmp	r3, #8
 8001532:	d126      	bne.n	8001582 <HAL_RCC_OscConfig+0x12a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001534:	4b73      	ldr	r3, [pc, #460]	; (8001704 <HAL_RCC_OscConfig+0x2ac>)
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800153c:	2b00      	cmp	r3, #0
 800153e:	d120      	bne.n	8001582 <HAL_RCC_OscConfig+0x12a>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001540:	4b70      	ldr	r3, [pc, #448]	; (8001704 <HAL_RCC_OscConfig+0x2ac>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f003 0302 	and.w	r3, r3, #2
 8001548:	2b00      	cmp	r3, #0
 800154a:	d005      	beq.n	8001558 <HAL_RCC_OscConfig+0x100>
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	2b01      	cmp	r3, #1
 8001552:	d001      	beq.n	8001558 <HAL_RCC_OscConfig+0x100>
      {
        return HAL_ERROR;
 8001554:	2301      	movs	r3, #1
 8001556:	e189      	b.n	800186c <HAL_RCC_OscConfig+0x414>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001558:	486a      	ldr	r0, [pc, #424]	; (8001704 <HAL_RCC_OscConfig+0x2ac>)
 800155a:	4b6a      	ldr	r3, [pc, #424]	; (8001704 <HAL_RCC_OscConfig+0x2ac>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6919      	ldr	r1, [r3, #16]
 8001566:	23f8      	movs	r3, #248	; 0xf8
 8001568:	623b      	str	r3, [r7, #32]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800156a:	6a3b      	ldr	r3, [r7, #32]
 800156c:	fa93 f3a3 	rbit	r3, r3
 8001570:	61fb      	str	r3, [r7, #28]
    result |= value & 1;
    s--;
  }
  result <<= s;                       // shift when v's highest bits are zero
#endif
  return(result);
 8001572:	69fb      	ldr	r3, [r7, #28]
 8001574:	fab3 f383 	clz	r3, r3
 8001578:	fa01 f303 	lsl.w	r3, r1, r3
 800157c:	4313      	orrs	r3, r2
 800157e:	6003      	str	r3, [r0, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001580:	e044      	b.n	800160c <HAL_RCC_OscConfig+0x1b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	68db      	ldr	r3, [r3, #12]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d02a      	beq.n	80015e0 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800158a:	4b60      	ldr	r3, [pc, #384]	; (800170c <HAL_RCC_OscConfig+0x2b4>)
 800158c:	2201      	movs	r2, #1
 800158e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001590:	f7ff fd7c 	bl	800108c <HAL_GetTick>
 8001594:	6378      	str	r0, [r7, #52]	; 0x34

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001596:	e008      	b.n	80015aa <HAL_RCC_OscConfig+0x152>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001598:	f7ff fd78 	bl	800108c <HAL_GetTick>
 800159c:	4602      	mov	r2, r0
 800159e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015a0:	1ad3      	subs	r3, r2, r3
 80015a2:	2b02      	cmp	r3, #2
 80015a4:	d901      	bls.n	80015aa <HAL_RCC_OscConfig+0x152>
          {
            return HAL_TIMEOUT;
 80015a6:	2303      	movs	r3, #3
 80015a8:	e160      	b.n	800186c <HAL_RCC_OscConfig+0x414>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015aa:	4b56      	ldr	r3, [pc, #344]	; (8001704 <HAL_RCC_OscConfig+0x2ac>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f003 0302 	and.w	r3, r3, #2
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d0f0      	beq.n	8001598 <HAL_RCC_OscConfig+0x140>
            return HAL_TIMEOUT;
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015b6:	4853      	ldr	r0, [pc, #332]	; (8001704 <HAL_RCC_OscConfig+0x2ac>)
 80015b8:	4b52      	ldr	r3, [pc, #328]	; (8001704 <HAL_RCC_OscConfig+0x2ac>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6919      	ldr	r1, [r3, #16]
 80015c4:	23f8      	movs	r3, #248	; 0xf8
 80015c6:	62fb      	str	r3, [r7, #44]	; 0x2c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015ca:	fa93 f3a3 	rbit	r3, r3
 80015ce:	61bb      	str	r3, [r7, #24]
    result |= value & 1;
    s--;
  }
  result <<= s;                       // shift when v's highest bits are zero
#endif
  return(result);
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	fab3 f383 	clz	r3, r3
 80015d6:	fa01 f303 	lsl.w	r3, r1, r3
 80015da:	4313      	orrs	r3, r2
 80015dc:	6003      	str	r3, [r0, #0]
 80015de:	e015      	b.n	800160c <HAL_RCC_OscConfig+0x1b4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015e0:	4b4a      	ldr	r3, [pc, #296]	; (800170c <HAL_RCC_OscConfig+0x2b4>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015e6:	f7ff fd51 	bl	800108c <HAL_GetTick>
 80015ea:	6378      	str	r0, [r7, #52]	; 0x34
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015ec:	e008      	b.n	8001600 <HAL_RCC_OscConfig+0x1a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015ee:	f7ff fd4d 	bl	800108c <HAL_GetTick>
 80015f2:	4602      	mov	r2, r0
 80015f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015f6:	1ad3      	subs	r3, r2, r3
 80015f8:	2b02      	cmp	r3, #2
 80015fa:	d901      	bls.n	8001600 <HAL_RCC_OscConfig+0x1a8>
          {
            return HAL_TIMEOUT;
 80015fc:	2303      	movs	r3, #3
 80015fe:	e135      	b.n	800186c <HAL_RCC_OscConfig+0x414>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001600:	4b40      	ldr	r3, [pc, #256]	; (8001704 <HAL_RCC_OscConfig+0x2ac>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f003 0302 	and.w	r3, r3, #2
 8001608:	2b00      	cmp	r3, #0
 800160a:	d1f0      	bne.n	80015ee <HAL_RCC_OscConfig+0x196>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f003 0308 	and.w	r3, r3, #8
 8001614:	2b00      	cmp	r3, #0
 8001616:	d030      	beq.n	800167a <HAL_RCC_OscConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	695b      	ldr	r3, [r3, #20]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d016      	beq.n	800164e <HAL_RCC_OscConfig+0x1f6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001620:	4b3b      	ldr	r3, [pc, #236]	; (8001710 <HAL_RCC_OscConfig+0x2b8>)
 8001622:	2201      	movs	r2, #1
 8001624:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001626:	f7ff fd31 	bl	800108c <HAL_GetTick>
 800162a:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800162c:	e008      	b.n	8001640 <HAL_RCC_OscConfig+0x1e8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800162e:	f7ff fd2d 	bl	800108c <HAL_GetTick>
 8001632:	4602      	mov	r2, r0
 8001634:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001636:	1ad3      	subs	r3, r2, r3
 8001638:	2b02      	cmp	r3, #2
 800163a:	d901      	bls.n	8001640 <HAL_RCC_OscConfig+0x1e8>
        {
          return HAL_TIMEOUT;
 800163c:	2303      	movs	r3, #3
 800163e:	e115      	b.n	800186c <HAL_RCC_OscConfig+0x414>
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001640:	4b30      	ldr	r3, [pc, #192]	; (8001704 <HAL_RCC_OscConfig+0x2ac>)
 8001642:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001644:	f003 0302 	and.w	r3, r3, #2
 8001648:	2b00      	cmp	r3, #0
 800164a:	d0f0      	beq.n	800162e <HAL_RCC_OscConfig+0x1d6>
 800164c:	e015      	b.n	800167a <HAL_RCC_OscConfig+0x222>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800164e:	4b30      	ldr	r3, [pc, #192]	; (8001710 <HAL_RCC_OscConfig+0x2b8>)
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001654:	f7ff fd1a 	bl	800108c <HAL_GetTick>
 8001658:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800165a:	e008      	b.n	800166e <HAL_RCC_OscConfig+0x216>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800165c:	f7ff fd16 	bl	800108c <HAL_GetTick>
 8001660:	4602      	mov	r2, r0
 8001662:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	2b02      	cmp	r3, #2
 8001668:	d901      	bls.n	800166e <HAL_RCC_OscConfig+0x216>
        {
          return HAL_TIMEOUT;
 800166a:	2303      	movs	r3, #3
 800166c:	e0fe      	b.n	800186c <HAL_RCC_OscConfig+0x414>
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800166e:	4b25      	ldr	r3, [pc, #148]	; (8001704 <HAL_RCC_OscConfig+0x2ac>)
 8001670:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001672:	f003 0302 	and.w	r3, r3, #2
 8001676:	2b00      	cmp	r3, #0
 8001678:	d1f0      	bne.n	800165c <HAL_RCC_OscConfig+0x204>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f003 0304 	and.w	r3, r3, #4
 8001682:	2b00      	cmp	r3, #0
 8001684:	d066      	beq.n	8001754 <HAL_RCC_OscConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001686:	2300      	movs	r3, #0
 8001688:	60bb      	str	r3, [r7, #8]
 800168a:	4a1e      	ldr	r2, [pc, #120]	; (8001704 <HAL_RCC_OscConfig+0x2ac>)
 800168c:	4b1d      	ldr	r3, [pc, #116]	; (8001704 <HAL_RCC_OscConfig+0x2ac>)
 800168e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001690:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001694:	6413      	str	r3, [r2, #64]	; 0x40
 8001696:	4b1b      	ldr	r3, [pc, #108]	; (8001704 <HAL_RCC_OscConfig+0x2ac>)
 8001698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800169a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800169e:	60bb      	str	r3, [r7, #8]
 80016a0:	68bb      	ldr	r3, [r7, #8]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80016a2:	4a1c      	ldr	r2, [pc, #112]	; (8001714 <HAL_RCC_OscConfig+0x2bc>)
 80016a4:	4b1b      	ldr	r3, [pc, #108]	; (8001714 <HAL_RCC_OscConfig+0x2bc>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016ac:	6013      	str	r3, [r2, #0]
    
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
 80016ae:	f7ff fced 	bl	800108c <HAL_GetTick>
 80016b2:	6378      	str	r0, [r7, #52]	; 0x34
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80016b4:	e008      	b.n	80016c8 <HAL_RCC_OscConfig+0x270>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80016b6:	f7ff fce9 	bl	800108c <HAL_GetTick>
 80016ba:	4602      	mov	r2, r0
 80016bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016be:	1ad3      	subs	r3, r2, r3
 80016c0:	2b02      	cmp	r3, #2
 80016c2:	d901      	bls.n	80016c8 <HAL_RCC_OscConfig+0x270>
      {
        return HAL_TIMEOUT;
 80016c4:	2303      	movs	r3, #3
 80016c6:	e0d1      	b.n	800186c <HAL_RCC_OscConfig+0x414>
    PWR->CR |= PWR_CR_DBP;
    
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80016c8:	4b12      	ldr	r3, [pc, #72]	; (8001714 <HAL_RCC_OscConfig+0x2bc>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d0f0      	beq.n	80016b6 <HAL_RCC_OscConfig+0x25e>
        return HAL_TIMEOUT;
      }      
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016d4:	4a10      	ldr	r2, [pc, #64]	; (8001718 <HAL_RCC_OscConfig+0x2c0>)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	b2db      	uxtb	r3, r3
 80016dc:	7013      	strb	r3, [r2, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d021      	beq.n	800172a <HAL_RCC_OscConfig+0x2d2>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016e6:	f7ff fcd1 	bl	800108c <HAL_GetTick>
 80016ea:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016ec:	e016      	b.n	800171c <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016ee:	f7ff fccd 	bl	800108c <HAL_GetTick>
 80016f2:	4602      	mov	r2, r0
 80016f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016f6:	1ad3      	subs	r3, r2, r3
 80016f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d90d      	bls.n	800171c <HAL_RCC_OscConfig+0x2c4>
        {
          return HAL_TIMEOUT;
 8001700:	2303      	movs	r3, #3
 8001702:	e0b3      	b.n	800186c <HAL_RCC_OscConfig+0x414>
 8001704:	40023800 	.word	0x40023800
 8001708:	40023802 	.word	0x40023802
 800170c:	42470000 	.word	0x42470000
 8001710:	42470e80 	.word	0x42470e80
 8001714:	40007000 	.word	0x40007000
 8001718:	40023870 	.word	0x40023870
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800171c:	4b55      	ldr	r3, [pc, #340]	; (8001874 <HAL_RCC_OscConfig+0x41c>)
 800171e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001720:	f003 0302 	and.w	r3, r3, #2
 8001724:	2b00      	cmp	r3, #0
 8001726:	d0e2      	beq.n	80016ee <HAL_RCC_OscConfig+0x296>
 8001728:	e014      	b.n	8001754 <HAL_RCC_OscConfig+0x2fc>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800172a:	f7ff fcaf 	bl	800108c <HAL_GetTick>
 800172e:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001730:	e00a      	b.n	8001748 <HAL_RCC_OscConfig+0x2f0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001732:	f7ff fcab 	bl	800108c <HAL_GetTick>
 8001736:	4602      	mov	r2, r0
 8001738:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800173a:	1ad3      	subs	r3, r2, r3
 800173c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001740:	4293      	cmp	r3, r2
 8001742:	d901      	bls.n	8001748 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001744:	2303      	movs	r3, #3
 8001746:	e091      	b.n	800186c <HAL_RCC_OscConfig+0x414>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001748:	4b4a      	ldr	r3, [pc, #296]	; (8001874 <HAL_RCC_OscConfig+0x41c>)
 800174a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800174c:	f003 0302 	and.w	r3, r3, #2
 8001750:	2b00      	cmp	r3, #0
 8001752:	d1ee      	bne.n	8001732 <HAL_RCC_OscConfig+0x2da>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	699b      	ldr	r3, [r3, #24]
 8001758:	2b00      	cmp	r3, #0
 800175a:	f000 8086 	beq.w	800186a <HAL_RCC_OscConfig+0x412>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800175e:	4b45      	ldr	r3, [pc, #276]	; (8001874 <HAL_RCC_OscConfig+0x41c>)
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	f003 030c 	and.w	r3, r3, #12
 8001766:	2b08      	cmp	r3, #8
 8001768:	d07d      	beq.n	8001866 <HAL_RCC_OscConfig+0x40e>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	699b      	ldr	r3, [r3, #24]
 800176e:	2b02      	cmp	r3, #2
 8001770:	d162      	bne.n	8001838 <HAL_RCC_OscConfig+0x3e0>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001772:	4b41      	ldr	r3, [pc, #260]	; (8001878 <HAL_RCC_OscConfig+0x420>)
 8001774:	2200      	movs	r2, #0
 8001776:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001778:	f7ff fc88 	bl	800108c <HAL_GetTick>
 800177c:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800177e:	e008      	b.n	8001792 <HAL_RCC_OscConfig+0x33a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001780:	f7ff fc84 	bl	800108c <HAL_GetTick>
 8001784:	4602      	mov	r2, r0
 8001786:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	2b02      	cmp	r3, #2
 800178c:	d901      	bls.n	8001792 <HAL_RCC_OscConfig+0x33a>
          {
            return HAL_TIMEOUT;
 800178e:	2303      	movs	r3, #3
 8001790:	e06c      	b.n	800186c <HAL_RCC_OscConfig+0x414>
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001792:	4b38      	ldr	r3, [pc, #224]	; (8001874 <HAL_RCC_OscConfig+0x41c>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800179a:	2b00      	cmp	r3, #0
 800179c:	d1f0      	bne.n	8001780 <HAL_RCC_OscConfig+0x328>
            return HAL_TIMEOUT;
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800179e:	4835      	ldr	r0, [pc, #212]	; (8001874 <HAL_RCC_OscConfig+0x41c>)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	69da      	ldr	r2, [r3, #28]
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6a1b      	ldr	r3, [r3, #32]
 80017a8:	431a      	orrs	r2, r3
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80017ae:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80017b2:	62bb      	str	r3, [r7, #40]	; 0x28
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017b6:	fa93 f3a3 	rbit	r3, r3
 80017ba:	60fb      	str	r3, [r7, #12]
    result |= value & 1;
    s--;
  }
  result <<= s;                       // shift when v's highest bits are zero
#endif
  return(result);
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	fab3 f383 	clz	r3, r3
 80017c2:	fa01 f303 	lsl.w	r3, r1, r3
 80017c6:	431a      	orrs	r2, r3
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017cc:	085b      	lsrs	r3, r3, #1
 80017ce:	1e59      	subs	r1, r3, #1
 80017d0:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80017d4:	627b      	str	r3, [r7, #36]	; 0x24
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017d8:	fa93 f3a3 	rbit	r3, r3
 80017dc:	613b      	str	r3, [r7, #16]
    result |= value & 1;
    s--;
  }
  result <<= s;                       // shift when v's highest bits are zero
#endif
  return(result);
 80017de:	693b      	ldr	r3, [r7, #16]
 80017e0:	fab3 f383 	clz	r3, r3
 80017e4:	fa01 f303 	lsl.w	r3, r1, r3
 80017e8:	431a      	orrs	r2, r3
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80017ee:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 80017f2:	633b      	str	r3, [r7, #48]	; 0x30
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017f6:	fa93 f3a3 	rbit	r3, r3
 80017fa:	617b      	str	r3, [r7, #20]
    result |= value & 1;
    s--;
  }
  result <<= s;                       // shift when v's highest bits are zero
#endif
  return(result);
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	fab3 f383 	clz	r3, r3
 8001802:	fa01 f303 	lsl.w	r3, r1, r3
 8001806:	4313      	orrs	r3, r2
 8001808:	6043      	str	r3, [r0, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800180a:	4b1b      	ldr	r3, [pc, #108]	; (8001878 <HAL_RCC_OscConfig+0x420>)
 800180c:	2201      	movs	r2, #1
 800180e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001810:	f7ff fc3c 	bl	800108c <HAL_GetTick>
 8001814:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001816:	e008      	b.n	800182a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001818:	f7ff fc38 	bl	800108c <HAL_GetTick>
 800181c:	4602      	mov	r2, r0
 800181e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	2b02      	cmp	r3, #2
 8001824:	d901      	bls.n	800182a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001826:	2303      	movs	r3, #3
 8001828:	e020      	b.n	800186c <HAL_RCC_OscConfig+0x414>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800182a:	4b12      	ldr	r3, [pc, #72]	; (8001874 <HAL_RCC_OscConfig+0x41c>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001832:	2b00      	cmp	r3, #0
 8001834:	d0f0      	beq.n	8001818 <HAL_RCC_OscConfig+0x3c0>
 8001836:	e018      	b.n	800186a <HAL_RCC_OscConfig+0x412>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001838:	4b0f      	ldr	r3, [pc, #60]	; (8001878 <HAL_RCC_OscConfig+0x420>)
 800183a:	2200      	movs	r2, #0
 800183c:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800183e:	f7ff fc25 	bl	800108c <HAL_GetTick>
 8001842:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001844:	e008      	b.n	8001858 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001846:	f7ff fc21 	bl	800108c <HAL_GetTick>
 800184a:	4602      	mov	r2, r0
 800184c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800184e:	1ad3      	subs	r3, r2, r3
 8001850:	2b02      	cmp	r3, #2
 8001852:	d901      	bls.n	8001858 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8001854:	2303      	movs	r3, #3
 8001856:	e009      	b.n	800186c <HAL_RCC_OscConfig+0x414>
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001858:	4b06      	ldr	r3, [pc, #24]	; (8001874 <HAL_RCC_OscConfig+0x41c>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001860:	2b00      	cmp	r3, #0
 8001862:	d1f0      	bne.n	8001846 <HAL_RCC_OscConfig+0x3ee>
 8001864:	e001      	b.n	800186a <HAL_RCC_OscConfig+0x412>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e000      	b.n	800186c <HAL_RCC_OscConfig+0x414>
    }
  }
  return HAL_OK;
 800186a:	2300      	movs	r3, #0
}
 800186c:	4618      	mov	r0, r3
 800186e:	3738      	adds	r7, #56	; 0x38
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	40023800 	.word	0x40023800
 8001878:	42470060 	.word	0x42470060

0800187c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b086      	sub	sp, #24
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
 8001884:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;   
 8001886:	2300      	movs	r3, #0
 8001888:	617b      	str	r3, [r7, #20]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800188a:	4b81      	ldr	r3, [pc, #516]	; (8001a90 <HAL_RCC_ClockConfig+0x214>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f003 020f 	and.w	r2, r3, #15
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	429a      	cmp	r2, r3
 8001896:	d20c      	bcs.n	80018b2 <HAL_RCC_ClockConfig+0x36>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001898:	4b7d      	ldr	r3, [pc, #500]	; (8001a90 <HAL_RCC_ClockConfig+0x214>)
 800189a:	683a      	ldr	r2, [r7, #0]
 800189c:	b2d2      	uxtb	r2, r2
 800189e:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80018a0:	4b7b      	ldr	r3, [pc, #492]	; (8001a90 <HAL_RCC_ClockConfig+0x214>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f003 020f 	and.w	r2, r3, #15
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	429a      	cmp	r2, r3
 80018ac:	d001      	beq.n	80018b2 <HAL_RCC_ClockConfig+0x36>
    {
      return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	e0ea      	b.n	8001a88 <HAL_RCC_ClockConfig+0x20c>
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f003 0302 	and.w	r3, r3, #2
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d008      	beq.n	80018d0 <HAL_RCC_ClockConfig+0x54>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018be:	4975      	ldr	r1, [pc, #468]	; (8001a94 <HAL_RCC_ClockConfig+0x218>)
 80018c0:	4b74      	ldr	r3, [pc, #464]	; (8001a94 <HAL_RCC_ClockConfig+0x218>)
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	4313      	orrs	r3, r2
 80018ce:	608b      	str	r3, [r1, #8]
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 0301 	and.w	r3, r3, #1
 80018d8:	2b00      	cmp	r3, #0
 80018da:	f000 8086 	beq.w	80019ea <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d107      	bne.n	80018f6 <HAL_RCC_ClockConfig+0x7a>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018e6:	4b6b      	ldr	r3, [pc, #428]	; (8001a94 <HAL_RCC_ClockConfig+0x218>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d119      	bne.n	8001926 <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	e0c8      	b.n	8001a88 <HAL_RCC_ClockConfig+0x20c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	2b02      	cmp	r3, #2
 80018fc:	d003      	beq.n	8001906 <HAL_RCC_ClockConfig+0x8a>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	685b      	ldr	r3, [r3, #4]
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8001902:	2b03      	cmp	r3, #3
 8001904:	d107      	bne.n	8001916 <HAL_RCC_ClockConfig+0x9a>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001906:	4b63      	ldr	r3, [pc, #396]	; (8001a94 <HAL_RCC_ClockConfig+0x218>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800190e:	2b00      	cmp	r3, #0
 8001910:	d109      	bne.n	8001926 <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e0b8      	b.n	8001a88 <HAL_RCC_ClockConfig+0x20c>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001916:	4b5f      	ldr	r3, [pc, #380]	; (8001a94 <HAL_RCC_ClockConfig+0x218>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f003 0302 	and.w	r3, r3, #2
 800191e:	2b00      	cmp	r3, #0
 8001920:	d101      	bne.n	8001926 <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	e0b0      	b.n	8001a88 <HAL_RCC_ClockConfig+0x20c>
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001926:	495b      	ldr	r1, [pc, #364]	; (8001a94 <HAL_RCC_ClockConfig+0x218>)
 8001928:	4b5a      	ldr	r3, [pc, #360]	; (8001a94 <HAL_RCC_ClockConfig+0x218>)
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	f023 0203 	bic.w	r2, r3, #3
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	4313      	orrs	r3, r2
 8001936:	608b      	str	r3, [r1, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001938:	f7ff fba8 	bl	800108c <HAL_GetTick>
 800193c:	6178      	str	r0, [r7, #20]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	2b01      	cmp	r3, #1
 8001944:	d112      	bne.n	800196c <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001946:	e00a      	b.n	800195e <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001948:	f7ff fba0 	bl	800108c <HAL_GetTick>
 800194c:	4602      	mov	r2, r0
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	f241 3288 	movw	r2, #5000	; 0x1388
 8001956:	4293      	cmp	r3, r2
 8001958:	d901      	bls.n	800195e <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 800195a:	2303      	movs	r3, #3
 800195c:	e094      	b.n	8001a88 <HAL_RCC_ClockConfig+0x20c>
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800195e:	4b4d      	ldr	r3, [pc, #308]	; (8001a94 <HAL_RCC_ClockConfig+0x218>)
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	f003 030c 	and.w	r3, r3, #12
 8001966:	2b04      	cmp	r3, #4
 8001968:	d1ee      	bne.n	8001948 <HAL_RCC_ClockConfig+0xcc>
 800196a:	e03e      	b.n	80019ea <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	2b02      	cmp	r3, #2
 8001972:	d112      	bne.n	800199a <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001974:	e00a      	b.n	800198c <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001976:	f7ff fb89 	bl	800108c <HAL_GetTick>
 800197a:	4602      	mov	r2, r0
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	1ad3      	subs	r3, r2, r3
 8001980:	f241 3288 	movw	r2, #5000	; 0x1388
 8001984:	4293      	cmp	r3, r2
 8001986:	d901      	bls.n	800198c <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8001988:	2303      	movs	r3, #3
 800198a:	e07d      	b.n	8001a88 <HAL_RCC_ClockConfig+0x20c>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800198c:	4b41      	ldr	r3, [pc, #260]	; (8001a94 <HAL_RCC_ClockConfig+0x218>)
 800198e:	689b      	ldr	r3, [r3, #8]
 8001990:	f003 030c 	and.w	r3, r3, #12
 8001994:	2b08      	cmp	r3, #8
 8001996:	d1ee      	bne.n	8001976 <HAL_RCC_ClockConfig+0xfa>
 8001998:	e027      	b.n	80019ea <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	2b03      	cmp	r3, #3
 80019a0:	d11d      	bne.n	80019de <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 80019a2:	e00a      	b.n	80019ba <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019a4:	f7ff fb72 	bl	800108c <HAL_GetTick>
 80019a8:	4602      	mov	r2, r0
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d901      	bls.n	80019ba <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 80019b6:	2303      	movs	r3, #3
 80019b8:	e066      	b.n	8001a88 <HAL_RCC_ClockConfig+0x20c>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 80019ba:	4b36      	ldr	r3, [pc, #216]	; (8001a94 <HAL_RCC_ClockConfig+0x218>)
 80019bc:	689b      	ldr	r3, [r3, #8]
 80019be:	f003 030c 	and.w	r3, r3, #12
 80019c2:	2b0c      	cmp	r3, #12
 80019c4:	d1ee      	bne.n	80019a4 <HAL_RCC_ClockConfig+0x128>
 80019c6:	e010      	b.n	80019ea <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019c8:	f7ff fb60 	bl	800108c <HAL_GetTick>
 80019cc:	4602      	mov	r2, r0
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d901      	bls.n	80019de <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 80019da:	2303      	movs	r3, #3
 80019dc:	e054      	b.n	8001a88 <HAL_RCC_ClockConfig+0x20c>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80019de:	4b2d      	ldr	r3, [pc, #180]	; (8001a94 <HAL_RCC_ClockConfig+0x218>)
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	f003 030c 	and.w	r3, r3, #12
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d1ee      	bne.n	80019c8 <HAL_RCC_ClockConfig+0x14c>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80019ea:	4b29      	ldr	r3, [pc, #164]	; (8001a90 <HAL_RCC_ClockConfig+0x214>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f003 020f 	and.w	r2, r3, #15
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	429a      	cmp	r2, r3
 80019f6:	d90c      	bls.n	8001a12 <HAL_RCC_ClockConfig+0x196>
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019f8:	4b25      	ldr	r3, [pc, #148]	; (8001a90 <HAL_RCC_ClockConfig+0x214>)
 80019fa:	683a      	ldr	r2, [r7, #0]
 80019fc:	b2d2      	uxtb	r2, r2
 80019fe:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001a00:	4b23      	ldr	r3, [pc, #140]	; (8001a90 <HAL_RCC_ClockConfig+0x214>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f003 020f 	and.w	r2, r3, #15
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	429a      	cmp	r2, r3
 8001a0c:	d001      	beq.n	8001a12 <HAL_RCC_ClockConfig+0x196>
    {
      return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e03a      	b.n	8001a88 <HAL_RCC_ClockConfig+0x20c>
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 0304 	and.w	r3, r3, #4
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d008      	beq.n	8001a30 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a1e:	491d      	ldr	r1, [pc, #116]	; (8001a94 <HAL_RCC_ClockConfig+0x218>)
 8001a20:	4b1c      	ldr	r3, [pc, #112]	; (8001a94 <HAL_RCC_ClockConfig+0x218>)
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	68db      	ldr	r3, [r3, #12]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	608b      	str	r3, [r1, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f003 0308 	and.w	r3, r3, #8
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d009      	beq.n	8001a50 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a3c:	4915      	ldr	r1, [pc, #84]	; (8001a94 <HAL_RCC_ClockConfig+0x218>)
 8001a3e:	4b15      	ldr	r3, [pc, #84]	; (8001a94 <HAL_RCC_ClockConfig+0x218>)
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	691b      	ldr	r3, [r3, #16]
 8001a4a:	00db      	lsls	r3, r3, #3
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8001a50:	f000 f826 	bl	8001aa0 <HAL_RCC_GetSysClockFreq>
 8001a54:	4601      	mov	r1, r0
 8001a56:	4b0f      	ldr	r3, [pc, #60]	; (8001a94 <HAL_RCC_ClockConfig+0x218>)
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001a5e:	23f0      	movs	r3, #240	; 0xf0
 8001a60:	613b      	str	r3, [r7, #16]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	fa93 f3a3 	rbit	r3, r3
 8001a68:	60fb      	str	r3, [r7, #12]
    result |= value & 1;
    s--;
  }
  result <<= s;                       // shift when v's highest bits are zero
#endif
  return(result);
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	fab3 f383 	clz	r3, r3
 8001a70:	fa22 f303 	lsr.w	r3, r2, r3
 8001a74:	4a08      	ldr	r2, [pc, #32]	; (8001a98 <HAL_RCC_ClockConfig+0x21c>)
 8001a76:	5cd3      	ldrb	r3, [r2, r3]
 8001a78:	fa21 f303 	lsr.w	r3, r1, r3
 8001a7c:	4a07      	ldr	r2, [pc, #28]	; (8001a9c <HAL_RCC_ClockConfig+0x220>)
 8001a7e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001a80:	200f      	movs	r0, #15
 8001a82:	f7ff f8ad 	bl	8000be0 <HAL_InitTick>
  
  return HAL_OK;
 8001a86:	2300      	movs	r3, #0
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3718      	adds	r7, #24
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	40023c00 	.word	0x40023c00
 8001a94:	40023800 	.word	0x40023800
 8001a98:	08003cfc 	.word	0x08003cfc
 8001a9c:	20000000 	.word	0x20000000

08001aa0 <HAL_RCC_GetSysClockFreq>:
  *         
  *               
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b08b      	sub	sp, #44	; 0x2c
 8001aa4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	61fb      	str	r3, [r7, #28]
 8001aaa:	2300      	movs	r3, #0
 8001aac:	627b      	str	r3, [r7, #36]	; 0x24
 8001aae:	2300      	movs	r3, #0
 8001ab0:	61bb      	str	r3, [r7, #24]
  uint32_t sysclockfreq = 0U;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	623b      	str	r3, [r7, #32]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ab6:	4b36      	ldr	r3, [pc, #216]	; (8001b90 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	f003 030c 	and.w	r3, r3, #12
 8001abe:	2b04      	cmp	r3, #4
 8001ac0:	d006      	beq.n	8001ad0 <HAL_RCC_GetSysClockFreq+0x30>
 8001ac2:	2b08      	cmp	r3, #8
 8001ac4:	d007      	beq.n	8001ad6 <HAL_RCC_GetSysClockFreq+0x36>
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d158      	bne.n	8001b7c <HAL_RCC_GetSysClockFreq+0xdc>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001aca:	4b32      	ldr	r3, [pc, #200]	; (8001b94 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001acc:	623b      	str	r3, [r7, #32]
       break;
 8001ace:	e058      	b.n	8001b82 <HAL_RCC_GetSysClockFreq+0xe2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001ad0:	4b31      	ldr	r3, [pc, #196]	; (8001b98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ad2:	623b      	str	r3, [r7, #32]
      break;
 8001ad4:	e055      	b.n	8001b82 <HAL_RCC_GetSysClockFreq+0xe2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ad6:	4b2e      	ldr	r3, [pc, #184]	; (8001b90 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ade:	61fb      	str	r3, [r7, #28]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001ae0:	4b2b      	ldr	r3, [pc, #172]	; (8001b90 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d017      	beq.n	8001b1c <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8001aec:	4a2a      	ldr	r2, [pc, #168]	; (8001b98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001aee:	69fb      	ldr	r3, [r7, #28]
 8001af0:	fbb2 f2f3 	udiv	r2, r2, r3
 8001af4:	4b26      	ldr	r3, [pc, #152]	; (8001b90 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001af6:	6859      	ldr	r1, [r3, #4]
 8001af8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001afc:	400b      	ands	r3, r1
 8001afe:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8001b02:	60f9      	str	r1, [r7, #12]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b04:	68f9      	ldr	r1, [r7, #12]
 8001b06:	fa91 f1a1 	rbit	r1, r1
 8001b0a:	60b9      	str	r1, [r7, #8]
    result |= value & 1;
    s--;
  }
  result <<= s;                       // shift when v's highest bits are zero
#endif
  return(result);
 8001b0c:	68b9      	ldr	r1, [r7, #8]
 8001b0e:	fab1 f181 	clz	r1, r1
 8001b12:	40cb      	lsrs	r3, r1
 8001b14:	fb03 f302 	mul.w	r3, r3, r2
 8001b18:	627b      	str	r3, [r7, #36]	; 0x24
 8001b1a:	e016      	b.n	8001b4a <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8001b1c:	4a1d      	ldr	r2, [pc, #116]	; (8001b94 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b24:	4b1a      	ldr	r3, [pc, #104]	; (8001b90 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001b26:	6859      	ldr	r1, [r3, #4]
 8001b28:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001b2c:	400b      	ands	r3, r1
 8001b2e:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8001b32:	6179      	str	r1, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b34:	6979      	ldr	r1, [r7, #20]
 8001b36:	fa91 f1a1 	rbit	r1, r1
 8001b3a:	6079      	str	r1, [r7, #4]
    result |= value & 1;
    s--;
  }
  result <<= s;                       // shift when v's highest bits are zero
#endif
  return(result);
 8001b3c:	6879      	ldr	r1, [r7, #4]
 8001b3e:	fab1 f181 	clz	r1, r1
 8001b42:	40cb      	lsrs	r3, r1
 8001b44:	fb03 f302 	mul.w	r3, r3, r2
 8001b48:	627b      	str	r3, [r7, #36]	; 0x24
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8001b4a:	4b11      	ldr	r3, [pc, #68]	; (8001b90 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001b52:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001b56:	613b      	str	r3, [r7, #16]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	fa93 f3a3 	rbit	r3, r3
 8001b5e:	603b      	str	r3, [r7, #0]
    result |= value & 1;
    s--;
  }
  result <<= s;                       // shift when v's highest bits are zero
#endif
  return(result);
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	fab3 f383 	clz	r3, r3
 8001b66:	fa22 f303 	lsr.w	r3, r2, r3
 8001b6a:	3301      	adds	r3, #1
 8001b6c:	005b      	lsls	r3, r3, #1
 8001b6e:	61bb      	str	r3, [r7, #24]
      
      sysclockfreq = pllvco/pllp;
 8001b70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b72:	69bb      	ldr	r3, [r7, #24]
 8001b74:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b78:	623b      	str	r3, [r7, #32]
      break;
 8001b7a:	e002      	b.n	8001b82 <HAL_RCC_GetSysClockFreq+0xe2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b7c:	4b05      	ldr	r3, [pc, #20]	; (8001b94 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001b7e:	623b      	str	r3, [r7, #32]
      break;
 8001b80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b82:	6a3b      	ldr	r3, [r7, #32]
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	372c      	adds	r7, #44	; 0x2c
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr
 8001b90:	40023800 	.word	0x40023800
 8001b94:	00f42400 	.word	0x00f42400
 8001b98:	007a1200 	.word	0x007a1200

08001b9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ba0:	4b03      	ldr	r3, [pc, #12]	; (8001bb0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop
 8001bb0:	20000000 	.word	0x20000000

08001bb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8001bba:	f7ff ffef 	bl	8001b9c <HAL_RCC_GetHCLKFreq>
 8001bbe:	4601      	mov	r1, r0
 8001bc0:	4b0b      	ldr	r3, [pc, #44]	; (8001bf0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001bc8:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001bcc:	607b      	str	r3, [r7, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	fa93 f3a3 	rbit	r3, r3
 8001bd4:	603b      	str	r3, [r7, #0]
    result |= value & 1;
    s--;
  }
  result <<= s;                       // shift when v's highest bits are zero
#endif
  return(result);
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	fab3 f383 	clz	r3, r3
 8001bdc:	fa22 f303 	lsr.w	r3, r2, r3
 8001be0:	4a04      	ldr	r2, [pc, #16]	; (8001bf4 <HAL_RCC_GetPCLK1Freq+0x40>)
 8001be2:	5cd3      	ldrb	r3, [r2, r3]
 8001be4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3708      	adds	r7, #8
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	40023800 	.word	0x40023800
 8001bf4:	08003cfc 	.word	0x08003cfc

08001bf8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8001bfe:	f7ff ffcd 	bl	8001b9c <HAL_RCC_GetHCLKFreq>
 8001c02:	4601      	mov	r1, r0
 8001c04:	4b0b      	ldr	r3, [pc, #44]	; (8001c34 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8001c06:	689b      	ldr	r3, [r3, #8]
 8001c08:	f403 4260 	and.w	r2, r3, #57344	; 0xe000
 8001c0c:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001c10:	607b      	str	r3, [r7, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	fa93 f3a3 	rbit	r3, r3
 8001c18:	603b      	str	r3, [r7, #0]
    result |= value & 1;
    s--;
  }
  result <<= s;                       // shift when v's highest bits are zero
#endif
  return(result);
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	fab3 f383 	clz	r3, r3
 8001c20:	fa22 f303 	lsr.w	r3, r2, r3
 8001c24:	4a04      	ldr	r2, [pc, #16]	; (8001c38 <HAL_RCC_GetPCLK2Freq+0x40>)
 8001c26:	5cd3      	ldrb	r3, [r2, r3]
 8001c28:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3708      	adds	r7, #8
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	40023800 	.word	0x40023800
 8001c38:	08003cfc 	.word	0x08003cfc

08001c3c <HAL_TIM_OC_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef* htim)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d101      	bne.n	8001c4e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e01d      	b.n	8001c8a <HAL_TIM_OC_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 
  if(htim->State == HAL_TIM_STATE_RESET)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d106      	bne.n	8001c68 <HAL_TIM_OC_Init+0x2c>
  { 
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	f000 f816 	bl	8001c94 <HAL_TIM_OC_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2202      	movs	r2, #2
 8001c6c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the Output Compare */  
  TIM_Base_SetConfig(htim->Instance,  &htim->Init); 
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	3304      	adds	r3, #4
 8001c78:	4619      	mov	r1, r3
 8001c7a:	4610      	mov	r0, r2
 8001c7c:	f000 f848 	bl	8001d10 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2201      	movs	r2, #1
 8001c84:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8001c88:	2300      	movs	r3, #0
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3708      	adds	r7, #8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop

08001c94 <HAL_TIM_OC_MspInit>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8001c9c:	bf00      	nop
 8001c9e:	370c      	adds	r7, #12
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr

08001ca8 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	6839      	ldr	r1, [r7, #0]
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f000 f8d2 	bl	8001e64 <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a10      	ldr	r2, [pc, #64]	; (8001d08 <HAL_TIM_OC_Start+0x60>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d004      	beq.n	8001cd4 <HAL_TIM_OC_Start+0x2c>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a0f      	ldr	r2, [pc, #60]	; (8001d0c <HAL_TIM_OC_Start+0x64>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d101      	bne.n	8001cd8 <HAL_TIM_OC_Start+0x30>
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	e000      	b.n	8001cda <HAL_TIM_OC_Start+0x32>
 8001cd8:	2300      	movs	r3, #0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d007      	beq.n	8001cee <HAL_TIM_OC_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	687a      	ldr	r2, [r7, #4]
 8001ce4:	6812      	ldr	r2, [r2, #0]
 8001ce6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001ce8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001cec:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim); 
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	687a      	ldr	r2, [r7, #4]
 8001cf4:	6812      	ldr	r2, [r2, #0]
 8001cf6:	6812      	ldr	r2, [r2, #0]
 8001cf8:	f042 0201 	orr.w	r2, r2, #1
 8001cfc:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8001cfe:	2300      	movs	r3, #0
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	3708      	adds	r7, #8
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	40010000 	.word	0x40010000
 8001d0c:	40010400 	.word	0x40010400

08001d10 <TIM_Base_SetConfig>:
  * @param  TIMx: TIM peripheral
  * @param  Structure: pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b085      	sub	sp, #20
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
 8001d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	4a44      	ldr	r2, [pc, #272]	; (8001e38 <TIM_Base_SetConfig+0x128>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d013      	beq.n	8001d54 <TIM_Base_SetConfig+0x44>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d32:	d00f      	beq.n	8001d54 <TIM_Base_SetConfig+0x44>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	4a41      	ldr	r2, [pc, #260]	; (8001e3c <TIM_Base_SetConfig+0x12c>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d00b      	beq.n	8001d54 <TIM_Base_SetConfig+0x44>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	4a40      	ldr	r2, [pc, #256]	; (8001e40 <TIM_Base_SetConfig+0x130>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d007      	beq.n	8001d54 <TIM_Base_SetConfig+0x44>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	4a3f      	ldr	r2, [pc, #252]	; (8001e44 <TIM_Base_SetConfig+0x134>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d003      	beq.n	8001d54 <TIM_Base_SetConfig+0x44>
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	4a3e      	ldr	r2, [pc, #248]	; (8001e48 <TIM_Base_SetConfig+0x138>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d101      	bne.n	8001d58 <TIM_Base_SetConfig+0x48>
 8001d54:	2301      	movs	r3, #1
 8001d56:	e000      	b.n	8001d5a <TIM_Base_SetConfig+0x4a>
 8001d58:	2300      	movs	r3, #0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d008      	beq.n	8001d70 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	68fa      	ldr	r2, [r7, #12]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	4a31      	ldr	r2, [pc, #196]	; (8001e38 <TIM_Base_SetConfig+0x128>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d02b      	beq.n	8001dd0 <TIM_Base_SetConfig+0xc0>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d7e:	d027      	beq.n	8001dd0 <TIM_Base_SetConfig+0xc0>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	4a2e      	ldr	r2, [pc, #184]	; (8001e3c <TIM_Base_SetConfig+0x12c>)
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d023      	beq.n	8001dd0 <TIM_Base_SetConfig+0xc0>
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	4a2d      	ldr	r2, [pc, #180]	; (8001e40 <TIM_Base_SetConfig+0x130>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d01f      	beq.n	8001dd0 <TIM_Base_SetConfig+0xc0>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	4a2c      	ldr	r2, [pc, #176]	; (8001e44 <TIM_Base_SetConfig+0x134>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d01b      	beq.n	8001dd0 <TIM_Base_SetConfig+0xc0>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	4a2b      	ldr	r2, [pc, #172]	; (8001e48 <TIM_Base_SetConfig+0x138>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d017      	beq.n	8001dd0 <TIM_Base_SetConfig+0xc0>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	4a2a      	ldr	r2, [pc, #168]	; (8001e4c <TIM_Base_SetConfig+0x13c>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d013      	beq.n	8001dd0 <TIM_Base_SetConfig+0xc0>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	4a29      	ldr	r2, [pc, #164]	; (8001e50 <TIM_Base_SetConfig+0x140>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d00f      	beq.n	8001dd0 <TIM_Base_SetConfig+0xc0>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	4a28      	ldr	r2, [pc, #160]	; (8001e54 <TIM_Base_SetConfig+0x144>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d00b      	beq.n	8001dd0 <TIM_Base_SetConfig+0xc0>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	4a27      	ldr	r2, [pc, #156]	; (8001e58 <TIM_Base_SetConfig+0x148>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d007      	beq.n	8001dd0 <TIM_Base_SetConfig+0xc0>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	4a26      	ldr	r2, [pc, #152]	; (8001e5c <TIM_Base_SetConfig+0x14c>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d003      	beq.n	8001dd0 <TIM_Base_SetConfig+0xc0>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	4a25      	ldr	r2, [pc, #148]	; (8001e60 <TIM_Base_SetConfig+0x150>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d101      	bne.n	8001dd4 <TIM_Base_SetConfig+0xc4>
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e000      	b.n	8001dd6 <TIM_Base_SetConfig+0xc6>
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d008      	beq.n	8001dec <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001de0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	68db      	ldr	r3, [r3, #12]
 8001de6:	68fa      	ldr	r2, [r7, #12]
 8001de8:	4313      	orrs	r3, r2
 8001dea:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	68fa      	ldr	r2, [r7, #12]
 8001df0:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	689a      	ldr	r2, [r3, #8]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	4a0c      	ldr	r2, [pc, #48]	; (8001e38 <TIM_Base_SetConfig+0x128>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d003      	beq.n	8001e12 <TIM_Base_SetConfig+0x102>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	4a0e      	ldr	r2, [pc, #56]	; (8001e48 <TIM_Base_SetConfig+0x138>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d101      	bne.n	8001e16 <TIM_Base_SetConfig+0x106>
 8001e12:	2301      	movs	r3, #1
 8001e14:	e000      	b.n	8001e18 <TIM_Base_SetConfig+0x108>
 8001e16:	2300      	movs	r3, #0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d003      	beq.n	8001e24 <TIM_Base_SetConfig+0x114>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	691a      	ldr	r2, [r3, #16]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2201      	movs	r2, #1
 8001e28:	615a      	str	r2, [r3, #20]
}
 8001e2a:	bf00      	nop
 8001e2c:	3714      	adds	r7, #20
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop
 8001e38:	40010000 	.word	0x40010000
 8001e3c:	40000400 	.word	0x40000400
 8001e40:	40000800 	.word	0x40000800
 8001e44:	40000c00 	.word	0x40000c00
 8001e48:	40010400 	.word	0x40010400
 8001e4c:	40014000 	.word	0x40014000
 8001e50:	40014400 	.word	0x40014400
 8001e54:	40014800 	.word	0x40014800
 8001e58:	40001800 	.word	0x40001800
 8001e5c:	40001c00 	.word	0x40001c00
 8001e60:	40002000 	.word	0x40002000

08001e64 <TIM_CCxChannelCmd>:
  * @param  ChannelState: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b087      	sub	sp, #28
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	60f8      	str	r0, [r7, #12]
 8001e6c:	60b9      	str	r1, [r7, #8]
 8001e6e:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8001e70:	2300      	movs	r3, #0
 8001e72:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8001e74:	2201      	movs	r2, #1
 8001e76:	68bb      	ldr	r3, [r7, #8]
 8001e78:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	6a1a      	ldr	r2, [r3, #32]
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	43db      	mvns	r3, r3
 8001e86:	401a      	ands	r2, r3
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	6a1a      	ldr	r2, [r3, #32]
 8001e90:	6879      	ldr	r1, [r7, #4]
 8001e92:	68bb      	ldr	r3, [r7, #8]
 8001e94:	fa01 f303 	lsl.w	r3, r1, r3
 8001e98:	431a      	orrs	r2, r3
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	621a      	str	r2, [r3, #32]
}
 8001e9e:	bf00      	nop
 8001ea0:	371c      	adds	r7, #28
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
 8001eaa:	bf00      	nop

08001eac <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d101      	bne.n	8001ebe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e03f      	b.n	8001f3e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d106      	bne.n	8001ed8 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f000 f838 	bl	8001f48 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2224      	movs	r2, #36	; 0x24
 8001edc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	687a      	ldr	r2, [r7, #4]
 8001ee6:	6812      	ldr	r2, [r2, #0]
 8001ee8:	68d2      	ldr	r2, [r2, #12]
 8001eea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001eee:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001ef0:	6878      	ldr	r0, [r7, #4]
 8001ef2:	f000 f833 	bl	8001f5c <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	687a      	ldr	r2, [r7, #4]
 8001efc:	6812      	ldr	r2, [r2, #0]
 8001efe:	6912      	ldr	r2, [r2, #16]
 8001f00:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001f04:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	687a      	ldr	r2, [r7, #4]
 8001f0c:	6812      	ldr	r2, [r2, #0]
 8001f0e:	6952      	ldr	r2, [r2, #20]
 8001f10:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001f14:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	687a      	ldr	r2, [r7, #4]
 8001f1c:	6812      	ldr	r2, [r2, #0]
 8001f1e:	68d2      	ldr	r2, [r2, #12]
 8001f20:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001f24:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2220      	movs	r2, #32
 8001f30:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2220      	movs	r2, #32
 8001f38:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8001f3c:	2300      	movs	r3, #0
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3708      	adds	r7, #8
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop

08001f48 <HAL_UART_MspInit>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
   /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */ 
}
 8001f50:	bf00      	nop
 8001f52:	370c      	adds	r7, #12
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr

08001f5c <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001f5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f5e:	b085      	sub	sp, #20
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8001f64:	2300      	movs	r3, #0
 8001f66:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	691b      	ldr	r3, [r3, #16]
 8001f6e:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001f76:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	68fa      	ldr	r2, [r7, #12]
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	68fa      	ldr	r2, [r7, #12]
 8001f88:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8001f98:	f023 030c 	bic.w	r3, r3, #12
 8001f9c:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	689a      	ldr	r2, [r3, #8]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	691b      	ldr	r3, [r3, #16]
 8001fa6:	431a      	orrs	r2, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	695b      	ldr	r3, [r3, #20]
 8001fac:	431a      	orrs	r2, r3
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	69db      	ldr	r3, [r3, #28]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	68fa      	ldr	r2, [r7, #12]
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	68fa      	ldr	r2, [r7, #12]
 8001fc0:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	695b      	ldr	r3, [r3, #20]
 8001fc8:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001fd0:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	699b      	ldr	r3, [r3, #24]
 8001fd6:	68fa      	ldr	r2, [r7, #12]
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	68fa      	ldr	r2, [r7, #12]
 8001fe2:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	69db      	ldr	r3, [r3, #28]
 8001fe8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001fec:	f040 80e4 	bne.w	80021b8 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4aab      	ldr	r2, [pc, #684]	; (80022a4 <UART_SetConfig+0x348>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d004      	beq.n	8002004 <UART_SetConfig+0xa8>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4aaa      	ldr	r2, [pc, #680]	; (80022a8 <UART_SetConfig+0x34c>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d16c      	bne.n	80020de <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681c      	ldr	r4, [r3, #0]
 8002008:	f7ff fdf6 	bl	8001bf8 <HAL_RCC_GetPCLK2Freq>
 800200c:	4602      	mov	r2, r0
 800200e:	4613      	mov	r3, r2
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	4413      	add	r3, r2
 8002014:	009a      	lsls	r2, r3, #2
 8002016:	441a      	add	r2, r3
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	005b      	lsls	r3, r3, #1
 800201e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002022:	4aa2      	ldr	r2, [pc, #648]	; (80022ac <UART_SetConfig+0x350>)
 8002024:	fba2 2303 	umull	r2, r3, r2, r3
 8002028:	095b      	lsrs	r3, r3, #5
 800202a:	011d      	lsls	r5, r3, #4
 800202c:	f7ff fde4 	bl	8001bf8 <HAL_RCC_GetPCLK2Freq>
 8002030:	4602      	mov	r2, r0
 8002032:	4613      	mov	r3, r2
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	4413      	add	r3, r2
 8002038:	009a      	lsls	r2, r3, #2
 800203a:	441a      	add	r2, r3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	005b      	lsls	r3, r3, #1
 8002042:	fbb2 f6f3 	udiv	r6, r2, r3
 8002046:	f7ff fdd7 	bl	8001bf8 <HAL_RCC_GetPCLK2Freq>
 800204a:	4602      	mov	r2, r0
 800204c:	4613      	mov	r3, r2
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	4413      	add	r3, r2
 8002052:	009a      	lsls	r2, r3, #2
 8002054:	441a      	add	r2, r3
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	005b      	lsls	r3, r3, #1
 800205c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002060:	4a92      	ldr	r2, [pc, #584]	; (80022ac <UART_SetConfig+0x350>)
 8002062:	fba2 2303 	umull	r2, r3, r2, r3
 8002066:	095b      	lsrs	r3, r3, #5
 8002068:	2264      	movs	r2, #100	; 0x64
 800206a:	fb02 f303 	mul.w	r3, r2, r3
 800206e:	1af3      	subs	r3, r6, r3
 8002070:	00db      	lsls	r3, r3, #3
 8002072:	3332      	adds	r3, #50	; 0x32
 8002074:	4a8d      	ldr	r2, [pc, #564]	; (80022ac <UART_SetConfig+0x350>)
 8002076:	fba2 2303 	umull	r2, r3, r2, r3
 800207a:	095b      	lsrs	r3, r3, #5
 800207c:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 8002080:	005b      	lsls	r3, r3, #1
 8002082:	441d      	add	r5, r3
 8002084:	f7ff fdb8 	bl	8001bf8 <HAL_RCC_GetPCLK2Freq>
 8002088:	4602      	mov	r2, r0
 800208a:	4613      	mov	r3, r2
 800208c:	009b      	lsls	r3, r3, #2
 800208e:	4413      	add	r3, r2
 8002090:	009a      	lsls	r2, r3, #2
 8002092:	441a      	add	r2, r3
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	005b      	lsls	r3, r3, #1
 800209a:	fbb2 f6f3 	udiv	r6, r2, r3
 800209e:	f7ff fdab 	bl	8001bf8 <HAL_RCC_GetPCLK2Freq>
 80020a2:	4602      	mov	r2, r0
 80020a4:	4613      	mov	r3, r2
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	4413      	add	r3, r2
 80020aa:	009a      	lsls	r2, r3, #2
 80020ac:	441a      	add	r2, r3
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	005b      	lsls	r3, r3, #1
 80020b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80020b8:	4a7c      	ldr	r2, [pc, #496]	; (80022ac <UART_SetConfig+0x350>)
 80020ba:	fba2 2303 	umull	r2, r3, r2, r3
 80020be:	095b      	lsrs	r3, r3, #5
 80020c0:	2264      	movs	r2, #100	; 0x64
 80020c2:	fb02 f303 	mul.w	r3, r2, r3
 80020c6:	1af3      	subs	r3, r6, r3
 80020c8:	00db      	lsls	r3, r3, #3
 80020ca:	3332      	adds	r3, #50	; 0x32
 80020cc:	4a77      	ldr	r2, [pc, #476]	; (80022ac <UART_SetConfig+0x350>)
 80020ce:	fba2 2303 	umull	r2, r3, r2, r3
 80020d2:	095b      	lsrs	r3, r3, #5
 80020d4:	f003 0307 	and.w	r3, r3, #7
 80020d8:	442b      	add	r3, r5
 80020da:	60a3      	str	r3, [r4, #8]
 80020dc:	e154      	b.n	8002388 <UART_SetConfig+0x42c>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681c      	ldr	r4, [r3, #0]
 80020e2:	f7ff fd67 	bl	8001bb4 <HAL_RCC_GetPCLK1Freq>
 80020e6:	4602      	mov	r2, r0
 80020e8:	4613      	mov	r3, r2
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	4413      	add	r3, r2
 80020ee:	009a      	lsls	r2, r3, #2
 80020f0:	441a      	add	r2, r3
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	005b      	lsls	r3, r3, #1
 80020f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80020fc:	4a6b      	ldr	r2, [pc, #428]	; (80022ac <UART_SetConfig+0x350>)
 80020fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002102:	095b      	lsrs	r3, r3, #5
 8002104:	011d      	lsls	r5, r3, #4
 8002106:	f7ff fd55 	bl	8001bb4 <HAL_RCC_GetPCLK1Freq>
 800210a:	4602      	mov	r2, r0
 800210c:	4613      	mov	r3, r2
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	4413      	add	r3, r2
 8002112:	009a      	lsls	r2, r3, #2
 8002114:	441a      	add	r2, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	005b      	lsls	r3, r3, #1
 800211c:	fbb2 f6f3 	udiv	r6, r2, r3
 8002120:	f7ff fd48 	bl	8001bb4 <HAL_RCC_GetPCLK1Freq>
 8002124:	4602      	mov	r2, r0
 8002126:	4613      	mov	r3, r2
 8002128:	009b      	lsls	r3, r3, #2
 800212a:	4413      	add	r3, r2
 800212c:	009a      	lsls	r2, r3, #2
 800212e:	441a      	add	r2, r3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	005b      	lsls	r3, r3, #1
 8002136:	fbb2 f3f3 	udiv	r3, r2, r3
 800213a:	4a5c      	ldr	r2, [pc, #368]	; (80022ac <UART_SetConfig+0x350>)
 800213c:	fba2 2303 	umull	r2, r3, r2, r3
 8002140:	095b      	lsrs	r3, r3, #5
 8002142:	2264      	movs	r2, #100	; 0x64
 8002144:	fb02 f303 	mul.w	r3, r2, r3
 8002148:	1af3      	subs	r3, r6, r3
 800214a:	00db      	lsls	r3, r3, #3
 800214c:	3332      	adds	r3, #50	; 0x32
 800214e:	4a57      	ldr	r2, [pc, #348]	; (80022ac <UART_SetConfig+0x350>)
 8002150:	fba2 2303 	umull	r2, r3, r2, r3
 8002154:	095b      	lsrs	r3, r3, #5
 8002156:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 800215a:	005b      	lsls	r3, r3, #1
 800215c:	441d      	add	r5, r3
 800215e:	f7ff fd29 	bl	8001bb4 <HAL_RCC_GetPCLK1Freq>
 8002162:	4602      	mov	r2, r0
 8002164:	4613      	mov	r3, r2
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	4413      	add	r3, r2
 800216a:	009a      	lsls	r2, r3, #2
 800216c:	441a      	add	r2, r3
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	005b      	lsls	r3, r3, #1
 8002174:	fbb2 f6f3 	udiv	r6, r2, r3
 8002178:	f7ff fd1c 	bl	8001bb4 <HAL_RCC_GetPCLK1Freq>
 800217c:	4602      	mov	r2, r0
 800217e:	4613      	mov	r3, r2
 8002180:	009b      	lsls	r3, r3, #2
 8002182:	4413      	add	r3, r2
 8002184:	009a      	lsls	r2, r3, #2
 8002186:	441a      	add	r2, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	005b      	lsls	r3, r3, #1
 800218e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002192:	4a46      	ldr	r2, [pc, #280]	; (80022ac <UART_SetConfig+0x350>)
 8002194:	fba2 2303 	umull	r2, r3, r2, r3
 8002198:	095b      	lsrs	r3, r3, #5
 800219a:	2264      	movs	r2, #100	; 0x64
 800219c:	fb02 f303 	mul.w	r3, r2, r3
 80021a0:	1af3      	subs	r3, r6, r3
 80021a2:	00db      	lsls	r3, r3, #3
 80021a4:	3332      	adds	r3, #50	; 0x32
 80021a6:	4a41      	ldr	r2, [pc, #260]	; (80022ac <UART_SetConfig+0x350>)
 80021a8:	fba2 2303 	umull	r2, r3, r2, r3
 80021ac:	095b      	lsrs	r3, r3, #5
 80021ae:	f003 0307 	and.w	r3, r3, #7
 80021b2:	442b      	add	r3, r5
 80021b4:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 80021b6:	e0e7      	b.n	8002388 <UART_SetConfig+0x42c>
    }
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a39      	ldr	r2, [pc, #228]	; (80022a4 <UART_SetConfig+0x348>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d004      	beq.n	80021cc <UART_SetConfig+0x270>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a38      	ldr	r2, [pc, #224]	; (80022a8 <UART_SetConfig+0x34c>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d171      	bne.n	80022b0 <UART_SetConfig+0x354>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681c      	ldr	r4, [r3, #0]
 80021d0:	f7ff fd12 	bl	8001bf8 <HAL_RCC_GetPCLK2Freq>
 80021d4:	4602      	mov	r2, r0
 80021d6:	4613      	mov	r3, r2
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	4413      	add	r3, r2
 80021dc:	009a      	lsls	r2, r3, #2
 80021de:	441a      	add	r2, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	009b      	lsls	r3, r3, #2
 80021e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80021ea:	4a30      	ldr	r2, [pc, #192]	; (80022ac <UART_SetConfig+0x350>)
 80021ec:	fba2 2303 	umull	r2, r3, r2, r3
 80021f0:	095b      	lsrs	r3, r3, #5
 80021f2:	011d      	lsls	r5, r3, #4
 80021f4:	f7ff fd00 	bl	8001bf8 <HAL_RCC_GetPCLK2Freq>
 80021f8:	4602      	mov	r2, r0
 80021fa:	4613      	mov	r3, r2
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	4413      	add	r3, r2
 8002200:	009a      	lsls	r2, r3, #2
 8002202:	441a      	add	r2, r3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	fbb2 f6f3 	udiv	r6, r2, r3
 800220e:	f7ff fcf3 	bl	8001bf8 <HAL_RCC_GetPCLK2Freq>
 8002212:	4602      	mov	r2, r0
 8002214:	4613      	mov	r3, r2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	4413      	add	r3, r2
 800221a:	009a      	lsls	r2, r3, #2
 800221c:	441a      	add	r2, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	009b      	lsls	r3, r3, #2
 8002224:	fbb2 f3f3 	udiv	r3, r2, r3
 8002228:	4a20      	ldr	r2, [pc, #128]	; (80022ac <UART_SetConfig+0x350>)
 800222a:	fba2 2303 	umull	r2, r3, r2, r3
 800222e:	095b      	lsrs	r3, r3, #5
 8002230:	2264      	movs	r2, #100	; 0x64
 8002232:	fb02 f303 	mul.w	r3, r2, r3
 8002236:	1af3      	subs	r3, r6, r3
 8002238:	011b      	lsls	r3, r3, #4
 800223a:	3332      	adds	r3, #50	; 0x32
 800223c:	4a1b      	ldr	r2, [pc, #108]	; (80022ac <UART_SetConfig+0x350>)
 800223e:	fba2 2303 	umull	r2, r3, r2, r3
 8002242:	095b      	lsrs	r3, r3, #5
 8002244:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002248:	441d      	add	r5, r3
 800224a:	f7ff fcd5 	bl	8001bf8 <HAL_RCC_GetPCLK2Freq>
 800224e:	4602      	mov	r2, r0
 8002250:	4613      	mov	r3, r2
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	4413      	add	r3, r2
 8002256:	009a      	lsls	r2, r3, #2
 8002258:	441a      	add	r2, r3
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	fbb2 f6f3 	udiv	r6, r2, r3
 8002264:	f7ff fcc8 	bl	8001bf8 <HAL_RCC_GetPCLK2Freq>
 8002268:	4602      	mov	r2, r0
 800226a:	4613      	mov	r3, r2
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	4413      	add	r3, r2
 8002270:	009a      	lsls	r2, r3, #2
 8002272:	441a      	add	r2, r3
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	009b      	lsls	r3, r3, #2
 800227a:	fbb2 f3f3 	udiv	r3, r2, r3
 800227e:	4a0b      	ldr	r2, [pc, #44]	; (80022ac <UART_SetConfig+0x350>)
 8002280:	fba2 2303 	umull	r2, r3, r2, r3
 8002284:	095b      	lsrs	r3, r3, #5
 8002286:	2264      	movs	r2, #100	; 0x64
 8002288:	fb02 f303 	mul.w	r3, r2, r3
 800228c:	1af3      	subs	r3, r6, r3
 800228e:	011b      	lsls	r3, r3, #4
 8002290:	3332      	adds	r3, #50	; 0x32
 8002292:	4a06      	ldr	r2, [pc, #24]	; (80022ac <UART_SetConfig+0x350>)
 8002294:	fba2 2303 	umull	r2, r3, r2, r3
 8002298:	095b      	lsrs	r3, r3, #5
 800229a:	f003 030f 	and.w	r3, r3, #15
 800229e:	442b      	add	r3, r5
 80022a0:	60a3      	str	r3, [r4, #8]
 80022a2:	e071      	b.n	8002388 <UART_SetConfig+0x42c>
 80022a4:	40011000 	.word	0x40011000
 80022a8:	40011400 	.word	0x40011400
 80022ac:	51eb851f 	.word	0x51eb851f
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681c      	ldr	r4, [r3, #0]
 80022b4:	f7ff fc7e 	bl	8001bb4 <HAL_RCC_GetPCLK1Freq>
 80022b8:	4602      	mov	r2, r0
 80022ba:	4613      	mov	r3, r2
 80022bc:	009b      	lsls	r3, r3, #2
 80022be:	4413      	add	r3, r2
 80022c0:	009a      	lsls	r2, r3, #2
 80022c2:	441a      	add	r2, r3
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80022ce:	4a30      	ldr	r2, [pc, #192]	; (8002390 <UART_SetConfig+0x434>)
 80022d0:	fba2 2303 	umull	r2, r3, r2, r3
 80022d4:	095b      	lsrs	r3, r3, #5
 80022d6:	011d      	lsls	r5, r3, #4
 80022d8:	f7ff fc6c 	bl	8001bb4 <HAL_RCC_GetPCLK1Freq>
 80022dc:	4602      	mov	r2, r0
 80022de:	4613      	mov	r3, r2
 80022e0:	009b      	lsls	r3, r3, #2
 80022e2:	4413      	add	r3, r2
 80022e4:	009a      	lsls	r2, r3, #2
 80022e6:	441a      	add	r2, r3
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	fbb2 f6f3 	udiv	r6, r2, r3
 80022f2:	f7ff fc5f 	bl	8001bb4 <HAL_RCC_GetPCLK1Freq>
 80022f6:	4602      	mov	r2, r0
 80022f8:	4613      	mov	r3, r2
 80022fa:	009b      	lsls	r3, r3, #2
 80022fc:	4413      	add	r3, r2
 80022fe:	009a      	lsls	r2, r3, #2
 8002300:	441a      	add	r2, r3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	fbb2 f3f3 	udiv	r3, r2, r3
 800230c:	4a20      	ldr	r2, [pc, #128]	; (8002390 <UART_SetConfig+0x434>)
 800230e:	fba2 2303 	umull	r2, r3, r2, r3
 8002312:	095b      	lsrs	r3, r3, #5
 8002314:	2264      	movs	r2, #100	; 0x64
 8002316:	fb02 f303 	mul.w	r3, r2, r3
 800231a:	1af3      	subs	r3, r6, r3
 800231c:	011b      	lsls	r3, r3, #4
 800231e:	3332      	adds	r3, #50	; 0x32
 8002320:	4a1b      	ldr	r2, [pc, #108]	; (8002390 <UART_SetConfig+0x434>)
 8002322:	fba2 2303 	umull	r2, r3, r2, r3
 8002326:	095b      	lsrs	r3, r3, #5
 8002328:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800232c:	441d      	add	r5, r3
 800232e:	f7ff fc41 	bl	8001bb4 <HAL_RCC_GetPCLK1Freq>
 8002332:	4602      	mov	r2, r0
 8002334:	4613      	mov	r3, r2
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	4413      	add	r3, r2
 800233a:	009a      	lsls	r2, r3, #2
 800233c:	441a      	add	r2, r3
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	fbb2 f6f3 	udiv	r6, r2, r3
 8002348:	f7ff fc34 	bl	8001bb4 <HAL_RCC_GetPCLK1Freq>
 800234c:	4602      	mov	r2, r0
 800234e:	4613      	mov	r3, r2
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	4413      	add	r3, r2
 8002354:	009a      	lsls	r2, r3, #2
 8002356:	441a      	add	r2, r3
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	009b      	lsls	r3, r3, #2
 800235e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002362:	4a0b      	ldr	r2, [pc, #44]	; (8002390 <UART_SetConfig+0x434>)
 8002364:	fba2 2303 	umull	r2, r3, r2, r3
 8002368:	095b      	lsrs	r3, r3, #5
 800236a:	2264      	movs	r2, #100	; 0x64
 800236c:	fb02 f303 	mul.w	r3, r2, r3
 8002370:	1af3      	subs	r3, r6, r3
 8002372:	011b      	lsls	r3, r3, #4
 8002374:	3332      	adds	r3, #50	; 0x32
 8002376:	4a06      	ldr	r2, [pc, #24]	; (8002390 <UART_SetConfig+0x434>)
 8002378:	fba2 2303 	umull	r2, r3, r2, r3
 800237c:	095b      	lsrs	r3, r3, #5
 800237e:	f003 030f 	and.w	r3, r3, #15
 8002382:	442b      	add	r3, r5
 8002384:	60a3      	str	r3, [r4, #8]
    }
  }
}
 8002386:	e7ff      	b.n	8002388 <UART_SetConfig+0x42c>
 8002388:	bf00      	nop
 800238a:	3714      	adds	r7, #20
 800238c:	46bd      	mov	sp, r7
 800238e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002390:	51eb851f 	.word	0x51eb851f

08002394 <gpio_set>:
#include "mbed_error.h"

extern uint32_t Set_GPIO_Clock(uint32_t port_idx);

uint32_t gpio_set(PinName pin)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b082      	sub	sp, #8
 8002398:	af00      	add	r7, sp, #0
 800239a:	4603      	mov	r3, r0
 800239c:	80fb      	strh	r3, [r7, #6]
    MBED_ASSERT(pin != (PinName)NC);
 800239e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80023a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023a6:	d104      	bne.n	80023b2 <gpio_set+0x1e>
 80023a8:	2227      	movs	r2, #39	; 0x27
 80023aa:	490a      	ldr	r1, [pc, #40]	; (80023d4 <gpio_set+0x40>)
 80023ac:	480a      	ldr	r0, [pc, #40]	; (80023d8 <gpio_set+0x44>)
 80023ae:	f7fe f829 	bl	8000404 <mbed_assert_internal>

    pin_function(pin, STM_PIN_DATA(STM_MODE_INPUT, GPIO_NOPULL, 0));
 80023b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80023b6:	2100      	movs	r1, #0
 80023b8:	4618      	mov	r0, r3
 80023ba:	f000 f957 	bl	800266c <pin_function>
    return (uint32_t)(1 << ((uint32_t)pin & 0xF)); // Return the pin mask
 80023be:	88fb      	ldrh	r3, [r7, #6]
 80023c0:	f003 030f 	and.w	r3, r3, #15
 80023c4:	2201      	movs	r2, #1
 80023c6:	fa02 f303 	lsl.w	r3, r2, r3
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3708      	adds	r7, #8
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	08003b7c 	.word	0x08003b7c
 80023d8:	08003bbc 	.word	0x08003bbc

080023dc <gpio_init>:

void gpio_init(gpio_t *obj, PinName pin)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b086      	sub	sp, #24
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	460b      	mov	r3, r1
 80023e6:	807b      	strh	r3, [r7, #2]
    obj->pin = pin;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	887a      	ldrh	r2, [r7, #2]
 80023ec:	801a      	strh	r2, [r3, #0]
    if (pin == (PinName)NC)
 80023ee:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80023f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023f6:	d01e      	beq.n	8002436 <gpio_init+0x5a>
        return;

    uint32_t port_index = STM_PORT(pin);
 80023f8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80023fc:	091b      	lsrs	r3, r3, #4
 80023fe:	f003 030f 	and.w	r3, r3, #15
 8002402:	617b      	str	r3, [r7, #20]

    // Enable GPIO clock
    uint32_t gpio_add = Set_GPIO_Clock(port_index);
 8002404:	6978      	ldr	r0, [r7, #20]
 8002406:	f000 f859 	bl	80024bc <Set_GPIO_Clock>
 800240a:	6138      	str	r0, [r7, #16]
    GPIO_TypeDef *gpio = (GPIO_TypeDef *)gpio_add;
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	60fb      	str	r3, [r7, #12]

    // Fill GPIO object structure for future use
    obj->mask        = gpio_set(pin);
 8002410:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002414:	4618      	mov	r0, r3
 8002416:	f7ff ffbd 	bl	8002394 <gpio_set>
 800241a:	4602      	mov	r2, r0
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	605a      	str	r2, [r3, #4]
    obj->reg_in      = &gpio->IDR;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	f103 0210 	add.w	r2, r3, #16
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	609a      	str	r2, [r3, #8]
    obj->reg_set_clr = &gpio->BSRR;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	f103 0218 	add.w	r2, r3, #24
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	60da      	str	r2, [r3, #12]
 8002434:	e000      	b.n	8002438 <gpio_init+0x5c>

void gpio_init(gpio_t *obj, PinName pin)
{
    obj->pin = pin;
    if (pin == (PinName)NC)
        return;
 8002436:	bf00      	nop

    // Fill GPIO object structure for future use
    obj->mask        = gpio_set(pin);
    obj->reg_in      = &gpio->IDR;
    obj->reg_set_clr = &gpio->BSRR;
}
 8002438:	3718      	adds	r7, #24
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop

08002440 <gpio_mode>:

void gpio_mode(gpio_t *obj, PinMode mode)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b082      	sub	sp, #8
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
 8002448:	460b      	mov	r3, r1
 800244a:	70fb      	strb	r3, [r7, #3]
    pin_mode(obj->pin, mode);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002452:	78fa      	ldrb	r2, [r7, #3]
 8002454:	4611      	mov	r1, r2
 8002456:	4618      	mov	r0, r3
 8002458:	f000 f956 	bl	8002708 <pin_mode>
}
 800245c:	bf00      	nop
 800245e:	3708      	adds	r7, #8
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}

08002464 <gpio_dir>:

void gpio_dir(gpio_t *obj, PinDirection direction)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
 800246c:	460b      	mov	r3, r1
 800246e:	70fb      	strb	r3, [r7, #3]
    MBED_ASSERT(obj->pin != (PinName)NC);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002476:	f1b3 3fff 	cmp.w	r3, #4294967295
 800247a:	d104      	bne.n	8002486 <gpio_dir+0x22>
 800247c:	2246      	movs	r2, #70	; 0x46
 800247e:	490d      	ldr	r1, [pc, #52]	; (80024b4 <gpio_dir+0x50>)
 8002480:	480d      	ldr	r0, [pc, #52]	; (80024b8 <gpio_dir+0x54>)
 8002482:	f7fd ffbf 	bl	8000404 <mbed_assert_internal>
    if (direction == PIN_OUTPUT) {
 8002486:	78fb      	ldrb	r3, [r7, #3]
 8002488:	2b01      	cmp	r3, #1
 800248a:	d107      	bne.n	800249c <gpio_dir+0x38>
        pin_function(obj->pin, STM_PIN_DATA(STM_MODE_OUTPUT_PP, GPIO_NOPULL, 0));
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002492:	2101      	movs	r1, #1
 8002494:	4618      	mov	r0, r3
 8002496:	f000 f8e9 	bl	800266c <pin_function>
    } else { // PIN_INPUT
        pin_function(obj->pin, STM_PIN_DATA(STM_MODE_INPUT, GPIO_NOPULL, 0));
    }
}
 800249a:	e006      	b.n	80024aa <gpio_dir+0x46>
{
    MBED_ASSERT(obj->pin != (PinName)NC);
    if (direction == PIN_OUTPUT) {
        pin_function(obj->pin, STM_PIN_DATA(STM_MODE_OUTPUT_PP, GPIO_NOPULL, 0));
    } else { // PIN_INPUT
        pin_function(obj->pin, STM_PIN_DATA(STM_MODE_INPUT, GPIO_NOPULL, 0));
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024a2:	2100      	movs	r1, #0
 80024a4:	4618      	mov	r0, r3
 80024a6:	f000 f8e1 	bl	800266c <pin_function>
    }
}
 80024aa:	bf00      	nop
 80024ac:	3708      	adds	r7, #8
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	08003b7c 	.word	0x08003b7c
 80024b8:	08003bd0 	.word	0x08003bd0

080024bc <Set_GPIO_Clock>:
    0x10000000  // 12 = Reset GPIO_MODE_IT_EVT
};

// Enable GPIO clock and return GPIO base address
uint32_t Set_GPIO_Clock(uint32_t port_idx)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b08c      	sub	sp, #48	; 0x30
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
    uint32_t gpio_add = 0;
 80024c4:	2300      	movs	r3, #0
 80024c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    switch (port_idx) {
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2b08      	cmp	r3, #8
 80024cc:	f200 80af 	bhi.w	800262e <Set_GPIO_Clock+0x172>
 80024d0:	a201      	add	r2, pc, #4	; (adr r2, 80024d8 <Set_GPIO_Clock+0x1c>)
 80024d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024d6:	bf00      	nop
 80024d8:	080024fd 	.word	0x080024fd
 80024dc:	0800251f 	.word	0x0800251f
 80024e0:	08002541 	.word	0x08002541
 80024e4:	08002563 	.word	0x08002563
 80024e8:	08002585 	.word	0x08002585
 80024ec:	080025a7 	.word	0x080025a7
 80024f0:	080025c9 	.word	0x080025c9
 80024f4:	080025eb 	.word	0x080025eb
 80024f8:	0800260d 	.word	0x0800260d
        case PortA:
            gpio_add = GPIOA_BASE;
 80024fc:	4b50      	ldr	r3, [pc, #320]	; (8002640 <Set_GPIO_Clock+0x184>)
 80024fe:	62fb      	str	r3, [r7, #44]	; 0x2c
            __GPIOA_CLK_ENABLE();
 8002500:	2300      	movs	r3, #0
 8002502:	62bb      	str	r3, [r7, #40]	; 0x28
 8002504:	4a4f      	ldr	r2, [pc, #316]	; (8002644 <Set_GPIO_Clock+0x188>)
 8002506:	4b4f      	ldr	r3, [pc, #316]	; (8002644 <Set_GPIO_Clock+0x188>)
 8002508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250a:	f043 0301 	orr.w	r3, r3, #1
 800250e:	6313      	str	r3, [r2, #48]	; 0x30
 8002510:	4b4c      	ldr	r3, [pc, #304]	; (8002644 <Set_GPIO_Clock+0x188>)
 8002512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002514:	f003 0301 	and.w	r3, r3, #1
 8002518:	62bb      	str	r3, [r7, #40]	; 0x28
 800251a:	6abb      	ldr	r3, [r7, #40]	; 0x28
            break;
 800251c:	e08b      	b.n	8002636 <Set_GPIO_Clock+0x17a>
        case PortB:
            gpio_add = GPIOB_BASE;
 800251e:	4b4a      	ldr	r3, [pc, #296]	; (8002648 <Set_GPIO_Clock+0x18c>)
 8002520:	62fb      	str	r3, [r7, #44]	; 0x2c
            __GPIOB_CLK_ENABLE();
 8002522:	2300      	movs	r3, #0
 8002524:	627b      	str	r3, [r7, #36]	; 0x24
 8002526:	4a47      	ldr	r2, [pc, #284]	; (8002644 <Set_GPIO_Clock+0x188>)
 8002528:	4b46      	ldr	r3, [pc, #280]	; (8002644 <Set_GPIO_Clock+0x188>)
 800252a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252c:	f043 0302 	orr.w	r3, r3, #2
 8002530:	6313      	str	r3, [r2, #48]	; 0x30
 8002532:	4b44      	ldr	r3, [pc, #272]	; (8002644 <Set_GPIO_Clock+0x188>)
 8002534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002536:	f003 0302 	and.w	r3, r3, #2
 800253a:	627b      	str	r3, [r7, #36]	; 0x24
 800253c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
            break;
 800253e:	e07a      	b.n	8002636 <Set_GPIO_Clock+0x17a>
        case PortC:
            gpio_add = GPIOC_BASE;
 8002540:	4b42      	ldr	r3, [pc, #264]	; (800264c <Set_GPIO_Clock+0x190>)
 8002542:	62fb      	str	r3, [r7, #44]	; 0x2c
            __GPIOC_CLK_ENABLE();
 8002544:	2300      	movs	r3, #0
 8002546:	623b      	str	r3, [r7, #32]
 8002548:	4a3e      	ldr	r2, [pc, #248]	; (8002644 <Set_GPIO_Clock+0x188>)
 800254a:	4b3e      	ldr	r3, [pc, #248]	; (8002644 <Set_GPIO_Clock+0x188>)
 800254c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800254e:	f043 0304 	orr.w	r3, r3, #4
 8002552:	6313      	str	r3, [r2, #48]	; 0x30
 8002554:	4b3b      	ldr	r3, [pc, #236]	; (8002644 <Set_GPIO_Clock+0x188>)
 8002556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002558:	f003 0304 	and.w	r3, r3, #4
 800255c:	623b      	str	r3, [r7, #32]
 800255e:	6a3b      	ldr	r3, [r7, #32]
            break;
 8002560:	e069      	b.n	8002636 <Set_GPIO_Clock+0x17a>
#if defined GPIOD_BASE
        case PortD:
            gpio_add = GPIOD_BASE;
 8002562:	4b3b      	ldr	r3, [pc, #236]	; (8002650 <Set_GPIO_Clock+0x194>)
 8002564:	62fb      	str	r3, [r7, #44]	; 0x2c
            __GPIOD_CLK_ENABLE();
 8002566:	2300      	movs	r3, #0
 8002568:	61fb      	str	r3, [r7, #28]
 800256a:	4a36      	ldr	r2, [pc, #216]	; (8002644 <Set_GPIO_Clock+0x188>)
 800256c:	4b35      	ldr	r3, [pc, #212]	; (8002644 <Set_GPIO_Clock+0x188>)
 800256e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002570:	f043 0308 	orr.w	r3, r3, #8
 8002574:	6313      	str	r3, [r2, #48]	; 0x30
 8002576:	4b33      	ldr	r3, [pc, #204]	; (8002644 <Set_GPIO_Clock+0x188>)
 8002578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257a:	f003 0308 	and.w	r3, r3, #8
 800257e:	61fb      	str	r3, [r7, #28]
 8002580:	69fb      	ldr	r3, [r7, #28]
            break;
 8002582:	e058      	b.n	8002636 <Set_GPIO_Clock+0x17a>
#endif
#if defined GPIOE_BASE
        case PortE:
            gpio_add = GPIOE_BASE;
 8002584:	4b33      	ldr	r3, [pc, #204]	; (8002654 <Set_GPIO_Clock+0x198>)
 8002586:	62fb      	str	r3, [r7, #44]	; 0x2c
            __GPIOE_CLK_ENABLE();
 8002588:	2300      	movs	r3, #0
 800258a:	61bb      	str	r3, [r7, #24]
 800258c:	4a2d      	ldr	r2, [pc, #180]	; (8002644 <Set_GPIO_Clock+0x188>)
 800258e:	4b2d      	ldr	r3, [pc, #180]	; (8002644 <Set_GPIO_Clock+0x188>)
 8002590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002592:	f043 0310 	orr.w	r3, r3, #16
 8002596:	6313      	str	r3, [r2, #48]	; 0x30
 8002598:	4b2a      	ldr	r3, [pc, #168]	; (8002644 <Set_GPIO_Clock+0x188>)
 800259a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259c:	f003 0310 	and.w	r3, r3, #16
 80025a0:	61bb      	str	r3, [r7, #24]
 80025a2:	69bb      	ldr	r3, [r7, #24]
            break;
 80025a4:	e047      	b.n	8002636 <Set_GPIO_Clock+0x17a>
#endif
#if defined GPIOF_BASE
        case PortF:
            gpio_add = GPIOF_BASE;
 80025a6:	4b2c      	ldr	r3, [pc, #176]	; (8002658 <Set_GPIO_Clock+0x19c>)
 80025a8:	62fb      	str	r3, [r7, #44]	; 0x2c
            __GPIOF_CLK_ENABLE();
 80025aa:	2300      	movs	r3, #0
 80025ac:	617b      	str	r3, [r7, #20]
 80025ae:	4a25      	ldr	r2, [pc, #148]	; (8002644 <Set_GPIO_Clock+0x188>)
 80025b0:	4b24      	ldr	r3, [pc, #144]	; (8002644 <Set_GPIO_Clock+0x188>)
 80025b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b4:	f043 0320 	orr.w	r3, r3, #32
 80025b8:	6313      	str	r3, [r2, #48]	; 0x30
 80025ba:	4b22      	ldr	r3, [pc, #136]	; (8002644 <Set_GPIO_Clock+0x188>)
 80025bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025be:	f003 0320 	and.w	r3, r3, #32
 80025c2:	617b      	str	r3, [r7, #20]
 80025c4:	697b      	ldr	r3, [r7, #20]
            break;
 80025c6:	e036      	b.n	8002636 <Set_GPIO_Clock+0x17a>
#endif
#if defined GPIOG_BASE
        case PortG:
            gpio_add = GPIOG_BASE;
 80025c8:	4b24      	ldr	r3, [pc, #144]	; (800265c <Set_GPIO_Clock+0x1a0>)
 80025ca:	62fb      	str	r3, [r7, #44]	; 0x2c
            __GPIOG_CLK_ENABLE();
 80025cc:	2300      	movs	r3, #0
 80025ce:	613b      	str	r3, [r7, #16]
 80025d0:	4a1c      	ldr	r2, [pc, #112]	; (8002644 <Set_GPIO_Clock+0x188>)
 80025d2:	4b1c      	ldr	r3, [pc, #112]	; (8002644 <Set_GPIO_Clock+0x188>)
 80025d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80025da:	6313      	str	r3, [r2, #48]	; 0x30
 80025dc:	4b19      	ldr	r3, [pc, #100]	; (8002644 <Set_GPIO_Clock+0x188>)
 80025de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025e4:	613b      	str	r3, [r7, #16]
 80025e6:	693b      	ldr	r3, [r7, #16]
            break;
 80025e8:	e025      	b.n	8002636 <Set_GPIO_Clock+0x17a>
#endif
#if defined GPIOH_BASE
        case PortH:
            gpio_add = GPIOH_BASE;
 80025ea:	4b1d      	ldr	r3, [pc, #116]	; (8002660 <Set_GPIO_Clock+0x1a4>)
 80025ec:	62fb      	str	r3, [r7, #44]	; 0x2c
            __GPIOH_CLK_ENABLE();
 80025ee:	2300      	movs	r3, #0
 80025f0:	60fb      	str	r3, [r7, #12]
 80025f2:	4a14      	ldr	r2, [pc, #80]	; (8002644 <Set_GPIO_Clock+0x188>)
 80025f4:	4b13      	ldr	r3, [pc, #76]	; (8002644 <Set_GPIO_Clock+0x188>)
 80025f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025fc:	6313      	str	r3, [r2, #48]	; 0x30
 80025fe:	4b11      	ldr	r3, [pc, #68]	; (8002644 <Set_GPIO_Clock+0x188>)
 8002600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002602:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002606:	60fb      	str	r3, [r7, #12]
 8002608:	68fb      	ldr	r3, [r7, #12]
            break;
 800260a:	e014      	b.n	8002636 <Set_GPIO_Clock+0x17a>
#endif
#if defined GPIOI_BASE
        case PortI:
            gpio_add = GPIOI_BASE;
 800260c:	4b15      	ldr	r3, [pc, #84]	; (8002664 <Set_GPIO_Clock+0x1a8>)
 800260e:	62fb      	str	r3, [r7, #44]	; 0x2c
            __GPIOI_CLK_ENABLE();
 8002610:	2300      	movs	r3, #0
 8002612:	60bb      	str	r3, [r7, #8]
 8002614:	4a0b      	ldr	r2, [pc, #44]	; (8002644 <Set_GPIO_Clock+0x188>)
 8002616:	4b0b      	ldr	r3, [pc, #44]	; (8002644 <Set_GPIO_Clock+0x188>)
 8002618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800261e:	6313      	str	r3, [r2, #48]	; 0x30
 8002620:	4b08      	ldr	r3, [pc, #32]	; (8002644 <Set_GPIO_Clock+0x188>)
 8002622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002624:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002628:	60bb      	str	r3, [r7, #8]
 800262a:	68bb      	ldr	r3, [r7, #8]
            break;
 800262c:	e003      	b.n	8002636 <Set_GPIO_Clock+0x17a>
            gpio_add = GPIOK_BASE;
            __GPIOK_CLK_ENABLE();
            break;
#endif
        default:
            error("Pinmap error: wrong port number.");
 800262e:	480e      	ldr	r0, [pc, #56]	; (8002668 <Set_GPIO_Clock+0x1ac>)
 8002630:	f7fe f800 	bl	8000634 <error>
            break;
 8002634:	bf00      	nop
    }
    return gpio_add;
 8002636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8002638:	4618      	mov	r0, r3
 800263a:	3730      	adds	r7, #48	; 0x30
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}
 8002640:	40020000 	.word	0x40020000
 8002644:	40023800 	.word	0x40023800
 8002648:	40020400 	.word	0x40020400
 800264c:	40020800 	.word	0x40020800
 8002650:	40020c00 	.word	0x40020c00
 8002654:	40021000 	.word	0x40021000
 8002658:	40021400 	.word	0x40021400
 800265c:	40021800 	.word	0x40021800
 8002660:	40021c00 	.word	0x40021c00
 8002664:	40022000 	.word	0x40022000
 8002668:	08003be8 	.word	0x08003be8

0800266c <pin_function>:

/**
 * Configure pin (mode, speed, output type and pull-up/pull-down)
 */
void pin_function(PinName pin, int data)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b08e      	sub	sp, #56	; 0x38
 8002670:	af00      	add	r7, sp, #0
 8002672:	4603      	mov	r3, r0
 8002674:	6039      	str	r1, [r7, #0]
 8002676:	80fb      	strh	r3, [r7, #6]
    MBED_ASSERT(pin != (PinName)NC);
 8002678:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800267c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002680:	d104      	bne.n	800268c <pin_function+0x20>
 8002682:	2281      	movs	r2, #129	; 0x81
 8002684:	491d      	ldr	r1, [pc, #116]	; (80026fc <pin_function+0x90>)
 8002686:	481e      	ldr	r0, [pc, #120]	; (8002700 <pin_function+0x94>)
 8002688:	f7fd febc 	bl	8000404 <mbed_assert_internal>
    // Get the pin informations
    uint32_t mode  = STM_PIN_MODE(data);
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	f003 030f 	and.w	r3, r3, #15
 8002692:	637b      	str	r3, [r7, #52]	; 0x34
    uint32_t pupd  = STM_PIN_PUPD(data);
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	111b      	asrs	r3, r3, #4
 8002698:	f003 0307 	and.w	r3, r3, #7
 800269c:	633b      	str	r3, [r7, #48]	; 0x30
    uint32_t afnum = STM_PIN_AFNUM(data);
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	11db      	asrs	r3, r3, #7
 80026a2:	f003 030f 	and.w	r3, r3, #15
 80026a6:	62fb      	str	r3, [r7, #44]	; 0x2c

    uint32_t port_index = STM_PORT(pin);
 80026a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80026ac:	091b      	lsrs	r3, r3, #4
 80026ae:	f003 030f 	and.w	r3, r3, #15
 80026b2:	62bb      	str	r3, [r7, #40]	; 0x28
    uint32_t pin_index  = STM_PIN(pin);
 80026b4:	88fb      	ldrh	r3, [r7, #6]
 80026b6:	f003 030f 	and.w	r3, r3, #15
 80026ba:	627b      	str	r3, [r7, #36]	; 0x24

    // Enable GPIO clock
    uint32_t gpio_add = Set_GPIO_Clock(port_index);
 80026bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80026be:	f7ff fefd 	bl	80024bc <Set_GPIO_Clock>
 80026c2:	6238      	str	r0, [r7, #32]
    GPIO_TypeDef *gpio = (GPIO_TypeDef *)gpio_add;
 80026c4:	6a3b      	ldr	r3, [r7, #32]
 80026c6:	61fb      	str	r3, [r7, #28]

    // Configure GPIO
    GPIO_InitTypeDef GPIO_InitStructure;
    GPIO_InitStructure.Pin       = (uint32_t)(1 << pin_index);
 80026c8:	2201      	movs	r2, #1
 80026ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026cc:	fa02 f303 	lsl.w	r3, r2, r3
 80026d0:	60bb      	str	r3, [r7, #8]
    GPIO_InitStructure.Mode      = gpio_mode[mode];
 80026d2:	4a0c      	ldr	r2, [pc, #48]	; (8002704 <pin_function+0x98>)
 80026d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026da:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Pull      = pupd;
 80026dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026de:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Speed     = GPIO_SPEED_HIGH;
 80026e0:	2303      	movs	r3, #3
 80026e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Alternate = afnum;
 80026e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026e6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(gpio, &GPIO_InitStructure);
 80026e8:	f107 0308 	add.w	r3, r7, #8
 80026ec:	4619      	mov	r1, r3
 80026ee:	69f8      	ldr	r0, [r7, #28]
 80026f0:	f7fe fd08 	bl	8001104 <HAL_GPIO_Init>
    //
    //}
    //if ((pin == PA_15) || (pin == PB_3) || (pin == PB_4)) {
    //
    //}
}
 80026f4:	bf00      	nop
 80026f6:	3738      	adds	r7, #56	; 0x38
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	08003c0c 	.word	0x08003c0c
 8002700:	08003c48 	.word	0x08003c48
 8002704:	08003e2c 	.word	0x08003e2c

08002708 <pin_mode>:

/**
 * Configure pin pull-up/pull-down
 */
void pin_mode(PinName pin, PinMode mode)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b088      	sub	sp, #32
 800270c:	af00      	add	r7, sp, #0
 800270e:	4603      	mov	r3, r0
 8002710:	460a      	mov	r2, r1
 8002712:	80fb      	strh	r3, [r7, #6]
 8002714:	4613      	mov	r3, r2
 8002716:	717b      	strb	r3, [r7, #5]
    MBED_ASSERT(pin != (PinName)NC);
 8002718:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800271c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002720:	d104      	bne.n	800272c <pin_mode+0x24>
 8002722:	22a6      	movs	r2, #166	; 0xa6
 8002724:	4919      	ldr	r1, [pc, #100]	; (800278c <pin_mode+0x84>)
 8002726:	481a      	ldr	r0, [pc, #104]	; (8002790 <pin_mode+0x88>)
 8002728:	f7fd fe6c 	bl	8000404 <mbed_assert_internal>
    uint32_t port_index = STM_PORT(pin);
 800272c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002730:	091b      	lsrs	r3, r3, #4
 8002732:	f003 030f 	and.w	r3, r3, #15
 8002736:	61bb      	str	r3, [r7, #24]
    uint32_t pin_index  = STM_PIN(pin);
 8002738:	88fb      	ldrh	r3, [r7, #6]
 800273a:	f003 030f 	and.w	r3, r3, #15
 800273e:	617b      	str	r3, [r7, #20]

    // Enable GPIO clock
    uint32_t gpio_add = Set_GPIO_Clock(port_index);
 8002740:	69b8      	ldr	r0, [r7, #24]
 8002742:	f7ff febb 	bl	80024bc <Set_GPIO_Clock>
 8002746:	6138      	str	r0, [r7, #16]
    GPIO_TypeDef *gpio = (GPIO_TypeDef *)gpio_add;
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	60fb      	str	r3, [r7, #12]

    // Configure pull-up/pull-down resistors
    uint32_t pupd = (uint32_t)mode;
 800274c:	797b      	ldrb	r3, [r7, #5]
 800274e:	61fb      	str	r3, [r7, #28]
    if (pupd > 2) {
 8002750:	69fb      	ldr	r3, [r7, #28]
 8002752:	2b02      	cmp	r3, #2
 8002754:	d901      	bls.n	800275a <pin_mode+0x52>
        pupd = 0; // Open-drain = No pull-up/No pull-down
 8002756:	2300      	movs	r3, #0
 8002758:	61fb      	str	r3, [r7, #28]
    }
    gpio->PUPDR &= (uint32_t)(~(GPIO_PUPDR_PUPDR0 << (pin_index * 2)));
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	68da      	ldr	r2, [r3, #12]
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	005b      	lsls	r3, r3, #1
 8002762:	2103      	movs	r1, #3
 8002764:	fa01 f303 	lsl.w	r3, r1, r3
 8002768:	43db      	mvns	r3, r3
 800276a:	401a      	ands	r2, r3
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	60da      	str	r2, [r3, #12]
    gpio->PUPDR |= (uint32_t)(pupd << (pin_index * 2));
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	68da      	ldr	r2, [r3, #12]
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	005b      	lsls	r3, r3, #1
 8002778:	69f9      	ldr	r1, [r7, #28]
 800277a:	fa01 f303 	lsl.w	r3, r1, r3
 800277e:	431a      	orrs	r2, r3
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	60da      	str	r2, [r3, #12]

}
 8002784:	bf00      	nop
 8002786:	3720      	adds	r7, #32
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	08003c0c 	.word	0x08003c0c
 8002790:	08003c48 	.word	0x08003c48

08002794 <init_uart>:
    #define SERIAL_S(obj) (obj)
#endif


static void init_uart(serial_t *obj)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
    struct serial_s *obj_s = SERIAL_S(obj);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	60fb      	str	r3, [r7, #12]
    UART_HandleTypeDef *huart = &uart_handlers[obj_s->index];
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	019b      	lsls	r3, r3, #6
 80027a6:	4a28      	ldr	r2, [pc, #160]	; (8002848 <init_uart+0xb4>)
 80027a8:	4413      	add	r3, r2
 80027aa:	60bb      	str	r3, [r7, #8]
    huart->Instance = (USART_TypeDef *)(obj_s->uart);
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	461a      	mov	r2, r3
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	601a      	str	r2, [r3, #0]

    huart->Init.BaudRate     = obj_s->baudrate;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	689a      	ldr	r2, [r3, #8]
 80027ba:	68bb      	ldr	r3, [r7, #8]
 80027bc:	605a      	str	r2, [r3, #4]
    huart->Init.WordLength   = obj_s->databits;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	68da      	ldr	r2, [r3, #12]
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	609a      	str	r2, [r3, #8]
    huart->Init.StopBits     = obj_s->stopbits;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	691a      	ldr	r2, [r3, #16]
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	60da      	str	r2, [r3, #12]
    huart->Init.Parity       = obj_s->parity;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	695a      	ldr	r2, [r3, #20]
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	611a      	str	r2, [r3, #16]
#if DEVICE_SERIAL_FC
    huart->Init.HwFlowCtl    = obj_s->hw_flow_ctl;
#else
    huart->Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	2200      	movs	r2, #0
 80027da:	619a      	str	r2, [r3, #24]
#endif
    huart->Init.OverSampling = UART_OVERSAMPLING_16;
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	2200      	movs	r2, #0
 80027e0:	61da      	str	r2, [r3, #28]
    huart->TxXferCount       = 0;
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	2200      	movs	r2, #0
 80027e6:	84da      	strh	r2, [r3, #38]	; 0x26
    huart->TxXferSize        = 0;
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	2200      	movs	r2, #0
 80027ec:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->RxXferCount       = 0;
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	2200      	movs	r2, #0
 80027f2:	85da      	strh	r2, [r3, #46]	; 0x2e
    huart->RxXferSize        = 0;
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	2200      	movs	r2, #0
 80027f8:	859a      	strh	r2, [r3, #44]	; 0x2c

    if (obj_s->pin_rx == NC) {
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8002800:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002804:	d103      	bne.n	800280e <init_uart+0x7a>
        huart->Init.Mode = UART_MODE_TX;
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	2208      	movs	r2, #8
 800280a:	615a      	str	r2, [r3, #20]
 800280c:	e00c      	b.n	8002828 <init_uart+0x94>
    } else if (obj_s->pin_tx == NC) {
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8002814:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002818:	d103      	bne.n	8002822 <init_uart+0x8e>
        huart->Init.Mode = UART_MODE_RX;
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	2204      	movs	r2, #4
 800281e:	615a      	str	r2, [r3, #20]
 8002820:	e002      	b.n	8002828 <init_uart+0x94>
    } else {
        huart->Init.Mode = UART_MODE_TX_RX;
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	220c      	movs	r2, #12
 8002826:	615a      	str	r2, [r3, #20]
    }

    /* uAMR & ARM: Call to UART init is done between reset of pre-initialized variables */
	  /* and before HAL Init. SystemCoreClock init required here */
    SystemCoreClockUpdate();
 8002828:	f7fe faaa 	bl	8000d80 <SystemCoreClockUpdate>

    if (HAL_UART_Init(huart) != HAL_OK) {
 800282c:	68b8      	ldr	r0, [r7, #8]
 800282e:	f7ff fb3d 	bl	8001eac <HAL_UART_Init>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d002      	beq.n	800283e <init_uart+0xaa>
        error("Cannot initialize UART\n");
 8002838:	4804      	ldr	r0, [pc, #16]	; (800284c <init_uart+0xb8>)
 800283a:	f7fd fefb 	bl	8000634 <error>
    }
}
 800283e:	bf00      	nop
 8002840:	3710      	adds	r7, #16
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop
 8002848:	20000098 	.word	0x20000098
 800284c:	08003c5c 	.word	0x08003c5c

08002850 <serial_init>:

void serial_init(serial_t *obj, PinName tx, PinName rx)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b08c      	sub	sp, #48	; 0x30
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
 8002858:	460b      	mov	r3, r1
 800285a:	807b      	strh	r3, [r7, #2]
 800285c:	4613      	mov	r3, r2
 800285e:	803b      	strh	r3, [r7, #0]
    struct serial_s *obj_s = SERIAL_S(obj);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	62fb      	str	r3, [r7, #44]	; 0x2c
  
    // Determine the UART to use (UART_1, UART_2, ...)
    UARTName uart_tx = (UARTName)pinmap_peripheral(tx, PinMap_UART_TX);
 8002864:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002868:	4999      	ldr	r1, [pc, #612]	; (8002ad0 <serial_init+0x280>)
 800286a:	4618      	mov	r0, r3
 800286c:	f7fe f822 	bl	80008b4 <pinmap_peripheral>
 8002870:	62b8      	str	r0, [r7, #40]	; 0x28
    UARTName uart_rx = (UARTName)pinmap_peripheral(rx, PinMap_UART_RX);
 8002872:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002876:	4997      	ldr	r1, [pc, #604]	; (8002ad4 <serial_init+0x284>)
 8002878:	4618      	mov	r0, r3
 800287a:	f7fe f81b 	bl	80008b4 <pinmap_peripheral>
 800287e:	6278      	str	r0, [r7, #36]	; 0x24

    // Get the peripheral name (UART_1, UART_2, ...) from the pin and assign it to the object
    obj_s->uart = (UARTName)pinmap_merge(uart_tx, uart_rx);
 8002880:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002882:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002884:	f7fd ffd2 	bl	800082c <pinmap_merge>
 8002888:	4602      	mov	r2, r0
 800288a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800288c:	601a      	str	r2, [r3, #0]
    MBED_ASSERT(obj_s->uart != (UARTName)NC);
 800288e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002896:	d104      	bne.n	80028a2 <serial_init+0x52>
 8002898:	226a      	movs	r2, #106	; 0x6a
 800289a:	498f      	ldr	r1, [pc, #572]	; (8002ad8 <serial_init+0x288>)
 800289c:	488f      	ldr	r0, [pc, #572]	; (8002adc <serial_init+0x28c>)
 800289e:	f7fd fdb1 	bl	8000404 <mbed_assert_internal>

    // Enable USART clock
    switch (obj_s->uart) {
 80028a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a8e      	ldr	r2, [pc, #568]	; (8002ae0 <serial_init+0x290>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d06e      	beq.n	800298a <serial_init+0x13a>
 80028ac:	4a8c      	ldr	r2, [pc, #560]	; (8002ae0 <serial_init+0x290>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d806      	bhi.n	80028c0 <serial_init+0x70>
 80028b2:	4a8c      	ldr	r2, [pc, #560]	; (8002ae4 <serial_init+0x294>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d02c      	beq.n	8002912 <serial_init+0xc2>
 80028b8:	4a8b      	ldr	r2, [pc, #556]	; (8002ae8 <serial_init+0x298>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d047      	beq.n	800294e <serial_init+0xfe>
 80028be:	e0be      	b.n	8002a3e <serial_init+0x1ee>
 80028c0:	4a8a      	ldr	r2, [pc, #552]	; (8002aec <serial_init+0x29c>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d007      	beq.n	80028d6 <serial_init+0x86>
 80028c6:	4a8a      	ldr	r2, [pc, #552]	; (8002af0 <serial_init+0x2a0>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	f000 809a 	beq.w	8002a02 <serial_init+0x1b2>
 80028ce:	4a89      	ldr	r2, [pc, #548]	; (8002af4 <serial_init+0x2a4>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d078      	beq.n	80029c6 <serial_init+0x176>
 80028d4:	e0b3      	b.n	8002a3e <serial_init+0x1ee>
        case UART_1:
            __HAL_RCC_USART1_FORCE_RESET();
 80028d6:	4a88      	ldr	r2, [pc, #544]	; (8002af8 <serial_init+0x2a8>)
 80028d8:	4b87      	ldr	r3, [pc, #540]	; (8002af8 <serial_init+0x2a8>)
 80028da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028dc:	f043 0310 	orr.w	r3, r3, #16
 80028e0:	6253      	str	r3, [r2, #36]	; 0x24
            __HAL_RCC_USART1_RELEASE_RESET();
 80028e2:	4a85      	ldr	r2, [pc, #532]	; (8002af8 <serial_init+0x2a8>)
 80028e4:	4b84      	ldr	r3, [pc, #528]	; (8002af8 <serial_init+0x2a8>)
 80028e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e8:	f023 0310 	bic.w	r3, r3, #16
 80028ec:	6253      	str	r3, [r2, #36]	; 0x24
            __HAL_RCC_USART1_CLK_ENABLE();
 80028ee:	2300      	movs	r3, #0
 80028f0:	623b      	str	r3, [r7, #32]
 80028f2:	4a81      	ldr	r2, [pc, #516]	; (8002af8 <serial_init+0x2a8>)
 80028f4:	4b80      	ldr	r3, [pc, #512]	; (8002af8 <serial_init+0x2a8>)
 80028f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028f8:	f043 0310 	orr.w	r3, r3, #16
 80028fc:	6453      	str	r3, [r2, #68]	; 0x44
 80028fe:	4b7e      	ldr	r3, [pc, #504]	; (8002af8 <serial_init+0x2a8>)
 8002900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002902:	f003 0310 	and.w	r3, r3, #16
 8002906:	623b      	str	r3, [r7, #32]
 8002908:	6a3b      	ldr	r3, [r7, #32]
            obj_s->index = 0;
 800290a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800290c:	2200      	movs	r2, #0
 800290e:	605a      	str	r2, [r3, #4]
            break;
 8002910:	e095      	b.n	8002a3e <serial_init+0x1ee>
            
        case UART_2:
            __HAL_RCC_USART2_FORCE_RESET();
 8002912:	4a79      	ldr	r2, [pc, #484]	; (8002af8 <serial_init+0x2a8>)
 8002914:	4b78      	ldr	r3, [pc, #480]	; (8002af8 <serial_init+0x2a8>)
 8002916:	6a1b      	ldr	r3, [r3, #32]
 8002918:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800291c:	6213      	str	r3, [r2, #32]
            __HAL_RCC_USART2_RELEASE_RESET();
 800291e:	4a76      	ldr	r2, [pc, #472]	; (8002af8 <serial_init+0x2a8>)
 8002920:	4b75      	ldr	r3, [pc, #468]	; (8002af8 <serial_init+0x2a8>)
 8002922:	6a1b      	ldr	r3, [r3, #32]
 8002924:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8002928:	6213      	str	r3, [r2, #32]
            __HAL_RCC_USART2_CLK_ENABLE();
 800292a:	2300      	movs	r3, #0
 800292c:	61fb      	str	r3, [r7, #28]
 800292e:	4a72      	ldr	r2, [pc, #456]	; (8002af8 <serial_init+0x2a8>)
 8002930:	4b71      	ldr	r3, [pc, #452]	; (8002af8 <serial_init+0x2a8>)
 8002932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002934:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002938:	6413      	str	r3, [r2, #64]	; 0x40
 800293a:	4b6f      	ldr	r3, [pc, #444]	; (8002af8 <serial_init+0x2a8>)
 800293c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800293e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002942:	61fb      	str	r3, [r7, #28]
 8002944:	69fb      	ldr	r3, [r7, #28]
            obj_s->index = 1;
 8002946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002948:	2201      	movs	r2, #1
 800294a:	605a      	str	r2, [r3, #4]
            break;
 800294c:	e077      	b.n	8002a3e <serial_init+0x1ee>
#if defined(USART3_BASE)
        case UART_3:
            __HAL_RCC_USART3_FORCE_RESET();
 800294e:	4a6a      	ldr	r2, [pc, #424]	; (8002af8 <serial_init+0x2a8>)
 8002950:	4b69      	ldr	r3, [pc, #420]	; (8002af8 <serial_init+0x2a8>)
 8002952:	6a1b      	ldr	r3, [r3, #32]
 8002954:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002958:	6213      	str	r3, [r2, #32]
            __HAL_RCC_USART3_RELEASE_RESET();
 800295a:	4a67      	ldr	r2, [pc, #412]	; (8002af8 <serial_init+0x2a8>)
 800295c:	4b66      	ldr	r3, [pc, #408]	; (8002af8 <serial_init+0x2a8>)
 800295e:	6a1b      	ldr	r3, [r3, #32]
 8002960:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002964:	6213      	str	r3, [r2, #32]
            __HAL_RCC_USART3_CLK_ENABLE();
 8002966:	2300      	movs	r3, #0
 8002968:	61bb      	str	r3, [r7, #24]
 800296a:	4a63      	ldr	r2, [pc, #396]	; (8002af8 <serial_init+0x2a8>)
 800296c:	4b62      	ldr	r3, [pc, #392]	; (8002af8 <serial_init+0x2a8>)
 800296e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002970:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002974:	6413      	str	r3, [r2, #64]	; 0x40
 8002976:	4b60      	ldr	r3, [pc, #384]	; (8002af8 <serial_init+0x2a8>)
 8002978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800297a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800297e:	61bb      	str	r3, [r7, #24]
 8002980:	69bb      	ldr	r3, [r7, #24]
            obj_s->index = 2;
 8002982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002984:	2202      	movs	r2, #2
 8002986:	605a      	str	r2, [r3, #4]
            break;
 8002988:	e059      	b.n	8002a3e <serial_init+0x1ee>
#endif
#if defined(UART4_BASE)
        case UART_4:
            __HAL_RCC_UART4_FORCE_RESET();
 800298a:	4a5b      	ldr	r2, [pc, #364]	; (8002af8 <serial_init+0x2a8>)
 800298c:	4b5a      	ldr	r3, [pc, #360]	; (8002af8 <serial_init+0x2a8>)
 800298e:	6a1b      	ldr	r3, [r3, #32]
 8002990:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002994:	6213      	str	r3, [r2, #32]
            __HAL_RCC_UART4_RELEASE_RESET();
 8002996:	4a58      	ldr	r2, [pc, #352]	; (8002af8 <serial_init+0x2a8>)
 8002998:	4b57      	ldr	r3, [pc, #348]	; (8002af8 <serial_init+0x2a8>)
 800299a:	6a1b      	ldr	r3, [r3, #32]
 800299c:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80029a0:	6213      	str	r3, [r2, #32]
            __HAL_RCC_UART4_CLK_ENABLE();
 80029a2:	2300      	movs	r3, #0
 80029a4:	617b      	str	r3, [r7, #20]
 80029a6:	4a54      	ldr	r2, [pc, #336]	; (8002af8 <serial_init+0x2a8>)
 80029a8:	4b53      	ldr	r3, [pc, #332]	; (8002af8 <serial_init+0x2a8>)
 80029aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ac:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80029b0:	6413      	str	r3, [r2, #64]	; 0x40
 80029b2:	4b51      	ldr	r3, [pc, #324]	; (8002af8 <serial_init+0x2a8>)
 80029b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80029ba:	617b      	str	r3, [r7, #20]
 80029bc:	697b      	ldr	r3, [r7, #20]
            obj_s->index = 3;
 80029be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029c0:	2203      	movs	r2, #3
 80029c2:	605a      	str	r2, [r3, #4]
            break;
 80029c4:	e03b      	b.n	8002a3e <serial_init+0x1ee>
#endif
#if defined(UART5_BASE)
        case UART_5:
            __HAL_RCC_UART5_FORCE_RESET();
 80029c6:	4a4c      	ldr	r2, [pc, #304]	; (8002af8 <serial_init+0x2a8>)
 80029c8:	4b4b      	ldr	r3, [pc, #300]	; (8002af8 <serial_init+0x2a8>)
 80029ca:	6a1b      	ldr	r3, [r3, #32]
 80029cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80029d0:	6213      	str	r3, [r2, #32]
            __HAL_RCC_UART5_RELEASE_RESET();
 80029d2:	4a49      	ldr	r2, [pc, #292]	; (8002af8 <serial_init+0x2a8>)
 80029d4:	4b48      	ldr	r3, [pc, #288]	; (8002af8 <serial_init+0x2a8>)
 80029d6:	6a1b      	ldr	r3, [r3, #32]
 80029d8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80029dc:	6213      	str	r3, [r2, #32]
            __HAL_RCC_UART5_CLK_ENABLE();
 80029de:	2300      	movs	r3, #0
 80029e0:	613b      	str	r3, [r7, #16]
 80029e2:	4a45      	ldr	r2, [pc, #276]	; (8002af8 <serial_init+0x2a8>)
 80029e4:	4b44      	ldr	r3, [pc, #272]	; (8002af8 <serial_init+0x2a8>)
 80029e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80029ec:	6413      	str	r3, [r2, #64]	; 0x40
 80029ee:	4b42      	ldr	r3, [pc, #264]	; (8002af8 <serial_init+0x2a8>)
 80029f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029f6:	613b      	str	r3, [r7, #16]
 80029f8:	693b      	ldr	r3, [r7, #16]
            obj_s->index = 4;
 80029fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029fc:	2204      	movs	r2, #4
 80029fe:	605a      	str	r2, [r3, #4]
            break;
 8002a00:	e01d      	b.n	8002a3e <serial_init+0x1ee>
#endif
#if defined(USART6_BASE)
        case UART_6:
            __HAL_RCC_USART6_FORCE_RESET();
 8002a02:	4a3d      	ldr	r2, [pc, #244]	; (8002af8 <serial_init+0x2a8>)
 8002a04:	4b3c      	ldr	r3, [pc, #240]	; (8002af8 <serial_init+0x2a8>)
 8002a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a08:	f043 0320 	orr.w	r3, r3, #32
 8002a0c:	6253      	str	r3, [r2, #36]	; 0x24
            __HAL_RCC_USART6_RELEASE_RESET();
 8002a0e:	4a3a      	ldr	r2, [pc, #232]	; (8002af8 <serial_init+0x2a8>)
 8002a10:	4b39      	ldr	r3, [pc, #228]	; (8002af8 <serial_init+0x2a8>)
 8002a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a14:	f023 0320 	bic.w	r3, r3, #32
 8002a18:	6253      	str	r3, [r2, #36]	; 0x24
            __HAL_RCC_USART6_CLK_ENABLE();
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	60fb      	str	r3, [r7, #12]
 8002a1e:	4a36      	ldr	r2, [pc, #216]	; (8002af8 <serial_init+0x2a8>)
 8002a20:	4b35      	ldr	r3, [pc, #212]	; (8002af8 <serial_init+0x2a8>)
 8002a22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a24:	f043 0320 	orr.w	r3, r3, #32
 8002a28:	6453      	str	r3, [r2, #68]	; 0x44
 8002a2a:	4b33      	ldr	r3, [pc, #204]	; (8002af8 <serial_init+0x2a8>)
 8002a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a2e:	f003 0320 	and.w	r3, r3, #32
 8002a32:	60fb      	str	r3, [r7, #12]
 8002a34:	68fb      	ldr	r3, [r7, #12]
            obj_s->index = 5;
 8002a36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a38:	2205      	movs	r2, #5
 8002a3a:	605a      	str	r2, [r3, #4]
            break;
 8002a3c:	bf00      	nop
            break;
#endif
    }

    // Configure the UART pins
    pinmap_pinout(tx, PinMap_UART_TX);
 8002a3e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002a42:	4923      	ldr	r1, [pc, #140]	; (8002ad0 <serial_init+0x280>)
 8002a44:	4618      	mov	r0, r3
 8002a46:	f7fd febb 	bl	80007c0 <pinmap_pinout>
    pinmap_pinout(rx, PinMap_UART_RX);
 8002a4a:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002a4e:	4921      	ldr	r1, [pc, #132]	; (8002ad4 <serial_init+0x284>)
 8002a50:	4618      	mov	r0, r3
 8002a52:	f7fd feb5 	bl	80007c0 <pinmap_pinout>
    
    if (tx != NC) {
 8002a56:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002a5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a5e:	d005      	beq.n	8002a6c <serial_init+0x21c>
        pin_mode(tx, PullUp);
 8002a60:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002a64:	2101      	movs	r1, #1
 8002a66:	4618      	mov	r0, r3
 8002a68:	f7ff fe4e 	bl	8002708 <pin_mode>
    }
    if (rx != NC) {
 8002a6c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a74:	d005      	beq.n	8002a82 <serial_init+0x232>
        pin_mode(rx, PullUp);
 8002a76:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002a7a:	2101      	movs	r1, #1
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f7ff fe43 	bl	8002708 <pin_mode>
    }

    // Configure UART
    obj_s->baudrate = 9600;
 8002a82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a84:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002a88:	609a      	str	r2, [r3, #8]
    obj_s->databits = UART_WORDLENGTH_8B;
 8002a8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	60da      	str	r2, [r3, #12]
    obj_s->stopbits = UART_STOPBITS_1;
 8002a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a92:	2200      	movs	r2, #0
 8002a94:	611a      	str	r2, [r3, #16]
    obj_s->parity   = UART_PARITY_NONE;
 8002a96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a98:	2200      	movs	r2, #0
 8002a9a:	615a      	str	r2, [r3, #20]
    
#if DEVICE_SERIAL_FC
    obj_s->hw_flow_ctl = UART_HWCONTROL_NONE;
#endif

    obj_s->pin_tx = tx;
 8002a9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a9e:	887a      	ldrh	r2, [r7, #2]
 8002aa0:	831a      	strh	r2, [r3, #24]
    obj_s->pin_rx = rx;
 8002aa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aa4:	883a      	ldrh	r2, [r7, #0]
 8002aa6:	835a      	strh	r2, [r3, #26]

    init_uart(obj);
 8002aa8:	6878      	ldr	r0, [r7, #4]
 8002aaa:	f7ff fe73 	bl	8002794 <init_uart>

    // For stdio management
    if (obj_s->uart == STDIO_UART) {
 8002aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a0c      	ldr	r2, [pc, #48]	; (8002ae4 <serial_init+0x294>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d107      	bne.n	8002ac8 <serial_init+0x278>
        stdio_uart_inited = 1;
 8002ab8:	4b10      	ldr	r3, [pc, #64]	; (8002afc <serial_init+0x2ac>)
 8002aba:	2201      	movs	r2, #1
 8002abc:	601a      	str	r2, [r3, #0]
        memcpy(&stdio_uart, obj, sizeof(serial_t));
 8002abe:	221c      	movs	r2, #28
 8002ac0:	6879      	ldr	r1, [r7, #4]
 8002ac2:	480f      	ldr	r0, [pc, #60]	; (8002b00 <serial_init+0x2b0>)
 8002ac4:	f000 fa16 	bl	8002ef4 <memcpy>
    }
}
 8002ac8:	bf00      	nop
 8002aca:	3730      	adds	r7, #48	; 0x30
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	08003d0c 	.word	0x08003d0c
 8002ad4:	08003d9c 	.word	0x08003d9c
 8002ad8:	08003c74 	.word	0x08003c74
 8002adc:	08003cb4 	.word	0x08003cb4
 8002ae0:	40004c00 	.word	0x40004c00
 8002ae4:	40004400 	.word	0x40004400
 8002ae8:	40004800 	.word	0x40004800
 8002aec:	40011000 	.word	0x40011000
 8002af0:	40011400 	.word	0x40011400
 8002af4:	40005000 	.word	0x40005000
 8002af8:	40023800 	.word	0x40023800
 8002afc:	20000298 	.word	0x20000298
 8002b00:	20000378 	.word	0x20000378

08002b04 <serial_putc>:
    while (!serial_readable(obj));
    return (int)(huart->Instance->DR & 0x1FF);
}

void serial_putc(serial_t *obj, int c)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b084      	sub	sp, #16
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	6039      	str	r1, [r7, #0]
    struct serial_s *obj_s = SERIAL_S(obj);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	60fb      	str	r3, [r7, #12]
    UART_HandleTypeDef *huart = &uart_handlers[obj_s->index];
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	019b      	lsls	r3, r3, #6
 8002b18:	4a09      	ldr	r2, [pc, #36]	; (8002b40 <serial_putc+0x3c>)
 8002b1a:	4413      	add	r3, r2
 8002b1c:	60bb      	str	r3, [r7, #8]
    
    while (!serial_writable(obj));
 8002b1e:	bf00      	nop
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f000 f80f 	bl	8002b44 <serial_writable>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d0f9      	beq.n	8002b20 <serial_putc+0x1c>
    huart->Instance->DR = (uint32_t)(c & 0x1FF);
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	683a      	ldr	r2, [r7, #0]
 8002b32:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b36:	605a      	str	r2, [r3, #4]
}
 8002b38:	bf00      	nop
 8002b3a:	3710      	adds	r7, #16
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	20000098 	.word	0x20000098

08002b44 <serial_writable>:
    // Check if data is received
    return (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE) != RESET) ? 1 : 0;
}

int serial_writable(serial_t *obj)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b085      	sub	sp, #20
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
    struct serial_s *obj_s = SERIAL_S(obj);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	60fb      	str	r3, [r7, #12]
    UART_HandleTypeDef *huart = &uart_handlers[obj_s->index];
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	019b      	lsls	r3, r3, #6
 8002b56:	4a09      	ldr	r2, [pc, #36]	; (8002b7c <serial_writable+0x38>)
 8002b58:	4413      	add	r3, r2
 8002b5a:	60bb      	str	r3, [r7, #8]
    
    // Check if data is transmitted
    return (__HAL_UART_GET_FLAG(huart, UART_FLAG_TXE) != RESET) ? 1 : 0;
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	bf14      	ite	ne
 8002b6a:	2301      	movne	r3, #1
 8002b6c:	2300      	moveq	r3, #0
 8002b6e:	b2db      	uxtb	r3, r3
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	3714      	adds	r7, #20
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr
 8002b7c:	20000098 	.word	0x20000098

08002b80 <us_ticker_init>:

static TIM_HandleTypeDef TimMasterHandle;
static int us_ticker_inited = 0;

void us_ticker_init(void)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	af00      	add	r7, sp, #0
    if (us_ticker_inited) return;
 8002b84:	4b07      	ldr	r3, [pc, #28]	; (8002ba4 <us_ticker_init+0x24>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d109      	bne.n	8002ba0 <us_ticker_init+0x20>
    us_ticker_inited = 1;
 8002b8c:	4b05      	ldr	r3, [pc, #20]	; (8002ba4 <us_ticker_init+0x24>)
 8002b8e:	2201      	movs	r2, #1
 8002b90:	601a      	str	r2, [r3, #0]

    TimMasterHandle.Instance = TIM_MST;
 8002b92:	4b05      	ldr	r3, [pc, #20]	; (8002ba8 <us_ticker_init+0x28>)
 8002b94:	4a05      	ldr	r2, [pc, #20]	; (8002bac <us_ticker_init+0x2c>)
 8002b96:	601a      	str	r2, [r3, #0]

    HAL_InitTick(0); // The passed value is not used
 8002b98:	2000      	movs	r0, #0
 8002b9a:	f7fe f821 	bl	8000be0 <HAL_InitTick>
 8002b9e:	e000      	b.n	8002ba2 <us_ticker_init+0x22>
static TIM_HandleTypeDef TimMasterHandle;
static int us_ticker_inited = 0;

void us_ticker_init(void)
{
    if (us_ticker_inited) return;
 8002ba0:	bf00      	nop
    us_ticker_inited = 1;

    TimMasterHandle.Instance = TIM_MST;

    HAL_InitTick(0); // The passed value is not used
}
 8002ba2:	bd80      	pop	{r7, pc}
 8002ba4:	200002d8 	.word	0x200002d8
 8002ba8:	2000029c 	.word	0x2000029c
 8002bac:	40000c00 	.word	0x40000c00

08002bb0 <us_ticker_read>:

uint32_t us_ticker_read()
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	af00      	add	r7, sp, #0
    if (!us_ticker_inited) us_ticker_init();
 8002bb4:	4b04      	ldr	r3, [pc, #16]	; (8002bc8 <us_ticker_read+0x18>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d101      	bne.n	8002bc0 <us_ticker_read+0x10>
 8002bbc:	f7ff ffe0 	bl	8002b80 <us_ticker_init>
    return TIM_MST->CNT;
 8002bc0:	4b02      	ldr	r3, [pc, #8]	; (8002bcc <us_ticker_read+0x1c>)
 8002bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	200002d8 	.word	0x200002d8
 8002bcc:	40000c00 	.word	0x40000c00

08002bd0 <us_ticker_set_interrupt>:

void us_ticker_set_interrupt(timestamp_t timestamp)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b083      	sub	sp, #12
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
    // Set new output compare value
    __HAL_TIM_SetCompare(&TimMasterHandle, TIM_CHANNEL_1, (uint32_t)timestamp);
 8002bd8:	4b08      	ldr	r3, [pc, #32]	; (8002bfc <us_ticker_set_interrupt+0x2c>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	687a      	ldr	r2, [r7, #4]
 8002bde:	635a      	str	r2, [r3, #52]	; 0x34
    // Enable IT
    __HAL_TIM_ENABLE_IT(&TimMasterHandle, TIM_IT_CC1);
 8002be0:	4b06      	ldr	r3, [pc, #24]	; (8002bfc <us_ticker_set_interrupt+0x2c>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a05      	ldr	r2, [pc, #20]	; (8002bfc <us_ticker_set_interrupt+0x2c>)
 8002be6:	6812      	ldr	r2, [r2, #0]
 8002be8:	68d2      	ldr	r2, [r2, #12]
 8002bea:	f042 0202 	orr.w	r2, r2, #2
 8002bee:	60da      	str	r2, [r3, #12]
}
 8002bf0:	bf00      	nop
 8002bf2:	370c      	adds	r7, #12
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr
 8002bfc:	2000029c 	.word	0x2000029c

08002c00 <us_ticker_disable_interrupt>:

void us_ticker_disable_interrupt(void)
{
 8002c00:	b480      	push	{r7}
 8002c02:	af00      	add	r7, sp, #0
    __HAL_TIM_DISABLE_IT(&TimMasterHandle, TIM_IT_CC1);
 8002c04:	4b06      	ldr	r3, [pc, #24]	; (8002c20 <us_ticker_disable_interrupt+0x20>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a05      	ldr	r2, [pc, #20]	; (8002c20 <us_ticker_disable_interrupt+0x20>)
 8002c0a:	6812      	ldr	r2, [r2, #0]
 8002c0c:	68d2      	ldr	r2, [r2, #12]
 8002c0e:	f022 0202 	bic.w	r2, r2, #2
 8002c12:	60da      	str	r2, [r3, #12]
}
 8002c14:	bf00      	nop
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop
 8002c20:	2000029c 	.word	0x2000029c

08002c24 <us_ticker_clear_interrupt>:

void us_ticker_clear_interrupt(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
    __HAL_TIM_CLEAR_IT(&TimMasterHandle, TIM_IT_CC1);
 8002c28:	4b04      	ldr	r3, [pc, #16]	; (8002c3c <us_ticker_clear_interrupt+0x18>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f06f 0202 	mvn.w	r2, #2
 8002c30:	611a      	str	r2, [r3, #16]
}
 8002c32:	bf00      	nop
 8002c34:	46bd      	mov	sp, r7
 8002c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3a:	4770      	bx	lr
 8002c3c:	2000029c 	.word	0x2000029c

08002c40 <_ZN4mbed9DigitalIncviEv>:
        return gpio_is_connected(&gpio);
    }

    /** An operator shorthand for read()
     */
    operator int() {
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b082      	sub	sp, #8
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
        // Underlying read is thread safe
        return read();
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	f7fd fb4d 	bl	80002e8 <_ZN4mbed9DigitalIn4readEv>
 8002c4e:	4603      	mov	r3, r0
    }
 8002c50:	4618      	mov	r0, r3
 8002c52:	3708      	adds	r7, #8
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}

08002c58 <_ZN4mbed10DigitalOutaSEi>:
        return gpio_is_connected(&gpio);
    }

    /** A shorthand for write()
     */
    DigitalOut& operator= (int value) {
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	6039      	str	r1, [r7, #0]
        // Underlying write is thread safe
        write(value);
 8002c62:	6839      	ldr	r1, [r7, #0]
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	f7fd fbb1 	bl	80003cc <_ZN4mbed10DigitalOut5writeEi>
        return *this;
 8002c6a:	687b      	ldr	r3, [r7, #4]
    }
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3708      	adds	r7, #8
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}

08002c74 <_ZN4mbed10DigitalOutcviEv>:
        return *this;
    }

    /** A shorthand for read()
     */
    operator int() {
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b082      	sub	sp, #8
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
        // Underlying call is thread safe
        return read();
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f7fd fbb3 	bl	80003e8 <_ZN4mbed10DigitalOut4readEv>
 8002c82:	4603      	mov	r3, r0
    }
 8002c84:	4618      	mov	r0, r3
 8002c86:	3708      	adds	r7, #8
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}

08002c8c <main>:

/**
 * main
 */
int main(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0

	int count = 0;
 8002c92:	2300      	movs	r3, #0
 8002c94:	607b      	str	r3, [r7, #4]

	// == Aqui  o loop infinito [semelhante  funo loop() do Arduino] ===
	while (1)
	{

		if(botao == 1 && count % 4 == 0){
 8002c96:	4862      	ldr	r0, [pc, #392]	; (8002e20 <main+0x194>)
 8002c98:	f7ff ffd2 	bl	8002c40 <_ZN4mbed9DigitalIncviEv>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d106      	bne.n	8002cb0 <main+0x24>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	f003 0303 	and.w	r3, r3, #3
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d101      	bne.n	8002cb0 <main+0x24>
 8002cac:	2301      	movs	r3, #1
 8002cae:	e000      	b.n	8002cb2 <main+0x26>
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d01b      	beq.n	8002cee <main+0x62>
			led3 = !led3;
 8002cb6:	485b      	ldr	r0, [pc, #364]	; (8002e24 <main+0x198>)
 8002cb8:	f7ff ffdc 	bl	8002c74 <_ZN4mbed10DigitalOutcviEv>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	bf0c      	ite	eq
 8002cc2:	2301      	moveq	r3, #1
 8002cc4:	2300      	movne	r3, #0
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	4619      	mov	r1, r3
 8002cca:	4856      	ldr	r0, [pc, #344]	; (8002e24 <main+0x198>)
 8002ccc:	f7ff ffc4 	bl	8002c58 <_ZN4mbed10DigitalOutaSEi>
			count++;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	3301      	adds	r3, #1
 8002cd4:	607b      	str	r3, [r7, #4]
			while(botao == 1);
 8002cd6:	4852      	ldr	r0, [pc, #328]	; (8002e20 <main+0x194>)
 8002cd8:	f7ff ffb2 	bl	8002c40 <_ZN4mbed9DigitalIncviEv>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	bf0c      	ite	eq
 8002ce2:	2301      	moveq	r3, #1
 8002ce4:	2300      	movne	r3, #0
 8002ce6:	b2db      	uxtb	r3, r3
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d000      	beq.n	8002cee <main+0x62>
 8002cec:	e7f3      	b.n	8002cd6 <main+0x4a>
		}

		if(botao == 1 && count % 4 == 1){
 8002cee:	484c      	ldr	r0, [pc, #304]	; (8002e20 <main+0x194>)
 8002cf0:	f7ff ffa6 	bl	8002c40 <_ZN4mbed9DigitalIncviEv>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d10c      	bne.n	8002d14 <main+0x88>
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	4b4a      	ldr	r3, [pc, #296]	; (8002e28 <main+0x19c>)
 8002cfe:	4013      	ands	r3, r2
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	da03      	bge.n	8002d0c <main+0x80>
 8002d04:	3b01      	subs	r3, #1
 8002d06:	f063 0303 	orn	r3, r3, #3
 8002d0a:	3301      	adds	r3, #1
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d101      	bne.n	8002d14 <main+0x88>
 8002d10:	2301      	movs	r3, #1
 8002d12:	e000      	b.n	8002d16 <main+0x8a>
 8002d14:	2300      	movs	r3, #0
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d01b      	beq.n	8002d52 <main+0xc6>
			led4 = !led4;
 8002d1a:	4844      	ldr	r0, [pc, #272]	; (8002e2c <main+0x1a0>)
 8002d1c:	f7ff ffaa 	bl	8002c74 <_ZN4mbed10DigitalOutcviEv>
 8002d20:	4603      	mov	r3, r0
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	bf0c      	ite	eq
 8002d26:	2301      	moveq	r3, #1
 8002d28:	2300      	movne	r3, #0
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	483f      	ldr	r0, [pc, #252]	; (8002e2c <main+0x1a0>)
 8002d30:	f7ff ff92 	bl	8002c58 <_ZN4mbed10DigitalOutaSEi>
			count++;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	3301      	adds	r3, #1
 8002d38:	607b      	str	r3, [r7, #4]
			while(botao == 1);
 8002d3a:	4839      	ldr	r0, [pc, #228]	; (8002e20 <main+0x194>)
 8002d3c:	f7ff ff80 	bl	8002c40 <_ZN4mbed9DigitalIncviEv>
 8002d40:	4603      	mov	r3, r0
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	bf0c      	ite	eq
 8002d46:	2301      	moveq	r3, #1
 8002d48:	2300      	movne	r3, #0
 8002d4a:	b2db      	uxtb	r3, r3
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d000      	beq.n	8002d52 <main+0xc6>
 8002d50:	e7f3      	b.n	8002d3a <main+0xae>
		}

		if(botao == 1 && count % 4 == 2){
 8002d52:	4833      	ldr	r0, [pc, #204]	; (8002e20 <main+0x194>)
 8002d54:	f7ff ff74 	bl	8002c40 <_ZN4mbed9DigitalIncviEv>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	2b01      	cmp	r3, #1
 8002d5c:	d10c      	bne.n	8002d78 <main+0xec>
 8002d5e:	687a      	ldr	r2, [r7, #4]
 8002d60:	4b31      	ldr	r3, [pc, #196]	; (8002e28 <main+0x19c>)
 8002d62:	4013      	ands	r3, r2
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	da03      	bge.n	8002d70 <main+0xe4>
 8002d68:	3b01      	subs	r3, #1
 8002d6a:	f063 0303 	orn	r3, r3, #3
 8002d6e:	3301      	adds	r3, #1
 8002d70:	2b02      	cmp	r3, #2
 8002d72:	d101      	bne.n	8002d78 <main+0xec>
 8002d74:	2301      	movs	r3, #1
 8002d76:	e000      	b.n	8002d7a <main+0xee>
 8002d78:	2300      	movs	r3, #0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d01b      	beq.n	8002db6 <main+0x12a>
			led5 = !led5;
 8002d7e:	482c      	ldr	r0, [pc, #176]	; (8002e30 <main+0x1a4>)
 8002d80:	f7ff ff78 	bl	8002c74 <_ZN4mbed10DigitalOutcviEv>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	bf0c      	ite	eq
 8002d8a:	2301      	moveq	r3, #1
 8002d8c:	2300      	movne	r3, #0
 8002d8e:	b2db      	uxtb	r3, r3
 8002d90:	4619      	mov	r1, r3
 8002d92:	4827      	ldr	r0, [pc, #156]	; (8002e30 <main+0x1a4>)
 8002d94:	f7ff ff60 	bl	8002c58 <_ZN4mbed10DigitalOutaSEi>
			count++;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	3301      	adds	r3, #1
 8002d9c:	607b      	str	r3, [r7, #4]
			while(botao == 1);
 8002d9e:	4820      	ldr	r0, [pc, #128]	; (8002e20 <main+0x194>)
 8002da0:	f7ff ff4e 	bl	8002c40 <_ZN4mbed9DigitalIncviEv>
 8002da4:	4603      	mov	r3, r0
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	bf0c      	ite	eq
 8002daa:	2301      	moveq	r3, #1
 8002dac:	2300      	movne	r3, #0
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d000      	beq.n	8002db6 <main+0x12a>
 8002db4:	e7f3      	b.n	8002d9e <main+0x112>
		}

		if(botao == 1 && count % 4 == 3){
 8002db6:	481a      	ldr	r0, [pc, #104]	; (8002e20 <main+0x194>)
 8002db8:	f7ff ff42 	bl	8002c40 <_ZN4mbed9DigitalIncviEv>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d10c      	bne.n	8002ddc <main+0x150>
 8002dc2:	687a      	ldr	r2, [r7, #4]
 8002dc4:	4b18      	ldr	r3, [pc, #96]	; (8002e28 <main+0x19c>)
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	da03      	bge.n	8002dd4 <main+0x148>
 8002dcc:	3b01      	subs	r3, #1
 8002dce:	f063 0303 	orn	r3, r3, #3
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	2b03      	cmp	r3, #3
 8002dd6:	d101      	bne.n	8002ddc <main+0x150>
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e000      	b.n	8002dde <main+0x152>
 8002ddc:	2300      	movs	r3, #0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	f43f af59 	beq.w	8002c96 <main+0xa>
			led6 = !led6;
 8002de4:	4813      	ldr	r0, [pc, #76]	; (8002e34 <main+0x1a8>)
 8002de6:	f7ff ff45 	bl	8002c74 <_ZN4mbed10DigitalOutcviEv>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	bf0c      	ite	eq
 8002df0:	2301      	moveq	r3, #1
 8002df2:	2300      	movne	r3, #0
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	4619      	mov	r1, r3
 8002df8:	480e      	ldr	r0, [pc, #56]	; (8002e34 <main+0x1a8>)
 8002dfa:	f7ff ff2d 	bl	8002c58 <_ZN4mbed10DigitalOutaSEi>
			count++;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	3301      	adds	r3, #1
 8002e02:	607b      	str	r3, [r7, #4]
			while(botao == 1);
 8002e04:	4806      	ldr	r0, [pc, #24]	; (8002e20 <main+0x194>)
 8002e06:	f7ff ff1b 	bl	8002c40 <_ZN4mbed9DigitalIncviEv>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	bf0c      	ite	eq
 8002e10:	2301      	moveq	r3, #1
 8002e12:	2300      	movne	r3, #0
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	f43f af3d 	beq.w	8002c96 <main+0xa>
 8002e1c:	e7f2      	b.n	8002e04 <main+0x178>
 8002e1e:	bf00      	nop
 8002e20:	2000031c 	.word	0x2000031c
 8002e24:	200002dc 	.word	0x200002dc
 8002e28:	80000003 	.word	0x80000003
 8002e2c:	200002ec 	.word	0x200002ec
 8002e30:	200002fc 	.word	0x200002fc
 8002e34:	2000030c 	.word	0x2000030c

08002e38 <_Z41__static_initialization_and_destruction_0ii>:
		}


	}
}
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b082      	sub	sp, #8
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
 8002e40:	6039      	str	r1, [r7, #0]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	d118      	bne.n	8002e7a <_Z41__static_initialization_and_destruction_0ii+0x42>
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d113      	bne.n	8002e7a <_Z41__static_initialization_and_destruction_0ii+0x42>
#include "InterruptIn.h"
#include "Serial.h"


// == Variveis globais ==
DigitalOut led3(LED3);
 8002e52:	213d      	movs	r1, #61	; 0x3d
 8002e54:	480b      	ldr	r0, [pc, #44]	; (8002e84 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8002e56:	f7fd fa9f 	bl	8000398 <_ZN4mbed10DigitalOutC1E7PinName>
DigitalOut led4(LED4);
 8002e5a:	213c      	movs	r1, #60	; 0x3c
 8002e5c:	480a      	ldr	r0, [pc, #40]	; (8002e88 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8002e5e:	f7fd fa9b 	bl	8000398 <_ZN4mbed10DigitalOutC1E7PinName>
DigitalOut led5(LED5);
 8002e62:	213e      	movs	r1, #62	; 0x3e
 8002e64:	4809      	ldr	r0, [pc, #36]	; (8002e8c <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8002e66:	f7fd fa97 	bl	8000398 <_ZN4mbed10DigitalOutC1E7PinName>
DigitalOut led6(LED6);
 8002e6a:	213f      	movs	r1, #63	; 0x3f
 8002e6c:	4808      	ldr	r0, [pc, #32]	; (8002e90 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 8002e6e:	f7fd fa93 	bl	8000398 <_ZN4mbed10DigitalOutC1E7PinName>

DigitalIn botao(USER_BUTTON);
 8002e72:	2100      	movs	r1, #0
 8002e74:	4807      	ldr	r0, [pc, #28]	; (8002e94 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8002e76:	f7fd fa1d 	bl	80002b4 <_ZN4mbed9DigitalInC1E7PinName>
			while(botao == 1);
		}


	}
}
 8002e7a:	bf00      	nop
 8002e7c:	3708      	adds	r7, #8
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	200002dc 	.word	0x200002dc
 8002e88:	200002ec 	.word	0x200002ec
 8002e8c:	200002fc 	.word	0x200002fc
 8002e90:	2000030c 	.word	0x2000030c
 8002e94:	2000031c 	.word	0x2000031c

08002e98 <_GLOBAL__sub_I_led3>:
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002ea0:	2001      	movs	r0, #1
 8002ea2:	f7ff ffc9 	bl	8002e38 <_Z41__static_initialization_and_destruction_0ii>
 8002ea6:	bd80      	pop	{r7, pc}

08002ea8 <__libc_init_array>:
 8002ea8:	b570      	push	{r4, r5, r6, lr}
 8002eaa:	4b0e      	ldr	r3, [pc, #56]	; (8002ee4 <__libc_init_array+0x3c>)
 8002eac:	4c0e      	ldr	r4, [pc, #56]	; (8002ee8 <__libc_init_array+0x40>)
 8002eae:	1ae4      	subs	r4, r4, r3
 8002eb0:	10a4      	asrs	r4, r4, #2
 8002eb2:	2500      	movs	r5, #0
 8002eb4:	461e      	mov	r6, r3
 8002eb6:	42a5      	cmp	r5, r4
 8002eb8:	d004      	beq.n	8002ec4 <__libc_init_array+0x1c>
 8002eba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002ebe:	4798      	blx	r3
 8002ec0:	3501      	adds	r5, #1
 8002ec2:	e7f8      	b.n	8002eb6 <__libc_init_array+0xe>
 8002ec4:	f000 fc42 	bl	800374c <_init>
 8002ec8:	4c08      	ldr	r4, [pc, #32]	; (8002eec <__libc_init_array+0x44>)
 8002eca:	4b09      	ldr	r3, [pc, #36]	; (8002ef0 <__libc_init_array+0x48>)
 8002ecc:	1ae4      	subs	r4, r4, r3
 8002ece:	10a4      	asrs	r4, r4, #2
 8002ed0:	2500      	movs	r5, #0
 8002ed2:	461e      	mov	r6, r3
 8002ed4:	42a5      	cmp	r5, r4
 8002ed6:	d004      	beq.n	8002ee2 <__libc_init_array+0x3a>
 8002ed8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002edc:	4798      	blx	r3
 8002ede:	3501      	adds	r5, #1
 8002ee0:	e7f8      	b.n	8002ed4 <__libc_init_array+0x2c>
 8002ee2:	bd70      	pop	{r4, r5, r6, pc}
 8002ee4:	08003ef8 	.word	0x08003ef8
 8002ee8:	08003ef8 	.word	0x08003ef8
 8002eec:	08003f00 	.word	0x08003f00
 8002ef0:	08003ef8 	.word	0x08003ef8

08002ef4 <memcpy>:
 8002ef4:	b510      	push	{r4, lr}
 8002ef6:	1e43      	subs	r3, r0, #1
 8002ef8:	440a      	add	r2, r1
 8002efa:	4291      	cmp	r1, r2
 8002efc:	d004      	beq.n	8002f08 <memcpy+0x14>
 8002efe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002f02:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002f06:	e7f8      	b.n	8002efa <memcpy+0x6>
 8002f08:	bd10      	pop	{r4, pc}
	...

08002f0c <_free_r>:
 8002f0c:	b538      	push	{r3, r4, r5, lr}
 8002f0e:	4605      	mov	r5, r0
 8002f10:	2900      	cmp	r1, #0
 8002f12:	d046      	beq.n	8002fa2 <_free_r+0x96>
 8002f14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002f18:	1f0c      	subs	r4, r1, #4
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	bfb8      	it	lt
 8002f1e:	18e4      	addlt	r4, r4, r3
 8002f20:	f7fd fd7c 	bl	8000a1c <__malloc_lock>
 8002f24:	4a1f      	ldr	r2, [pc, #124]	; (8002fa4 <_free_r+0x98>)
 8002f26:	6813      	ldr	r3, [r2, #0]
 8002f28:	4611      	mov	r1, r2
 8002f2a:	b913      	cbnz	r3, 8002f32 <_free_r+0x26>
 8002f2c:	6063      	str	r3, [r4, #4]
 8002f2e:	6014      	str	r4, [r2, #0]
 8002f30:	e032      	b.n	8002f98 <_free_r+0x8c>
 8002f32:	42a3      	cmp	r3, r4
 8002f34:	d90e      	bls.n	8002f54 <_free_r+0x48>
 8002f36:	6822      	ldr	r2, [r4, #0]
 8002f38:	18a0      	adds	r0, r4, r2
 8002f3a:	4283      	cmp	r3, r0
 8002f3c:	bf04      	itt	eq
 8002f3e:	6818      	ldreq	r0, [r3, #0]
 8002f40:	685b      	ldreq	r3, [r3, #4]
 8002f42:	6063      	str	r3, [r4, #4]
 8002f44:	bf04      	itt	eq
 8002f46:	1812      	addeq	r2, r2, r0
 8002f48:	6022      	streq	r2, [r4, #0]
 8002f4a:	600c      	str	r4, [r1, #0]
 8002f4c:	e024      	b.n	8002f98 <_free_r+0x8c>
 8002f4e:	42a2      	cmp	r2, r4
 8002f50:	d803      	bhi.n	8002f5a <_free_r+0x4e>
 8002f52:	4613      	mov	r3, r2
 8002f54:	685a      	ldr	r2, [r3, #4]
 8002f56:	2a00      	cmp	r2, #0
 8002f58:	d1f9      	bne.n	8002f4e <_free_r+0x42>
 8002f5a:	6818      	ldr	r0, [r3, #0]
 8002f5c:	1819      	adds	r1, r3, r0
 8002f5e:	42a1      	cmp	r1, r4
 8002f60:	d10b      	bne.n	8002f7a <_free_r+0x6e>
 8002f62:	6821      	ldr	r1, [r4, #0]
 8002f64:	4401      	add	r1, r0
 8002f66:	1858      	adds	r0, r3, r1
 8002f68:	4282      	cmp	r2, r0
 8002f6a:	6019      	str	r1, [r3, #0]
 8002f6c:	d114      	bne.n	8002f98 <_free_r+0x8c>
 8002f6e:	6810      	ldr	r0, [r2, #0]
 8002f70:	6852      	ldr	r2, [r2, #4]
 8002f72:	605a      	str	r2, [r3, #4]
 8002f74:	4401      	add	r1, r0
 8002f76:	6019      	str	r1, [r3, #0]
 8002f78:	e00e      	b.n	8002f98 <_free_r+0x8c>
 8002f7a:	d902      	bls.n	8002f82 <_free_r+0x76>
 8002f7c:	230c      	movs	r3, #12
 8002f7e:	602b      	str	r3, [r5, #0]
 8002f80:	e00a      	b.n	8002f98 <_free_r+0x8c>
 8002f82:	6821      	ldr	r1, [r4, #0]
 8002f84:	1860      	adds	r0, r4, r1
 8002f86:	4282      	cmp	r2, r0
 8002f88:	bf04      	itt	eq
 8002f8a:	6810      	ldreq	r0, [r2, #0]
 8002f8c:	6852      	ldreq	r2, [r2, #4]
 8002f8e:	6062      	str	r2, [r4, #4]
 8002f90:	bf04      	itt	eq
 8002f92:	1809      	addeq	r1, r1, r0
 8002f94:	6021      	streq	r1, [r4, #0]
 8002f96:	605c      	str	r4, [r3, #4]
 8002f98:	4628      	mov	r0, r5
 8002f9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002f9e:	f7fd bd49 	b.w	8000a34 <__malloc_unlock>
 8002fa2:	bd38      	pop	{r3, r4, r5, pc}
 8002fa4:	20000330 	.word	0x20000330

08002fa8 <_malloc_r>:
 8002fa8:	b570      	push	{r4, r5, r6, lr}
 8002faa:	1ccd      	adds	r5, r1, #3
 8002fac:	f025 0503 	bic.w	r5, r5, #3
 8002fb0:	3508      	adds	r5, #8
 8002fb2:	2d0c      	cmp	r5, #12
 8002fb4:	bf38      	it	cc
 8002fb6:	250c      	movcc	r5, #12
 8002fb8:	2d00      	cmp	r5, #0
 8002fba:	4606      	mov	r6, r0
 8002fbc:	db01      	blt.n	8002fc2 <_malloc_r+0x1a>
 8002fbe:	42a9      	cmp	r1, r5
 8002fc0:	d902      	bls.n	8002fc8 <_malloc_r+0x20>
 8002fc2:	230c      	movs	r3, #12
 8002fc4:	6033      	str	r3, [r6, #0]
 8002fc6:	e046      	b.n	8003056 <_malloc_r+0xae>
 8002fc8:	f7fd fd28 	bl	8000a1c <__malloc_lock>
 8002fcc:	4b23      	ldr	r3, [pc, #140]	; (800305c <_malloc_r+0xb4>)
 8002fce:	681c      	ldr	r4, [r3, #0]
 8002fd0:	461a      	mov	r2, r3
 8002fd2:	4621      	mov	r1, r4
 8002fd4:	b1a1      	cbz	r1, 8003000 <_malloc_r+0x58>
 8002fd6:	680b      	ldr	r3, [r1, #0]
 8002fd8:	1b5b      	subs	r3, r3, r5
 8002fda:	d40e      	bmi.n	8002ffa <_malloc_r+0x52>
 8002fdc:	2b0b      	cmp	r3, #11
 8002fde:	d903      	bls.n	8002fe8 <_malloc_r+0x40>
 8002fe0:	600b      	str	r3, [r1, #0]
 8002fe2:	18cc      	adds	r4, r1, r3
 8002fe4:	50cd      	str	r5, [r1, r3]
 8002fe6:	e01e      	b.n	8003026 <_malloc_r+0x7e>
 8002fe8:	428c      	cmp	r4, r1
 8002fea:	bf0d      	iteet	eq
 8002fec:	6863      	ldreq	r3, [r4, #4]
 8002fee:	684b      	ldrne	r3, [r1, #4]
 8002ff0:	6063      	strne	r3, [r4, #4]
 8002ff2:	6013      	streq	r3, [r2, #0]
 8002ff4:	bf18      	it	ne
 8002ff6:	460c      	movne	r4, r1
 8002ff8:	e015      	b.n	8003026 <_malloc_r+0x7e>
 8002ffa:	460c      	mov	r4, r1
 8002ffc:	6849      	ldr	r1, [r1, #4]
 8002ffe:	e7e9      	b.n	8002fd4 <_malloc_r+0x2c>
 8003000:	4c17      	ldr	r4, [pc, #92]	; (8003060 <_malloc_r+0xb8>)
 8003002:	6823      	ldr	r3, [r4, #0]
 8003004:	b91b      	cbnz	r3, 800300e <_malloc_r+0x66>
 8003006:	4630      	mov	r0, r6
 8003008:	f000 f9c8 	bl	800339c <_sbrk_r>
 800300c:	6020      	str	r0, [r4, #0]
 800300e:	4629      	mov	r1, r5
 8003010:	4630      	mov	r0, r6
 8003012:	f000 f9c3 	bl	800339c <_sbrk_r>
 8003016:	1c43      	adds	r3, r0, #1
 8003018:	d018      	beq.n	800304c <_malloc_r+0xa4>
 800301a:	1cc4      	adds	r4, r0, #3
 800301c:	f024 0403 	bic.w	r4, r4, #3
 8003020:	42a0      	cmp	r0, r4
 8003022:	d10d      	bne.n	8003040 <_malloc_r+0x98>
 8003024:	6025      	str	r5, [r4, #0]
 8003026:	4630      	mov	r0, r6
 8003028:	f7fd fd04 	bl	8000a34 <__malloc_unlock>
 800302c:	f104 000b 	add.w	r0, r4, #11
 8003030:	1d23      	adds	r3, r4, #4
 8003032:	f020 0007 	bic.w	r0, r0, #7
 8003036:	1ac3      	subs	r3, r0, r3
 8003038:	d00e      	beq.n	8003058 <_malloc_r+0xb0>
 800303a:	425a      	negs	r2, r3
 800303c:	50e2      	str	r2, [r4, r3]
 800303e:	bd70      	pop	{r4, r5, r6, pc}
 8003040:	1a21      	subs	r1, r4, r0
 8003042:	4630      	mov	r0, r6
 8003044:	f000 f9aa 	bl	800339c <_sbrk_r>
 8003048:	3001      	adds	r0, #1
 800304a:	d1eb      	bne.n	8003024 <_malloc_r+0x7c>
 800304c:	230c      	movs	r3, #12
 800304e:	6033      	str	r3, [r6, #0]
 8003050:	4630      	mov	r0, r6
 8003052:	f7fd fcef 	bl	8000a34 <__malloc_unlock>
 8003056:	2000      	movs	r0, #0
 8003058:	bd70      	pop	{r4, r5, r6, pc}
 800305a:	bf00      	nop
 800305c:	20000330 	.word	0x20000330
 8003060:	2000032c 	.word	0x2000032c

08003064 <_printf_common>:
 8003064:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003068:	4691      	mov	r9, r2
 800306a:	461f      	mov	r7, r3
 800306c:	690a      	ldr	r2, [r1, #16]
 800306e:	688b      	ldr	r3, [r1, #8]
 8003070:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003074:	4293      	cmp	r3, r2
 8003076:	bfb8      	it	lt
 8003078:	4613      	movlt	r3, r2
 800307a:	f8c9 3000 	str.w	r3, [r9]
 800307e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003082:	4606      	mov	r6, r0
 8003084:	460c      	mov	r4, r1
 8003086:	b112      	cbz	r2, 800308e <_printf_common+0x2a>
 8003088:	3301      	adds	r3, #1
 800308a:	f8c9 3000 	str.w	r3, [r9]
 800308e:	6823      	ldr	r3, [r4, #0]
 8003090:	0699      	lsls	r1, r3, #26
 8003092:	bf42      	ittt	mi
 8003094:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003098:	3302      	addmi	r3, #2
 800309a:	f8c9 3000 	strmi.w	r3, [r9]
 800309e:	6825      	ldr	r5, [r4, #0]
 80030a0:	f015 0506 	ands.w	r5, r5, #6
 80030a4:	d110      	bne.n	80030c8 <_printf_common+0x64>
 80030a6:	f104 0a19 	add.w	sl, r4, #25
 80030aa:	e007      	b.n	80030bc <_printf_common+0x58>
 80030ac:	2301      	movs	r3, #1
 80030ae:	4652      	mov	r2, sl
 80030b0:	4639      	mov	r1, r7
 80030b2:	4630      	mov	r0, r6
 80030b4:	47c0      	blx	r8
 80030b6:	3001      	adds	r0, #1
 80030b8:	d01a      	beq.n	80030f0 <_printf_common+0x8c>
 80030ba:	3501      	adds	r5, #1
 80030bc:	68e3      	ldr	r3, [r4, #12]
 80030be:	f8d9 2000 	ldr.w	r2, [r9]
 80030c2:	1a9b      	subs	r3, r3, r2
 80030c4:	429d      	cmp	r5, r3
 80030c6:	dbf1      	blt.n	80030ac <_printf_common+0x48>
 80030c8:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80030cc:	6822      	ldr	r2, [r4, #0]
 80030ce:	3300      	adds	r3, #0
 80030d0:	bf18      	it	ne
 80030d2:	2301      	movne	r3, #1
 80030d4:	0692      	lsls	r2, r2, #26
 80030d6:	d50f      	bpl.n	80030f8 <_printf_common+0x94>
 80030d8:	18e1      	adds	r1, r4, r3
 80030da:	1c5a      	adds	r2, r3, #1
 80030dc:	2030      	movs	r0, #48	; 0x30
 80030de:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80030e2:	4422      	add	r2, r4
 80030e4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80030e8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80030ec:	3302      	adds	r3, #2
 80030ee:	e003      	b.n	80030f8 <_printf_common+0x94>
 80030f0:	f04f 30ff 	mov.w	r0, #4294967295
 80030f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80030fc:	4639      	mov	r1, r7
 80030fe:	4630      	mov	r0, r6
 8003100:	47c0      	blx	r8
 8003102:	3001      	adds	r0, #1
 8003104:	d0f4      	beq.n	80030f0 <_printf_common+0x8c>
 8003106:	6822      	ldr	r2, [r4, #0]
 8003108:	f8d9 5000 	ldr.w	r5, [r9]
 800310c:	68e3      	ldr	r3, [r4, #12]
 800310e:	f002 0206 	and.w	r2, r2, #6
 8003112:	2a04      	cmp	r2, #4
 8003114:	bf08      	it	eq
 8003116:	1b5d      	subeq	r5, r3, r5
 8003118:	6922      	ldr	r2, [r4, #16]
 800311a:	68a3      	ldr	r3, [r4, #8]
 800311c:	bf0c      	ite	eq
 800311e:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003122:	2500      	movne	r5, #0
 8003124:	4293      	cmp	r3, r2
 8003126:	bfc4      	itt	gt
 8003128:	1a9b      	subgt	r3, r3, r2
 800312a:	18ed      	addgt	r5, r5, r3
 800312c:	f04f 0900 	mov.w	r9, #0
 8003130:	341a      	adds	r4, #26
 8003132:	454d      	cmp	r5, r9
 8003134:	d009      	beq.n	800314a <_printf_common+0xe6>
 8003136:	2301      	movs	r3, #1
 8003138:	4622      	mov	r2, r4
 800313a:	4639      	mov	r1, r7
 800313c:	4630      	mov	r0, r6
 800313e:	47c0      	blx	r8
 8003140:	3001      	adds	r0, #1
 8003142:	d0d5      	beq.n	80030f0 <_printf_common+0x8c>
 8003144:	f109 0901 	add.w	r9, r9, #1
 8003148:	e7f3      	b.n	8003132 <_printf_common+0xce>
 800314a:	2000      	movs	r0, #0
 800314c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003150 <_printf_i>:
 8003150:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003154:	4617      	mov	r7, r2
 8003156:	7e0a      	ldrb	r2, [r1, #24]
 8003158:	b085      	sub	sp, #20
 800315a:	2a6e      	cmp	r2, #110	; 0x6e
 800315c:	4698      	mov	r8, r3
 800315e:	4606      	mov	r6, r0
 8003160:	460c      	mov	r4, r1
 8003162:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003164:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8003168:	f000 80ae 	beq.w	80032c8 <_printf_i+0x178>
 800316c:	d811      	bhi.n	8003192 <_printf_i+0x42>
 800316e:	2a63      	cmp	r2, #99	; 0x63
 8003170:	d022      	beq.n	80031b8 <_printf_i+0x68>
 8003172:	d809      	bhi.n	8003188 <_printf_i+0x38>
 8003174:	2a00      	cmp	r2, #0
 8003176:	f000 80bb 	beq.w	80032f0 <_printf_i+0x1a0>
 800317a:	2a58      	cmp	r2, #88	; 0x58
 800317c:	f040 80ca 	bne.w	8003314 <_printf_i+0x1c4>
 8003180:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8003184:	4983      	ldr	r1, [pc, #524]	; (8003394 <_printf_i+0x244>)
 8003186:	e055      	b.n	8003234 <_printf_i+0xe4>
 8003188:	2a64      	cmp	r2, #100	; 0x64
 800318a:	d01e      	beq.n	80031ca <_printf_i+0x7a>
 800318c:	2a69      	cmp	r2, #105	; 0x69
 800318e:	d01c      	beq.n	80031ca <_printf_i+0x7a>
 8003190:	e0c0      	b.n	8003314 <_printf_i+0x1c4>
 8003192:	2a73      	cmp	r2, #115	; 0x73
 8003194:	f000 80b0 	beq.w	80032f8 <_printf_i+0x1a8>
 8003198:	d809      	bhi.n	80031ae <_printf_i+0x5e>
 800319a:	2a6f      	cmp	r2, #111	; 0x6f
 800319c:	d02e      	beq.n	80031fc <_printf_i+0xac>
 800319e:	2a70      	cmp	r2, #112	; 0x70
 80031a0:	f040 80b8 	bne.w	8003314 <_printf_i+0x1c4>
 80031a4:	680a      	ldr	r2, [r1, #0]
 80031a6:	f042 0220 	orr.w	r2, r2, #32
 80031aa:	600a      	str	r2, [r1, #0]
 80031ac:	e03e      	b.n	800322c <_printf_i+0xdc>
 80031ae:	2a75      	cmp	r2, #117	; 0x75
 80031b0:	d024      	beq.n	80031fc <_printf_i+0xac>
 80031b2:	2a78      	cmp	r2, #120	; 0x78
 80031b4:	d03a      	beq.n	800322c <_printf_i+0xdc>
 80031b6:	e0ad      	b.n	8003314 <_printf_i+0x1c4>
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80031be:	1d11      	adds	r1, r2, #4
 80031c0:	6019      	str	r1, [r3, #0]
 80031c2:	6813      	ldr	r3, [r2, #0]
 80031c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80031c8:	e0a8      	b.n	800331c <_printf_i+0x1cc>
 80031ca:	6821      	ldr	r1, [r4, #0]
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	f011 0f80 	tst.w	r1, #128	; 0x80
 80031d2:	d002      	beq.n	80031da <_printf_i+0x8a>
 80031d4:	1d11      	adds	r1, r2, #4
 80031d6:	6019      	str	r1, [r3, #0]
 80031d8:	e008      	b.n	80031ec <_printf_i+0x9c>
 80031da:	f011 0f40 	tst.w	r1, #64	; 0x40
 80031de:	f102 0104 	add.w	r1, r2, #4
 80031e2:	6019      	str	r1, [r3, #0]
 80031e4:	d002      	beq.n	80031ec <_printf_i+0x9c>
 80031e6:	f9b2 3000 	ldrsh.w	r3, [r2]
 80031ea:	e000      	b.n	80031ee <_printf_i+0x9e>
 80031ec:	6813      	ldr	r3, [r2, #0]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	da3c      	bge.n	800326c <_printf_i+0x11c>
 80031f2:	222d      	movs	r2, #45	; 0x2d
 80031f4:	425b      	negs	r3, r3
 80031f6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80031fa:	e037      	b.n	800326c <_printf_i+0x11c>
 80031fc:	6821      	ldr	r1, [r4, #0]
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	f011 0f80 	tst.w	r1, #128	; 0x80
 8003204:	d002      	beq.n	800320c <_printf_i+0xbc>
 8003206:	1d11      	adds	r1, r2, #4
 8003208:	6019      	str	r1, [r3, #0]
 800320a:	e007      	b.n	800321c <_printf_i+0xcc>
 800320c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003210:	f102 0104 	add.w	r1, r2, #4
 8003214:	6019      	str	r1, [r3, #0]
 8003216:	d001      	beq.n	800321c <_printf_i+0xcc>
 8003218:	8813      	ldrh	r3, [r2, #0]
 800321a:	e000      	b.n	800321e <_printf_i+0xce>
 800321c:	6813      	ldr	r3, [r2, #0]
 800321e:	7e22      	ldrb	r2, [r4, #24]
 8003220:	495c      	ldr	r1, [pc, #368]	; (8003394 <_printf_i+0x244>)
 8003222:	2a6f      	cmp	r2, #111	; 0x6f
 8003224:	bf14      	ite	ne
 8003226:	220a      	movne	r2, #10
 8003228:	2208      	moveq	r2, #8
 800322a:	e01b      	b.n	8003264 <_printf_i+0x114>
 800322c:	2278      	movs	r2, #120	; 0x78
 800322e:	495a      	ldr	r1, [pc, #360]	; (8003398 <_printf_i+0x248>)
 8003230:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8003234:	6822      	ldr	r2, [r4, #0]
 8003236:	6818      	ldr	r0, [r3, #0]
 8003238:	f012 0f80 	tst.w	r2, #128	; 0x80
 800323c:	f100 0504 	add.w	r5, r0, #4
 8003240:	601d      	str	r5, [r3, #0]
 8003242:	d103      	bne.n	800324c <_printf_i+0xfc>
 8003244:	0655      	lsls	r5, r2, #25
 8003246:	d501      	bpl.n	800324c <_printf_i+0xfc>
 8003248:	8803      	ldrh	r3, [r0, #0]
 800324a:	e000      	b.n	800324e <_printf_i+0xfe>
 800324c:	6803      	ldr	r3, [r0, #0]
 800324e:	07d0      	lsls	r0, r2, #31
 8003250:	bf44      	itt	mi
 8003252:	f042 0220 	orrmi.w	r2, r2, #32
 8003256:	6022      	strmi	r2, [r4, #0]
 8003258:	b91b      	cbnz	r3, 8003262 <_printf_i+0x112>
 800325a:	6822      	ldr	r2, [r4, #0]
 800325c:	f022 0220 	bic.w	r2, r2, #32
 8003260:	6022      	str	r2, [r4, #0]
 8003262:	2210      	movs	r2, #16
 8003264:	2000      	movs	r0, #0
 8003266:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800326a:	e001      	b.n	8003270 <_printf_i+0x120>
 800326c:	4949      	ldr	r1, [pc, #292]	; (8003394 <_printf_i+0x244>)
 800326e:	220a      	movs	r2, #10
 8003270:	6865      	ldr	r5, [r4, #4]
 8003272:	60a5      	str	r5, [r4, #8]
 8003274:	2d00      	cmp	r5, #0
 8003276:	db08      	blt.n	800328a <_printf_i+0x13a>
 8003278:	6820      	ldr	r0, [r4, #0]
 800327a:	f020 0004 	bic.w	r0, r0, #4
 800327e:	6020      	str	r0, [r4, #0]
 8003280:	b92b      	cbnz	r3, 800328e <_printf_i+0x13e>
 8003282:	2d00      	cmp	r5, #0
 8003284:	d17d      	bne.n	8003382 <_printf_i+0x232>
 8003286:	4675      	mov	r5, lr
 8003288:	e00c      	b.n	80032a4 <_printf_i+0x154>
 800328a:	2b00      	cmp	r3, #0
 800328c:	d079      	beq.n	8003382 <_printf_i+0x232>
 800328e:	4675      	mov	r5, lr
 8003290:	fbb3 f0f2 	udiv	r0, r3, r2
 8003294:	fb02 3310 	mls	r3, r2, r0, r3
 8003298:	5ccb      	ldrb	r3, [r1, r3]
 800329a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800329e:	4603      	mov	r3, r0
 80032a0:	2800      	cmp	r0, #0
 80032a2:	d1f5      	bne.n	8003290 <_printf_i+0x140>
 80032a4:	2a08      	cmp	r2, #8
 80032a6:	d10b      	bne.n	80032c0 <_printf_i+0x170>
 80032a8:	6823      	ldr	r3, [r4, #0]
 80032aa:	07da      	lsls	r2, r3, #31
 80032ac:	d508      	bpl.n	80032c0 <_printf_i+0x170>
 80032ae:	6923      	ldr	r3, [r4, #16]
 80032b0:	6862      	ldr	r2, [r4, #4]
 80032b2:	429a      	cmp	r2, r3
 80032b4:	bfde      	ittt	le
 80032b6:	2330      	movle	r3, #48	; 0x30
 80032b8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80032bc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80032c0:	ebc5 030e 	rsb	r3, r5, lr
 80032c4:	6123      	str	r3, [r4, #16]
 80032c6:	e02e      	b.n	8003326 <_printf_i+0x1d6>
 80032c8:	6808      	ldr	r0, [r1, #0]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	6949      	ldr	r1, [r1, #20]
 80032ce:	f010 0f80 	tst.w	r0, #128	; 0x80
 80032d2:	d003      	beq.n	80032dc <_printf_i+0x18c>
 80032d4:	1d10      	adds	r0, r2, #4
 80032d6:	6018      	str	r0, [r3, #0]
 80032d8:	6813      	ldr	r3, [r2, #0]
 80032da:	e008      	b.n	80032ee <_printf_i+0x19e>
 80032dc:	f010 0f40 	tst.w	r0, #64	; 0x40
 80032e0:	f102 0004 	add.w	r0, r2, #4
 80032e4:	6018      	str	r0, [r3, #0]
 80032e6:	6813      	ldr	r3, [r2, #0]
 80032e8:	d001      	beq.n	80032ee <_printf_i+0x19e>
 80032ea:	8019      	strh	r1, [r3, #0]
 80032ec:	e000      	b.n	80032f0 <_printf_i+0x1a0>
 80032ee:	6019      	str	r1, [r3, #0]
 80032f0:	2300      	movs	r3, #0
 80032f2:	6123      	str	r3, [r4, #16]
 80032f4:	4675      	mov	r5, lr
 80032f6:	e016      	b.n	8003326 <_printf_i+0x1d6>
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	1d11      	adds	r1, r2, #4
 80032fc:	6019      	str	r1, [r3, #0]
 80032fe:	6815      	ldr	r5, [r2, #0]
 8003300:	6862      	ldr	r2, [r4, #4]
 8003302:	2100      	movs	r1, #0
 8003304:	4628      	mov	r0, r5
 8003306:	f7fc ff63 	bl	80001d0 <memchr>
 800330a:	b108      	cbz	r0, 8003310 <_printf_i+0x1c0>
 800330c:	1b40      	subs	r0, r0, r5
 800330e:	6060      	str	r0, [r4, #4]
 8003310:	6863      	ldr	r3, [r4, #4]
 8003312:	e004      	b.n	800331e <_printf_i+0x1ce>
 8003314:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003318:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800331c:	2301      	movs	r3, #1
 800331e:	6123      	str	r3, [r4, #16]
 8003320:	2300      	movs	r3, #0
 8003322:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003326:	f8cd 8000 	str.w	r8, [sp]
 800332a:	463b      	mov	r3, r7
 800332c:	aa03      	add	r2, sp, #12
 800332e:	4621      	mov	r1, r4
 8003330:	4630      	mov	r0, r6
 8003332:	f7ff fe97 	bl	8003064 <_printf_common>
 8003336:	3001      	adds	r0, #1
 8003338:	d102      	bne.n	8003340 <_printf_i+0x1f0>
 800333a:	f04f 30ff 	mov.w	r0, #4294967295
 800333e:	e026      	b.n	800338e <_printf_i+0x23e>
 8003340:	6923      	ldr	r3, [r4, #16]
 8003342:	462a      	mov	r2, r5
 8003344:	4639      	mov	r1, r7
 8003346:	4630      	mov	r0, r6
 8003348:	47c0      	blx	r8
 800334a:	3001      	adds	r0, #1
 800334c:	d0f5      	beq.n	800333a <_printf_i+0x1ea>
 800334e:	6823      	ldr	r3, [r4, #0]
 8003350:	079b      	lsls	r3, r3, #30
 8003352:	d510      	bpl.n	8003376 <_printf_i+0x226>
 8003354:	2500      	movs	r5, #0
 8003356:	f104 0919 	add.w	r9, r4, #25
 800335a:	e007      	b.n	800336c <_printf_i+0x21c>
 800335c:	2301      	movs	r3, #1
 800335e:	464a      	mov	r2, r9
 8003360:	4639      	mov	r1, r7
 8003362:	4630      	mov	r0, r6
 8003364:	47c0      	blx	r8
 8003366:	3001      	adds	r0, #1
 8003368:	d0e7      	beq.n	800333a <_printf_i+0x1ea>
 800336a:	3501      	adds	r5, #1
 800336c:	68e3      	ldr	r3, [r4, #12]
 800336e:	9a03      	ldr	r2, [sp, #12]
 8003370:	1a9b      	subs	r3, r3, r2
 8003372:	429d      	cmp	r5, r3
 8003374:	dbf2      	blt.n	800335c <_printf_i+0x20c>
 8003376:	68e0      	ldr	r0, [r4, #12]
 8003378:	9b03      	ldr	r3, [sp, #12]
 800337a:	4298      	cmp	r0, r3
 800337c:	bfb8      	it	lt
 800337e:	4618      	movlt	r0, r3
 8003380:	e005      	b.n	800338e <_printf_i+0x23e>
 8003382:	780b      	ldrb	r3, [r1, #0]
 8003384:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003388:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800338c:	e78a      	b.n	80032a4 <_printf_i+0x154>
 800338e:	b005      	add	sp, #20
 8003390:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003394:	08003ec2 	.word	0x08003ec2
 8003398:	08003ed3 	.word	0x08003ed3

0800339c <_sbrk_r>:
 800339c:	b538      	push	{r3, r4, r5, lr}
 800339e:	4c06      	ldr	r4, [pc, #24]	; (80033b8 <_sbrk_r+0x1c>)
 80033a0:	2300      	movs	r3, #0
 80033a2:	4605      	mov	r5, r0
 80033a4:	4608      	mov	r0, r1
 80033a6:	6023      	str	r3, [r4, #0]
 80033a8:	f000 f9c2 	bl	8003730 <_sbrk>
 80033ac:	1c43      	adds	r3, r0, #1
 80033ae:	d102      	bne.n	80033b6 <_sbrk_r+0x1a>
 80033b0:	6823      	ldr	r3, [r4, #0]
 80033b2:	b103      	cbz	r3, 80033b6 <_sbrk_r+0x1a>
 80033b4:	602b      	str	r3, [r5, #0]
 80033b6:	bd38      	pop	{r3, r4, r5, pc}
 80033b8:	20000394 	.word	0x20000394

080033bc <_vsiprintf_r>:
 80033bc:	b510      	push	{r4, lr}
 80033be:	b09a      	sub	sp, #104	; 0x68
 80033c0:	f44f 7402 	mov.w	r4, #520	; 0x208
 80033c4:	9100      	str	r1, [sp, #0]
 80033c6:	9104      	str	r1, [sp, #16]
 80033c8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80033cc:	9102      	str	r1, [sp, #8]
 80033ce:	9105      	str	r1, [sp, #20]
 80033d0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80033d4:	f8ad 100e 	strh.w	r1, [sp, #14]
 80033d8:	4669      	mov	r1, sp
 80033da:	f8ad 400c 	strh.w	r4, [sp, #12]
 80033de:	f000 f8a9 	bl	8003534 <_svfiprintf_r>
 80033e2:	9b00      	ldr	r3, [sp, #0]
 80033e4:	2200      	movs	r2, #0
 80033e6:	701a      	strb	r2, [r3, #0]
 80033e8:	b01a      	add	sp, #104	; 0x68
 80033ea:	bd10      	pop	{r4, pc}

080033ec <vsiprintf>:
 80033ec:	4613      	mov	r3, r2
 80033ee:	460a      	mov	r2, r1
 80033f0:	4601      	mov	r1, r0
 80033f2:	4802      	ldr	r0, [pc, #8]	; (80033fc <vsiprintf+0x10>)
 80033f4:	6800      	ldr	r0, [r0, #0]
 80033f6:	f7ff bfe1 	b.w	80033bc <_vsiprintf_r>
 80033fa:	bf00      	nop
 80033fc:	20000064 	.word	0x20000064

08003400 <memmove>:
 8003400:	4288      	cmp	r0, r1
 8003402:	b510      	push	{r4, lr}
 8003404:	eb01 0302 	add.w	r3, r1, r2
 8003408:	d801      	bhi.n	800340e <memmove+0xe>
 800340a:	1e42      	subs	r2, r0, #1
 800340c:	e00b      	b.n	8003426 <memmove+0x26>
 800340e:	4298      	cmp	r0, r3
 8003410:	d2fb      	bcs.n	800340a <memmove+0xa>
 8003412:	1881      	adds	r1, r0, r2
 8003414:	1ad2      	subs	r2, r2, r3
 8003416:	42d3      	cmn	r3, r2
 8003418:	d004      	beq.n	8003424 <memmove+0x24>
 800341a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800341e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003422:	e7f8      	b.n	8003416 <memmove+0x16>
 8003424:	bd10      	pop	{r4, pc}
 8003426:	4299      	cmp	r1, r3
 8003428:	d004      	beq.n	8003434 <memmove+0x34>
 800342a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800342e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003432:	e7f8      	b.n	8003426 <memmove+0x26>
 8003434:	bd10      	pop	{r4, pc}

08003436 <_realloc_r>:
 8003436:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003438:	4607      	mov	r7, r0
 800343a:	4615      	mov	r5, r2
 800343c:	460e      	mov	r6, r1
 800343e:	b921      	cbnz	r1, 800344a <_realloc_r+0x14>
 8003440:	4611      	mov	r1, r2
 8003442:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003446:	f7ff bdaf 	b.w	8002fa8 <_malloc_r>
 800344a:	b91a      	cbnz	r2, 8003454 <_realloc_r+0x1e>
 800344c:	f7ff fd5e 	bl	8002f0c <_free_r>
 8003450:	4628      	mov	r0, r5
 8003452:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003454:	f000 f962 	bl	800371c <_malloc_usable_size_r>
 8003458:	4285      	cmp	r5, r0
 800345a:	d90e      	bls.n	800347a <_realloc_r+0x44>
 800345c:	4629      	mov	r1, r5
 800345e:	4638      	mov	r0, r7
 8003460:	f7ff fda2 	bl	8002fa8 <_malloc_r>
 8003464:	4604      	mov	r4, r0
 8003466:	b150      	cbz	r0, 800347e <_realloc_r+0x48>
 8003468:	4631      	mov	r1, r6
 800346a:	462a      	mov	r2, r5
 800346c:	f7ff fd42 	bl	8002ef4 <memcpy>
 8003470:	4631      	mov	r1, r6
 8003472:	4638      	mov	r0, r7
 8003474:	f7ff fd4a 	bl	8002f0c <_free_r>
 8003478:	e001      	b.n	800347e <_realloc_r+0x48>
 800347a:	4630      	mov	r0, r6
 800347c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800347e:	4620      	mov	r0, r4
 8003480:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003482 <__ssputs_r>:
 8003482:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003486:	688e      	ldr	r6, [r1, #8]
 8003488:	429e      	cmp	r6, r3
 800348a:	4682      	mov	sl, r0
 800348c:	460c      	mov	r4, r1
 800348e:	4691      	mov	r9, r2
 8003490:	4698      	mov	r8, r3
 8003492:	d83e      	bhi.n	8003512 <__ssputs_r+0x90>
 8003494:	898a      	ldrh	r2, [r1, #12]
 8003496:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800349a:	d03a      	beq.n	8003512 <__ssputs_r+0x90>
 800349c:	6825      	ldr	r5, [r4, #0]
 800349e:	6909      	ldr	r1, [r1, #16]
 80034a0:	1a6f      	subs	r7, r5, r1
 80034a2:	6965      	ldr	r5, [r4, #20]
 80034a4:	2302      	movs	r3, #2
 80034a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80034aa:	fb95 f5f3 	sdiv	r5, r5, r3
 80034ae:	1c7b      	adds	r3, r7, #1
 80034b0:	4443      	add	r3, r8
 80034b2:	429d      	cmp	r5, r3
 80034b4:	bf38      	it	cc
 80034b6:	461d      	movcc	r5, r3
 80034b8:	0553      	lsls	r3, r2, #21
 80034ba:	d50f      	bpl.n	80034dc <__ssputs_r+0x5a>
 80034bc:	4629      	mov	r1, r5
 80034be:	f7ff fd73 	bl	8002fa8 <_malloc_r>
 80034c2:	4606      	mov	r6, r0
 80034c4:	b198      	cbz	r0, 80034ee <__ssputs_r+0x6c>
 80034c6:	463a      	mov	r2, r7
 80034c8:	6921      	ldr	r1, [r4, #16]
 80034ca:	f7ff fd13 	bl	8002ef4 <memcpy>
 80034ce:	89a3      	ldrh	r3, [r4, #12]
 80034d0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80034d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80034d8:	81a3      	strh	r3, [r4, #12]
 80034da:	e013      	b.n	8003504 <__ssputs_r+0x82>
 80034dc:	462a      	mov	r2, r5
 80034de:	f7ff ffaa 	bl	8003436 <_realloc_r>
 80034e2:	4606      	mov	r6, r0
 80034e4:	b970      	cbnz	r0, 8003504 <__ssputs_r+0x82>
 80034e6:	6921      	ldr	r1, [r4, #16]
 80034e8:	4650      	mov	r0, sl
 80034ea:	f7ff fd0f 	bl	8002f0c <_free_r>
 80034ee:	230c      	movs	r3, #12
 80034f0:	f8ca 3000 	str.w	r3, [sl]
 80034f4:	89a3      	ldrh	r3, [r4, #12]
 80034f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034fa:	81a3      	strh	r3, [r4, #12]
 80034fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003500:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003504:	6126      	str	r6, [r4, #16]
 8003506:	6165      	str	r5, [r4, #20]
 8003508:	443e      	add	r6, r7
 800350a:	1bed      	subs	r5, r5, r7
 800350c:	6026      	str	r6, [r4, #0]
 800350e:	60a5      	str	r5, [r4, #8]
 8003510:	4646      	mov	r6, r8
 8003512:	4546      	cmp	r6, r8
 8003514:	bf28      	it	cs
 8003516:	4646      	movcs	r6, r8
 8003518:	4632      	mov	r2, r6
 800351a:	4649      	mov	r1, r9
 800351c:	6820      	ldr	r0, [r4, #0]
 800351e:	f7ff ff6f 	bl	8003400 <memmove>
 8003522:	68a3      	ldr	r3, [r4, #8]
 8003524:	1b9b      	subs	r3, r3, r6
 8003526:	60a3      	str	r3, [r4, #8]
 8003528:	6823      	ldr	r3, [r4, #0]
 800352a:	441e      	add	r6, r3
 800352c:	6026      	str	r6, [r4, #0]
 800352e:	2000      	movs	r0, #0
 8003530:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003534 <_svfiprintf_r>:
 8003534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003538:	b09d      	sub	sp, #116	; 0x74
 800353a:	4680      	mov	r8, r0
 800353c:	9303      	str	r3, [sp, #12]
 800353e:	898b      	ldrh	r3, [r1, #12]
 8003540:	061c      	lsls	r4, r3, #24
 8003542:	460d      	mov	r5, r1
 8003544:	4616      	mov	r6, r2
 8003546:	d50d      	bpl.n	8003564 <_svfiprintf_r+0x30>
 8003548:	690b      	ldr	r3, [r1, #16]
 800354a:	b95b      	cbnz	r3, 8003564 <_svfiprintf_r+0x30>
 800354c:	2140      	movs	r1, #64	; 0x40
 800354e:	f7ff fd2b 	bl	8002fa8 <_malloc_r>
 8003552:	6028      	str	r0, [r5, #0]
 8003554:	6128      	str	r0, [r5, #16]
 8003556:	b918      	cbnz	r0, 8003560 <_svfiprintf_r+0x2c>
 8003558:	230c      	movs	r3, #12
 800355a:	f8c8 3000 	str.w	r3, [r8]
 800355e:	e0cd      	b.n	80036fc <_svfiprintf_r+0x1c8>
 8003560:	2340      	movs	r3, #64	; 0x40
 8003562:	616b      	str	r3, [r5, #20]
 8003564:	2300      	movs	r3, #0
 8003566:	9309      	str	r3, [sp, #36]	; 0x24
 8003568:	2320      	movs	r3, #32
 800356a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800356e:	f8df b19c 	ldr.w	fp, [pc, #412]	; 800370c <_svfiprintf_r+0x1d8>
 8003572:	2330      	movs	r3, #48	; 0x30
 8003574:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003578:	4637      	mov	r7, r6
 800357a:	463c      	mov	r4, r7
 800357c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8003580:	b91b      	cbnz	r3, 800358a <_svfiprintf_r+0x56>
 8003582:	ebb7 0906 	subs.w	r9, r7, r6
 8003586:	d010      	beq.n	80035aa <_svfiprintf_r+0x76>
 8003588:	e003      	b.n	8003592 <_svfiprintf_r+0x5e>
 800358a:	2b25      	cmp	r3, #37	; 0x25
 800358c:	d0f9      	beq.n	8003582 <_svfiprintf_r+0x4e>
 800358e:	4627      	mov	r7, r4
 8003590:	e7f3      	b.n	800357a <_svfiprintf_r+0x46>
 8003592:	464b      	mov	r3, r9
 8003594:	4632      	mov	r2, r6
 8003596:	4629      	mov	r1, r5
 8003598:	4640      	mov	r0, r8
 800359a:	f7ff ff72 	bl	8003482 <__ssputs_r>
 800359e:	3001      	adds	r0, #1
 80035a0:	f000 80a7 	beq.w	80036f2 <_svfiprintf_r+0x1be>
 80035a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80035a6:	444b      	add	r3, r9
 80035a8:	9309      	str	r3, [sp, #36]	; 0x24
 80035aa:	783b      	ldrb	r3, [r7, #0]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	f000 80a0 	beq.w	80036f2 <_svfiprintf_r+0x1be>
 80035b2:	2300      	movs	r3, #0
 80035b4:	f04f 32ff 	mov.w	r2, #4294967295
 80035b8:	9304      	str	r3, [sp, #16]
 80035ba:	9307      	str	r3, [sp, #28]
 80035bc:	9205      	str	r2, [sp, #20]
 80035be:	9306      	str	r3, [sp, #24]
 80035c0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80035c4:	931a      	str	r3, [sp, #104]	; 0x68
 80035c6:	2601      	movs	r6, #1
 80035c8:	2205      	movs	r2, #5
 80035ca:	7821      	ldrb	r1, [r4, #0]
 80035cc:	484e      	ldr	r0, [pc, #312]	; (8003708 <_svfiprintf_r+0x1d4>)
 80035ce:	f7fc fdff 	bl	80001d0 <memchr>
 80035d2:	1c67      	adds	r7, r4, #1
 80035d4:	9b04      	ldr	r3, [sp, #16]
 80035d6:	b138      	cbz	r0, 80035e8 <_svfiprintf_r+0xb4>
 80035d8:	4a4b      	ldr	r2, [pc, #300]	; (8003708 <_svfiprintf_r+0x1d4>)
 80035da:	1a80      	subs	r0, r0, r2
 80035dc:	fa06 f000 	lsl.w	r0, r6, r0
 80035e0:	4318      	orrs	r0, r3
 80035e2:	9004      	str	r0, [sp, #16]
 80035e4:	463c      	mov	r4, r7
 80035e6:	e7ef      	b.n	80035c8 <_svfiprintf_r+0x94>
 80035e8:	06d9      	lsls	r1, r3, #27
 80035ea:	bf44      	itt	mi
 80035ec:	2220      	movmi	r2, #32
 80035ee:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80035f2:	071a      	lsls	r2, r3, #28
 80035f4:	bf44      	itt	mi
 80035f6:	222b      	movmi	r2, #43	; 0x2b
 80035f8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80035fc:	7822      	ldrb	r2, [r4, #0]
 80035fe:	2a2a      	cmp	r2, #42	; 0x2a
 8003600:	d003      	beq.n	800360a <_svfiprintf_r+0xd6>
 8003602:	9a07      	ldr	r2, [sp, #28]
 8003604:	2100      	movs	r1, #0
 8003606:	200a      	movs	r0, #10
 8003608:	e00b      	b.n	8003622 <_svfiprintf_r+0xee>
 800360a:	9a03      	ldr	r2, [sp, #12]
 800360c:	1d11      	adds	r1, r2, #4
 800360e:	6812      	ldr	r2, [r2, #0]
 8003610:	9103      	str	r1, [sp, #12]
 8003612:	2a00      	cmp	r2, #0
 8003614:	da10      	bge.n	8003638 <_svfiprintf_r+0x104>
 8003616:	4252      	negs	r2, r2
 8003618:	f043 0002 	orr.w	r0, r3, #2
 800361c:	9207      	str	r2, [sp, #28]
 800361e:	9004      	str	r0, [sp, #16]
 8003620:	e00b      	b.n	800363a <_svfiprintf_r+0x106>
 8003622:	4627      	mov	r7, r4
 8003624:	3401      	adds	r4, #1
 8003626:	783b      	ldrb	r3, [r7, #0]
 8003628:	3b30      	subs	r3, #48	; 0x30
 800362a:	2b09      	cmp	r3, #9
 800362c:	d803      	bhi.n	8003636 <_svfiprintf_r+0x102>
 800362e:	fb00 3202 	mla	r2, r0, r2, r3
 8003632:	2101      	movs	r1, #1
 8003634:	e7f5      	b.n	8003622 <_svfiprintf_r+0xee>
 8003636:	b101      	cbz	r1, 800363a <_svfiprintf_r+0x106>
 8003638:	9207      	str	r2, [sp, #28]
 800363a:	783b      	ldrb	r3, [r7, #0]
 800363c:	2b2e      	cmp	r3, #46	; 0x2e
 800363e:	d11e      	bne.n	800367e <_svfiprintf_r+0x14a>
 8003640:	787b      	ldrb	r3, [r7, #1]
 8003642:	2b2a      	cmp	r3, #42	; 0x2a
 8003644:	d10a      	bne.n	800365c <_svfiprintf_r+0x128>
 8003646:	9b03      	ldr	r3, [sp, #12]
 8003648:	1d1a      	adds	r2, r3, #4
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	9203      	str	r2, [sp, #12]
 800364e:	2b00      	cmp	r3, #0
 8003650:	bfb8      	it	lt
 8003652:	f04f 33ff 	movlt.w	r3, #4294967295
 8003656:	3702      	adds	r7, #2
 8003658:	9305      	str	r3, [sp, #20]
 800365a:	e010      	b.n	800367e <_svfiprintf_r+0x14a>
 800365c:	2300      	movs	r3, #0
 800365e:	9305      	str	r3, [sp, #20]
 8003660:	1c78      	adds	r0, r7, #1
 8003662:	4619      	mov	r1, r3
 8003664:	240a      	movs	r4, #10
 8003666:	4607      	mov	r7, r0
 8003668:	3001      	adds	r0, #1
 800366a:	783a      	ldrb	r2, [r7, #0]
 800366c:	3a30      	subs	r2, #48	; 0x30
 800366e:	2a09      	cmp	r2, #9
 8003670:	d803      	bhi.n	800367a <_svfiprintf_r+0x146>
 8003672:	fb04 2101 	mla	r1, r4, r1, r2
 8003676:	2301      	movs	r3, #1
 8003678:	e7f5      	b.n	8003666 <_svfiprintf_r+0x132>
 800367a:	b103      	cbz	r3, 800367e <_svfiprintf_r+0x14a>
 800367c:	9105      	str	r1, [sp, #20]
 800367e:	2203      	movs	r2, #3
 8003680:	7839      	ldrb	r1, [r7, #0]
 8003682:	4822      	ldr	r0, [pc, #136]	; (800370c <_svfiprintf_r+0x1d8>)
 8003684:	f7fc fda4 	bl	80001d0 <memchr>
 8003688:	b140      	cbz	r0, 800369c <_svfiprintf_r+0x168>
 800368a:	2340      	movs	r3, #64	; 0x40
 800368c:	ebcb 0000 	rsb	r0, fp, r0
 8003690:	fa03 f000 	lsl.w	r0, r3, r0
 8003694:	9b04      	ldr	r3, [sp, #16]
 8003696:	4318      	orrs	r0, r3
 8003698:	9004      	str	r0, [sp, #16]
 800369a:	3701      	adds	r7, #1
 800369c:	7839      	ldrb	r1, [r7, #0]
 800369e:	481c      	ldr	r0, [pc, #112]	; (8003710 <_svfiprintf_r+0x1dc>)
 80036a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80036a4:	2206      	movs	r2, #6
 80036a6:	1c7e      	adds	r6, r7, #1
 80036a8:	f7fc fd92 	bl	80001d0 <memchr>
 80036ac:	b188      	cbz	r0, 80036d2 <_svfiprintf_r+0x19e>
 80036ae:	4b19      	ldr	r3, [pc, #100]	; (8003714 <_svfiprintf_r+0x1e0>)
 80036b0:	b933      	cbnz	r3, 80036c0 <_svfiprintf_r+0x18c>
 80036b2:	9b03      	ldr	r3, [sp, #12]
 80036b4:	3307      	adds	r3, #7
 80036b6:	f023 0307 	bic.w	r3, r3, #7
 80036ba:	3308      	adds	r3, #8
 80036bc:	9303      	str	r3, [sp, #12]
 80036be:	e014      	b.n	80036ea <_svfiprintf_r+0x1b6>
 80036c0:	ab03      	add	r3, sp, #12
 80036c2:	9300      	str	r3, [sp, #0]
 80036c4:	462a      	mov	r2, r5
 80036c6:	4b14      	ldr	r3, [pc, #80]	; (8003718 <_svfiprintf_r+0x1e4>)
 80036c8:	a904      	add	r1, sp, #16
 80036ca:	4640      	mov	r0, r8
 80036cc:	f3af 8000 	nop.w
 80036d0:	e007      	b.n	80036e2 <_svfiprintf_r+0x1ae>
 80036d2:	ab03      	add	r3, sp, #12
 80036d4:	9300      	str	r3, [sp, #0]
 80036d6:	462a      	mov	r2, r5
 80036d8:	4b0f      	ldr	r3, [pc, #60]	; (8003718 <_svfiprintf_r+0x1e4>)
 80036da:	a904      	add	r1, sp, #16
 80036dc:	4640      	mov	r0, r8
 80036de:	f7ff fd37 	bl	8003150 <_printf_i>
 80036e2:	f1b0 3fff 	cmp.w	r0, #4294967295
 80036e6:	4682      	mov	sl, r0
 80036e8:	d003      	beq.n	80036f2 <_svfiprintf_r+0x1be>
 80036ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036ec:	4453      	add	r3, sl
 80036ee:	9309      	str	r3, [sp, #36]	; 0x24
 80036f0:	e742      	b.n	8003578 <_svfiprintf_r+0x44>
 80036f2:	89ab      	ldrh	r3, [r5, #12]
 80036f4:	065b      	lsls	r3, r3, #25
 80036f6:	d401      	bmi.n	80036fc <_svfiprintf_r+0x1c8>
 80036f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80036fa:	e001      	b.n	8003700 <_svfiprintf_r+0x1cc>
 80036fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003700:	b01d      	add	sp, #116	; 0x74
 8003702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003706:	bf00      	nop
 8003708:	08003ee4 	.word	0x08003ee4
 800370c:	08003eea 	.word	0x08003eea
 8003710:	08003eee 	.word	0x08003eee
 8003714:	00000000 	.word	0x00000000
 8003718:	08003483 	.word	0x08003483

0800371c <_malloc_usable_size_r>:
 800371c:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8003720:	2800      	cmp	r0, #0
 8003722:	bfbe      	ittt	lt
 8003724:	1809      	addlt	r1, r1, r0
 8003726:	f851 3c04 	ldrlt.w	r3, [r1, #-4]
 800372a:	18c0      	addlt	r0, r0, r3
 800372c:	3804      	subs	r0, #4
 800372e:	4770      	bx	lr

08003730 <_sbrk>:
 8003730:	4b04      	ldr	r3, [pc, #16]	; (8003744 <_sbrk+0x14>)
 8003732:	6819      	ldr	r1, [r3, #0]
 8003734:	4602      	mov	r2, r0
 8003736:	b909      	cbnz	r1, 800373c <_sbrk+0xc>
 8003738:	4903      	ldr	r1, [pc, #12]	; (8003748 <_sbrk+0x18>)
 800373a:	6019      	str	r1, [r3, #0]
 800373c:	6818      	ldr	r0, [r3, #0]
 800373e:	4402      	add	r2, r0
 8003740:	601a      	str	r2, [r3, #0]
 8003742:	4770      	bx	lr
 8003744:	20000334 	.word	0x20000334
 8003748:	20000398 	.word	0x20000398

0800374c <_init>:
 800374c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800374e:	bf00      	nop
 8003750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003752:	bc08      	pop	{r3}
 8003754:	469e      	mov	lr, r3
 8003756:	4770      	bx	lr

08003758 <_fini>:
 8003758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800375a:	bf00      	nop
 800375c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800375e:	bc08      	pop	{r3}
 8003760:	469e      	mov	lr, r3
 8003762:	4770      	bx	lr
