Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7a100t-2L-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\CHALMERS\DAT096\DAT096\ADCDAC\DAC\ipcore_dir\DMC.vhd" into library work
Parsing entity <DMC>.
Parsing architecture <xilinx> of entity <dmc>.
Parsing VHDL file "C:\CHALMERS\DAT096\DAT096\ADCDAC\DAC\PWM.vhd" into library work
Parsing entity <PWM>.
Parsing architecture <Behavioral> of entity <pwm>.
Parsing VHDL file "C:\CHALMERS\DAT096\DAT096\ADCDAC\DAC\top.vhd" into library work
Parsing entity <top>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <Behavioral>) from library <work>.

Elaborating entity <DMC> (architecture <xilinx>) from library <work>.

Elaborating entity <PWM> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\CHALMERS\DAT096\DAT096\ADCDAC\DAC\top.vhd".
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <DMC>.
    Related source file is "C:\CHALMERS\DAT096\DAT096\ADCDAC\DAC\ipcore_dir\DMC.vhd".
    Summary:
	no macro.
Unit <DMC> synthesized.

Synthesizing Unit <PWM>.
    Related source file is "C:\CHALMERS\DAT096\DAT096\ADCDAC\DAC\PWM.vhd".
    Found 11-bit register for signal <cnt>.
    Found 1-bit register for signal <PWMout>.
    Found 11-bit register for signal <samplevalue>.
    Found 11-bit adder for signal <cnt[10]_GND_40_o_add_3_OUT> created at line 63.
    Found 11-bit comparator not equal for signal <samplevalue[10]_cnt[10]_equal_2_o> created at line 59
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <PWM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 11-bit adder                                          : 1
# Registers                                            : 3
 1-bit register                                        : 1
 11-bit register                                       : 2
# Comparators                                          : 1
 11-bit comparator not equal                           : 1
# Multiplexers                                         : 1
 11-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <PWM>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <PWM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 11-bit up counter                                     : 1
# Registers                                            : 12
 Flip-Flops                                            : 12
# Comparators                                          : 1
 11-bit comparator not equal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <PWM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 57
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 3
#      LUT3                        : 11
#      LUT6                        : 19
#      MUXCY                       : 10
#      VCC                         : 1
#      XORCY                       : 11
# FlipFlops/Latches                : 23
#      FDC                         : 1
#      FDE                         : 11
#      FDP                         : 11
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 27
#      IBUF                        : 12
#      IBUFG                       : 1
#      OBUF                        : 14
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-2l 


Slice Logic Utilization: 
 Number of Slice Registers:              23  out of  126800     0%  
 Number of Slice LUTs:                   34  out of  63400     0%  
    Number used as Logic:                34  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     34
   Number with an unused Flip Flop:      11  out of     34    32%  
   Number with an unused LUT:             0  out of     34     0%  
   Number of fully used LUT-FF pairs:    23  out of     34    67%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    210    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
DMCinst/clkout0                    | BUFG                   | 23    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.887ns (Maximum Frequency: 346.356MHz)
   Minimum input arrival time before clock: 1.306ns
   Maximum output required time after clock: 0.742ns
   Maximum combinational path delay: 0.408ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'DMCinst/clkout0'
  Clock period: 2.887ns (frequency: 346.356MHz)
  Total number of paths / destination ports: 1068 / 34
-------------------------------------------------------------------------
Delay:               2.887ns (Levels of Logic = 13)
  Source:            Inst_PWM/cnt_5 (FF)
  Destination:       Inst_PWM/cnt_10 (FF)
  Source Clock:      DMCinst/clkout0 rising
  Destination Clock: DMCinst/clkout0 rising

  Data Path: Inst_PWM/cnt_5 to Inst_PWM/cnt_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.398   0.805  Inst_PWM/cnt_5 (Inst_PWM/cnt_5)
     LUT6:I0->O           13   0.105   0.425  Inst_PWM/PWMout_PWR_10_o_MUX_2_o<10>_SW0 (N2)
     LUT6:I5->O            1   0.105   0.000  Inst_PWM/Mcount_cnt_lut<0> (Inst_PWM/Mcount_cnt_lut<0>)
     MUXCY:S->O            1   0.392   0.000  Inst_PWM/Mcount_cnt_cy<0> (Inst_PWM/Mcount_cnt_cy<0>)
     MUXCY:CI->O           1   0.025   0.000  Inst_PWM/Mcount_cnt_cy<1> (Inst_PWM/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.025   0.000  Inst_PWM/Mcount_cnt_cy<2> (Inst_PWM/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.025   0.000  Inst_PWM/Mcount_cnt_cy<3> (Inst_PWM/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.025   0.000  Inst_PWM/Mcount_cnt_cy<4> (Inst_PWM/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.025   0.000  Inst_PWM/Mcount_cnt_cy<5> (Inst_PWM/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.025   0.000  Inst_PWM/Mcount_cnt_cy<6> (Inst_PWM/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.025   0.000  Inst_PWM/Mcount_cnt_cy<7> (Inst_PWM/Mcount_cnt_cy<7>)
     MUXCY:CI->O           1   0.025   0.000  Inst_PWM/Mcount_cnt_cy<8> (Inst_PWM/Mcount_cnt_cy<8>)
     MUXCY:CI->O           0   0.025   0.000  Inst_PWM/Mcount_cnt_cy<9> (Inst_PWM/Mcount_cnt_cy<9>)
     XORCY:CI->O           1   0.417   0.000  Inst_PWM/Mcount_cnt_xor<10> (Inst_PWM/Mcount_cnt10)
     FDP:D                     0.015          Inst_PWM/cnt_10
    ----------------------------------------
    Total                      2.887ns (1.657ns logic, 1.230ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMCinst/clkout0'
  Total number of paths / destination ports: 34 / 23
-------------------------------------------------------------------------
Offset:              1.306ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       Inst_PWM/samplevalue_10 (FF)
  Destination Clock: DMCinst/clkout0 rising

  Data Path: reset to Inst_PWM/samplevalue_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.001   0.407  reset_IBUF (reset_IBUF)
     INV:I->O             11   0.123   0.655  Inst_PWM/_n0029_inv1_rstpot_INV_0 (Inst_PWM/_n0029_inv1_rstpot)
     LUT3:I0->O            1   0.105   0.000  Inst_PWM/samplevalue_0_dpot (Inst_PWM/samplevalue_0_dpot)
     FDE:D                     0.015          Inst_PWM/samplevalue_0
    ----------------------------------------
    Total                      1.306ns (0.244ns logic, 1.062ns route)
                                       (18.7% logic, 81.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DMCinst/clkout0'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.742ns (Levels of Logic = 1)
  Source:            Inst_PWM/PWMout (FF)
  Destination:       pwmout (PAD)
  Source Clock:      DMCinst/clkout0 rising

  Data Path: Inst_PWM/PWMout to pwmout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.398   0.344  Inst_PWM/PWMout (Inst_PWM/PWMout)
     OBUF:I->O                 0.000          pwmout_OBUF (pwmout)
    ----------------------------------------
    Total                      0.742ns (0.398ns logic, 0.344ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Delay:               0.408ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       DMCinst/mmcm_adv_inst:RST (PAD)

  Data Path: reset to DMCinst/mmcm_adv_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.001   0.407  reset_IBUF (reset_IBUF)
    MMCME2_ADV:RST             0.000          DMCinst/mmcm_adv_inst
    ----------------------------------------
    Total                      0.408ns (0.001ns logic, 0.407ns route)
                                       (0.2% logic, 99.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock DMCinst/clkout0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DMCinst/clkout0|    2.887|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.49 secs
 
--> 

Total memory usage is 320596 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

