<HTML>
<HEAD>
<TITLE>Map Report</TITLE>
<link href="file:///C:/lscc/radiant/3.2/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/3.2/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Mrp"></A>    Lattice Mapping Report File for Design Module &apos;simulation_test_impl_1&apos;

Target Vendor:        LATTICE
Target Device:        LIFCL-40CABGA400
Target Performance:   8_High-Performance_1.0V

Mapper:    version Radiant Software (64-bit) 3.2.0.18.0
Mapped on: Fri Nov 18 14:02:22 2022


<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -i simulation_test_impl_1_syn.udb -o
     simulation_test_impl_1_map.udb -mp simulation_test_impl_1.mrp -hierrpt -gui

<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:         667 out of 32811 (2%)
      Number of SLICE         registers:  667 out of 32256 (2%)
      Number of PIO Input     registers:    0 out of   185 (0%)
      Number of PIO Output    registers:    0 out of   185 (0%)
      Number of PIO Tri-State registers:    0 out of   185 (0%)
   Number of LUT4s:             805 out of 32256 (2%)
      Number used as logic LUT4s:                        613
      Number used as distributed RAM:                      0 (6 per 16X4 RAM)
      Number used as ripple logic:                       192 (2 per CCU2)
   Number of PIOs used/reserved:  129 out of   185 (66%)
      Number of PIOs reserved:      7 (per sysConfig and/or prohibit constraint)
      Number of PIOs used:        122
        Number of PIOs used for single ended IO:       122
        Number of PIO pairs used for differential IO:    0
        Number allocated to regular speed PIOs:   104 out of  111 (94%)
        Number allocated to high speed PIOs:       18 out of   74 (24%)
   Number of Dedicated IO used for ADC/PCIE/DPHY:  10 out of   32 (31%)
   Number of IDDR/ODDR/TDDR functions used:      0 out of   444 (0%)
   Number of IOs using at least one DDR function: 0 (0 differential)
   Number of Block RAMs:          2 out of 84 (2%)
   Number of Large RAMs:          0 out of 2 (0%)
   Number of Logical DSP Functions:
      Number of Pre-Adders (9+9):    0 out of 112 (0%)
      Number of Multipliers (18x18): 0 out of 56 (0%)
         Number of 9X9:        0 (1 18x18 = 2   9x9)
         Number of 18x18:      0 (1 18x18 = 1 18x18)
         Number of 18x36:      0 (2 18x18 = 1 18x36)
         Number of 36x36:      0 (4 18x18 = 1 36x36)
      Number of 54-bit Accumulators: 0 out of 28 (0%)
      Number of 18-bit Registers:    0 out of 112 (0%)
   Number of Physical DSP Components:
      Number of PREADD9:             0 out of 112 (0%)
      Number of MULT9:               0 out of 112 (0%)
      Number of MULT18:              0 out of 56 (0%)
      Number of MULT18X36:           0 out of 28 (0%)
      Number of MULT36:              0 out of 14 (0%)
      Number of ACC54:               0 out of 28 (0%)
      Number of REG18:               0 out of 112 (0%)
   Number of ALUREGs:             0 out of 1 (0%)
   Number of PLLs:                0 out of 3 (0%)
   Number of DDRDLLs:             0 out of 2 (0%)
   Number of DLLDELs:             0 out of 10 (0%)
   Number of DQSs:                0 out of 4 (0%)
   Number of DCSs:                0 out of 1 (0%)

   Number of DCCs:                0 out of 62 (0%)
   Number of PCLKDIVs:            0 out of 1 (0%)
   Number of ECLKDIVs:            0 out of 12 (0%)
   Number of ECLKSYNCs:           0 out of 12 (0%)
   Number of ADC Blocks:          0 out of 1 (0%)
   Number of SGMIICDRs:           0 out of 2 (0%)
   Number of PMUs:                0 out of 1 (0%)
   Number of BNKREF18s:           0 out of 3 (0%)
   Number of BNKREF33s:           0 out of 5 (0%)
   Number of PCIEs:               0 out of 1 (0%)
   Number of I2CFIFOs:            0 out of 1 (0%)
   Number of DPHYs:               1 out of 2 (50%)
   Number of Oscillators:         0 out of 1 (0%)
   Number of GSR:                 1 out of 1 (100%)
   Number of Cryptographic Block: 0 out of 1 (0%)
   Number of Config IP:           0 out of 1 (0%)
                 TSALL:           0 out of 1 (0%)
   Number of JTAG:                0 out of 1 (0%)
   Number of SED:                 0 out of 1 (0%)
   Number of Clocks:  2
      Net clk_byte_o_c: 94 loads, 60 rising, 34 falling (Driver: Pin
     secured_comp_507/URWDCKHS)
      Net clk_byte_fr_i_c: 526 loads, 524 rising, 2 falling (Driver: Port
     clk_byte_fr_i)
   Number of Clock Enables:  16
      Net secured_signal_30: 3 loads, 3 SLICEs
      Net secured_signal_45: 3 loads, 3 SLICEs
      Net secured_signal_128: 1 loads, 1 SLICEs
      Net secured_signal_253: 6 loads, 5 SLICEs
      Net secured_signal_267: 1 loads, 0 SLICEs
      Net secured_signal_271: 5 loads, 5 SLICEs
      Net secured_signal_478: 1 loads, 0 SLICEs
      Net secured_signal_479: 5 loads, 5 SLICEs
      Net secured_signal_542: 6 loads, 5 SLICEs
      Net secured_signal_764: 1 loads, 1 SLICEs
      Net secured_signal_786: 1 loads, 1 SLICEs
      Net secured_signal_825: 1 loads, 1 SLICEs
      Net secured_signal_902: 2 loads, 2 SLICEs
      Net secured_signal_908: 32 loads, 32 SLICEs
      Net secured_signal_1022: 32 loads, 32 SLICEs
      Net secured_signal_1023: 2 loads, 2 SLICEs
   Number of LSRs:  17
      Net VCC_net: 2 loads, 0 SLICEs
      Pin reset_n_i: 5 loads, 5 SLICEs (Net: reset_n_i_c)
      Net secured_signal_7: 16 loads, 16 SLICEs
      Pin reset_byte_fr_n_i: 70 loads, 70 SLICEs (Net: reset_byte_fr_n_i_c)
      Net secured_signal_46: 1 loads, 1 SLICEs
      Net secured_signal_124: 4 loads, 4 SLICEs
      Net secured_signal_127: 4 loads, 4 SLICEs
      Net secured_signal_190: 16 loads, 16 SLICEs
      Net secured_signal_316: 63 loads, 61 SLICEs
      Net secured_signal_569: 63 loads, 61 SLICEs
      Net secured_signal_760: 9 loads, 9 SLICEs
      Net secured_signal_765: 1 loads, 1 SLICEs
      Net secured_signal_766: 2 loads, 2 SLICEs
      Net secured_signal_776: 1 loads, 1 SLICEs
      Net secured_signal_920: 8 loads, 8 SLICEs

      Net secured_signal_1372: 3 loads, 3 SLICEs
      Net secured_signal_1400: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net VCC_net: 244 loads
      Net secured_signal_773: 78 loads
      Net secured_signal_774: 77 loads
      Net reset_byte_fr_n_i_c: 70 loads
      Net secured_signal_569: 64 loads
      Net secured_signal_316: 64 loads
      Net secured_signal_794: 48 loads
      Net secured_signal_819: 44 loads
      Net secured_signal_24: 37 loads
      Net secured_signal_843: 34 loads




   Number of warnings:  4
   Number of errors:    0

   Number of errors:    0



<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

WARNING - map: Top module port &apos;axis_stready_i&apos; does not connect to anything.
WARNING - map: Top module port &apos;reset_byte_n_i&apos; does not connect to anything.
WARNING - map: Top module port &apos;axis_stready_i&apos; does not connect to anything.
WARNING - map: Top module port &apos;reset_byte_n_i&apos; does not connect to anything.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtvalid_o      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[63]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[62]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[61]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[60]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[59]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[58]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[57]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[56]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[55]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[54]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

| axis_mtdata_o[53]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[52]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[51]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[50]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[49]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[48]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[47]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[46]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[45]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[44]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[43]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[42]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[41]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[40]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[39]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[38]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[37]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[36]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[35]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[34]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[33]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[32]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[31]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[30]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[29]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[28]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[27]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[26]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[25]   | OUTPUT    |           |       |       |           |

+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[24]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[23]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[22]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[21]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[20]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[19]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[18]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[17]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[16]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[15]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[14]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[13]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[12]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[11]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[10]   | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[9]    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[8]    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[7]    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[6]    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[5]    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[4]    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[3]    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[2]    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[1]    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| axis_mtdata_o[0]    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_byte_o          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_byte_hs_o       | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| lp_d_rx_p_o[3]      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

| lp_d_rx_p_o[2]      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| lp_d_rx_p_o[1]      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| lp_d_rx_p_o[0]      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| lp_d_rx_n_o[3]      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| lp_d_rx_n_o[2]      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| lp_d_rx_n_o[1]      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| lp_d_rx_n_o[0]      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[31]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[30]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[29]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[28]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[27]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[26]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[25]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[24]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[23]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[22]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[21]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[20]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[19]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[18]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[17]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[16]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[15]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[14]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[13]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[12]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[11]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[10]            | OUTPUT    |           |       |       |           |

+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[9]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[8]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[7]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[6]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[5]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[4]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[3]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[2]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[1]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bd_o[0]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| hs_sync_o           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sp_en_o             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| lp_en_o             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| lp_av_en_o          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_byte_fr_i       | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset_n_i           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset_byte_fr_n_i   | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ref_dt_i[5]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ref_dt_i[4]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ref_dt_i[3]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ref_dt_i[2]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ref_dt_i[1]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ref_dt_i[0]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| tx_rdy_i            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pd_dphy_i           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block i4 was optimized away.
Block i101_1_lut was optimized away.

Block i94_1_lut was optimized away.



<A name="mrp_asic"></A><B><U><big>ASIC Components</big></U></B>
---------------

Instance Name: secured_comp_188
         Type: EBR_CORE
Instance Name: secured_comp_356
         Type: EBR_CORE
Instance Name: secured_comp_507
         Type: DPHY_CORE



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is
        &apos;secured_signal_12&apos;.

GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.

Components with disabled GSR Property
-------------------------------------

These components have the GSR property set to DISABLED. The components will not
     respond to the reset signal &apos;secured_signal_12&apos; via the GSR component.

Type and number of components of the type:
   Register = 226
   DPHY_CORE = 1

Type and instance name of component:
   Register : secured_comp_3
   Register : secured_comp_4
   Register : secured_comp_5
   Register : secured_comp_6
   Register : secured_comp_7
   Register : secured_comp_10
   Register : secured_comp_11
   Register : secured_comp_12
   Register : secured_comp_13
   Register : secured_comp_14
   Register : secured_comp_189
   Register : secured_comp_190
   Register : secured_comp_194
   Register : secured_comp_195
   Register : secured_comp_196
   Register : secured_comp_197
   Register : secured_comp_198
   Register : secured_comp_199
   Register : secured_comp_203
   Register : secured_comp_204
   Register : secured_comp_205
   Register : secured_comp_206
   Register : secured_comp_207
   Register : secured_comp_208
   Register : secured_comp_209
   Register : secured_comp_210

   Register : secured_comp_211
   Register : secured_comp_212
   Register : secured_comp_213
   Register : secured_comp_214
   Register : secured_comp_215
   Register : secured_comp_216
   Register : secured_comp_217
   Register : secured_comp_218
   Register : secured_comp_219
   Register : secured_comp_220
   Register : secured_comp_221
   Register : secured_comp_222
   Register : secured_comp_223
   Register : secured_comp_224
   Register : secured_comp_225
   Register : secured_comp_226
   Register : secured_comp_227
   Register : secured_comp_228
   Register : secured_comp_229
   Register : secured_comp_230
   Register : secured_comp_231
   Register : secured_comp_232
   Register : secured_comp_233
   Register : secured_comp_234
   Register : secured_comp_235
   Register : secured_comp_236
   Register : secured_comp_237
   Register : secured_comp_238
   Register : secured_comp_239
   Register : secured_comp_240
   Register : secured_comp_241
   Register : secured_comp_242
   Register : secured_comp_243
   Register : secured_comp_244
   Register : secured_comp_245
   Register : secured_comp_246
   Register : secured_comp_247
   Register : secured_comp_248
   Register : secured_comp_249
   Register : secured_comp_250
   Register : secured_comp_251
   Register : secured_comp_252
   Register : secured_comp_253
   Register : secured_comp_254
   Register : secured_comp_255
   Register : secured_comp_256
   Register : secured_comp_257
   Register : secured_comp_258
   Register : secured_comp_259
   Register : secured_comp_260
   Register : secured_comp_261
   Register : secured_comp_357
   Register : secured_comp_358
   Register : secured_comp_359
   Register : secured_comp_360
   Register : secured_comp_361
   Register : secured_comp_362

   Register : secured_comp_363
   Register : secured_comp_364
   Register : secured_comp_365
   Register : secured_comp_366
   Register : secured_comp_367
   Register : secured_comp_368
   Register : secured_comp_369
   Register : secured_comp_376
   Register : secured_comp_377
   Register : secured_comp_378
   Register : secured_comp_379
   Register : secured_comp_380
   Register : secured_comp_381
   Register : secured_comp_382
   Register : secured_comp_383
   Register : secured_comp_384
   Register : secured_comp_385
   Register : secured_comp_386
   Register : secured_comp_387
   Register : secured_comp_388
   Register : secured_comp_389
   Register : secured_comp_390
   Register : secured_comp_391
   Register : secured_comp_392
   Register : secured_comp_393
   Register : secured_comp_394
   Register : secured_comp_395
   Register : secured_comp_396
   Register : secured_comp_397
   Register : secured_comp_398
   Register : secured_comp_399
   Register : secured_comp_400
   Register : secured_comp_401
   Register : secured_comp_402
   Register : secured_comp_403
   Register : secured_comp_404
   Register : secured_comp_405
   Register : secured_comp_406
   Register : secured_comp_407
   Register : secured_comp_408
   Register : secured_comp_409
   Register : secured_comp_410
   Register : secured_comp_411
   Register : secured_comp_412
   Register : secured_comp_413
   Register : secured_comp_414
   Register : secured_comp_415
   Register : secured_comp_416
   Register : secured_comp_417
   Register : secured_comp_418
   Register : secured_comp_419
   Register : secured_comp_420
   Register : secured_comp_421
   Register : secured_comp_422
   Register : secured_comp_423
   Register : secured_comp_424
   Register : secured_comp_425

   Register : secured_comp_426
   Register : secured_comp_427
   Register : secured_comp_428
   Register : secured_comp_429
   Register : secured_comp_498
   Register : secured_comp_499
   Register : secured_comp_500
   Register : secured_comp_501
   Register : secured_comp_502
   Register : secured_comp_503
   Register : secured_comp_504
   Register : secured_comp_576
   Register : secured_comp_577
   Register : secured_comp_578
   Register : secured_comp_579
   Register : secured_comp_580
   Register : secured_comp_581
   Register : secured_comp_582
   Register : secured_comp_583
   Register : secured_comp_584
   Register : secured_comp_585
   Register : secured_comp_1344
   Register : secured_comp_1345
   Register : secured_comp_1346
   Register : secured_comp_1347
   Register : secured_comp_1348
   Register : secured_comp_1349
   Register : secured_comp_1350
   Register : secured_comp_1351
   Register : secured_comp_1352
   Register : secured_comp_1353
   Register : secured_comp_1354
   Register : secured_comp_1355
   Register : secured_comp_1356
   Register : secured_comp_1357
   Register : secured_comp_1358
   Register : secured_comp_1359
   Register : secured_comp_1360
   Register : secured_comp_1361
   Register : secured_comp_1362
   Register : secured_comp_1363
   Register : secured_comp_1364
   Register : secured_comp_1365
   Register : secured_comp_1366
   Register : secured_comp_1367
   Register : secured_comp_1368
   Register : secured_comp_1369
   Register : secured_comp_1370
   Register : secured_comp_1371
   Register : secured_comp_1372
   Register : secured_comp_1373
   Register : secured_comp_1374
   Register : secured_comp_1375
   Register : secured_comp_1376
   Register : secured_comp_1377
   Register : secured_comp_1378
   Register : secured_comp_1379

   Register : secured_comp_1380
   Register : secured_comp_1381
   Register : secured_comp_1382
   Register : secured_comp_1383
   Register : secured_comp_1384
   Register : secured_comp_1385
   Register : secured_comp_1386
   Register : secured_comp_1387
   Register : secured_comp_1388
   Register : secured_comp_1389
   Register : secured_comp_1390
   Register : secured_comp_1391
   Register : secured_comp_1392
   Register : secured_comp_1393
   Register : secured_comp_1394
   Register : secured_comp_1395
   Register : secured_comp_1396
   Register : secured_comp_1397
   Register : secured_comp_1398
   Register : secured_comp_1399
   Register : secured_comp_1400
   Register : secured_comp_1401
   Register : secured_comp_1402
   Register : secured_comp_1403
   Register : secured_comp_1404
   Register : secured_comp_1405
   Register : secured_comp_1406
   Register : secured_comp_1407
   Register : secured_comp_1408
   DPHY_CORE : secured_comp_507

Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

These components have the GSR property set to ENABLED and the local reset is
     synchronous. The components will respond to the synchronous local reset and
     to the unrelated asynchronous reset signal &apos;secured_signal_12&apos; via the GSR
     component.

Type and number of components of the type:
   Register = 61

Type and instance name of component:
   Register : secured_comp_430
   Register : secured_comp_444
   Register : secured_comp_451
   Register : secured_comp_452
   Register : secured_comp_453
   Register : secured_comp_485
   Register : secured_comp_486
   Register : secured_comp_487
   Register : secured_comp_488
   Register : secured_comp_495
   Register : secured_comp_496
   Register : secured_comp_512
   Register : secured_comp_516
   Register : secured_comp_517
   Register : secured_comp_519
   Register : secured_comp_523
   Register : secured_comp_524
   Register : secured_comp_587

   Register : secured_comp_588
   Register : secured_comp_589
   Register : secured_comp_590
   Register : secured_comp_591
   Register : secured_comp_592
   Register : secured_comp_593
   Register : secured_comp_594
   Register : secured_comp_595
   Register : secured_comp_596
   Register : secured_comp_597
   Register : secured_comp_598
   Register : secured_comp_599
   Register : secured_comp_600
   Register : secured_comp_601
   Register : secured_comp_602
   Register : secured_comp_993
   Register : secured_comp_1002
   Register : secured_comp_1004
   Register : secured_comp_1018
   Register : secured_comp_1021
   Register : secured_comp_1174
   Register : secured_comp_1175
   Register : secured_comp_1176
   Register : secured_comp_1177
   Register : secured_comp_1178
   Register : secured_comp_1179
   Register : secured_comp_1180
   Register : secured_comp_1181
   Register : secured_comp_1182
   Register : secured_comp_1183
   Register : secured_comp_1184
   Register : secured_comp_1185
   Register : secured_comp_1186
   Register : secured_comp_1187
   Register : secured_comp_1234
   Register : secured_comp_1242
   Register : secured_comp_1243
   Register : secured_comp_1247
   Register : secured_comp_1249
   Register : secured_comp_1250
   Register : secured_comp_1286
   Register : secured_comp_1287
   Register : secured_comp_1291

Block RAM components with enabled GSR
-------------------------------

These Block RAM components have the GSR property set to ENABLED. The components
     will respond to the asynchronous reset signal &apos;secured_signal_12&apos; via the
     GSR component.

Type and number of components of the type:
   EBR_CORE = 2

Type and instance name of component:
   EBR_CORE : secured_comp_188
   EBR_CORE : secured_comp_356







<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 2 secs
   Total REAL Time: 3 secs
   Peak Memory Usage: 329 MB
























































Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor
     Corporation,  All rights reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"><span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#mrp_di>Design Information</A></LI>
<LI><A href=#mrp_ds>Design Summary</A></LI>
<LI><A href=#mrp_dwe>Design Errors/Warnings</A></LI>
<LI><A href=#mrp_ioa>IO (PIO) Attributes</A></LI>
<LI><A href=#mrp_rm>Removed logic</A></LI>
<LI><A href=#mrp_asic>ASIC Components</A></LI>
<LI><A href=#mrp_gsr>GSR Usage</A></LI>
<LI><A href=#mrp_runtime>Run Time and Memory Usage</A></LI>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

