!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_OUTPUT_EXCMD	mixed	/number, pattern, mixed, or combineV2/
!_TAG_OUTPUT_FILESEP	slash	/slash or backslash/
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/
!_TAG_PATTERN_LENGTH_LIMIT	96	/0 for no limit/
!_TAG_PROC_CWD	/mnt/c/Users/motchy/Documents/GitHub/code-fractions/FPGA/synth/bus_protocol/AXI4/axi4_lite_slave_template/with_vif/	//
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	5.9.0	//
$(SIM_DIR)	sim/Makefile	/^$(SIM_DIR):$/;"	t
$(SIM_DIR)/dump_all.tcl	sim/Makefile	/^$(SIM_DIR)\/dump_all.tcl:$/;"	t
$(SIM_DIR)/help.txt	sim/Makefile	/^$(SIM_DIR)\/help.txt:$/;"	t
$(SIM_DIR)/xsim.dir/alone/axsim	sim/Makefile	/^$(SIM_DIR)\/xsim.dir\/alone\/axsim: $(SIM_DIR) $(SV_SRC_FILES)$/;"	t
$(SIM_DIR)/xsim.dir/debug/xsimk	sim/Makefile	/^$(SIM_DIR)\/xsim.dir\/debug\/xsimk: $(SIM_DIR) $(SV_SRC_FILES)$/;"	t
DEFAULT_TIME_SCALE	sim/Makefile	/^DEFAULT_TIME_SCALE := 1ns\/1ps$/;"	m
IKI_DLLESPEC	sim/sim_result/xsim.dir/debug/obj/xsim_1.c	/^ #define IKI_DLLESPEC /;"	d	file:
IKI_DLLESPEC	sim/sim_result/xsim.dir/debug/obj/xsim_1.c	/^ #define IKI_DLLESPEC$/;"	d	file:
MAKEFILE_DIR	sim/Makefile	/^MAKEFILE_DIR := $(abspath $(dir $(lastword $(MAKEFILE_LIST))))$/;"	m
NumRelocateId	sim/sim_result/xsim.dir/debug/obj/xsim_1.c	/^const int NumRelocateId= 35;$/;"	v	typeref:typename:const int
SHELL	sim/Makefile	/^SHELL := \/usr\/bin\/env bash$/;"	m
SIM_DIR	sim/Makefile	/^SIM_DIR := $(MAKEFILE_DIR)\/sim_result$/;"	m
SRC_DIR	sim/Makefile	/^SRC_DIR := $(MAKEFILE_DIR)\/..\/src$/;"	m
SV_SRC_FILES	sim/Makefile	/^SV_SRC_FILES := $(shell find $(SRC_DIR) -type f -name "*.sv" | tr '\\n' ' ')$/;"	m
TB_TOP	sim/Makefile	/^TB_TOP := test_bench$/;"	m
VIVADO_DIR	sim/Makefile	/^VIVADO_DIR := \/tools\/Xilinx\/Vivado\/2023.2$/;"	m
XELAB	sim/Makefile	/^XELAB := $(VIVADO_DIR)\/bin\/xelab$/;"	m
XELAB_FLAGS	sim/Makefile	/^XELAB_FLAGS := --incr$/;"	m
XSIM	sim/Makefile	/^XSIM := $(VIVADO_DIR)\/bin\/xsim$/;"	m
XVLOG	sim/Makefile	/^XVLOG := $(VIVADO_DIR)\/bin\/xvlog$/;"	m
XVLOG_FLAGS	sim/Makefile	/^XVLOG_FLAGS := --incr$/;"	m
alloca	sim/sim_result/xsim.dir/debug/obj/xsim_1.c	/^#define alloca /;"	d	file:
alone	sim/Makefile	/^alone: $(SIM_DIR)\/xsim.dir\/alone\/axsim$/;"	t
clean	sim/Makefile	/^clean:$/;"	t
dump	sim/Makefile	/^dump: $(SIM_DIR)\/xsim.dir\/debug\/xsimk $(SIM_DIR)\/dump_all.tcl$/;"	t
elab	sim/Makefile	/^elab: $(SIM_DIR)\/xsim.dir\/debug\/xsimk$/;"	t
funcTab	sim/sim_result/xsim.dir/debug/obj/xsim_1.c	/^funcp funcTab[35] = {(funcp)execute_39, (funcp)execute_45, (funcp)execute_61, (funcp)execute_62,/;"	v	typeref:typename:funcp[35]
funcp	sim/sim_result/xsim.dir/debug/obj/xsim_1.c	/^typedef void (*funcp)(char *, char *);$/;"	t	typeref:typename:void (*)(char *,char *)	file:
gui	sim/Makefile	/^gui: $(SIM_DIR)\/xsim.dir\/debug\/xsimk$/;"	t
help	sim/Makefile	/^help: $(SIM_DIR)\/help.txt$/;"	t
main	sim/sim_result/xsim.dir/debug/obj/xsim_1.c	/^int main(int argc, char **argv)$/;"	f	typeref:typename:int
once	sim/Makefile	/^once:$/;"	t
relocate	sim/sim_result/xsim.dir/debug/obj/xsim_1.c	/^void relocate(char *dp)$/;"	f	typeref:typename:void
run	sim/Makefile	/^run: alone$/;"	t
sensitize	sim/sim_result/xsim.dir/debug/obj/xsim_1.c	/^void sensitize(char *dp)$/;"	f	typeref:typename:void
simulate	sim/sim_result/xsim.dir/debug/obj/xsim_1.c	/^void simulate(char *dp)$/;"	f	typeref:typename:void
view	sim/Makefile	/^view: $(SIM_DIR)\/all.wdb$/;"	t
