# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../StaticMemory.srcs/sources_1/new/BasicMemory.vhd" \
"../../../../StaticMemory.srcs/sources_1/new/SubModule.vhd" \
"../../../../StaticMemory.srcs/sim_1/new/tb_SubModule.vhd" \

# Do not sort compile order
nosort
