module wideexpr_00655(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 3'sb101;
  assign y1 = s4;
  assign y2 = 4'b0000;
  assign y3 = {1'sb1,s7};
  assign y4 = 5'sb01000;
  assign y5 = {+($signed(3'sb111))};
  assign y6 = -(4'sb0010);
  assign y7 = (ctrl[0]?({(({2{((s1)+(2'b00))<<<((1'b0)<<(4'sb0001))}})<((^((6'sb100110)<=(s7)))^~((ctrl[4]?!(u4):~|(5'sb10000)))))+({4{(ctrl[7]?2'sb10:(+(s3))>>>((s6)>>>(5'b00000)))}}),-(5'b00100),{1{$signed(s5)}},(({2'sb00,3'sb101,((s2)>>(3'b010))<<($signed(s0)),$unsigned((ctrl[5]?s6:4'sb0110))})>>>(((-(s3))>>((s4)<<(1'sb0)))<<($signed((5'sb11100)^(s3)))))>>((s3)<<({2'sb10}))})<<(s1):{(s0)^((ctrl[7]?$signed((ctrl[5]?((ctrl[0]?3'sb010:s2))==((4'sb1110)|(s6)):~((ctrl[4]?s3:1'b1)))):(+(((5'sb01010)^~(s1))<<(u2)))<<((ctrl[5]?{3{-(s3)}}:(ctrl[7]?~&(3'sb001):$unsigned(u6))))))});
endmodule
