{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518646547480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518646547487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 14 17:15:47 2018 " "Processing started: Wed Feb 14 17:15:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518646547487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518646547487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part3 -c Part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part3 -c Part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518646547487 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518646547997 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518646547997 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit Part3.v(11) " "Verilog HDL Declaration warning at Part3.v(11): \"bit\" is SystemVerilog-2005 keyword" {  } { { "Part3.v" "" { Text "/h/u4/c6/05/zengrun1/Desktop/CSC258/Lab 5/Part3/Part3.v" 11 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1518646557429 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux Part3.v " "Entity \"mux\" obtained from \"Part3.v\" instead of from Quartus Prime megafunction library" {  } { { "Part3.v" "" { Text "/h/u4/c6/05/zengrun1/Desktop/CSC258/Lab 5/Part3/Part3.v" 127 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1518646557433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Part3.v 5 5 " "Found 5 design units, including 5 entities, in source file Part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Part3 " "Found entity 1: Part3" {  } { { "Part3.v" "" { Text "/h/u4/c6/05/zengrun1/Desktop/CSC258/Lab 5/Part3/Part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518646557433 ""} { "Info" "ISGN_ENTITY_NAME" "2 register " "Found entity 2: register" {  } { { "Part3.v" "" { Text "/h/u4/c6/05/zengrun1/Desktop/CSC258/Lab 5/Part3/Part3.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518646557433 ""} { "Info" "ISGN_ENTITY_NAME" "3 countDown2 " "Found entity 3: countDown2" {  } { { "Part3.v" "" { Text "/h/u4/c6/05/zengrun1/Desktop/CSC258/Lab 5/Part3/Part3.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518646557433 ""} { "Info" "ISGN_ENTITY_NAME" "4 count " "Found entity 4: count" {  } { { "Part3.v" "" { Text "/h/u4/c6/05/zengrun1/Desktop/CSC258/Lab 5/Part3/Part3.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518646557433 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux " "Found entity 5: mux" {  } { { "Part3.v" "" { Text "/h/u4/c6/05/zengrun1/Desktop/CSC258/Lab 5/Part3/Part3.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518646557433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518646557433 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "countDown2 Part2.v(97) " "Verilog HDL error at Part2.v(97): module \"countDown2\" cannot be declared more than once" {  } { { "../Part2/Part2.v" "" { Text "/h/u4/c6/05/zengrun1/Desktop/CSC258/Lab 5/Part2/Part2.v" 97 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1518646557439 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "countDown2 Part3.v(79) " "HDL info at Part3.v(79): see declaration for object \"countDown2\"" {  } { { "Part3.v" "" { Text "/h/u4/c6/05/zengrun1/Desktop/CSC258/Lab 5/Part3/Part3.v" 79 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518646557439 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "countDown3 Part2.v(128) " "Ignored design unit \"countDown3\" at Part2.v(128) due to previous errors" {  } { { "../Part2/Part2.v" "" { Text "/h/u4/c6/05/zengrun1/Desktop/CSC258/Lab 5/Part2/Part2.v" 128 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1518646557439 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "count Part2.v(159) " "Ignored design unit \"count\" at Part2.v(159) due to previous errors" {  } { { "../Part2/Part2.v" "" { Text "/h/u4/c6/05/zengrun1/Desktop/CSC258/Lab 5/Part2/Part2.v" 159 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1518646557439 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux Part2.v(178) " "Ignored design unit \"mux\" at Part2.v(178) due to previous errors" {  } { { "../Part2/Part2.v" "" { Text "/h/u4/c6/05/zengrun1/Desktop/CSC258/Lab 5/Part2/Part2.v" 178 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1518646557439 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hex_decoder Part2.v(196) " "Ignored design unit \"hex_decoder\" at Part2.v(196) due to previous errors" {  } { { "../Part2/Part2.v" "" { Text "/h/u4/c6/05/zengrun1/Desktop/CSC258/Lab 5/Part2/Part2.v" 196 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1518646557439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/h/u4/c6/05/zengrun1/Desktop/CSC258/Lab 5/Part2/Part2.v 0 0 " "Found 0 design units, including 0 entities, in source file /h/u4/c6/05/zengrun1/Desktop/CSC258/Lab 5/Part2/Part2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518646557440 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "941 " "Peak virtual memory: 941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518646557665 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 14 17:15:57 2018 " "Processing ended: Wed Feb 14 17:15:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518646557665 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518646557665 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518646557665 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518646557665 ""}
