{
    "architecture": "RISC-V",
    "bit_width": 32,
    "extensions": ["RV32I"]
}