# NTHU-VLSI
清大VLSI lab 練習

內有詳細的hspice以及layout檔

## lab 1

### PMOS電路圖
![image](https://github.com/108350035/NTHU-VLSI/blob/main/lab1/pmos_schematic.PNG)

### NMOS電路圖
![image](https://github.com/108350035/NTHU-VLSI/blob/main/lab1/nmos_schematic.PNG)

### INV電路圖及symbol
![image](https://github.com/108350035/NTHU-VLSI/blob/main/lab1/INV_schematic.PNG)
![image](https://github.com/108350035/NTHU-VLSI/blob/main/lab1/INV_symbol.PNG)

## lab 2

### 不同的VDS跟VGS下的NMOS電流
![image](https://github.com/108350035/NTHU-VLSI/blob/main/lab2/nmos_ids.PNG)

### 不同的VGS下的NMOS電流
![image](https://github.com/108350035/NTHU-VLSI/blob/main/lab2/nmos_switch.PNG)

### 不同的VDS跟VGS下的PMOS電流
![image](https://github.com/108350035/NTHU-VLSI/blob/main/lab2/pmos_ids.PNG)

### 不同的VGS下的PMOS電流
![image](https://github.com/108350035/NTHU-VLSI/blob/main/lab2/pmos_switch.PNG)

### TPHL及TPLH
![image](https://github.com/108350035/NTHU-VLSI/blob/main/lab2/tphl_tplh.PNG)

## lab 3

### CLK GEN電路及波形
![image](https://github.com/108350035/NTHU-VLSI/blob/main/lab3/clkgen_schematic.PNG)

![image](https://github.com/108350035/NTHU-VLSI/blob/main/lab3/clkgen_wv.PNG)

### NAND2電路及symbol
![image](https://github.com/108350035/NTHU-VLSI/blob/main/lab3/nand2_schematic.PNG)

![image](https://github.com/108350035/NTHU-VLSI/blob/main/lab3/nand2_symbol.PNG)

## lab 4

### INV layout與DRC結果
![image](https://github.com/108350035/NTHU-VLSI/blob/main/lab4/INV_layout.PNG)

![image](https://github.com/108350035/NTHU-VLSI/blob/main/lab4/DRC_result.PNG)

## lab 5

### BUF layout與LVS結果

![image](https://github.com/108350035/NTHU-VLSI/blob/main/lab5/BUF_layout.PNG)

![image](https://github.com/108350035/NTHU-VLSI/blob/main/lab5/BUF_LVS.PNG)

### NAND2 layout與LVS結果

![image](https://github.com/108350035/NTHU-VLSI/blob/main/lab5/NAND2_layout.PNG)

![image](https://github.com/108350035/NTHU-VLSI/blob/main/lab5/NAND2_LVS.PNG)

### Lab 6

#### bclk_gen layout

![image](https://github.com/108350035/NTHU-VLSI/blob/main/lab6/bclkgen_layout.PNG)

#### bclk_gen(有電容) postsim 波形

![image](https://github.com/108350035/NTHU-VLSI/blob/main/lab6/bclkgen_pex_0.3cp.PNG)

#### bclk_gen(無電容) postsim 波形

![image](https://github.com/108350035/NTHU-VLSI/blob/main/lab6/bclkgen_pex_wocp.PNG)

#### clkgen layout

![image](https://github.com/108350035/NTHU-VLSI/blob/main/lab6/clkgen_layout_2.PNG)

#### clkgen(有電容) postsim 波形

![image](https://github.com/108350035/NTHU-VLSI/blob/main/lab6/clkgen_pex_0.3cp.PNG)

#### clkgen(無電容) postsim 波形

![image](https://github.com/108350035/NTHU-VLSI/blob/main/lab6/clkgen_pex_wocp.PNG)

