// Seed: 4067607115
module module_0;
  assign id_1 = id_1[1];
  logic [7:0] id_2 = id_1;
  module_3(); id_3(
      .id_0(id_2), .id_1(1 + 1), .id_2(id_1)
  );
  wire id_4;
endmodule
module module_1 (
    output wor  id_0,
    output tri1 id_1
);
  module_0();
endmodule
module module_2 (
    input  wire id_0
    , id_3,
    output tri0 id_1
);
  wire id_4;
  module_0();
endmodule
module module_3;
  id_1 :
  assert property (@(posedge id_1) 1)
  else id_1 <= id_1;
  logic [7:0] id_2;
  wire id_3;
  wire id_4, id_5;
  initial begin
    return 1;
  end
  assign id_2[1] = 1;
  wire id_6;
endmodule
