Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Wed Nov 23 16:54:19 2016
| Host         : Leviathan running 64-bit Arch Linux
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file unity_wrapper_timing_summary_routed.rpt -rpx unity_wrapper_timing_summary_routed.rpx
| Design       : unity_wrapper
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: unity_i/PWM_generator_0/U0/scaled_CLK_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.815     -292.486                    103                 1683        0.025        0.000                      0                 1683        1.100        0.000                       0                   645  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 10.000}       20.000          50.000          
clk_fpga_1   {0.000 2.500}        5.000           200.000         
  CLKFBIN    {0.000 2.500}        5.000           200.000         
  clk_uart   {0.000 5.208}        10.417          96.000          
  unity_clk  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                     17.845        0.000                       0                     1  
clk_fpga_1         -0.248       -3.232                     28                  151        0.252        0.000                      0                  151        1.100        0.000                       0                    93  
  CLKFBIN                                                                                                                                                       3.751        0.000                       0                     2  
  clk_uart          4.335        0.000                      0                  134        0.098        0.000                      0                  134        3.958        0.000                       0                    79  
  unity_clk         8.225        0.000                      0                 1307        0.073        0.000                      0                 1307        8.750        0.000                       0                   470  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
unity_clk     clk_fpga_1         -3.815     -138.983                     40                   40        1.609        0.000                      0                   40  
unity_clk     clk_uart           -3.132      -94.661                     37                   37        0.025        0.000                      0                   37  
clk_uart      unity_clk          -2.379      -35.272                     17                   17        0.041        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_1         clk_fpga_1               1.490        0.000                      0                    6        1.039        0.000                      0                    6  
**async_default**  unity_clk          clk_uart                -2.748      -23.570                      9                    9        0.230        0.000                      0                    9  
**async_default**  unity_clk          unity_clk               15.482        0.000                      0                   37        0.587        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  unity_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           28  Failing Endpoints,  Worst Slack       -0.248ns,  Total Violation       -3.232ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.248ns  (required time - arrival time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 1.767ns (37.489%)  route 2.946ns (62.511%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.740     3.048    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y30         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/Q
                         net (fo=3, routed)           1.784     5.288    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.124     5.412 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.412    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.944 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.944    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.058 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.058    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.286 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.425     6.711    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.313     7.024 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.737     7.761    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.565     7.757    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y31         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[4]/C
                         clock pessimism              0.267     8.025    
                         clock uncertainty           -0.083     7.942    
    SLICE_X37Y31         FDRE (Setup_fdre_C_R)       -0.429     7.513    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          7.513    
                         arrival time                          -7.761    
  -------------------------------------------------------------------
                         slack                                 -0.248    

Slack (VIOLATED) :        -0.248ns  (required time - arrival time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 1.767ns (37.489%)  route 2.946ns (62.511%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.740     3.048    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y30         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/Q
                         net (fo=3, routed)           1.784     5.288    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.124     5.412 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.412    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.944 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.944    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.058 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.058    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.286 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.425     6.711    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.313     7.024 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.737     7.761    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.565     7.757    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y31         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[5]/C
                         clock pessimism              0.267     8.025    
                         clock uncertainty           -0.083     7.942    
    SLICE_X37Y31         FDRE (Setup_fdre_C_R)       -0.429     7.513    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          7.513    
                         arrival time                          -7.761    
  -------------------------------------------------------------------
                         slack                                 -0.248    

Slack (VIOLATED) :        -0.248ns  (required time - arrival time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 1.767ns (37.489%)  route 2.946ns (62.511%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.740     3.048    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y30         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/Q
                         net (fo=3, routed)           1.784     5.288    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.124     5.412 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.412    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.944 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.944    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.058 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.058    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.286 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.425     6.711    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.313     7.024 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.737     7.761    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.565     7.757    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y31         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[6]/C
                         clock pessimism              0.267     8.025    
                         clock uncertainty           -0.083     7.942    
    SLICE_X37Y31         FDRE (Setup_fdre_C_R)       -0.429     7.513    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          7.513    
                         arrival time                          -7.761    
  -------------------------------------------------------------------
                         slack                                 -0.248    

Slack (VIOLATED) :        -0.248ns  (required time - arrival time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 1.767ns (37.489%)  route 2.946ns (62.511%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.740     3.048    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y30         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/Q
                         net (fo=3, routed)           1.784     5.288    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.124     5.412 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.412    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.944 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.944    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.058 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.058    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.286 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.425     6.711    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.313     7.024 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.737     7.761    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.565     7.757    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y31         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[7]/C
                         clock pessimism              0.267     8.025    
                         clock uncertainty           -0.083     7.942    
    SLICE_X37Y31         FDRE (Setup_fdre_C_R)       -0.429     7.513    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          7.513    
                         arrival time                          -7.761    
  -------------------------------------------------------------------
                         slack                                 -0.248    

Slack (VIOLATED) :        -0.197ns  (required time - arrival time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.767ns (37.883%)  route 2.897ns (62.117%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 7.760 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.740     3.048    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y30         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/Q
                         net (fo=3, routed)           1.784     5.288    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.124     5.412 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.412    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.944 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.944    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.058 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.058    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.286 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.425     6.711    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.313     7.024 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.688     7.712    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.567     7.760    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y32         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[10]/C
                         clock pessimism              0.267     8.027    
                         clock uncertainty           -0.083     7.944    
    SLICE_X37Y32         FDRE (Setup_fdre_C_R)       -0.429     7.515    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          7.515    
                         arrival time                          -7.712    
  -------------------------------------------------------------------
                         slack                                 -0.197    

Slack (VIOLATED) :        -0.197ns  (required time - arrival time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.767ns (37.883%)  route 2.897ns (62.117%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 7.760 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.740     3.048    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y30         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/Q
                         net (fo=3, routed)           1.784     5.288    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.124     5.412 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.412    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.944 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.944    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.058 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.058    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.286 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.425     6.711    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.313     7.024 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.688     7.712    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.567     7.760    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y32         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[11]/C
                         clock pessimism              0.267     8.027    
                         clock uncertainty           -0.083     7.944    
    SLICE_X37Y32         FDRE (Setup_fdre_C_R)       -0.429     7.515    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          7.515    
                         arrival time                          -7.712    
  -------------------------------------------------------------------
                         slack                                 -0.197    

Slack (VIOLATED) :        -0.197ns  (required time - arrival time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.767ns (37.883%)  route 2.897ns (62.117%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 7.760 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.740     3.048    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y30         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/Q
                         net (fo=3, routed)           1.784     5.288    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.124     5.412 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.412    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.944 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.944    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.058 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.058    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.286 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.425     6.711    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.313     7.024 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.688     7.712    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.567     7.760    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y32         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[8]/C
                         clock pessimism              0.267     8.027    
                         clock uncertainty           -0.083     7.944    
    SLICE_X37Y32         FDRE (Setup_fdre_C_R)       -0.429     7.515    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.515    
                         arrival time                          -7.712    
  -------------------------------------------------------------------
                         slack                                 -0.197    

Slack (VIOLATED) :        -0.197ns  (required time - arrival time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.767ns (37.883%)  route 2.897ns (62.117%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 7.760 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.740     3.048    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y30         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/Q
                         net (fo=3, routed)           1.784     5.288    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.124     5.412 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.412    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.944 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.944    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.058 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.058    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.286 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.425     6.711    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.313     7.024 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.688     7.712    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.567     7.760    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y32         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[9]/C
                         clock pessimism              0.267     8.027    
                         clock uncertainty           -0.083     7.944    
    SLICE_X37Y32         FDRE (Setup_fdre_C_R)       -0.429     7.515    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          7.515    
                         arrival time                          -7.712    
  -------------------------------------------------------------------
                         slack                                 -0.197    

Slack (VIOLATED) :        -0.122ns  (required time - arrival time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 1.767ns (38.477%)  route 2.825ns (61.523%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 7.762 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.740     3.048    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y30         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/Q
                         net (fo=3, routed)           1.784     5.288    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.124     5.412 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.412    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.944 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.944    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.058 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.058    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.286 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.425     6.711    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.313     7.024 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.616     7.640    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X37Y35         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.570     7.762    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y35         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[20]/C
                         clock pessimism              0.267     8.030    
                         clock uncertainty           -0.083     7.947    
    SLICE_X37Y35         FDRE (Setup_fdre_C_R)       -0.429     7.518    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[20]
  -------------------------------------------------------------------
                         required time                          7.518    
                         arrival time                          -7.640    
  -------------------------------------------------------------------
                         slack                                 -0.122    

Slack (VIOLATED) :        -0.122ns  (required time - arrival time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 1.767ns (38.477%)  route 2.825ns (61.523%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 7.762 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.740     3.048    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y30         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/Q
                         net (fo=3, routed)           1.784     5.288    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.124     5.412 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.412    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_i_4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.944 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.944    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.058 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.058    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.286 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.425     6.711    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.313     7.024 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.616     7.640    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X37Y35         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.570     7.762    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y35         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[21]/C
                         clock pessimism              0.267     8.030    
                         clock uncertainty           -0.083     7.947    
    SLICE_X37Y35         FDRE (Setup_fdre_C_R)       -0.429     7.518    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          7.518    
                         arrival time                          -7.640    
  -------------------------------------------------------------------
                         slack                                 -0.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 unity_i/Debouncer_2/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/Debouncer_2/U0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.583     0.924    unity_i/Debouncer_2/U0/CLK
    SLICE_X43Y29         FDRE                                         r  unity_i/Debouncer_2/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  unity_i/Debouncer_2/U0/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.173    unity_i/Debouncer_2/U0/count_reg_n_0_[3]
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.281 r  unity_i/Debouncer_2/U0/count_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.281    unity_i/Debouncer_2/U0/count_reg[0]_i_3_n_4
    SLICE_X43Y29         FDRE                                         r  unity_i/Debouncer_2/U0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.850     1.220    unity_i/Debouncer_2/U0/CLK
    SLICE_X43Y29         FDRE                                         r  unity_i/Debouncer_2/U0/count_reg[3]/C
                         clock pessimism             -0.296     0.924    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.105     1.029    unity_i/Debouncer_2/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 unity_i/Debouncer_2/U0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/Debouncer_2/U0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.584     0.924    unity_i/Debouncer_2/U0/CLK
    SLICE_X43Y30         FDRE                                         r  unity_i/Debouncer_2/U0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  unity_i/Debouncer_2/U0/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.171    unity_i/Debouncer_2/U0/count_reg_n_0_[4]
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.286 r  unity_i/Debouncer_2/U0/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.286    unity_i/Debouncer_2/U0/count_reg[4]_i_1_n_7
    SLICE_X43Y30         FDRE                                         r  unity_i/Debouncer_2/U0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.851     1.221    unity_i/Debouncer_2/U0/CLK
    SLICE_X43Y30         FDRE                                         r  unity_i/Debouncer_2/U0/count_reg[4]/C
                         clock pessimism             -0.296     0.925    
    SLICE_X43Y30         FDRE (Hold_fdre_C_D)         0.105     1.030    unity_i/Debouncer_2/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 unity_i/PWM_generator_0/U0/scaler_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/PWM_generator_0/U0/scaler_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.510%)  route 0.174ns (45.489%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.589     0.929    unity_i/PWM_generator_0/U0/clk_IN
    SLICE_X42Y37         FDRE                                         r  unity_i/PWM_generator_0/U0/scaler_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164     1.094 f  unity_i/PWM_generator_0/U0/scaler_counter_reg[0]/Q
                         net (fo=4, routed)           0.174     1.268    unity_i/PWM_generator_0/U0/scaler_counter[0]
    SLICE_X42Y37         LUT4 (Prop_lut4_I0_O)        0.045     1.313 r  unity_i/PWM_generator_0/U0/scaler_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.313    unity_i/PWM_generator_0/U0/scaler_counter_0[0]
    SLICE_X42Y37         FDRE                                         r  unity_i/PWM_generator_0/U0/scaler_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.857     1.227    unity_i/PWM_generator_0/U0/clk_IN
    SLICE_X42Y37         FDRE                                         r  unity_i/PWM_generator_0/U0/scaler_counter_reg[0]/C
                         clock pessimism             -0.297     0.930    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.121     1.051    unity_i/PWM_generator_0/U0/scaler_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.586     0.927    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y34         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[19]/Q
                         net (fo=3, routed)           0.120     1.188    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[19]
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.296 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.296    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[16]_i_1_n_4
    SLICE_X37Y34         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.853     1.223    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y34         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[19]/C
                         clock pessimism             -0.296     0.927    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.105     1.032    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.583     0.924    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y31         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[7]/Q
                         net (fo=3, routed)           0.120     1.185    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[7]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.293 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.293    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[4]_i_1_n_4
    SLICE_X37Y31         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.850     1.220    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y31         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[7]/C
                         clock pessimism             -0.296     0.924    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.105     1.029    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 unity_i/Debouncer_2/U0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/Debouncer_2/U0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.585     0.925    unity_i/Debouncer_2/U0/CLK
    SLICE_X43Y31         FDRE                                         r  unity_i/Debouncer_2/U0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  unity_i/Debouncer_2/U0/count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.187    unity_i/Debouncer_2/U0/count_reg[11]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.295 r  unity_i/Debouncer_2/U0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.295    unity_i/Debouncer_2/U0/count_reg[8]_i_1_n_4
    SLICE_X43Y31         FDRE                                         r  unity_i/Debouncer_2/U0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.852     1.222    unity_i/Debouncer_2/U0/CLK
    SLICE_X43Y31         FDRE                                         r  unity_i/Debouncer_2/U0/count_reg[11]/C
                         clock pessimism             -0.296     0.926    
    SLICE_X43Y31         FDRE (Hold_fdre_C_D)         0.105     1.031    unity_i/Debouncer_2/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 unity_i/Debouncer_2/U0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/Debouncer_2/U0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.586     0.927    unity_i/Debouncer_2/U0/CLK
    SLICE_X43Y32         FDRE                                         r  unity_i/Debouncer_2/U0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  unity_i/Debouncer_2/U0/count_reg[15]/Q
                         net (fo=3, routed)           0.120     1.188    unity_i/Debouncer_2/U0/count_reg[15]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.296 r  unity_i/Debouncer_2/U0/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.296    unity_i/Debouncer_2/U0/count_reg[12]_i_1_n_4
    SLICE_X43Y32         FDRE                                         r  unity_i/Debouncer_2/U0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.853     1.223    unity_i/Debouncer_2/U0/CLK
    SLICE_X43Y32         FDRE                                         r  unity_i/Debouncer_2/U0/count_reg[15]/C
                         clock pessimism             -0.296     0.927    
    SLICE_X43Y32         FDRE (Hold_fdre_C_D)         0.105     1.031    unity_i/Debouncer_2/U0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 unity_i/Debouncer_2/U0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/Debouncer_2/U0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.584     0.924    unity_i/Debouncer_2/U0/CLK
    SLICE_X43Y30         FDRE                                         r  unity_i/Debouncer_2/U0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  unity_i/Debouncer_2/U0/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.186    unity_i/Debouncer_2/U0/count_reg[7]
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.294 r  unity_i/Debouncer_2/U0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.294    unity_i/Debouncer_2/U0/count_reg[4]_i_1_n_4
    SLICE_X43Y30         FDRE                                         r  unity_i/Debouncer_2/U0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.851     1.221    unity_i/Debouncer_2/U0/CLK
    SLICE_X43Y30         FDRE                                         r  unity_i/Debouncer_2/U0/count_reg[7]/C
                         clock pessimism             -0.296     0.925    
    SLICE_X43Y30         FDRE (Hold_fdre_C_D)         0.105     1.030    unity_i/Debouncer_2/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.587     0.928    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y37         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[31]/Q
                         net (fo=3, routed)           0.120     1.189    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[31]
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.297 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.297    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[28]_i_1_n_4
    SLICE_X37Y37         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.855     1.225    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y37         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[31]/C
                         clock pessimism             -0.297     0.928    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.105     1.033    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.586     0.927    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y35         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[23]/Q
                         net (fo=3, routed)           0.120     1.188    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[23]
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.296 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.296    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[20]_i_1_n_4
    SLICE_X37Y35         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.854     1.224    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y35         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[23]/C
                         clock pessimism             -0.297     0.927    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.105     1.032    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X34Y36     unity_i/BLDC_CONTROLLER_0/U0/PHASE_AH_out_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X34Y33     unity_i/BLDC_CONTROLLER_0/U0/PHASE_A_out_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X43Y30     unity_i/Debouncer_2/U0/count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X43Y30     unity_i/Debouncer_2/U0/count_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X43Y30     unity_i/Debouncer_2/U0/count_reg[7]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X43Y31     unity_i/Debouncer_2/U0/count_reg[8]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X43Y31     unity_i/Debouncer_2/U0/count_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X40Y40     unity_i/PWM_generator_0/U0/scaler_counter_reg[21]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y30     unity_i/Debouncer_2/U0/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y30     unity_i/Debouncer_2/U0/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y30     unity_i/Debouncer_2/U0/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y30     unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y30     unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y30     unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y30     unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y29     unity_i/Debouncer_2/U0/count_reg[0]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y34     unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y34     unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y34     unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y34     unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[19]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X34Y36     unity_i/BLDC_CONTROLLER_0/U0/PHASE_AH_out_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X34Y33     unity_i/BLDC_CONTROLLER_0/U0/PHASE_A_out_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y30     unity_i/Debouncer_2/U0/count_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y30     unity_i/Debouncer_2/U0/count_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart
  To Clock:  clk_uart

Setup :            0  Failing Endpoints,  Worst Slack        4.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.335ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 1.177ns (20.707%)  route 4.507ns (79.293%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 16.369 - 10.417 ) 
    Source Clock Delay      (SCD):    6.607ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.673     6.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X28Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.478     7.085 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/Q
                         net (fo=6, routed)           1.309     8.394    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[0]
    SLICE_X29Y44         LUT5 (Prop_lut5_I0_O)        0.301     8.695 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1/O
                         net (fo=5, routed)           0.704     9.399    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1_n_0
    SLICE_X29Y47         LUT5 (Prop_lut5_I0_O)        0.124     9.523 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           1.050    10.573    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X30Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.697 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_2__0/O
                         net (fo=3, routed)           0.812    11.509    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_nxt
    SLICE_X30Y46         LUT5 (Prop_lut5_I3_O)        0.150    11.659 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.632    12.291    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[0]_i_1_n_0
    SLICE_X27Y44         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.499    16.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X27Y44         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/C
                         clock pessimism              0.596    16.965    
                         clock uncertainty           -0.068    16.897    
    SLICE_X27Y44         FDRE (Setup_fdre_C_D)       -0.271    16.626    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.626    
                         arrival time                         -12.291    
  -------------------------------------------------------------------
                         slack                                  4.335    

Slack (MET) :             4.502ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        5.726ns  (logic 1.151ns (20.102%)  route 4.575ns (79.898%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 16.369 - 10.417 ) 
    Source Clock Delay      (SCD):    6.607ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.673     6.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X28Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.478     7.085 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/Q
                         net (fo=6, routed)           1.309     8.394    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[0]
    SLICE_X29Y44         LUT5 (Prop_lut5_I0_O)        0.301     8.695 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1/O
                         net (fo=5, routed)           0.704     9.399    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1_n_0
    SLICE_X29Y47         LUT5 (Prop_lut5_I0_O)        0.124     9.523 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           1.050    10.573    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X30Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.697 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_2__0/O
                         net (fo=3, routed)           1.017    11.714    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_nxt
    SLICE_X29Y44         LUT5 (Prop_lut5_I3_O)        0.124    11.838 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.495    12.333    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[1]_i_1_n_0
    SLICE_X27Y44         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.499    16.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X27Y44         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/C
                         clock pessimism              0.596    16.965    
                         clock uncertainty           -0.068    16.897    
    SLICE_X27Y44         FDRE (Setup_fdre_C_D)       -0.062    16.835    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.835    
                         arrival time                         -12.333    
  -------------------------------------------------------------------
                         slack                                  4.502    

Slack (MET) :             4.886ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        5.356ns  (logic 1.244ns (23.228%)  route 4.112ns (76.772%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 16.360 - 10.417 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.675     6.609    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X32Y49         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     7.127 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          1.763     8.890    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/ADDRA[0]
    SLICE_X32Y49         LUT6 (Prop_lut6_I4_O)        0.124     9.014 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/t_cnt_reg[3]_i_3/O
                         net (fo=13, routed)          1.184    10.198    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_fifo_empty
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.152    10.350 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_4/O
                         net (fo=1, routed)           0.658    11.009    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_4_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I2_O)        0.326    11.335 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_2/O
                         net (fo=3, routed)           0.506    11.841    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_nxt
    SLICE_X32Y51         LUT5 (Prop_lut5_I3_O)        0.124    11.965 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.965    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[0]_i_1_n_0
    SLICE_X32Y51         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.491    16.360    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X32Y51         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[0]/C
                         clock pessimism              0.481    16.841    
                         clock uncertainty           -0.068    16.774    
    SLICE_X32Y51         FDRE (Setup_fdre_C_D)        0.077    16.851    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.851    
                         arrival time                         -11.965    
  -------------------------------------------------------------------
                         slack                                  4.886    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 1.244ns (23.310%)  route 4.093ns (76.690%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 16.360 - 10.417 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.675     6.609    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X32Y49         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     7.127 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          1.763     8.890    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/ADDRA[0]
    SLICE_X32Y49         LUT6 (Prop_lut6_I4_O)        0.124     9.014 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/t_cnt_reg[3]_i_3/O
                         net (fo=13, routed)          1.184    10.198    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_fifo_empty
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.152    10.350 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_4/O
                         net (fo=1, routed)           0.658    11.009    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_4_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I2_O)        0.326    11.335 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_2/O
                         net (fo=3, routed)           0.487    11.822    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_nxt
    SLICE_X32Y52         LUT4 (Prop_lut4_I2_O)        0.124    11.946 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.946    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_1_n_0
    SLICE_X32Y52         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.491    16.360    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X32Y52         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]/C
                         clock pessimism              0.481    16.841    
                         clock uncertainty           -0.068    16.774    
    SLICE_X32Y52         FDRE (Setup_fdre_C_D)        0.081    16.855    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.855    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 1.244ns (24.079%)  route 3.922ns (75.921%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 16.360 - 10.417 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.675     6.609    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X32Y49         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     7.127 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          1.763     8.890    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/ADDRA[0]
    SLICE_X32Y49         LUT6 (Prop_lut6_I4_O)        0.124     9.014 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/t_cnt_reg[3]_i_3/O
                         net (fo=13, routed)          1.184    10.198    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_fifo_empty
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.152    10.350 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_4/O
                         net (fo=1, routed)           0.658    11.009    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_4_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I2_O)        0.326    11.335 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_2/O
                         net (fo=3, routed)           0.317    11.651    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_nxt
    SLICE_X32Y52         LUT5 (Prop_lut5_I3_O)        0.124    11.775 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.775    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[1]_i_1_n_0
    SLICE_X32Y52         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.491    16.360    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X32Y52         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[1]/C
                         clock pessimism              0.481    16.841    
                         clock uncertainty           -0.068    16.774    
    SLICE_X32Y52         FDRE (Setup_fdre_C_D)        0.077    16.851    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.851    
                         arrival time                         -11.775    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 1.151ns (22.099%)  route 4.057ns (77.901%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 16.369 - 10.417 ) 
    Source Clock Delay      (SCD):    6.607ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.673     6.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X28Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.478     7.085 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/Q
                         net (fo=6, routed)           1.309     8.394    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[0]
    SLICE_X29Y44         LUT5 (Prop_lut5_I0_O)        0.301     8.695 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1/O
                         net (fo=5, routed)           0.704     9.399    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1_n_0
    SLICE_X29Y47         LUT5 (Prop_lut5_I0_O)        0.124     9.523 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           1.050    10.573    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X30Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.697 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_2__0/O
                         net (fo=3, routed)           0.995    11.691    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_nxt
    SLICE_X27Y44         LUT4 (Prop_lut4_I2_O)        0.124    11.815 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.815    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_1_n_0
    SLICE_X27Y44         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.499    16.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X27Y44         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]/C
                         clock pessimism              0.596    16.965    
                         clock uncertainty           -0.068    16.897    
    SLICE_X27Y44         FDRE (Setup_fdre_C_D)        0.029    16.926    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.926    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  5.111    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 0.890ns (19.088%)  route 3.773ns (80.912%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 16.360 - 10.417 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.675     6.609    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X32Y49         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     7.127 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          1.763     8.890    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/ADDRA[0]
    SLICE_X32Y49         LUT6 (Prop_lut6_I4_O)        0.124     9.014 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/t_cnt_reg[3]_i_3/O
                         net (fo=13, routed)          1.184    10.198    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_fifo_empty
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.124    10.322 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg[2]_i_2/O
                         net (fo=3, routed)           0.825    11.148    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg[2]_i_2_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I4_O)        0.124    11.272 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.272    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg[2]_i_1_n_0
    SLICE_X33Y52         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.491    16.360    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X33Y52         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg_reg[2]/C
                         clock pessimism              0.481    16.841    
                         clock uncertainty           -0.068    16.774    
    SLICE_X33Y52         FDRE (Setup_fdre_C_D)        0.031    16.805    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.805    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.151ns (23.658%)  route 3.714ns (76.342%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 16.369 - 10.417 ) 
    Source Clock Delay      (SCD):    6.607ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.673     6.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X28Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.478     7.085 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/Q
                         net (fo=6, routed)           1.309     8.394    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[0]
    SLICE_X29Y44         LUT5 (Prop_lut5_I0_O)        0.301     8.695 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1/O
                         net (fo=5, routed)           0.704     9.399    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1_n_0
    SLICE_X29Y47         LUT5 (Prop_lut5_I0_O)        0.124     9.523 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           0.688    10.211    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X30Y46         LUT5 (Prop_lut5_I3_O)        0.124    10.335 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1__0/O
                         net (fo=19, routed)          1.013    11.348    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/ramwr
    SLICE_X28Y44         LUT4 (Prop_lut4_I2_O)        0.124    11.472 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.472    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg[1]_i_1_n_0
    SLICE_X28Y44         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.499    16.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X28Y44         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                         clock pessimism              0.631    17.000    
                         clock uncertainty           -0.068    16.932    
    SLICE_X28Y44         FDCE (Setup_fdce_C_D)        0.077    17.009    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.009    
                         arrival time                         -11.472    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 1.177ns (24.064%)  route 3.714ns (75.936%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 16.369 - 10.417 ) 
    Source Clock Delay      (SCD):    6.607ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.673     6.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X28Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.478     7.085 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/Q
                         net (fo=6, routed)           1.309     8.394    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[0]
    SLICE_X29Y44         LUT5 (Prop_lut5_I0_O)        0.301     8.695 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1/O
                         net (fo=5, routed)           0.704     9.399    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1_n_0
    SLICE_X29Y47         LUT5 (Prop_lut5_I0_O)        0.124     9.523 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           0.688    10.211    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X30Y46         LUT5 (Prop_lut5_I3_O)        0.124    10.335 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1__0/O
                         net (fo=19, routed)          1.013    11.348    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/ramwr
    SLICE_X28Y44         LUT4 (Prop_lut4_I2_O)        0.150    11.498 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.498    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg[2]_i_1_n_0
    SLICE_X28Y44         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.499    16.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X28Y44         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                         clock pessimism              0.631    17.000    
                         clock uncertainty           -0.068    16.932    
    SLICE_X28Y44         FDCE (Setup_fdce_C_D)        0.118    17.050    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.050    
                         arrival time                         -11.498    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 1.027ns (24.279%)  route 3.203ns (75.721%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 16.370 - 10.417 ) 
    Source Clock Delay      (SCD):    6.607ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.673     6.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X28Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.478     7.085 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/Q
                         net (fo=6, routed)           1.309     8.394    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[0]
    SLICE_X29Y44         LUT5 (Prop_lut5_I0_O)        0.301     8.695 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1/O
                         net (fo=5, routed)           0.704     9.399    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1_n_0
    SLICE_X29Y47         LUT5 (Prop_lut5_I0_O)        0.124     9.523 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           0.688    10.211    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X30Y46         LUT5 (Prop_lut5_I3_O)        0.124    10.335 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1__0/O
                         net (fo=19, routed)          0.502    10.837    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WE
    SLICE_X28Y48         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.500    16.370    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X28Y48         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.631    17.001    
                         clock uncertainty           -0.068    16.933    
    SLICE_X28Y48         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.400    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         16.400    
                         arrival time                         -10.837    
  -------------------------------------------------------------------
                         slack                                  5.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.300%)  route 0.276ns (59.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X35Y50         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     2.147 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/Q
                         net (fo=1, routed)           0.276     2.423    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg_n_0_[3]
    SLICE_X35Y49         LUT4 (Prop_lut4_I0_O)        0.045     2.468 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.468    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[2]
    SLICE_X35Y49         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.833     2.625    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X35Y49         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/C
                         clock pessimism             -0.348     2.277    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.092     2.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X33Y52         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     2.147 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg_reg[2]/Q
                         net (fo=6, routed)           0.088     2.236    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg[2]
    SLICE_X32Y52         LUT4 (Prop_lut4_I1_O)        0.045     2.281 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.281    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_1_n_0
    SLICE_X32Y52         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X32Y52         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]/C
                         clock pessimism             -0.604     2.019    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.121     2.140    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X33Y50         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     2.147 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[1]/Q
                         net (fo=4, routed)           0.120     2.268    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg[1]
    SLICE_X32Y50         LUT5 (Prop_lut5_I1_O)        0.048     2.316 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg[3]_i_2__0/O
                         net (fo=1, routed)           0.000     2.316    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_nxt[3]
    SLICE_X32Y50         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X32Y50         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[3]/C
                         clock pessimism             -0.604     2.019    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.131     2.150    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.393%)  route 0.340ns (64.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.564     2.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X35Y49         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/Q
                         net (fo=1, routed)           0.340     2.489    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg_n_0_[4]
    SLICE_X35Y50         LUT4 (Prop_lut4_I0_O)        0.045     2.534 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.534    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[3]
    SLICE_X35Y50         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.832     2.624    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X35Y50         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/C
                         clock pessimism             -0.348     2.276    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.091     2.367    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.688%)  route 0.111ns (37.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.564     2.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X35Y49         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]/Q
                         net (fo=1, routed)           0.111     2.260    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg_n_0_[0]
    SLICE_X33Y49         LUT3 (Prop_lut3_I1_O)        0.045     2.305 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_reg_i_1/O
                         net (fo=1, routed)           0.000     2.305    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_reg_i_1_n_0
    SLICE_X33Y49         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.832     2.624    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X33Y49         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_reg_reg/C
                         clock pessimism             -0.581     2.043    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.091     2.134    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X33Y50         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     2.147 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[1]/Q
                         net (fo=4, routed)           0.124     2.272    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg[1]
    SLICE_X32Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.317 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.317    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_nxt[2]
    SLICE_X32Y50         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X32Y50         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[2]/C
                         clock pessimism             -0.604     2.019    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.121     2.140    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.209ns (38.648%)  route 0.332ns (61.352%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X32Y52         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164     2.170 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[1]/Q
                         net (fo=23, routed)          0.332     2.502    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg_reg[2]_0[0]
    SLICE_X35Y49         LUT4 (Prop_lut4_I1_O)        0.045     2.547 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.547    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[0]
    SLICE_X35Y49         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.833     2.625    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X35Y49         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]/C
                         clock pessimism             -0.348     2.277    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.092     2.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.366%)  route 0.182ns (52.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X28Y45         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.164     2.171 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]/Q
                         net (fo=2, routed)           0.182     2.353    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/DIB0
    SLICE_X28Y48         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.832     2.624    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X28Y48         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.600     2.024    
    SLICE_X28Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.170    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X32Y50         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.164     2.170 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[0]/Q
                         net (fo=5, routed)           0.094     2.264    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg[0]
    SLICE_X33Y50         LUT5 (Prop_lut5_I4_O)        0.045     2.309 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.309    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_nxt[1]
    SLICE_X33Y50         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X33Y50         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[1]/C
                         clock pessimism             -0.604     2.019    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.091     2.110    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.873%)  route 0.380ns (67.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X35Y50         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     2.147 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/Q
                         net (fo=1, routed)           0.380     2.527    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg_n_0_[5]
    SLICE_X35Y49         LUT4 (Prop_lut4_I0_O)        0.045     2.572 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.572    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[4]
    SLICE_X35Y49         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.833     2.625    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X35Y49         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/C
                         clock pessimism             -0.348     2.277    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.092     2.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.417      8.261      BUFGCTRL_X0Y3    unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X33Y49     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X33Y49     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X33Y49     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X32Y49     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X32Y49     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X33Y49     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X28Y45     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X28Y45     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.417      202.943    MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X28Y48     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X28Y48     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X28Y48     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X28Y48     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X28Y48     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X28Y48     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X28Y48     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X28Y48     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X28Y48     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X28Y48     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X28Y48     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X28Y48     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X28Y48     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X28Y48     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X28Y48     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X28Y48     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X28Y48     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X28Y48     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X28Y48     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X28Y48     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  unity_clk
  To Clock:  unity_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.225ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        11.463ns  (logic 2.803ns (24.452%)  route 8.660ns (75.548%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 25.943 - 20.000 ) 
    Source Clock Delay      (SCD):    6.605ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.671     6.605    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X28Y38         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDCE (Prop_fdce_C_Q)         0.518     7.123 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/Q
                         net (fo=27, routed)          0.750     7.873    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/Q[4]
    SLICE_X29Y38         LUT6 (Prop_lut6_I4_O)        0.124     7.997 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__2/O
                         net (fo=9, routed)           0.360     8.357    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X30Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.481 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__2/O
                         net (fo=7, routed)           0.599     9.080    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X31Y40         LUT3 (Prop_lut3_I0_O)        0.124     9.204 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000     9.204    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.736 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.736    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.070 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.594    10.664    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_6
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.303    10.967 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4/O
                         net (fo=3, routed)           0.458    11.425    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I4_O)        0.124    11.549 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2__0/O
                         net (fo=29, routed)          1.098    12.647    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_reg_1
    SLICE_X24Y38         LUT5 (Prop_lut5_I0_O)        0.124    12.771 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[12]_i_2/O
                         net (fo=22, routed)          1.107    13.878    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/rxfifo_out_reg_reg_6
    SLICE_X27Y29         LUT6 (Prop_lut6_I0_O)        0.124    14.002 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_35/O
                         net (fo=2, routed)           0.865    14.868    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_35_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I0_O)        0.124    14.992 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_14/O
                         net (fo=1, routed)           0.820    15.812    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_14_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I1_O)        0.124    15.936 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_3/O
                         net (fo=1, routed)           0.992    16.927    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state_reg[5]_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.051 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state[5]_i_1/O
                         net (fo=7, routed)           1.017    18.068    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/next_state
    SLICE_X24Y35         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.490    25.943    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X24Y35         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[1]/C
                         clock pessimism              0.596    26.539    
                         clock uncertainty           -0.077    26.462    
    SLICE_X24Y35         FDRE (Setup_fdre_C_CE)      -0.169    26.293    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         26.293    
                         arrival time                         -18.068    
  -------------------------------------------------------------------
                         slack                                  8.225    

Slack (MET) :             8.249ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        11.403ns  (logic 2.803ns (24.581%)  route 8.600ns (75.418%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 25.942 - 20.000 ) 
    Source Clock Delay      (SCD):    6.605ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.671     6.605    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X28Y38         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDCE (Prop_fdce_C_Q)         0.518     7.123 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/Q
                         net (fo=27, routed)          0.750     7.873    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/Q[4]
    SLICE_X29Y38         LUT6 (Prop_lut6_I4_O)        0.124     7.997 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__2/O
                         net (fo=9, routed)           0.360     8.357    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X30Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.481 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__2/O
                         net (fo=7, routed)           0.599     9.080    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X31Y40         LUT3 (Prop_lut3_I0_O)        0.124     9.204 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000     9.204    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.736 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.736    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.070 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.594    10.664    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_6
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.303    10.967 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4/O
                         net (fo=3, routed)           0.458    11.425    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I4_O)        0.124    11.549 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2__0/O
                         net (fo=29, routed)          1.098    12.647    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_reg_1
    SLICE_X24Y38         LUT5 (Prop_lut5_I0_O)        0.124    12.771 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[12]_i_2/O
                         net (fo=22, routed)          1.107    13.878    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/rxfifo_out_reg_reg_6
    SLICE_X27Y29         LUT6 (Prop_lut6_I0_O)        0.124    14.002 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_35/O
                         net (fo=2, routed)           0.865    14.868    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_35_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I0_O)        0.124    14.992 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_14/O
                         net (fo=1, routed)           0.820    15.812    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_14_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I1_O)        0.124    15.936 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_3/O
                         net (fo=1, routed)           0.992    16.927    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state_reg[5]_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.051 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state[5]_i_1/O
                         net (fo=7, routed)           0.957    18.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/next_state
    SLICE_X25Y34         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.489    25.942    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X25Y34         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[0]/C
                         clock pessimism              0.596    26.538    
                         clock uncertainty           -0.077    26.461    
    SLICE_X25Y34         FDRE (Setup_fdre_C_CE)      -0.205    26.256    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         26.256    
                         arrival time                         -18.008    
  -------------------------------------------------------------------
                         slack                                  8.249    

Slack (MET) :             8.249ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        11.403ns  (logic 2.803ns (24.581%)  route 8.600ns (75.418%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 25.942 - 20.000 ) 
    Source Clock Delay      (SCD):    6.605ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.671     6.605    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X28Y38         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDCE (Prop_fdce_C_Q)         0.518     7.123 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/Q
                         net (fo=27, routed)          0.750     7.873    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/Q[4]
    SLICE_X29Y38         LUT6 (Prop_lut6_I4_O)        0.124     7.997 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__2/O
                         net (fo=9, routed)           0.360     8.357    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X30Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.481 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__2/O
                         net (fo=7, routed)           0.599     9.080    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X31Y40         LUT3 (Prop_lut3_I0_O)        0.124     9.204 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000     9.204    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.736 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.736    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.070 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.594    10.664    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_6
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.303    10.967 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4/O
                         net (fo=3, routed)           0.458    11.425    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I4_O)        0.124    11.549 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2__0/O
                         net (fo=29, routed)          1.098    12.647    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_reg_1
    SLICE_X24Y38         LUT5 (Prop_lut5_I0_O)        0.124    12.771 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[12]_i_2/O
                         net (fo=22, routed)          1.107    13.878    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/rxfifo_out_reg_reg_6
    SLICE_X27Y29         LUT6 (Prop_lut6_I0_O)        0.124    14.002 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_35/O
                         net (fo=2, routed)           0.865    14.868    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_35_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I0_O)        0.124    14.992 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_14/O
                         net (fo=1, routed)           0.820    15.812    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_14_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I1_O)        0.124    15.936 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_3/O
                         net (fo=1, routed)           0.992    16.927    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state_reg[5]_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.051 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state[5]_i_1/O
                         net (fo=7, routed)           0.957    18.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/next_state
    SLICE_X25Y34         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.489    25.942    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X25Y34         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[4]/C
                         clock pessimism              0.596    26.538    
                         clock uncertainty           -0.077    26.461    
    SLICE_X25Y34         FDRE (Setup_fdre_C_CE)      -0.205    26.256    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[4]
  -------------------------------------------------------------------
                         required time                         26.256    
                         arrival time                         -18.008    
  -------------------------------------------------------------------
                         slack                                  8.249    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        11.403ns  (logic 2.803ns (24.581%)  route 8.600ns (75.418%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 25.942 - 20.000 ) 
    Source Clock Delay      (SCD):    6.605ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.671     6.605    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X28Y38         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDCE (Prop_fdce_C_Q)         0.518     7.123 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/Q
                         net (fo=27, routed)          0.750     7.873    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/Q[4]
    SLICE_X29Y38         LUT6 (Prop_lut6_I4_O)        0.124     7.997 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__2/O
                         net (fo=9, routed)           0.360     8.357    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X30Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.481 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__2/O
                         net (fo=7, routed)           0.599     9.080    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X31Y40         LUT3 (Prop_lut3_I0_O)        0.124     9.204 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000     9.204    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.736 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.736    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.070 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.594    10.664    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_6
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.303    10.967 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4/O
                         net (fo=3, routed)           0.458    11.425    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I4_O)        0.124    11.549 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2__0/O
                         net (fo=29, routed)          1.098    12.647    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_reg_1
    SLICE_X24Y38         LUT5 (Prop_lut5_I0_O)        0.124    12.771 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[12]_i_2/O
                         net (fo=22, routed)          1.107    13.878    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/rxfifo_out_reg_reg_6
    SLICE_X27Y29         LUT6 (Prop_lut6_I0_O)        0.124    14.002 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_35/O
                         net (fo=2, routed)           0.865    14.868    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_35_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I0_O)        0.124    14.992 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_14/O
                         net (fo=1, routed)           0.820    15.812    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_14_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I1_O)        0.124    15.936 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_3/O
                         net (fo=1, routed)           0.992    16.927    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state_reg[5]_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.051 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state[5]_i_1/O
                         net (fo=7, routed)           0.957    18.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/next_state
    SLICE_X24Y34         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.489    25.942    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X24Y34         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[5]/C
                         clock pessimism              0.596    26.538    
                         clock uncertainty           -0.077    26.461    
    SLICE_X24Y34         FDRE (Setup_fdre_C_CE)      -0.169    26.292    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[5]
  -------------------------------------------------------------------
                         required time                         26.292    
                         arrival time                         -18.008    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.485ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        11.175ns  (logic 2.718ns (24.322%)  route 8.457ns (75.678%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 25.946 - 20.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.666     6.600    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X23Y38         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDCE (Prop_fdce_C_Q)         0.456     7.056 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/Q
                         net (fo=26, routed)          0.934     7.990    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[3]
    SLICE_X22Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.114 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.717     8.831    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.150     8.981 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.671     9.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.332     9.984 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.984    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.590 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.662    11.252    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_4
    SLICE_X23Y40         LUT4 (Prop_lut4_I3_O)        0.306    11.558 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0/O
                         net (fo=9, routed)           0.473    12.031    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0_n_0
    SLICE_X24Y41         LUT5 (Prop_lut5_I3_O)        0.124    12.155 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=19, routed)          0.505    12.660    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/w_ptr_reg_reg[6]_0
    SLICE_X24Y38         LUT5 (Prop_lut5_I3_O)        0.124    12.784 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[12]_i_2/O
                         net (fo=22, routed)          1.107    13.891    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/rxfifo_out_reg_reg_6
    SLICE_X27Y29         LUT6 (Prop_lut6_I0_O)        0.124    14.015 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_35/O
                         net (fo=2, routed)           0.865    14.880    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_35_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I0_O)        0.124    15.004 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_14/O
                         net (fo=1, routed)           0.820    15.824    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_14_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I1_O)        0.124    15.948 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_3/O
                         net (fo=1, routed)           0.992    16.940    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state_reg[5]_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.064 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state[5]_i_1/O
                         net (fo=7, routed)           0.711    17.775    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/next_state
    SLICE_X26Y34         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.493    25.946    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X26Y34         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[3]/C
                         clock pessimism              0.596    26.542    
                         clock uncertainty           -0.077    26.465    
    SLICE_X26Y34         FDRE (Setup_fdre_C_CE)      -0.205    26.260    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[3]
  -------------------------------------------------------------------
                         required time                         26.260    
                         arrival time                         -17.775    
  -------------------------------------------------------------------
                         slack                                  8.485    

Slack (MET) :             8.496ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        11.163ns  (logic 2.718ns (24.348%)  route 8.445ns (75.652%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 25.945 - 20.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.666     6.600    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X23Y38         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDCE (Prop_fdce_C_Q)         0.456     7.056 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/Q
                         net (fo=26, routed)          0.934     7.990    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[3]
    SLICE_X22Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.114 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.717     8.831    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.150     8.981 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.671     9.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.332     9.984 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.984    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.590 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.662    11.252    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_4
    SLICE_X23Y40         LUT4 (Prop_lut4_I3_O)        0.306    11.558 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0/O
                         net (fo=9, routed)           0.473    12.031    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0_n_0
    SLICE_X24Y41         LUT5 (Prop_lut5_I3_O)        0.124    12.155 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=19, routed)          0.505    12.660    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/w_ptr_reg_reg[6]_0
    SLICE_X24Y38         LUT5 (Prop_lut5_I3_O)        0.124    12.784 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[12]_i_2/O
                         net (fo=22, routed)          1.107    13.891    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/rxfifo_out_reg_reg_6
    SLICE_X27Y29         LUT6 (Prop_lut6_I0_O)        0.124    14.015 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_35/O
                         net (fo=2, routed)           0.865    14.880    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_35_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I0_O)        0.124    15.004 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_14/O
                         net (fo=1, routed)           0.820    15.824    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_14_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I1_O)        0.124    15.948 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_3/O
                         net (fo=1, routed)           0.992    16.940    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state_reg[5]_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.064 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state[5]_i_1/O
                         net (fo=7, routed)           0.699    17.763    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/next_state
    SLICE_X27Y33         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.492    25.945    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X27Y33         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[2]/C
                         clock pessimism              0.596    26.541    
                         clock uncertainty           -0.077    26.464    
    SLICE_X27Y33         FDRE (Setup_fdre_C_CE)      -0.205    26.259    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         26.259    
                         arrival time                         -17.763    
  -------------------------------------------------------------------
                         slack                                  8.496    

Slack (MET) :             8.496ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[2]_rep/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        11.163ns  (logic 2.718ns (24.348%)  route 8.445ns (75.652%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 25.945 - 20.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.666     6.600    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X23Y38         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDCE (Prop_fdce_C_Q)         0.456     7.056 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/Q
                         net (fo=26, routed)          0.934     7.990    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[3]
    SLICE_X22Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.114 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.717     8.831    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.150     8.981 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.671     9.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.332     9.984 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.984    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.590 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.662    11.252    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_4
    SLICE_X23Y40         LUT4 (Prop_lut4_I3_O)        0.306    11.558 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0/O
                         net (fo=9, routed)           0.473    12.031    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0_n_0
    SLICE_X24Y41         LUT5 (Prop_lut5_I3_O)        0.124    12.155 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=19, routed)          0.505    12.660    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/w_ptr_reg_reg[6]_0
    SLICE_X24Y38         LUT5 (Prop_lut5_I3_O)        0.124    12.784 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[12]_i_2/O
                         net (fo=22, routed)          1.107    13.891    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/rxfifo_out_reg_reg_6
    SLICE_X27Y29         LUT6 (Prop_lut6_I0_O)        0.124    14.015 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_35/O
                         net (fo=2, routed)           0.865    14.880    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_35_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I0_O)        0.124    15.004 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_14/O
                         net (fo=1, routed)           0.820    15.824    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_14_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I1_O)        0.124    15.948 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_3/O
                         net (fo=1, routed)           0.992    16.940    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state_reg[5]_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.064 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state[5]_i_1/O
                         net (fo=7, routed)           0.699    17.763    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/next_state
    SLICE_X27Y33         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.492    25.945    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X27Y33         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[2]_rep/C
                         clock pessimism              0.596    26.541    
                         clock uncertainty           -0.077    26.464    
    SLICE_X27Y33         FDRE (Setup_fdre_C_CE)      -0.205    26.259    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         26.259    
                         arrival time                         -17.763    
  -------------------------------------------------------------------
                         slack                                  8.496    

Slack (MET) :             8.715ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        11.212ns  (logic 3.205ns (28.586%)  route 8.007ns (71.414%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 25.942 - 20.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.666     6.600    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X23Y38         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDCE (Prop_fdce_C_Q)         0.456     7.056 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/Q
                         net (fo=26, routed)          0.934     7.990    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[3]
    SLICE_X22Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.114 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.717     8.831    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.150     8.981 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.671     9.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.332     9.984 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.984    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.516 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.516    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.850 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.503    11.353    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_6
    SLICE_X23Y41         LUT4 (Prop_lut4_I0_O)        0.303    11.656 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0/O
                         net (fo=9, routed)           0.829    12.486    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0_n_0
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.610 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/curr_state[4]_i_33/O
                         net (fo=4, routed)           0.750    13.360    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/r_ptr_reg_reg[6]_1
    SLICE_X22Y36         LUT6 (Prop_lut6_I2_O)        0.124    13.484 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/curr_state[2]_i_23/O
                         net (fo=4, routed)           0.685    14.169    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg_9
    SLICE_X24Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.293 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/curr_state[1]_i_10/O
                         net (fo=8, routed)           0.948    15.241    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/rxfifo_out_reg_reg
    SLICE_X26Y37         LUT6 (Prop_lut6_I3_O)        0.124    15.365 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/curr_state[4]_i_9/O
                         net (fo=2, routed)           1.063    16.428    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[1]_6
    SLICE_X25Y35         LUT2 (Prop_lut2_I1_O)        0.152    16.580 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[4]_i_4/O
                         net (fo=1, routed)           0.906    17.486    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/curr_state_reg[4]_2
    SLICE_X25Y34         LUT6 (Prop_lut6_I2_O)        0.326    17.812 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/curr_state[4]_i_1/O
                         net (fo=1, routed)           0.000    17.812    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst_n_12
    SLICE_X25Y34         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.489    25.942    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X25Y34         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[4]/C
                         clock pessimism              0.630    26.572    
                         clock uncertainty           -0.077    26.495    
    SLICE_X25Y34         FDRE (Setup_fdre_C_D)        0.031    26.526    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[4]
  -------------------------------------------------------------------
                         required time                         26.526    
                         arrival time                         -17.812    
  -------------------------------------------------------------------
                         slack                                  8.715    

Slack (MET) :             8.797ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        11.097ns  (logic 2.975ns (26.809%)  route 8.122ns (73.191%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 25.946 - 20.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.666     6.600    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X23Y38         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDCE (Prop_fdce_C_Q)         0.456     7.056 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/Q
                         net (fo=26, routed)          0.934     7.990    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[3]
    SLICE_X22Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.114 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.717     8.831    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.150     8.981 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.671     9.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.332     9.984 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.984    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.516 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.516    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.850 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.503    11.353    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_6
    SLICE_X23Y41         LUT4 (Prop_lut4_I0_O)        0.303    11.656 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0/O
                         net (fo=9, routed)           0.829    12.486    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0_n_0
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.610 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/curr_state[4]_i_33/O
                         net (fo=4, routed)           0.750    13.360    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/r_ptr_reg_reg[6]_1
    SLICE_X22Y36         LUT6 (Prop_lut6_I2_O)        0.124    13.484 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/curr_state[2]_i_23/O
                         net (fo=4, routed)           0.685    14.169    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg_9
    SLICE_X24Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.293 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/curr_state[1]_i_10/O
                         net (fo=8, routed)           1.250    15.543    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/rxfifo_out_reg_reg_3
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124    15.667 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state[3]_i_12/O
                         net (fo=1, routed)           0.967    16.634    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/curr_state_reg[0]_13
    SLICE_X27Y36         LUT6 (Prop_lut6_I1_O)        0.124    16.758 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/curr_state[3]_i_4/O
                         net (fo=1, routed)           0.815    17.573    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/curr_state_reg[0]_7
    SLICE_X26Y34         LUT6 (Prop_lut6_I2_O)        0.124    17.697 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/curr_state[3]_i_1/O
                         net (fo=1, routed)           0.000    17.697    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst_n_13
    SLICE_X26Y34         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.493    25.946    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X26Y34         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[3]/C
                         clock pessimism              0.596    26.542    
                         clock uncertainty           -0.077    26.465    
    SLICE_X26Y34         FDRE (Setup_fdre_C_D)        0.029    26.494    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[3]
  -------------------------------------------------------------------
                         required time                         26.494    
                         arrival time                         -17.697    
  -------------------------------------------------------------------
                         slack                                  8.797    

Slack (MET) :             8.830ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        10.683ns  (logic 3.321ns (31.086%)  route 7.362ns (68.914%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.605ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.671     6.605    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X28Y38         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDCE (Prop_fdce_C_Q)         0.518     7.123 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/Q
                         net (fo=27, routed)          0.750     7.873    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/Q[4]
    SLICE_X29Y38         LUT6 (Prop_lut6_I4_O)        0.124     7.997 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__2/O
                         net (fo=9, routed)           0.360     8.357    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X30Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.481 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__2/O
                         net (fo=7, routed)           0.599     9.080    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X31Y40         LUT3 (Prop_lut3_I0_O)        0.124     9.204 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000     9.204    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.736 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.736    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.070 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.594    10.664    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_6
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.303    10.967 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4/O
                         net (fo=3, routed)           0.458    11.425    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I4_O)        0.124    11.549 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2__0/O
                         net (fo=29, routed)          1.229    12.778    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/w_ptr_reg_reg[6]
    SLICE_X25Y38         LUT5 (Prop_lut5_I1_O)        0.150    12.928 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/length_reg[7]_i_6/O
                         net (fo=13, routed)          0.790    13.719    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg_15
    SLICE_X23Y36         LUT3 (Prop_lut3_I2_O)        0.326    14.045 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg[7]_i_4/O
                         net (fo=7, routed)           0.822    14.867    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[5]
    SLICE_X24Y35         LUT6 (Prop_lut6_I5_O)        0.326    15.193 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[4]_i_3/O
                         net (fo=5, routed)           0.940    16.133    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg_reg[4]
    SLICE_X25Y31         LUT5 (Prop_lut5_I0_O)        0.124    16.257 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_4/O
                         net (fo=1, routed)           0.000    16.257    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_4_n_0
    SLICE_X25Y31         MUXF7 (Prop_muxf7_I0_O)      0.212    16.469 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg_reg[18]_i_1/O
                         net (fo=13, routed)          0.819    17.288    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_nxt
    SLICE_X29Y32         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.491    25.944    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X29Y32         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[1]/C
                         clock pessimism              0.631    26.575    
                         clock uncertainty           -0.077    26.498    
    SLICE_X29Y32         FDRE (Setup_fdre_C_CE)      -0.380    26.118    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.118    
                         arrival time                         -17.288    
  -------------------------------------------------------------------
                         slack                                  8.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.656%)  route 0.278ns (66.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X33Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.278     2.427    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X34Y49         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.833     2.625    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X34Y49         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.581     2.044    
    SLICE_X34Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.354    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.656%)  route 0.278ns (66.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X33Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.278     2.427    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X34Y49         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.833     2.625    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X34Y49         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.581     2.044    
    SLICE_X34Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.354    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.656%)  route 0.278ns (66.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X33Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.278     2.427    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X34Y49         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.833     2.625    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X34Y49         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.581     2.044    
    SLICE_X34Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.354    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.656%)  route 0.278ns (66.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X33Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.278     2.427    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X34Y49         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.833     2.625    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X34Y49         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.581     2.044    
    SLICE_X34Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.354    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.656%)  route 0.278ns (66.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X33Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.278     2.427    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X34Y49         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.833     2.625    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X34Y49         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.581     2.044    
    SLICE_X34Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.354    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.656%)  route 0.278ns (66.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X33Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.278     2.427    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X34Y49         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.833     2.625    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X34Y49         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.581     2.044    
    SLICE_X34Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.354    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.656%)  route 0.278ns (66.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X33Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.278     2.427    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X34Y49         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.833     2.625    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X34Y49         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.581     2.044    
    SLICE_X34Y49         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.354    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.656%)  route 0.278ns (66.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X33Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.278     2.427    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X34Y49         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.833     2.625    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X34Y49         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism             -0.581     2.044    
    SLICE_X34Y49         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.354    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_6_8/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.840%)  route 0.288ns (67.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.558     2.002    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X22Y39         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDCE (Prop_fdce_C_Q)         0.141     2.143 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.288     2.431    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_6_8/ADDRD0
    SLICE_X24Y40         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_6_8/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.827     2.619    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_6_8/WCLK
    SLICE_X24Y40         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_6_8/RAMA/CLK
                         clock pessimism             -0.600     2.019    
    SLICE_X24Y40         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.329    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_6_8/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.840%)  route 0.288ns (67.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.558     2.002    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X22Y39         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDCE (Prop_fdce_C_Q)         0.141     2.143 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.288     2.431    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_6_8/ADDRD0
    SLICE_X24Y40         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_6_8/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.827     2.619    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_6_8/WCLK
    SLICE_X24Y40         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_6_8/RAMB/CLK
                         clock pessimism             -0.600     2.019    
    SLICE_X24Y40         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.329    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         unity_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y6      unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y6      unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y20     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/sync_cnt_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y22     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/sync_cnt_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y22     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/sync_cnt_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y23     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/sync_cnt_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y23     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/sync_cnt_reg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y23     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/sync_cnt_reg_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y49     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y49     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y49     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y49     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y49     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y49     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y49     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y49     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X28Y40     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X28Y40     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X28Y39     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X28Y39     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X28Y39     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X28Y39     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X28Y40     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X28Y40     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y38     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y38     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y38     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y38     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  unity_clk
  To Clock:  clk_fpga_1

Setup :           40  Failing Endpoints,  Worst Slack       -3.815ns,  Total Violation     -138.983ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.815ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 2.097ns (47.430%)  route 2.324ns (52.570%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -3.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    6.639ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.705     6.639    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y6          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      0.882     7.521 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[24]
                         net (fo=2, routed)           1.162     8.683    unity_i/BLDC_CONTROLLER_0/U0/FREQ[16]
    SLICE_X36Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.807 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.807    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_i_3_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.357 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.357    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.585 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.425    10.010    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.313    10.323 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.737    11.061    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.565     7.757    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y31         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[4]/C
                         clock pessimism              0.116     7.873    
                         clock uncertainty           -0.198     7.675    
    SLICE_X37Y31         FDRE (Setup_fdre_C_R)       -0.429     7.246    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                         -11.061    
  -------------------------------------------------------------------
                         slack                                 -3.815    

Slack (VIOLATED) :        -3.815ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 2.097ns (47.430%)  route 2.324ns (52.570%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -3.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    6.639ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.705     6.639    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y6          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      0.882     7.521 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[24]
                         net (fo=2, routed)           1.162     8.683    unity_i/BLDC_CONTROLLER_0/U0/FREQ[16]
    SLICE_X36Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.807 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.807    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_i_3_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.357 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.357    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.585 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.425    10.010    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.313    10.323 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.737    11.061    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.565     7.757    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y31         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[5]/C
                         clock pessimism              0.116     7.873    
                         clock uncertainty           -0.198     7.675    
    SLICE_X37Y31         FDRE (Setup_fdre_C_R)       -0.429     7.246    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                         -11.061    
  -------------------------------------------------------------------
                         slack                                 -3.815    

Slack (VIOLATED) :        -3.815ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 2.097ns (47.430%)  route 2.324ns (52.570%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -3.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    6.639ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.705     6.639    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y6          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      0.882     7.521 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[24]
                         net (fo=2, routed)           1.162     8.683    unity_i/BLDC_CONTROLLER_0/U0/FREQ[16]
    SLICE_X36Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.807 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.807    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_i_3_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.357 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.357    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.585 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.425    10.010    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.313    10.323 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.737    11.061    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.565     7.757    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y31         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[6]/C
                         clock pessimism              0.116     7.873    
                         clock uncertainty           -0.198     7.675    
    SLICE_X37Y31         FDRE (Setup_fdre_C_R)       -0.429     7.246    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                         -11.061    
  -------------------------------------------------------------------
                         slack                                 -3.815    

Slack (VIOLATED) :        -3.815ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 2.097ns (47.430%)  route 2.324ns (52.570%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -3.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    6.639ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.705     6.639    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y6          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      0.882     7.521 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[24]
                         net (fo=2, routed)           1.162     8.683    unity_i/BLDC_CONTROLLER_0/U0/FREQ[16]
    SLICE_X36Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.807 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.807    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_i_3_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.357 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.357    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.585 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.425    10.010    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.313    10.323 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.737    11.061    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.565     7.757    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y31         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[7]/C
                         clock pessimism              0.116     7.873    
                         clock uncertainty           -0.198     7.675    
    SLICE_X37Y31         FDRE (Setup_fdre_C_R)       -0.429     7.246    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                         -11.061    
  -------------------------------------------------------------------
                         slack                                 -3.815    

Slack (VIOLATED) :        -3.764ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 2.097ns (47.962%)  route 2.275ns (52.038%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -3.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 7.760 - 5.000 ) 
    Source Clock Delay      (SCD):    6.639ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.705     6.639    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y6          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      0.882     7.521 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[24]
                         net (fo=2, routed)           1.162     8.683    unity_i/BLDC_CONTROLLER_0/U0/FREQ[16]
    SLICE_X36Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.807 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.807    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_i_3_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.357 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.357    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.585 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.425    10.010    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.313    10.323 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.688    11.012    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.567     7.760    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y32         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[10]/C
                         clock pessimism              0.116     7.875    
                         clock uncertainty           -0.198     7.677    
    SLICE_X37Y32         FDRE (Setup_fdre_C_R)       -0.429     7.248    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          7.248    
                         arrival time                         -11.012    
  -------------------------------------------------------------------
                         slack                                 -3.764    

Slack (VIOLATED) :        -3.764ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 2.097ns (47.962%)  route 2.275ns (52.038%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -3.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 7.760 - 5.000 ) 
    Source Clock Delay      (SCD):    6.639ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.705     6.639    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y6          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      0.882     7.521 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[24]
                         net (fo=2, routed)           1.162     8.683    unity_i/BLDC_CONTROLLER_0/U0/FREQ[16]
    SLICE_X36Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.807 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.807    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_i_3_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.357 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.357    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.585 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.425    10.010    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.313    10.323 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.688    11.012    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.567     7.760    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y32         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[11]/C
                         clock pessimism              0.116     7.875    
                         clock uncertainty           -0.198     7.677    
    SLICE_X37Y32         FDRE (Setup_fdre_C_R)       -0.429     7.248    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          7.248    
                         arrival time                         -11.012    
  -------------------------------------------------------------------
                         slack                                 -3.764    

Slack (VIOLATED) :        -3.764ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 2.097ns (47.962%)  route 2.275ns (52.038%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -3.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 7.760 - 5.000 ) 
    Source Clock Delay      (SCD):    6.639ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.705     6.639    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y6          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      0.882     7.521 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[24]
                         net (fo=2, routed)           1.162     8.683    unity_i/BLDC_CONTROLLER_0/U0/FREQ[16]
    SLICE_X36Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.807 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.807    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_i_3_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.357 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.357    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.585 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.425    10.010    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.313    10.323 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.688    11.012    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.567     7.760    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y32         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[8]/C
                         clock pessimism              0.116     7.875    
                         clock uncertainty           -0.198     7.677    
    SLICE_X37Y32         FDRE (Setup_fdre_C_R)       -0.429     7.248    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.248    
                         arrival time                         -11.012    
  -------------------------------------------------------------------
                         slack                                 -3.764    

Slack (VIOLATED) :        -3.764ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 2.097ns (47.962%)  route 2.275ns (52.038%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -3.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 7.760 - 5.000 ) 
    Source Clock Delay      (SCD):    6.639ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.705     6.639    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y6          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      0.882     7.521 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[24]
                         net (fo=2, routed)           1.162     8.683    unity_i/BLDC_CONTROLLER_0/U0/FREQ[16]
    SLICE_X36Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.807 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.807    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_i_3_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.357 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.357    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.585 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.425    10.010    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.313    10.323 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.688    11.012    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.567     7.760    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y32         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[9]/C
                         clock pessimism              0.116     7.875    
                         clock uncertainty           -0.198     7.677    
    SLICE_X37Y32         FDRE (Setup_fdre_C_R)       -0.429     7.248    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          7.248    
                         arrival time                         -11.012    
  -------------------------------------------------------------------
                         slack                                 -3.764    

Slack (VIOLATED) :        -3.689ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 2.097ns (48.766%)  route 2.203ns (51.234%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -3.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 7.762 - 5.000 ) 
    Source Clock Delay      (SCD):    6.639ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.705     6.639    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y6          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      0.882     7.521 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[24]
                         net (fo=2, routed)           1.162     8.683    unity_i/BLDC_CONTROLLER_0/U0/FREQ[16]
    SLICE_X36Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.807 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.807    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_i_3_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.357 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.357    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.585 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.425    10.010    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.313    10.323 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.616    10.940    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X37Y35         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.570     7.762    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y35         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[20]/C
                         clock pessimism              0.116     7.878    
                         clock uncertainty           -0.198     7.680    
    SLICE_X37Y35         FDRE (Setup_fdre_C_R)       -0.429     7.251    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[20]
  -------------------------------------------------------------------
                         required time                          7.251    
                         arrival time                         -10.940    
  -------------------------------------------------------------------
                         slack                                 -3.689    

Slack (VIOLATED) :        -3.689ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 2.097ns (48.766%)  route 2.203ns (51.234%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -3.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 7.762 - 5.000 ) 
    Source Clock Delay      (SCD):    6.639ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.705     6.639    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y6          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      0.882     7.521 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[24]
                         net (fo=2, routed)           1.162     8.683    unity_i/BLDC_CONTROLLER_0/U0/FREQ[16]
    SLICE_X36Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.807 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.807    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_i_3_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.357 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.357    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.585 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.425    10.010    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.313    10.323 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.616    10.940    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X37Y35         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.570     7.762    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y35         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[21]/C
                         clock pessimism              0.116     7.878    
                         clock uncertainty           -0.198     7.680    
    SLICE_X37Y35         FDRE (Setup_fdre_C_R)       -0.429     7.251    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          7.251    
                         arrival time                         -10.940    
  -------------------------------------------------------------------
                         slack                                 -3.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.609ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_AH_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.502ns (47.308%)  route 0.559ns (52.692%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.591     2.035    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y6          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.204     2.239 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[7]
                         net (fo=3, routed)           0.279     2.518    unity_i/PWM_generator_0/U0/PWM_duty_in[7]
    SLICE_X35Y33         LUT4 (Prop_lut4_I0_O)        0.044     2.562 r  unity_i/PWM_generator_0/U0/PWM_out1_carry_i_1__2/O
                         net (fo=1, routed)           0.000     2.562    unity_i/PWM_generator_0/U0/PWM_out1_carry_i_1__2_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.654 r  unity_i/PWM_generator_0/U0/PWM_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.654    unity_i/PWM_generator_0/U0/PWM_out1_carry_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.693 r  unity_i/PWM_generator_0/U0/PWM_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.693    unity_i/PWM_generator_0/U0/PWM_out1_carry__0_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.732 r  unity_i/PWM_generator_0/U0/PWM_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.732    unity_i/PWM_generator_0/U0/PWM_out1_carry__1_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.771 f  unity_i/PWM_generator_0/U0/PWM_out1_carry__2/CO[3]
                         net (fo=7, routed)           0.281     3.051    unity_i/BLDC_CONTROLLER_0/U0/PWM_in
    SLICE_X34Y36         LUT5 (Prop_lut5_I0_O)        0.045     3.096 r  unity_i/BLDC_CONTROLLER_0/U0//i___3/O
                         net (fo=1, routed)           0.000     3.096    unity_i/BLDC_CONTROLLER_0/U0//i___3_n_0
    SLICE_X34Y36         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_AH_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.827     1.197    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X34Y36         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_AH_out_reg/C
                         clock pessimism             -0.029     1.168    
                         clock uncertainty            0.198     1.366    
    SLICE_X34Y36         FDCE (Hold_fdce_C_D)         0.121     1.487    unity_i/BLDC_CONTROLLER_0/U0/PHASE_AH_out_reg
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           3.096    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.612ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_B_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.502ns (47.219%)  route 0.561ns (52.781%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.591     2.035    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y6          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.204     2.239 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[7]
                         net (fo=3, routed)           0.279     2.518    unity_i/PWM_generator_0/U0/PWM_duty_in[7]
    SLICE_X35Y33         LUT4 (Prop_lut4_I0_O)        0.044     2.562 r  unity_i/PWM_generator_0/U0/PWM_out1_carry_i_1__2/O
                         net (fo=1, routed)           0.000     2.562    unity_i/PWM_generator_0/U0/PWM_out1_carry_i_1__2_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.654 r  unity_i/PWM_generator_0/U0/PWM_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.654    unity_i/PWM_generator_0/U0/PWM_out1_carry_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.693 r  unity_i/PWM_generator_0/U0/PWM_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.693    unity_i/PWM_generator_0/U0/PWM_out1_carry__0_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.732 r  unity_i/PWM_generator_0/U0/PWM_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.732    unity_i/PWM_generator_0/U0/PWM_out1_carry__1_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.771 f  unity_i/PWM_generator_0/U0/PWM_out1_carry__2/CO[3]
                         net (fo=7, routed)           0.283     3.053    unity_i/BLDC_CONTROLLER_0/U0/PWM_in
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.045     3.098 r  unity_i/BLDC_CONTROLLER_0/U0//i_/O
                         net (fo=1, routed)           0.000     3.098    unity_i/BLDC_CONTROLLER_0/U0//i__n_0
    SLICE_X34Y36         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_B_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.827     1.197    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X34Y36         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_B_out_reg/C
                         clock pessimism             -0.029     1.168    
                         clock uncertainty            0.198     1.366    
    SLICE_X34Y36         FDCE (Hold_fdce_C_D)         0.120     1.486    unity_i/BLDC_CONTROLLER_0/U0/PHASE_B_out_reg
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.615ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_C_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.502ns (48.306%)  route 0.537ns (51.694%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.591     2.035    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y6          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.204     2.239 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[7]
                         net (fo=3, routed)           0.279     2.518    unity_i/PWM_generator_0/U0/PWM_duty_in[7]
    SLICE_X35Y33         LUT4 (Prop_lut4_I0_O)        0.044     2.562 r  unity_i/PWM_generator_0/U0/PWM_out1_carry_i_1__2/O
                         net (fo=1, routed)           0.000     2.562    unity_i/PWM_generator_0/U0/PWM_out1_carry_i_1__2_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.654 r  unity_i/PWM_generator_0/U0/PWM_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.654    unity_i/PWM_generator_0/U0/PWM_out1_carry_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.693 r  unity_i/PWM_generator_0/U0/PWM_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.693    unity_i/PWM_generator_0/U0/PWM_out1_carry__0_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.732 r  unity_i/PWM_generator_0/U0/PWM_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.732    unity_i/PWM_generator_0/U0/PWM_out1_carry__1_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.771 f  unity_i/PWM_generator_0/U0/PWM_out1_carry__2/CO[3]
                         net (fo=7, routed)           0.259     3.030    unity_i/BLDC_CONTROLLER_0/U0/PWM_in
    SLICE_X35Y37         LUT3 (Prop_lut3_I0_O)        0.045     3.075 r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_C_out_i_1/O
                         net (fo=1, routed)           0.000     3.075    unity_i/BLDC_CONTROLLER_0/U0/PHASE_C_out_i_1_n_0
    SLICE_X35Y37         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_C_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.828     1.198    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X35Y37         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_C_out_reg/C
                         clock pessimism             -0.029     1.169    
                         clock uncertainty            0.198     1.367    
    SLICE_X35Y37         FDCE (Hold_fdce_C_D)         0.092     1.459    unity_i/BLDC_CONTROLLER_0/U0/PHASE_C_out_reg
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.644ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.577ns (52.012%)  route 0.532ns (47.988%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.591     2.035    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y6          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[23])
                                                      0.204     2.239 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[23]
                         net (fo=2, routed)           0.289     2.528    unity_i/BLDC_CONTROLLER_0/U0/FREQ[15]
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.045     2.573 r  unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.573    unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK0_carry_i_4__0_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.725 r  unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.725    unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK0_carry__0_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.790 r  unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK0_carry__1/CO[2]
                         net (fo=1, routed)           0.244     3.034    unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK0
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.111     3.145 r  unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK_i_1/O
                         net (fo=1, routed)           0.000     3.145    unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK_i_1_n_0
    SLICE_X37Y36         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.854     1.224    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y36         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK_reg/C
                         clock pessimism             -0.029     1.195    
                         clock uncertainty            0.198     1.393    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.107     1.500    unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           3.145    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.671ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_BH_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.502ns (44.791%)  route 0.619ns (55.209%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.591     2.035    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y6          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.204     2.239 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[7]
                         net (fo=3, routed)           0.279     2.518    unity_i/PWM_generator_0/U0/PWM_duty_in[7]
    SLICE_X35Y33         LUT4 (Prop_lut4_I0_O)        0.044     2.562 r  unity_i/PWM_generator_0/U0/PWM_out1_carry_i_1__2/O
                         net (fo=1, routed)           0.000     2.562    unity_i/PWM_generator_0/U0/PWM_out1_carry_i_1__2_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.654 r  unity_i/PWM_generator_0/U0/PWM_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.654    unity_i/PWM_generator_0/U0/PWM_out1_carry_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.693 r  unity_i/PWM_generator_0/U0/PWM_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.693    unity_i/PWM_generator_0/U0/PWM_out1_carry__0_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.732 r  unity_i/PWM_generator_0/U0/PWM_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.732    unity_i/PWM_generator_0/U0/PWM_out1_carry__1_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.771 f  unity_i/PWM_generator_0/U0/PWM_out1_carry__2/CO[3]
                         net (fo=7, routed)           0.340     3.111    unity_i/BLDC_CONTROLLER_0/U0/PWM_in
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.045     3.156 r  unity_i/BLDC_CONTROLLER_0/U0//i___2/O
                         net (fo=1, routed)           0.000     3.156    unity_i/BLDC_CONTROLLER_0/U0//i___2_n_0
    SLICE_X34Y33         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_BH_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.825     1.195    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X34Y33         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_BH_out_reg/C
                         clock pessimism             -0.029     1.166    
                         clock uncertainty            0.198     1.364    
    SLICE_X34Y33         FDCE (Hold_fdce_C_D)         0.121     1.485    unity_i/BLDC_CONTROLLER_0/U0/PHASE_BH_out_reg
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_CH_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.502ns (44.791%)  route 0.619ns (55.209%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.591     2.035    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y6          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.204     2.239 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[7]
                         net (fo=3, routed)           0.279     2.518    unity_i/PWM_generator_0/U0/PWM_duty_in[7]
    SLICE_X35Y33         LUT4 (Prop_lut4_I0_O)        0.044     2.562 r  unity_i/PWM_generator_0/U0/PWM_out1_carry_i_1__2/O
                         net (fo=1, routed)           0.000     2.562    unity_i/PWM_generator_0/U0/PWM_out1_carry_i_1__2_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.654 r  unity_i/PWM_generator_0/U0/PWM_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.654    unity_i/PWM_generator_0/U0/PWM_out1_carry_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.693 r  unity_i/PWM_generator_0/U0/PWM_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.693    unity_i/PWM_generator_0/U0/PWM_out1_carry__0_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.732 r  unity_i/PWM_generator_0/U0/PWM_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.732    unity_i/PWM_generator_0/U0/PWM_out1_carry__1_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.771 f  unity_i/PWM_generator_0/U0/PWM_out1_carry__2/CO[3]
                         net (fo=7, routed)           0.340     3.111    unity_i/BLDC_CONTROLLER_0/U0/PWM_in
    SLICE_X34Y33         LUT5 (Prop_lut5_I1_O)        0.045     3.156 r  unity_i/BLDC_CONTROLLER_0/U0//i___1/O
                         net (fo=1, routed)           0.000     3.156    unity_i/BLDC_CONTROLLER_0/U0//i___1_n_0
    SLICE_X34Y33         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_CH_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.825     1.195    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X34Y33         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_CH_out_reg/C
                         clock pessimism             -0.029     1.166    
                         clock uncertainty            0.198     1.364    
    SLICE_X34Y33         FDCE (Hold_fdce_C_D)         0.121     1.485    unity_i/BLDC_CONTROLLER_0/U0/PHASE_CH_out_reg
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.674ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_A_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.502ns (44.712%)  route 0.621ns (55.288%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.591     2.035    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y6          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.204     2.239 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[7]
                         net (fo=3, routed)           0.279     2.518    unity_i/PWM_generator_0/U0/PWM_duty_in[7]
    SLICE_X35Y33         LUT4 (Prop_lut4_I0_O)        0.044     2.562 r  unity_i/PWM_generator_0/U0/PWM_out1_carry_i_1__2/O
                         net (fo=1, routed)           0.000     2.562    unity_i/PWM_generator_0/U0/PWM_out1_carry_i_1__2_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.654 r  unity_i/PWM_generator_0/U0/PWM_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.654    unity_i/PWM_generator_0/U0/PWM_out1_carry_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.693 r  unity_i/PWM_generator_0/U0/PWM_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.693    unity_i/PWM_generator_0/U0/PWM_out1_carry__0_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.732 r  unity_i/PWM_generator_0/U0/PWM_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.732    unity_i/PWM_generator_0/U0/PWM_out1_carry__1_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.771 f  unity_i/PWM_generator_0/U0/PWM_out1_carry__2/CO[3]
                         net (fo=7, routed)           0.342     3.113    unity_i/BLDC_CONTROLLER_0/U0/PWM_in
    SLICE_X34Y33         LUT3 (Prop_lut3_I0_O)        0.045     3.158 r  unity_i/BLDC_CONTROLLER_0/U0//i___0/O
                         net (fo=1, routed)           0.000     3.158    unity_i/BLDC_CONTROLLER_0/U0//i___0_n_0
    SLICE_X34Y33         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_A_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.825     1.195    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X34Y33         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_A_out_reg/C
                         clock pessimism             -0.029     1.166    
                         clock uncertainty            0.198     1.364    
    SLICE_X34Y33         FDCE (Hold_fdce_C_D)         0.120     1.484    unity_i/BLDC_CONTROLLER_0/U0/PHASE_A_out_reg
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.812ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.539ns (46.777%)  route 0.613ns (53.223%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.591     2.035    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y6          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[27])
                                                      0.204     2.239 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[27]
                         net (fo=2, routed)           0.287     2.526    unity_i/BLDC_CONTROLLER_0/U0/FREQ[19]
    SLICE_X36Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.571 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.571    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.686 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.686    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.751 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.162     2.914    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.110     3.024 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.164     3.188    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X37Y36         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.854     1.224    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y36         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK_reg/C
                         clock pessimism             -0.029     1.195    
                         clock uncertainty            0.198     1.393    
    SLICE_X37Y36         FDRE (Hold_fdre_C_R)        -0.018     1.375    unity_i/BLDC_CONTROLLER_0/U0/scaled_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.812ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.539ns (46.777%)  route 0.613ns (53.223%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.591     2.035    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y6          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[27])
                                                      0.204     2.239 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[27]
                         net (fo=2, routed)           0.287     2.526    unity_i/BLDC_CONTROLLER_0/U0/FREQ[19]
    SLICE_X36Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.571 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.571    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.686 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.686    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.751 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.162     2.914    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.110     3.024 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.164     3.188    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X37Y36         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.854     1.224    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y36         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[24]/C
                         clock pessimism             -0.029     1.195    
                         clock uncertainty            0.198     1.393    
    SLICE_X37Y36         FDRE (Hold_fdre_C_R)        -0.018     1.375    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.812ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.539ns (46.777%)  route 0.613ns (53.223%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.591     2.035    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y6          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[27])
                                                      0.204     2.239 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[27]
                         net (fo=2, routed)           0.287     2.526    unity_i/BLDC_CONTROLLER_0/U0/FREQ[19]
    SLICE_X36Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.571 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.571    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.686 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.686    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.751 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0_carry__1/CO[2]
                         net (fo=1, routed)           0.162     2.914    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter0
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.110     3.024 r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.164     3.188    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X37Y36         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.854     1.224    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X37Y36         FDRE                                         r  unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[25]/C
                         clock pessimism             -0.029     1.195    
                         clock uncertainty            0.198     1.393    
    SLICE_X37Y36         FDRE (Hold_fdre_C_R)        -0.018     1.375    unity_i/BLDC_CONTROLLER_0/U0/scaler_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  1.812    





---------------------------------------------------------------------------------------------------
From Clock:  unity_clk
  To Clock:  clk_uart

Setup :           37  Failing Endpoints,  Worst Slack       -3.132ns,  Total Violation      -94.661ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.132ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.481ns  (logic 0.580ns (23.376%)  route 1.901ns (76.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.951ns = ( 266.368 - 260.417 ) 
    Source Clock Delay      (SCD):    6.608ns = ( 266.608 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.674   266.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y43         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.456   267.064 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=48, routed)          1.078   268.142    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124   268.266 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.823   269.089    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X28Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.498   266.368    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X28Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
                         clock pessimism              0.311   266.678    
                         clock uncertainty           -0.197   266.482    
    SLICE_X28Y42         FDRE (Setup_fdre_C_R)       -0.524   265.958    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        265.958    
                         arrival time                        -269.089    
  -------------------------------------------------------------------
                         slack                                 -3.132    

Slack (VIOLATED) :        -3.132ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.481ns  (logic 0.580ns (23.376%)  route 1.901ns (76.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.951ns = ( 266.368 - 260.417 ) 
    Source Clock Delay      (SCD):    6.608ns = ( 266.608 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.674   266.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y43         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.456   267.064 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=48, routed)          1.078   268.142    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124   268.266 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.823   269.089    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X28Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.498   266.368    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X28Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[2]/C
                         clock pessimism              0.311   266.678    
                         clock uncertainty           -0.197   266.482    
    SLICE_X28Y42         FDRE (Setup_fdre_C_R)       -0.524   265.958    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        265.958    
                         arrival time                        -269.089    
  -------------------------------------------------------------------
                         slack                                 -3.132    

Slack (VIOLATED) :        -3.132ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.481ns  (logic 0.580ns (23.376%)  route 1.901ns (76.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.951ns = ( 266.368 - 260.417 ) 
    Source Clock Delay      (SCD):    6.608ns = ( 266.608 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.674   266.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y43         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.456   267.064 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=48, routed)          1.078   268.142    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124   268.266 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.823   269.089    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X28Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.498   266.368    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X28Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[3]/C
                         clock pessimism              0.311   266.678    
                         clock uncertainty           -0.197   266.482    
    SLICE_X28Y42         FDRE (Setup_fdre_C_R)       -0.524   265.958    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        265.958    
                         arrival time                        -269.089    
  -------------------------------------------------------------------
                         slack                                 -3.132    

Slack (VIOLATED) :        -3.000ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.350ns  (logic 0.580ns (24.678%)  route 1.770ns (75.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 266.369 - 260.417 ) 
    Source Clock Delay      (SCD):    6.608ns = ( 266.608 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.674   266.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y43         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.456   267.064 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=48, routed)          1.078   268.142    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124   268.266 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.692   268.958    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X28Y45         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.499   266.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X28Y45         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/C
                         clock pessimism              0.311   266.679    
                         clock uncertainty           -0.197   266.483    
    SLICE_X28Y45         FDRE (Setup_fdre_C_R)       -0.524   265.959    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        265.959    
                         arrival time                        -268.958    
  -------------------------------------------------------------------
                         slack                                 -3.000    

Slack (VIOLATED) :        -3.000ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.350ns  (logic 0.580ns (24.678%)  route 1.770ns (75.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 266.369 - 260.417 ) 
    Source Clock Delay      (SCD):    6.608ns = ( 266.608 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.674   266.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y43         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.456   267.064 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=48, routed)          1.078   268.142    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124   268.266 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.692   268.958    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X28Y45         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.499   266.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X28Y45         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[1]/C
                         clock pessimism              0.311   266.679    
                         clock uncertainty           -0.197   266.483    
    SLICE_X28Y45         FDRE (Setup_fdre_C_R)       -0.524   265.959    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        265.959    
                         arrival time                        -268.958    
  -------------------------------------------------------------------
                         slack                                 -3.000    

Slack (VIOLATED) :        -3.000ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.350ns  (logic 0.580ns (24.678%)  route 1.770ns (75.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 266.369 - 260.417 ) 
    Source Clock Delay      (SCD):    6.608ns = ( 266.608 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.674   266.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y43         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.456   267.064 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=48, routed)          1.078   268.142    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124   268.266 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.692   268.958    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X28Y45         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.499   266.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X28Y45         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]/C
                         clock pessimism              0.311   266.679    
                         clock uncertainty           -0.197   266.483    
    SLICE_X28Y45         FDRE (Setup_fdre_C_R)       -0.524   265.959    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        265.959    
                         arrival time                        -268.958    
  -------------------------------------------------------------------
                         slack                                 -3.000    

Slack (VIOLATED) :        -3.000ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.350ns  (logic 0.580ns (24.678%)  route 1.770ns (75.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 266.369 - 260.417 ) 
    Source Clock Delay      (SCD):    6.608ns = ( 266.608 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.674   266.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y43         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.456   267.064 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=48, routed)          1.078   268.142    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124   268.266 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.692   268.958    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X28Y45         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.499   266.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X28Y45         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[3]/C
                         clock pessimism              0.311   266.679    
                         clock uncertainty           -0.197   266.483    
    SLICE_X28Y45         FDRE (Setup_fdre_C_R)       -0.524   265.959    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        265.959    
                         arrival time                        -268.958    
  -------------------------------------------------------------------
                         slack                                 -3.000    

Slack (VIOLATED) :        -3.000ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.350ns  (logic 0.580ns (24.678%)  route 1.770ns (75.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 266.369 - 260.417 ) 
    Source Clock Delay      (SCD):    6.608ns = ( 266.608 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.674   266.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y43         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.456   267.064 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=48, routed)          1.078   268.142    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124   268.266 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.692   268.958    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X28Y45         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.499   266.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X28Y45         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[4]/C
                         clock pessimism              0.311   266.679    
                         clock uncertainty           -0.197   266.483    
    SLICE_X28Y45         FDRE (Setup_fdre_C_R)       -0.524   265.959    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        265.959    
                         arrival time                        -268.958    
  -------------------------------------------------------------------
                         slack                                 -3.000    

Slack (VIOLATED) :        -3.000ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.350ns  (logic 0.580ns (24.678%)  route 1.770ns (75.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 266.369 - 260.417 ) 
    Source Clock Delay      (SCD):    6.608ns = ( 266.608 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.674   266.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y43         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.456   267.064 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=48, routed)          1.078   268.142    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124   268.266 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.692   268.958    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X28Y45         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.499   266.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X28Y45         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[5]/C
                         clock pessimism              0.311   266.679    
                         clock uncertainty           -0.197   266.483    
    SLICE_X28Y45         FDRE (Setup_fdre_C_R)       -0.524   265.959    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        265.959    
                         arrival time                        -268.958    
  -------------------------------------------------------------------
                         slack                                 -3.000    

Slack (VIOLATED) :        -3.000ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.350ns  (logic 0.580ns (24.678%)  route 1.770ns (75.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 266.369 - 260.417 ) 
    Source Clock Delay      (SCD):    6.608ns = ( 266.608 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.674   266.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y43         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.456   267.064 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=48, routed)          1.078   268.142    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124   268.266 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.692   268.958    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X28Y45         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.499   266.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X28Y45         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[6]/C
                         clock pessimism              0.311   266.679    
                         clock uncertainty           -0.197   266.483    
    SLICE_X28Y45         FDRE (Setup_fdre_C_R)       -0.524   265.959    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        265.959    
                         arrival time                        -268.958    
  -------------------------------------------------------------------
                         slack                                 -3.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.523ns (82.668%)  route 0.110ns (17.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X34Y50         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.484 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.110     2.594    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/dout_b_o__0[7]
    SLICE_X35Y50         LUT3 (Prop_lut3_I0_O)        0.045     2.639 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/data_reg[7]_i_2__0/O
                         net (fo=1, routed)           0.000     2.639    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[1]_0[0]
    SLICE_X35Y50         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.832     2.624    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X35Y50         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]/C
                         clock pessimism             -0.299     2.326    
                         clock uncertainty            0.197     2.522    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.092     2.614    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.614    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.503ns (78.274%)  route 0.140ns (21.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X34Y49         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     2.398 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.140     2.538    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][4]
    SLICE_X35Y49         LUT4 (Prop_lut4_I2_O)        0.113     2.651 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.651    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[4]
    SLICE_X35Y49         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.833     2.625    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X35Y49         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/C
                         clock pessimism             -0.299     2.326    
                         clock uncertainty            0.197     2.523    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.092     2.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.512ns (78.147%)  route 0.143ns (21.853%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X34Y49         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     2.402 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.143     2.545    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][2]
    SLICE_X35Y49         LUT4 (Prop_lut4_I2_O)        0.118     2.663 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.663    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[2]
    SLICE_X35Y49         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.833     2.625    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X35Y49         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/C
                         clock pessimism             -0.299     2.326    
                         clock uncertainty            0.197     2.523    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.092     2.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.433ns (65.759%)  route 0.225ns (34.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X34Y49         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.396 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.225     2.621    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][3]
    SLICE_X35Y50         LUT4 (Prop_lut4_I2_O)        0.045     2.666 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.666    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[3]
    SLICE_X35Y50         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.832     2.624    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X35Y50         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/C
                         clock pessimism             -0.299     2.326    
                         clock uncertainty            0.197     2.522    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.091     2.613    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.613    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.141ns (20.556%)  route 0.545ns (79.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X31Y46         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDCE (Prop_fdce_C_Q)         0.141     2.148 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.545     2.693    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/D[0]
    SLICE_X31Y43         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X31Y43         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/C
                         clock pessimism             -0.299     2.324    
                         clock uncertainty            0.197     2.521    
    SLICE_X31Y43         FDCE (Hold_fdce_C_D)         0.075     2.596    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.164ns (24.544%)  route 0.504ns (75.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X30Y47         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDCE (Prop_fdce_C_Q)         0.164     2.172 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/Q
                         net (fo=7, routed)           0.504     2.676    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/D[1]
    SLICE_X31Y43         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X31Y43         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/C
                         clock pessimism             -0.299     2.324    
                         clock uncertainty            0.197     2.521    
    SLICE_X31Y43         FDCE (Hold_fdce_C_D)         0.046     2.567    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.164ns (23.044%)  route 0.548ns (76.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X30Y47         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDCE (Prop_fdce_C_Q)         0.164     2.172 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/Q
                         net (fo=7, routed)           0.548     2.720    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/D[2]
    SLICE_X31Y43         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X31Y43         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
                         clock pessimism             -0.299     2.324    
                         clock uncertainty            0.197     2.521    
    SLICE_X31Y43         FDCE (Hold_fdce_C_D)         0.071     2.592    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.431ns (58.678%)  route 0.304ns (41.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X34Y49         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.394 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.304     2.698    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][5]
    SLICE_X35Y50         LUT4 (Prop_lut4_I2_O)        0.045     2.743 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.743    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[5]
    SLICE_X35Y50         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.832     2.624    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X35Y50         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/C
                         clock pessimism             -0.299     2.326    
                         clock uncertainty            0.197     2.522    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.092     2.614    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.614    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.532%)  route 0.581ns (80.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X33Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.581     2.730    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/w_ptr_reg_reg[0]
    SLICE_X33Y49         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.832     2.624    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_uart
    SLICE_X33Y49         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/C
                         clock pessimism             -0.299     2.326    
                         clock uncertainty            0.197     2.522    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.075     2.597    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.523ns (70.222%)  route 0.222ns (29.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X34Y49         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.486 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.222     2.708    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][1]
    SLICE_X35Y49         LUT4 (Prop_lut4_I2_O)        0.045     2.753 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.753    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[1]
    SLICE_X35Y49         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.833     2.625    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X35Y49         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]/C
                         clock pessimism             -0.299     2.326    
                         clock uncertainty            0.197     2.523    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.091     2.614    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.614    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart
  To Clock:  unity_clk

Setup :           17  Failing Endpoints,  Worst Slack       -2.379ns,  Total Violation      -35.272ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.379ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.968ns  (logic 1.343ns (68.232%)  route 0.625ns (31.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 245.953 - 240.000 ) 
    Source Clock Delay      (SCD):    6.609ns = ( 246.192 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.675   246.192    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X28Y48         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343   247.535 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.625   248.161    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[2]
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.500   245.953    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/C
                         clock pessimism              0.311   246.263    
                         clock uncertainty           -0.197   246.067    
    SLICE_X27Y48         FDRE (Setup_fdre_C_D)       -0.285   245.782    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        245.782    
                         arrival time                        -248.161    
  -------------------------------------------------------------------
                         slack                                 -2.379    

Slack (VIOLATED) :        -2.268ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        2.081ns  (logic 1.314ns (63.155%)  route 0.767ns (36.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 245.953 - 240.000 ) 
    Source Clock Delay      (SCD):    6.609ns = ( 246.192 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.675   246.192    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X28Y48         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314   247.506 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.767   248.273    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[5]
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.500   245.953    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/C
                         clock pessimism              0.311   246.263    
                         clock uncertainty           -0.197   246.067    
    SLICE_X27Y48         FDRE (Setup_fdre_C_D)       -0.062   246.005    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        246.005    
                         arrival time                        -248.273    
  -------------------------------------------------------------------
                         slack                                 -2.268    

Slack (VIOLATED) :        -2.266ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        2.083ns  (logic 1.317ns (63.235%)  route 0.766ns (36.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 245.953 - 240.000 ) 
    Source Clock Delay      (SCD):    6.609ns = ( 246.192 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.675   246.192    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X28Y48         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317   247.509 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.766   248.275    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[3]
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.500   245.953    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/C
                         clock pessimism              0.311   246.263    
                         clock uncertainty           -0.197   246.067    
    SLICE_X27Y48         FDRE (Setup_fdre_C_D)       -0.058   246.009    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        246.009    
                         arrival time                        -248.275    
  -------------------------------------------------------------------
                         slack                                 -2.266    

Slack (VIOLATED) :        -2.212ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.833ns  (logic 1.336ns (72.904%)  route 0.497ns (27.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 245.953 - 240.000 ) 
    Source Clock Delay      (SCD):    6.609ns = ( 246.192 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.675   246.192    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X28Y48         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336   247.528 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.497   248.025    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[4]
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.500   245.953    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/C
                         clock pessimism              0.311   246.263    
                         clock uncertainty           -0.197   246.067    
    SLICE_X27Y48         FDRE (Setup_fdre_C_D)       -0.254   245.813    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        245.813    
                         arrival time                        -248.025    
  -------------------------------------------------------------------
                         slack                                 -2.212    

Slack (VIOLATED) :        -2.097ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.720ns  (logic 0.478ns (27.785%)  route 1.242ns (72.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 245.953 - 240.000 ) 
    Source Clock Delay      (SCD):    6.608ns = ( 246.191 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.674   246.191    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X28Y44         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.478   246.669 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           1.242   247.912    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/w_ptr_out[1]
    SLICE_X29Y48         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.500   245.953    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X29Y48         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/C
                         clock pessimism              0.311   246.263    
                         clock uncertainty           -0.197   246.067    
    SLICE_X29Y48         FDCE (Setup_fdce_C_D)       -0.252   245.815    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                        245.815    
                         arrival time                        -247.912    
  -------------------------------------------------------------------
                         slack                                 -2.097    

Slack (VIOLATED) :        -2.089ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.934ns  (logic 0.518ns (26.782%)  route 1.416ns (73.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.954ns = ( 245.954 - 240.000 ) 
    Source Clock Delay      (SCD):    6.609ns = ( 246.192 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.675   246.192    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X32Y49         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518   246.710 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          1.416   248.126    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/ADDRA[0]
    SLICE_X32Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.501   245.954    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_i
    SLICE_X32Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/C
                         clock pessimism              0.311   246.264    
                         clock uncertainty           -0.197   246.068    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)       -0.031   246.037    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                        246.037    
                         arrival time                        -248.126    
  -------------------------------------------------------------------
                         slack                                 -2.089    

Slack (VIOLATED) :        -2.084ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.687ns  (logic 1.344ns (79.647%)  route 0.343ns (20.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 245.953 - 240.000 ) 
    Source Clock Delay      (SCD):    6.609ns = ( 246.192 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.675   246.192    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X28Y47         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344   247.536 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/O
                         net (fo=1, routed)           0.343   247.880    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[6]
    SLICE_X29Y47         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.500   245.953    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X29Y47         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/C
                         clock pessimism              0.311   246.263    
                         clock uncertainty           -0.197   246.067    
    SLICE_X29Y47         FDRE (Setup_fdre_C_D)       -0.271   245.796    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        245.796    
                         arrival time                        -247.880    
  -------------------------------------------------------------------
                         slack                                 -2.084    

Slack (VIOLATED) :        -2.055ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.726ns  (logic 0.478ns (27.698%)  route 1.248ns (72.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.954ns = ( 245.954 - 240.000 ) 
    Source Clock Delay      (SCD):    6.609ns = ( 246.192 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.675   246.192    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X32Y49         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.478   246.670 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           1.248   247.918    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/r_ptr_out[1]
    SLICE_X32Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.501   245.954    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_i
    SLICE_X32Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
                         clock pessimism              0.311   246.264    
                         clock uncertainty           -0.197   246.068    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)       -0.205   245.863    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                        245.863    
                         arrival time                        -247.918    
  -------------------------------------------------------------------
                         slack                                 -2.055    

Slack (VIOLATED) :        -2.039ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.669ns  (logic 1.344ns (80.506%)  route 0.325ns (19.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 245.953 - 240.000 ) 
    Source Clock Delay      (SCD):    6.609ns = ( 246.192 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.675   246.192    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X28Y48         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344   247.536 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.325   247.862    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[0]
    SLICE_X31Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.500   245.953    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X31Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/C
                         clock pessimism              0.311   246.263    
                         clock uncertainty           -0.197   246.067    
    SLICE_X31Y48         FDRE (Setup_fdre_C_D)       -0.244   245.823    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        245.823    
                         arrival time                        -247.862    
  -------------------------------------------------------------------
                         slack                                 -2.039    

Slack (VIOLATED) :        -2.036ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.830ns  (logic 1.309ns (71.547%)  route 0.521ns (28.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 245.953 - 240.000 ) 
    Source Clock Delay      (SCD):    6.609ns = ( 246.192 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.675   246.192    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X28Y47         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309   247.501 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.521   248.022    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[7]
    SLICE_X29Y47         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.500   245.953    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X29Y47         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/C
                         clock pessimism              0.311   246.263    
                         clock uncertainty           -0.197   246.067    
    SLICE_X29Y47         FDRE (Setup_fdre_C_D)       -0.081   245.986    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        245.986    
                         arrival time                        -248.022    
  -------------------------------------------------------------------
                         slack                                 -2.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.390ns (69.329%)  route 0.173ns (30.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.564     2.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X28Y48         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     2.398 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.173     2.571    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[4]
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.832     2.624    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/C
                         clock pessimism             -0.299     2.326    
                         clock uncertainty            0.197     2.522    
    SLICE_X27Y48         FDRE (Hold_fdre_C_D)         0.007     2.529    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.529    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_overrun_err_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.141ns (21.876%)  route 0.504ns (78.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/clk_uart
    SLICE_X29Y45         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_overrun_err_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141     2.148 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_overrun_err_reg_reg/Q
                         net (fo=2, routed)           0.504     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_overrun_err_reg
    SLICE_X27Y45         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/clk_i
    SLICE_X27Y45         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[3]/C
                         clock pessimism             -0.299     2.324    
                         clock uncertainty            0.197     2.521    
    SLICE_X27Y45         FDRE (Hold_fdre_C_D)         0.070     2.591    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.478ns (73.700%)  route 0.171ns (26.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.564     2.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X28Y47         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.486 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.171     2.657    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[7]
    SLICE_X29Y47         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.832     2.624    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X29Y47         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/C
                         clock pessimism             -0.299     2.326    
                         clock uncertainty            0.197     2.522    
    SLICE_X29Y47         FDRE (Hold_fdre_C_D)         0.066     2.588    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.492ns (82.350%)  route 0.105ns (17.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.564     2.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X28Y48         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     2.500 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.105     2.605    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[0]
    SLICE_X31Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.832     2.624    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X31Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/C
                         clock pessimism             -0.299     2.326    
                         clock uncertainty            0.197     2.522    
    SLICE_X31Y48         FDRE (Hold_fdre_C_D)         0.012     2.534    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.534    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.388ns (58.370%)  route 0.277ns (41.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.564     2.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X28Y48         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.396 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.277     2.673    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[3]
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.832     2.624    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/C
                         clock pessimism             -0.299     2.326    
                         clock uncertainty            0.197     2.522    
    SLICE_X27Y48         FDRE (Hold_fdre_C_D)         0.072     2.594    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.594    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.478ns (74.469%)  route 0.164ns (25.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.564     2.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X28Y48         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.486 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.164     2.650    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[1]
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.832     2.624    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/C
                         clock pessimism             -0.299     2.326    
                         clock uncertainty            0.197     2.522    
    SLICE_X27Y48         FDRE (Hold_fdre_C_D)         0.047     2.569    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_framing_err_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.141ns (21.226%)  route 0.523ns (78.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/clk_uart
    SLICE_X29Y45         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_framing_err_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141     2.148 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_framing_err_reg_reg/Q
                         net (fo=2, routed)           0.523     2.671    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_framing_err_reg
    SLICE_X27Y45         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/clk_i
    SLICE_X27Y45         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[5]/C
                         clock pessimism             -0.299     2.324    
                         clock uncertainty            0.197     2.521    
    SLICE_X27Y45         FDRE (Hold_fdre_C_D)         0.066     2.587    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.164ns (24.496%)  route 0.505ns (75.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X28Y44         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.164     2.171 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           0.505     2.676    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/w_ptr_out[0]
    SLICE_X29Y48         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.832     2.624    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X29Y48         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/C
                         clock pessimism             -0.299     2.326    
                         clock uncertainty            0.197     2.522    
    SLICE_X29Y48         FDCE (Hold_fdce_C_D)         0.070     2.592    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.386ns (57.475%)  route 0.286ns (42.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.564     2.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X28Y48         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.394 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.286     2.680    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[5]
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.832     2.624    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/C
                         clock pessimism             -0.299     2.326    
                         clock uncertainty            0.197     2.522    
    SLICE_X27Y48         FDRE (Hold_fdre_C_D)         0.071     2.593    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.593    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.148ns (23.973%)  route 0.469ns (76.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X28Y44         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.148     2.155 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           0.469     2.624    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/w_ptr_out[1]
    SLICE_X29Y48         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.832     2.624    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X29Y48         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/C
                         clock pessimism             -0.299     2.326    
                         clock uncertainty            0.197     2.522    
    SLICE_X29Y48         FDCE (Hold_fdce_C_D)         0.013     2.535    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 unity_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_A_out_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.668ns (24.135%)  route 2.100ns (75.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.746     3.054    unity_i/Debouncer_2/U0/CLK
    SLICE_X42Y33         FDRE                                         r  unity_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     3.572 r  unity_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=3, routed)           0.957     4.529    unity_i/inverter_0/in_sig
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.150     4.679 f  unity_i/inverter_0/out_sig_INST_0/O
                         net (fo=12, routed)          1.143     5.822    unity_i/BLDC_CONTROLLER_0/U0/reset_in
    SLICE_X34Y33         FDCE                                         f  unity_i/BLDC_CONTROLLER_0/U0/PHASE_A_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.493     7.686    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X34Y33         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_A_out_reg/C
                         clock pessimism              0.230     7.916    
                         clock uncertainty           -0.083     7.833    
    SLICE_X34Y33         FDCE (Recov_fdce_C_CLR)     -0.521     7.312    unity_i/BLDC_CONTROLLER_0/U0/PHASE_A_out_reg
  -------------------------------------------------------------------
                         required time                          7.312    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 unity_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_BH_out_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.668ns (24.135%)  route 2.100ns (75.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.746     3.054    unity_i/Debouncer_2/U0/CLK
    SLICE_X42Y33         FDRE                                         r  unity_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     3.572 r  unity_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=3, routed)           0.957     4.529    unity_i/inverter_0/in_sig
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.150     4.679 f  unity_i/inverter_0/out_sig_INST_0/O
                         net (fo=12, routed)          1.143     5.822    unity_i/BLDC_CONTROLLER_0/U0/reset_in
    SLICE_X34Y33         FDCE                                         f  unity_i/BLDC_CONTROLLER_0/U0/PHASE_BH_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.493     7.686    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X34Y33         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_BH_out_reg/C
                         clock pessimism              0.230     7.916    
                         clock uncertainty           -0.083     7.833    
    SLICE_X34Y33         FDCE (Recov_fdce_C_CLR)     -0.521     7.312    unity_i/BLDC_CONTROLLER_0/U0/PHASE_BH_out_reg
  -------------------------------------------------------------------
                         required time                          7.312    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 unity_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_CH_out_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.668ns (24.135%)  route 2.100ns (75.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.746     3.054    unity_i/Debouncer_2/U0/CLK
    SLICE_X42Y33         FDRE                                         r  unity_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     3.572 r  unity_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=3, routed)           0.957     4.529    unity_i/inverter_0/in_sig
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.150     4.679 f  unity_i/inverter_0/out_sig_INST_0/O
                         net (fo=12, routed)          1.143     5.822    unity_i/BLDC_CONTROLLER_0/U0/reset_in
    SLICE_X34Y33         FDCE                                         f  unity_i/BLDC_CONTROLLER_0/U0/PHASE_CH_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.493     7.686    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X34Y33         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_CH_out_reg/C
                         clock pessimism              0.230     7.916    
                         clock uncertainty           -0.083     7.833    
    SLICE_X34Y33         FDCE (Recov_fdce_C_CLR)     -0.521     7.312    unity_i/BLDC_CONTROLLER_0/U0/PHASE_CH_out_reg
  -------------------------------------------------------------------
                         required time                          7.312    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 unity_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_C_out_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.668ns (28.158%)  route 1.704ns (71.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.746     3.054    unity_i/Debouncer_2/U0/CLK
    SLICE_X42Y33         FDRE                                         r  unity_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     3.572 r  unity_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=3, routed)           0.957     4.529    unity_i/inverter_0/in_sig
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.150     4.679 f  unity_i/inverter_0/out_sig_INST_0/O
                         net (fo=12, routed)          0.748     5.426    unity_i/BLDC_CONTROLLER_0/U0/reset_in
    SLICE_X35Y37         FDCE                                         f  unity_i/BLDC_CONTROLLER_0/U0/PHASE_C_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.496     7.688    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X35Y37         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_C_out_reg/C
                         clock pessimism              0.230     7.919    
                         clock uncertainty           -0.083     7.836    
    SLICE_X35Y37         FDCE (Recov_fdce_C_CLR)     -0.607     7.229    unity_i/BLDC_CONTROLLER_0/U0/PHASE_C_out_reg
  -------------------------------------------------------------------
                         required time                          7.229    
                         arrival time                          -5.426    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 unity_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_AH_out_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.668ns (27.725%)  route 1.741ns (72.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.746     3.054    unity_i/Debouncer_2/U0/CLK
    SLICE_X42Y33         FDRE                                         r  unity_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     3.572 r  unity_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=3, routed)           0.957     4.529    unity_i/inverter_0/in_sig
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.150     4.679 f  unity_i/inverter_0/out_sig_INST_0/O
                         net (fo=12, routed)          0.785     5.463    unity_i/BLDC_CONTROLLER_0/U0/reset_in
    SLICE_X34Y36         FDCE                                         f  unity_i/BLDC_CONTROLLER_0/U0/PHASE_AH_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.495     7.688    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X34Y36         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_AH_out_reg/C
                         clock pessimism              0.230     7.918    
                         clock uncertainty           -0.083     7.835    
    SLICE_X34Y36         FDCE (Recov_fdce_C_CLR)     -0.521     7.314    unity_i/BLDC_CONTROLLER_0/U0/PHASE_AH_out_reg
  -------------------------------------------------------------------
                         required time                          7.314    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 unity_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_B_out_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.668ns (27.725%)  route 1.741ns (72.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.746     3.054    unity_i/Debouncer_2/U0/CLK
    SLICE_X42Y33         FDRE                                         r  unity_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     3.572 r  unity_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=3, routed)           0.957     4.529    unity_i/inverter_0/in_sig
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.150     4.679 f  unity_i/inverter_0/out_sig_INST_0/O
                         net (fo=12, routed)          0.785     5.463    unity_i/BLDC_CONTROLLER_0/U0/reset_in
    SLICE_X34Y36         FDCE                                         f  unity_i/BLDC_CONTROLLER_0/U0/PHASE_B_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.495     7.688    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X34Y36         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_B_out_reg/C
                         clock pessimism              0.230     7.918    
                         clock uncertainty           -0.083     7.835    
    SLICE_X34Y36         FDCE (Recov_fdce_C_CLR)     -0.521     7.314    unity_i/BLDC_CONTROLLER_0/U0/PHASE_B_out_reg
  -------------------------------------------------------------------
                         required time                          7.314    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  1.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.039ns  (arrival time - required time)
  Source:                 unity_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_C_out_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.206ns (23.060%)  route 0.687ns (76.940%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.587     0.928    unity_i/Debouncer_2/U0/CLK
    SLICE_X42Y33         FDRE                                         r  unity_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  unity_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=3, routed)           0.358     1.449    unity_i/inverter_0/in_sig
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.042     1.491 f  unity_i/inverter_0/out_sig_INST_0/O
                         net (fo=12, routed)          0.330     1.821    unity_i/BLDC_CONTROLLER_0/U0/reset_in
    SLICE_X35Y37         FDCE                                         f  unity_i/BLDC_CONTROLLER_0/U0/PHASE_C_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.828     1.198    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X35Y37         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_C_out_reg/C
                         clock pessimism             -0.262     0.936    
    SLICE_X35Y37         FDCE (Remov_fdce_C_CLR)     -0.154     0.782    unity_i/BLDC_CONTROLLER_0/U0/PHASE_C_out_reg
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 unity_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_AH_out_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.206ns (22.214%)  route 0.721ns (77.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.587     0.928    unity_i/Debouncer_2/U0/CLK
    SLICE_X42Y33         FDRE                                         r  unity_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  unity_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=3, routed)           0.358     1.449    unity_i/inverter_0/in_sig
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.042     1.491 f  unity_i/inverter_0/out_sig_INST_0/O
                         net (fo=12, routed)          0.364     1.855    unity_i/BLDC_CONTROLLER_0/U0/reset_in
    SLICE_X34Y36         FDCE                                         f  unity_i/BLDC_CONTROLLER_0/U0/PHASE_AH_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.827     1.197    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X34Y36         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_AH_out_reg/C
                         clock pessimism             -0.262     0.935    
    SLICE_X34Y36         FDCE (Remov_fdce_C_CLR)     -0.129     0.806    unity_i/BLDC_CONTROLLER_0/U0/PHASE_AH_out_reg
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 unity_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_B_out_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.206ns (22.214%)  route 0.721ns (77.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.587     0.928    unity_i/Debouncer_2/U0/CLK
    SLICE_X42Y33         FDRE                                         r  unity_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  unity_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=3, routed)           0.358     1.449    unity_i/inverter_0/in_sig
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.042     1.491 f  unity_i/inverter_0/out_sig_INST_0/O
                         net (fo=12, routed)          0.364     1.855    unity_i/BLDC_CONTROLLER_0/U0/reset_in
    SLICE_X34Y36         FDCE                                         f  unity_i/BLDC_CONTROLLER_0/U0/PHASE_B_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.827     1.197    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X34Y36         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_B_out_reg/C
                         clock pessimism             -0.262     0.935    
    SLICE_X34Y36         FDCE (Remov_fdce_C_CLR)     -0.129     0.806    unity_i/BLDC_CONTROLLER_0/U0/PHASE_B_out_reg
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.178ns  (arrival time - required time)
  Source:                 unity_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_A_out_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.206ns (19.550%)  route 0.848ns (80.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.587     0.928    unity_i/Debouncer_2/U0/CLK
    SLICE_X42Y33         FDRE                                         r  unity_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  unity_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=3, routed)           0.358     1.449    unity_i/inverter_0/in_sig
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.042     1.491 f  unity_i/inverter_0/out_sig_INST_0/O
                         net (fo=12, routed)          0.490     1.981    unity_i/BLDC_CONTROLLER_0/U0/reset_in
    SLICE_X34Y33         FDCE                                         f  unity_i/BLDC_CONTROLLER_0/U0/PHASE_A_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.825     1.195    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X34Y33         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_A_out_reg/C
                         clock pessimism             -0.262     0.933    
    SLICE_X34Y33         FDCE (Remov_fdce_C_CLR)     -0.129     0.804    unity_i/BLDC_CONTROLLER_0/U0/PHASE_A_out_reg
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.178ns  (arrival time - required time)
  Source:                 unity_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_BH_out_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.206ns (19.550%)  route 0.848ns (80.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.587     0.928    unity_i/Debouncer_2/U0/CLK
    SLICE_X42Y33         FDRE                                         r  unity_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  unity_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=3, routed)           0.358     1.449    unity_i/inverter_0/in_sig
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.042     1.491 f  unity_i/inverter_0/out_sig_INST_0/O
                         net (fo=12, routed)          0.490     1.981    unity_i/BLDC_CONTROLLER_0/U0/reset_in
    SLICE_X34Y33         FDCE                                         f  unity_i/BLDC_CONTROLLER_0/U0/PHASE_BH_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.825     1.195    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X34Y33         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_BH_out_reg/C
                         clock pessimism             -0.262     0.933    
    SLICE_X34Y33         FDCE (Remov_fdce_C_CLR)     -0.129     0.804    unity_i/BLDC_CONTROLLER_0/U0/PHASE_BH_out_reg
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.178ns  (arrival time - required time)
  Source:                 unity_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_CONTROLLER_0/U0/PHASE_CH_out_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.206ns (19.550%)  route 0.848ns (80.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.587     0.928    unity_i/Debouncer_2/U0/CLK
    SLICE_X42Y33         FDRE                                         r  unity_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  unity_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=3, routed)           0.358     1.449    unity_i/inverter_0/in_sig
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.042     1.491 f  unity_i/inverter_0/out_sig_INST_0/O
                         net (fo=12, routed)          0.490     1.981    unity_i/BLDC_CONTROLLER_0/U0/reset_in
    SLICE_X34Y33         FDCE                                         f  unity_i/BLDC_CONTROLLER_0/U0/PHASE_CH_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.825     1.195    unity_i/BLDC_CONTROLLER_0/U0/clk_in
    SLICE_X34Y33         FDCE                                         r  unity_i/BLDC_CONTROLLER_0/U0/PHASE_CH_out_reg/C
                         clock pessimism             -0.262     0.933    
    SLICE_X34Y33         FDCE (Remov_fdce_C_CLR)     -0.129     0.804    unity_i/BLDC_CONTROLLER_0/U0/PHASE_CH_out_reg
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  1.178    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  unity_clk
  To Clock:  clk_uart

Setup :            9  Failing Endpoints,  Worst Slack       -2.748ns,  Total Violation      -23.570ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.748ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.217ns  (logic 0.580ns (26.157%)  route 1.637ns (73.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 266.369 - 260.417 ) 
    Source Clock Delay      (SCD):    6.608ns = ( 266.608 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.674   266.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y43         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.456   267.064 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=48, routed)          1.078   268.142    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124   268.266 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.559   268.825    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X31Y43         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.499   266.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X31Y43         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/C
                         clock pessimism              0.311   266.679    
                         clock uncertainty           -0.197   266.483    
    SLICE_X31Y43         FDCE (Recov_fdce_C_CLR)     -0.405   266.078    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                        266.078    
                         arrival time                        -268.825    
  -------------------------------------------------------------------
                         slack                                 -2.748    

Slack (VIOLATED) :        -2.748ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.217ns  (logic 0.580ns (26.157%)  route 1.637ns (73.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 266.369 - 260.417 ) 
    Source Clock Delay      (SCD):    6.608ns = ( 266.608 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.674   266.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y43         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.456   267.064 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=48, routed)          1.078   268.142    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124   268.266 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.559   268.825    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X31Y43         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.499   266.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X31Y43         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/C
                         clock pessimism              0.311   266.679    
                         clock uncertainty           -0.197   266.483    
    SLICE_X31Y43         FDCE (Recov_fdce_C_CLR)     -0.405   266.078    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                        266.078    
                         arrival time                        -268.825    
  -------------------------------------------------------------------
                         slack                                 -2.748    

Slack (VIOLATED) :        -2.748ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.217ns  (logic 0.580ns (26.157%)  route 1.637ns (73.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 266.369 - 260.417 ) 
    Source Clock Delay      (SCD):    6.608ns = ( 266.608 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.674   266.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y43         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.456   267.064 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=48, routed)          1.078   268.142    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124   268.266 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.559   268.825    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X31Y43         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.499   266.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X31Y43         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
                         clock pessimism              0.311   266.679    
                         clock uncertainty           -0.197   266.483    
    SLICE_X31Y43         FDCE (Recov_fdce_C_CLR)     -0.405   266.078    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                        266.078    
                         arrival time                        -268.825    
  -------------------------------------------------------------------
                         slack                                 -2.748    

Slack (VIOLATED) :        -2.575ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.089ns  (logic 0.580ns (27.763%)  route 1.509ns (72.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 266.369 - 260.417 ) 
    Source Clock Delay      (SCD):    6.608ns = ( 266.608 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.674   266.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y43         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.456   267.064 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=48, routed)          1.078   268.142    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124   268.266 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.431   268.697    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X28Y44         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.499   266.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X28Y44         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/C
                         clock pessimism              0.311   266.679    
                         clock uncertainty           -0.197   266.483    
    SLICE_X28Y44         FDCE (Recov_fdce_C_CLR)     -0.361   266.122    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                        266.122    
                         arrival time                        -268.697    
  -------------------------------------------------------------------
                         slack                                 -2.575    

Slack (VIOLATED) :        -2.575ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.089ns  (logic 0.580ns (27.763%)  route 1.509ns (72.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 266.369 - 260.417 ) 
    Source Clock Delay      (SCD):    6.608ns = ( 266.608 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.674   266.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y43         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.456   267.064 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=48, routed)          1.078   268.142    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124   268.266 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.431   268.697    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X28Y44         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.499   266.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X28Y44         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/C
                         clock pessimism              0.311   266.679    
                         clock uncertainty           -0.197   266.483    
    SLICE_X28Y44         FDCE (Recov_fdce_C_CLR)     -0.361   266.122    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                        266.122    
                         arrival time                        -268.697    
  -------------------------------------------------------------------
                         slack                                 -2.575    

Slack (VIOLATED) :        -2.575ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.089ns  (logic 0.580ns (27.763%)  route 1.509ns (72.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 266.369 - 260.417 ) 
    Source Clock Delay      (SCD):    6.608ns = ( 266.608 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.674   266.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y43         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.456   267.064 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=48, routed)          1.078   268.142    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124   268.266 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.431   268.697    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X28Y44         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.499   266.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X28Y44         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                         clock pessimism              0.311   266.679    
                         clock uncertainty           -0.197   266.483    
    SLICE_X28Y44         FDCE (Recov_fdce_C_CLR)     -0.361   266.122    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        266.122    
                         arrival time                        -268.697    
  -------------------------------------------------------------------
                         slack                                 -2.575    

Slack (VIOLATED) :        -2.533ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.089ns  (logic 0.580ns (27.763%)  route 1.509ns (72.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 266.369 - 260.417 ) 
    Source Clock Delay      (SCD):    6.608ns = ( 266.608 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.674   266.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y43         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.456   267.064 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=48, routed)          1.078   268.142    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124   268.266 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.431   268.697    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X28Y44         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.499   266.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X28Y44         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/C
                         clock pessimism              0.311   266.679    
                         clock uncertainty           -0.197   266.483    
    SLICE_X28Y44         FDCE (Recov_fdce_C_CLR)     -0.319   266.164    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                        266.164    
                         arrival time                        -268.697    
  -------------------------------------------------------------------
                         slack                                 -2.533    

Slack (VIOLATED) :        -2.533ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.089ns  (logic 0.580ns (27.763%)  route 1.509ns (72.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 266.369 - 260.417 ) 
    Source Clock Delay      (SCD):    6.608ns = ( 266.608 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.674   266.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y43         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.456   267.064 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=48, routed)          1.078   268.142    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124   268.266 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.431   268.697    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X28Y44         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.499   266.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X28Y44         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                         clock pessimism              0.311   266.679    
                         clock uncertainty           -0.197   266.483    
    SLICE_X28Y44         FDCE (Recov_fdce_C_CLR)     -0.319   266.164    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        266.164    
                         arrival time                        -268.697    
  -------------------------------------------------------------------
                         slack                                 -2.533    

Slack (VIOLATED) :        -2.533ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.089ns  (logic 0.580ns (27.763%)  route 1.509ns (72.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 266.369 - 260.417 ) 
    Source Clock Delay      (SCD):    6.608ns = ( 266.608 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.674   266.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y43         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.456   267.064 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=48, routed)          1.078   268.142    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124   268.266 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.431   268.697    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X28Y44         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.499   266.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X28Y44         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                         clock pessimism              0.311   266.679    
                         clock uncertainty           -0.197   266.483    
    SLICE_X28Y44         FDCE (Recov_fdce_C_CLR)     -0.319   266.164    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        266.164    
                         arrival time                        -268.697    
  -------------------------------------------------------------------
                         slack                                 -2.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.451%)  route 0.492ns (72.549%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     2.147 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.285     2.432    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X28Y43         LUT5 (Prop_lut5_I2_O)        0.045     2.477 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.207     2.684    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X28Y44         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X28Y44         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/C
                         clock pessimism             -0.299     2.324    
                         clock uncertainty            0.197     2.521    
    SLICE_X28Y44         FDCE (Remov_fdce_C_CLR)     -0.067     2.454    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.451%)  route 0.492ns (72.549%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     2.147 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.285     2.432    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X28Y43         LUT5 (Prop_lut5_I2_O)        0.045     2.477 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.207     2.684    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X28Y44         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X28Y44         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/C
                         clock pessimism             -0.299     2.324    
                         clock uncertainty            0.197     2.521    
    SLICE_X28Y44         FDCE (Remov_fdce_C_CLR)     -0.067     2.454    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.451%)  route 0.492ns (72.549%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     2.147 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.285     2.432    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X28Y43         LUT5 (Prop_lut5_I2_O)        0.045     2.477 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.207     2.684    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X28Y44         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X28Y44         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/C
                         clock pessimism             -0.299     2.324    
                         clock uncertainty            0.197     2.521    
    SLICE_X28Y44         FDCE (Remov_fdce_C_CLR)     -0.067     2.454    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.451%)  route 0.492ns (72.549%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     2.147 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.285     2.432    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X28Y43         LUT5 (Prop_lut5_I2_O)        0.045     2.477 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.207     2.684    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X28Y44         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X28Y44         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                         clock pessimism             -0.299     2.324    
                         clock uncertainty            0.197     2.521    
    SLICE_X28Y44         FDCE (Remov_fdce_C_CLR)     -0.067     2.454    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.451%)  route 0.492ns (72.549%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     2.147 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.285     2.432    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X28Y43         LUT5 (Prop_lut5_I2_O)        0.045     2.477 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.207     2.684    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X28Y44         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X28Y44         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                         clock pessimism             -0.299     2.324    
                         clock uncertainty            0.197     2.521    
    SLICE_X28Y44         FDCE (Remov_fdce_C_CLR)     -0.067     2.454    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.451%)  route 0.492ns (72.549%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     2.147 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.285     2.432    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X28Y43         LUT5 (Prop_lut5_I2_O)        0.045     2.477 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.207     2.684    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X28Y44         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X28Y44         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                         clock pessimism             -0.299     2.324    
                         clock uncertainty            0.197     2.521    
    SLICE_X28Y44         FDCE (Remov_fdce_C_CLR)     -0.067     2.454    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.186ns (26.502%)  route 0.516ns (73.498%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     2.147 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.285     2.432    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X28Y43         LUT5 (Prop_lut5_I2_O)        0.045     2.477 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.231     2.708    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X31Y43         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X31Y43         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/C
                         clock pessimism             -0.299     2.324    
                         clock uncertainty            0.197     2.521    
    SLICE_X31Y43         FDCE (Remov_fdce_C_CLR)     -0.092     2.429    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.186ns (26.502%)  route 0.516ns (73.498%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     2.147 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.285     2.432    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X28Y43         LUT5 (Prop_lut5_I2_O)        0.045     2.477 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.231     2.708    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X31Y43         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X31Y43         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/C
                         clock pessimism             -0.299     2.324    
                         clock uncertainty            0.197     2.521    
    SLICE_X31Y43         FDCE (Remov_fdce_C_CLR)     -0.092     2.429    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.186ns (26.502%)  route 0.516ns (73.498%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     2.147 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.285     2.432    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X28Y43         LUT5 (Prop_lut5_I2_O)        0.045     2.477 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.231     2.708    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X31Y43         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X31Y43         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
                         clock pessimism             -0.299     2.324    
                         clock uncertainty            0.197     2.521    
    SLICE_X31Y43         FDCE (Remov_fdce_C_CLR)     -0.092     2.429    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.279    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  unity_clk
  To Clock:  unity_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.587ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.482ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.580ns (14.609%)  route 3.390ns (85.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 25.945 - 20.000 ) 
    Source Clock Delay      (SCD):    6.607ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.673     6.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456     7.063 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          2.353     9.416    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X23Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.540 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          1.037    10.577    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/AR[0]
    SLICE_X22Y38         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.492    25.945    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X22Y38         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
                         clock pessimism              0.596    26.541    
                         clock uncertainty           -0.077    26.464    
    SLICE_X22Y38         FDCE (Recov_fdce_C_CLR)     -0.405    26.059    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         26.059    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                 15.482    

Slack (MET) :             15.482ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.580ns (14.609%)  route 3.390ns (85.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 25.945 - 20.000 ) 
    Source Clock Delay      (SCD):    6.607ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.673     6.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456     7.063 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          2.353     9.416    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X23Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.540 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          1.037    10.577    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/AR[0]
    SLICE_X22Y38         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.492    25.945    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X22Y38         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/C
                         clock pessimism              0.596    26.541    
                         clock uncertainty           -0.077    26.464    
    SLICE_X22Y38         FDCE (Recov_fdce_C_CLR)     -0.405    26.059    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         26.059    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                 15.482    

Slack (MET) :             15.482ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.580ns (14.609%)  route 3.390ns (85.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 25.945 - 20.000 ) 
    Source Clock Delay      (SCD):    6.607ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.673     6.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456     7.063 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          2.353     9.416    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X23Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.540 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          1.037    10.577    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/AR[0]
    SLICE_X22Y38         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.492    25.945    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X22Y38         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
                         clock pessimism              0.596    26.541    
                         clock uncertainty           -0.077    26.464    
    SLICE_X22Y38         FDCE (Recov_fdce_C_CLR)     -0.405    26.059    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         26.059    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                 15.482    

Slack (MET) :             15.487ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.580ns (14.625%)  route 3.386ns (85.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 25.945 - 20.000 ) 
    Source Clock Delay      (SCD):    6.607ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.673     6.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456     7.063 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          2.353     9.416    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X23Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.540 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          1.032    10.573    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/AR[0]
    SLICE_X23Y38         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.492    25.945    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X23Y38         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                         clock pessimism              0.596    26.541    
                         clock uncertainty           -0.077    26.464    
    SLICE_X23Y38         FDCE (Recov_fdce_C_CLR)     -0.405    26.059    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.059    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                 15.487    

Slack (MET) :             15.487ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.580ns (14.625%)  route 3.386ns (85.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 25.945 - 20.000 ) 
    Source Clock Delay      (SCD):    6.607ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.673     6.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456     7.063 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          2.353     9.416    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X23Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.540 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          1.032    10.573    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/AR[0]
    SLICE_X23Y38         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.492    25.945    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X23Y38         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                         clock pessimism              0.596    26.541    
                         clock uncertainty           -0.077    26.464    
    SLICE_X23Y38         FDCE (Recov_fdce_C_CLR)     -0.405    26.059    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         26.059    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                 15.487    

Slack (MET) :             15.487ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.580ns (14.625%)  route 3.386ns (85.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 25.945 - 20.000 ) 
    Source Clock Delay      (SCD):    6.607ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.673     6.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456     7.063 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          2.353     9.416    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X23Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.540 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          1.032    10.573    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/AR[0]
    SLICE_X23Y38         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.492    25.945    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X23Y38         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                         clock pessimism              0.596    26.541    
                         clock uncertainty           -0.077    26.464    
    SLICE_X23Y38         FDCE (Recov_fdce_C_CLR)     -0.405    26.059    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         26.059    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                 15.487    

Slack (MET) :             15.624ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.580ns (15.146%)  route 3.249ns (84.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 25.946 - 20.000 ) 
    Source Clock Delay      (SCD):    6.607ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.673     6.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456     7.063 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          2.353     9.416    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X23Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.540 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          0.896    10.436    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/AR[0]
    SLICE_X22Y39         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.493    25.946    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X22Y39         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                         clock pessimism              0.596    26.542    
                         clock uncertainty           -0.077    26.465    
    SLICE_X22Y39         FDCE (Recov_fdce_C_CLR)     -0.405    26.060    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.060    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                 15.624    

Slack (MET) :             15.628ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 0.580ns (15.164%)  route 3.245ns (84.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 25.946 - 20.000 ) 
    Source Clock Delay      (SCD):    6.607ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.673     6.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456     7.063 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          2.353     9.416    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X23Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.540 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          0.892    10.432    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/AR[0]
    SLICE_X23Y39         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.493    25.946    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X23Y39         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]/C
                         clock pessimism              0.596    26.542    
                         clock uncertainty           -0.077    26.465    
    SLICE_X23Y39         FDCE (Recov_fdce_C_CLR)     -0.405    26.060    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         26.060    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                 15.628    

Slack (MET) :             15.733ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.580ns (15.234%)  route 3.227ns (84.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.947ns = ( 25.947 - 20.000 ) 
    Source Clock Delay      (SCD):    6.607ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.673     6.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456     7.063 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          2.353     9.416    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X23Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.540 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          0.874    10.414    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/AR[0]
    SLICE_X24Y42         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.494    25.947    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X24Y42         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                         clock pessimism              0.596    26.543    
                         clock uncertainty           -0.077    26.466    
    SLICE_X24Y42         FDCE (Recov_fdce_C_CLR)     -0.319    26.147    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         26.147    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                 15.733    

Slack (MET) :             15.962ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 0.580ns (16.608%)  route 2.912ns (83.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.947ns = ( 25.947 - 20.000 ) 
    Source Clock Delay      (SCD):    6.607ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.673     6.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y42         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456     7.063 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          2.353     9.416    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X23Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.540 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          0.559    10.099    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/AR[0]
    SLICE_X23Y41         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         1.494    25.947    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X23Y41         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                         clock pessimism              0.596    26.543    
                         clock uncertainty           -0.077    26.466    
    SLICE_X23Y41         FDCE (Recov_fdce_C_CLR)     -0.405    26.061    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.061    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                 15.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.687%)  route 0.350ns (65.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y41         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     2.147 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          0.161     2.308    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.045     2.353 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.189     2.542    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1]_0[0]
    SLICE_X30Y41         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.830     2.622    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X30Y41         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                         clock pessimism             -0.600     2.022    
    SLICE_X30Y41         FDCE (Remov_fdce_C_CLR)     -0.067     1.955    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.687%)  route 0.350ns (65.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y41         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     2.147 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          0.161     2.308    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.045     2.353 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.189     2.542    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1]_0[0]
    SLICE_X30Y41         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.830     2.622    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X30Y41         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]/C
                         clock pessimism             -0.600     2.022    
    SLICE_X30Y41         FDCE (Remov_fdce_C_CLR)     -0.067     1.955    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.989%)  route 0.361ns (66.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y41         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     2.147 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          0.161     2.308    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.045     2.353 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.200     2.553    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1]_0[0]
    SLICE_X29Y40         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.830     2.622    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X29Y40         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                         clock pessimism             -0.600     2.022    
    SLICE_X29Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.930    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.520%)  route 0.404ns (68.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y41         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     2.147 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          0.161     2.308    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.045     2.353 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.243     2.596    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1]_0[0]
    SLICE_X30Y40         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.830     2.622    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X30Y40         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                         clock pessimism             -0.600     2.022    
    SLICE_X30Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.955    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.173%)  route 0.430ns (69.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y41         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     2.147 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          0.161     2.308    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.045     2.353 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.269     2.622    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1]_0[0]
    SLICE_X30Y39         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.829     2.621    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X30Y39         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/C
                         clock pessimism             -0.600     2.021    
    SLICE_X30Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.954    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.173%)  route 0.430ns (69.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y41         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     2.147 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          0.161     2.308    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.045     2.353 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.269     2.622    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1]_0[0]
    SLICE_X30Y39         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.829     2.621    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X30Y39         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]/C
                         clock pessimism             -0.600     2.021    
    SLICE_X30Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.954    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[6]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.173%)  route 0.430ns (69.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y41         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     2.147 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          0.161     2.308    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.045     2.353 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.269     2.622    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1]_0[0]
    SLICE_X30Y39         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.829     2.621    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X30Y39         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[6]/C
                         clock pessimism             -0.600     2.021    
    SLICE_X30Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.954    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.298%)  route 0.449ns (70.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y41         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     2.147 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          0.161     2.308    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.045     2.353 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.288     2.641    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X28Y38         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.829     2.621    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X28Y38         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
                         clock pessimism             -0.600     2.021    
    SLICE_X28Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.954    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.298%)  route 0.449ns (70.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y41         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     2.147 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          0.161     2.308    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.045     2.353 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.288     2.641    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X28Y38         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.829     2.621    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X28Y38         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/C
                         clock pessimism             -0.600     2.021    
    SLICE_X28Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.954    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.298%)  route 0.449ns (70.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X29Y41         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     2.147 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          0.161     2.308    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.045     2.353 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.288     2.641    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X28Y38         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=92, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=468, routed)         0.829     2.621    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X28Y38         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
                         clock pessimism             -0.600     2.021    
    SLICE_X28Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.954    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.687    





