// Seed: 18256317
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input logic id_3,
    output logic id_4,
    input logic id_5,
    input id_6,
    input logic id_7,
    inout id_8
);
  defparam id_9.id_10 = id_5;
endmodule
