va_size	,	V_182
parent	,	V_18
EEXIST	,	V_250
pci_bus	,	V_16
ARM_SMMU_GR0_sGFSYNR0	,	V_100
nmrr	,	V_140
ID2_PTFS_4K	,	V_371
ARM_SMMU_GR0_sGFSYNR1	,	V_101
ARM_SMMU_GR0_sGFSYNR2	,	V_102
sCR0_FB	,	V_326
ID0_ATOSNS	,	V_340
ID0_NUMSIDB_MASK	,	V_344
dev	,	V_8
"missing #global-interrupts property\n"	,	L_40
ARM_SMMU_CB	,	F_40
INVALID_IRPTNDX	,	V_208
"\tstage 2 translation\n"	,	L_21
pr_notice	,	F_145
SMR_ID_SHIFT	,	V_217
ARM_SMMU_FEAT_COHERENT_WALK	,	V_333
ID2_PTFS_16K	,	V_372
arm_smmu_tlb_inv_context_s1	,	F_42
ARM_SMMU_FEAT_TRANS_S1	,	V_165
ARM_SMMU_FEAT_TRANS_S2	,	V_167
arm_smmu_tlb_inv_context_s2	,	F_43
reg64	,	V_106
iommu_fwspec_free	,	F_113
"\t(IDR0.CTTW overridden by FW configuration)\n"	,	L_28
version	,	V_108
ARM_SMMU_DOMAIN_S2	,	V_166
disable_bypass	,	V_324
delay	,	V_51
SCTLR_S1_ASIDPNE	,	V_149
size	,	V_70
DOMAIN_ATTR_NESTING	,	V_285
ID2_UBS_SHIFT	,	V_369
domain	,	V_4
of_node	,	V_9
sCR0_EXIDENABLE	,	V_330
sCR0_GFIE	,	V_318
arm_smmu_put_resv_regions	,	F_129
""	,	L_26
IRQ_NONE	,	V_90
ARM_SMMU_CB_FSYNR0	,	V_91
ARM_SMMU_CB_PAR	,	V_271
iommu_group_ref_get	,	F_118
arm_smmu_destroy_domain_context	,	F_67
ARM_SMMU_GR0_sTLBGSYNC	,	V_56
"iova to phys timed out on %pad. Falling back to software table walk.\n"	,	L_12
to_pci_dev	,	F_8
ARM_SMMU_DOMAIN_NESTED	,	V_188
ID0_NUMSMRG_SHIFT	,	V_347
sTLBGSTATUS_GSACTIVE	,	V_54
of_property_read_u32	,	F_124
arm_smmu_legacy_bus_init	,	F_164
SCTLR_TRE	,	V_147
ARM_SMMU_GR0_sTLBGSTATUS	,	V_57
arm_lpae_s1_cfg	,	V_126
ARM_SMMU_FEAT_STREAM_MATCH	,	V_346
clear_bit	,	F_30
"#global-interrupts"	,	L_39
S2CR_TYPE_BYPASS	,	V_255
cfg	,	V_60
SCTLR_M	,	V_148
i	,	V_7
irq	,	V_84
arm_smmu_init_context_bank	,	F_53
ENOENT	,	V_30
CBA2R_VMID_SHIFT	,	V_114
ID0_NUMSMRG_MASK	,	V_348
SCTLR_E	,	V_150
gfsynr2	,	V_97
stage	,	V_163
gfsynr1	,	V_96
of_property_read_bool	,	F_4
phys_addr_t	,	T_7
gfsynr0	,	V_95
arm_smmu_device_cfg_probe	,	F_133
node_data	,	V_392
of_node_put	,	F_17
platform_device	,	V_388
"\taddress translation ops\n"	,	L_24
iommu_resv_region	,	V_292
fmt	,	V_79
"SMR mask 0x%x out of range for SMMU (0x%x)\n"	,	L_16
iommu_get_dma_cookie	,	F_72
ID1_NUMPAGENDXB_MASK	,	V_355
ARM_32_LPAE_S1	,	V_185
ARM_32_LPAE_S2	,	V_191
dev_err_ratelimited	,	F_36
"found only %d context interrupt(s) but %d required\n"	,	L_47
of_phandle_iterator	,	V_25
"cannot attach to SMMU, is it on the same bus?\n"	,	L_10
of_for_each_phandle	,	F_14
reg	,	V_76
ARM_SMMU_FEAT_FMT_AARCH32_S	,	V_174
of_phandle_iterator_args	,	F_23
arm_smmu_domain_set_attr	,	F_122
ARM_MMU500_ACTLR_CPRE	,	V_313
ret	,	V_152
res	,	V_401
S2CR_PRIVCFG_MASK	,	V_231
ARM_SMMU_CB_S1_MAIR0	,	V_142
ID1_NUMCB_SHIFT	,	V_358
ARM_SMMU_CB_S1_MAIR1	,	V_143
ARM_SMMU_GR0_NS	,	F_52
iommu_domain	,	V_2
count	,	V_238
CBAR_S1_BPSHCFG_SHIFT	,	V_119
list	,	V_300
S2CR_PRIVCFG_DEFAULT	,	V_257
spin_unlock_irqrestore	,	F_99
readl_relaxed	,	F_33
CONFIG_PCI	,	F_151
ARM_MMU500_ACR_SMTNMB_TLBEN	,	V_311
"failed to request global IRQ %d (%u)\n"	,	L_49
platform_get_resource	,	F_155
ATSR_ACTIVE	,	V_269
GENMASK_ULL	,	F_103
arm_lpae_s2_cfg	,	V_130
dev_get_dev_node	,	F_6
cavium_id_base	,	V_197
arm_smmu_tlb_inv_range_nosync	,	F_44
TLB_LOOP_TIMEOUT	,	V_52
"failed to get irq index %d\n"	,	L_46
writeq_relaxed	,	F_45
sid	,	V_247
ARM_SMMU_DOMAIN_S1	,	V_168
driver_find_device	,	F_108
iommu_device_sysfs_add	,	F_159
arm_smmu_s2cr_type	,	V_254
arm_smmu_attach_dev	,	F_95
IOMMU_DOMAIN_UNMANAGED	,	V_209
readl_poll_timeout_atomic	,	F_102
end	,	V_45
"#stream-id-cells"	,	L_3
fwspec	,	V_241
arm_smmu_device_dt_probe	,	F_143
asid	,	V_65
oas	,	V_154
iova_to_phys	,	V_270
ARM_SMMU_FEAT_VMID16	,	V_113
arm_smmu_id_size_to_bits	,	F_132
"\tstream matching with %lu register groups"	,	L_30
tlb	,	V_199
ID1_NUMS2CB_SHIFT	,	V_356
DMA_BIT_MASK	,	F_139
ARM_SMMU_FEAT_FMT_AARCH32_L	,	V_169
ID0_SMS	,	V_345
iommu_group	,	V_244
ID1_NUMCB_MASK	,	V_359
ID0_NUMSIDB_SHIFT	,	V_343
parse_driver_options	,	F_3
atomic_inc_return	,	F_62
cur_count	,	V_38
cbar	,	V_74
num_context_banks	,	V_195
ENOMEM	,	V_42
iommu_group_put	,	F_91
dev_get_drvdata	,	F_22
stream_map_mutex	,	V_246
ARM_MMU500	,	V_305
s2crs	,	V_225
find_next_zero_bit	,	F_27
arm_smmu_test_smr_masks	,	F_82
sCR0_BSU_SHIFT	,	V_328
ARM_SMMU_CB_S1_TLBIASID	,	V_66
pgsize_bitmap	,	V_198
ARM_SMMU_CB_TTBR1	,	V_135
ARM_SMMU_CB_TTBR0	,	V_134
tmp	,	V_264
arm_smmu_driver	,	V_35
model	,	V_304
id	,	V_216
sCR0_BSU_MASK	,	V_327
arm_smmu_bus_init	,	F_147
bitmap_empty	,	F_167
ARM_SMMU_CB_FSR	,	V_88
cookie	,	V_58
list_for_each_entry_safe	,	F_130
pci_for_each_dma_alias	,	F_19
ARM_SMMU_CB_S2_TLBIIPAS2	,	V_83
arm_smmu_device_group	,	F_117
ID7_MAJOR_SHIFT	,	V_307
"\tStage-1: %lu-bit VA -&gt; %lu-bit IPA\n"	,	L_37
it	,	V_26
out_unlock	,	V_161
of_device_get_match_data	,	F_144
ENOSPC	,	V_47
CONFIG_ARM_LPAE	,	V_173
ARM_SMMU_FEAT_FMT_AARCH64_64K	,	V_176
IRQ_HANDLED	,	V_93
arm_smmu_device_reset	,	F_131
ARM_SMMU_GR0_sCR0	,	V_316
legacy_binding	,	V_395
"stream-matching supported, but no SMRs present!\n"	,	L_29
driver	,	V_36
iommu_group_get_for_dev	,	F_87
SZ_32M	,	V_381
iommu_priv	,	V_243
arm_smmu_unmap	,	F_100
irqs	,	V_205
__arm_smmu_get_pci_sid	,	F_11
arm_smmu_options	,	V_10
status	,	V_49
arm_smmu_device_acpi_probe	,	F_141
arm_smmu_init_domain_context	,	F_58
IOMMU_MMIO	,	V_296
num_irqs	,	V_403
dom	,	V_3
SZ_512M	,	V_382
acpi_iort_node	,	V_389
fsr	,	V_85
arm_smmu_tlb_sync_context	,	F_39
arm_smmu_free_sme	,	F_84
IORESOURCE_IRQ	,	V_405
IOMMU_CAP_CACHE_COHERENCY	,	V_276
list_add_tail	,	F_127
iommu_device_set_fwnode	,	F_161
iommu_fwspec_add_ids	,	F_24
sids	,	V_32
valid	,	V_221
IOMMU_DOMAIN_DMA	,	V_210
smmu_domain	,	V_59
CONFIG_64BIT	,	V_172
arm_smmu_find_sme	,	F_83
SCTLR_CFRE	,	V_145
S2CR_CBNDX_MASK	,	V_228
smr	,	V_214
u16	,	T_1
map	,	V_43
cbndx	,	V_61
CBAR_TYPE_S2_TRANS	,	V_75
err	,	V_29
SMR_MASK_SHIFT	,	V_219
arm_smmu_ops	,	V_40
ARM_SMMU_GR1_CBA2R	,	F_55
"PAR = 0x%llx\n"	,	L_14
iommu_device_link	,	F_112
arm_smmu_remove_device	,	F_114
arm_smmu_domain_add_master	,	F_94
generic_device_group	,	F_120
"failed to request context IRQ %d (%u)\n"	,	L_9
ID1_PAGESIZE	,	V_353
arm_smmu_get_resv_regions	,	F_125
__arm_smmu_tlb_sync	,	F_31
ARM_MMU500_ACR_CACHE_LOCK	,	V_310
arm_smmu_s2_tlb_ops_v1	,	V_193
arm_smmu_s2_tlb_ops_v2	,	V_192
for_each_cfg_sme	,	F_86
fwnode_handle	,	V_278
S2CR_TYPE_TRANS	,	V_256
ACPI_IORT_SMMU_CORELINK_MMU400	,	V_384
ARM_64_LPAE_S2	,	V_190
iommu_attr	,	V_283
bus_set_iommu	,	F_149
driver_for_each_device	,	F_18
TTBRn_ASID_SHIFT	,	V_137
size_t	,	T_4
ARM_64_LPAE_S1	,	V_184
mair	,	V_141
TLB_SPIN_COUNT	,	V_53
pdev	,	V_21
u32	,	T_2
ARM_SMMU_FEAT_FMT_AARCH64_4K	,	V_178
ID0_PTFS_NO_AARCH32	,	V_349
S2CR_EXIDVALID	,	V_233
using_legacy_binding	,	V_211
cttw_reg	,	V_331
fwid	,	V_288
ID0_CTTW	,	V_341
CAVIUM_SMMUV2	,	V_360
smmu_write_atomic_lq	,	F_46
ARM_SMMU_FEAT_TRANS_OPS	,	V_273
"\tstage 1 translation\n"	,	L_20
num_s2_context_banks	,	V_181
force_stage	,	V_335
"removing device with active domains!\n"	,	L_53
sCR0_VMIDPNE	,	V_321
arm_smmu_domain	,	V_1
entry	,	V_301
ACPI_IORT_SMMU_COHERENT_WALK	,	V_393
ARM_SMMU_CB_TLBSTATUS	,	V_63
ARM_SMMU_GR0_sGFSR	,	V_99
spin_lock_irqsave	,	F_98
ID1_NUMS2CB_MASK	,	V_357
smmu	,	V_6
SZ_64K	,	V_375
pgtbl_cfg	,	V_104
platform_set_drvdata	,	F_163
devm_kzalloc	,	F_154
np	,	V_27
CBAR_IRPTNDX_SHIFT	,	V_117
fsynr	,	V_86
num_global_irqs	,	V_206
platform_get_drvdata	,	F_166
ENXIO	,	V_259
CB_PAR_F	,	V_272
iommu_fwspec	,	V_240
ACPI_IORT_SMMU_CORELINK_MMU500	,	V_387
of_node_get	,	F_10
"failed to allocate arm_smmu_device\n"	,	L_43
arm_smmu_match_node	,	F_106
ARM_SMMU_FEAT_TRANS_NESTED	,	V_339
ARM_SMMU_CTX_FMT_AARCH32_L	,	V_170
head	,	V_291
CBAR_VMID_SHIFT	,	V_122
s16	,	V_253
io_pgtable_ops	,	V_155
attr	,	V_284
s2cr_init_val	,	V_239
IOMMU_WRITE	,	V_294
dev_name	,	F_96
arm_smmu_tlb_sync_global	,	F_37
arm_smmu_global_fault	,	F_51
iort_smmu	,	V_391
writel	,	F_50
ID2_IAS_MASK	,	V_364
dev_warn	,	F_136
CBAR_TYPE_S1_TRANS_S2_BYPASS	,	V_180
CONFIG_ARM_AMBA	,	F_150
cavium_smmu_context_count	,	V_361
gr1_base	,	V_107
container_of	,	F_2
u64	,	V_81
arm_smmu_domain_free	,	F_75
ARM_SMMU_CTX_FMT_AARCH32_S	,	V_123
sCR0_GCFGFRE	,	V_319
devm_request_irq	,	F_64
IS_ERR	,	F_89
readq_relaxed	,	F_49
cpu_to_be32	,	F_12
"translation fault!\n"	,	L_13
ID0_NTS	,	V_337
arm_smmu_smr	,	V_213
spin_lock_init	,	F_74
ARM_SMMU_GR0_SMR	,	F_78
dma_addr_t	,	T_8
"non-"	,	L_27
writel_relaxed	,	F_32
ipa_size	,	V_183
ID2_IAS_SHIFT	,	V_363
io_pgtable_cfg	,	V_103
CBA2R_RW64_64BIT	,	V_110
privcfg	,	V_230
iommu	,	V_282
ARM_SMMU_CB_CONTEXTIDR	,	V_136
init_mutex	,	V_160
arm_smmu_of_xlate	,	F_123
io_pgtable_fmt	,	V_157
irptndx	,	V_116
"\t%scoherent table walk\n"	,	L_25
vmid	,	V_67
arm_smmu_match_data	,	V_394
pci_bus_type	,	V_399
reg2	,	V_105
ID0_EXIDS	,	V_342
SZ_16K	,	V_380
smrs	,	V_215
IOMMU_CAP_NOEXEC	,	V_277
ARM_SMMU_GR0_TLBIALLH	,	V_314
node	,	V_28
TTBCR2_SEP_UPSTREAM	,	V_127
TTBCR2_AS	,	V_128
SZ_16M	,	V_377
MSI_IOVA_BASE	,	V_297
paddr	,	V_260
ARM_SMMU_CB_S2_TLBIIPAS2L	,	V_82
ARM_SMMU_V1_64K	,	V_368
free_idx	,	V_236
bridge	,	V_19
GFP_KERNEL	,	V_41
smendx	,	V_252
args_count	,	V_289
device	,	V_15
stage1	,	V_73
CBAR_S1_MEMATTR_WB	,	V_120
using_generic_binding	,	V_396
pa_size	,	V_189
arm_smmu_map	,	F_97
cur	,	V_37
sCR0_CLIENTPD	,	V_323
CONFIG_IOMMU_IO_PGTABLE_ARMV7S	,	V_171
__be32	,	V_24
ARM_SMMU_CB_TTBCR2	,	V_129
mutex_init	,	F_73
arm_smmu_domain_alloc	,	F_70
device_node	,	V_14
arm_smmu_master_cfg	,	V_242
ARM_SMMU_CB_ACTLR	,	V_312
mutex_unlock	,	F_66
min	,	F_61
CBAR_S1_MEMATTR_SHIFT	,	V_121
iommu_device_unlink	,	F_115
ARM_SMMU_V1	,	V_109
S2CR_PRIVCFG_SHIFT	,	V_232
of_phandle_args	,	V_287
ARM_SMMU_V2	,	V_115
ias	,	V_153
arm_v7s_cfg	,	V_124
iova	,	V_69
"\tnested translation\n"	,	L_22
devm_ioremap_resource	,	F_156
u8	,	T_6
ID2_OAS_MASK	,	V_366
iommu_device_register	,	F_162
SCTLR_CFIE	,	V_144
kcalloc	,	F_21
IOMMU_DOMAIN_IDENTITY	,	V_162
"\tenabling workaround for Cavium erratum 27704\n"	,	L_34
fwspec_smmu	,	F_93
of_dma_is_coherent	,	F_146
mutex_lock	,	F_59
amba_bustype	,	V_398
arm_smmu_device_probe	,	F_153
geometry	,	V_202
pci_sid	,	V_33
sCR0_PTM	,	V_322
"Failed to register iommu in sysfs\n"	,	L_51
ERR_PTR	,	F_88
bus	,	V_17
"arm-smmu global fault"	,	L_48
"Unexpected global fault, this could be serious\n"	,	L_6
__iomem	,	T_3
unmap	,	V_263
ID1_NUMPAGENDXB_SHIFT	,	V_354
"failed to set DMA mask for table walker\n"	,	L_35
sCR0_GCFGFIE	,	V_320
ID7_MAJOR_MASK	,	V_308
dev_get_platdata	,	F_142
features	,	V_112
force_aperture	,	V_204
ID2_PTFS_64K	,	V_373
ARM_SMMU_CB_TLBSYNC	,	V_62
arm_smmu_add_device	,	F_110
fwnode	,	V_39
iommu_dev	,	V_200
ARM_SMMU_GR0_TLBIALLNSNH	,	V_315
platform_get_irq	,	F_158
pci_is_root_bus	,	F_9
"deprecated \"mmu-masters\" DT property in use; DMA API support unavailable\n"	,	L_41
ID2_OAS_SHIFT	,	V_365
ARM_SMMU_CTX_FMT_NONE	,	V_175
ID2_UBS_MASK	,	V_370
arm_smmu_register_legacy_master	,	F_15
va	,	V_266
pci_device_group	,	F_119
sync	,	V_48
dev_notice	,	F_5
"smmu.%pa"	,	L_50
opt	,	V_13
pci_dev	,	V_20
ops	,	V_258
__arm_smmu_free_bitmap	,	F_29
ids	,	V_248
ARM_SMMU_CB_ATSR	,	V_268
idx	,	V_46
region	,	V_293
ID0_PTFS_NO_AARCH32S	,	V_350
num_ids	,	V_281
next	,	V_302
iommu_dma_get_resv_regions	,	F_128
put_device	,	F_109
acpi_iort_smmu	,	V_390
ARM_SMMU_CB_FAR	,	V_92
dev_err	,	F_65
"TLB sync timed out -- SMMU may be deadlocked\n"	,	L_4
__arm_smmu_alloc_bitmap	,	F_26
kzalloc	,	F_71
arm_smmu_device	,	V_5
iommu_cap	,	V_274
mask	,	V_218
free_io_pgtable_ops	,	F_69
FSR_FAULT	,	V_89
ARM_SMMU_CB_TTBCR	,	V_132
"mmu-masters"	,	L_2
ttbr	,	V_133
start	,	V_44
iommu_group_remove_device	,	F_116
iommu_put_dma_cookie	,	F_76
__BIG_ENDIAN	,	F_57
"\t%u context banks (%u stage-2 only)\n"	,	L_33
vttbr	,	V_138
__find_legacy_master_phandle	,	F_13
"\tSupported page sizes: 0x%08lx\n"	,	L_36
ARM_SMMU_GR0_TLBIVMID	,	V_68
"probing hardware configuration...\n"	,	L_18
aperture_end	,	V_203
s2cr	,	V_224
"stream-match-mask"	,	L_17
out_err	,	V_251
ARM_SMMU_CB_ATS1PR	,	V_267
base	,	V_55
of_find_property	,	F_16
"\tGFSR 0x%08x, GFSYNR0 0x%08x, GFSYNR1 0x%08x, GFSYNR2 0x%08x\n"	,	L_7
pci_request_acs	,	F_152
ARM_SMMU_CB_S1_TLBIVAL	,	V_77
devm_kmalloc_array	,	F_135
sCR0_GFRE	,	V_317
smmu_dev	,	V_31
CBA2R_RW64_32BIT	,	V_111
options	,	V_12
"failed to allocate %d irqs\n"	,	L_45
arm_smmu_device_remove	,	F_165
ARM_SMMU_CB_S1_TLBIVA	,	V_78
cb_base	,	V_87
arm_smmu_s1_tlb_ops	,	V_187
num_context_irqs	,	V_196
arm_smmu_context_fault	,	F_48
phys	,	V_265
ARM_SMMU_MAX_CBS	,	V_406
iommu_present	,	F_148
context_map	,	V_194
ID0_S2TS	,	V_336
ARM_SMMU_FEAT_EXIDS	,	V_220
dev_is_pci	,	F_7
"Unhandled context fault: fsr=0x%x, iova=0x%08lx, fsynr=0x%x, cb=%d\n"	,	L_5
GENERIC_SMMU	,	V_385
iommu_fwnode	,	V_280
arm_smmu_cfg	,	V_64
ARM_SMMU_DOMAIN_BYPASS	,	V_164
ENODEV	,	V_34
ARM_SMMU_GR0_ID0	,	V_334
ARM_SMMU_GR0_ID1	,	V_351
ARM_SMMU_GR0_ID2	,	V_362
kfree	,	F_25
EPERM	,	V_286
smr_mask_mask	,	V_235
ARM_SMMU_CTX_FMT_AARCH64	,	V_80
flags	,	V_262
ARM_SMMU_GR0_ID7	,	V_306
resource_size_t	,	T_9
arm_smmu_capable	,	F_105
gfsr	,	V_94
"\tStage-2: %lu-bit IPA -&gt; %lu-bit PA\n"	,	L_38
"SMMU address space size (0x%lx) differs from mapped region size (0x%tx)!\n"	,	L_31
"impossible number of S2 context banks!\n"	,	L_32
ARM_SMMU_GR0	,	F_38
alloc_io_pgtable_ops	,	F_63
prot	,	V_261
ARM_SMMU_GR1	,	F_54
arm_smmu_s2cr	,	V_223
arm_smmu_master_alloc_smes	,	F_85
prop	,	V_11
iommu_fwspec_init	,	F_20
offsetof	,	F_111
gr0_base	,	V_98
arm_smmu_get_by_fwnode	,	F_107
sCR0_VMID16EN	,	V_329
ID0_S1TS	,	V_338
arm_smmu_tlb_inv_vmid_nosync	,	F_47
ioaddr	,	V_402
CBAR_S1_BPSHCFG_NSH	,	V_118
streamid_mask	,	V_234
leaf	,	V_72
arm_smmu_master_free_smes	,	F_92
EINVAL	,	V_179
test_and_set_bit	,	F_28
devm_kcalloc	,	F_134
udelay	,	F_35
"arm-smmu-context-fault"	,	L_8
dma_set_mask_and_coherent	,	F_138
out_clear_smmu	,	V_201
SCTLR_AFE	,	V_146
data	,	V_23
ARM_V7S	,	V_186
out_free	,	V_279
IS_ENABLED	,	F_60
S2CR_CBNDX_SHIFT	,	V_229
"cannot attach to SMMU %s whilst already attached to domain on SMMU %s\n"	,	L_11
SZ_2M	,	V_378
iommu_alloc_resv_region	,	F_126
S2CR_TYPE_MASK	,	V_226
pgtbl_lock	,	V_212
"\tno translation support!\n"	,	L_23
major	,	V_303
vtcr	,	V_131
"not probing due to mismatched DT properties\n"	,	L_42
group	,	V_245
arm_smmu_domain_get_attr	,	F_121
IOMMU_RESV_SW_MSI	,	V_299
spin_cnt	,	V_50
iommu_device_set_ops	,	F_160
resource	,	V_400
ARM_SMMU_FEAT_FMT_AARCH64_16K	,	V_177
arm_smmu_iova_to_phys_hard	,	F_101
iommu_gather_ops	,	V_158
cttw_fw	,	V_332
S2CR_TYPE_SHIFT	,	V_227
sCR0_USFCFG	,	V_325
PTR_ERR	,	F_90
SZ_1M	,	V_376
platform_bus_type	,	V_397
"Failed to register iommu\n"	,	L_52
"SMMUv%d with:\n"	,	L_19
ACPI_IORT_SMMU_V2	,	V_386
SMR_VALID	,	V_222
SZ_1G	,	V_379
ACPI_IORT_SMMU_V1	,	V_383
atomic_add_return	,	F_137
ARM_SMMU_GR0_S2CR	,	F_80
num_mapping_groups	,	V_237
ARM_SMMU_CB_SCTLR	,	V_151
arm_smmu_write_smr	,	F_77
INVALID_SMENDX	,	V_249
arm_smmu_write_sme	,	F_81
"stream ID 0x%x out of range for SMMU (0x%x)\n"	,	L_15
arm_smmu_write_s2cr	,	F_79
devm_free_irq	,	F_68
cap	,	V_275
SZ_4K	,	V_374
ID2_VMID16	,	V_367
IRQF_SHARED	,	V_207
acpi_smmu_get_data	,	F_140
alias	,	V_22
IORESOURCE_MEM	,	V_404
granule	,	V_71
tcr	,	V_125
list_head	,	V_290
"option %s\n"	,	L_1
irqreturn_t	,	T_5
pgshift	,	V_352
pgtbl_ops	,	V_156
tlb_ops	,	V_159
IOMMU_NOEXEC	,	V_295
ARM_SMMU_GR1_CBAR	,	F_56
to_smmu_domain	,	F_1
arm_smmu_iova_to_phys	,	F_104
resource_size	,	F_157
MSI_IOVA_LENGTH	,	V_298
arm_smmu_tlb_sync_vmid	,	F_41
prrr	,	V_139
ARM_SMMU_GR0_sACR	,	V_309
"found %d interrupts but expected at least %d\n"	,	L_44
cpu_relax	,	F_34
