# Generated by Yosys 0.14+36 (git sha1 4cd3e3b51, gcc 8.2.0 -fPIC -Os)

.model b01
.inputs line1 line2 reset clock
.outputs outp overflw
.names $false
.names $true
1
.names $undef
.names stato[2] stato[1] stato[0] line2 line1 $abc$175$auto$simplemap.cc:309:simplemap_bmux$146[1]
00100 1
00101 1
00110 1
01000 1
01001 1
01010 1
01011 1
10000 1
10100 1
10101 1
10110 1
10111 1
11011 1
11101 1
11110 1
11111 1
.names stato[2] stato[1] stato[0] line2 line1 $abc$175$auto$simplemap.cc:309:simplemap_bmux$146[2]
00011 1
00111 1
01000 1
01001 1
01010 1
01011 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names line2 line1 stato[2] stato[1] stato[0] $abc$175$auto$simplemap.cc:309:simplemap_bmux$158
00100 1
00101 1
00111 1
01000 1
01001 1
01010 1
01011 1
01110 1
10000 1
10001 1
10010 1
10011 1
10110 1
11100 1
11101 1
11111 1
.names stato[0] stato[1] stato[2] $abc$175$auto$simplemap.cc:309:simplemap_bmux$168
110 1
.names stato[0] stato[1] line2 line1 stato[2] $abc$175$auto$simplemap.cc:309:simplemap_bmux$146[0]
00000 1
00010 1
00011 1
00100 1
00101 1
00111 1
01110 1
01111 1
10011 1
10101 1
10110 1
10111 1
11000 1
11010 1
11011 1
11100 1
11101 1
11111 1
.names reset $abc$484$techmap$techmap474$auto$ff.cc:262:slice$170.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$258_Y
0 1
.subckt dffsre C=clock D=$abc$175$auto$simplemap.cc:309:simplemap_bmux$146[0] E=$true Q=stato[0] R=$abc$484$techmap$techmap474$auto$ff.cc:262:slice$170.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$258_Y S=$true
.subckt dffsre C=clock D=$abc$175$auto$simplemap.cc:309:simplemap_bmux$146[1] E=$true Q=stato[1] R=$abc$484$techmap$techmap474$auto$ff.cc:262:slice$170.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$258_Y S=$true
.subckt dffsre C=clock D=$abc$175$auto$simplemap.cc:309:simplemap_bmux$146[2] E=$true Q=stato[2] R=$abc$484$techmap$techmap474$auto$ff.cc:262:slice$170.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$258_Y S=$true
.subckt dffsre C=clock D=$abc$175$auto$simplemap.cc:309:simplemap_bmux$158 E=$true Q=outp R=$abc$484$techmap$techmap474$auto$ff.cc:262:slice$170.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$258_Y S=$true
.subckt dffsre C=clock D=$abc$175$auto$simplemap.cc:309:simplemap_bmux$168 E=$true Q=overflw R=$abc$484$techmap$techmap474$auto$ff.cc:262:slice$170.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$258_Y S=$true
.end
