$date
	Sun Oct 23 07:38:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1049790
b10011 &
b10011 %
1$
b10011 !
1"
#1049791
0"
#1049794
b111010 &
b111010 %
#1049798
b11101 &
b11101 %
#1049802
b1011000 &
b1011000 %
#1049806
b101100 &
b101100 %
#1049810
b10110 &
b10110 %
#1049814
b1011 &
b1011 %
#1049818
b100010 &
b100010 %
#1049822
b10001 &
b10001 %
#1049826
b110100 &
b110100 %
#1049830
b11010 &
b11010 %
#1049834
b1101 &
b1101 %
#1049838
b101000 &
b101000 %
#1049842
b10100 &
b10100 %
#1049846
b1010 &
b1010 %
#1049850
b101 &
b101 %
#1049854
b10000 &
b10000 %
#1049858
b1000 &
b1000 %
#1049862
b100 &
b100 %
#1049866
b10 &
b10 %
#1049870
b1 &
1#
b1 %
#1049874
b0 &
b0 %
0#
0$
#1993408
b101 !
1"
#1993410
b101 &
b101 %
1$
#1993411
0"
#1993414
b10000 &
b10000 %
#1993418
b1000 &
b1000 %
#1993422
b100 &
b100 %
#1993426
b10 &
b10 %
#1993430
b1 &
1#
b1 %
#1993434
b0 &
b0 %
0#
0$
#3030788
b1 !
1"
#3030790
b1 &
b1 %
1$
#3030791
0"
#3030794
1#
#3030798
b0 &
0#
b0 %
0$
#4500012
