From b830a66604f16ffb0386598a18a4f482e17e7442 Mon Sep 17 00:00:00 2001
From: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
Date: Mon, 12 Jun 2023 15:04:21 +0800
Subject: [PATCH 58/64] configs: arm64: imx93: add IRQ and memory resource for
 LPI2C

Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
---
 configs/arm64/imx93-harpoon-rtos.h | 6 +++++-
 1 file changed, 5 insertions(+), 1 deletion(-)

diff --git a/configs/arm64/imx93-harpoon-rtos.h b/configs/arm64/imx93-harpoon-rtos.h
index fe0715ed..f912582c 100644
--- a/configs/arm64/imx93-harpoon-rtos.h
+++ b/configs/arm64/imx93-harpoon-rtos.h
@@ -12,6 +12,7 @@
 
 typedef enum IRQn {
   /* Device specific interrupts */
+  LPI2C1_IRQn                  = 45,               /**< Low Power Inter-Integrated Circuit module 1 */
   LPUART2_IRQn                 = 52,               /**< Low Power UART 2 */
   TPM2_IRQn                    = 69,               /**< Timer PWM Module (TPM) 2 */
   CAN_FD2_IRQn                 = 83,               /**< CAN2 interrupt */
@@ -52,6 +53,9 @@ typedef enum IRQn {
 	MMIO_REGION_RW( 0x425b0000, 0x425b0000, KB(64)), /* FLEXCAN2*/  \
 	MMIO_REGION_RW( 0x428a0000, 0x428a0000, KB(64)) /* ENET_Q*/
 
+#define RTOS_AUDIO_MEMORY_REGIONS \
+	MMIO_REGION_RW( 0x44340000, 0x44340000, KB(64))  /* LPI2C1 */
+
 /* GIC */
 #define CONFIG_RTOS_IRQCHIPS_ADDR	(0x48000000)
 
@@ -59,7 +63,7 @@ typedef enum IRQn {
 #define RTOS_COMMON_IRQCHIP0_BITMAP1 \
 	IRQnMAP(LPUART2_IRQn)
 #define RTOS_AUDIO_IRQCHIP0_BITMAP1 \
-	0
+	IRQnMAP(LPI2C1_IRQn)
 #define RTOS_AVB_IRQCHIP0_BITMAP1 \
 	RTOS_AUDIO_IRQCHIP0_BITMAP1
 #define RTOS_INDUS_IRQCHIP0_BITMAP1 \
-- 
2.34.1

