{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749057704075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749057704075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 04 22:51:44 2025 " "Processing started: Wed Jun 04 22:51:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749057704075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749057704075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vhdltut -c vhdltut " "Command: quartus_map --read_settings_files=on --write_settings_files=off vhdltut -c vhdltut" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749057704075 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749057704543 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749057704543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tbtest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tbtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb-tb_int_arc " "Found design unit 1: tb-tb_int_arc" {  } { { "src/tbtest.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/VHDL-tut/src/tbtest.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749057711180 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "src/tbtest.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/VHDL-tut/src/tbtest.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749057711180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749057711180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/muxnbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/muxnbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxnbit-muxnbarch " "Found design unit 1: muxnbit-muxnbarch" {  } { { "src/muxnbit.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/VHDL-tut/src/muxnbit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749057711192 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxnbit " "Found entity 1: muxnbit" {  } { { "src/muxnbit.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/VHDL-tut/src/muxnbit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749057711192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749057711192 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux src/mux_pkg.vhd " "Entity \"mux\" obtained from \"src/mux_pkg.vhd\" instead of from Quartus Prime megafunction library" {  } { { "src/mux_pkg.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/VHDL-tut/src/mux_pkg.vhd" 17 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1749057711194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_pkg.vhd 3 1 " "Found 3 design units, including 1 entities, in source file src/mux_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_pkg " "Found design unit 1: mux_pkg" {  } { { "src/mux_pkg.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/VHDL-tut/src/mux_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749057711194 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux-muxarch " "Found design unit 2: mux-muxarch" {  } { { "src/mux_pkg.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/VHDL-tut/src/mux_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749057711194 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "src/mux_pkg.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/VHDL-tut/src/mux_pkg.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749057711194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749057711194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decoder_nbit.vhd 4 2 " "Found 4 design units, including 2 entities, in source file src/decoder_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_nbit-dec_nbit_arch " "Found design unit 1: decoder_nbit-dec_nbit_arch" {  } { { "src/decoder_nbit.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/VHDL-tut/src/decoder_nbit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749057711194 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dec_tb-dec_tb_arch " "Found design unit 2: dec_tb-dec_tb_arch" {  } { { "src/decoder_nbit.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/VHDL-tut/src/decoder_nbit.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749057711194 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_nbit " "Found entity 1: decoder_nbit" {  } { { "src/decoder_nbit.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/VHDL-tut/src/decoder_nbit.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749057711194 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec_tb " "Found entity 2: dec_tb" {  } { { "src/decoder_nbit.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/VHDL-tut/src/decoder_nbit.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749057711194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749057711194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adder4bit.vhd 4 2 " "Found 4 design units, including 2 entities, in source file src/adder4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-adder_arch " "Found design unit 1: fulladder-adder_arch" {  } { { "src/adder4bit.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/VHDL-tut/src/adder4bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749057711205 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder4bit-arch4b " "Found design unit 2: adder4bit-arch4b" {  } { { "src/adder4bit.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/VHDL-tut/src/adder4bit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749057711205 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "src/adder4bit.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/VHDL-tut/src/adder4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749057711205 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder4bit " "Found entity 2: adder4bit" {  } { { "src/adder4bit.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/VHDL-tut/src/adder4bit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749057711205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749057711205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/adder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_tb-adder_tb_int " "Found design unit 1: adder_tb-adder_tb_int" {  } { { "src/adder_tb.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/VHDL-tut/src/adder_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749057711207 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_tb " "Found entity 1: adder_tb" {  } { { "src/adder_tb.vhd" "" { Text "C:/Users/Siddhant Kaul/Desktop/college/SoC/miniGPU/VHDL-tut/src/adder_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749057711207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749057711207 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decoder_nbit " "Elaborating entity \"decoder_nbit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749057711244 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1749057711712 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749057712398 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749057712398 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749057712694 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749057712694 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749057712694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749057712694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749057712728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 04 22:51:52 2025 " "Processing ended: Wed Jun 04 22:51:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749057712728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749057712728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749057712728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749057712728 ""}
