

================================================================
== Vitis HLS Report for 'process_kernel'
================================================================
* Date:           Wed Nov 13 16:40:08 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.528 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.105 us|  0.105 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_1  |       19|       19|         5|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.48>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [./src/streamhls.cpp:28]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %output_stream, void @empty_12, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %input_stream, void @empty_12, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln28 = store i9 0, i9 %i" [./src/streamhls.cpp:28]   --->   Operation 11 'store' 'store_ln28' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln28 = br void %VITIS_LOOP_34_2" [./src/streamhls.cpp:28]   --->   Operation 12 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = load i9 %i" [./src/streamhls.cpp:28]   --->   Operation 13 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_2, i32 8" [./src/streamhls.cpp:28]   --->   Operation 14 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %tmp, void %VITIS_LOOP_34_2.split, void %for.end9" [./src/streamhls.cpp:28]   --->   Operation 15 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.71ns)   --->   "%i_3 = add i9 %i_2, i9 16" [./src/streamhls.cpp:28]   --->   Operation 16 'add' 'i_3' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln28 = store i9 %i_3, i9 %i" [./src/streamhls.cpp:28]   --->   Operation 17 'store' 'store_ln28' <Predicate = (!tmp)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 18 [1/1] (1.20ns)   --->   "%input_stream_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %input_stream" [./src/streamhls.cpp:31]   --->   Operation 18 'read' 'input_stream_read' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 4> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i512 %input_stream_read" [./src/streamhls.cpp:31]   --->   Operation 19 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln31_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %input_stream_read, i32 32, i32 63" [./src/streamhls.cpp:31]   --->   Operation 20 'partselect' 'trunc_ln31_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln31_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %input_stream_read, i32 64, i32 95" [./src/streamhls.cpp:31]   --->   Operation 21 'partselect' 'trunc_ln31_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln31_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %input_stream_read, i32 96, i32 127" [./src/streamhls.cpp:31]   --->   Operation 22 'partselect' 'trunc_ln31_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln31_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %input_stream_read, i32 128, i32 159" [./src/streamhls.cpp:31]   --->   Operation 23 'partselect' 'trunc_ln31_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln31_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %input_stream_read, i32 160, i32 191" [./src/streamhls.cpp:31]   --->   Operation 24 'partselect' 'trunc_ln31_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln31_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %input_stream_read, i32 192, i32 223" [./src/streamhls.cpp:31]   --->   Operation 25 'partselect' 'trunc_ln31_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln31_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %input_stream_read, i32 224, i32 255" [./src/streamhls.cpp:31]   --->   Operation 26 'partselect' 'trunc_ln31_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln31_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %input_stream_read, i32 256, i32 287" [./src/streamhls.cpp:31]   --->   Operation 27 'partselect' 'trunc_ln31_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln31_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %input_stream_read, i32 288, i32 319" [./src/streamhls.cpp:31]   --->   Operation 28 'partselect' 'trunc_ln31_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln31_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %input_stream_read, i32 320, i32 351" [./src/streamhls.cpp:31]   --->   Operation 29 'partselect' 'trunc_ln31_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln31_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %input_stream_read, i32 352, i32 383" [./src/streamhls.cpp:31]   --->   Operation 30 'partselect' 'trunc_ln31_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln31_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %input_stream_read, i32 384, i32 415" [./src/streamhls.cpp:31]   --->   Operation 31 'partselect' 'trunc_ln31_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln31_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %input_stream_read, i32 416, i32 447" [./src/streamhls.cpp:31]   --->   Operation 32 'partselect' 'trunc_ln31_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln31_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %input_stream_read, i32 448, i32 479" [./src/streamhls.cpp:31]   --->   Operation 33 'partselect' 'trunc_ln31_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln31_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %input_stream_read, i32 480, i32 511" [./src/streamhls.cpp:31]   --->   Operation 34 'partselect' 'trunc_ln31_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i32 %trunc_ln31" [./src/streamhls.cpp:31]   --->   Operation 35 'bitcast' 'bitcast_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln31_1 = bitcast i32 %trunc_ln31_1" [./src/streamhls.cpp:31]   --->   Operation 36 'bitcast' 'bitcast_ln31_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln31_2 = bitcast i32 %trunc_ln31_2" [./src/streamhls.cpp:31]   --->   Operation 37 'bitcast' 'bitcast_ln31_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln31_3 = bitcast i32 %trunc_ln31_3" [./src/streamhls.cpp:31]   --->   Operation 38 'bitcast' 'bitcast_ln31_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln31_4 = bitcast i32 %trunc_ln31_4" [./src/streamhls.cpp:31]   --->   Operation 39 'bitcast' 'bitcast_ln31_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln31_5 = bitcast i32 %trunc_ln31_5" [./src/streamhls.cpp:31]   --->   Operation 40 'bitcast' 'bitcast_ln31_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln31_6 = bitcast i32 %trunc_ln31_6" [./src/streamhls.cpp:31]   --->   Operation 41 'bitcast' 'bitcast_ln31_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln31_7 = bitcast i32 %trunc_ln31_7" [./src/streamhls.cpp:31]   --->   Operation 42 'bitcast' 'bitcast_ln31_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln31_8 = bitcast i32 %trunc_ln31_8" [./src/streamhls.cpp:31]   --->   Operation 43 'bitcast' 'bitcast_ln31_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln31_9 = bitcast i32 %trunc_ln31_9" [./src/streamhls.cpp:31]   --->   Operation 44 'bitcast' 'bitcast_ln31_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln31_10 = bitcast i32 %trunc_ln31_s" [./src/streamhls.cpp:31]   --->   Operation 45 'bitcast' 'bitcast_ln31_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln31_11 = bitcast i32 %trunc_ln31_10" [./src/streamhls.cpp:31]   --->   Operation 46 'bitcast' 'bitcast_ln31_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln31_12 = bitcast i32 %trunc_ln31_11" [./src/streamhls.cpp:31]   --->   Operation 47 'bitcast' 'bitcast_ln31_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln31_13 = bitcast i32 %trunc_ln31_12" [./src/streamhls.cpp:31]   --->   Operation 48 'bitcast' 'bitcast_ln31_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln31_14 = bitcast i32 %trunc_ln31_13" [./src/streamhls.cpp:31]   --->   Operation 49 'bitcast' 'bitcast_ln31_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%bitcast_ln31_15 = bitcast i32 %trunc_ln31_14" [./src/streamhls.cpp:31]   --->   Operation 50 'bitcast' 'bitcast_ln31_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [4/4] (2.32ns)   --->   "%mul = fmul i32 %bitcast_ln31, i32 2" [./src/streamhls.cpp:36]   --->   Operation 51 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [4/4] (2.32ns)   --->   "%mul_1 = fmul i32 %bitcast_ln31_1, i32 2" [./src/streamhls.cpp:36]   --->   Operation 52 'fmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [4/4] (2.32ns)   --->   "%mul_2 = fmul i32 %bitcast_ln31_2, i32 2" [./src/streamhls.cpp:36]   --->   Operation 53 'fmul' 'mul_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [4/4] (2.32ns)   --->   "%mul_3 = fmul i32 %bitcast_ln31_3, i32 2" [./src/streamhls.cpp:36]   --->   Operation 54 'fmul' 'mul_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [4/4] (2.32ns)   --->   "%mul_4 = fmul i32 %bitcast_ln31_4, i32 2" [./src/streamhls.cpp:36]   --->   Operation 55 'fmul' 'mul_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [4/4] (2.32ns)   --->   "%mul_5 = fmul i32 %bitcast_ln31_5, i32 2" [./src/streamhls.cpp:36]   --->   Operation 56 'fmul' 'mul_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [4/4] (2.32ns)   --->   "%mul_6 = fmul i32 %bitcast_ln31_6, i32 2" [./src/streamhls.cpp:36]   --->   Operation 57 'fmul' 'mul_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [4/4] (2.32ns)   --->   "%mul_7 = fmul i32 %bitcast_ln31_7, i32 2" [./src/streamhls.cpp:36]   --->   Operation 58 'fmul' 'mul_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [4/4] (2.32ns)   --->   "%mul_8 = fmul i32 %bitcast_ln31_8, i32 2" [./src/streamhls.cpp:36]   --->   Operation 59 'fmul' 'mul_8' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [4/4] (2.32ns)   --->   "%mul_9 = fmul i32 %bitcast_ln31_9, i32 2" [./src/streamhls.cpp:36]   --->   Operation 60 'fmul' 'mul_9' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [4/4] (2.32ns)   --->   "%mul_s = fmul i32 %bitcast_ln31_10, i32 2" [./src/streamhls.cpp:36]   --->   Operation 61 'fmul' 'mul_s' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [4/4] (2.32ns)   --->   "%mul_10 = fmul i32 %bitcast_ln31_11, i32 2" [./src/streamhls.cpp:36]   --->   Operation 62 'fmul' 'mul_10' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [4/4] (2.32ns)   --->   "%mul_11 = fmul i32 %bitcast_ln31_12, i32 2" [./src/streamhls.cpp:36]   --->   Operation 63 'fmul' 'mul_11' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [4/4] (2.32ns)   --->   "%mul_12 = fmul i32 %bitcast_ln31_13, i32 2" [./src/streamhls.cpp:36]   --->   Operation 64 'fmul' 'mul_12' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [4/4] (2.32ns)   --->   "%mul_13 = fmul i32 %bitcast_ln31_14, i32 2" [./src/streamhls.cpp:36]   --->   Operation 65 'fmul' 'mul_13' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [4/4] (2.32ns)   --->   "%mul_14 = fmul i32 %bitcast_ln31_15, i32 2" [./src/streamhls.cpp:36]   --->   Operation 66 'fmul' 'mul_14' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 67 [3/4] (2.32ns)   --->   "%mul = fmul i32 %bitcast_ln31, i32 2" [./src/streamhls.cpp:36]   --->   Operation 67 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [3/4] (2.32ns)   --->   "%mul_1 = fmul i32 %bitcast_ln31_1, i32 2" [./src/streamhls.cpp:36]   --->   Operation 68 'fmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [3/4] (2.32ns)   --->   "%mul_2 = fmul i32 %bitcast_ln31_2, i32 2" [./src/streamhls.cpp:36]   --->   Operation 69 'fmul' 'mul_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [3/4] (2.32ns)   --->   "%mul_3 = fmul i32 %bitcast_ln31_3, i32 2" [./src/streamhls.cpp:36]   --->   Operation 70 'fmul' 'mul_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [3/4] (2.32ns)   --->   "%mul_4 = fmul i32 %bitcast_ln31_4, i32 2" [./src/streamhls.cpp:36]   --->   Operation 71 'fmul' 'mul_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [3/4] (2.32ns)   --->   "%mul_5 = fmul i32 %bitcast_ln31_5, i32 2" [./src/streamhls.cpp:36]   --->   Operation 72 'fmul' 'mul_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [3/4] (2.32ns)   --->   "%mul_6 = fmul i32 %bitcast_ln31_6, i32 2" [./src/streamhls.cpp:36]   --->   Operation 73 'fmul' 'mul_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [3/4] (2.32ns)   --->   "%mul_7 = fmul i32 %bitcast_ln31_7, i32 2" [./src/streamhls.cpp:36]   --->   Operation 74 'fmul' 'mul_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [3/4] (2.32ns)   --->   "%mul_8 = fmul i32 %bitcast_ln31_8, i32 2" [./src/streamhls.cpp:36]   --->   Operation 75 'fmul' 'mul_8' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [3/4] (2.32ns)   --->   "%mul_9 = fmul i32 %bitcast_ln31_9, i32 2" [./src/streamhls.cpp:36]   --->   Operation 76 'fmul' 'mul_9' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [3/4] (2.32ns)   --->   "%mul_s = fmul i32 %bitcast_ln31_10, i32 2" [./src/streamhls.cpp:36]   --->   Operation 77 'fmul' 'mul_s' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [3/4] (2.32ns)   --->   "%mul_10 = fmul i32 %bitcast_ln31_11, i32 2" [./src/streamhls.cpp:36]   --->   Operation 78 'fmul' 'mul_10' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [3/4] (2.32ns)   --->   "%mul_11 = fmul i32 %bitcast_ln31_12, i32 2" [./src/streamhls.cpp:36]   --->   Operation 79 'fmul' 'mul_11' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [3/4] (2.32ns)   --->   "%mul_12 = fmul i32 %bitcast_ln31_13, i32 2" [./src/streamhls.cpp:36]   --->   Operation 80 'fmul' 'mul_12' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [3/4] (2.32ns)   --->   "%mul_13 = fmul i32 %bitcast_ln31_14, i32 2" [./src/streamhls.cpp:36]   --->   Operation 81 'fmul' 'mul_13' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [3/4] (2.32ns)   --->   "%mul_14 = fmul i32 %bitcast_ln31_15, i32 2" [./src/streamhls.cpp:36]   --->   Operation 82 'fmul' 'mul_14' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 83 [2/4] (2.32ns)   --->   "%mul = fmul i32 %bitcast_ln31, i32 2" [./src/streamhls.cpp:36]   --->   Operation 83 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [2/4] (2.32ns)   --->   "%mul_1 = fmul i32 %bitcast_ln31_1, i32 2" [./src/streamhls.cpp:36]   --->   Operation 84 'fmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [2/4] (2.32ns)   --->   "%mul_2 = fmul i32 %bitcast_ln31_2, i32 2" [./src/streamhls.cpp:36]   --->   Operation 85 'fmul' 'mul_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [2/4] (2.32ns)   --->   "%mul_3 = fmul i32 %bitcast_ln31_3, i32 2" [./src/streamhls.cpp:36]   --->   Operation 86 'fmul' 'mul_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [2/4] (2.32ns)   --->   "%mul_4 = fmul i32 %bitcast_ln31_4, i32 2" [./src/streamhls.cpp:36]   --->   Operation 87 'fmul' 'mul_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [2/4] (2.32ns)   --->   "%mul_5 = fmul i32 %bitcast_ln31_5, i32 2" [./src/streamhls.cpp:36]   --->   Operation 88 'fmul' 'mul_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [2/4] (2.32ns)   --->   "%mul_6 = fmul i32 %bitcast_ln31_6, i32 2" [./src/streamhls.cpp:36]   --->   Operation 89 'fmul' 'mul_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [2/4] (2.32ns)   --->   "%mul_7 = fmul i32 %bitcast_ln31_7, i32 2" [./src/streamhls.cpp:36]   --->   Operation 90 'fmul' 'mul_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [2/4] (2.32ns)   --->   "%mul_8 = fmul i32 %bitcast_ln31_8, i32 2" [./src/streamhls.cpp:36]   --->   Operation 91 'fmul' 'mul_8' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [2/4] (2.32ns)   --->   "%mul_9 = fmul i32 %bitcast_ln31_9, i32 2" [./src/streamhls.cpp:36]   --->   Operation 92 'fmul' 'mul_9' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [2/4] (2.32ns)   --->   "%mul_s = fmul i32 %bitcast_ln31_10, i32 2" [./src/streamhls.cpp:36]   --->   Operation 93 'fmul' 'mul_s' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [2/4] (2.32ns)   --->   "%mul_10 = fmul i32 %bitcast_ln31_11, i32 2" [./src/streamhls.cpp:36]   --->   Operation 94 'fmul' 'mul_10' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [2/4] (2.32ns)   --->   "%mul_11 = fmul i32 %bitcast_ln31_12, i32 2" [./src/streamhls.cpp:36]   --->   Operation 95 'fmul' 'mul_11' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [2/4] (2.32ns)   --->   "%mul_12 = fmul i32 %bitcast_ln31_13, i32 2" [./src/streamhls.cpp:36]   --->   Operation 96 'fmul' 'mul_12' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [2/4] (2.32ns)   --->   "%mul_13 = fmul i32 %bitcast_ln31_14, i32 2" [./src/streamhls.cpp:36]   --->   Operation 97 'fmul' 'mul_13' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [2/4] (2.32ns)   --->   "%mul_14 = fmul i32 %bitcast_ln31_15, i32 2" [./src/streamhls.cpp:36]   --->   Operation 98 'fmul' 'mul_14' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [./src/streamhls.cpp:41]   --->   Operation 137 'ret' 'ret_ln41' <Predicate = (tmp)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.52>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [./src/streamhls.cpp:29]   --->   Operation 99 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [./src/streamhls.cpp:28]   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [./src/streamhls.cpp:28]   --->   Operation 101 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/4] (2.32ns)   --->   "%mul = fmul i32 %bitcast_ln31, i32 2" [./src/streamhls.cpp:36]   --->   Operation 102 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/4] (2.32ns)   --->   "%mul_1 = fmul i32 %bitcast_ln31_1, i32 2" [./src/streamhls.cpp:36]   --->   Operation 103 'fmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/4] (2.32ns)   --->   "%mul_2 = fmul i32 %bitcast_ln31_2, i32 2" [./src/streamhls.cpp:36]   --->   Operation 104 'fmul' 'mul_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/4] (2.32ns)   --->   "%mul_3 = fmul i32 %bitcast_ln31_3, i32 2" [./src/streamhls.cpp:36]   --->   Operation 105 'fmul' 'mul_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/4] (2.32ns)   --->   "%mul_4 = fmul i32 %bitcast_ln31_4, i32 2" [./src/streamhls.cpp:36]   --->   Operation 106 'fmul' 'mul_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/4] (2.32ns)   --->   "%mul_5 = fmul i32 %bitcast_ln31_5, i32 2" [./src/streamhls.cpp:36]   --->   Operation 107 'fmul' 'mul_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/4] (2.32ns)   --->   "%mul_6 = fmul i32 %bitcast_ln31_6, i32 2" [./src/streamhls.cpp:36]   --->   Operation 108 'fmul' 'mul_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/4] (2.32ns)   --->   "%mul_7 = fmul i32 %bitcast_ln31_7, i32 2" [./src/streamhls.cpp:36]   --->   Operation 109 'fmul' 'mul_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/4] (2.32ns)   --->   "%mul_8 = fmul i32 %bitcast_ln31_8, i32 2" [./src/streamhls.cpp:36]   --->   Operation 110 'fmul' 'mul_8' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/4] (2.32ns)   --->   "%mul_9 = fmul i32 %bitcast_ln31_9, i32 2" [./src/streamhls.cpp:36]   --->   Operation 111 'fmul' 'mul_9' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/4] (2.32ns)   --->   "%mul_s = fmul i32 %bitcast_ln31_10, i32 2" [./src/streamhls.cpp:36]   --->   Operation 112 'fmul' 'mul_s' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/4] (2.32ns)   --->   "%mul_10 = fmul i32 %bitcast_ln31_11, i32 2" [./src/streamhls.cpp:36]   --->   Operation 113 'fmul' 'mul_10' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/4] (2.32ns)   --->   "%mul_11 = fmul i32 %bitcast_ln31_12, i32 2" [./src/streamhls.cpp:36]   --->   Operation 114 'fmul' 'mul_11' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/4] (2.32ns)   --->   "%mul_12 = fmul i32 %bitcast_ln31_13, i32 2" [./src/streamhls.cpp:36]   --->   Operation 115 'fmul' 'mul_12' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/4] (2.32ns)   --->   "%mul_13 = fmul i32 %bitcast_ln31_14, i32 2" [./src/streamhls.cpp:36]   --->   Operation 116 'fmul' 'mul_13' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/4] (2.32ns)   --->   "%mul_14 = fmul i32 %bitcast_ln31_15, i32 2" [./src/streamhls.cpp:36]   --->   Operation 117 'fmul' 'mul_14' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i32 %mul" [./src/streamhls.cpp:39]   --->   Operation 118 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%bitcast_ln39_1 = bitcast i32 %mul_1" [./src/streamhls.cpp:39]   --->   Operation 119 'bitcast' 'bitcast_ln39_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln39_2 = bitcast i32 %mul_2" [./src/streamhls.cpp:39]   --->   Operation 120 'bitcast' 'bitcast_ln39_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln39_3 = bitcast i32 %mul_3" [./src/streamhls.cpp:39]   --->   Operation 121 'bitcast' 'bitcast_ln39_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln39_4 = bitcast i32 %mul_4" [./src/streamhls.cpp:39]   --->   Operation 122 'bitcast' 'bitcast_ln39_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln39_5 = bitcast i32 %mul_5" [./src/streamhls.cpp:39]   --->   Operation 123 'bitcast' 'bitcast_ln39_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln39_6 = bitcast i32 %mul_6" [./src/streamhls.cpp:39]   --->   Operation 124 'bitcast' 'bitcast_ln39_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln39_7 = bitcast i32 %mul_7" [./src/streamhls.cpp:39]   --->   Operation 125 'bitcast' 'bitcast_ln39_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln39_8 = bitcast i32 %mul_8" [./src/streamhls.cpp:39]   --->   Operation 126 'bitcast' 'bitcast_ln39_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln39_9 = bitcast i32 %mul_9" [./src/streamhls.cpp:39]   --->   Operation 127 'bitcast' 'bitcast_ln39_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln39_10 = bitcast i32 %mul_s" [./src/streamhls.cpp:39]   --->   Operation 128 'bitcast' 'bitcast_ln39_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln39_11 = bitcast i32 %mul_10" [./src/streamhls.cpp:39]   --->   Operation 129 'bitcast' 'bitcast_ln39_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln39_12 = bitcast i32 %mul_11" [./src/streamhls.cpp:39]   --->   Operation 130 'bitcast' 'bitcast_ln39_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%bitcast_ln39_13 = bitcast i32 %mul_12" [./src/streamhls.cpp:39]   --->   Operation 131 'bitcast' 'bitcast_ln39_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln39_14 = bitcast i32 %mul_13" [./src/streamhls.cpp:39]   --->   Operation 132 'bitcast' 'bitcast_ln39_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln39_15 = bitcast i32 %mul_14" [./src/streamhls.cpp:39]   --->   Operation 133 'bitcast' 'bitcast_ln39_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%or_ln39_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln39_15, i32 %bitcast_ln39_14, i32 %bitcast_ln39_13, i32 %bitcast_ln39_12, i32 %bitcast_ln39_11, i32 %bitcast_ln39_10, i32 %bitcast_ln39_9, i32 %bitcast_ln39_8, i32 %bitcast_ln39_7, i32 %bitcast_ln39_6, i32 %bitcast_ln39_5, i32 %bitcast_ln39_4, i32 %bitcast_ln39_3, i32 %bitcast_ln39_2, i32 %bitcast_ln39_1, i32 %bitcast_ln39" [./src/streamhls.cpp:39]   --->   Operation 134 'bitconcatenate' 'or_ln39_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (1.20ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %output_stream, i512 %or_ln39_s" [./src/streamhls.cpp:39]   --->   Operation 135 'write' 'write_ln39' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 4> <FIFO>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln28 = br void %VITIS_LOOP_34_2" [./src/streamhls.cpp:28]   --->   Operation 136 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010000]
specinterface_ln0      (specinterface    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
store_ln28             (store            ) [ 000000]
br_ln28                (br               ) [ 000000]
i_2                    (load             ) [ 000000]
tmp                    (bitselect        ) [ 011110]
br_ln28                (br               ) [ 000000]
i_3                    (add              ) [ 000000]
store_ln28             (store            ) [ 000000]
input_stream_read      (read             ) [ 000000]
trunc_ln31             (trunc            ) [ 000000]
trunc_ln31_1           (partselect       ) [ 000000]
trunc_ln31_2           (partselect       ) [ 000000]
trunc_ln31_3           (partselect       ) [ 000000]
trunc_ln31_4           (partselect       ) [ 000000]
trunc_ln31_5           (partselect       ) [ 000000]
trunc_ln31_6           (partselect       ) [ 000000]
trunc_ln31_7           (partselect       ) [ 000000]
trunc_ln31_8           (partselect       ) [ 000000]
trunc_ln31_9           (partselect       ) [ 000000]
trunc_ln31_s           (partselect       ) [ 000000]
trunc_ln31_10          (partselect       ) [ 000000]
trunc_ln31_11          (partselect       ) [ 000000]
trunc_ln31_12          (partselect       ) [ 000000]
trunc_ln31_13          (partselect       ) [ 000000]
trunc_ln31_14          (partselect       ) [ 000000]
bitcast_ln31           (bitcast          ) [ 010111]
bitcast_ln31_1         (bitcast          ) [ 010111]
bitcast_ln31_2         (bitcast          ) [ 010111]
bitcast_ln31_3         (bitcast          ) [ 010111]
bitcast_ln31_4         (bitcast          ) [ 010111]
bitcast_ln31_5         (bitcast          ) [ 010111]
bitcast_ln31_6         (bitcast          ) [ 010111]
bitcast_ln31_7         (bitcast          ) [ 010111]
bitcast_ln31_8         (bitcast          ) [ 010111]
bitcast_ln31_9         (bitcast          ) [ 010111]
bitcast_ln31_10        (bitcast          ) [ 010111]
bitcast_ln31_11        (bitcast          ) [ 010111]
bitcast_ln31_12        (bitcast          ) [ 010111]
bitcast_ln31_13        (bitcast          ) [ 010111]
bitcast_ln31_14        (bitcast          ) [ 010111]
bitcast_ln31_15        (bitcast          ) [ 010111]
specpipeline_ln29      (specpipeline     ) [ 000000]
speclooptripcount_ln28 (speclooptripcount) [ 000000]
specloopname_ln28      (specloopname     ) [ 000000]
mul                    (fmul             ) [ 000000]
mul_1                  (fmul             ) [ 000000]
mul_2                  (fmul             ) [ 000000]
mul_3                  (fmul             ) [ 000000]
mul_4                  (fmul             ) [ 000000]
mul_5                  (fmul             ) [ 000000]
mul_6                  (fmul             ) [ 000000]
mul_7                  (fmul             ) [ 000000]
mul_8                  (fmul             ) [ 000000]
mul_9                  (fmul             ) [ 000000]
mul_s                  (fmul             ) [ 000000]
mul_10                 (fmul             ) [ 000000]
mul_11                 (fmul             ) [ 000000]
mul_12                 (fmul             ) [ 000000]
mul_13                 (fmul             ) [ 000000]
mul_14                 (fmul             ) [ 000000]
bitcast_ln39           (bitcast          ) [ 000000]
bitcast_ln39_1         (bitcast          ) [ 000000]
bitcast_ln39_2         (bitcast          ) [ 000000]
bitcast_ln39_3         (bitcast          ) [ 000000]
bitcast_ln39_4         (bitcast          ) [ 000000]
bitcast_ln39_5         (bitcast          ) [ 000000]
bitcast_ln39_6         (bitcast          ) [ 000000]
bitcast_ln39_7         (bitcast          ) [ 000000]
bitcast_ln39_8         (bitcast          ) [ 000000]
bitcast_ln39_9         (bitcast          ) [ 000000]
bitcast_ln39_10        (bitcast          ) [ 000000]
bitcast_ln39_11        (bitcast          ) [ 000000]
bitcast_ln39_12        (bitcast          ) [ 000000]
bitcast_ln39_13        (bitcast          ) [ 000000]
bitcast_ln39_14        (bitcast          ) [ 000000]
bitcast_ln39_15        (bitcast          ) [ 000000]
or_ln39_s              (bitconcatenate   ) [ 000000]
write_ln39             (write            ) [ 000000]
br_ln28                (br               ) [ 000000]
ret_ln41               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="i_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="input_stream_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="512" slack="0"/>
<pin id="110" dir="0" index="1" bw="512" slack="0"/>
<pin id="111" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_stream_read/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln39_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="512" slack="0"/>
<pin id="117" dir="0" index="2" bw="512" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln39/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_3/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_4/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_5/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_6/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_7/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_8/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_9/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_s/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_10/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_11/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_12/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_13/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_14/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln28_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="9" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="i_2_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="0"/>
<pin id="208" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="9" slack="0"/>
<pin id="212" dir="0" index="2" bw="5" slack="0"/>
<pin id="213" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_3_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="9" slack="0"/>
<pin id="219" dir="0" index="1" bw="6" slack="0"/>
<pin id="220" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln28_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="9" slack="0"/>
<pin id="225" dir="0" index="1" bw="9" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="trunc_ln31_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="512" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="trunc_ln31_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="512" slack="0"/>
<pin id="235" dir="0" index="2" bw="7" slack="0"/>
<pin id="236" dir="0" index="3" bw="7" slack="0"/>
<pin id="237" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln31_1/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="trunc_ln31_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="512" slack="0"/>
<pin id="245" dir="0" index="2" bw="8" slack="0"/>
<pin id="246" dir="0" index="3" bw="8" slack="0"/>
<pin id="247" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln31_2/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="trunc_ln31_3_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="512" slack="0"/>
<pin id="255" dir="0" index="2" bw="8" slack="0"/>
<pin id="256" dir="0" index="3" bw="8" slack="0"/>
<pin id="257" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln31_3/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="trunc_ln31_4_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="512" slack="0"/>
<pin id="265" dir="0" index="2" bw="9" slack="0"/>
<pin id="266" dir="0" index="3" bw="9" slack="0"/>
<pin id="267" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln31_4/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln31_5_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="512" slack="0"/>
<pin id="275" dir="0" index="2" bw="9" slack="0"/>
<pin id="276" dir="0" index="3" bw="9" slack="0"/>
<pin id="277" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln31_5/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln31_6_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="512" slack="0"/>
<pin id="285" dir="0" index="2" bw="9" slack="0"/>
<pin id="286" dir="0" index="3" bw="9" slack="0"/>
<pin id="287" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln31_6/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="trunc_ln31_7_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="512" slack="0"/>
<pin id="295" dir="0" index="2" bw="9" slack="0"/>
<pin id="296" dir="0" index="3" bw="9" slack="0"/>
<pin id="297" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln31_7/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="trunc_ln31_8_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="512" slack="0"/>
<pin id="305" dir="0" index="2" bw="10" slack="0"/>
<pin id="306" dir="0" index="3" bw="10" slack="0"/>
<pin id="307" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln31_8/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="trunc_ln31_9_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="512" slack="0"/>
<pin id="315" dir="0" index="2" bw="10" slack="0"/>
<pin id="316" dir="0" index="3" bw="10" slack="0"/>
<pin id="317" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln31_9/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln31_s_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="512" slack="0"/>
<pin id="325" dir="0" index="2" bw="10" slack="0"/>
<pin id="326" dir="0" index="3" bw="10" slack="0"/>
<pin id="327" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln31_s/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln31_10_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="512" slack="0"/>
<pin id="335" dir="0" index="2" bw="10" slack="0"/>
<pin id="336" dir="0" index="3" bw="10" slack="0"/>
<pin id="337" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln31_10/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="trunc_ln31_11_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="512" slack="0"/>
<pin id="345" dir="0" index="2" bw="10" slack="0"/>
<pin id="346" dir="0" index="3" bw="10" slack="0"/>
<pin id="347" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln31_11/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="trunc_ln31_12_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="512" slack="0"/>
<pin id="355" dir="0" index="2" bw="10" slack="0"/>
<pin id="356" dir="0" index="3" bw="10" slack="0"/>
<pin id="357" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln31_12/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="trunc_ln31_13_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="512" slack="0"/>
<pin id="365" dir="0" index="2" bw="10" slack="0"/>
<pin id="366" dir="0" index="3" bw="10" slack="0"/>
<pin id="367" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln31_13/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="trunc_ln31_14_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="512" slack="0"/>
<pin id="375" dir="0" index="2" bw="10" slack="0"/>
<pin id="376" dir="0" index="3" bw="10" slack="0"/>
<pin id="377" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln31_14/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="bitcast_ln31_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="bitcast_ln31_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31_1/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="bitcast_ln31_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31_2/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="bitcast_ln31_3_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31_3/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="bitcast_ln31_4_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31_4/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="bitcast_ln31_5_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31_5/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="bitcast_ln31_6_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31_6/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="bitcast_ln31_7_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31_7/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="bitcast_ln31_8_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31_8/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="bitcast_ln31_9_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31_9/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="bitcast_ln31_10_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31_10/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="bitcast_ln31_11_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31_11/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="bitcast_ln31_12_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31_12/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="bitcast_ln31_13_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31_13/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="bitcast_ln31_14_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31_14/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="bitcast_ln31_15_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31_15/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="bitcast_ln39_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="bitcast_ln39_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_1/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="bitcast_ln39_2_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_2/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="bitcast_ln39_3_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_3/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="bitcast_ln39_4_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_4/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="bitcast_ln39_5_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_5/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="bitcast_ln39_6_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_6/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="bitcast_ln39_7_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_7/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="bitcast_ln39_8_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_8/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="bitcast_ln39_9_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_9/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="bitcast_ln39_10_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_10/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="bitcast_ln39_11_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_11/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="bitcast_ln39_12_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_12/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="bitcast_ln39_13_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_13/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="bitcast_ln39_14_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_14/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="bitcast_ln39_15_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_15/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="or_ln39_s_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="512" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="0" index="2" bw="32" slack="0"/>
<pin id="530" dir="0" index="3" bw="32" slack="0"/>
<pin id="531" dir="0" index="4" bw="32" slack="0"/>
<pin id="532" dir="0" index="5" bw="32" slack="0"/>
<pin id="533" dir="0" index="6" bw="32" slack="0"/>
<pin id="534" dir="0" index="7" bw="32" slack="0"/>
<pin id="535" dir="0" index="8" bw="32" slack="0"/>
<pin id="536" dir="0" index="9" bw="32" slack="0"/>
<pin id="537" dir="0" index="10" bw="32" slack="0"/>
<pin id="538" dir="0" index="11" bw="32" slack="0"/>
<pin id="539" dir="0" index="12" bw="32" slack="0"/>
<pin id="540" dir="0" index="13" bw="32" slack="0"/>
<pin id="541" dir="0" index="14" bw="32" slack="0"/>
<pin id="542" dir="0" index="15" bw="32" slack="0"/>
<pin id="543" dir="0" index="16" bw="32" slack="0"/>
<pin id="544" dir="1" index="17" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln39_s/5 "/>
</bind>
</comp>

<comp id="563" class="1005" name="i_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="9" slack="0"/>
<pin id="565" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="570" class="1005" name="tmp_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="3"/>
<pin id="572" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="574" class="1005" name="bitcast_ln31_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="1"/>
<pin id="576" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln31 "/>
</bind>
</comp>

<comp id="579" class="1005" name="bitcast_ln31_1_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="1"/>
<pin id="581" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln31_1 "/>
</bind>
</comp>

<comp id="584" class="1005" name="bitcast_ln31_2_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln31_2 "/>
</bind>
</comp>

<comp id="589" class="1005" name="bitcast_ln31_3_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln31_3 "/>
</bind>
</comp>

<comp id="594" class="1005" name="bitcast_ln31_4_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln31_4 "/>
</bind>
</comp>

<comp id="599" class="1005" name="bitcast_ln31_5_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln31_5 "/>
</bind>
</comp>

<comp id="604" class="1005" name="bitcast_ln31_6_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln31_6 "/>
</bind>
</comp>

<comp id="609" class="1005" name="bitcast_ln31_7_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln31_7 "/>
</bind>
</comp>

<comp id="614" class="1005" name="bitcast_ln31_8_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln31_8 "/>
</bind>
</comp>

<comp id="619" class="1005" name="bitcast_ln31_9_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="1"/>
<pin id="621" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln31_9 "/>
</bind>
</comp>

<comp id="624" class="1005" name="bitcast_ln31_10_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="1"/>
<pin id="626" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln31_10 "/>
</bind>
</comp>

<comp id="629" class="1005" name="bitcast_ln31_11_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln31_11 "/>
</bind>
</comp>

<comp id="634" class="1005" name="bitcast_ln31_12_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln31_12 "/>
</bind>
</comp>

<comp id="639" class="1005" name="bitcast_ln31_13_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln31_13 "/>
</bind>
</comp>

<comp id="644" class="1005" name="bitcast_ln31_14_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln31_14 "/>
</bind>
</comp>

<comp id="649" class="1005" name="bitcast_ln31_15_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln31_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="102" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="88" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="88" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="88" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="88" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="88" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="88" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="88" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="88" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="88" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="88" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="88" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="88" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="88" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="88" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="88" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="88" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="206" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="221"><net_src comp="206" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="22" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="108" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="26" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="108" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="28" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="30" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="248"><net_src comp="26" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="108" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="108" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="268"><net_src comp="26" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="108" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="40" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="278"><net_src comp="26" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="108" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="288"><net_src comp="26" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="108" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="48" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="50" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="298"><net_src comp="26" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="108" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="52" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="54" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="308"><net_src comp="26" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="108" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="56" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="58" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="318"><net_src comp="26" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="108" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="60" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="62" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="328"><net_src comp="26" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="108" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="64" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="66" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="338"><net_src comp="26" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="108" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="68" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="70" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="348"><net_src comp="26" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="108" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="72" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="74" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="358"><net_src comp="26" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="108" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="76" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="78" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="368"><net_src comp="26" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="108" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="80" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="82" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="378"><net_src comp="26" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="108" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="84" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="86" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="385"><net_src comp="228" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="390"><net_src comp="232" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="395"><net_src comp="242" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="400"><net_src comp="252" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="405"><net_src comp="262" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="410"><net_src comp="272" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="415"><net_src comp="282" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="420"><net_src comp="292" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="425"><net_src comp="302" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="430"><net_src comp="312" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="435"><net_src comp="322" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="440"><net_src comp="332" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="445"><net_src comp="342" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="450"><net_src comp="352" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="455"><net_src comp="362" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="460"><net_src comp="372" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="465"><net_src comp="121" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="126" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="131" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="136" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="141" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="146" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="151" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="156" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="161" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="166" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="171" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="176" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="181" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="186" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="191" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="196" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="545"><net_src comp="100" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="546"><net_src comp="522" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="547"><net_src comp="518" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="548"><net_src comp="514" pin="1"/><net_sink comp="526" pin=3"/></net>

<net id="549"><net_src comp="510" pin="1"/><net_sink comp="526" pin=4"/></net>

<net id="550"><net_src comp="506" pin="1"/><net_sink comp="526" pin=5"/></net>

<net id="551"><net_src comp="502" pin="1"/><net_sink comp="526" pin=6"/></net>

<net id="552"><net_src comp="498" pin="1"/><net_sink comp="526" pin=7"/></net>

<net id="553"><net_src comp="494" pin="1"/><net_sink comp="526" pin=8"/></net>

<net id="554"><net_src comp="490" pin="1"/><net_sink comp="526" pin=9"/></net>

<net id="555"><net_src comp="486" pin="1"/><net_sink comp="526" pin=10"/></net>

<net id="556"><net_src comp="482" pin="1"/><net_sink comp="526" pin=11"/></net>

<net id="557"><net_src comp="478" pin="1"/><net_sink comp="526" pin=12"/></net>

<net id="558"><net_src comp="474" pin="1"/><net_sink comp="526" pin=13"/></net>

<net id="559"><net_src comp="470" pin="1"/><net_sink comp="526" pin=14"/></net>

<net id="560"><net_src comp="466" pin="1"/><net_sink comp="526" pin=15"/></net>

<net id="561"><net_src comp="462" pin="1"/><net_sink comp="526" pin=16"/></net>

<net id="562"><net_src comp="526" pin="17"/><net_sink comp="114" pin=2"/></net>

<net id="566"><net_src comp="104" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="568"><net_src comp="563" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="569"><net_src comp="563" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="573"><net_src comp="209" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="382" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="582"><net_src comp="387" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="587"><net_src comp="392" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="592"><net_src comp="397" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="597"><net_src comp="402" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="602"><net_src comp="407" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="607"><net_src comp="412" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="612"><net_src comp="417" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="617"><net_src comp="422" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="622"><net_src comp="427" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="627"><net_src comp="432" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="632"><net_src comp="437" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="637"><net_src comp="442" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="642"><net_src comp="447" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="647"><net_src comp="452" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="652"><net_src comp="457" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="196" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_stream | {5 }
 - Input state : 
	Port: process_kernel : input_stream | {2 }
  - Chain level:
	State 1
		store_ln28 : 1
		i_2 : 1
		tmp : 2
		br_ln28 : 3
		i_3 : 2
		store_ln28 : 3
	State 2
		bitcast_ln31 : 1
		bitcast_ln31_1 : 1
		bitcast_ln31_2 : 1
		bitcast_ln31_3 : 1
		bitcast_ln31_4 : 1
		bitcast_ln31_5 : 1
		bitcast_ln31_6 : 1
		bitcast_ln31_7 : 1
		bitcast_ln31_8 : 1
		bitcast_ln31_9 : 1
		bitcast_ln31_10 : 1
		bitcast_ln31_11 : 1
		bitcast_ln31_12 : 1
		bitcast_ln31_13 : 1
		bitcast_ln31_14 : 1
		bitcast_ln31_15 : 1
		mul : 2
		mul_1 : 2
		mul_2 : 2
		mul_3 : 2
		mul_4 : 2
		mul_5 : 2
		mul_6 : 2
		mul_7 : 2
		mul_8 : 2
		mul_9 : 2
		mul_s : 2
		mul_10 : 2
		mul_11 : 2
		mul_12 : 2
		mul_13 : 2
		mul_14 : 2
	State 3
	State 4
	State 5
		bitcast_ln39 : 1
		bitcast_ln39_1 : 1
		bitcast_ln39_2 : 1
		bitcast_ln39_3 : 1
		bitcast_ln39_4 : 1
		bitcast_ln39_5 : 1
		bitcast_ln39_6 : 1
		bitcast_ln39_7 : 1
		bitcast_ln39_8 : 1
		bitcast_ln39_9 : 1
		bitcast_ln39_10 : 1
		bitcast_ln39_11 : 1
		bitcast_ln39_12 : 1
		bitcast_ln39_13 : 1
		bitcast_ln39_14 : 1
		bitcast_ln39_15 : 1
		or_ln39_s : 2
		write_ln39 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_121          |    3    |   143   |    78   |
|          |           grp_fu_126          |    3    |   143   |    78   |
|          |           grp_fu_131          |    3    |   143   |    78   |
|          |           grp_fu_136          |    3    |   143   |    78   |
|          |           grp_fu_141          |    3    |   143   |    78   |
|          |           grp_fu_146          |    3    |   143   |    78   |
|          |           grp_fu_151          |    3    |   143   |    78   |
|   fmul   |           grp_fu_156          |    3    |   143   |    78   |
|          |           grp_fu_161          |    3    |   143   |    78   |
|          |           grp_fu_166          |    3    |   143   |    78   |
|          |           grp_fu_171          |    3    |   143   |    78   |
|          |           grp_fu_176          |    3    |   143   |    78   |
|          |           grp_fu_181          |    3    |   143   |    78   |
|          |           grp_fu_186          |    3    |   143   |    78   |
|          |           grp_fu_191          |    3    |   143   |    78   |
|          |           grp_fu_196          |    3    |   143   |    78   |
|----------|-------------------------------|---------|---------|---------|
|    add   |           i_3_fu_217          |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|   read   | input_stream_read_read_fu_108 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln39_write_fu_114    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| bitselect|           tmp_fu_209          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln31_fu_228       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      trunc_ln31_1_fu_232      |    0    |    0    |    0    |
|          |      trunc_ln31_2_fu_242      |    0    |    0    |    0    |
|          |      trunc_ln31_3_fu_252      |    0    |    0    |    0    |
|          |      trunc_ln31_4_fu_262      |    0    |    0    |    0    |
|          |      trunc_ln31_5_fu_272      |    0    |    0    |    0    |
|          |      trunc_ln31_6_fu_282      |    0    |    0    |    0    |
|          |      trunc_ln31_7_fu_292      |    0    |    0    |    0    |
|partselect|      trunc_ln31_8_fu_302      |    0    |    0    |    0    |
|          |      trunc_ln31_9_fu_312      |    0    |    0    |    0    |
|          |      trunc_ln31_s_fu_322      |    0    |    0    |    0    |
|          |      trunc_ln31_10_fu_332     |    0    |    0    |    0    |
|          |      trunc_ln31_11_fu_342     |    0    |    0    |    0    |
|          |      trunc_ln31_12_fu_352     |    0    |    0    |    0    |
|          |      trunc_ln31_13_fu_362     |    0    |    0    |    0    |
|          |      trunc_ln31_14_fu_372     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|        or_ln39_s_fu_526       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    48   |   2288  |   1264  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|bitcast_ln31_10_reg_624|   32   |
|bitcast_ln31_11_reg_629|   32   |
|bitcast_ln31_12_reg_634|   32   |
|bitcast_ln31_13_reg_639|   32   |
|bitcast_ln31_14_reg_644|   32   |
|bitcast_ln31_15_reg_649|   32   |
| bitcast_ln31_1_reg_579|   32   |
| bitcast_ln31_2_reg_584|   32   |
| bitcast_ln31_3_reg_589|   32   |
| bitcast_ln31_4_reg_594|   32   |
| bitcast_ln31_5_reg_599|   32   |
| bitcast_ln31_6_reg_604|   32   |
| bitcast_ln31_7_reg_609|   32   |
| bitcast_ln31_8_reg_614|   32   |
| bitcast_ln31_9_reg_619|   32   |
|  bitcast_ln31_reg_574 |   32   |
|       i_reg_563       |    9   |
|      tmp_reg_570      |    1   |
+-----------------------+--------+
|         Total         |   522  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_121 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_126 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_131 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_136 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_141 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_146 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_151 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_156 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_161 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_166 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_171 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_176 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_181 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_186 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_191 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_196 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  1024  ||  6.192  ||   144   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |    -   |  2288  |  1264  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   144  |
|  Register |    -   |    -   |   522  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |    6   |  2810  |  1408  |
+-----------+--------+--------+--------+--------+
