Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 13ca577c2d64446fa3407a0f86b38cea --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/verilog/digital_4_1/digital_4_1.srcs/sources_1/new/main.v:26]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/verilog/digital_4_1/digital_4_1.srcs/sources_1/new/main.v:29]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port d_in [D:/verilog/digital_4_1/digital_4_1.srcs/sources_1/new/main.v:43]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Clr [D:/verilog/digital_4_1/digital_4_1.srcs/sources_1/new/main.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.four_bits_binary_counter
Compiling module xil_defaultlib.eight_counter_with_initial_two
Compiling module xil_defaultlib.main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot main_tb_behav
