ARM GAS  /tmp/ccpPygIF.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_TIM1_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_TIM1_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_TIM1_Init:
  27              	.LFB141:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim6;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim7;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim8;
ARM GAS  /tmp/ccpPygIF.s 			page 2


  31:Core/Src/tim.c **** 
  32:Core/Src/tim.c **** /* TIM1 init function */
  33:Core/Src/tim.c **** void MX_TIM1_Init(void)
  34:Core/Src/tim.c **** {
  29              		.loc 1 34 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 88
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 10B5     		push	{r4, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
  38 0002 96B0     		sub	sp, sp, #88
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 96
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  41              		.loc 1 40 3 view .LVU1
  42              		.loc 1 40 27 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 1394     		str	r4, [sp, #76]
  45 0008 1494     		str	r4, [sp, #80]
  46 000a 1594     		str	r4, [sp, #84]
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  47              		.loc 1 41 3 is_stmt 1 view .LVU3
  48              		.loc 1 41 22 is_stmt 0 view .LVU4
  49 000c 0C94     		str	r4, [sp, #48]
  50 000e 0D94     		str	r4, [sp, #52]
  51 0010 0E94     		str	r4, [sp, #56]
  52 0012 0F94     		str	r4, [sp, #60]
  53 0014 1094     		str	r4, [sp, #64]
  54 0016 1194     		str	r4, [sp, #68]
  55 0018 1294     		str	r4, [sp, #72]
  42:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  56              		.loc 1 42 3 is_stmt 1 view .LVU5
  57              		.loc 1 42 34 is_stmt 0 view .LVU6
  58 001a 2C22     		movs	r2, #44
  59 001c 2146     		mov	r1, r4
  60 001e 01A8     		add	r0, sp, #4
  61 0020 FFF7FEFF 		bl	memset
  62              	.LVL0:
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  45:Core/Src/tim.c **** 
  46:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  47:Core/Src/tim.c ****   htim1.Instance = TIM1;
  63              		.loc 1 47 3 is_stmt 1 view .LVU7
  64              		.loc 1 47 18 is_stmt 0 view .LVU8
  65 0024 2C48     		ldr	r0, .L13
  66 0026 2D4B     		ldr	r3, .L13+4
  67 0028 0360     		str	r3, [r0]
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = 320;
ARM GAS  /tmp/ccpPygIF.s 			page 3


  68              		.loc 1 48 3 is_stmt 1 view .LVU9
  69              		.loc 1 48 24 is_stmt 0 view .LVU10
  70 002a 4FF4A073 		mov	r3, #320
  71 002e 4360     		str	r3, [r0, #4]
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  72              		.loc 1 49 3 is_stmt 1 view .LVU11
  73              		.loc 1 49 26 is_stmt 0 view .LVU12
  74 0030 8460     		str	r4, [r0, #8]
  50:Core/Src/tim.c ****   htim1.Init.Period = 256;
  75              		.loc 1 50 3 is_stmt 1 view .LVU13
  76              		.loc 1 50 21 is_stmt 0 view .LVU14
  77 0032 4FF48073 		mov	r3, #256
  78 0036 C360     		str	r3, [r0, #12]
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
  79              		.loc 1 51 3 is_stmt 1 view .LVU15
  80              		.loc 1 51 28 is_stmt 0 view .LVU16
  81 0038 4FF40073 		mov	r3, #512
  82 003c 0361     		str	r3, [r0, #16]
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  83              		.loc 1 52 3 is_stmt 1 view .LVU17
  84              		.loc 1 52 32 is_stmt 0 view .LVU18
  85 003e 4461     		str	r4, [r0, #20]
  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  86              		.loc 1 53 3 is_stmt 1 view .LVU19
  87              		.loc 1 53 32 is_stmt 0 view .LVU20
  88 0040 8023     		movs	r3, #128
  89 0042 8361     		str	r3, [r0, #24]
  54:Core/Src/tim.c ****   if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
  90              		.loc 1 54 3 is_stmt 1 view .LVU21
  91              		.loc 1 54 7 is_stmt 0 view .LVU22
  92 0044 FFF7FEFF 		bl	HAL_TIM_OC_Init
  93              	.LVL1:
  94              		.loc 1 54 6 view .LVU23
  95 0048 0028     		cmp	r0, #0
  96 004a 35D1     		bne	.L8
  97              	.L2:
  55:Core/Src/tim.c ****   {
  56:Core/Src/tim.c ****     Error_Handler();
  57:Core/Src/tim.c ****   }
  58:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  98              		.loc 1 58 3 is_stmt 1 view .LVU24
  99              		.loc 1 58 37 is_stmt 0 view .LVU25
 100 004c 0023     		movs	r3, #0
 101 004e 1393     		str	r3, [sp, #76]
  59:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 102              		.loc 1 59 3 is_stmt 1 view .LVU26
 103              		.loc 1 59 38 is_stmt 0 view .LVU27
 104 0050 1493     		str	r3, [sp, #80]
  60:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 105              		.loc 1 60 3 is_stmt 1 view .LVU28
 106              		.loc 1 60 33 is_stmt 0 view .LVU29
 107 0052 1593     		str	r3, [sp, #84]
  61:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 108              		.loc 1 61 3 is_stmt 1 view .LVU30
 109              		.loc 1 61 7 is_stmt 0 view .LVU31
 110 0054 13A9     		add	r1, sp, #76
 111 0056 2048     		ldr	r0, .L13
ARM GAS  /tmp/ccpPygIF.s 			page 4


 112 0058 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 113              	.LVL2:
 114              		.loc 1 61 6 view .LVU32
 115 005c 0028     		cmp	r0, #0
 116 005e 2ED1     		bne	.L9
 117              	.L3:
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_TIMING;
 118              		.loc 1 65 3 is_stmt 1 view .LVU33
 119              		.loc 1 65 20 is_stmt 0 view .LVU34
 120 0060 0022     		movs	r2, #0
 121 0062 0C92     		str	r2, [sp, #48]
  66:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 122              		.loc 1 66 3 is_stmt 1 view .LVU35
 123              		.loc 1 66 19 is_stmt 0 view .LVU36
 124 0064 0D92     		str	r2, [sp, #52]
  67:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 125              		.loc 1 67 3 is_stmt 1 view .LVU37
 126              		.loc 1 67 24 is_stmt 0 view .LVU38
 127 0066 0E92     		str	r2, [sp, #56]
  68:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 128              		.loc 1 68 3 is_stmt 1 view .LVU39
 129              		.loc 1 68 25 is_stmt 0 view .LVU40
 130 0068 0F92     		str	r2, [sp, #60]
  69:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 131              		.loc 1 69 3 is_stmt 1 view .LVU41
 132              		.loc 1 69 24 is_stmt 0 view .LVU42
 133 006a 1092     		str	r2, [sp, #64]
  70:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 134              		.loc 1 70 3 is_stmt 1 view .LVU43
 135              		.loc 1 70 25 is_stmt 0 view .LVU44
 136 006c 1192     		str	r2, [sp, #68]
  71:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 137              		.loc 1 71 3 is_stmt 1 view .LVU45
 138              		.loc 1 71 26 is_stmt 0 view .LVU46
 139 006e 1292     		str	r2, [sp, #72]
  72:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 140              		.loc 1 72 3 is_stmt 1 view .LVU47
 141              		.loc 1 72 7 is_stmt 0 view .LVU48
 142 0070 0CA9     		add	r1, sp, #48
 143 0072 1948     		ldr	r0, .L13
 144 0074 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 145              	.LVL3:
 146              		.loc 1 72 6 view .LVU49
 147 0078 20BB     		cbnz	r0, .L10
 148              	.L4:
  73:Core/Src/tim.c ****   {
  74:Core/Src/tim.c ****     Error_Handler();
  75:Core/Src/tim.c ****   }
  76:Core/Src/tim.c ****   sConfigOC.Pulse = 33;
 149              		.loc 1 76 3 is_stmt 1 view .LVU50
 150              		.loc 1 76 19 is_stmt 0 view .LVU51
 151 007a 2123     		movs	r3, #33
 152 007c 0D93     		str	r3, [sp, #52]
  77:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
ARM GAS  /tmp/ccpPygIF.s 			page 5


 153              		.loc 1 77 3 is_stmt 1 view .LVU52
 154              		.loc 1 77 7 is_stmt 0 view .LVU53
 155 007e 0422     		movs	r2, #4
 156 0080 0CA9     		add	r1, sp, #48
 157 0082 1548     		ldr	r0, .L13
 158 0084 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 159              	.LVL4:
 160              		.loc 1 77 6 view .LVU54
 161 0088 F8B9     		cbnz	r0, .L11
 162              	.L5:
  78:Core/Src/tim.c ****   {
  79:Core/Src/tim.c ****     Error_Handler();
  80:Core/Src/tim.c ****   }
  81:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 163              		.loc 1 81 3 is_stmt 1 view .LVU55
 164              		.loc 1 81 40 is_stmt 0 view .LVU56
 165 008a 0023     		movs	r3, #0
 166 008c 0193     		str	r3, [sp, #4]
  82:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 167              		.loc 1 82 3 is_stmt 1 view .LVU57
 168              		.loc 1 82 41 is_stmt 0 view .LVU58
 169 008e 0293     		str	r3, [sp, #8]
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 170              		.loc 1 83 3 is_stmt 1 view .LVU59
 171              		.loc 1 83 34 is_stmt 0 view .LVU60
 172 0090 0393     		str	r3, [sp, #12]
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 173              		.loc 1 84 3 is_stmt 1 view .LVU61
 174              		.loc 1 84 33 is_stmt 0 view .LVU62
 175 0092 0493     		str	r3, [sp, #16]
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 176              		.loc 1 85 3 is_stmt 1 view .LVU63
 177              		.loc 1 85 35 is_stmt 0 view .LVU64
 178 0094 0593     		str	r3, [sp, #20]
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 179              		.loc 1 86 3 is_stmt 1 view .LVU65
 180              		.loc 1 86 38 is_stmt 0 view .LVU66
 181 0096 4FF40052 		mov	r2, #8192
 182 009a 0692     		str	r2, [sp, #24]
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 183              		.loc 1 87 3 is_stmt 1 view .LVU67
 184              		.loc 1 87 36 is_stmt 0 view .LVU68
 185 009c 0793     		str	r3, [sp, #28]
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 186              		.loc 1 88 3 is_stmt 1 view .LVU69
 187              		.loc 1 88 36 is_stmt 0 view .LVU70
 188 009e 0893     		str	r3, [sp, #32]
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 189              		.loc 1 89 3 is_stmt 1 view .LVU71
 190              		.loc 1 89 39 is_stmt 0 view .LVU72
 191 00a0 4FF00072 		mov	r2, #33554432
 192 00a4 0992     		str	r2, [sp, #36]
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 193              		.loc 1 90 3 is_stmt 1 view .LVU73
 194              		.loc 1 90 37 is_stmt 0 view .LVU74
 195 00a6 0A93     		str	r3, [sp, #40]
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
ARM GAS  /tmp/ccpPygIF.s 			page 6


 196              		.loc 1 91 3 is_stmt 1 view .LVU75
 197              		.loc 1 91 40 is_stmt 0 view .LVU76
 198 00a8 0B93     		str	r3, [sp, #44]
  92:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 199              		.loc 1 92 3 is_stmt 1 view .LVU77
 200              		.loc 1 92 7 is_stmt 0 view .LVU78
 201 00aa 01A9     		add	r1, sp, #4
 202 00ac 0A48     		ldr	r0, .L13
 203 00ae FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 204              	.LVL5:
 205              		.loc 1 92 6 view .LVU79
 206 00b2 68B9     		cbnz	r0, .L12
 207              	.L1:
  93:Core/Src/tim.c ****   {
  94:Core/Src/tim.c ****     Error_Handler();
  95:Core/Src/tim.c ****   }
  96:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  99:Core/Src/tim.c **** 
 100:Core/Src/tim.c **** }
 208              		.loc 1 100 1 view .LVU80
 209 00b4 16B0     		add	sp, sp, #88
 210              	.LCFI2:
 211              		.cfi_remember_state
 212              		.cfi_def_cfa_offset 8
 213              		@ sp needed
 214 00b6 10BD     		pop	{r4, pc}
 215              	.L8:
 216              	.LCFI3:
 217              		.cfi_restore_state
  56:Core/Src/tim.c ****   }
 218              		.loc 1 56 5 is_stmt 1 view .LVU81
 219 00b8 FFF7FEFF 		bl	Error_Handler
 220              	.LVL6:
 221 00bc C6E7     		b	.L2
 222              	.L9:
  63:Core/Src/tim.c ****   }
 223              		.loc 1 63 5 view .LVU82
 224 00be FFF7FEFF 		bl	Error_Handler
 225              	.LVL7:
 226 00c2 CDE7     		b	.L3
 227              	.L10:
  74:Core/Src/tim.c ****   }
 228              		.loc 1 74 5 view .LVU83
 229 00c4 FFF7FEFF 		bl	Error_Handler
 230              	.LVL8:
 231 00c8 D7E7     		b	.L4
 232              	.L11:
  79:Core/Src/tim.c ****   }
 233              		.loc 1 79 5 view .LVU84
 234 00ca FFF7FEFF 		bl	Error_Handler
 235              	.LVL9:
 236 00ce DCE7     		b	.L5
 237              	.L12:
  94:Core/Src/tim.c ****   }
 238              		.loc 1 94 5 view .LVU85
ARM GAS  /tmp/ccpPygIF.s 			page 7


 239 00d0 FFF7FEFF 		bl	Error_Handler
 240              	.LVL10:
 241              		.loc 1 100 1 is_stmt 0 view .LVU86
 242 00d4 EEE7     		b	.L1
 243              	.L14:
 244 00d6 00BF     		.align	2
 245              	.L13:
 246 00d8 00000000 		.word	.LANCHOR0
 247 00dc 00000140 		.word	1073807360
 248              		.cfi_endproc
 249              	.LFE141:
 251              		.section	.text.MX_TIM6_Init,"ax",%progbits
 252              		.align	1
 253              		.global	MX_TIM6_Init
 254              		.syntax unified
 255              		.thumb
 256              		.thumb_func
 258              	MX_TIM6_Init:
 259              	.LFB142:
 101:Core/Src/tim.c **** /* TIM6 init function */
 102:Core/Src/tim.c **** void MX_TIM6_Init(void)
 103:Core/Src/tim.c **** {
 260              		.loc 1 103 1 is_stmt 1 view -0
 261              		.cfi_startproc
 262              		@ args = 0, pretend = 0, frame = 16
 263              		@ frame_needed = 0, uses_anonymous_args = 0
 264 0000 00B5     		push	{lr}
 265              	.LCFI4:
 266              		.cfi_def_cfa_offset 4
 267              		.cfi_offset 14, -4
 268 0002 85B0     		sub	sp, sp, #20
 269              	.LCFI5:
 270              		.cfi_def_cfa_offset 24
 104:Core/Src/tim.c **** 
 105:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 0 */
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 0 */
 108:Core/Src/tim.c **** 
 109:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 271              		.loc 1 109 3 view .LVU88
 272              		.loc 1 109 27 is_stmt 0 view .LVU89
 273 0004 0023     		movs	r3, #0
 274 0006 0193     		str	r3, [sp, #4]
 275 0008 0293     		str	r3, [sp, #8]
 276 000a 0393     		str	r3, [sp, #12]
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 1 */
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 1 */
 114:Core/Src/tim.c ****   htim6.Instance = TIM6;
 277              		.loc 1 114 3 is_stmt 1 view .LVU90
 278              		.loc 1 114 18 is_stmt 0 view .LVU91
 279 000c 0E48     		ldr	r0, .L21
 280 000e 0F4A     		ldr	r2, .L21+4
 281 0010 0260     		str	r2, [r0]
 115:Core/Src/tim.c ****   htim6.Init.Prescaler = 16452;
 282              		.loc 1 115 3 is_stmt 1 view .LVU92
ARM GAS  /tmp/ccpPygIF.s 			page 8


 283              		.loc 1 115 24 is_stmt 0 view .LVU93
 284 0012 44F24402 		movw	r2, #16452
 285 0016 4260     		str	r2, [r0, #4]
 116:Core/Src/tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 286              		.loc 1 116 3 is_stmt 1 view .LVU94
 287              		.loc 1 116 26 is_stmt 0 view .LVU95
 288 0018 8360     		str	r3, [r0, #8]
 117:Core/Src/tim.c ****   htim6.Init.Period = 37;
 289              		.loc 1 117 3 is_stmt 1 view .LVU96
 290              		.loc 1 117 21 is_stmt 0 view .LVU97
 291 001a 2522     		movs	r2, #37
 292 001c C260     		str	r2, [r0, #12]
 118:Core/Src/tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 293              		.loc 1 118 3 is_stmt 1 view .LVU98
 294              		.loc 1 118 32 is_stmt 0 view .LVU99
 295 001e 8361     		str	r3, [r0, #24]
 119:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 296              		.loc 1 119 3 is_stmt 1 view .LVU100
 297              		.loc 1 119 7 is_stmt 0 view .LVU101
 298 0020 FFF7FEFF 		bl	HAL_TIM_Base_Init
 299              	.LVL11:
 300              		.loc 1 119 6 view .LVU102
 301 0024 50B9     		cbnz	r0, .L19
 302              	.L16:
 120:Core/Src/tim.c ****   {
 121:Core/Src/tim.c ****     Error_Handler();
 122:Core/Src/tim.c ****   }
 123:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 303              		.loc 1 123 3 is_stmt 1 view .LVU103
 304              		.loc 1 123 37 is_stmt 0 view .LVU104
 305 0026 0023     		movs	r3, #0
 306 0028 0193     		str	r3, [sp, #4]
 124:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 307              		.loc 1 124 3 is_stmt 1 view .LVU105
 308              		.loc 1 124 33 is_stmt 0 view .LVU106
 309 002a 0393     		str	r3, [sp, #12]
 125:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 310              		.loc 1 125 3 is_stmt 1 view .LVU107
 311              		.loc 1 125 7 is_stmt 0 view .LVU108
 312 002c 01A9     		add	r1, sp, #4
 313 002e 0648     		ldr	r0, .L21
 314 0030 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 315              	.LVL12:
 316              		.loc 1 125 6 view .LVU109
 317 0034 28B9     		cbnz	r0, .L20
 318              	.L15:
 126:Core/Src/tim.c ****   {
 127:Core/Src/tim.c ****     Error_Handler();
 128:Core/Src/tim.c ****   }
 129:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 2 */
 130:Core/Src/tim.c **** 
 131:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 2 */
 132:Core/Src/tim.c **** 
 133:Core/Src/tim.c **** }
 319              		.loc 1 133 1 view .LVU110
 320 0036 05B0     		add	sp, sp, #20
 321              	.LCFI6:
ARM GAS  /tmp/ccpPygIF.s 			page 9


 322              		.cfi_remember_state
 323              		.cfi_def_cfa_offset 4
 324              		@ sp needed
 325 0038 5DF804FB 		ldr	pc, [sp], #4
 326              	.L19:
 327              	.LCFI7:
 328              		.cfi_restore_state
 121:Core/Src/tim.c ****   }
 329              		.loc 1 121 5 is_stmt 1 view .LVU111
 330 003c FFF7FEFF 		bl	Error_Handler
 331              	.LVL13:
 332 0040 F1E7     		b	.L16
 333              	.L20:
 127:Core/Src/tim.c ****   }
 334              		.loc 1 127 5 view .LVU112
 335 0042 FFF7FEFF 		bl	Error_Handler
 336              	.LVL14:
 337              		.loc 1 133 1 is_stmt 0 view .LVU113
 338 0046 F6E7     		b	.L15
 339              	.L22:
 340              		.align	2
 341              	.L21:
 342 0048 00000000 		.word	.LANCHOR1
 343 004c 00100040 		.word	1073745920
 344              		.cfi_endproc
 345              	.LFE142:
 347              		.section	.text.MX_TIM7_Init,"ax",%progbits
 348              		.align	1
 349              		.global	MX_TIM7_Init
 350              		.syntax unified
 351              		.thumb
 352              		.thumb_func
 354              	MX_TIM7_Init:
 355              	.LFB143:
 134:Core/Src/tim.c **** /* TIM7 init function */
 135:Core/Src/tim.c **** void MX_TIM7_Init(void)
 136:Core/Src/tim.c **** {
 356              		.loc 1 136 1 is_stmt 1 view -0
 357              		.cfi_startproc
 358              		@ args = 0, pretend = 0, frame = 16
 359              		@ frame_needed = 0, uses_anonymous_args = 0
 360 0000 00B5     		push	{lr}
 361              	.LCFI8:
 362              		.cfi_def_cfa_offset 4
 363              		.cfi_offset 14, -4
 364 0002 85B0     		sub	sp, sp, #20
 365              	.LCFI9:
 366              		.cfi_def_cfa_offset 24
 137:Core/Src/tim.c **** 
 138:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 0 */
 139:Core/Src/tim.c **** 
 140:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 0 */
 141:Core/Src/tim.c **** 
 142:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 367              		.loc 1 142 3 view .LVU115
 368              		.loc 1 142 27 is_stmt 0 view .LVU116
 369 0004 0023     		movs	r3, #0
ARM GAS  /tmp/ccpPygIF.s 			page 10


 370 0006 0193     		str	r3, [sp, #4]
 371 0008 0293     		str	r3, [sp, #8]
 372 000a 0393     		str	r3, [sp, #12]
 143:Core/Src/tim.c **** 
 144:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 1 */
 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 1 */
 147:Core/Src/tim.c ****   htim7.Instance = TIM7;
 373              		.loc 1 147 3 is_stmt 1 view .LVU117
 374              		.loc 1 147 18 is_stmt 0 view .LVU118
 375 000c 0F48     		ldr	r0, .L29
 376 000e 104A     		ldr	r2, .L29+4
 377 0010 0260     		str	r2, [r0]
 148:Core/Src/tim.c ****   htim7.Init.Prescaler = 7520;
 378              		.loc 1 148 3 is_stmt 1 view .LVU119
 379              		.loc 1 148 24 is_stmt 0 view .LVU120
 380 0012 4FF4EB52 		mov	r2, #7520
 381 0016 4260     		str	r2, [r0, #4]
 149:Core/Src/tim.c ****   htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 382              		.loc 1 149 3 is_stmt 1 view .LVU121
 383              		.loc 1 149 26 is_stmt 0 view .LVU122
 384 0018 8360     		str	r3, [r0, #8]
 150:Core/Src/tim.c ****   htim7.Init.Period = 11154;
 385              		.loc 1 150 3 is_stmt 1 view .LVU123
 386              		.loc 1 150 21 is_stmt 0 view .LVU124
 387 001a 42F69232 		movw	r2, #11154
 388 001e C260     		str	r2, [r0, #12]
 151:Core/Src/tim.c ****   htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 389              		.loc 1 151 3 is_stmt 1 view .LVU125
 390              		.loc 1 151 32 is_stmt 0 view .LVU126
 391 0020 8361     		str	r3, [r0, #24]
 152:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 392              		.loc 1 152 3 is_stmt 1 view .LVU127
 393              		.loc 1 152 7 is_stmt 0 view .LVU128
 394 0022 FFF7FEFF 		bl	HAL_TIM_Base_Init
 395              	.LVL15:
 396              		.loc 1 152 6 view .LVU129
 397 0026 50B9     		cbnz	r0, .L27
 398              	.L24:
 153:Core/Src/tim.c ****   {
 154:Core/Src/tim.c ****     Error_Handler();
 155:Core/Src/tim.c ****   }
 156:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 399              		.loc 1 156 3 is_stmt 1 view .LVU130
 400              		.loc 1 156 37 is_stmt 0 view .LVU131
 401 0028 0023     		movs	r3, #0
 402 002a 0193     		str	r3, [sp, #4]
 157:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 403              		.loc 1 157 3 is_stmt 1 view .LVU132
 404              		.loc 1 157 33 is_stmt 0 view .LVU133
 405 002c 0393     		str	r3, [sp, #12]
 158:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 406              		.loc 1 158 3 is_stmt 1 view .LVU134
 407              		.loc 1 158 7 is_stmt 0 view .LVU135
 408 002e 01A9     		add	r1, sp, #4
 409 0030 0648     		ldr	r0, .L29
 410 0032 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
ARM GAS  /tmp/ccpPygIF.s 			page 11


 411              	.LVL16:
 412              		.loc 1 158 6 view .LVU136
 413 0036 28B9     		cbnz	r0, .L28
 414              	.L23:
 159:Core/Src/tim.c ****   {
 160:Core/Src/tim.c ****     Error_Handler();
 161:Core/Src/tim.c ****   }
 162:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 2 */
 163:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 2 */
 164:Core/Src/tim.c **** 
 165:Core/Src/tim.c **** }
 415              		.loc 1 165 1 view .LVU137
 416 0038 05B0     		add	sp, sp, #20
 417              	.LCFI10:
 418              		.cfi_remember_state
 419              		.cfi_def_cfa_offset 4
 420              		@ sp needed
 421 003a 5DF804FB 		ldr	pc, [sp], #4
 422              	.L27:
 423              	.LCFI11:
 424              		.cfi_restore_state
 154:Core/Src/tim.c ****   }
 425              		.loc 1 154 5 is_stmt 1 view .LVU138
 426 003e FFF7FEFF 		bl	Error_Handler
 427              	.LVL17:
 428 0042 F1E7     		b	.L24
 429              	.L28:
 160:Core/Src/tim.c ****   }
 430              		.loc 1 160 5 view .LVU139
 431 0044 FFF7FEFF 		bl	Error_Handler
 432              	.LVL18:
 433              		.loc 1 165 1 is_stmt 0 view .LVU140
 434 0048 F6E7     		b	.L23
 435              	.L30:
 436 004a 00BF     		.align	2
 437              	.L29:
 438 004c 00000000 		.word	.LANCHOR2
 439 0050 00140040 		.word	1073746944
 440              		.cfi_endproc
 441              	.LFE143:
 443              		.section	.text.MX_TIM8_Init,"ax",%progbits
 444              		.align	1
 445              		.global	MX_TIM8_Init
 446              		.syntax unified
 447              		.thumb
 448              		.thumb_func
 450              	MX_TIM8_Init:
 451              	.LFB144:
 166:Core/Src/tim.c **** /* TIM8 init function */
 167:Core/Src/tim.c **** void MX_TIM8_Init(void)
 168:Core/Src/tim.c **** {
 452              		.loc 1 168 1 is_stmt 1 view -0
 453              		.cfi_startproc
 454              		@ args = 0, pretend = 0, frame = 104
 455              		@ frame_needed = 0, uses_anonymous_args = 0
 456 0000 10B5     		push	{r4, lr}
 457              	.LCFI12:
ARM GAS  /tmp/ccpPygIF.s 			page 12


 458              		.cfi_def_cfa_offset 8
 459              		.cfi_offset 4, -8
 460              		.cfi_offset 14, -4
 461 0002 9AB0     		sub	sp, sp, #104
 462              	.LCFI13:
 463              		.cfi_def_cfa_offset 112
 169:Core/Src/tim.c **** 
 170:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 0 */
 171:Core/Src/tim.c **** 
 172:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 0 */
 173:Core/Src/tim.c **** 
 174:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 464              		.loc 1 174 3 view .LVU142
 465              		.loc 1 174 26 is_stmt 0 view .LVU143
 466 0004 0024     		movs	r4, #0
 467 0006 1694     		str	r4, [sp, #88]
 468 0008 1794     		str	r4, [sp, #92]
 469 000a 1894     		str	r4, [sp, #96]
 470 000c 1994     		str	r4, [sp, #100]
 175:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 471              		.loc 1 175 3 is_stmt 1 view .LVU144
 472              		.loc 1 175 27 is_stmt 0 view .LVU145
 473 000e 1394     		str	r4, [sp, #76]
 474 0010 1494     		str	r4, [sp, #80]
 475 0012 1594     		str	r4, [sp, #84]
 176:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 476              		.loc 1 176 3 is_stmt 1 view .LVU146
 477              		.loc 1 176 22 is_stmt 0 view .LVU147
 478 0014 0C94     		str	r4, [sp, #48]
 479 0016 0D94     		str	r4, [sp, #52]
 480 0018 0E94     		str	r4, [sp, #56]
 481 001a 0F94     		str	r4, [sp, #60]
 482 001c 1094     		str	r4, [sp, #64]
 483 001e 1194     		str	r4, [sp, #68]
 484 0020 1294     		str	r4, [sp, #72]
 177:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 485              		.loc 1 177 3 is_stmt 1 view .LVU148
 486              		.loc 1 177 34 is_stmt 0 view .LVU149
 487 0022 2C22     		movs	r2, #44
 488 0024 2146     		mov	r1, r4
 489 0026 01A8     		add	r0, sp, #4
 490 0028 FFF7FEFF 		bl	memset
 491              	.LVL19:
 178:Core/Src/tim.c **** 
 179:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 1 */
 180:Core/Src/tim.c **** 
 181:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 1 */
 182:Core/Src/tim.c ****   htim8.Instance = TIM8;
 492              		.loc 1 182 3 is_stmt 1 view .LVU150
 493              		.loc 1 182 18 is_stmt 0 view .LVU151
 494 002c 2F48     		ldr	r0, .L45
 495 002e 304B     		ldr	r3, .L45+4
 496 0030 0360     		str	r3, [r0]
 183:Core/Src/tim.c ****   htim8.Init.Prescaler = 53999;
 497              		.loc 1 183 3 is_stmt 1 view .LVU152
 498              		.loc 1 183 24 is_stmt 0 view .LVU153
 499 0032 4DF2EF23 		movw	r3, #53999
ARM GAS  /tmp/ccpPygIF.s 			page 13


 500 0036 4360     		str	r3, [r0, #4]
 184:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 501              		.loc 1 184 3 is_stmt 1 view .LVU154
 502              		.loc 1 184 26 is_stmt 0 view .LVU155
 503 0038 8460     		str	r4, [r0, #8]
 185:Core/Src/tim.c ****   htim8.Init.Period = 99;
 504              		.loc 1 185 3 is_stmt 1 view .LVU156
 505              		.loc 1 185 21 is_stmt 0 view .LVU157
 506 003a 6323     		movs	r3, #99
 507 003c C360     		str	r3, [r0, #12]
 186:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 508              		.loc 1 186 3 is_stmt 1 view .LVU158
 509              		.loc 1 186 28 is_stmt 0 view .LVU159
 510 003e 0461     		str	r4, [r0, #16]
 187:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 511              		.loc 1 187 3 is_stmt 1 view .LVU160
 512              		.loc 1 187 32 is_stmt 0 view .LVU161
 513 0040 4461     		str	r4, [r0, #20]
 188:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 514              		.loc 1 188 3 is_stmt 1 view .LVU162
 515              		.loc 1 188 32 is_stmt 0 view .LVU163
 516 0042 8023     		movs	r3, #128
 517 0044 8361     		str	r3, [r0, #24]
 189:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 518              		.loc 1 189 3 is_stmt 1 view .LVU164
 519              		.loc 1 189 7 is_stmt 0 view .LVU165
 520 0046 FFF7FEFF 		bl	HAL_TIM_Base_Init
 521              	.LVL20:
 522              		.loc 1 189 6 view .LVU166
 523 004a 0028     		cmp	r0, #0
 524 004c 3BD1     		bne	.L39
 525              	.L32:
 190:Core/Src/tim.c ****   {
 191:Core/Src/tim.c ****     Error_Handler();
 192:Core/Src/tim.c ****   }
 193:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 526              		.loc 1 193 3 is_stmt 1 view .LVU167
 527              		.loc 1 193 34 is_stmt 0 view .LVU168
 528 004e 4FF48053 		mov	r3, #4096
 529 0052 1693     		str	r3, [sp, #88]
 194:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 530              		.loc 1 194 3 is_stmt 1 view .LVU169
 531              		.loc 1 194 7 is_stmt 0 view .LVU170
 532 0054 16A9     		add	r1, sp, #88
 533 0056 2548     		ldr	r0, .L45
 534 0058 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 535              	.LVL21:
 536              		.loc 1 194 6 view .LVU171
 537 005c 0028     		cmp	r0, #0
 538 005e 35D1     		bne	.L40
 539              	.L33:
 195:Core/Src/tim.c ****   {
 196:Core/Src/tim.c ****     Error_Handler();
 197:Core/Src/tim.c ****   }
 198:Core/Src/tim.c ****   if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 540              		.loc 1 198 3 is_stmt 1 view .LVU172
 541              		.loc 1 198 7 is_stmt 0 view .LVU173
ARM GAS  /tmp/ccpPygIF.s 			page 14


 542 0060 2248     		ldr	r0, .L45
 543 0062 FFF7FEFF 		bl	HAL_TIM_OC_Init
 544              	.LVL22:
 545              		.loc 1 198 6 view .LVU174
 546 0066 0028     		cmp	r0, #0
 547 0068 33D1     		bne	.L41
 548              	.L34:
 199:Core/Src/tim.c ****   {
 200:Core/Src/tim.c ****     Error_Handler();
 201:Core/Src/tim.c ****   }
 202:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 549              		.loc 1 202 3 is_stmt 1 view .LVU175
 550              		.loc 1 202 37 is_stmt 0 view .LVU176
 551 006a 0023     		movs	r3, #0
 552 006c 1393     		str	r3, [sp, #76]
 203:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 553              		.loc 1 203 3 is_stmt 1 view .LVU177
 554              		.loc 1 203 38 is_stmt 0 view .LVU178
 555 006e 1493     		str	r3, [sp, #80]
 204:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 556              		.loc 1 204 3 is_stmt 1 view .LVU179
 557              		.loc 1 204 33 is_stmt 0 view .LVU180
 558 0070 1593     		str	r3, [sp, #84]
 205:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 559              		.loc 1 205 3 is_stmt 1 view .LVU181
 560              		.loc 1 205 7 is_stmt 0 view .LVU182
 561 0072 13A9     		add	r1, sp, #76
 562 0074 1D48     		ldr	r0, .L45
 563 0076 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 564              	.LVL23:
 565              		.loc 1 205 6 view .LVU183
 566 007a 0028     		cmp	r0, #0
 567 007c 2CD1     		bne	.L42
 568              	.L35:
 206:Core/Src/tim.c ****   {
 207:Core/Src/tim.c ****     Error_Handler();
 208:Core/Src/tim.c ****   }
 209:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_TIMING;
 569              		.loc 1 209 3 is_stmt 1 view .LVU184
 570              		.loc 1 209 20 is_stmt 0 view .LVU185
 571 007e 0022     		movs	r2, #0
 572 0080 0C92     		str	r2, [sp, #48]
 210:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 573              		.loc 1 210 3 is_stmt 1 view .LVU186
 574              		.loc 1 210 19 is_stmt 0 view .LVU187
 575 0082 0D92     		str	r2, [sp, #52]
 211:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 576              		.loc 1 211 3 is_stmt 1 view .LVU188
 577              		.loc 1 211 24 is_stmt 0 view .LVU189
 578 0084 0E92     		str	r2, [sp, #56]
 212:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 579              		.loc 1 212 3 is_stmt 1 view .LVU190
 580              		.loc 1 212 25 is_stmt 0 view .LVU191
 581 0086 0F92     		str	r2, [sp, #60]
 213:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 582              		.loc 1 213 3 is_stmt 1 view .LVU192
 583              		.loc 1 213 24 is_stmt 0 view .LVU193
ARM GAS  /tmp/ccpPygIF.s 			page 15


 584 0088 1092     		str	r2, [sp, #64]
 214:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 585              		.loc 1 214 3 is_stmt 1 view .LVU194
 586              		.loc 1 214 25 is_stmt 0 view .LVU195
 587 008a 1192     		str	r2, [sp, #68]
 215:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 588              		.loc 1 215 3 is_stmt 1 view .LVU196
 589              		.loc 1 215 26 is_stmt 0 view .LVU197
 590 008c 1292     		str	r2, [sp, #72]
 216:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 591              		.loc 1 216 3 is_stmt 1 view .LVU198
 592              		.loc 1 216 7 is_stmt 0 view .LVU199
 593 008e 0CA9     		add	r1, sp, #48
 594 0090 1648     		ldr	r0, .L45
 595 0092 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 596              	.LVL24:
 597              		.loc 1 216 6 view .LVU200
 598 0096 10BB     		cbnz	r0, .L43
 599              	.L36:
 217:Core/Src/tim.c ****   {
 218:Core/Src/tim.c ****     Error_Handler();
 219:Core/Src/tim.c ****   }
 220:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 600              		.loc 1 220 3 is_stmt 1 view .LVU201
 601              		.loc 1 220 40 is_stmt 0 view .LVU202
 602 0098 0023     		movs	r3, #0
 603 009a 0193     		str	r3, [sp, #4]
 221:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 604              		.loc 1 221 3 is_stmt 1 view .LVU203
 605              		.loc 1 221 41 is_stmt 0 view .LVU204
 606 009c 0293     		str	r3, [sp, #8]
 222:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 607              		.loc 1 222 3 is_stmt 1 view .LVU205
 608              		.loc 1 222 34 is_stmt 0 view .LVU206
 609 009e 0393     		str	r3, [sp, #12]
 223:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 610              		.loc 1 223 3 is_stmt 1 view .LVU207
 611              		.loc 1 223 33 is_stmt 0 view .LVU208
 612 00a0 0493     		str	r3, [sp, #16]
 224:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 613              		.loc 1 224 3 is_stmt 1 view .LVU209
 614              		.loc 1 224 35 is_stmt 0 view .LVU210
 615 00a2 0593     		str	r3, [sp, #20]
 225:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 616              		.loc 1 225 3 is_stmt 1 view .LVU211
 617              		.loc 1 225 38 is_stmt 0 view .LVU212
 618 00a4 4FF40052 		mov	r2, #8192
 619 00a8 0692     		str	r2, [sp, #24]
 226:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 620              		.loc 1 226 3 is_stmt 1 view .LVU213
 621              		.loc 1 226 36 is_stmt 0 view .LVU214
 622 00aa 0793     		str	r3, [sp, #28]
 227:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 623              		.loc 1 227 3 is_stmt 1 view .LVU215
 624              		.loc 1 227 36 is_stmt 0 view .LVU216
 625 00ac 0893     		str	r3, [sp, #32]
 228:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
ARM GAS  /tmp/ccpPygIF.s 			page 16


 626              		.loc 1 228 3 is_stmt 1 view .LVU217
 627              		.loc 1 228 39 is_stmt 0 view .LVU218
 628 00ae 4FF00072 		mov	r2, #33554432
 629 00b2 0992     		str	r2, [sp, #36]
 229:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 630              		.loc 1 229 3 is_stmt 1 view .LVU219
 631              		.loc 1 229 37 is_stmt 0 view .LVU220
 632 00b4 0A93     		str	r3, [sp, #40]
 230:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 633              		.loc 1 230 3 is_stmt 1 view .LVU221
 634              		.loc 1 230 40 is_stmt 0 view .LVU222
 635 00b6 0B93     		str	r3, [sp, #44]
 231:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 636              		.loc 1 231 3 is_stmt 1 view .LVU223
 637              		.loc 1 231 7 is_stmt 0 view .LVU224
 638 00b8 01A9     		add	r1, sp, #4
 639 00ba 0C48     		ldr	r0, .L45
 640 00bc FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 641              	.LVL25:
 642              		.loc 1 231 6 view .LVU225
 643 00c0 80B9     		cbnz	r0, .L44
 644              	.L31:
 232:Core/Src/tim.c ****   {
 233:Core/Src/tim.c ****     Error_Handler();
 234:Core/Src/tim.c ****   }
 235:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 2 */
 236:Core/Src/tim.c **** 
 237:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 2 */
 238:Core/Src/tim.c **** 
 239:Core/Src/tim.c **** }
 645              		.loc 1 239 1 view .LVU226
 646 00c2 1AB0     		add	sp, sp, #104
 647              	.LCFI14:
 648              		.cfi_remember_state
 649              		.cfi_def_cfa_offset 8
 650              		@ sp needed
 651 00c4 10BD     		pop	{r4, pc}
 652              	.L39:
 653              	.LCFI15:
 654              		.cfi_restore_state
 191:Core/Src/tim.c ****   }
 655              		.loc 1 191 5 is_stmt 1 view .LVU227
 656 00c6 FFF7FEFF 		bl	Error_Handler
 657              	.LVL26:
 658 00ca C0E7     		b	.L32
 659              	.L40:
 196:Core/Src/tim.c ****   }
 660              		.loc 1 196 5 view .LVU228
 661 00cc FFF7FEFF 		bl	Error_Handler
 662              	.LVL27:
 663 00d0 C6E7     		b	.L33
 664              	.L41:
 200:Core/Src/tim.c ****   }
 665              		.loc 1 200 5 view .LVU229
 666 00d2 FFF7FEFF 		bl	Error_Handler
 667              	.LVL28:
 668 00d6 C8E7     		b	.L34
ARM GAS  /tmp/ccpPygIF.s 			page 17


 669              	.L42:
 207:Core/Src/tim.c ****   }
 670              		.loc 1 207 5 view .LVU230
 671 00d8 FFF7FEFF 		bl	Error_Handler
 672              	.LVL29:
 673 00dc CFE7     		b	.L35
 674              	.L43:
 218:Core/Src/tim.c ****   }
 675              		.loc 1 218 5 view .LVU231
 676 00de FFF7FEFF 		bl	Error_Handler
 677              	.LVL30:
 678 00e2 D9E7     		b	.L36
 679              	.L44:
 233:Core/Src/tim.c ****   }
 680              		.loc 1 233 5 view .LVU232
 681 00e4 FFF7FEFF 		bl	Error_Handler
 682              	.LVL31:
 683              		.loc 1 239 1 is_stmt 0 view .LVU233
 684 00e8 EBE7     		b	.L31
 685              	.L46:
 686 00ea 00BF     		.align	2
 687              	.L45:
 688 00ec 00000000 		.word	.LANCHOR3
 689 00f0 00040140 		.word	1073808384
 690              		.cfi_endproc
 691              	.LFE144:
 693              		.section	.text.HAL_TIM_OC_MspInit,"ax",%progbits
 694              		.align	1
 695              		.global	HAL_TIM_OC_MspInit
 696              		.syntax unified
 697              		.thumb
 698              		.thumb_func
 700              	HAL_TIM_OC_MspInit:
 701              	.LVL32:
 702              	.LFB145:
 240:Core/Src/tim.c **** 
 241:Core/Src/tim.c **** void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
 242:Core/Src/tim.c **** {
 703              		.loc 1 242 1 is_stmt 1 view -0
 704              		.cfi_startproc
 705              		@ args = 0, pretend = 0, frame = 8
 706              		@ frame_needed = 0, uses_anonymous_args = 0
 243:Core/Src/tim.c **** 
 244:Core/Src/tim.c ****   if(tim_ocHandle->Instance==TIM1)
 707              		.loc 1 244 3 view .LVU235
 708              		.loc 1 244 18 is_stmt 0 view .LVU236
 709 0000 0268     		ldr	r2, [r0]
 710              		.loc 1 244 5 view .LVU237
 711 0002 124B     		ldr	r3, .L54
 712 0004 9A42     		cmp	r2, r3
 713 0006 00D0     		beq	.L53
 714 0008 7047     		bx	lr
 715              	.L53:
 242:Core/Src/tim.c **** 
 716              		.loc 1 242 1 view .LVU238
 717 000a 00B5     		push	{lr}
 718              	.LCFI16:
ARM GAS  /tmp/ccpPygIF.s 			page 18


 719              		.cfi_def_cfa_offset 4
 720              		.cfi_offset 14, -4
 721 000c 83B0     		sub	sp, sp, #12
 722              	.LCFI17:
 723              		.cfi_def_cfa_offset 16
 245:Core/Src/tim.c ****   {
 246:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 247:Core/Src/tim.c **** 
 248:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 249:Core/Src/tim.c ****     /* TIM1 clock enable */
 250:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 724              		.loc 1 250 5 is_stmt 1 view .LVU239
 725              	.LBB2:
 726              		.loc 1 250 5 view .LVU240
 727              		.loc 1 250 5 view .LVU241
 728 000e 03F59C33 		add	r3, r3, #79872
 729 0012 5A6C     		ldr	r2, [r3, #68]
 730 0014 42F00102 		orr	r2, r2, #1
 731 0018 5A64     		str	r2, [r3, #68]
 732              		.loc 1 250 5 view .LVU242
 733 001a 5B6C     		ldr	r3, [r3, #68]
 734 001c 03F00103 		and	r3, r3, #1
 735 0020 0193     		str	r3, [sp, #4]
 736              		.loc 1 250 5 view .LVU243
 737 0022 019B     		ldr	r3, [sp, #4]
 738              	.LBE2:
 739              		.loc 1 250 5 view .LVU244
 251:Core/Src/tim.c **** 
 252:Core/Src/tim.c ****     /* TIM1 interrupt Init */
 253:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 11, 0);
 740              		.loc 1 253 5 view .LVU245
 741 0024 0022     		movs	r2, #0
 742 0026 0B21     		movs	r1, #11
 743 0028 1920     		movs	r0, #25
 744              	.LVL33:
 745              		.loc 1 253 5 is_stmt 0 view .LVU246
 746 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 747              	.LVL34:
 254:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 748              		.loc 1 254 5 is_stmt 1 view .LVU247
 749 002e 1920     		movs	r0, #25
 750 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 751              	.LVL35:
 255:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_CC_IRQn, 10, 0);
 752              		.loc 1 255 5 view .LVU248
 753 0034 0022     		movs	r2, #0
 754 0036 0A21     		movs	r1, #10
 755 0038 1B20     		movs	r0, #27
 756 003a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 757              	.LVL36:
 256:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 758              		.loc 1 256 5 view .LVU249
 759 003e 1B20     		movs	r0, #27
 760 0040 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 761              	.LVL37:
 257:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 258:Core/Src/tim.c **** 
ARM GAS  /tmp/ccpPygIF.s 			page 19


 259:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 260:Core/Src/tim.c ****   }
 261:Core/Src/tim.c **** }
 762              		.loc 1 261 1 is_stmt 0 view .LVU250
 763 0044 03B0     		add	sp, sp, #12
 764              	.LCFI18:
 765              		.cfi_def_cfa_offset 4
 766              		@ sp needed
 767 0046 5DF804FB 		ldr	pc, [sp], #4
 768              	.L55:
 769 004a 00BF     		.align	2
 770              	.L54:
 771 004c 00000140 		.word	1073807360
 772              		.cfi_endproc
 773              	.LFE145:
 775              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 776              		.align	1
 777              		.global	HAL_TIM_Base_MspInit
 778              		.syntax unified
 779              		.thumb
 780              		.thumb_func
 782              	HAL_TIM_Base_MspInit:
 783              	.LVL38:
 784              	.LFB146:
 262:Core/Src/tim.c **** 
 263:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 264:Core/Src/tim.c **** {
 785              		.loc 1 264 1 is_stmt 1 view -0
 786              		.cfi_startproc
 787              		@ args = 0, pretend = 0, frame = 16
 788              		@ frame_needed = 0, uses_anonymous_args = 0
 789              		.loc 1 264 1 is_stmt 0 view .LVU252
 790 0000 00B5     		push	{lr}
 791              	.LCFI19:
 792              		.cfi_def_cfa_offset 4
 793              		.cfi_offset 14, -4
 794 0002 85B0     		sub	sp, sp, #20
 795              	.LCFI20:
 796              		.cfi_def_cfa_offset 24
 265:Core/Src/tim.c **** 
 266:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 797              		.loc 1 266 3 is_stmt 1 view .LVU253
 798              		.loc 1 266 20 is_stmt 0 view .LVU254
 799 0004 0368     		ldr	r3, [r0]
 800              		.loc 1 266 5 view .LVU255
 801 0006 224A     		ldr	r2, .L64
 802 0008 9342     		cmp	r3, r2
 803 000a 08D0     		beq	.L61
 267:Core/Src/tim.c ****   {
 268:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 269:Core/Src/tim.c **** 
 270:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 0 */
 271:Core/Src/tim.c ****     /* TIM6 clock enable */
 272:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 273:Core/Src/tim.c **** 
 274:Core/Src/tim.c ****     /* TIM6 interrupt Init */
 275:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 12, 0);
ARM GAS  /tmp/ccpPygIF.s 			page 20


 276:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 277:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 278:Core/Src/tim.c **** 
 279:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 1 */
 280:Core/Src/tim.c ****   }
 281:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM7)
 804              		.loc 1 281 8 is_stmt 1 view .LVU256
 805              		.loc 1 281 10 is_stmt 0 view .LVU257
 806 000c 214A     		ldr	r2, .L64+4
 807 000e 9342     		cmp	r3, r2
 808 0010 18D0     		beq	.L62
 282:Core/Src/tim.c ****   {
 283:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 0 */
 284:Core/Src/tim.c **** 
 285:Core/Src/tim.c ****   /* USER CODE END TIM7_MspInit 0 */
 286:Core/Src/tim.c ****     /* TIM7 clock enable */
 287:Core/Src/tim.c ****     __HAL_RCC_TIM7_CLK_ENABLE();
 288:Core/Src/tim.c **** 
 289:Core/Src/tim.c ****     /* TIM7 interrupt Init */
 290:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM7_IRQn, 13, 0);
 291:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 292:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 293:Core/Src/tim.c **** 
 294:Core/Src/tim.c ****   /* USER CODE END TIM7_MspInit 1 */
 295:Core/Src/tim.c ****   }
 296:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM8)
 809              		.loc 1 296 8 is_stmt 1 view .LVU258
 810              		.loc 1 296 10 is_stmt 0 view .LVU259
 811 0012 214A     		ldr	r2, .L64+8
 812 0014 9342     		cmp	r3, r2
 813 0016 28D0     		beq	.L63
 814              	.LVL39:
 815              	.L56:
 297:Core/Src/tim.c ****   {
 298:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
 299:Core/Src/tim.c **** 
 300:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 0 */
 301:Core/Src/tim.c ****     /* TIM8 clock enable */
 302:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
 303:Core/Src/tim.c **** 
 304:Core/Src/tim.c ****     /* TIM8 interrupt Init */
 305:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM8_CC_IRQn, 9, 0);
 306:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 307:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 308:Core/Src/tim.c **** 
 309:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 1 */
 310:Core/Src/tim.c ****   }
 311:Core/Src/tim.c **** }
 816              		.loc 1 311 1 view .LVU260
 817 0018 05B0     		add	sp, sp, #20
 818              	.LCFI21:
 819              		.cfi_remember_state
 820              		.cfi_def_cfa_offset 4
 821              		@ sp needed
 822 001a 5DF804FB 		ldr	pc, [sp], #4
 823              	.LVL40:
 824              	.L61:
ARM GAS  /tmp/ccpPygIF.s 			page 21


 825              	.LCFI22:
 826              		.cfi_restore_state
 272:Core/Src/tim.c **** 
 827              		.loc 1 272 5 is_stmt 1 view .LVU261
 828              	.LBB3:
 272:Core/Src/tim.c **** 
 829              		.loc 1 272 5 view .LVU262
 272:Core/Src/tim.c **** 
 830              		.loc 1 272 5 view .LVU263
 831 001e 1F4B     		ldr	r3, .L64+12
 832 0020 1A6C     		ldr	r2, [r3, #64]
 833 0022 42F01002 		orr	r2, r2, #16
 834 0026 1A64     		str	r2, [r3, #64]
 272:Core/Src/tim.c **** 
 835              		.loc 1 272 5 view .LVU264
 836 0028 1B6C     		ldr	r3, [r3, #64]
 837 002a 03F01003 		and	r3, r3, #16
 838 002e 0193     		str	r3, [sp, #4]
 272:Core/Src/tim.c **** 
 839              		.loc 1 272 5 view .LVU265
 840 0030 019B     		ldr	r3, [sp, #4]
 841              	.LBE3:
 272:Core/Src/tim.c **** 
 842              		.loc 1 272 5 view .LVU266
 275:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 843              		.loc 1 275 5 view .LVU267
 844 0032 0022     		movs	r2, #0
 845 0034 0C21     		movs	r1, #12
 846 0036 3620     		movs	r0, #54
 847              	.LVL41:
 275:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 848              		.loc 1 275 5 is_stmt 0 view .LVU268
 849 0038 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 850              	.LVL42:
 276:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 851              		.loc 1 276 5 is_stmt 1 view .LVU269
 852 003c 3620     		movs	r0, #54
 853 003e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 854              	.LVL43:
 855 0042 E9E7     		b	.L56
 856              	.LVL44:
 857              	.L62:
 287:Core/Src/tim.c **** 
 858              		.loc 1 287 5 view .LVU270
 859              	.LBB4:
 287:Core/Src/tim.c **** 
 860              		.loc 1 287 5 view .LVU271
 287:Core/Src/tim.c **** 
 861              		.loc 1 287 5 view .LVU272
 862 0044 154B     		ldr	r3, .L64+12
 863 0046 1A6C     		ldr	r2, [r3, #64]
 864 0048 42F02002 		orr	r2, r2, #32
 865 004c 1A64     		str	r2, [r3, #64]
 287:Core/Src/tim.c **** 
 866              		.loc 1 287 5 view .LVU273
 867 004e 1B6C     		ldr	r3, [r3, #64]
 868 0050 03F02003 		and	r3, r3, #32
ARM GAS  /tmp/ccpPygIF.s 			page 22


 869 0054 0293     		str	r3, [sp, #8]
 287:Core/Src/tim.c **** 
 870              		.loc 1 287 5 view .LVU274
 871 0056 029B     		ldr	r3, [sp, #8]
 872              	.LBE4:
 287:Core/Src/tim.c **** 
 873              		.loc 1 287 5 view .LVU275
 290:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 874              		.loc 1 290 5 view .LVU276
 875 0058 0022     		movs	r2, #0
 876 005a 0D21     		movs	r1, #13
 877 005c 3720     		movs	r0, #55
 878              	.LVL45:
 290:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 879              		.loc 1 290 5 is_stmt 0 view .LVU277
 880 005e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 881              	.LVL46:
 291:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 882              		.loc 1 291 5 is_stmt 1 view .LVU278
 883 0062 3720     		movs	r0, #55
 884 0064 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 885              	.LVL47:
 886 0068 D6E7     		b	.L56
 887              	.LVL48:
 888              	.L63:
 302:Core/Src/tim.c **** 
 889              		.loc 1 302 5 view .LVU279
 890              	.LBB5:
 302:Core/Src/tim.c **** 
 891              		.loc 1 302 5 view .LVU280
 302:Core/Src/tim.c **** 
 892              		.loc 1 302 5 view .LVU281
 893 006a 0C4B     		ldr	r3, .L64+12
 894 006c 5A6C     		ldr	r2, [r3, #68]
 895 006e 42F00202 		orr	r2, r2, #2
 896 0072 5A64     		str	r2, [r3, #68]
 302:Core/Src/tim.c **** 
 897              		.loc 1 302 5 view .LVU282
 898 0074 5B6C     		ldr	r3, [r3, #68]
 899 0076 03F00203 		and	r3, r3, #2
 900 007a 0393     		str	r3, [sp, #12]
 302:Core/Src/tim.c **** 
 901              		.loc 1 302 5 view .LVU283
 902 007c 039B     		ldr	r3, [sp, #12]
 903              	.LBE5:
 302:Core/Src/tim.c **** 
 904              		.loc 1 302 5 view .LVU284
 305:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 905              		.loc 1 305 5 view .LVU285
 906 007e 0022     		movs	r2, #0
 907 0080 0921     		movs	r1, #9
 908 0082 2E20     		movs	r0, #46
 909              	.LVL49:
 305:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 910              		.loc 1 305 5 is_stmt 0 view .LVU286
 911 0084 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 912              	.LVL50:
ARM GAS  /tmp/ccpPygIF.s 			page 23


 306:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 913              		.loc 1 306 5 is_stmt 1 view .LVU287
 914 0088 2E20     		movs	r0, #46
 915 008a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 916              	.LVL51:
 917              		.loc 1 311 1 is_stmt 0 view .LVU288
 918 008e C3E7     		b	.L56
 919              	.L65:
 920              		.align	2
 921              	.L64:
 922 0090 00100040 		.word	1073745920
 923 0094 00140040 		.word	1073746944
 924 0098 00040140 		.word	1073808384
 925 009c 00380240 		.word	1073887232
 926              		.cfi_endproc
 927              	.LFE146:
 929              		.section	.text.HAL_TIM_OC_MspDeInit,"ax",%progbits
 930              		.align	1
 931              		.global	HAL_TIM_OC_MspDeInit
 932              		.syntax unified
 933              		.thumb
 934              		.thumb_func
 936              	HAL_TIM_OC_MspDeInit:
 937              	.LVL52:
 938              	.LFB147:
 312:Core/Src/tim.c **** 
 313:Core/Src/tim.c **** void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef* tim_ocHandle)
 314:Core/Src/tim.c **** {
 939              		.loc 1 314 1 is_stmt 1 view -0
 940              		.cfi_startproc
 941              		@ args = 0, pretend = 0, frame = 0
 942              		@ frame_needed = 0, uses_anonymous_args = 0
 943              		.loc 1 314 1 is_stmt 0 view .LVU290
 944 0000 08B5     		push	{r3, lr}
 945              	.LCFI23:
 946              		.cfi_def_cfa_offset 8
 947              		.cfi_offset 3, -8
 948              		.cfi_offset 14, -4
 315:Core/Src/tim.c **** 
 316:Core/Src/tim.c ****   if(tim_ocHandle->Instance==TIM1)
 949              		.loc 1 316 3 is_stmt 1 view .LVU291
 950              		.loc 1 316 18 is_stmt 0 view .LVU292
 951 0002 0268     		ldr	r2, [r0]
 952              		.loc 1 316 5 view .LVU293
 953 0004 074B     		ldr	r3, .L70
 954 0006 9A42     		cmp	r2, r3
 955 0008 00D0     		beq	.L69
 956              	.LVL53:
 957              	.L66:
 317:Core/Src/tim.c ****   {
 318:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 319:Core/Src/tim.c **** 
 320:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 321:Core/Src/tim.c ****     /* Peripheral clock disable */
 322:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 323:Core/Src/tim.c **** 
 324:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
ARM GAS  /tmp/ccpPygIF.s 			page 24


 325:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
 326:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 327:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 328:Core/Src/tim.c **** 
 329:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 330:Core/Src/tim.c ****   }
 331:Core/Src/tim.c **** }
 958              		.loc 1 331 1 view .LVU294
 959 000a 08BD     		pop	{r3, pc}
 960              	.LVL54:
 961              	.L69:
 322:Core/Src/tim.c **** 
 962              		.loc 1 322 5 is_stmt 1 view .LVU295
 963 000c 064A     		ldr	r2, .L70+4
 964 000e 536C     		ldr	r3, [r2, #68]
 965 0010 23F00103 		bic	r3, r3, #1
 966 0014 5364     		str	r3, [r2, #68]
 325:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 967              		.loc 1 325 5 view .LVU296
 968 0016 1920     		movs	r0, #25
 969              	.LVL55:
 325:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 970              		.loc 1 325 5 is_stmt 0 view .LVU297
 971 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 972              	.LVL56:
 326:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 973              		.loc 1 326 5 is_stmt 1 view .LVU298
 974 001c 1B20     		movs	r0, #27
 975 001e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 976              	.LVL57:
 977              		.loc 1 331 1 is_stmt 0 view .LVU299
 978 0022 F2E7     		b	.L66
 979              	.L71:
 980              		.align	2
 981              	.L70:
 982 0024 00000140 		.word	1073807360
 983 0028 00380240 		.word	1073887232
 984              		.cfi_endproc
 985              	.LFE147:
 987              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 988              		.align	1
 989              		.global	HAL_TIM_Base_MspDeInit
 990              		.syntax unified
 991              		.thumb
 992              		.thumb_func
 994              	HAL_TIM_Base_MspDeInit:
 995              	.LVL58:
 996              	.LFB148:
 332:Core/Src/tim.c **** 
 333:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 334:Core/Src/tim.c **** {
 997              		.loc 1 334 1 is_stmt 1 view -0
 998              		.cfi_startproc
 999              		@ args = 0, pretend = 0, frame = 0
 1000              		@ frame_needed = 0, uses_anonymous_args = 0
 1001              		.loc 1 334 1 is_stmt 0 view .LVU301
 1002 0000 08B5     		push	{r3, lr}
ARM GAS  /tmp/ccpPygIF.s 			page 25


 1003              	.LCFI24:
 1004              		.cfi_def_cfa_offset 8
 1005              		.cfi_offset 3, -8
 1006              		.cfi_offset 14, -4
 335:Core/Src/tim.c **** 
 336:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 1007              		.loc 1 336 3 is_stmt 1 view .LVU302
 1008              		.loc 1 336 20 is_stmt 0 view .LVU303
 1009 0002 0368     		ldr	r3, [r0]
 1010              		.loc 1 336 5 view .LVU304
 1011 0004 134A     		ldr	r2, .L80
 1012 0006 9342     		cmp	r3, r2
 1013 0008 06D0     		beq	.L77
 337:Core/Src/tim.c ****   {
 338:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 339:Core/Src/tim.c **** 
 340:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 341:Core/Src/tim.c ****     /* Peripheral clock disable */
 342:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 343:Core/Src/tim.c **** 
 344:Core/Src/tim.c ****     /* TIM6 interrupt Deinit */
 345:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);
 346:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 347:Core/Src/tim.c **** 
 348:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 349:Core/Src/tim.c ****   }
 350:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM7)
 1014              		.loc 1 350 8 is_stmt 1 view .LVU305
 1015              		.loc 1 350 10 is_stmt 0 view .LVU306
 1016 000a 134A     		ldr	r2, .L80+4
 1017 000c 9342     		cmp	r3, r2
 1018 000e 0DD0     		beq	.L78
 351:Core/Src/tim.c ****   {
 352:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 0 */
 353:Core/Src/tim.c **** 
 354:Core/Src/tim.c ****   /* USER CODE END TIM7_MspDeInit 0 */
 355:Core/Src/tim.c ****     /* Peripheral clock disable */
 356:Core/Src/tim.c ****     __HAL_RCC_TIM7_CLK_DISABLE();
 357:Core/Src/tim.c **** 
 358:Core/Src/tim.c ****     /* TIM7 interrupt Deinit */
 359:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM7_IRQn);
 360:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 361:Core/Src/tim.c **** 
 362:Core/Src/tim.c ****   /* USER CODE END TIM7_MspDeInit 1 */
 363:Core/Src/tim.c ****   }
 364:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM8)
 1019              		.loc 1 364 8 is_stmt 1 view .LVU307
 1020              		.loc 1 364 10 is_stmt 0 view .LVU308
 1021 0010 124A     		ldr	r2, .L80+8
 1022 0012 9342     		cmp	r3, r2
 1023 0014 14D0     		beq	.L79
 1024              	.LVL59:
 1025              	.L72:
 365:Core/Src/tim.c ****   {
 366:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
 367:Core/Src/tim.c **** 
 368:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 0 */
ARM GAS  /tmp/ccpPygIF.s 			page 26


 369:Core/Src/tim.c ****     /* Peripheral clock disable */
 370:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
 371:Core/Src/tim.c **** 
 372:Core/Src/tim.c ****     /* TIM8 interrupt Deinit */
 373:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM8_CC_IRQn);
 374:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 375:Core/Src/tim.c **** 
 376:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 1 */
 377:Core/Src/tim.c ****   }
 378:Core/Src/tim.c **** }
 1026              		.loc 1 378 1 view .LVU309
 1027 0016 08BD     		pop	{r3, pc}
 1028              	.LVL60:
 1029              	.L77:
 342:Core/Src/tim.c **** 
 1030              		.loc 1 342 5 is_stmt 1 view .LVU310
 1031 0018 02F50A32 		add	r2, r2, #141312
 1032 001c 136C     		ldr	r3, [r2, #64]
 1033 001e 23F01003 		bic	r3, r3, #16
 1034 0022 1364     		str	r3, [r2, #64]
 345:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 1035              		.loc 1 345 5 view .LVU311
 1036 0024 3620     		movs	r0, #54
 1037              	.LVL61:
 345:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 1038              		.loc 1 345 5 is_stmt 0 view .LVU312
 1039 0026 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1040              	.LVL62:
 1041 002a F4E7     		b	.L72
 1042              	.LVL63:
 1043              	.L78:
 356:Core/Src/tim.c **** 
 1044              		.loc 1 356 5 is_stmt 1 view .LVU313
 1045 002c 02F50932 		add	r2, r2, #140288
 1046 0030 136C     		ldr	r3, [r2, #64]
 1047 0032 23F02003 		bic	r3, r3, #32
 1048 0036 1364     		str	r3, [r2, #64]
 359:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 1049              		.loc 1 359 5 view .LVU314
 1050 0038 3720     		movs	r0, #55
 1051              	.LVL64:
 359:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 1052              		.loc 1 359 5 is_stmt 0 view .LVU315
 1053 003a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1054              	.LVL65:
 1055 003e EAE7     		b	.L72
 1056              	.LVL66:
 1057              	.L79:
 370:Core/Src/tim.c **** 
 1058              		.loc 1 370 5 is_stmt 1 view .LVU316
 1059 0040 02F59A32 		add	r2, r2, #78848
 1060 0044 536C     		ldr	r3, [r2, #68]
 1061 0046 23F00203 		bic	r3, r3, #2
 1062 004a 5364     		str	r3, [r2, #68]
 373:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 1063              		.loc 1 373 5 view .LVU317
 1064 004c 2E20     		movs	r0, #46
ARM GAS  /tmp/ccpPygIF.s 			page 27


 1065              	.LVL67:
 373:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 1066              		.loc 1 373 5 is_stmt 0 view .LVU318
 1067 004e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1068              	.LVL68:
 1069              		.loc 1 378 1 view .LVU319
 1070 0052 E0E7     		b	.L72
 1071              	.L81:
 1072              		.align	2
 1073              	.L80:
 1074 0054 00100040 		.word	1073745920
 1075 0058 00140040 		.word	1073746944
 1076 005c 00040140 		.word	1073808384
 1077              		.cfi_endproc
 1078              	.LFE148:
 1080              		.global	htim8
 1081              		.global	htim7
 1082              		.global	htim6
 1083              		.global	htim1
 1084              		.section	.bss.htim1,"aw",%nobits
 1085              		.align	2
 1086              		.set	.LANCHOR0,. + 0
 1089              	htim1:
 1090 0000 00000000 		.space	76
 1090      00000000 
 1090      00000000 
 1090      00000000 
 1090      00000000 
 1091              		.section	.bss.htim6,"aw",%nobits
 1092              		.align	2
 1093              		.set	.LANCHOR1,. + 0
 1096              	htim6:
 1097 0000 00000000 		.space	76
 1097      00000000 
 1097      00000000 
 1097      00000000 
 1097      00000000 
 1098              		.section	.bss.htim7,"aw",%nobits
 1099              		.align	2
 1100              		.set	.LANCHOR2,. + 0
 1103              	htim7:
 1104 0000 00000000 		.space	76
 1104      00000000 
 1104      00000000 
 1104      00000000 
 1104      00000000 
 1105              		.section	.bss.htim8,"aw",%nobits
 1106              		.align	2
 1107              		.set	.LANCHOR3,. + 0
 1110              	htim8:
 1111 0000 00000000 		.space	76
 1111      00000000 
 1111      00000000 
 1111      00000000 
 1111      00000000 
 1112              		.text
 1113              	.Letext0:
ARM GAS  /tmp/ccpPygIF.s 			page 28


 1114              		.file 2 "/opt/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 1115              		.file 3 "/opt/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 1116              		.file 4 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f723xx.h"
 1117              		.file 5 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 1118              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 1119              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h"
 1120              		.file 8 "Core/Inc/tim.h"
 1121              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_cortex.h"
 1122              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim_ex.h"
 1123              		.file 11 "Core/Inc/main.h"
 1124              		.file 12 "<built-in>"
ARM GAS  /tmp/ccpPygIF.s 			page 29


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccpPygIF.s:20     .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/ccpPygIF.s:26     .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/ccpPygIF.s:246    .text.MX_TIM1_Init:00000000000000d8 $d
     /tmp/ccpPygIF.s:252    .text.MX_TIM6_Init:0000000000000000 $t
     /tmp/ccpPygIF.s:258    .text.MX_TIM6_Init:0000000000000000 MX_TIM6_Init
     /tmp/ccpPygIF.s:342    .text.MX_TIM6_Init:0000000000000048 $d
     /tmp/ccpPygIF.s:348    .text.MX_TIM7_Init:0000000000000000 $t
     /tmp/ccpPygIF.s:354    .text.MX_TIM7_Init:0000000000000000 MX_TIM7_Init
     /tmp/ccpPygIF.s:438    .text.MX_TIM7_Init:000000000000004c $d
     /tmp/ccpPygIF.s:444    .text.MX_TIM8_Init:0000000000000000 $t
     /tmp/ccpPygIF.s:450    .text.MX_TIM8_Init:0000000000000000 MX_TIM8_Init
     /tmp/ccpPygIF.s:688    .text.MX_TIM8_Init:00000000000000ec $d
     /tmp/ccpPygIF.s:694    .text.HAL_TIM_OC_MspInit:0000000000000000 $t
     /tmp/ccpPygIF.s:700    .text.HAL_TIM_OC_MspInit:0000000000000000 HAL_TIM_OC_MspInit
     /tmp/ccpPygIF.s:771    .text.HAL_TIM_OC_MspInit:000000000000004c $d
     /tmp/ccpPygIF.s:776    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccpPygIF.s:782    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccpPygIF.s:922    .text.HAL_TIM_Base_MspInit:0000000000000090 $d
     /tmp/ccpPygIF.s:930    .text.HAL_TIM_OC_MspDeInit:0000000000000000 $t
     /tmp/ccpPygIF.s:936    .text.HAL_TIM_OC_MspDeInit:0000000000000000 HAL_TIM_OC_MspDeInit
     /tmp/ccpPygIF.s:982    .text.HAL_TIM_OC_MspDeInit:0000000000000024 $d
     /tmp/ccpPygIF.s:988    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccpPygIF.s:994    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccpPygIF.s:1074   .text.HAL_TIM_Base_MspDeInit:0000000000000054 $d
     /tmp/ccpPygIF.s:1110   .bss.htim8:0000000000000000 htim8
     /tmp/ccpPygIF.s:1103   .bss.htim7:0000000000000000 htim7
     /tmp/ccpPygIF.s:1096   .bss.htim6:0000000000000000 htim6
     /tmp/ccpPygIF.s:1089   .bss.htim1:0000000000000000 htim1
     /tmp/ccpPygIF.s:1085   .bss.htim1:0000000000000000 $d
     /tmp/ccpPygIF.s:1092   .bss.htim6:0000000000000000 $d
     /tmp/ccpPygIF.s:1099   .bss.htim7:0000000000000000 $d
     /tmp/ccpPygIF.s:1106   .bss.htim8:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_OC_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_OC_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
Error_Handler
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
