#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec 24 23:23:21 2020
# Process ID: 17637
# Current directory: /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1
# Command line: vivado -log pulsegen_v.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source pulsegen_v.tcl -notrace
# Log file: /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v.vdi
# Journal file: /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source pulsegen_v.tcl -notrace
Command: link_design -top pulsegen_v -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 1485.812 ; gain = 273.438 ; free physical = 630 ; free virtual = 33081
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1580.844 ; gain = 95.031 ; free physical = 565 ; free virtual = 33013

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 6b677f95

Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 1985.406 ; gain = 404.562 ; free physical = 268 ; free virtual = 32718

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 6b677f95

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1985.406 ; gain = 0.000 ; free physical = 268 ; free virtual = 32717
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 6b677f95

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1985.406 ; gain = 0.000 ; free physical = 268 ; free virtual = 32717
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 6b677f95

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1985.406 ; gain = 0.000 ; free physical = 268 ; free virtual = 32717
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 6b677f95

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1985.406 ; gain = 0.000 ; free physical = 268 ; free virtual = 32717
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 6b677f95

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1985.406 ; gain = 0.000 ; free physical = 268 ; free virtual = 32717
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 6b677f95

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1985.406 ; gain = 0.000 ; free physical = 268 ; free virtual = 32717
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1985.406 ; gain = 0.000 ; free physical = 268 ; free virtual = 32717
Ending Logic Optimization Task | Checksum: 6b677f95

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1985.406 ; gain = 0.000 ; free physical = 268 ; free virtual = 32717

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 6b677f95

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1985.406 ; gain = 0.000 ; free physical = 268 ; free virtual = 32717

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 6b677f95

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1985.406 ; gain = 0.000 ; free physical = 268 ; free virtual = 32717
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1985.406 ; gain = 499.594 ; free physical = 268 ; free virtual = 32717
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file pulsegen_v_drc_opted.rpt -pb pulsegen_v_drc_opted.pb -rpx pulsegen_v_drc_opted.rpx
Command: report_drc -file pulsegen_v_drc_opted.rpt -pb pulsegen_v_drc_opted.pb -rpx pulsegen_v_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/colin/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2060.742 ; gain = 43.320 ; free physical = 214 ; free virtual = 32674
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2063.742 ; gain = 0.000 ; free physical = 210 ; free virtual = 32671
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 691c43b1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2063.742 ; gain = 0.000 ; free physical = 210 ; free virtual = 32671
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2063.742 ; gain = 0.000 ; free physical = 210 ; free virtual = 32671

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17826bee5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2104.754 ; gain = 41.012 ; free physical = 206 ; free virtual = 32670

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 26f7aab94

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2104.754 ; gain = 41.012 ; free physical = 206 ; free virtual = 32670

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 26f7aab94

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2104.754 ; gain = 41.012 ; free physical = 206 ; free virtual = 32670
Phase 1 Placer Initialization | Checksum: 26f7aab94

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2104.754 ; gain = 41.012 ; free physical = 206 ; free virtual = 32670

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 26f7aab94

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2104.754 ; gain = 41.012 ; free physical = 204 ; free virtual = 32668
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 1c49c0887

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 189 ; free virtual = 32654

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c49c0887

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 189 ; free virtual = 32654

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e5eeba96

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 189 ; free virtual = 32654

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c49c0887

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 188 ; free virtual = 32654

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c49c0887

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 188 ; free virtual = 32654

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 11c76aecc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 185 ; free virtual = 32650

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 11c76aecc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 185 ; free virtual = 32650

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 11c76aecc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 185 ; free virtual = 32650
Phase 3 Detail Placement | Checksum: 11c76aecc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 185 ; free virtual = 32650

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 11c76aecc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 185 ; free virtual = 32650

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11c76aecc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 186 ; free virtual = 32651

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11c76aecc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 186 ; free virtual = 32651

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: a397bd22

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 186 ; free virtual = 32651
Phase 4 Post Placement Optimization and Clean-Up | Checksum: a397bd22

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 186 ; free virtual = 32651
Ending Placer Task | Checksum: 363e4a43

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 202 ; free virtual = 32668
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2216.809 ; gain = 0.000 ; free physical = 200 ; free virtual = 32667
INFO: [Common 17-1381] The checkpoint '/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file pulsegen_v_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2216.809 ; gain = 0.000 ; free physical = 192 ; free virtual = 32658
INFO: [runtcl-4] Executing : report_utilization -file pulsegen_v_utilization_placed.rpt -pb pulsegen_v_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2216.809 ; gain = 0.000 ; free physical = 197 ; free virtual = 32667
INFO: [runtcl-4] Executing : report_control_sets -verbose -file pulsegen_v_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2216.809 ; gain = 0.000 ; free physical = 197 ; free virtual = 32667
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: be0f21a ConstDB: 0 ShapeSum: 2a5d5829 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d809f0ef

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2259.559 ; gain = 42.750 ; free physical = 160 ; free virtual = 32501
Post Restoration Checksum: NetGraph: f1a99fb2 NumContArr: e660513d Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1d809f0ef

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2266.547 ; gain = 49.738 ; free physical = 137 ; free virtual = 32474

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1d809f0ef

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2266.547 ; gain = 49.738 ; free physical = 137 ; free virtual = 32474
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 13fff9d78

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2279.602 ; gain = 62.793 ; free physical = 165 ; free virtual = 32443

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 96e098fa

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2279.602 ; gain = 62.793 ; free physical = 167 ; free virtual = 32445

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 96e098fa

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2279.602 ; gain = 62.793 ; free physical = 167 ; free virtual = 32445
Phase 4 Rip-up And Reroute | Checksum: 96e098fa

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2279.602 ; gain = 62.793 ; free physical = 167 ; free virtual = 32445

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 96e098fa

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2279.602 ; gain = 62.793 ; free physical = 167 ; free virtual = 32445

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 96e098fa

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2279.602 ; gain = 62.793 ; free physical = 167 ; free virtual = 32445
Phase 6 Post Hold Fix | Checksum: 96e098fa

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2279.602 ; gain = 62.793 ; free physical = 167 ; free virtual = 32445

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000362431 %
  Global Horizontal Routing Utilization  = 0.00025355 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 96e098fa

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2279.602 ; gain = 62.793 ; free physical = 166 ; free virtual = 32444

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 96e098fa

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2279.602 ; gain = 62.793 ; free physical = 167 ; free virtual = 32445

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 3d9d23af

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2279.602 ; gain = 62.793 ; free physical = 167 ; free virtual = 32445
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2279.602 ; gain = 62.793 ; free physical = 200 ; free virtual = 32478

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 2279.602 ; gain = 62.793 ; free physical = 200 ; free virtual = 32478
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2279.602 ; gain = 0.000 ; free physical = 199 ; free virtual = 32478
INFO: [Common 17-1381] The checkpoint '/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file pulsegen_v_drc_routed.rpt -pb pulsegen_v_drc_routed.pb -rpx pulsegen_v_drc_routed.rpx
Command: report_drc -file pulsegen_v_drc_routed.rpt -pb pulsegen_v_drc_routed.pb -rpx pulsegen_v_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file pulsegen_v_methodology_drc_routed.rpt -pb pulsegen_v_methodology_drc_routed.pb -rpx pulsegen_v_methodology_drc_routed.rpx
Command: report_methodology -file pulsegen_v_methodology_drc_routed.rpt -pb pulsegen_v_methodology_drc_routed.pb -rpx pulsegen_v_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file pulsegen_v_power_routed.rpt -pb pulsegen_v_power_summary_routed.pb -rpx pulsegen_v_power_routed.rpx
Command: report_power -file pulsegen_v_power_routed.rpt -pb pulsegen_v_power_summary_routed.pb -rpx pulsegen_v_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file pulsegen_v_route_status.rpt -pb pulsegen_v_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file pulsegen_v_timing_summary_routed.rpt -pb pulsegen_v_timing_summary_routed.pb -rpx pulsegen_v_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file pulsegen_v_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file pulsegen_v_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file pulsegen_v_bus_skew_routed.rpt -pb pulsegen_v_bus_skew_routed.pb -rpx pulsegen_v_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Dec 24 23:25:58 2020...
