Item(by='johndoe0815', descendants=None, kids=[25498828, 25498685, 25497535, 25497695], score=None, time=1608573442, title=None, item_type='comment', url=None, parent=25497002, text='Hi,<p>this port of Niklaus Wirth&#x27;s Project Oberon (<a href="http:&#x2F;&#x2F;www.projectoberon.com" rel="nofollow">http:&#x2F;&#x2F;www.projectoberon.com</a>) to RISC-V (rv32im) is the semester project of my student Rikke Solbj√∏rg at the department of computer science at NTNU in Trondheim&#x2F;Norway.<p>The system currently runs in a version of Peter de Wachter&#x27;s emulator modified to use a RISC-V CPU emulation instead of Wirth&#x27;s RISC5 (now isn&#x27;t that confusing? ;-)).<p>Rikke&#x27;s announcement on the Oberon mailing list:\n<a href="http:&#x2F;&#x2F;lists.inf.ethz.ch&#x2F;pipermail&#x2F;oberon&#x2F;2020&#x2F;015269.html" rel="nofollow">http:&#x2F;&#x2F;lists.inf.ethz.ch&#x2F;pipermail&#x2F;oberon&#x2F;2020&#x2F;015269.html</a><p>To answer the obvious question right away: yes, we are working on a FPGA implementation :-). Happy to answer your other questions...')