
12_outputcompare.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000194  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800033c  08000344  00010344  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800033c  0800033c  00010344  2**0
                  CONTENTS
  4 .ARM          00000000  0800033c  0800033c  00010344  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800033c  08000344  00010344  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800033c  0800033c  0001033c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000340  08000340  00010340  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010344  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010344  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010344  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000521  00000000  00000000  00010374  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000011d  00000000  00000000  00010895  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000070  00000000  00000000  000109b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000048  00000000  00000000  00010a28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000190a7  00000000  00000000  00010a70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000bf9  00000000  00000000  00029b17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c0ed  00000000  00000000  0002a710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000b67fd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000000a8  00000000  00000000  000b6850  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000324 	.word	0x08000324

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	08000324 	.word	0x08000324

080001e8 <TIM2_output_compare>:
	/*enable  timer */
	TIM2->CR1=CR1_CEN;

}
void TIM2_output_compare(void)
{
 80001e8:	b480      	push	{r7}
 80001ea:	af00      	add	r7, sp, #0
	/*enable clk acces to gpioa */
	RCC->AHB1ENR|=(1u<<0);
 80001ec:	4b20      	ldr	r3, [pc, #128]	; (8000270 <TIM2_output_compare+0x88>)
 80001ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001f0:	4a1f      	ldr	r2, [pc, #124]	; (8000270 <TIM2_output_compare+0x88>)
 80001f2:	f043 0301 	orr.w	r3, r3, #1
 80001f6:	6313      	str	r3, [r2, #48]	; 0x30
	/* set pa5 to alternate function*/
	GPIOA->MODER&=~(1U<<10);
 80001f8:	4b1e      	ldr	r3, [pc, #120]	; (8000274 <TIM2_output_compare+0x8c>)
 80001fa:	681b      	ldr	r3, [r3, #0]
 80001fc:	4a1d      	ldr	r2, [pc, #116]	; (8000274 <TIM2_output_compare+0x8c>)
 80001fe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000202:	6013      	str	r3, [r2, #0]
	GPIOA->MODER|=(1U<<11);
 8000204:	4b1b      	ldr	r3, [pc, #108]	; (8000274 <TIM2_output_compare+0x8c>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	4a1a      	ldr	r2, [pc, #104]	; (8000274 <TIM2_output_compare+0x8c>)
 800020a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800020e:	6013      	str	r3, [r2, #0]
	/*set alternate function type to tim2 ch1*/
	GPIOA->AFR[1]|= AFR5_TIM;
 8000210:	4b18      	ldr	r3, [pc, #96]	; (8000274 <TIM2_output_compare+0x8c>)
 8000212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000214:	4a17      	ldr	r2, [pc, #92]	; (8000274 <TIM2_output_compare+0x8c>)
 8000216:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800021a:	6253      	str	r3, [r2, #36]	; 0x24




	/*enable clock acces to tim2*/
	RCC->APB1ENR |=TIM2EN;
 800021c:	4b14      	ldr	r3, [pc, #80]	; (8000270 <TIM2_output_compare+0x88>)
 800021e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000220:	4a13      	ldr	r2, [pc, #76]	; (8000270 <TIM2_output_compare+0x88>)
 8000222:	f043 0301 	orr.w	r3, r3, #1
 8000226:	6413      	str	r3, [r2, #64]	; 0x40
	/*set prescaler value */
	TIM2->PSC =1600-1;
 8000228:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800022c:	f240 623f 	movw	r2, #1599	; 0x63f
 8000230:	629a      	str	r2, [r3, #40]	; 0x28

	/*set auto reload value */
	TIM2->ARR =10000-1;
 8000232:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000236:	f242 720f 	movw	r2, #9999	; 0x270f
 800023a:	62da      	str	r2, [r3, #44]	; 0x2c
	/*set output compare toggle mode*/
	TIM2->CCMR1=(1U<<4)|(1U<<5);
 800023c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000240:	2230      	movs	r2, #48	; 0x30
 8000242:	619a      	str	r2, [r3, #24]
	/* enable tim2 ch1 in compare mode*/
	TIM2->CCER |=CCER_CC1E;
 8000244:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000248:	6a1b      	ldr	r3, [r3, #32]
 800024a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800024e:	f043 0301 	orr.w	r3, r3, #1
 8000252:	6213      	str	r3, [r2, #32]


	/* clear counter*/
	TIM2->CNT =0;
 8000254:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000258:	2200      	movs	r2, #0
 800025a:	625a      	str	r2, [r3, #36]	; 0x24
	/*enable  timer */
	TIM2->CR1=CR1_CEN;
 800025c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000260:	2201      	movs	r2, #1
 8000262:	601a      	str	r2, [r3, #0]

}
 8000264:	bf00      	nop
 8000266:	46bd      	mov	sp, r7
 8000268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	40023800 	.word	0x40023800
 8000274:	40020000 	.word	0x40020000

08000278 <main>:
#include "TIM.h"

#define SR_UIF (1<<0)

int main (void)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	af00      	add	r7, sp, #0
	TIM2_output_compare();
 800027c:	f7ff ffb4 	bl	80001e8 <TIM2_output_compare>
 8000280:	2300      	movs	r3, #0


}
 8000282:	4618      	mov	r0, r3
 8000284:	bd80      	pop	{r7, pc}
	...

08000288 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000288:	480d      	ldr	r0, [pc, #52]	; (80002c0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800028a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800028c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000290:	480c      	ldr	r0, [pc, #48]	; (80002c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000292:	490d      	ldr	r1, [pc, #52]	; (80002c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000294:	4a0d      	ldr	r2, [pc, #52]	; (80002cc <LoopForever+0xe>)
  movs r3, #0
 8000296:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000298:	e002      	b.n	80002a0 <LoopCopyDataInit>

0800029a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800029a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800029c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800029e:	3304      	adds	r3, #4

080002a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002a4:	d3f9      	bcc.n	800029a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002a6:	4a0a      	ldr	r2, [pc, #40]	; (80002d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002a8:	4c0a      	ldr	r4, [pc, #40]	; (80002d4 <LoopForever+0x16>)
  movs r3, #0
 80002aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002ac:	e001      	b.n	80002b2 <LoopFillZerobss>

080002ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002b0:	3204      	adds	r2, #4

080002b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002b4:	d3fb      	bcc.n	80002ae <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002b6:	f000 f811 	bl	80002dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002ba:	f7ff ffdd 	bl	8000278 <main>

080002be <LoopForever>:

LoopForever:
  b LoopForever
 80002be:	e7fe      	b.n	80002be <LoopForever>
  ldr   r0, =_estack
 80002c0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002c8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002cc:	08000344 	.word	0x08000344
  ldr r2, =_sbss
 80002d0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002d4:	2000001c 	.word	0x2000001c

080002d8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002d8:	e7fe      	b.n	80002d8 <ADC_IRQHandler>
	...

080002dc <__libc_init_array>:
 80002dc:	b570      	push	{r4, r5, r6, lr}
 80002de:	4d0d      	ldr	r5, [pc, #52]	; (8000314 <__libc_init_array+0x38>)
 80002e0:	4c0d      	ldr	r4, [pc, #52]	; (8000318 <__libc_init_array+0x3c>)
 80002e2:	1b64      	subs	r4, r4, r5
 80002e4:	10a4      	asrs	r4, r4, #2
 80002e6:	2600      	movs	r6, #0
 80002e8:	42a6      	cmp	r6, r4
 80002ea:	d109      	bne.n	8000300 <__libc_init_array+0x24>
 80002ec:	4d0b      	ldr	r5, [pc, #44]	; (800031c <__libc_init_array+0x40>)
 80002ee:	4c0c      	ldr	r4, [pc, #48]	; (8000320 <__libc_init_array+0x44>)
 80002f0:	f000 f818 	bl	8000324 <_init>
 80002f4:	1b64      	subs	r4, r4, r5
 80002f6:	10a4      	asrs	r4, r4, #2
 80002f8:	2600      	movs	r6, #0
 80002fa:	42a6      	cmp	r6, r4
 80002fc:	d105      	bne.n	800030a <__libc_init_array+0x2e>
 80002fe:	bd70      	pop	{r4, r5, r6, pc}
 8000300:	f855 3b04 	ldr.w	r3, [r5], #4
 8000304:	4798      	blx	r3
 8000306:	3601      	adds	r6, #1
 8000308:	e7ee      	b.n	80002e8 <__libc_init_array+0xc>
 800030a:	f855 3b04 	ldr.w	r3, [r5], #4
 800030e:	4798      	blx	r3
 8000310:	3601      	adds	r6, #1
 8000312:	e7f2      	b.n	80002fa <__libc_init_array+0x1e>
 8000314:	0800033c 	.word	0x0800033c
 8000318:	0800033c 	.word	0x0800033c
 800031c:	0800033c 	.word	0x0800033c
 8000320:	08000340 	.word	0x08000340

08000324 <_init>:
 8000324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000326:	bf00      	nop
 8000328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800032a:	bc08      	pop	{r3}
 800032c:	469e      	mov	lr, r3
 800032e:	4770      	bx	lr

08000330 <_fini>:
 8000330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000332:	bf00      	nop
 8000334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000336:	bc08      	pop	{r3}
 8000338:	469e      	mov	lr, r3
 800033a:	4770      	bx	lr
