// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "10/15/2019 20:32:47"

// 
// Device: Altera EP4CGX22CF19C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MCU2 (
	clk,
	rst,
	portIn,
	portOut,
	Macc,
	MaccH,
	testout,
	McodeOut);
input 	clk;
input 	rst;
input 	[15:0] portIn;
output 	[15:0] portOut;
output 	[15:0] Macc;
output 	[15:0] MaccH;
output 	[15:0] testout;
output 	[15:0] McodeOut;

// Design Ports Information
// rst	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[0]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[1]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[2]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[3]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[4]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[5]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[6]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[7]	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[8]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[9]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[10]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[11]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[12]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[13]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[14]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portIn[15]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[0]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[1]	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[2]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[3]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[4]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[5]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[6]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[7]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[8]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[9]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[10]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[11]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[12]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[13]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[14]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// portOut[15]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[1]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[2]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[3]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[4]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[5]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[6]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[7]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[8]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[9]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[10]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[11]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[12]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[13]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[14]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Macc[15]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[0]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[1]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[2]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[3]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[4]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[5]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[6]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[7]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[8]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[9]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[10]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[11]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[12]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[13]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[14]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MaccH[15]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[0]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[1]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[2]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[3]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[4]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[5]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[6]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[7]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[8]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[10]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[11]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[12]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[13]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[14]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// testout[15]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[0]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[1]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[2]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[3]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[4]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[5]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[6]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[7]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[8]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[9]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[10]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[11]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[12]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[13]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[14]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// McodeOut[15]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \rst~input_o ;
wire \portIn[0]~input_o ;
wire \portIn[1]~input_o ;
wire \portIn[2]~input_o ;
wire \portIn[3]~input_o ;
wire \portIn[4]~input_o ;
wire \portIn[5]~input_o ;
wire \portIn[6]~input_o ;
wire \portIn[7]~input_o ;
wire \portIn[8]~input_o ;
wire \portIn[9]~input_o ;
wire \portIn[10]~input_o ;
wire \portIn[11]~input_o ;
wire \portIn[12]~input_o ;
wire \portIn[13]~input_o ;
wire \portIn[14]~input_o ;
wire \portIn[15]~input_o ;
wire \portOut[0]~output_o ;
wire \portOut[1]~output_o ;
wire \portOut[2]~output_o ;
wire \portOut[3]~output_o ;
wire \portOut[4]~output_o ;
wire \portOut[5]~output_o ;
wire \portOut[6]~output_o ;
wire \portOut[7]~output_o ;
wire \portOut[8]~output_o ;
wire \portOut[9]~output_o ;
wire \portOut[10]~output_o ;
wire \portOut[11]~output_o ;
wire \portOut[12]~output_o ;
wire \portOut[13]~output_o ;
wire \portOut[14]~output_o ;
wire \portOut[15]~output_o ;
wire \Macc[0]~output_o ;
wire \Macc[1]~output_o ;
wire \Macc[2]~output_o ;
wire \Macc[3]~output_o ;
wire \Macc[4]~output_o ;
wire \Macc[5]~output_o ;
wire \Macc[6]~output_o ;
wire \Macc[7]~output_o ;
wire \Macc[8]~output_o ;
wire \Macc[9]~output_o ;
wire \Macc[10]~output_o ;
wire \Macc[11]~output_o ;
wire \Macc[12]~output_o ;
wire \Macc[13]~output_o ;
wire \Macc[14]~output_o ;
wire \Macc[15]~output_o ;
wire \MaccH[0]~output_o ;
wire \MaccH[1]~output_o ;
wire \MaccH[2]~output_o ;
wire \MaccH[3]~output_o ;
wire \MaccH[4]~output_o ;
wire \MaccH[5]~output_o ;
wire \MaccH[6]~output_o ;
wire \MaccH[7]~output_o ;
wire \MaccH[8]~output_o ;
wire \MaccH[9]~output_o ;
wire \MaccH[10]~output_o ;
wire \MaccH[11]~output_o ;
wire \MaccH[12]~output_o ;
wire \MaccH[13]~output_o ;
wire \MaccH[14]~output_o ;
wire \MaccH[15]~output_o ;
wire \testout[0]~output_o ;
wire \testout[1]~output_o ;
wire \testout[2]~output_o ;
wire \testout[3]~output_o ;
wire \testout[4]~output_o ;
wire \testout[5]~output_o ;
wire \testout[6]~output_o ;
wire \testout[7]~output_o ;
wire \testout[8]~output_o ;
wire \testout[9]~output_o ;
wire \testout[10]~output_o ;
wire \testout[11]~output_o ;
wire \testout[12]~output_o ;
wire \testout[13]~output_o ;
wire \testout[14]~output_o ;
wire \testout[15]~output_o ;
wire \McodeOut[0]~output_o ;
wire \McodeOut[1]~output_o ;
wire \McodeOut[2]~output_o ;
wire \McodeOut[3]~output_o ;
wire \McodeOut[4]~output_o ;
wire \McodeOut[5]~output_o ;
wire \McodeOut[6]~output_o ;
wire \McodeOut[7]~output_o ;
wire \McodeOut[8]~output_o ;
wire \McodeOut[9]~output_o ;
wire \McodeOut[10]~output_o ;
wire \McodeOut[11]~output_o ;
wire \McodeOut[12]~output_o ;
wire \McodeOut[13]~output_o ;
wire \McodeOut[14]~output_o ;
wire \McodeOut[15]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \MainController|ProgramCounter[0]~8_combout ;
wire \MainController|Selector0~0_combout ;
wire \MainController|rom_cs~q ;
wire \MainController|addr[0]~feeder_combout ;
wire \MainController|addr[1]~feeder_combout ;
wire \MainController|addr[2]~feeder_combout ;
wire \MainController|addr[3]~feeder_combout ;
wire \MainController|addr[4]~feeder_combout ;
wire \MainController|addr[5]~feeder_combout ;
wire \MainController|addr[6]~feeder_combout ;
wire \MainController|addr[7]~feeder_combout ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a14 ;
wire \MainController|romReg[14]~feeder_combout ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a13 ;
wire \MainController|romReg[13]~feeder_combout ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a15 ;
wire \MainController|romReg[15]~feeder_combout ;
wire \MainController|CurrentState~27_combout ;
wire \MainController|CurrentState.10101~q ;
wire \MainController|CurrentState.State22~q ;
wire \MainController|CurrentState.State23~feeder_combout ;
wire \MainController|CurrentState.State23~q ;
wire \MainController|CurrentState~26_combout ;
wire \MainController|CurrentState.State8~q ;
wire \MainController|CurrentState.State9~feeder_combout ;
wire \MainController|CurrentState.State9~q ;
wire \MainController|Selector2~0_combout ;
wire \MainController|Selector2~1_combout ;
wire \MainController|CurrentState.11000~q ;
wire \MainController|CurrentState.State25~q ;
wire \MainController|CurrentState.State26~feeder_combout ;
wire \MainController|CurrentState.State26~q ;
wire \MainController|CurrentState.State27~q ;
wire \MainController|CurrentState~28_combout ;
wire \MainController|CurrentState.State4~q ;
wire \MainController|CurrentState.State5~q ;
wire \MainController|CurrentState.State6~q ;
wire \MainController|CurrentState.State7~q ;
wire \MainController|WideOr8~0_combout ;
wire \MainController|ProgramCounter[0]~9 ;
wire \MainController|ProgramCounter[1]~10_combout ;
wire \MainController|ProgramCounter[1]~11 ;
wire \MainController|ProgramCounter[2]~12_combout ;
wire \MainController|ProgramCounter[2]~13 ;
wire \MainController|ProgramCounter[3]~14_combout ;
wire \MainController|ProgramCounter[3]~15 ;
wire \MainController|ProgramCounter[4]~16_combout ;
wire \MainController|ProgramCounter[4]~17 ;
wire \MainController|ProgramCounter[5]~18_combout ;
wire \MainController|ProgramCounter[5]~19 ;
wire \MainController|ProgramCounter[6]~20_combout ;
wire \MainController|ProgramCounter[6]~21 ;
wire \MainController|ProgramCounter[7]~22_combout ;
wire \MainController|Selector1~0_combout ;
wire \MainController|CurrentState.IDLE~q ;
wire \MainController|CurrentState~29_combout ;
wire \MainController|CurrentState.State1~q ;
wire \MainController|CurrentState.State2~feeder_combout ;
wire \MainController|CurrentState.State2~q ;
wire \MainController|CurrentState.State3~feeder_combout ;
wire \MainController|CurrentState.State3~q ;
wire \MainController|Selector3~0_combout ;
wire \MainController|re~feeder_combout ;
wire \MainController|re~q ;
wire \MainController|re~clkctrl_outclk ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a10 ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a11 ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a9 ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a8 ;
wire \MainController|Decoder1~0_combout ;
wire \MainController|WideOr1~0_combout ;
wire \MainController|Equal0~0_combout ;
wire \MainController|Decoder1~1_combout ;
wire \MainALU|WideOr0~0_combout ;
wire \MainALU|WideOr0~0clkctrl_outclk ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \MainController|romReg[0]~feeder_combout ;
wire \MainController|brin[0]~feeder_combout ;
wire \MainController|brin[0]~0_combout ;
wire \MainController|brin[0]~1_combout ;
wire \MainController|Selector19~0_combout ;
wire \MainController|arin[9]~0_combout ;
wire \MainController|arin[9]~1_combout ;
wire \MainController|arin[9]~2_combout ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a1 ;
wire \MainController|romReg[1]~feeder_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~0_combout ;
wire \MainALU|Add0~0_combout ;
wire \MainALU|Add0~2_cout ;
wire \MainALU|Add0~3_combout ;
wire \MainALU|Mux31~15_combout ;
wire \MainALU|Mux31~14_combout ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a4 ;
wire \MainController|romReg[4]~feeder_combout ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a7 ;
wire \MainController|romReg[7]~feeder_combout ;
wire \MainController|brin[7]~feeder_combout ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a6 ;
wire \MainController|romReg[6]~feeder_combout ;
wire \MainController|brin[6]~feeder_combout ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a5 ;
wire \MainController|romReg[5]~feeder_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ;
wire \MainALU|Mux31~6_combout ;
wire \MainALU|Mux31~17_combout ;
wire \MainALU|Mux16~7_combout ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a3 ;
wire \MainController|romReg[3]~feeder_combout ;
wire \MainALU|Mux20~2_combout ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a2 ;
wire \MainController|romReg[2]~feeder_combout ;
wire \MainALU|Mux31~3_combout ;
wire \MainALU|Mux16~6_combout ;
wire \MainALU|Mux16~8_combout ;
wire \MainALU|Mux16~9_combout ;
wire \MainALU|Mux16~21_combout ;
wire \MainALU|ShiftRight0~31_combout ;
wire \MainALU|Mux31~9_combout ;
wire \MainALU|Add0~14_combout ;
wire \MainALU|Mux29~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|selnose[34]~3_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~1_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout ;
wire \MainALU|Mux31~2_combout ;
wire \MainALU|ShiftRight0~17_combout ;
wire \MainALU|Mux30~0_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~1 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~3 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~5 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~7 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~8_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~1 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~3 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~4_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~0_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~4_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~2_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~0_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~1 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~3 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~5 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~7 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~9 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~11 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~12_combout ;
wire \MainALU|Mux25~7_combout ;
wire \MainALU|Mux29~0_combout ;
wire \MainALU|ShiftLeft0~26_combout ;
wire \MainALU|Mux29~10_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~1 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~2_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~9 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~11 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~12_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~5 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~7 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~8_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~13 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~15 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~16_combout ;
wire \MainALU|Mux23~0_combout ;
wire \MainALU|Mux20~0_combout ;
wire \MainALU|Mux20~1_combout ;
wire \MainALU|Mux23~1_combout ;
wire \MainALU|Mux23~2_combout ;
wire \MainALU|Add0~23_combout ;
wire \MainALU|Add0~20_combout ;
wire \MainALU|Add0~17_combout ;
wire \MainALU|Add0~16 ;
wire \MainALU|Add0~19 ;
wire \MainALU|Add0~22 ;
wire \MainALU|Add0~25 ;
wire \MainALU|Add0~26_combout ;
wire \MainALU|Mux23~3_combout ;
wire \MainALU|ShiftLeft0~23_combout ;
wire \MainALU|ShiftLeft0~11_combout ;
wire \MainALU|ShiftLeft0~12_combout ;
wire \MainALU|ShiftLeft0~13_combout ;
wire \MainALU|Mux20~3_combout ;
wire \MainALU|Mux20~4_combout ;
wire \MainALU|ShiftLeft0~8_combout ;
wire \MainALU|Mux23~4_combout ;
wire \MainALU|Mux23~5_combout ;
wire \MainALU|Mux23~6_combout ;
wire \MainALU|Mux23~7_combout ;
wire \MainController|Selector11~0_combout ;
wire \MainALU|ShiftLeft0~22_combout ;
wire \MainALU|ShiftLeft0~27_combout ;
wire \MainALU|ShiftLeft0~6_combout ;
wire \MainALU|ShiftLeft0~7_combout ;
wire \MainALU|ShiftLeft0~32_combout ;
wire \MainALU|Mux19~5_combout ;
wire \MainALU|Mux19~6_combout ;
wire \MainALU|ShiftRight0~15_combout ;
wire \MainALU|ShiftRight0~14_combout ;
wire \MainALU|ShiftRight0~29_combout ;
wire \MainALU|Mux29~1_combout ;
wire \MainALU|ShiftLeft0~31_combout ;
wire \MainALU|Mux18~2_combout ;
wire \MainALU|ShiftLeft0~28_combout ;
wire \MainALU|ShiftLeft0~15_combout ;
wire \MainALU|ShiftLeft0~16_combout ;
wire \MainALU|ShiftLeft0~5_combout ;
wire \MainALU|ShiftLeft0~17_combout ;
wire \MainALU|Mux18~3_combout ;
wire \MainALU|Mux18~4_combout ;
wire \MainALU|Add0~33 ;
wire \MainALU|Add0~35 ;
wire \MainALU|Add0~36_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|selnose[17]~1_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|selnose[0]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[16]~78_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ;
wire \MainALU|Mux18~5_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~9 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~11 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~13 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~15 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~17 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~18_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~3 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~5 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~7 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~9 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~11 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~12_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~10_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~8_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~6_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~4_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~13 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~15 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~17 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~19 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~21 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~22_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~20_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~16_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~14_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~18_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~12_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~16_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~14_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~17 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~19 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~21 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~23 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~25 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~26_combout ;
wire \MainALU|Mux18~6_combout ;
wire \MainALU|Mux18~7_combout ;
wire \MainALU|Mux18~8_combout ;
wire \MainALU|Mux18~9_combout ;
wire \MainALU|Mux18~10_combout ;
wire \MainController|Selector6~0_combout ;
wire \MainALU|ShiftRight0~1_combout ;
wire \MainALU|ShiftRight0~28_combout ;
wire \MainALU|ShiftLeft0~14_combout ;
wire \MainALU|Mux19~2_combout ;
wire \MainALU|Mux19~3_combout ;
wire \MainALU|Mux19~4_combout ;
wire \MainALU|Add0~34_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~24_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[33]~80_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[32]~81_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ;
wire \MainALU|Mux19~7_combout ;
wire \MainALU|Mux19~8_combout ;
wire \MainALU|Mux19~9_combout ;
wire \MainALU|Mux19~10_combout ;
wire \MainALU|Mux19~11_combout ;
wire \MainALU|Mux19~12_combout ;
wire \MainController|Selector7~0_combout ;
wire \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a12 ;
wire \MainALU|ShiftLeft0~30_combout ;
wire \MainALU|Mux17~2_combout ;
wire \MainALU|Mux17~3_combout ;
wire \MainALU|Mux17~4_combout ;
wire \MainALU|ShiftRight0~30_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|selnose[17]~6_combout ;
wire \MainALU|Mux16~10_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~13 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~14_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~23 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~24_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~19 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~20_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~27 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~28_combout ;
wire \MainALU|Mux17~5_combout ;
wire \MainALU|Mux16~11_combout ;
wire \MainALU|Add0~37 ;
wire \MainALU|Add0~38_combout ;
wire \MainALU|Mux17~6_combout ;
wire \MainALU|Mux17~7_combout ;
wire \MainALU|Mux17~8_combout ;
wire \MainALU|Mux17~9_combout ;
wire \MainALU|Mux17~10_combout ;
wire \MainController|Selector5~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[17]~76_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[17]~77_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[34]~79_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[51]~82_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|selnose[68]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[50]~83_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[49]~84_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[48]~85_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[68]~86_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|selnose[85]~5_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[67]~87_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[66]~88_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[65]~89_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[64]~90_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[85]~91_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[84]~92_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[83]~93_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[82]~94_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[81]~95_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[80]~96_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[102]~97_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[101]~98_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[100]~99_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[99]~100_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[98]~101_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[97]~102_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[96]~103_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[119]~105_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[119]~104_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[118]~106_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[117]~107_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[116]~108_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[115]~109_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[114]~110_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[113]~111_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[112]~112_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[136]~231_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[136]~113_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[135]~114_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[135]~197_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[134]~115_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[133]~116_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[132]~117_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[131]~118_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[130]~119_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[129]~120_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[128]~121_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ;
wire \MainALU|Mux25~8_combout ;
wire \MainALU|Mux29~6_combout ;
wire \MainALU|Mux27~4_combout ;
wire \MainALU|Mux27~5_combout ;
wire \MainALU|Mux27~6_combout ;
wire \MainALU|Mux25~2_combout ;
wire \MainALU|Mux25~3_combout ;
wire \MainALU|ShiftRight0~8_combout ;
wire \MainALU|ShiftRight0~4_combout ;
wire \MainALU|ShiftRight0~21_combout ;
wire \MainALU|Mux25~4_combout ;
wire \MainALU|Mux25~6_combout ;
wire \MainALU|Mux25~5_combout ;
wire \MainALU|Add0~21_combout ;
wire \MainALU|Mux25~combout ;
wire \MainController|Selector13~0_combout ;
wire \MainALU|ShiftRight0~19_combout ;
wire \MainALU|ShiftRight0~18_combout ;
wire \MainALU|ShiftRight0~20_combout ;
wire \MainALU|Mux30~1_combout ;
wire \MainALU|ShiftRight0~12_combout ;
wire \MainALU|ShiftRight0~11_combout ;
wire \MainALU|ShiftRight0~13_combout ;
wire \MainALU|ShiftRight0~16_combout ;
wire \MainALU|Mux31~10_combout ;
wire \MainALU|Mux31~11_combout ;
wire \MainALU|Mux30~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[153]~198_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[153]~122_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[152]~123_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[152]~199_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[151]~124_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[151]~200_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[150]~125_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[149]~126_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[148]~127_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[147]~128_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[146]~129_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[145]~130_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[144]~131_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[170]~201_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[170]~132_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[169]~133_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[169]~202_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[168]~203_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[168]~134_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[167]~135_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[167]~204_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[166]~136_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[165]~137_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[164]~138_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[163]~139_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[162]~140_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[161]~141_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[160]~142_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[187]~205_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[187]~143_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[186]~144_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[186]~206_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[185]~145_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[185]~207_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[184]~208_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[184]~146_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[183]~147_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[183]~209_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[182]~148_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[181]~149_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[180]~150_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[179]~151_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[178]~152_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[177]~153_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[176]~154_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[204]~155_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[204]~210_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[203]~211_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[203]~156_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[202]~157_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[202]~212_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[201]~158_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[201]~213_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[200]~214_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[200]~159_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[199]~215_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[199]~160_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[198]~161_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[197]~162_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[196]~163_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[195]~164_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[194]~165_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[193]~166_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[192]~167_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[221]~168_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[221]~216_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[220]~217_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[220]~169_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[219]~170_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[219]~218_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[218]~219_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[218]~171_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[217]~172_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[217]~220_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[216]~173_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[216]~221_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[215]~174_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[215]~222_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[214]~175_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[213]~176_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[212]~177_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[211]~178_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[210]~179_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[209]~180_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[208]~181_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29 ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ;
wire \MainALU|Mux30~7_combout ;
wire \MainALU|ShiftLeft0~34_combout ;
wire \MainALU|Mux30~2_combout ;
wire \MainALU|Mux30~3_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~2_combout ;
wire \MainALU|Add0~5_combout ;
wire \MainALU|Add0~4 ;
wire \MainALU|Add0~6_combout ;
wire \MainALU|Mux30~4_combout ;
wire \MainALU|Mux30~5_combout ;
wire \MainController|Selector18~0_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~6_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~10_combout ;
wire \MainALU|Add0~18_combout ;
wire \MainALU|Mux26~7_combout ;
wire \MainALU|Mux26~4_combout ;
wire \MainALU|Mux26~5_combout ;
wire \MainALU|Mux26~8_combout ;
wire \MainALU|Mux26~9_combout ;
wire \MainALU|Mux26~10_combout ;
wire \MainALU|Mux26~6_combout ;
wire \MainALU|Mux26~combout ;
wire \MainController|Selector14~0_combout ;
wire \MainALU|ShiftLeft0~18_combout ;
wire \MainALU|ShiftLeft0~19_combout ;
wire \MainALU|Mux21~4_combout ;
wire \MainALU|Mux21~5_combout ;
wire \MainALU|Mux21~6_combout ;
wire \MainALU|Add0~27 ;
wire \MainALU|Add0~29 ;
wire \MainALU|Add0~30_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~20_combout ;
wire \MainALU|Mux21~0_combout ;
wire \MainALU|Mux21~1_combout ;
wire \MainALU|Mux21~2_combout ;
wire \MainALU|Mux21~3_combout ;
wire \MainALU|Mux21~7_combout ;
wire \MainController|Selector9~0_combout ;
wire \MainALU|Add0~31 ;
wire \MainALU|Add0~32_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~22_combout ;
wire \MainALU|Mux20~5_combout ;
wire \MainALU|Mux20~6_combout ;
wire \MainALU|Mux20~7_combout ;
wire \MainALU|Mux20~8_combout ;
wire \MainALU|ShiftRight0~25_combout ;
wire \MainALU|ShiftRight0~26_combout ;
wire \MainALU|ShiftRight0~27_combout ;
wire \MainALU|Mux20~9_combout ;
wire \MainALU|Mux20~10_combout ;
wire \MainALU|ShiftLeft0~21_combout ;
wire \MainALU|Mux20~11_combout ;
wire \MainALU|Mux20~12_combout ;
wire \MainController|Selector8~0_combout ;
wire \MainALU|ShiftRight0~3_combout ;
wire \MainALU|ShiftRight0~22_combout ;
wire \MainALU|ShiftRight0~23_combout ;
wire \MainALU|ShiftRight0~7_combout ;
wire \MainALU|ShiftRight0~9_combout ;
wire \MainALU|Mux29~2_combout ;
wire \MainALU|Mux29~3_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~4_combout ;
wire \MainALU|Add0~8_combout ;
wire \MainALU|Add0~7 ;
wire \MainALU|Add0~9_combout ;
wire \MainALU|Mux29~5_combout ;
wire \MainALU|Mux29~11_combout ;
wire \MainALU|Mux29~12_combout ;
wire \MainALU|Mux29~7_combout ;
wire \MainALU|Mux29~8_combout ;
wire \MainALU|Mux29~9_combout ;
wire \MainController|Selector17~0_combout ;
wire \MainALU|ShiftLeft0~9_combout ;
wire \MainALU|ShiftLeft0~10_combout ;
wire \MainALU|Mux28~2_combout ;
wire \MainALU|Mux28~6_combout ;
wire \MainALU|Mux28~7_combout ;
wire \MainALU|Mux28~3_combout ;
wire \MainALU|Add0~11_combout ;
wire \MainALU|Add0~10 ;
wire \MainALU|Add0~12_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~6_combout ;
wire \MainALU|Mux28~4_combout ;
wire \MainALU|ShiftRight0~24_combout ;
wire \MainALU|Mux28~0_combout ;
wire \MainALU|Mux28~1_combout ;
wire \MainALU|Mux28~5_combout ;
wire \MainController|Selector16~0_combout ;
wire \MainALU|Add0~13 ;
wire \MainALU|Add0~15_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~8_combout ;
wire \MainALU|Mux27~12_combout ;
wire \MainALU|Mux27~13_combout ;
wire \MainALU|ShiftRight0~5_combout ;
wire \MainALU|ShiftRight0~10_combout ;
wire \MainALU|Mux27~10_combout ;
wire \MainALU|Mux27~7_combout ;
wire \MainALU|Mux27~8_combout ;
wire \MainALU|Mux27~11_combout ;
wire \MainALU|Mux27~9_combout ;
wire \MainALU|Mux27~combout ;
wire \MainController|Selector15~0_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~0_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~10_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~14_combout ;
wire \MainALU|Mux24~2_combout ;
wire \MainALU|Mux24~3_combout ;
wire \MainALU|Mux24~4_combout ;
wire \MainALU|Mux24~6_combout ;
wire \MainALU|Mux24~7_combout ;
wire \MainALU|Mux24~8_combout ;
wire \MainALU|Mux24~5_combout ;
wire \MainALU|Add0~24_combout ;
wire \MainALU|Mux24~combout ;
wire \MainController|Selector12~0_combout ;
wire \MainALU|ShiftLeft0~20_combout ;
wire \MainALU|ShiftLeft0~25_combout ;
wire \MainALU|Mux22~9_combout ;
wire \MainALU|Mux22~6_combout ;
wire \MainALU|Mux22~7_combout ;
wire \MainALU|Add0~28_combout ;
wire \MainALU|Mux22~2_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~18_combout ;
wire \MainALU|Mux22~3_combout ;
wire \MainALU|Mux22~4_combout ;
wire \MainALU|Mux22~5_combout ;
wire \MainALU|Mux22~8_combout ;
wire \MainController|Selector10~0_combout ;
wire \MainALU|ShiftLeft0~24_combout ;
wire \MainALU|ShiftLeft0~29_combout ;
wire \MainALU|Mux16~12_combout ;
wire \MainALU|ShiftLeft0~33_combout ;
wire \MainALU|Mux16~13_combout ;
wire \MainALU|Mux16~14_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~15 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~16_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~25 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~26_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~21 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~22_combout ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~29 ;
wire \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~30_combout ;
wire \MainALU|Mux16~22_combout ;
wire \MainALU|Mux16~15_combout ;
wire \MainALU|Mux16~16_combout ;
wire \MainALU|Add0~39 ;
wire \MainALU|Add0~40_combout ;
wire \MainALU|Mux16~17_combout ;
wire \MainALU|Mux16~18_combout ;
wire \MainALU|Mux16~19_combout ;
wire \MainALU|Mux16~20_combout ;
wire \MainALU|Mux16~23_combout ;
wire \MainController|Selector4~0_combout ;
wire \MainALU|ShiftRight0~0_combout ;
wire \MainALU|ShiftRight0~2_combout ;
wire \MainALU|ShiftRight0~6_combout ;
wire \MainALU|ShiftLeft0~4_combout ;
wire \MainALU|Mux31~7_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[238]~223_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[238]~182_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[237]~183_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[237]~224_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[236]~225_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[236]~184_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[235]~226_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[235]~185_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[234]~186_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[234]~227_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[233]~228_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[233]~187_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[232]~188_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[232]~229_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[231]~189_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[231]~230_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[230]~190_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[229]~191_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[228]~192_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[227]~193_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[226]~194_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[225]~195_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|StageOut[224]~196_combout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout ;
wire \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ;
wire \MainALU|Mux31~8_combout ;
wire \MainALU|Mux31~12_combout ;
wire \MainALU|Mux31~4_combout ;
wire \MainALU|Mux31~5_combout ;
wire \MainALU|Mux31~13_combout ;
wire \MainALU|Mux31~16_combout ;
wire [31:0] \MainALU|dataAcc ;
wire [15:0] \MainController|brin ;
wire [15:0] \MainController|arin ;
wire [3:0] \MainController|functionSelect ;
wire [15:0] \MainController|romReg ;
wire [7:0] \MainController|ProgramCounter ;
wire [7:0] \MainController|addr ;
wire [16:0] \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a ;
wire [17:0] \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a ;
wire [17:0] \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a ;
wire [17:0] \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a ;
wire [17:0] \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a ;

wire [17:0] \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0~portadataout  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a1  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a2  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a3  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a4  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a5  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a6  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a7  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a8  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a9  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a10  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a11  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a12  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a13  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a14  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a15  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

// Location: IOOBUF_X10_Y0_N9
cycloneiv_io_obuf \portOut[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[0]~output .bus_hold = "false";
defparam \portOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N23
cycloneiv_io_obuf \portOut[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[1]~output .bus_hold = "false";
defparam \portOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y41_N9
cycloneiv_io_obuf \portOut[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[2]~output .bus_hold = "false";
defparam \portOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y41_N2
cycloneiv_io_obuf \portOut[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[3]~output .bus_hold = "false";
defparam \portOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cycloneiv_io_obuf \portOut[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[4]~output .bus_hold = "false";
defparam \portOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N16
cycloneiv_io_obuf \portOut[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[5]~output .bus_hold = "false";
defparam \portOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y41_N9
cycloneiv_io_obuf \portOut[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[6]~output .bus_hold = "false";
defparam \portOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneiv_io_obuf \portOut[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[7]~output .bus_hold = "false";
defparam \portOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneiv_io_obuf \portOut[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[8]~output .bus_hold = "false";
defparam \portOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y9_N9
cycloneiv_io_obuf \portOut[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[9]~output .bus_hold = "false";
defparam \portOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N16
cycloneiv_io_obuf \portOut[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[10]~output .bus_hold = "false";
defparam \portOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N2
cycloneiv_io_obuf \portOut[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[11]~output .bus_hold = "false";
defparam \portOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y41_N9
cycloneiv_io_obuf \portOut[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[12]~output .bus_hold = "false";
defparam \portOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
cycloneiv_io_obuf \portOut[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[13]~output .bus_hold = "false";
defparam \portOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y41_N9
cycloneiv_io_obuf \portOut[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[14]~output .bus_hold = "false";
defparam \portOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneiv_io_obuf \portOut[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\portOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \portOut[15]~output .bus_hold = "false";
defparam \portOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N9
cycloneiv_io_obuf \Macc[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[0]~output .bus_hold = "false";
defparam \Macc[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y41_N2
cycloneiv_io_obuf \Macc[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[1]~output .bus_hold = "false";
defparam \Macc[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N23
cycloneiv_io_obuf \Macc[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[2]~output .bus_hold = "false";
defparam \Macc[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y41_N2
cycloneiv_io_obuf \Macc[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[3]~output .bus_hold = "false";
defparam \Macc[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N9
cycloneiv_io_obuf \Macc[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[4]~output .bus_hold = "false";
defparam \Macc[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y41_N9
cycloneiv_io_obuf \Macc[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[5]~output .bus_hold = "false";
defparam \Macc[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y41_N2
cycloneiv_io_obuf \Macc[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[6]~output .bus_hold = "false";
defparam \Macc[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneiv_io_obuf \Macc[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[7]~output .bus_hold = "false";
defparam \Macc[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cycloneiv_io_obuf \Macc[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[8]~output .bus_hold = "false";
defparam \Macc[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N9
cycloneiv_io_obuf \Macc[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[9]~output .bus_hold = "false";
defparam \Macc[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneiv_io_obuf \Macc[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[10]~output .bus_hold = "false";
defparam \Macc[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y41_N9
cycloneiv_io_obuf \Macc[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[11]~output .bus_hold = "false";
defparam \Macc[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N16
cycloneiv_io_obuf \Macc[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[12]~output .bus_hold = "false";
defparam \Macc[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N2
cycloneiv_io_obuf \Macc[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[13]~output .bus_hold = "false";
defparam \Macc[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N2
cycloneiv_io_obuf \Macc[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[14]~output .bus_hold = "false";
defparam \Macc[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N23
cycloneiv_io_obuf \Macc[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Macc[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Macc[15]~output .bus_hold = "false";
defparam \Macc[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneiv_io_obuf \MaccH[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[0]~output .bus_hold = "false";
defparam \MaccH[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cycloneiv_io_obuf \MaccH[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[1]~output .bus_hold = "false";
defparam \MaccH[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y41_N9
cycloneiv_io_obuf \MaccH[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[2]~output .bus_hold = "false";
defparam \MaccH[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y41_N23
cycloneiv_io_obuf \MaccH[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[3]~output .bus_hold = "false";
defparam \MaccH[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneiv_io_obuf \MaccH[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[4]~output .bus_hold = "false";
defparam \MaccH[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N9
cycloneiv_io_obuf \MaccH[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[5]~output .bus_hold = "false";
defparam \MaccH[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y41_N9
cycloneiv_io_obuf \MaccH[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[6]~output .bus_hold = "false";
defparam \MaccH[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N23
cycloneiv_io_obuf \MaccH[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[7]~output .bus_hold = "false";
defparam \MaccH[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N16
cycloneiv_io_obuf \MaccH[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[8]~output .bus_hold = "false";
defparam \MaccH[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y41_N2
cycloneiv_io_obuf \MaccH[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[9]~output .bus_hold = "false";
defparam \MaccH[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneiv_io_obuf \MaccH[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[10]~output .bus_hold = "false";
defparam \MaccH[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneiv_io_obuf \MaccH[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[11]~output .bus_hold = "false";
defparam \MaccH[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y41_N2
cycloneiv_io_obuf \MaccH[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[12]~output .bus_hold = "false";
defparam \MaccH[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y41_N2
cycloneiv_io_obuf \MaccH[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[13]~output .bus_hold = "false";
defparam \MaccH[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y41_N2
cycloneiv_io_obuf \MaccH[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[14]~output .bus_hold = "false";
defparam \MaccH[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y41_N2
cycloneiv_io_obuf \MaccH[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MaccH[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \MaccH[15]~output .bus_hold = "false";
defparam \MaccH[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y41_N2
cycloneiv_io_obuf \testout[0]~output (
	.i(\MainALU|dataAcc [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[0]~output .bus_hold = "false";
defparam \testout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N16
cycloneiv_io_obuf \testout[1]~output (
	.i(\MainALU|dataAcc [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[1]~output .bus_hold = "false";
defparam \testout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N2
cycloneiv_io_obuf \testout[2]~output (
	.i(\MainALU|dataAcc [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[2]~output .bus_hold = "false";
defparam \testout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y19_N9
cycloneiv_io_obuf \testout[3]~output (
	.i(\MainALU|dataAcc [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[3]~output .bus_hold = "false";
defparam \testout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y25_N9
cycloneiv_io_obuf \testout[4]~output (
	.i(\MainALU|dataAcc [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[4]~output .bus_hold = "false";
defparam \testout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y19_N2
cycloneiv_io_obuf \testout[5]~output (
	.i(\MainALU|dataAcc [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[5]~output .bus_hold = "false";
defparam \testout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N9
cycloneiv_io_obuf \testout[6]~output (
	.i(\MainALU|dataAcc [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[6]~output .bus_hold = "false";
defparam \testout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y16_N9
cycloneiv_io_obuf \testout[7]~output (
	.i(\MainALU|dataAcc [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[7]~output .bus_hold = "false";
defparam \testout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y23_N2
cycloneiv_io_obuf \testout[8]~output (
	.i(\MainALU|dataAcc [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[8]~output .bus_hold = "false";
defparam \testout[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y27_N9
cycloneiv_io_obuf \testout[9]~output (
	.i(\MainALU|dataAcc [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[9]~output .bus_hold = "false";
defparam \testout[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y27_N2
cycloneiv_io_obuf \testout[10]~output (
	.i(\MainALU|dataAcc [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[10]~output .bus_hold = "false";
defparam \testout[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N23
cycloneiv_io_obuf \testout[11]~output (
	.i(\MainALU|dataAcc [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[11]~output .bus_hold = "false";
defparam \testout[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N16
cycloneiv_io_obuf \testout[12]~output (
	.i(\MainALU|dataAcc [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[12]~output .bus_hold = "false";
defparam \testout[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
cycloneiv_io_obuf \testout[13]~output (
	.i(\MainALU|dataAcc [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[13]~output .bus_hold = "false";
defparam \testout[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y31_N2
cycloneiv_io_obuf \testout[14]~output (
	.i(\MainALU|dataAcc [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[14]~output .bus_hold = "false";
defparam \testout[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y41_N9
cycloneiv_io_obuf \testout[15]~output (
	.i(\MainALU|dataAcc [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\testout[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \testout[15]~output .bus_hold = "false";
defparam \testout[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y41_N2
cycloneiv_io_obuf \McodeOut[0]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[0]~output .bus_hold = "false";
defparam \McodeOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y30_N9
cycloneiv_io_obuf \McodeOut[1]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[1]~output .bus_hold = "false";
defparam \McodeOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y28_N2
cycloneiv_io_obuf \McodeOut[2]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[2]~output .bus_hold = "false";
defparam \McodeOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y41_N2
cycloneiv_io_obuf \McodeOut[3]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[3]~output .bus_hold = "false";
defparam \McodeOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y25_N2
cycloneiv_io_obuf \McodeOut[4]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[4]~output .bus_hold = "false";
defparam \McodeOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneiv_io_obuf \McodeOut[5]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[5]~output .bus_hold = "false";
defparam \McodeOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneiv_io_obuf \McodeOut[6]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[6]~output .bus_hold = "false";
defparam \McodeOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y41_N2
cycloneiv_io_obuf \McodeOut[7]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[7]~output .bus_hold = "false";
defparam \McodeOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y41_N9
cycloneiv_io_obuf \McodeOut[8]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a8 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[8]~output .bus_hold = "false";
defparam \McodeOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y28_N9
cycloneiv_io_obuf \McodeOut[9]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a9 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[9]~output .bus_hold = "false";
defparam \McodeOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y23_N9
cycloneiv_io_obuf \McodeOut[10]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a10 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[10]~output .bus_hold = "false";
defparam \McodeOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N9
cycloneiv_io_obuf \McodeOut[11]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a11 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[11]~output .bus_hold = "false";
defparam \McodeOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
cycloneiv_io_obuf \McodeOut[12]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a12 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[12]~output .bus_hold = "false";
defparam \McodeOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y31_N9
cycloneiv_io_obuf \McodeOut[13]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a13 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[13]~output .bus_hold = "false";
defparam \McodeOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y30_N2
cycloneiv_io_obuf \McodeOut[14]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a14 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[14]~output .bus_hold = "false";
defparam \McodeOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y41_N9
cycloneiv_io_obuf \McodeOut[15]~output (
	.i(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a15 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\McodeOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \McodeOut[15]~output .bus_hold = "false";
defparam \McodeOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneiv_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N10
cycloneiv_lcell_comb \MainController|ProgramCounter[0]~8 (
// Equation(s):
// \MainController|ProgramCounter[0]~8_combout  = \MainController|ProgramCounter [0] $ (VCC)
// \MainController|ProgramCounter[0]~9  = CARRY(\MainController|ProgramCounter [0])

	.dataa(\MainController|ProgramCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainController|ProgramCounter[0]~8_combout ),
	.cout(\MainController|ProgramCounter[0]~9 ));
// synopsys translate_off
defparam \MainController|ProgramCounter[0]~8 .lut_mask = 16'h55AA;
defparam \MainController|ProgramCounter[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N2
cycloneiv_lcell_comb \MainController|Selector0~0 (
// Equation(s):
// \MainController|Selector0~0_combout  = ((!\MainController|CurrentState.State3~q  & \MainController|rom_cs~q )) # (!\MainController|CurrentState.IDLE~q )

	.dataa(\MainController|CurrentState.State3~q ),
	.datab(gnd),
	.datac(\MainController|rom_cs~q ),
	.datad(\MainController|CurrentState.IDLE~q ),
	.cin(gnd),
	.combout(\MainController|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector0~0 .lut_mask = 16'h50FF;
defparam \MainController|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N3
dffeas \MainController|rom_cs (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|rom_cs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|rom_cs .is_wysiwyg = "true";
defparam \MainController|rom_cs .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N28
cycloneiv_lcell_comb \MainController|addr[0]~feeder (
// Equation(s):
// \MainController|addr[0]~feeder_combout  = \MainController|ProgramCounter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|ProgramCounter [0]),
	.cin(gnd),
	.combout(\MainController|addr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|addr[0]~feeder .lut_mask = 16'hFF00;
defparam \MainController|addr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N29
dffeas \MainController|addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|addr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MainController|CurrentState.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|addr[0] .is_wysiwyg = "true";
defparam \MainController|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N6
cycloneiv_lcell_comb \MainController|addr[1]~feeder (
// Equation(s):
// \MainController|addr[1]~feeder_combout  = \MainController|ProgramCounter [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|ProgramCounter [1]),
	.cin(gnd),
	.combout(\MainController|addr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|addr[1]~feeder .lut_mask = 16'hFF00;
defparam \MainController|addr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N7
dffeas \MainController|addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MainController|CurrentState.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|addr[1] .is_wysiwyg = "true";
defparam \MainController|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N0
cycloneiv_lcell_comb \MainController|addr[2]~feeder (
// Equation(s):
// \MainController|addr[2]~feeder_combout  = \MainController|ProgramCounter [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|ProgramCounter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainController|addr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|addr[2]~feeder .lut_mask = 16'hF0F0;
defparam \MainController|addr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N1
dffeas \MainController|addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|addr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MainController|CurrentState.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|addr[2] .is_wysiwyg = "true";
defparam \MainController|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N30
cycloneiv_lcell_comb \MainController|addr[3]~feeder (
// Equation(s):
// \MainController|addr[3]~feeder_combout  = \MainController|ProgramCounter [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|ProgramCounter [3]),
	.cin(gnd),
	.combout(\MainController|addr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|addr[3]~feeder .lut_mask = 16'hFF00;
defparam \MainController|addr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N31
dffeas \MainController|addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|addr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MainController|CurrentState.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|addr[3] .is_wysiwyg = "true";
defparam \MainController|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N8
cycloneiv_lcell_comb \MainController|addr[4]~feeder (
// Equation(s):
// \MainController|addr[4]~feeder_combout  = \MainController|ProgramCounter [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|ProgramCounter [4]),
	.cin(gnd),
	.combout(\MainController|addr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|addr[4]~feeder .lut_mask = 16'hFF00;
defparam \MainController|addr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N9
dffeas \MainController|addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|addr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MainController|CurrentState.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|addr[4] .is_wysiwyg = "true";
defparam \MainController|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N26
cycloneiv_lcell_comb \MainController|addr[5]~feeder (
// Equation(s):
// \MainController|addr[5]~feeder_combout  = \MainController|ProgramCounter [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|ProgramCounter [5]),
	.cin(gnd),
	.combout(\MainController|addr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|addr[5]~feeder .lut_mask = 16'hFF00;
defparam \MainController|addr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N27
dffeas \MainController|addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|addr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MainController|CurrentState.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|addr[5] .is_wysiwyg = "true";
defparam \MainController|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N4
cycloneiv_lcell_comb \MainController|addr[6]~feeder (
// Equation(s):
// \MainController|addr[6]~feeder_combout  = \MainController|ProgramCounter [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|ProgramCounter [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainController|addr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|addr[6]~feeder .lut_mask = 16'hF0F0;
defparam \MainController|addr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N5
dffeas \MainController|addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|addr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MainController|CurrentState.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|addr[6] .is_wysiwyg = "true";
defparam \MainController|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N16
cycloneiv_lcell_comb \MainController|addr[7]~feeder (
// Equation(s):
// \MainController|addr[7]~feeder_combout  = \MainController|ProgramCounter [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|ProgramCounter [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainController|addr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|addr[7]~feeder .lut_mask = 16'hF0F0;
defparam \MainController|addr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N17
dffeas \MainController|addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|addr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MainController|CurrentState.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|addr[7] .is_wysiwyg = "true";
defparam \MainController|addr[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y25_N0
cycloneiv_ram_block \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MainController|re~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MainController|rom_cs~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\MainController|addr [7],\MainController|addr [6],\MainController|addr [5],\MainController|addr [4],\MainController|addr [3],\MainController|addr [2],\MainController|addr [1],\MainController|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MCU2.ram0_Rom_15fa0.hdl.mif";
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Rom:ProgramMemory|altsyncram:rom_rtl_0|altsyncram_0u61:auto_generated|ALTSYNCRAM";
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001840003000B41403000B41003000B40C03000B4082501;
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N8
cycloneiv_lcell_comb \MainController|romReg[14]~feeder (
// Equation(s):
// \MainController|romReg[14]~feeder_combout  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a14 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainController|romReg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|romReg[14]~feeder .lut_mask = 16'hF0F0;
defparam \MainController|romReg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N9
dffeas \MainController|romReg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|romReg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|CurrentState.State2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[14] .is_wysiwyg = "true";
defparam \MainController|romReg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N24
cycloneiv_lcell_comb \MainController|romReg[13]~feeder (
// Equation(s):
// \MainController|romReg[13]~feeder_combout  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\MainController|romReg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|romReg[13]~feeder .lut_mask = 16'hFF00;
defparam \MainController|romReg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N25
dffeas \MainController|romReg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|romReg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|CurrentState.State2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[13] .is_wysiwyg = "true";
defparam \MainController|romReg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N14
cycloneiv_lcell_comb \MainController|romReg[15]~feeder (
// Equation(s):
// \MainController|romReg[15]~feeder_combout  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a15 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a15 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainController|romReg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|romReg[15]~feeder .lut_mask = 16'hF0F0;
defparam \MainController|romReg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N15
dffeas \MainController|romReg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|romReg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|CurrentState.State2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[15] .is_wysiwyg = "true";
defparam \MainController|romReg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N14
cycloneiv_lcell_comb \MainController|CurrentState~27 (
// Equation(s):
// \MainController|CurrentState~27_combout  = (\MainController|romReg [14] & (\MainController|romReg [13] & (\MainController|CurrentState.State3~q  & !\MainController|romReg [15])))

	.dataa(\MainController|romReg [14]),
	.datab(\MainController|romReg [13]),
	.datac(\MainController|CurrentState.State3~q ),
	.datad(\MainController|romReg [15]),
	.cin(gnd),
	.combout(\MainController|CurrentState~27_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|CurrentState~27 .lut_mask = 16'h0080;
defparam \MainController|CurrentState~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N15
dffeas \MainController|CurrentState.10101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|CurrentState~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.10101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.10101 .is_wysiwyg = "true";
defparam \MainController|CurrentState.10101 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N21
dffeas \MainController|CurrentState.State22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|CurrentState.10101~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State22 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N0
cycloneiv_lcell_comb \MainController|CurrentState.State23~feeder (
// Equation(s):
// \MainController|CurrentState.State23~feeder_combout  = \MainController|CurrentState.State22~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|CurrentState.State22~q ),
	.cin(gnd),
	.combout(\MainController|CurrentState.State23~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|CurrentState.State23~feeder .lut_mask = 16'hFF00;
defparam \MainController|CurrentState.State23~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N1
dffeas \MainController|CurrentState.State23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|CurrentState.State23~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State23 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N24
cycloneiv_lcell_comb \MainController|CurrentState~26 (
// Equation(s):
// \MainController|CurrentState~26_combout  = (!\MainController|romReg [14] & (\MainController|romReg [13] & (\MainController|CurrentState.State3~q  & !\MainController|romReg [15])))

	.dataa(\MainController|romReg [14]),
	.datab(\MainController|romReg [13]),
	.datac(\MainController|CurrentState.State3~q ),
	.datad(\MainController|romReg [15]),
	.cin(gnd),
	.combout(\MainController|CurrentState~26_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|CurrentState~26 .lut_mask = 16'h0040;
defparam \MainController|CurrentState~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N25
dffeas \MainController|CurrentState.State8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|CurrentState~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State8 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N28
cycloneiv_lcell_comb \MainController|CurrentState.State9~feeder (
// Equation(s):
// \MainController|CurrentState.State9~feeder_combout  = \MainController|CurrentState.State8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|CurrentState.State8~q ),
	.cin(gnd),
	.combout(\MainController|CurrentState.State9~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|CurrentState.State9~feeder .lut_mask = 16'hFF00;
defparam \MainController|CurrentState.State9~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N29
dffeas \MainController|CurrentState.State9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|CurrentState.State9~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State9 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N18
cycloneiv_lcell_comb \MainController|Selector2~0 (
// Equation(s):
// \MainController|Selector2~0_combout  = (\MainController|CurrentState.State3~q  & ((\MainController|romReg [15]) # ((\MainController|romReg [14] & !\MainController|romReg [13]))))

	.dataa(\MainController|romReg [14]),
	.datab(\MainController|romReg [13]),
	.datac(\MainController|CurrentState.State3~q ),
	.datad(\MainController|romReg [15]),
	.cin(gnd),
	.combout(\MainController|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector2~0 .lut_mask = 16'hF020;
defparam \MainController|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N30
cycloneiv_lcell_comb \MainController|Selector2~1 (
// Equation(s):
// \MainController|Selector2~1_combout  = (\MainController|CurrentState.State9~q ) # (\MainController|Selector2~0_combout )

	.dataa(gnd),
	.datab(\MainController|CurrentState.State9~q ),
	.datac(\MainController|Selector2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainController|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector2~1 .lut_mask = 16'hFCFC;
defparam \MainController|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N31
dffeas \MainController|CurrentState.11000 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.11000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.11000 .is_wysiwyg = "true";
defparam \MainController|CurrentState.11000 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N13
dffeas \MainController|CurrentState.State25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|CurrentState.11000~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State25 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N16
cycloneiv_lcell_comb \MainController|CurrentState.State26~feeder (
// Equation(s):
// \MainController|CurrentState.State26~feeder_combout  = \MainController|CurrentState.State25~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|CurrentState.State25~q ),
	.cin(gnd),
	.combout(\MainController|CurrentState.State26~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|CurrentState.State26~feeder .lut_mask = 16'hFF00;
defparam \MainController|CurrentState.State26~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N17
dffeas \MainController|CurrentState.State26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|CurrentState.State26~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State26 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State26 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N7
dffeas \MainController|CurrentState.State27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|CurrentState.State26~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State27 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N22
cycloneiv_lcell_comb \MainController|CurrentState~28 (
// Equation(s):
// \MainController|CurrentState~28_combout  = (!\MainController|romReg [14] & (!\MainController|romReg [13] & (\MainController|CurrentState.State3~q  & !\MainController|romReg [15])))

	.dataa(\MainController|romReg [14]),
	.datab(\MainController|romReg [13]),
	.datac(\MainController|CurrentState.State3~q ),
	.datad(\MainController|romReg [15]),
	.cin(gnd),
	.combout(\MainController|CurrentState~28_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|CurrentState~28 .lut_mask = 16'h0010;
defparam \MainController|CurrentState~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N23
dffeas \MainController|CurrentState.State4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|CurrentState~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State4 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State4 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N9
dffeas \MainController|CurrentState.State5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|CurrentState.State4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State5 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State5 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N27
dffeas \MainController|CurrentState.State6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|CurrentState.State5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State6 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State6 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N5
dffeas \MainController|CurrentState.State7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|CurrentState.State6~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State7 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N6
cycloneiv_lcell_comb \MainController|WideOr8~0 (
// Equation(s):
// \MainController|WideOr8~0_combout  = (!\MainController|CurrentState.State23~q  & (!\MainController|CurrentState.State27~q  & !\MainController|CurrentState.State7~q ))

	.dataa(\MainController|CurrentState.State23~q ),
	.datab(gnd),
	.datac(\MainController|CurrentState.State27~q ),
	.datad(\MainController|CurrentState.State7~q ),
	.cin(gnd),
	.combout(\MainController|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|WideOr8~0 .lut_mask = 16'h0005;
defparam \MainController|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N11
dffeas \MainController|ProgramCounter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|ProgramCounter[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MainController|WideOr8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ProgramCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ProgramCounter[0] .is_wysiwyg = "true";
defparam \MainController|ProgramCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N12
cycloneiv_lcell_comb \MainController|ProgramCounter[1]~10 (
// Equation(s):
// \MainController|ProgramCounter[1]~10_combout  = (\MainController|ProgramCounter [1] & (!\MainController|ProgramCounter[0]~9 )) # (!\MainController|ProgramCounter [1] & ((\MainController|ProgramCounter[0]~9 ) # (GND)))
// \MainController|ProgramCounter[1]~11  = CARRY((!\MainController|ProgramCounter[0]~9 ) # (!\MainController|ProgramCounter [1]))

	.dataa(\MainController|ProgramCounter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainController|ProgramCounter[0]~9 ),
	.combout(\MainController|ProgramCounter[1]~10_combout ),
	.cout(\MainController|ProgramCounter[1]~11 ));
// synopsys translate_off
defparam \MainController|ProgramCounter[1]~10 .lut_mask = 16'h5A5F;
defparam \MainController|ProgramCounter[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N13
dffeas \MainController|ProgramCounter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|ProgramCounter[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MainController|WideOr8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ProgramCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ProgramCounter[1] .is_wysiwyg = "true";
defparam \MainController|ProgramCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N14
cycloneiv_lcell_comb \MainController|ProgramCounter[2]~12 (
// Equation(s):
// \MainController|ProgramCounter[2]~12_combout  = (\MainController|ProgramCounter [2] & (\MainController|ProgramCounter[1]~11  $ (GND))) # (!\MainController|ProgramCounter [2] & (!\MainController|ProgramCounter[1]~11  & VCC))
// \MainController|ProgramCounter[2]~13  = CARRY((\MainController|ProgramCounter [2] & !\MainController|ProgramCounter[1]~11 ))

	.dataa(gnd),
	.datab(\MainController|ProgramCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainController|ProgramCounter[1]~11 ),
	.combout(\MainController|ProgramCounter[2]~12_combout ),
	.cout(\MainController|ProgramCounter[2]~13 ));
// synopsys translate_off
defparam \MainController|ProgramCounter[2]~12 .lut_mask = 16'hC30C;
defparam \MainController|ProgramCounter[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N15
dffeas \MainController|ProgramCounter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|ProgramCounter[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MainController|WideOr8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ProgramCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ProgramCounter[2] .is_wysiwyg = "true";
defparam \MainController|ProgramCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N16
cycloneiv_lcell_comb \MainController|ProgramCounter[3]~14 (
// Equation(s):
// \MainController|ProgramCounter[3]~14_combout  = (\MainController|ProgramCounter [3] & (!\MainController|ProgramCounter[2]~13 )) # (!\MainController|ProgramCounter [3] & ((\MainController|ProgramCounter[2]~13 ) # (GND)))
// \MainController|ProgramCounter[3]~15  = CARRY((!\MainController|ProgramCounter[2]~13 ) # (!\MainController|ProgramCounter [3]))

	.dataa(gnd),
	.datab(\MainController|ProgramCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainController|ProgramCounter[2]~13 ),
	.combout(\MainController|ProgramCounter[3]~14_combout ),
	.cout(\MainController|ProgramCounter[3]~15 ));
// synopsys translate_off
defparam \MainController|ProgramCounter[3]~14 .lut_mask = 16'h3C3F;
defparam \MainController|ProgramCounter[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N17
dffeas \MainController|ProgramCounter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|ProgramCounter[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MainController|WideOr8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ProgramCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ProgramCounter[3] .is_wysiwyg = "true";
defparam \MainController|ProgramCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N18
cycloneiv_lcell_comb \MainController|ProgramCounter[4]~16 (
// Equation(s):
// \MainController|ProgramCounter[4]~16_combout  = (\MainController|ProgramCounter [4] & (\MainController|ProgramCounter[3]~15  $ (GND))) # (!\MainController|ProgramCounter [4] & (!\MainController|ProgramCounter[3]~15  & VCC))
// \MainController|ProgramCounter[4]~17  = CARRY((\MainController|ProgramCounter [4] & !\MainController|ProgramCounter[3]~15 ))

	.dataa(gnd),
	.datab(\MainController|ProgramCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainController|ProgramCounter[3]~15 ),
	.combout(\MainController|ProgramCounter[4]~16_combout ),
	.cout(\MainController|ProgramCounter[4]~17 ));
// synopsys translate_off
defparam \MainController|ProgramCounter[4]~16 .lut_mask = 16'hC30C;
defparam \MainController|ProgramCounter[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N19
dffeas \MainController|ProgramCounter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|ProgramCounter[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MainController|WideOr8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ProgramCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ProgramCounter[4] .is_wysiwyg = "true";
defparam \MainController|ProgramCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N20
cycloneiv_lcell_comb \MainController|ProgramCounter[5]~18 (
// Equation(s):
// \MainController|ProgramCounter[5]~18_combout  = (\MainController|ProgramCounter [5] & (!\MainController|ProgramCounter[4]~17 )) # (!\MainController|ProgramCounter [5] & ((\MainController|ProgramCounter[4]~17 ) # (GND)))
// \MainController|ProgramCounter[5]~19  = CARRY((!\MainController|ProgramCounter[4]~17 ) # (!\MainController|ProgramCounter [5]))

	.dataa(gnd),
	.datab(\MainController|ProgramCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainController|ProgramCounter[4]~17 ),
	.combout(\MainController|ProgramCounter[5]~18_combout ),
	.cout(\MainController|ProgramCounter[5]~19 ));
// synopsys translate_off
defparam \MainController|ProgramCounter[5]~18 .lut_mask = 16'h3C3F;
defparam \MainController|ProgramCounter[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N21
dffeas \MainController|ProgramCounter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|ProgramCounter[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MainController|WideOr8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ProgramCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ProgramCounter[5] .is_wysiwyg = "true";
defparam \MainController|ProgramCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N22
cycloneiv_lcell_comb \MainController|ProgramCounter[6]~20 (
// Equation(s):
// \MainController|ProgramCounter[6]~20_combout  = (\MainController|ProgramCounter [6] & (\MainController|ProgramCounter[5]~19  $ (GND))) # (!\MainController|ProgramCounter [6] & (!\MainController|ProgramCounter[5]~19  & VCC))
// \MainController|ProgramCounter[6]~21  = CARRY((\MainController|ProgramCounter [6] & !\MainController|ProgramCounter[5]~19 ))

	.dataa(\MainController|ProgramCounter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainController|ProgramCounter[5]~19 ),
	.combout(\MainController|ProgramCounter[6]~20_combout ),
	.cout(\MainController|ProgramCounter[6]~21 ));
// synopsys translate_off
defparam \MainController|ProgramCounter[6]~20 .lut_mask = 16'hA50A;
defparam \MainController|ProgramCounter[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N23
dffeas \MainController|ProgramCounter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|ProgramCounter[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MainController|WideOr8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ProgramCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ProgramCounter[6] .is_wysiwyg = "true";
defparam \MainController|ProgramCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N24
cycloneiv_lcell_comb \MainController|ProgramCounter[7]~22 (
// Equation(s):
// \MainController|ProgramCounter[7]~22_combout  = \MainController|ProgramCounter[6]~21  $ (\MainController|ProgramCounter [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|ProgramCounter [7]),
	.cin(\MainController|ProgramCounter[6]~21 ),
	.combout(\MainController|ProgramCounter[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|ProgramCounter[7]~22 .lut_mask = 16'h0FF0;
defparam \MainController|ProgramCounter[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N25
dffeas \MainController|ProgramCounter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|ProgramCounter[7]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\MainController|WideOr8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|ProgramCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|ProgramCounter[7] .is_wysiwyg = "true";
defparam \MainController|ProgramCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N0
cycloneiv_lcell_comb \MainController|Selector1~0 (
// Equation(s):
// \MainController|Selector1~0_combout  = (\MainController|WideOr8~0_combout  & ((\MainController|CurrentState.IDLE~q ) # (!\MainController|ProgramCounter [7])))

	.dataa(gnd),
	.datab(\MainController|ProgramCounter [7]),
	.datac(\MainController|CurrentState.IDLE~q ),
	.datad(\MainController|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\MainController|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector1~0 .lut_mask = 16'hF300;
defparam \MainController|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N1
dffeas \MainController|CurrentState.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.IDLE .is_wysiwyg = "true";
defparam \MainController|CurrentState.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
cycloneiv_lcell_comb \MainController|CurrentState~29 (
// Equation(s):
// \MainController|CurrentState~29_combout  = (!\MainController|CurrentState.IDLE~q  & !\MainController|ProgramCounter [7])

	.dataa(gnd),
	.datab(\MainController|CurrentState.IDLE~q ),
	.datac(gnd),
	.datad(\MainController|ProgramCounter [7]),
	.cin(gnd),
	.combout(\MainController|CurrentState~29_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|CurrentState~29 .lut_mask = 16'h0033;
defparam \MainController|CurrentState~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N13
dffeas \MainController|CurrentState.State1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|CurrentState~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State1 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N28
cycloneiv_lcell_comb \MainController|CurrentState.State2~feeder (
// Equation(s):
// \MainController|CurrentState.State2~feeder_combout  = \MainController|CurrentState.State1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|CurrentState.State1~q ),
	.cin(gnd),
	.combout(\MainController|CurrentState.State2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|CurrentState.State2~feeder .lut_mask = 16'hFF00;
defparam \MainController|CurrentState.State2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N29
dffeas \MainController|CurrentState.State2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|CurrentState.State2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State2 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N30
cycloneiv_lcell_comb \MainController|CurrentState.State3~feeder (
// Equation(s):
// \MainController|CurrentState.State3~feeder_combout  = \MainController|CurrentState.State2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|CurrentState.State2~q ),
	.cin(gnd),
	.combout(\MainController|CurrentState.State3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|CurrentState.State3~feeder .lut_mask = 16'hFF00;
defparam \MainController|CurrentState.State3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N31
dffeas \MainController|CurrentState.State3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|CurrentState.State3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|CurrentState.State3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|CurrentState.State3 .is_wysiwyg = "true";
defparam \MainController|CurrentState.State3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N22
cycloneiv_lcell_comb \MainController|Selector3~0 (
// Equation(s):
// \MainController|Selector3~0_combout  = (\MainController|CurrentState.State1~q ) # ((!\MainController|CurrentState.State3~q  & \MainController|re~q ))

	.dataa(\MainController|CurrentState.State3~q ),
	.datab(gnd),
	.datac(\MainController|re~q ),
	.datad(\MainController|CurrentState.State1~q ),
	.cin(gnd),
	.combout(\MainController|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector3~0 .lut_mask = 16'hFF50;
defparam \MainController|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N18
cycloneiv_lcell_comb \MainController|re~feeder (
// Equation(s):
// \MainController|re~feeder_combout  = \MainController|Selector3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|Selector3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainController|re~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|re~feeder .lut_mask = 16'hF0F0;
defparam \MainController|re~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N19
dffeas \MainController|re (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|re~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|re~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|re .is_wysiwyg = "true";
defparam \MainController|re .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneiv_clkctrl \MainController|re~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MainController|re~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MainController|re~clkctrl_outclk ));
// synopsys translate_off
defparam \MainController|re~clkctrl .clock_type = "global clock";
defparam \MainController|re~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X32_Y24_N29
dffeas \MainController|romReg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a10 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|CurrentState.State2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[10] .is_wysiwyg = "true";
defparam \MainController|romReg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N25
dffeas \MainController|romReg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a11 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|CurrentState.State2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[11] .is_wysiwyg = "true";
defparam \MainController|romReg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N19
dffeas \MainController|romReg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a9 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|CurrentState.State2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[9] .is_wysiwyg = "true";
defparam \MainController|romReg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N9
dffeas \MainController|romReg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a8 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|CurrentState.State2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[8] .is_wysiwyg = "true";
defparam \MainController|romReg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cycloneiv_lcell_comb \MainController|Decoder1~0 (
// Equation(s):
// \MainController|Decoder1~0_combout  = (!\MainController|romReg [10] & (\MainController|romReg [11] & (!\MainController|romReg [9] & !\MainController|romReg [8])))

	.dataa(\MainController|romReg [10]),
	.datab(\MainController|romReg [11]),
	.datac(\MainController|romReg [9]),
	.datad(\MainController|romReg [8]),
	.cin(gnd),
	.combout(\MainController|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Decoder1~0 .lut_mask = 16'h0004;
defparam \MainController|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N31
dffeas \MainController|functionSelect[3] (
	.clk(\clk~input_o ),
	.d(\MainController|Decoder1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|CurrentState.State4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|functionSelect [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|functionSelect[3] .is_wysiwyg = "true";
defparam \MainController|functionSelect[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cycloneiv_lcell_comb \MainController|WideOr1~0 (
// Equation(s):
// \MainController|WideOr1~0_combout  = (\MainController|romReg [8] & (!\MainController|romReg [11] & ((!\MainController|romReg [9]) # (!\MainController|romReg [10]))))

	.dataa(\MainController|romReg [8]),
	.datab(\MainController|romReg [10]),
	.datac(\MainController|romReg [9]),
	.datad(\MainController|romReg [11]),
	.cin(gnd),
	.combout(\MainController|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|WideOr1~0 .lut_mask = 16'h002A;
defparam \MainController|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N23
dffeas \MainController|functionSelect[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|WideOr1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|CurrentState.State4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|functionSelect [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|functionSelect[0] .is_wysiwyg = "true";
defparam \MainController|functionSelect[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cycloneiv_lcell_comb \MainController|Equal0~0 (
// Equation(s):
// \MainController|Equal0~0_combout  = (!\MainController|romReg [9] & (\MainController|romReg [8] & (!\MainController|romReg [11] & \MainController|romReg [10])))

	.dataa(\MainController|romReg [9]),
	.datab(\MainController|romReg [8]),
	.datac(\MainController|romReg [11]),
	.datad(\MainController|romReg [10]),
	.cin(gnd),
	.combout(\MainController|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Equal0~0 .lut_mask = 16'h0400;
defparam \MainController|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N27
dffeas \MainController|functionSelect[2] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\MainController|Equal0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|CurrentState.State4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|functionSelect [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|functionSelect[2] .is_wysiwyg = "true";
defparam \MainController|functionSelect[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
cycloneiv_lcell_comb \MainController|Decoder1~1 (
// Equation(s):
// \MainController|Decoder1~1_combout  = (!\MainController|romReg [10] & (!\MainController|romReg [11] & (\MainController|romReg [9] & \MainController|romReg [8])))

	.dataa(\MainController|romReg [10]),
	.datab(\MainController|romReg [11]),
	.datac(\MainController|romReg [9]),
	.datad(\MainController|romReg [8]),
	.cin(gnd),
	.combout(\MainController|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Decoder1~1 .lut_mask = 16'h1000;
defparam \MainController|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N1
dffeas \MainController|functionSelect[1] (
	.clk(\clk~input_o ),
	.d(\MainController|Decoder1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|CurrentState.State4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|functionSelect [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|functionSelect[1] .is_wysiwyg = "true";
defparam \MainController|functionSelect[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
cycloneiv_lcell_comb \MainALU|WideOr0~0 (
// Equation(s):
// \MainALU|WideOr0~0_combout  = (\MainController|functionSelect [3] & (((!\MainController|functionSelect [2] & !\MainController|functionSelect [1])))) # (!\MainController|functionSelect [3] & ((\MainController|functionSelect [0]) # 
// ((\MainController|functionSelect [2]) # (\MainController|functionSelect [1]))))

	.dataa(\MainController|functionSelect [3]),
	.datab(\MainController|functionSelect [0]),
	.datac(\MainController|functionSelect [2]),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|WideOr0~0 .lut_mask = 16'h555E;
defparam \MainALU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneiv_clkctrl \MainALU|WideOr0~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MainALU|WideOr0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MainALU|WideOr0~0clkctrl_outclk ));
// synopsys translate_off
defparam \MainALU|WideOr0~0clkctrl .clock_type = "global clock";
defparam \MainALU|WideOr0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N20
cycloneiv_lcell_comb \MainController|romReg[0]~feeder (
// Equation(s):
// \MainController|romReg[0]~feeder_combout  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0~portadataout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\MainController|romReg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|romReg[0]~feeder .lut_mask = 16'hFF00;
defparam \MainController|romReg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N21
dffeas \MainController|romReg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|romReg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|CurrentState.State2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[0] .is_wysiwyg = "true";
defparam \MainController|romReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N16
cycloneiv_lcell_comb \MainController|brin[0]~feeder (
// Equation(s):
// \MainController|brin[0]~feeder_combout  = \MainController|romReg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|romReg [0]),
	.cin(gnd),
	.combout(\MainController|brin[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|brin[0]~feeder .lut_mask = 16'hFF00;
defparam \MainController|brin[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cycloneiv_lcell_comb \MainController|brin[0]~0 (
// Equation(s):
// \MainController|brin[0]~0_combout  = (\MainController|romReg [10] & (\MainController|romReg [11] & (\MainController|romReg [8] & !\MainController|romReg [9])))

	.dataa(\MainController|romReg [10]),
	.datab(\MainController|romReg [11]),
	.datac(\MainController|romReg [8]),
	.datad(\MainController|romReg [9]),
	.cin(gnd),
	.combout(\MainController|brin[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|brin[0]~0 .lut_mask = 16'h0080;
defparam \MainController|brin[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N12
cycloneiv_lcell_comb \MainController|brin[0]~1 (
// Equation(s):
// \MainController|brin[0]~1_combout  = (\MainController|CurrentState.State8~q  & \MainController|brin[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|CurrentState.State8~q ),
	.datad(\MainController|brin[0]~0_combout ),
	.cin(gnd),
	.combout(\MainController|brin[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|brin[0]~1 .lut_mask = 16'hF000;
defparam \MainController|brin[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N17
dffeas \MainController|brin[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|brin[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|brin[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|brin [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|brin[0] .is_wysiwyg = "true";
defparam \MainController|brin[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N24
cycloneiv_lcell_comb \MainController|Selector19~0 (
// Equation(s):
// \MainController|Selector19~0_combout  = (\MainController|CurrentState.State8~q  & (\MainController|romReg [0])) # (!\MainController|CurrentState.State8~q  & ((\MainALU|dataAcc [0])))

	.dataa(\MainController|romReg [0]),
	.datab(\MainController|CurrentState.State8~q ),
	.datac(gnd),
	.datad(\MainALU|dataAcc [0]),
	.cin(gnd),
	.combout(\MainController|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector19~0 .lut_mask = 16'hBB88;
defparam \MainController|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cycloneiv_lcell_comb \MainController|arin[9]~0 (
// Equation(s):
// \MainController|arin[9]~0_combout  = (\MainController|romReg [8]) # ((\MainController|romReg [11]) # ((\MainController|romReg [10]) # (\MainController|romReg [9])))

	.dataa(\MainController|romReg [8]),
	.datab(\MainController|romReg [11]),
	.datac(\MainController|romReg [10]),
	.datad(\MainController|romReg [9]),
	.cin(gnd),
	.combout(\MainController|arin[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|arin[9]~0 .lut_mask = 16'hFFFE;
defparam \MainController|arin[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N20
cycloneiv_lcell_comb \MainController|arin[9]~1 (
// Equation(s):
// \MainController|arin[9]~1_combout  = (\MainController|arin[9]~0_combout  & ((\MainController|CurrentState.10101~q ) # ((\MainController|CurrentState.State8~q  & !\MainController|Equal0~0_combout )))) # (!\MainController|arin[9]~0_combout  & 
// (\MainController|CurrentState.State8~q  & ((!\MainController|Equal0~0_combout ))))

	.dataa(\MainController|arin[9]~0_combout ),
	.datab(\MainController|CurrentState.State8~q ),
	.datac(\MainController|CurrentState.10101~q ),
	.datad(\MainController|Equal0~0_combout ),
	.cin(gnd),
	.combout(\MainController|arin[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|arin[9]~1 .lut_mask = 16'hA0EC;
defparam \MainController|arin[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N10
cycloneiv_lcell_comb \MainController|arin[9]~2 (
// Equation(s):
// \MainController|arin[9]~2_combout  = (!\MainController|arin[9]~1_combout  & ((\MainController|CurrentState.State8~q ) # ((\MainController|CurrentState.State7~q ) # (\MainController|CurrentState.10101~q ))))

	.dataa(\MainController|CurrentState.State8~q ),
	.datab(\MainController|CurrentState.State7~q ),
	.datac(\MainController|CurrentState.10101~q ),
	.datad(\MainController|arin[9]~1_combout ),
	.cin(gnd),
	.combout(\MainController|arin[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|arin[9]~2 .lut_mask = 16'h00FE;
defparam \MainController|arin[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N25
dffeas \MainController|arin[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector19~0_combout ),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MainController|CurrentState.10101~q ),
	.ena(\MainController|arin[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[0] .is_wysiwyg = "true";
defparam \MainController|arin[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N10
cycloneiv_lcell_comb \MainController|romReg[1]~feeder (
// Equation(s):
// \MainController|romReg[1]~feeder_combout  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a1 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\MainController|romReg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|romReg[1]~feeder .lut_mask = 16'hFF00;
defparam \MainController|romReg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N11
dffeas \MainController|romReg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|romReg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|CurrentState.State2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[1] .is_wysiwyg = "true";
defparam \MainController|romReg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N31
dffeas \MainController|brin[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|romReg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|brin[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|brin [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|brin[1] .is_wysiwyg = "true";
defparam \MainController|brin[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[0] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [0] = \MainController|brin [1] $ (((\MainController|brin [0] & \MainController|arin [0])))

	.dataa(\MainController|brin [0]),
	.datab(gnd),
	.datac(\MainController|arin [0]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [0]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[0] .lut_mask = 16'h5FA0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N0
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~0 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~0_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [0] & (\MainController|brin [1] $ (VCC))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [0] & (\MainController|brin [1] & VCC))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~1  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [0] & \MainController|brin [1]))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [0]),
	.datab(\MainController|brin [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~0_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~1 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~0 .lut_mask = 16'h6688;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N30
cycloneiv_lcell_comb \MainALU|Add0~0 (
// Equation(s):
// \MainALU|Add0~0_combout  = \MainController|brin [0] $ (\MainController|functionSelect [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|brin [0]),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Add0~0 .lut_mask = 16'h0FF0;
defparam \MainALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N16
cycloneiv_lcell_comb \MainALU|Add0~2 (
// Equation(s):
// \MainALU|Add0~2_cout  = CARRY(!\MainController|functionSelect [0])

	.dataa(gnd),
	.datab(\MainController|functionSelect [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\MainALU|Add0~2_cout ));
// synopsys translate_off
defparam \MainALU|Add0~2 .lut_mask = 16'h0033;
defparam \MainALU|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N18
cycloneiv_lcell_comb \MainALU|Add0~3 (
// Equation(s):
// \MainALU|Add0~3_combout  = (\MainController|arin [0] & ((\MainALU|Add0~0_combout  & (\MainALU|Add0~2_cout  & VCC)) # (!\MainALU|Add0~0_combout  & (!\MainALU|Add0~2_cout )))) # (!\MainController|arin [0] & ((\MainALU|Add0~0_combout  & 
// (!\MainALU|Add0~2_cout )) # (!\MainALU|Add0~0_combout  & ((\MainALU|Add0~2_cout ) # (GND)))))
// \MainALU|Add0~4  = CARRY((\MainController|arin [0] & (!\MainALU|Add0~0_combout  & !\MainALU|Add0~2_cout )) # (!\MainController|arin [0] & ((!\MainALU|Add0~2_cout ) # (!\MainALU|Add0~0_combout ))))

	.dataa(\MainController|arin [0]),
	.datab(\MainALU|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~2_cout ),
	.combout(\MainALU|Add0~3_combout ),
	.cout(\MainALU|Add0~4 ));
// synopsys translate_off
defparam \MainALU|Add0~3 .lut_mask = 16'h9617;
defparam \MainALU|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N0
cycloneiv_lcell_comb \MainALU|Mux31~15 (
// Equation(s):
// \MainALU|Mux31~15_combout  = (\MainController|functionSelect [1] & ((\MainController|functionSelect [0] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~0_combout )) # (!\MainController|functionSelect [0] & ((\MainALU|Add0~3_combout 
// ))))) # (!\MainController|functionSelect [1] & (((\MainALU|Add0~3_combout  & \MainController|functionSelect [0]))))

	.dataa(\MainController|functionSelect [1]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~0_combout ),
	.datac(\MainALU|Add0~3_combout ),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux31~15 .lut_mask = 16'hD8A0;
defparam \MainALU|Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N0
cycloneiv_lcell_comb \MainALU|Mux31~14 (
// Equation(s):
// \MainALU|Mux31~14_combout  = (\MainController|functionSelect [3]) # (\MainController|functionSelect [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|functionSelect [3]),
	.datad(\MainController|functionSelect [2]),
	.cin(gnd),
	.combout(\MainALU|Mux31~14_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux31~14 .lut_mask = 16'hFFF0;
defparam \MainALU|Mux31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N2
cycloneiv_lcell_comb \MainController|romReg[4]~feeder (
// Equation(s):
// \MainController|romReg[4]~feeder_combout  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a4 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\MainController|romReg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|romReg[4]~feeder .lut_mask = 16'hFF00;
defparam \MainController|romReg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N3
dffeas \MainController|romReg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|romReg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|CurrentState.State2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[4] .is_wysiwyg = "true";
defparam \MainController|romReg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y27_N15
dffeas \MainController|brin[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|romReg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|brin[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|brin [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|brin[4] .is_wysiwyg = "true";
defparam \MainController|brin[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N26
cycloneiv_lcell_comb \MainController|romReg[7]~feeder (
// Equation(s):
// \MainController|romReg[7]~feeder_combout  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a7 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a7 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainController|romReg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|romReg[7]~feeder .lut_mask = 16'hF0F0;
defparam \MainController|romReg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N27
dffeas \MainController|romReg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|romReg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|CurrentState.State2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[7] .is_wysiwyg = "true";
defparam \MainController|romReg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N4
cycloneiv_lcell_comb \MainController|brin[7]~feeder (
// Equation(s):
// \MainController|brin[7]~feeder_combout  = \MainController|romReg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|romReg [7]),
	.cin(gnd),
	.combout(\MainController|brin[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|brin[7]~feeder .lut_mask = 16'hFF00;
defparam \MainController|brin[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N5
dffeas \MainController|brin[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|brin[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|brin[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|brin [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|brin[7] .is_wysiwyg = "true";
defparam \MainController|brin[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N30
cycloneiv_lcell_comb \MainController|romReg[6]~feeder (
// Equation(s):
// \MainController|romReg[6]~feeder_combout  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a6 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a6 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainController|romReg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|romReg[6]~feeder .lut_mask = 16'hF0F0;
defparam \MainController|romReg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N31
dffeas \MainController|romReg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|romReg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|CurrentState.State2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[6] .is_wysiwyg = "true";
defparam \MainController|romReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N26
cycloneiv_lcell_comb \MainController|brin[6]~feeder (
// Equation(s):
// \MainController|brin[6]~feeder_combout  = \MainController|romReg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|romReg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainController|brin[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|brin[6]~feeder .lut_mask = 16'hF0F0;
defparam \MainController|brin[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N27
dffeas \MainController|brin[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|brin[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|brin[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|brin [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|brin[6] .is_wysiwyg = "true";
defparam \MainController|brin[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N12
cycloneiv_lcell_comb \MainController|romReg[5]~feeder (
// Equation(s):
// \MainController|romReg[5]~feeder_combout  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\MainController|romReg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|romReg[5]~feeder .lut_mask = 16'hFF00;
defparam \MainController|romReg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N13
dffeas \MainController|romReg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|romReg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|CurrentState.State2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[5] .is_wysiwyg = "true";
defparam \MainController|romReg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y27_N29
dffeas \MainController|brin[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|romReg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|brin[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|brin [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|brin[5] .is_wysiwyg = "true";
defparam \MainController|brin[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|selnose[51]~0 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout  = (!\MainController|brin [4] & (!\MainController|brin [7] & (!\MainController|brin [6] & !\MainController|brin [5])))

	.dataa(\MainController|brin [4]),
	.datab(\MainController|brin [7]),
	.datac(\MainController|brin [6]),
	.datad(\MainController|brin [5]),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[51]~0 .lut_mask = 16'h0001;
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[51]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N26
cycloneiv_lcell_comb \MainALU|Mux31~6 (
// Equation(s):
// \MainALU|Mux31~6_combout  = (\MainController|functionSelect [0] & (\MainController|functionSelect [3] & (!\MainController|functionSelect [1] & !\MainController|functionSelect [2])))

	.dataa(\MainController|functionSelect [0]),
	.datab(\MainController|functionSelect [3]),
	.datac(\MainController|functionSelect [1]),
	.datad(\MainController|functionSelect [2]),
	.cin(gnd),
	.combout(\MainALU|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux31~6 .lut_mask = 16'h0008;
defparam \MainALU|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N30
cycloneiv_lcell_comb \MainALU|Mux31~17 (
// Equation(s):
// \MainALU|Mux31~17_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout  & ((\MainController|functionSelect [3]) # ((\MainController|functionSelect [2])))) # (!\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout  & 
// (!\MainALU|Mux31~6_combout  & ((\MainController|functionSelect [3]) # (\MainController|functionSelect [2]))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.datab(\MainController|functionSelect [3]),
	.datac(\MainALU|Mux31~6_combout ),
	.datad(\MainController|functionSelect [2]),
	.cin(gnd),
	.combout(\MainALU|Mux31~17_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux31~17 .lut_mask = 16'hAF8C;
defparam \MainALU|Mux31~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N26
cycloneiv_lcell_comb \MainALU|Mux16~7 (
// Equation(s):
// \MainALU|Mux16~7_combout  = (\MainController|functionSelect [3] & (((\MainController|functionSelect [2])))) # (!\MainController|functionSelect [3] & (((\MainController|functionSelect [0]) # (!\MainController|functionSelect [2])) # 
// (!\MainController|functionSelect [1])))

	.dataa(\MainController|functionSelect [3]),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainController|functionSelect [0]),
	.datad(\MainController|functionSelect [2]),
	.cin(gnd),
	.combout(\MainALU|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux16~7 .lut_mask = 16'hFB55;
defparam \MainALU|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N4
cycloneiv_lcell_comb \MainController|romReg[3]~feeder (
// Equation(s):
// \MainController|romReg[3]~feeder_combout  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a3 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\MainController|romReg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|romReg[3]~feeder .lut_mask = 16'hFF00;
defparam \MainController|romReg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N5
dffeas \MainController|romReg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|romReg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|CurrentState.State2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[3] .is_wysiwyg = "true";
defparam \MainController|romReg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N23
dffeas \MainController|brin[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|romReg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|brin[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|brin [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|brin[3] .is_wysiwyg = "true";
defparam \MainController|brin[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N26
cycloneiv_lcell_comb \MainALU|Mux20~2 (
// Equation(s):
// \MainALU|Mux20~2_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout  & (!\MainController|brin [3] & !\MainController|functionSelect [0]))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.datab(\MainController|brin [3]),
	.datac(gnd),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux20~2 .lut_mask = 16'h0022;
defparam \MainALU|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N16
cycloneiv_lcell_comb \MainController|romReg[2]~feeder (
// Equation(s):
// \MainController|romReg[2]~feeder_combout  = \ProgramMemory|rom_rtl_0|auto_generated|ram_block1a2 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\MainController|romReg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|romReg[2]~feeder .lut_mask = 16'hFF00;
defparam \MainController|romReg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N17
dffeas \MainController|romReg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|romReg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MainController|CurrentState.State2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|romReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|romReg[2] .is_wysiwyg = "true";
defparam \MainController|romReg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N9
dffeas \MainController|brin[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MainController|romReg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MainController|brin[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|brin [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|brin[2] .is_wysiwyg = "true";
defparam \MainController|brin[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N0
cycloneiv_lcell_comb \MainALU|Mux31~3 (
// Equation(s):
// \MainALU|Mux31~3_combout  = (\MainController|brin [2]) # (\MainController|brin [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|brin [2]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux31~3 .lut_mask = 16'hFFF0;
defparam \MainALU|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N20
cycloneiv_lcell_comb \MainALU|Mux16~6 (
// Equation(s):
// \MainALU|Mux16~6_combout  = ((\MainController|brin [0]) # ((\MainController|functionSelect [1]) # (\MainALU|Mux31~3_combout ))) # (!\MainALU|Mux20~2_combout )

	.dataa(\MainALU|Mux20~2_combout ),
	.datab(\MainController|brin [0]),
	.datac(\MainController|functionSelect [1]),
	.datad(\MainALU|Mux31~3_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux16~6 .lut_mask = 16'hFFFD;
defparam \MainALU|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N22
cycloneiv_lcell_comb \MainALU|Mux16~8 (
// Equation(s):
// \MainALU|Mux16~8_combout  = (\MainController|functionSelect [3] & ((\MainALU|Mux16~7_combout ) # (\MainALU|Mux16~6_combout )))

	.dataa(\MainALU|Mux16~7_combout ),
	.datab(\MainALU|Mux16~6_combout ),
	.datac(gnd),
	.datad(\MainController|functionSelect [3]),
	.cin(gnd),
	.combout(\MainALU|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux16~8 .lut_mask = 16'hEE00;
defparam \MainALU|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N16
cycloneiv_lcell_comb \MainALU|Mux16~9 (
// Equation(s):
// \MainALU|Mux16~9_combout  = (\MainController|functionSelect [3] & ((\MainController|functionSelect [0]) # ((!\MainALU|Mux16~7_combout  & !\MainALU|Mux16~6_combout )))) # (!\MainController|functionSelect [3] & (!\MainALU|Mux16~7_combout ))

	.dataa(\MainALU|Mux16~7_combout ),
	.datab(\MainALU|Mux16~6_combout ),
	.datac(\MainController|functionSelect [0]),
	.datad(\MainController|functionSelect [3]),
	.cin(gnd),
	.combout(\MainALU|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux16~9 .lut_mask = 16'hF155;
defparam \MainALU|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N4
cycloneiv_lcell_comb \MainALU|Mux16~21 (
// Equation(s):
// \MainALU|Mux16~21_combout  = (\MainALU|Mux16~8_combout  & (((\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout  & !\MainController|brin [3])) # (!\MainALU|Mux16~9_combout )))

	.dataa(\MainALU|Mux16~8_combout ),
	.datab(\MainALU|Mux16~9_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.datad(\MainController|brin [3]),
	.cin(gnd),
	.combout(\MainALU|Mux16~21_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux16~21 .lut_mask = 16'h22A2;
defparam \MainALU|Mux16~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N6
cycloneiv_lcell_comb \MainALU|ShiftRight0~31 (
// Equation(s):
// \MainALU|ShiftRight0~31_combout  = (!\MainController|brin [2] & (\MainController|arin [15] & (!\MainController|brin [1] & !\MainController|brin [0])))

	.dataa(\MainController|brin [2]),
	.datab(\MainController|arin [15]),
	.datac(\MainController|brin [1]),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~31 .lut_mask = 16'h0004;
defparam \MainALU|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N24
cycloneiv_lcell_comb \MainALU|Mux31~9 (
// Equation(s):
// \MainALU|Mux31~9_combout  = (!\MainController|functionSelect [1] & !\MainController|functionSelect [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|functionSelect [1]),
	.datad(\MainController|functionSelect [2]),
	.cin(gnd),
	.combout(\MainALU|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux31~9 .lut_mask = 16'h000F;
defparam \MainALU|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[0] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [0] = (\MainController|arin [0] & \MainController|brin [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|arin [0]),
	.datad(\MainController|brin [7]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [0]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[0] .lut_mask = 16'hF000;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N16
cycloneiv_lcell_comb \MainALU|Add0~14 (
// Equation(s):
// \MainALU|Add0~14_combout  = \MainController|functionSelect [1] $ (\MainController|brin [4])

	.dataa(gnd),
	.datab(\MainController|functionSelect [1]),
	.datac(gnd),
	.datad(\MainController|brin [4]),
	.cin(gnd),
	.combout(\MainALU|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Add0~14 .lut_mask = 16'h33CC;
defparam \MainALU|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N2
cycloneiv_lcell_comb \MainALU|Mux29~4 (
// Equation(s):
// \MainALU|Mux29~4_combout  = (!\MainController|functionSelect [3] & (!\MainController|functionSelect [2] & ((\MainController|functionSelect [1]) # (\MainController|functionSelect [0]))))

	.dataa(\MainController|functionSelect [3]),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainController|functionSelect [0]),
	.datad(\MainController|functionSelect [2]),
	.cin(gnd),
	.combout(\MainALU|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux29~4 .lut_mask = 16'h0054;
defparam \MainALU|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|selnose[34]~3 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|selnose[34]~3_combout  = (!\MainController|brin [3] & \MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|brin [3]),
	.datad(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|selnose[34]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[34]~3 .lut_mask = 16'h0F00;
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[34]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout  = \MainController|brin [3] $ (((\MainController|brin [1] & \MainController|brin [2])))

	.dataa(gnd),
	.datab(\MainController|brin [1]),
	.datac(\MainController|brin [3]),
	.datad(\MainController|brin [2]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0 .lut_mask = 16'h3CF0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout  = \MainController|brin [2] $ (\MainController|brin [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|brin [2]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0 .lut_mask = 16'h0FF0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[3] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [3] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout  $ 
// (((\MainController|arin [3]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout  & (!\MainController|arin [2])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ),
	.datab(\MainController|arin [2]),
	.datac(\MainController|arin [3]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [3]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[3] .lut_mask = 16'h5A22;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~1 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~1_combout  = (\MainController|brin [3]) # ((\MainController|brin [1] & \MainController|brin [2]))

	.dataa(gnd),
	.datab(\MainController|brin [1]),
	.datac(\MainController|brin [3]),
	.datad(\MainController|brin [2]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~1 .lut_mask = 16'hFCF0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout  = \MainController|brin [5] $ (((\MainController|brin [4] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~1_combout )))

	.dataa(\MainController|brin [5]),
	.datab(\MainController|brin [4]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2 .lut_mask = 16'h6A6A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout  = \MainController|brin [4] $ (((\MainController|brin [3]) # ((\MainController|brin [2] & \MainController|brin [1]))))

	.dataa(\MainController|brin [2]),
	.datab(\MainController|brin [1]),
	.datac(\MainController|brin [3]),
	.datad(\MainController|brin [4]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1 .lut_mask = 16'h07F8;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N8
cycloneiv_lcell_comb \MainALU|Mux31~2 (
// Equation(s):
// \MainALU|Mux31~2_combout  = (\MainController|brin [2]) # ((!\MainController|brin [1] & \MainController|brin [0]))

	.dataa(\MainController|brin [2]),
	.datab(\MainController|brin [1]),
	.datac(\MainController|brin [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux31~2 .lut_mask = 16'hBABA;
defparam \MainALU|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N28
cycloneiv_lcell_comb \MainALU|ShiftRight0~17 (
// Equation(s):
// \MainALU|ShiftRight0~17_combout  = (\MainController|brin [0] & (\MainController|arin [4])) # (!\MainController|brin [0] & ((\MainController|arin [3])))

	.dataa(\MainController|arin [4]),
	.datab(\MainController|brin [0]),
	.datac(gnd),
	.datad(\MainController|arin [3]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~17 .lut_mask = 16'hBB88;
defparam \MainALU|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N2
cycloneiv_lcell_comb \MainALU|Mux30~0 (
// Equation(s):
// \MainALU|Mux30~0_combout  = (\MainALU|Mux31~2_combout  & (((\MainALU|Mux31~3_combout )))) # (!\MainALU|Mux31~2_combout  & ((\MainALU|Mux31~3_combout  & (\MainALU|ShiftRight0~17_combout )) # (!\MainALU|Mux31~3_combout  & ((\MainController|arin [1])))))

	.dataa(\MainALU|Mux31~2_combout ),
	.datab(\MainALU|ShiftRight0~17_combout ),
	.datac(\MainALU|Mux31~3_combout ),
	.datad(\MainController|arin [1]),
	.cin(gnd),
	.combout(\MainALU|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux30~0 .lut_mask = 16'hE5E0;
defparam \MainALU|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[2] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [2] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout  $ 
// ((\MainController|arin [2])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout  & ((!\MainController|arin [1]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout ),
	.datab(\MainController|arin [2]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout ),
	.datad(\MainController|arin [1]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [2]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[2] .lut_mask = 16'h606A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout  = \MainController|brin [6] $ (((\MainController|brin [5]) # ((\MainController|brin [4] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~1_combout ))))

	.dataa(\MainController|brin [5]),
	.datab(\MainController|brin [6]),
	.datac(\MainController|brin [4]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~1_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2 .lut_mask = 16'h3666;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[0] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [0] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout  & \MainController|arin [0])

	.dataa(gnd),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout ),
	.datac(gnd),
	.datad(\MainController|arin [0]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [0]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[0] .lut_mask = 16'hCC00;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[0] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [0] = \MainController|brin [5] $ (((\MainController|arin [0] & ((\MainController|brin [4]) # (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~1_combout ))) # 
// (!\MainController|arin [0] & (\MainController|brin [4] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~1_combout ))))

	.dataa(\MainController|arin [0]),
	.datab(\MainController|brin [4]),
	.datac(\MainController|brin [5]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~1_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [0]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[0] .lut_mask = 16'h1E78;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[2] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [2] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout  $ 
// (((\MainController|arin [2]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout  & (!\MainController|arin [1])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ),
	.datab(\MainController|arin [1]),
	.datac(\MainController|arin [2]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [2]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[2] .lut_mask = 16'h5A22;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[3] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [3] = (\MainController|brin [0] & (\MainController|arin [3] $ (((\MainController|brin [1]))))) # (!\MainController|brin [0] & (((!\MainController|arin [2] & \MainController|brin [1]))))

	.dataa(\MainController|arin [3]),
	.datab(\MainController|arin [2]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [3]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[3] .lut_mask = 16'h53A0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[2] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [2] = (\MainController|brin [0] & (\MainController|brin [1] $ ((\MainController|arin [2])))) # (!\MainController|brin [0] & (\MainController|brin [1] & ((!\MainController|arin [1]))))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|brin [1]),
	.datac(\MainController|arin [2]),
	.datad(\MainController|arin [1]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [2]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[2] .lut_mask = 16'h286C;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~0 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~0_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [2] $ (VCC))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [2] & VCC))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~1  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout  & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [2]))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~0_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~1 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~0 .lut_mask = 16'h6688;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~2 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~2_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [3] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~1 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [3] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~1 ) # (GND)))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~3  = CARRY((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~1 ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [3]))

	.dataa(gnd),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~1 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~2_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~3 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~2 .lut_mask = 16'h3C3F;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~4 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~4_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [0] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [2] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~3 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~5  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [0] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [2]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~3 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [0] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [2] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~3 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [0]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~3 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~4_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~5 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~4 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~6 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~6_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [3] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [1] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~5  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [1] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~5 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [3] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [1] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~5 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [1] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~5 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~7  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [3] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [1] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~5 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [3] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~5 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [1]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [3]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~5 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~6_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~7 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~6 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~8 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~8_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [2] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [0] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~7 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~9  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [2] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [0]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~7 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [2] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [0] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~7 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [2]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~7 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~8_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~9 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~8 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[6] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [6] = (\MainController|brin [0] & (\MainController|brin [1] $ ((\MainController|arin [6])))) # (!\MainController|brin [0] & (\MainController|brin [1] & ((!\MainController|arin [5]))))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|brin [1]),
	.datac(\MainController|arin [6]),
	.datad(\MainController|arin [5]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [6]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[6] .lut_mask = 16'h286C;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[4] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [4] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout  $ 
// (((\MainController|arin [4]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout  & (!\MainController|arin [3])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ),
	.datac(\MainController|arin [3]),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [4]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[4] .lut_mask = 16'h268C;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[5] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [5] = (\MainController|brin [0] & (\MainController|arin [5] $ ((\MainController|brin [1])))) # (!\MainController|brin [0] & (((\MainController|brin [1] & !\MainController|arin [4]))))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|arin [5]),
	.datac(\MainController|brin [1]),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [5]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[5] .lut_mask = 16'h2878;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N28
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[4] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [4] = (\MainController|brin [0] & (\MainController|brin [1] $ (((\MainController|arin [4]))))) # (!\MainController|brin [0] & (\MainController|brin [1] & (!\MainController|arin [3])))

	.dataa(\MainController|brin [1]),
	.datab(\MainController|brin [0]),
	.datac(\MainController|arin [3]),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [4]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[4] .lut_mask = 16'h468A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~0 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~0_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [4] $ (VCC))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [4] & VCC))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~1  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout  & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [4]))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~0_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~1 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~0 .lut_mask = 16'h6688;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [5] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~1 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [5] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~1 ) # (GND)))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~3  = CARRY((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~1 ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [5]))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~1 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~3 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2 .lut_mask = 16'h5A5F;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~4 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~4_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [6] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [4] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~3 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~5  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [6] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [4]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~3 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [6] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [4] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~3 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [6]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~3 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~4_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~5 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~4 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[1] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [1] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout  $ 
// (((\MainController|arin [1]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout  & (!\MainController|arin [0])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout ),
	.datac(\MainController|arin [0]),
	.datad(\MainController|arin [1]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [1]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[1] .lut_mask = 16'h468A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[0] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [0] = \MainController|brin [3] $ (((\MainController|arin [0] & ((\MainController|brin [1]) # (\MainController|brin [2]))) # (!\MainController|arin [0] & (\MainController|brin [1] & 
// \MainController|brin [2]))))

	.dataa(\MainController|arin [0]),
	.datab(\MainController|brin [1]),
	.datac(\MainController|brin [3]),
	.datad(\MainController|brin [2]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [0]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[0] .lut_mask = 16'h1E78;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[1] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [1] = (\MainController|brin [0] & ((\MainController|arin [1] $ (\MainController|brin [1])))) # (!\MainController|brin [0] & (!\MainController|arin [0] & ((\MainController|brin [1]))))

	.dataa(\MainController|arin [0]),
	.datab(\MainController|arin [1]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [1]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[1] .lut_mask = 16'h35C0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~2 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~2_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [1] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~1 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [1] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~1 ) # (GND)))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~3  = CARRY((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~1 ) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [1]))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~1 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~2_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~3 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~2 .lut_mask = 16'h5A5F;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~4 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~4_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~0_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [0] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~3 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~5  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~0_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [0]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~3 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [0] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~3 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~0_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~3 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~4_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~5 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~4 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~6 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~6_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [1] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~2_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~5  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~2_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~5 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [1] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~2_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~5 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~2_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~5 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~7  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [1] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~2_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~5 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [1] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~5 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~2_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [1]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~5 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~6_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~7 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~6 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~8 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~8_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~0_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~4_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~7 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~9  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~0_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~4_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~7 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~0_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~4_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~7 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~0_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~7 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~8_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~9 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~8 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~10 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~10_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~6_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~9  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~9 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~6_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~9 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~9 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~11  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~6_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~9 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~6_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~9 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~6_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~9 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~10_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~11 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~10 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~12 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~12_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~8_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~4_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~11 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~13  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~8_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~4_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~11 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~8_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~4_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~11 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~8_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~11 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~12_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~13 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~12 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N16
cycloneiv_lcell_comb \MainALU|Mux25~7 (
// Equation(s):
// \MainALU|Mux25~7_combout  = (\MainController|brin [6] & ((\MainController|functionSelect [1] $ (\MainController|arin [6])) # (!\MainController|functionSelect [0]))) # (!\MainController|brin [6] & (\MainController|functionSelect [0] $ 
// (((\MainController|arin [6]) # (!\MainController|functionSelect [1])))))

	.dataa(\MainController|brin [6]),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainController|functionSelect [0]),
	.datad(\MainController|arin [6]),
	.cin(gnd),
	.combout(\MainALU|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux25~7 .lut_mask = 16'h2FCB;
defparam \MainALU|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N18
cycloneiv_lcell_comb \MainALU|Mux29~0 (
// Equation(s):
// \MainALU|Mux29~0_combout  = (\MainController|brin [3]) # (\MainController|brin [2])

	.dataa(gnd),
	.datab(\MainController|brin [3]),
	.datac(\MainController|brin [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux29~0 .lut_mask = 16'hFCFC;
defparam \MainALU|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N4
cycloneiv_lcell_comb \MainALU|ShiftLeft0~26 (
// Equation(s):
// \MainALU|ShiftLeft0~26_combout  = (\MainController|brin [0] & (\MainController|arin [9])) # (!\MainController|brin [0] & ((\MainController|arin [10])))

	.dataa(gnd),
	.datab(\MainController|arin [9]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|arin [10]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~26 .lut_mask = 16'hCFC0;
defparam \MainALU|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N10
cycloneiv_lcell_comb \MainALU|Mux29~10 (
// Equation(s):
// \MainALU|Mux29~10_combout  = (!\MainController|functionSelect [2] & (\MainController|functionSelect [0] $ (\MainController|functionSelect [1])))

	.dataa(\MainController|functionSelect [0]),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainController|functionSelect [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux29~10 .lut_mask = 16'h0606;
defparam \MainALU|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N28
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[1] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [1] = (\MainController|brin [7] & \MainController|arin [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|brin [7]),
	.datad(\MainController|arin [1]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [1]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[1] .lut_mask = 16'hF000;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N26
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[6] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [6] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout  & (\MainController|arin [6] $ 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout )))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout  & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout  
// & !\MainController|arin [5]))))

	.dataa(\MainController|arin [6]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout ),
	.datad(\MainController|arin [5]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [6]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[6] .lut_mask = 16'h606C;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N0
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[8] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [8] = (\MainController|brin [0] & ((\MainController|arin [8] $ (\MainController|brin [1])))) # (!\MainController|brin [0] & (!\MainController|arin [7] & ((\MainController|brin [1]))))

	.dataa(\MainController|arin [7]),
	.datab(\MainController|arin [8]),
	.datac(\MainController|brin [1]),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [8]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[8] .lut_mask = 16'h3C50;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[7] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [7] = (\MainController|brin [0] & (\MainController|brin [1] $ ((\MainController|arin [7])))) # (!\MainController|brin [0] & (\MainController|brin [1] & ((!\MainController|arin [6]))))

	.dataa(\MainController|brin [1]),
	.datab(\MainController|arin [7]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|arin [6]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [7]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[7] .lut_mask = 16'h606A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~0 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~0_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [5] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [7] $ (VCC))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [5] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [7] & VCC))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~1  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [5] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [7]))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [5]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~0_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~1 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~0 .lut_mask = 16'h6688;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~2 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~2_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [6] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [8] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~1  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [8] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~1 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [6] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [8] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~1 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [8] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~1 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~3  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [6] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [8] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~1 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [6] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~1 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [8]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [6]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~1 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~2_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~3 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~2 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N12
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~10 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~10_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [0] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~0_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~9  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~0_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~9 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [0] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~0_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~9 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~0_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~9 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~11  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [0] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~0_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~9 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [0] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~9 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~0_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [0]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~9 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~10_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~11 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~10 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~12 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~12_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [1] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~2_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~11 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~13  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [1] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~2_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~11 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [1] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~2_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~11 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [1]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~11 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~12_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~13 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~12 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3_combout  = (\MainController|brin [6] & ((\MainController|brin [5]) # ((\MainController|brin [4] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~1_combout ))))

	.dataa(\MainController|brin [5]),
	.datab(\MainController|brin [6]),
	.datac(\MainController|brin [4]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~1_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3 .lut_mask = 16'hC888;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[2] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [2] = (\MainController|arin [2] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout ) # 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3_combout  & \MainController|arin [1])))) # (!\MainController|arin [2] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3_combout  & ((\MainController|arin 
// [1]))))

	.dataa(\MainController|arin [2]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3_combout ),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout ),
	.datad(\MainController|arin [1]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [2]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[2] .lut_mask = 16'hECA0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[4] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [4] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout  $ 
// (((\MainController|arin [4]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout  & (!\MainController|arin [3])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout ),
	.datab(\MainController|arin [3]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout ),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [4]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[4] .lut_mask = 16'h52A2;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[3] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [3] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout  & ((\MainController|arin [3] $ 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout )))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout  & (!\MainController|arin [2] & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout ))))

	.dataa(\MainController|arin [2]),
	.datab(\MainController|arin [3]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [3]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[3] .lut_mask = 16'h35C0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N0
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[1] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [1] = (\MainController|arin [0] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3_combout ) # 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout  & \MainController|arin [1])))) # (!\MainController|arin [0] & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout  & \MainController|arin 
// [1]))))

	.dataa(\MainController|arin [0]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3_combout ),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout ),
	.datad(\MainController|arin [1]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [1]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[1] .lut_mask = 16'hF888;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N12
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [3] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [1] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~5  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [1] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~5 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [3] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [1] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~5 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [1] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~5 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~7  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [3] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [1] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~5 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [3] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~5 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [1]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [3]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~5 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~7 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~8 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~8_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [2] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [4] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~7 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~9  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [2] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [4]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~7 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [2] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [4] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~7 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [2]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~7 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~8_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~9 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~8 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~14 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~14_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~10_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~13  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~13 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~10_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~13 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~13 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~15  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~10_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~13 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~10_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~13 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~10_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~13 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~14_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~15 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~14 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~16 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~16_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~12_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~8_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~15 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~17  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~12_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~8_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~15 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~12_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~8_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~15 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~12_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~15 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~16_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~17 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~16 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N12
cycloneiv_lcell_comb \MainALU|Mux23~0 (
// Equation(s):
// \MainALU|Mux23~0_combout  = (\MainController|functionSelect [1] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|functionSelect [1]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~16_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux23~0 .lut_mask = 16'hF000;
defparam \MainALU|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N14
cycloneiv_lcell_comb \MainALU|Mux20~0 (
// Equation(s):
// \MainALU|Mux20~0_combout  = ((!\MainController|functionSelect [1] & !\MainController|functionSelect [0])) # (!\MainController|functionSelect [2])

	.dataa(\MainController|functionSelect [2]),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainController|functionSelect [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux20~0 .lut_mask = 16'h5757;
defparam \MainALU|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N16
cycloneiv_lcell_comb \MainALU|Mux20~1 (
// Equation(s):
// \MainALU|Mux20~1_combout  = (\MainController|functionSelect [2] & ((\MainController|functionSelect [0]) # (!\MainController|functionSelect [1])))

	.dataa(\MainController|functionSelect [2]),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainController|functionSelect [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux20~1 .lut_mask = 16'hA2A2;
defparam \MainALU|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N6
cycloneiv_lcell_comb \MainALU|Mux23~1 (
// Equation(s):
// \MainALU|Mux23~1_combout  = (\MainALU|Mux20~0_combout  & ((\MainALU|Mux20~1_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ))) # (!\MainALU|Mux20~1_combout  & (\MainALU|Mux23~0_combout )))) # 
// (!\MainALU|Mux20~0_combout  & (((!\MainALU|Mux20~1_combout ))))

	.dataa(\MainALU|Mux23~0_combout ),
	.datab(\MainALU|Mux20~0_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\MainALU|Mux20~1_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux23~1 .lut_mask = 16'h0CBB;
defparam \MainALU|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N12
cycloneiv_lcell_comb \MainALU|Mux23~2 (
// Equation(s):
// \MainALU|Mux23~2_combout  = \MainALU|Mux23~1_combout  $ (((!\MainController|arin [8] & (\MainController|functionSelect [1] & \MainController|functionSelect [2]))))

	.dataa(\MainALU|Mux23~1_combout ),
	.datab(\MainController|arin [8]),
	.datac(\MainController|functionSelect [1]),
	.datad(\MainController|functionSelect [2]),
	.cin(gnd),
	.combout(\MainALU|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux23~2 .lut_mask = 16'h9AAA;
defparam \MainALU|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N26
cycloneiv_lcell_comb \MainALU|Add0~23 (
// Equation(s):
// \MainALU|Add0~23_combout  = \MainController|functionSelect [1] $ (\MainController|brin [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|functionSelect [1]),
	.datad(\MainController|brin [7]),
	.cin(gnd),
	.combout(\MainALU|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Add0~23 .lut_mask = 16'h0FF0;
defparam \MainALU|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N28
cycloneiv_lcell_comb \MainALU|Add0~20 (
// Equation(s):
// \MainALU|Add0~20_combout  = \MainController|brin [6] $ (\MainController|functionSelect [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|brin [6]),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Add0~20 .lut_mask = 16'h0FF0;
defparam \MainALU|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N16
cycloneiv_lcell_comb \MainALU|Add0~17 (
// Equation(s):
// \MainALU|Add0~17_combout  = \MainController|brin [5] $ (\MainController|functionSelect [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|brin [5]),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Add0~17 .lut_mask = 16'h0FF0;
defparam \MainALU|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N26
cycloneiv_lcell_comb \MainALU|Add0~15 (
// Equation(s):
// \MainALU|Add0~15_combout  = (\MainALU|Add0~14_combout  & ((\MainController|arin [4] & (\MainALU|Add0~13  & VCC)) # (!\MainController|arin [4] & (!\MainALU|Add0~13 )))) # (!\MainALU|Add0~14_combout  & ((\MainController|arin [4] & (!\MainALU|Add0~13 )) # 
// (!\MainController|arin [4] & ((\MainALU|Add0~13 ) # (GND)))))
// \MainALU|Add0~16  = CARRY((\MainALU|Add0~14_combout  & (!\MainController|arin [4] & !\MainALU|Add0~13 )) # (!\MainALU|Add0~14_combout  & ((!\MainALU|Add0~13 ) # (!\MainController|arin [4]))))

	.dataa(\MainALU|Add0~14_combout ),
	.datab(\MainController|arin [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~13 ),
	.combout(\MainALU|Add0~15_combout ),
	.cout(\MainALU|Add0~16 ));
// synopsys translate_off
defparam \MainALU|Add0~15 .lut_mask = 16'h9617;
defparam \MainALU|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N28
cycloneiv_lcell_comb \MainALU|Add0~18 (
// Equation(s):
// \MainALU|Add0~18_combout  = ((\MainALU|Add0~17_combout  $ (\MainController|arin [5] $ (!\MainALU|Add0~16 )))) # (GND)
// \MainALU|Add0~19  = CARRY((\MainALU|Add0~17_combout  & ((\MainController|arin [5]) # (!\MainALU|Add0~16 ))) # (!\MainALU|Add0~17_combout  & (\MainController|arin [5] & !\MainALU|Add0~16 )))

	.dataa(\MainALU|Add0~17_combout ),
	.datab(\MainController|arin [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~16 ),
	.combout(\MainALU|Add0~18_combout ),
	.cout(\MainALU|Add0~19 ));
// synopsys translate_off
defparam \MainALU|Add0~18 .lut_mask = 16'h698E;
defparam \MainALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N30
cycloneiv_lcell_comb \MainALU|Add0~21 (
// Equation(s):
// \MainALU|Add0~21_combout  = (\MainController|arin [6] & ((\MainALU|Add0~20_combout  & (\MainALU|Add0~19  & VCC)) # (!\MainALU|Add0~20_combout  & (!\MainALU|Add0~19 )))) # (!\MainController|arin [6] & ((\MainALU|Add0~20_combout  & (!\MainALU|Add0~19 )) # 
// (!\MainALU|Add0~20_combout  & ((\MainALU|Add0~19 ) # (GND)))))
// \MainALU|Add0~22  = CARRY((\MainController|arin [6] & (!\MainALU|Add0~20_combout  & !\MainALU|Add0~19 )) # (!\MainController|arin [6] & ((!\MainALU|Add0~19 ) # (!\MainALU|Add0~20_combout ))))

	.dataa(\MainController|arin [6]),
	.datab(\MainALU|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~19 ),
	.combout(\MainALU|Add0~21_combout ),
	.cout(\MainALU|Add0~22 ));
// synopsys translate_off
defparam \MainALU|Add0~21 .lut_mask = 16'h9617;
defparam \MainALU|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N0
cycloneiv_lcell_comb \MainALU|Add0~24 (
// Equation(s):
// \MainALU|Add0~24_combout  = ((\MainALU|Add0~23_combout  $ (\MainController|arin [7] $ (!\MainALU|Add0~22 )))) # (GND)
// \MainALU|Add0~25  = CARRY((\MainALU|Add0~23_combout  & ((\MainController|arin [7]) # (!\MainALU|Add0~22 ))) # (!\MainALU|Add0~23_combout  & (\MainController|arin [7] & !\MainALU|Add0~22 )))

	.dataa(\MainALU|Add0~23_combout ),
	.datab(\MainController|arin [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~22 ),
	.combout(\MainALU|Add0~24_combout ),
	.cout(\MainALU|Add0~25 ));
// synopsys translate_off
defparam \MainALU|Add0~24 .lut_mask = 16'h698E;
defparam \MainALU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N2
cycloneiv_lcell_comb \MainALU|Add0~26 (
// Equation(s):
// \MainALU|Add0~26_combout  = (\MainController|arin [8] & ((\MainController|functionSelect [0] & (!\MainALU|Add0~25 )) # (!\MainController|functionSelect [0] & (\MainALU|Add0~25  & VCC)))) # (!\MainController|arin [8] & ((\MainController|functionSelect [0] 
// & ((\MainALU|Add0~25 ) # (GND))) # (!\MainController|functionSelect [0] & (!\MainALU|Add0~25 ))))
// \MainALU|Add0~27  = CARRY((\MainController|arin [8] & (\MainController|functionSelect [0] & !\MainALU|Add0~25 )) # (!\MainController|arin [8] & ((\MainController|functionSelect [0]) # (!\MainALU|Add0~25 ))))

	.dataa(\MainController|arin [8]),
	.datab(\MainController|functionSelect [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~25 ),
	.combout(\MainALU|Add0~26_combout ),
	.cout(\MainALU|Add0~27 ));
// synopsys translate_off
defparam \MainALU|Add0~26 .lut_mask = 16'h694D;
defparam \MainALU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N30
cycloneiv_lcell_comb \MainALU|Mux23~3 (
// Equation(s):
// \MainALU|Mux23~3_combout  = (!\MainController|functionSelect [3] & ((\MainALU|Mux29~10_combout  & ((\MainALU|Add0~26_combout ))) # (!\MainALU|Mux29~10_combout  & (\MainALU|Mux23~2_combout ))))

	.dataa(\MainController|functionSelect [3]),
	.datab(\MainALU|Mux29~10_combout ),
	.datac(\MainALU|Mux23~2_combout ),
	.datad(\MainALU|Add0~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux23~3 .lut_mask = 16'h5410;
defparam \MainALU|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N30
cycloneiv_lcell_comb \MainALU|ShiftLeft0~23 (
// Equation(s):
// \MainALU|ShiftLeft0~23_combout  = (\MainController|brin [1] & (\MainALU|ShiftLeft0~18_combout )) # (!\MainController|brin [1] & ((\MainALU|ShiftLeft0~22_combout )))

	.dataa(gnd),
	.datab(\MainALU|ShiftLeft0~18_combout ),
	.datac(\MainALU|ShiftLeft0~22_combout ),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~23 .lut_mask = 16'hCCF0;
defparam \MainALU|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N8
cycloneiv_lcell_comb \MainALU|ShiftLeft0~11 (
// Equation(s):
// \MainALU|ShiftLeft0~11_combout  = (\MainController|brin [1] & ((\MainController|brin [0] & ((\MainController|arin [1]))) # (!\MainController|brin [0] & (\MainController|arin [2]))))

	.dataa(\MainController|arin [2]),
	.datab(\MainController|brin [1]),
	.datac(\MainController|arin [1]),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~11 .lut_mask = 16'hC088;
defparam \MainALU|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N26
cycloneiv_lcell_comb \MainALU|ShiftLeft0~12 (
// Equation(s):
// \MainALU|ShiftLeft0~12_combout  = (\MainController|brin [0] & (\MainController|arin [3])) # (!\MainController|brin [0] & ((\MainController|arin [4])))

	.dataa(gnd),
	.datab(\MainController|brin [0]),
	.datac(\MainController|arin [3]),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~12 .lut_mask = 16'hF3C0;
defparam \MainALU|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N2
cycloneiv_lcell_comb \MainALU|ShiftLeft0~13 (
// Equation(s):
// \MainALU|ShiftLeft0~13_combout  = (\MainALU|ShiftLeft0~11_combout ) # ((!\MainController|brin [1] & \MainALU|ShiftLeft0~12_combout ))

	.dataa(gnd),
	.datab(\MainController|brin [1]),
	.datac(\MainALU|ShiftLeft0~11_combout ),
	.datad(\MainALU|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~13 .lut_mask = 16'hF3F0;
defparam \MainALU|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N18
cycloneiv_lcell_comb \MainALU|Mux20~3 (
// Equation(s):
// \MainALU|Mux20~3_combout  = \MainController|functionSelect [0] $ (((\MainController|brin [3]) # (!\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout )))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.datac(\MainController|brin [3]),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux20~3 .lut_mask = 16'h0CF3;
defparam \MainALU|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N8
cycloneiv_lcell_comb \MainALU|Mux20~4 (
// Equation(s):
// \MainALU|Mux20~4_combout  = (\MainController|functionSelect [0]) # ((\MainController|brin [2] & (\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout  & !\MainController|brin [3])))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.datac(\MainController|brin [3]),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux20~4 .lut_mask = 16'hFF08;
defparam \MainALU|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N30
cycloneiv_lcell_comb \MainALU|ShiftLeft0~8 (
// Equation(s):
// \MainALU|ShiftLeft0~8_combout  = (!\MainController|brin [1] & !\MainController|brin [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|brin [1]),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~8 .lut_mask = 16'h000F;
defparam \MainALU|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N0
cycloneiv_lcell_comb \MainALU|Mux23~4 (
// Equation(s):
// \MainALU|Mux23~4_combout  = (\MainALU|ShiftLeft0~8_combout  & (\MainController|arin [0] & (!\MainController|brin [2] & \MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout )))

	.dataa(\MainALU|ShiftLeft0~8_combout ),
	.datab(\MainController|arin [0]),
	.datac(\MainController|brin [2]),
	.datad(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux23~4 .lut_mask = 16'h0800;
defparam \MainALU|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N26
cycloneiv_lcell_comb \MainALU|Mux23~5 (
// Equation(s):
// \MainALU|Mux23~5_combout  = (\MainALU|Mux20~3_combout  & ((\MainALU|Mux20~4_combout  & (\MainALU|ShiftRight0~6_combout )) # (!\MainALU|Mux20~4_combout  & ((\MainALU|Mux23~4_combout ))))) # (!\MainALU|Mux20~3_combout  & (((!\MainALU|Mux20~4_combout ))))

	.dataa(\MainALU|ShiftRight0~6_combout ),
	.datab(\MainALU|Mux20~3_combout ),
	.datac(\MainALU|Mux20~4_combout ),
	.datad(\MainALU|Mux23~4_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux23~5 .lut_mask = 16'h8F83;
defparam \MainALU|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N24
cycloneiv_lcell_comb \MainALU|Mux23~6 (
// Equation(s):
// \MainALU|Mux23~6_combout  = (\MainALU|Mux23~5_combout  & ((\MainALU|ShiftLeft0~23_combout ) # ((!\MainALU|Mux20~2_combout )))) # (!\MainALU|Mux23~5_combout  & (((\MainALU|ShiftLeft0~13_combout  & \MainALU|Mux20~2_combout ))))

	.dataa(\MainALU|ShiftLeft0~23_combout ),
	.datab(\MainALU|ShiftLeft0~13_combout ),
	.datac(\MainALU|Mux23~5_combout ),
	.datad(\MainALU|Mux20~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux23~6 .lut_mask = 16'hACF0;
defparam \MainALU|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N26
cycloneiv_lcell_comb \MainALU|Mux23~7 (
// Equation(s):
// \MainALU|Mux23~7_combout  = (\MainALU|Mux23~3_combout ) # ((\MainALU|Mux23~6_combout  & (\MainController|functionSelect [3] & \MainALU|Mux31~9_combout )))

	.dataa(\MainALU|Mux23~3_combout ),
	.datab(\MainALU|Mux23~6_combout ),
	.datac(\MainController|functionSelect [3]),
	.datad(\MainALU|Mux31~9_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux23~7 .lut_mask = 16'hEAAA;
defparam \MainALU|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N18
cycloneiv_lcell_comb \MainALU|dataAcc[8] (
// Equation(s):
// \MainALU|dataAcc [8] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Mux23~7_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [8]))

	.dataa(\MainALU|WideOr0~0clkctrl_outclk ),
	.datab(\MainALU|dataAcc [8]),
	.datac(gnd),
	.datad(\MainALU|Mux23~7_combout ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [8]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[8] .lut_mask = 16'hEE44;
defparam \MainALU|dataAcc[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N16
cycloneiv_lcell_comb \MainController|Selector11~0 (
// Equation(s):
// \MainController|Selector11~0_combout  = (!\MainController|CurrentState.State8~q  & \MainALU|dataAcc [8])

	.dataa(gnd),
	.datab(\MainController|CurrentState.State8~q ),
	.datac(gnd),
	.datad(\MainALU|dataAcc [8]),
	.cin(gnd),
	.combout(\MainController|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector11~0 .lut_mask = 16'h3300;
defparam \MainController|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N17
dffeas \MainController|arin[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector11~0_combout ),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a8 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MainController|CurrentState.10101~q ),
	.ena(\MainController|arin[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[8] .is_wysiwyg = "true";
defparam \MainController|arin[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N8
cycloneiv_lcell_comb \MainALU|ShiftLeft0~22 (
// Equation(s):
// \MainALU|ShiftLeft0~22_combout  = (\MainController|brin [0] & ((\MainController|arin [7]))) # (!\MainController|brin [0] & (\MainController|arin [8]))

	.dataa(gnd),
	.datab(\MainController|arin [8]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|arin [7]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~22 .lut_mask = 16'hFC0C;
defparam \MainALU|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N16
cycloneiv_lcell_comb \MainALU|ShiftLeft0~27 (
// Equation(s):
// \MainALU|ShiftLeft0~27_combout  = (\MainController|brin [1] & ((\MainALU|ShiftLeft0~22_combout ))) # (!\MainController|brin [1] & (\MainALU|ShiftLeft0~26_combout ))

	.dataa(\MainALU|ShiftLeft0~26_combout ),
	.datab(gnd),
	.datac(\MainALU|ShiftLeft0~22_combout ),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~27 .lut_mask = 16'hF0AA;
defparam \MainALU|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N26
cycloneiv_lcell_comb \MainALU|ShiftLeft0~6 (
// Equation(s):
// \MainALU|ShiftLeft0~6_combout  = (!\MainController|brin [0] & ((\MainController|brin [1] & ((\MainController|arin [0]))) # (!\MainController|brin [1] & (\MainController|arin [2]))))

	.dataa(\MainController|arin [2]),
	.datab(\MainController|arin [0]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~6 .lut_mask = 16'h0C0A;
defparam \MainALU|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N26
cycloneiv_lcell_comb \MainALU|ShiftLeft0~7 (
// Equation(s):
// \MainALU|ShiftLeft0~7_combout  = (\MainALU|ShiftLeft0~6_combout ) # ((!\MainController|brin [1] & (\MainController|arin [1] & \MainController|brin [0])))

	.dataa(\MainALU|ShiftLeft0~6_combout ),
	.datab(\MainController|brin [1]),
	.datac(\MainController|arin [1]),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~7 .lut_mask = 16'hBAAA;
defparam \MainALU|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N4
cycloneiv_lcell_comb \MainALU|ShiftLeft0~32 (
// Equation(s):
// \MainALU|ShiftLeft0~32_combout  = (\MainController|brin [2] & (\MainALU|ShiftLeft0~7_combout )) # (!\MainController|brin [2] & ((\MainALU|ShiftLeft0~19_combout )))

	.dataa(\MainALU|ShiftLeft0~7_combout ),
	.datab(\MainALU|ShiftLeft0~19_combout ),
	.datac(\MainController|brin [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~32 .lut_mask = 16'hACAC;
defparam \MainALU|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N30
cycloneiv_lcell_comb \MainALU|Mux19~5 (
// Equation(s):
// \MainALU|Mux19~5_combout  = (\MainController|functionSelect [3] & (\MainController|functionSelect [0])) # (!\MainController|functionSelect [3] & (!\MainController|functionSelect [2] & (\MainController|functionSelect [0] $ (\MainController|functionSelect 
// [1]))))

	.dataa(\MainController|functionSelect [0]),
	.datab(\MainController|functionSelect [3]),
	.datac(\MainController|functionSelect [1]),
	.datad(\MainController|functionSelect [2]),
	.cin(gnd),
	.combout(\MainALU|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux19~5 .lut_mask = 16'h889A;
defparam \MainALU|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N22
cycloneiv_lcell_comb \MainALU|Mux19~6 (
// Equation(s):
// \MainALU|Mux19~6_combout  = (\MainController|functionSelect [3] & (((!\MainController|brin [3] & \MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout )) # (!\MainALU|Mux19~5_combout )))

	.dataa(\MainController|brin [3]),
	.datab(\MainALU|Mux19~5_combout ),
	.datac(\MainController|functionSelect [3]),
	.datad(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux19~6 .lut_mask = 16'h7030;
defparam \MainALU|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cycloneiv_lcell_comb \MainALU|ShiftRight0~15 (
// Equation(s):
// \MainALU|ShiftRight0~15_combout  = (!\MainController|brin [0] & ((\MainController|brin [1] & ((\MainController|arin [15]))) # (!\MainController|brin [1] & (\MainController|arin [13]))))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|arin [13]),
	.datac(\MainController|arin [15]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~15 .lut_mask = 16'h5044;
defparam \MainALU|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N2
cycloneiv_lcell_comb \MainALU|ShiftRight0~14 (
// Equation(s):
// \MainALU|ShiftRight0~14_combout  = (\MainController|arin [14] & (!\MainController|brin [1] & \MainController|brin [0]))

	.dataa(\MainController|arin [14]),
	.datab(\MainController|brin [1]),
	.datac(\MainController|brin [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~14 .lut_mask = 16'h2020;
defparam \MainALU|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N22
cycloneiv_lcell_comb \MainALU|ShiftRight0~29 (
// Equation(s):
// \MainALU|ShiftRight0~29_combout  = (!\MainController|brin [2] & ((\MainALU|ShiftRight0~15_combout ) # (\MainALU|ShiftRight0~14_combout )))

	.dataa(\MainController|brin [2]),
	.datab(gnd),
	.datac(\MainALU|ShiftRight0~15_combout ),
	.datad(\MainALU|ShiftRight0~14_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~29 .lut_mask = 16'h5550;
defparam \MainALU|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N28
cycloneiv_lcell_comb \MainALU|Mux29~1 (
// Equation(s):
// \MainALU|Mux29~1_combout  = (\MainController|brin [3]) # ((\MainController|brin [1] & !\MainController|brin [2]))

	.dataa(\MainController|brin [1]),
	.datab(gnd),
	.datac(\MainController|brin [3]),
	.datad(\MainController|brin [2]),
	.cin(gnd),
	.combout(\MainALU|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux29~1 .lut_mask = 16'hF0FA;
defparam \MainALU|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N24
cycloneiv_lcell_comb \MainALU|ShiftLeft0~31 (
// Equation(s):
// \MainALU|ShiftLeft0~31_combout  = (\MainController|brin [0] & ((\MainController|arin [12]))) # (!\MainController|brin [0] & (\MainController|arin [13]))

	.dataa(gnd),
	.datab(\MainController|arin [13]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|arin [12]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~31 .lut_mask = 16'hFC0C;
defparam \MainALU|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N24
cycloneiv_lcell_comb \MainALU|Mux18~2 (
// Equation(s):
// \MainALU|Mux18~2_combout  = (\MainALU|Mux29~1_combout  & (\MainALU|Mux29~0_combout )) # (!\MainALU|Mux29~1_combout  & ((\MainALU|Mux29~0_combout  & ((\MainALU|ShiftLeft0~25_combout ))) # (!\MainALU|Mux29~0_combout  & (\MainALU|ShiftLeft0~31_combout ))))

	.dataa(\MainALU|Mux29~1_combout ),
	.datab(\MainALU|Mux29~0_combout ),
	.datac(\MainALU|ShiftLeft0~31_combout ),
	.datad(\MainALU|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux18~2 .lut_mask = 16'hDC98;
defparam \MainALU|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N24
cycloneiv_lcell_comb \MainALU|ShiftLeft0~28 (
// Equation(s):
// \MainALU|ShiftLeft0~28_combout  = (\MainController|brin [0] & ((\MainController|arin [10]))) # (!\MainController|brin [0] & (\MainController|arin [11]))

	.dataa(gnd),
	.datab(\MainController|arin [11]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|arin [10]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~28 .lut_mask = 16'hFC0C;
defparam \MainALU|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N0
cycloneiv_lcell_comb \MainALU|ShiftLeft0~15 (
// Equation(s):
// \MainALU|ShiftLeft0~15_combout  = (\MainController|brin [0] & ((\MainController|arin [4]))) # (!\MainController|brin [0] & (\MainController|arin [5]))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|arin [5]),
	.datac(gnd),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~15 .lut_mask = 16'hEE44;
defparam \MainALU|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N24
cycloneiv_lcell_comb \MainALU|ShiftLeft0~16 (
// Equation(s):
// \MainALU|ShiftLeft0~16_combout  = (\MainController|brin [1] & (\MainALU|ShiftLeft0~9_combout )) # (!\MainController|brin [1] & ((\MainALU|ShiftLeft0~15_combout )))

	.dataa(\MainALU|ShiftLeft0~9_combout ),
	.datab(\MainALU|ShiftLeft0~15_combout ),
	.datac(gnd),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~16 .lut_mask = 16'hAACC;
defparam \MainALU|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N20
cycloneiv_lcell_comb \MainALU|ShiftLeft0~5 (
// Equation(s):
// \MainALU|ShiftLeft0~5_combout  = (\MainController|brin [0] & (\MainController|arin [0])) # (!\MainController|brin [0] & ((\MainController|arin [1])))

	.dataa(gnd),
	.datab(\MainController|arin [0]),
	.datac(\MainController|arin [1]),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~5 .lut_mask = 16'hCCF0;
defparam \MainALU|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N18
cycloneiv_lcell_comb \MainALU|ShiftLeft0~17 (
// Equation(s):
// \MainALU|ShiftLeft0~17_combout  = (\MainController|brin [2] & (((\MainALU|ShiftLeft0~5_combout  & !\MainController|brin [1])))) # (!\MainController|brin [2] & (\MainALU|ShiftLeft0~16_combout ))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|ShiftLeft0~16_combout ),
	.datac(\MainALU|ShiftLeft0~5_combout ),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~17 .lut_mask = 16'h44E4;
defparam \MainALU|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N8
cycloneiv_lcell_comb \MainALU|Mux18~3 (
// Equation(s):
// \MainALU|Mux18~3_combout  = (\MainALU|Mux29~1_combout  & ((\MainALU|Mux18~2_combout  & ((\MainALU|ShiftLeft0~17_combout ))) # (!\MainALU|Mux18~2_combout  & (\MainALU|ShiftLeft0~28_combout )))) # (!\MainALU|Mux29~1_combout  & (\MainALU|Mux18~2_combout ))

	.dataa(\MainALU|Mux29~1_combout ),
	.datab(\MainALU|Mux18~2_combout ),
	.datac(\MainALU|ShiftLeft0~28_combout ),
	.datad(\MainALU|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux18~3 .lut_mask = 16'hEC64;
defparam \MainALU|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N30
cycloneiv_lcell_comb \MainALU|Mux18~4 (
// Equation(s):
// \MainALU|Mux18~4_combout  = (\MainALU|Mux18~3_combout  & \MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout )

	.dataa(gnd),
	.datab(\MainALU|Mux18~3_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux18~4 .lut_mask = 16'hC0C0;
defparam \MainALU|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N8
cycloneiv_lcell_comb \MainALU|Add0~32 (
// Equation(s):
// \MainALU|Add0~32_combout  = ((\MainController|functionSelect [0] $ (\MainController|arin [11] $ (\MainALU|Add0~31 )))) # (GND)
// \MainALU|Add0~33  = CARRY((\MainController|functionSelect [0] & (\MainController|arin [11] & !\MainALU|Add0~31 )) # (!\MainController|functionSelect [0] & ((\MainController|arin [11]) # (!\MainALU|Add0~31 ))))

	.dataa(\MainController|functionSelect [0]),
	.datab(\MainController|arin [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~31 ),
	.combout(\MainALU|Add0~32_combout ),
	.cout(\MainALU|Add0~33 ));
// synopsys translate_off
defparam \MainALU|Add0~32 .lut_mask = 16'h964D;
defparam \MainALU|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N10
cycloneiv_lcell_comb \MainALU|Add0~34 (
// Equation(s):
// \MainALU|Add0~34_combout  = (\MainController|functionSelect [0] & ((\MainController|arin [12] & (!\MainALU|Add0~33 )) # (!\MainController|arin [12] & ((\MainALU|Add0~33 ) # (GND))))) # (!\MainController|functionSelect [0] & ((\MainController|arin [12] & 
// (\MainALU|Add0~33  & VCC)) # (!\MainController|arin [12] & (!\MainALU|Add0~33 ))))
// \MainALU|Add0~35  = CARRY((\MainController|functionSelect [0] & ((!\MainALU|Add0~33 ) # (!\MainController|arin [12]))) # (!\MainController|functionSelect [0] & (!\MainController|arin [12] & !\MainALU|Add0~33 )))

	.dataa(\MainController|functionSelect [0]),
	.datab(\MainController|arin [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~33 ),
	.combout(\MainALU|Add0~34_combout ),
	.cout(\MainALU|Add0~35 ));
// synopsys translate_off
defparam \MainALU|Add0~34 .lut_mask = 16'h692B;
defparam \MainALU|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N12
cycloneiv_lcell_comb \MainALU|Add0~36 (
// Equation(s):
// \MainALU|Add0~36_combout  = ((\MainController|arin [13] $ (\MainController|functionSelect [0] $ (\MainALU|Add0~35 )))) # (GND)
// \MainALU|Add0~37  = CARRY((\MainController|arin [13] & ((!\MainALU|Add0~35 ) # (!\MainController|functionSelect [0]))) # (!\MainController|arin [13] & (!\MainController|functionSelect [0] & !\MainALU|Add0~35 )))

	.dataa(\MainController|arin [13]),
	.datab(\MainController|functionSelect [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~35 ),
	.combout(\MainALU|Add0~36_combout ),
	.cout(\MainALU|Add0~37 ));
// synopsys translate_off
defparam \MainALU|Add0~36 .lut_mask = 16'h962B;
defparam \MainALU|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|selnose[17]~1 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|selnose[17]~1_combout  = (\MainController|brin [1] & (((\MainController|brin [0] & !\MainController|arin [14])) # (!\MainController|arin [15]))) # (!\MainController|brin [1] & (\MainController|brin [0] & 
// ((!\MainController|arin [14]))))

	.dataa(\MainController|brin [1]),
	.datab(\MainController|brin [0]),
	.datac(\MainController|arin [15]),
	.datad(\MainController|arin [14]),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|selnose[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[17]~1 .lut_mask = 16'h0ACE;
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|selnose[0]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|selnose[0]~2_combout  = (!\MainController|brin [3] & (!\MainController|brin [2] & \MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ))

	.dataa(\MainController|brin [3]),
	.datab(gnd),
	.datac(\MainController|brin [2]),
	.datad(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|selnose[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[0]~2 .lut_mask = 16'h0500;
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[16]~78 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[16]~78_combout  = \MainController|arin [14] $ (((\MainController|brin [0] & (!\MainALU|Div0|auto_generated|divider|divider|selnose[17]~1_combout  & 
// \MainALU|Div0|auto_generated|divider|divider|selnose[0]~2_combout ))))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|arin [14]),
	.datac(\MainALU|Div0|auto_generated|divider|divider|selnose[17]~1_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|selnose[0]~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[16]~78_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[16]~78 .lut_mask = 16'hC6CC;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[16]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout  = (\MainController|brin [0] & (\MainController|arin [13] $ (VCC))) # (!\MainController|brin [0] & ((\MainController|arin [13]) # (GND)))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1  = CARRY((\MainController|arin [13]) # (!\MainController|brin [0]))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|arin [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[16]~78_combout  & ((\MainController|brin [1] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 )) # (!\MainController|brin [1] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[16]~78_combout  & ((\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ) # (GND))) # (!\MainController|brin [1] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[16]~78_combout  & (\MainController|brin [1] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 )) 
// # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[16]~78_combout  & ((\MainController|brin [1]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[16]~78_combout ),
	.datab(\MainController|brin [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout  = ((\MainController|brin [2] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[17]~77_combout  $ (\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 
// )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5  = CARRY((\MainController|brin [2] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[17]~77_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 )) 
// # (!\MainController|brin [2] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[17]~77_combout ) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ))))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[17]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  = !\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 .lut_mask = 16'h0F0F;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N14
cycloneiv_lcell_comb \MainALU|Mux18~5 (
// Equation(s):
// \MainALU|Mux18~5_combout  = (\MainALU|Mux20~0_combout  & (((\MainALU|Div0|auto_generated|divider|divider|selnose[34]~3_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout )) # (!\MainALU|Mux20~1_combout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[34]~3_combout ),
	.datab(\MainALU|Mux20~1_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.datad(\MainALU|Mux20~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux18~5 .lut_mask = 16'h3B00;
defparam \MainALU|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[9] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [9] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout  $ 
// (((\MainController|arin [9]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout  & (!\MainController|arin [8])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout ),
	.datab(\MainController|arin [8]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout ),
	.datad(\MainController|arin [9]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [9]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[9] .lut_mask = 16'h52A2;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[7] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [7] = (\MainController|arin [7] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout ) # ((\MainController|arin [6] & 
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3_combout )))) # (!\MainController|arin [7] & (\MainController|arin [6] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3_combout ))))

	.dataa(\MainController|arin [7]),
	.datab(\MainController|arin [6]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [7]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[7] .lut_mask = 16'hECA0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[6] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [6] = (\MainController|arin [6] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout ) # 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3_combout  & \MainController|arin [5])))) # (!\MainController|arin [6] & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3_combout  & \MainController|arin 
// [5]))))

	.dataa(\MainController|arin [6]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout ),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3_combout ),
	.datad(\MainController|arin [5]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [6]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[6] .lut_mask = 16'hF888;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[8] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [8] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout  $ 
// ((\MainController|arin [8])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout  & ((!\MainController|arin [7]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout ),
	.datac(\MainController|arin [8]),
	.datad(\MainController|arin [7]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [8]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[8] .lut_mask = 16'h486A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[7] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [7] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout  $ 
// ((\MainController|arin [7])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout  & ((!\MainController|arin [6]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout ),
	.datab(\MainController|arin [7]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout ),
	.datad(\MainController|arin [6]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [7]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[7] .lut_mask = 16'h606A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[5] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [5] = (\MainController|arin [4] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3_combout ) # 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout  & \MainController|arin [5])))) # (!\MainController|arin [4] & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout  & \MainController|arin 
// [5]))))

	.dataa(\MainController|arin [4]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3_combout ),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout ),
	.datad(\MainController|arin [5]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [5]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[5] .lut_mask = 16'hF888;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[4] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [4] = (\MainController|arin [3] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3_combout ) # 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout  & \MainController|arin [4])))) # (!\MainController|arin [3] & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout  & \MainController|arin 
// [4]))))

	.dataa(\MainController|arin [3]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3_combout ),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout ),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [4]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[4] .lut_mask = 16'hF888;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[6] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [6] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout  & ((\MainController|arin [6] $ 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout )))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout  & (!\MainController|arin [5] & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout ),
	.datab(\MainController|arin [5]),
	.datac(\MainController|arin [6]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [6]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[6] .lut_mask = 16'h1BA0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[3] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [3] = (\MainController|arin [3] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout ) # 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3_combout  & \MainController|arin [2])))) # (!\MainController|arin [3] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3_combout  & ((\MainController|arin 
// [2]))))

	.dataa(\MainController|arin [3]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3_combout ),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout ),
	.datad(\MainController|arin [2]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [3]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[3] .lut_mask = 16'hECA0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N0
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[5] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [5] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout  $ 
// (((\MainController|arin [5]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout  & (!\MainController|arin [4])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout ),
	.datac(\MainController|arin [4]),
	.datad(\MainController|arin [5]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [5]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[5] .lut_mask = 16'h268C;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [3] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [5] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~9  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [5] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~9 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [3] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [5] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~9 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [5] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~9 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~11  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [3] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [5] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~9 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [3] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~9 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [5]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [3]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~9 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~11 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~12 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~12_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [4] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [6] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~11 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~13  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [4] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [6]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~11 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [4] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [6] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~11 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [4]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~11 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~12_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~13 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~12 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~14 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~14_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [7] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [5] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~13  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [5] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~13 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [7] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [5] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~13 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [5] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~13 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~15  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [7] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [5] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~13 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [7] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~13 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [5]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [7]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~13 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~14_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~15 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~14 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~16 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~16_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [6] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [8] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~15 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~17  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [6] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [8]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~15 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [6] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [8] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~15 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [6]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~15 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~16_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~17 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~16 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N24
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~18 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~18_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [9] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [7] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~17  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [7] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~17 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [9] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [7] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~17 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [7] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~17 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~19  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [9] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [7] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~17 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [9] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~17 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [7]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [9]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~17 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~18_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~19 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~18 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[11] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [11] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout  $ 
// (\MainController|arin [11])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout  & (!\MainController|arin [10] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout )))

	.dataa(\MainController|arin [10]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ),
	.datac(\MainController|arin [11]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [11]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[11] .lut_mask = 16'h3C44;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[13] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [13] = (\MainController|brin [0] & (\MainController|brin [1] $ ((\MainController|arin [13])))) # (!\MainController|brin [0] & (\MainController|brin [1] & ((!\MainController|arin [12]))))

	.dataa(\MainController|brin [1]),
	.datab(\MainController|arin [13]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|arin [12]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [13]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[13] .lut_mask = 16'h606A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N24
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[10] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [10] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout  & (\MainController|arin [10] $ 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout )))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout  & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout  
// & !\MainController|arin [9]))))

	.dataa(\MainController|arin [10]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout ),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ),
	.datad(\MainController|arin [9]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [10]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[10] .lut_mask = 16'h4878;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[12] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [12] = (\MainController|brin [0] & (\MainController|brin [1] $ ((\MainController|arin [12])))) # (!\MainController|brin [0] & (\MainController|brin [1] & ((!\MainController|arin [11]))))

	.dataa(\MainController|brin [1]),
	.datab(\MainController|arin [12]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|arin [11]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [12]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[12] .lut_mask = 16'h606A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[11] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [11] = (\MainController|brin [0] & (\MainController|brin [1] $ (((\MainController|arin [11]))))) # (!\MainController|brin [0] & (\MainController|brin [1] & (!\MainController|arin [10])))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|brin [1]),
	.datac(\MainController|arin [10]),
	.datad(\MainController|arin [11]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [11]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[11] .lut_mask = 16'h268C;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N24
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[9] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [9] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout  & (\MainController|arin [9] $ 
// (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout  & (((!\MainController|arin [8] & 
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ))))

	.dataa(\MainController|arin [9]),
	.datab(\MainController|arin [8]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [9]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[9] .lut_mask = 16'h53A0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[8] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [8] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout  & ((\MainController|arin [8] $ 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout )))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout  & (!\MainController|arin [7] & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ))))

	.dataa(\MainController|arin [7]),
	.datab(\MainController|arin [8]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [8]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[8] .lut_mask = 16'h35C0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[10] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [10] = (\MainController|brin [0] & ((\MainController|brin [1] $ (\MainController|arin [10])))) # (!\MainController|brin [0] & (!\MainController|arin [9] & (\MainController|brin [1])))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|arin [9]),
	.datac(\MainController|brin [1]),
	.datad(\MainController|arin [10]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [10]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[10] .lut_mask = 16'h1AB0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[9] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [9] = (\MainController|brin [0] & (\MainController|arin [9] $ ((\MainController|brin [1])))) # (!\MainController|brin [0] & (((\MainController|brin [1] & !\MainController|arin [8]))))

	.dataa(\MainController|arin [9]),
	.datab(\MainController|brin [1]),
	.datac(\MainController|arin [8]),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [9]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[9] .lut_mask = 16'h660C;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N28
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[7] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [7] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout  & ((\MainController|arin [7] $ 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout )))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout  & (!\MainController|arin [6] & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ))))

	.dataa(\MainController|arin [6]),
	.datab(\MainController|arin [7]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [7]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[7] .lut_mask = 16'h35C0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N8
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~4 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~4_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [9] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [7] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~3 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~5  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [9] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [7]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~3 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [9] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [7] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~3 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [9]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~3 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~4_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~5 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~4 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~6 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~6_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [8] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [10] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~5  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [10] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~5 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [8] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [10] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~5 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [10] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~5 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~7  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [8] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [10] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~5 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [8] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~5 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [10]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [8]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~5 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~6_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~7 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~6 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N12
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~8 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~8_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [11] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [9] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~7 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~9  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [11] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [9]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~7 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [11] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [9] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~7 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [11]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~7 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~8_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~9 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~8 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N14
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~10 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~10_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [10] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [12] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~9  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [12] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~9 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [10] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [12] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~9 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [12] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~9 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~11  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [10] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [12] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~9 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [10] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~9 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [12]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [10]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~9 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~10_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~11 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~10 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~12 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~12_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [11] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [13] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~11 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~13  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [11] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [13]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~11 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [11] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [13] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~11 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [11]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~11 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~12_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~13 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~12 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N26
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[6] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [6] = (\MainController|arin [6] & \MainController|brin [7])

	.dataa(gnd),
	.datab(\MainController|arin [6]),
	.datac(gnd),
	.datad(\MainController|brin [7]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [6]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[6] .lut_mask = 16'hCC00;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[5] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [5] = (\MainController|arin [5] & \MainController|brin [7])

	.dataa(\MainController|arin [5]),
	.datab(gnd),
	.datac(\MainController|brin [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [5]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[5] .lut_mask = 16'hA0A0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[4] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [4] = (\MainController|brin [7] & \MainController|arin [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|brin [7]),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [4]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[4] .lut_mask = 16'hF000;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[3] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [3] = (\MainController|brin [7] & \MainController|arin [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|brin [7]),
	.datad(\MainController|arin [3]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [3]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[3] .lut_mask = 16'hF000;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N0
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[2] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [2] = (\MainController|brin [7] & \MainController|arin [2])

	.dataa(\MainController|brin [7]),
	.datab(gnd),
	.datac(\MainController|arin [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [2]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[2] .lut_mask = 16'hA0A0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N16
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~14 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~14_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~4_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [2] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~13  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [2] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~13 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~4_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [2] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~13 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [2] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~13 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~15  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~4_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [2] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~13 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~4_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~13 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [2]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~4_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~13 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~14_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~15 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~14 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~16 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~16_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [3] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~6_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~15 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~17  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [3] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~6_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~15 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [3] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~6_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~15 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [3]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~15 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~16_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~17 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~16 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~18 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~18_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [4] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~8_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~17  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~8_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~17 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [4] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~8_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~17 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~8_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~17 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~19  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [4] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~8_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~17 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [4] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~17 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~8_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [4]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~17 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~18_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~19 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~18 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~20 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~20_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~10_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [5] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~19 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~21  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~10_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [5]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~19 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~10_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [5] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~19 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~10_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~19 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~20_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~21 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~20 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N24
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~22 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~22_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~12_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [6] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~21  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [6] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~21 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~12_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [6] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~21 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [6] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~21 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~23  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~12_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [6] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~21 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~12_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~21 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [6]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~12_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~21 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~22_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~23 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~22 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~18 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~18_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~14_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~17  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~17 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~14_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~17 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~17 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~19  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~14_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~17 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~14_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~17 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~14_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~17 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~18_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~19 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~18 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~20 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~20_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~12_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~16_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~19 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~21  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~12_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~16_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~19 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~12_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~16_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~19 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~12_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~19 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~20_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~21 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~20 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~22 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~22_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~14_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~18_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~21  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~18_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~21 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~14_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~18_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~21 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~18_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~21 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~23  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~14_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~18_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~21 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~14_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~21 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~18_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~14_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~21 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~22_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~23 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~22 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~24 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~24_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~20_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~16_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~23 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~25  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~20_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~16_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~23 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~20_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~16_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~23 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~20_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~23 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~24_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~25 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~24 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N26
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~26 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~26_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~18_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~22_combout  & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~25  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~22_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~25 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~18_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~22_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~25 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~22_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~25 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~27  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~18_combout  & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~22_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~25 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~18_combout  & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~25 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~22_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~18_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~25 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~26_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~27 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~26 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N4
cycloneiv_lcell_comb \MainALU|Mux18~6 (
// Equation(s):
// \MainALU|Mux18~6_combout  = (\MainALU|Mux20~1_combout  & (((\MainALU|Mux18~5_combout )))) # (!\MainALU|Mux20~1_combout  & (((\MainController|functionSelect [1] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~26_combout )) # 
// (!\MainALU|Mux18~5_combout )))

	.dataa(\MainController|functionSelect [1]),
	.datab(\MainALU|Mux20~1_combout ),
	.datac(\MainALU|Mux18~5_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux18~6 .lut_mask = 16'hE3C3;
defparam \MainALU|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N18
cycloneiv_lcell_comb \MainALU|Mux18~7 (
// Equation(s):
// \MainALU|Mux18~7_combout  = \MainALU|Mux18~6_combout  $ (((\MainController|functionSelect [2] & (\MainController|functionSelect [1] & !\MainController|arin [13]))))

	.dataa(\MainController|functionSelect [2]),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainALU|Mux18~6_combout ),
	.datad(\MainController|arin [13]),
	.cin(gnd),
	.combout(\MainALU|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux18~7 .lut_mask = 16'hF078;
defparam \MainALU|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N28
cycloneiv_lcell_comb \MainALU|Mux18~8 (
// Equation(s):
// \MainALU|Mux18~8_combout  = (\MainController|functionSelect [3] & (!\MainALU|Mux19~5_combout )) # (!\MainController|functionSelect [3] & ((\MainALU|Mux19~5_combout  & (\MainALU|Add0~36_combout )) # (!\MainALU|Mux19~5_combout  & ((\MainALU|Mux18~7_combout 
// )))))

	.dataa(\MainController|functionSelect [3]),
	.datab(\MainALU|Mux19~5_combout ),
	.datac(\MainALU|Add0~36_combout ),
	.datad(\MainALU|Mux18~7_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux18~8 .lut_mask = 16'h7362;
defparam \MainALU|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N26
cycloneiv_lcell_comb \MainALU|Mux18~9 (
// Equation(s):
// \MainALU|Mux18~9_combout  = (\MainALU|Mux19~6_combout  & ((\MainALU|Mux18~8_combout  & ((\MainALU|Mux18~4_combout ))) # (!\MainALU|Mux18~8_combout  & (\MainALU|ShiftRight0~29_combout )))) # (!\MainALU|Mux19~6_combout  & (((\MainALU|Mux18~8_combout ))))

	.dataa(\MainALU|Mux19~6_combout ),
	.datab(\MainALU|ShiftRight0~29_combout ),
	.datac(\MainALU|Mux18~4_combout ),
	.datad(\MainALU|Mux18~8_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux18~9 .lut_mask = 16'hF588;
defparam \MainALU|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N8
cycloneiv_lcell_comb \MainALU|Mux18~10 (
// Equation(s):
// \MainALU|Mux18~10_combout  = (\MainALU|Mux18~9_combout  & (((!\MainController|functionSelect [1] & !\MainController|functionSelect [2])) # (!\MainController|functionSelect [3])))

	.dataa(\MainController|functionSelect [3]),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainALU|Mux18~9_combout ),
	.datad(\MainController|functionSelect [2]),
	.cin(gnd),
	.combout(\MainALU|Mux18~10_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux18~10 .lut_mask = 16'h5070;
defparam \MainALU|Mux18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N10
cycloneiv_lcell_comb \MainALU|dataAcc[13] (
// Equation(s):
// \MainALU|dataAcc [13] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Mux18~10_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [13]))

	.dataa(\MainALU|dataAcc [13]),
	.datab(gnd),
	.datac(\MainALU|Mux18~10_combout ),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [13]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[13] .lut_mask = 16'hF0AA;
defparam \MainALU|dataAcc[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N12
cycloneiv_lcell_comb \MainController|Selector6~0 (
// Equation(s):
// \MainController|Selector6~0_combout  = (!\MainController|CurrentState.State8~q  & \MainALU|dataAcc [13])

	.dataa(gnd),
	.datab(\MainController|CurrentState.State8~q ),
	.datac(gnd),
	.datad(\MainALU|dataAcc [13]),
	.cin(gnd),
	.combout(\MainController|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector6~0 .lut_mask = 16'h3300;
defparam \MainController|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N13
dffeas \MainController|arin[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector6~0_combout ),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a13 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MainController|CurrentState.10101~q ),
	.ena(\MainController|arin[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[13] .is_wysiwyg = "true";
defparam \MainController|arin[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N12
cycloneiv_lcell_comb \MainALU|ShiftRight0~1 (
// Equation(s):
// \MainALU|ShiftRight0~1_combout  = (\MainController|brin [0] & (\MainController|arin [13])) # (!\MainController|brin [0] & ((\MainController|arin [12])))

	.dataa(gnd),
	.datab(\MainController|arin [13]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|arin [12]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~1 .lut_mask = 16'hCFC0;
defparam \MainALU|ShiftRight0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N18
cycloneiv_lcell_comb \MainALU|ShiftRight0~28 (
// Equation(s):
// \MainALU|ShiftRight0~28_combout  = (!\MainController|brin [2] & ((\MainController|brin [1] & (\MainALU|ShiftRight0~0_combout )) # (!\MainController|brin [1] & ((\MainALU|ShiftRight0~1_combout )))))

	.dataa(\MainController|brin [1]),
	.datab(\MainALU|ShiftRight0~0_combout ),
	.datac(\MainController|brin [2]),
	.datad(\MainALU|ShiftRight0~1_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~28 .lut_mask = 16'h0D08;
defparam \MainALU|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
cycloneiv_lcell_comb \MainALU|ShiftLeft0~14 (
// Equation(s):
// \MainALU|ShiftLeft0~14_combout  = (\MainController|brin [2] & (((\MainALU|ShiftLeft0~8_combout  & \MainController|arin [0])))) # (!\MainController|brin [2] & (\MainALU|ShiftLeft0~13_combout ))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|ShiftLeft0~13_combout ),
	.datac(\MainALU|ShiftLeft0~8_combout ),
	.datad(\MainController|arin [0]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~14 .lut_mask = 16'hE444;
defparam \MainALU|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N18
cycloneiv_lcell_comb \MainALU|Mux19~2 (
// Equation(s):
// \MainALU|Mux19~2_combout  = (\MainALU|Mux29~1_combout  & (((\MainALU|ShiftLeft0~26_combout ) # (\MainALU|Mux29~0_combout )))) # (!\MainALU|Mux29~1_combout  & (\MainALU|ShiftLeft0~30_combout  & ((!\MainALU|Mux29~0_combout ))))

	.dataa(\MainALU|ShiftLeft0~30_combout ),
	.datab(\MainALU|ShiftLeft0~26_combout ),
	.datac(\MainALU|Mux29~1_combout ),
	.datad(\MainALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux19~2 .lut_mask = 16'hF0CA;
defparam \MainALU|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N10
cycloneiv_lcell_comb \MainALU|Mux19~3 (
// Equation(s):
// \MainALU|Mux19~3_combout  = (\MainALU|Mux29~0_combout  & ((\MainALU|Mux19~2_combout  & (\MainALU|ShiftLeft0~14_combout )) # (!\MainALU|Mux19~2_combout  & ((\MainALU|ShiftLeft0~23_combout ))))) # (!\MainALU|Mux29~0_combout  & (((\MainALU|Mux19~2_combout 
// ))))

	.dataa(\MainALU|Mux29~0_combout ),
	.datab(\MainALU|ShiftLeft0~14_combout ),
	.datac(\MainALU|ShiftLeft0~23_combout ),
	.datad(\MainALU|Mux19~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux19~3 .lut_mask = 16'hDDA0;
defparam \MainALU|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N16
cycloneiv_lcell_comb \MainALU|Mux19~4 (
// Equation(s):
// \MainALU|Mux19~4_combout  = (\MainALU|Mux19~3_combout  & \MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout )

	.dataa(gnd),
	.datab(\MainALU|Mux19~3_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux19~4 .lut_mask = 16'hC0C0;
defparam \MainALU|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[33]~80 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[33]~80_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[34]~3_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[16]~78_combout ))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout )))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[34]~3_combout  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[16]~78_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[34]~3_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[16]~78_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[33]~80_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[33]~80 .lut_mask = 16'hF0D8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[33]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[32]~81 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[32]~81_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[34]~3_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & (\MainController|arin [13])) 
// # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ))))) # (!\MainALU|Div0|auto_generated|divider|divider|selnose[34]~3_combout  & 
// (\MainController|arin [13]))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[34]~3_combout ),
	.datab(\MainController|arin [13]),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[32]~81_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[32]~81 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[32]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout  = (\MainController|brin [0] & (\MainController|arin [12] $ (VCC))) # (!\MainController|brin [0] & ((\MainController|arin [12]) # (GND)))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1  = CARRY((\MainController|arin [12]) # (!\MainController|brin [0]))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|arin [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[32]~81_combout  & ((\MainController|brin [1] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 )) # (!\MainController|brin [1] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[32]~81_combout  & ((\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ) # (GND))) # (!\MainController|brin [1] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[32]~81_combout  & (\MainController|brin [1] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 )) 
// # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[32]~81_combout  & ((\MainController|brin [1]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[32]~81_combout ),
	.datab(\MainController|brin [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout  = ((\MainController|brin [2] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[33]~80_combout  $ (\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 
// )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5  = CARRY((\MainController|brin [2] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[33]~80_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 )) 
// # (!\MainController|brin [2] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[33]~80_combout ) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ))))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[33]~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[34]~79_combout  & ((\MainController|brin [3] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 )) # (!\MainController|brin [3] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[34]~79_combout  & ((\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ) # (GND))) # (!\MainController|brin [3] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[34]~79_combout  & (\MainController|brin [3] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 )) 
// # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[34]~79_combout  & ((\MainController|brin [3]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[34]~79_combout ),
	.datab(\MainController|brin [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  = \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 .lut_mask = 16'hF0F0;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N20
cycloneiv_lcell_comb \MainALU|Mux19~7 (
// Equation(s):
// \MainALU|Mux19~7_combout  = (\MainALU|Mux20~0_combout  & (((!\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & \MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout )) # (!\MainALU|Mux20~1_combout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.datac(\MainALU|Mux20~1_combout ),
	.datad(\MainALU|Mux20~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux19~7 .lut_mask = 16'h4F00;
defparam \MainALU|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N30
cycloneiv_lcell_comb \MainALU|Mux19~8 (
// Equation(s):
// \MainALU|Mux19~8_combout  = (\MainALU|Mux20~1_combout  & (((\MainALU|Mux19~7_combout )))) # (!\MainALU|Mux20~1_combout  & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~24_combout  & \MainController|functionSelect [1])) # 
// (!\MainALU|Mux19~7_combout )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~24_combout ),
	.datab(\MainALU|Mux20~1_combout ),
	.datac(\MainController|functionSelect [1]),
	.datad(\MainALU|Mux19~7_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux19~8 .lut_mask = 16'hEC33;
defparam \MainALU|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N0
cycloneiv_lcell_comb \MainALU|Mux19~9 (
// Equation(s):
// \MainALU|Mux19~9_combout  = \MainALU|Mux19~8_combout  $ (((\MainController|functionSelect [2] & (\MainController|functionSelect [1] & !\MainController|arin [12]))))

	.dataa(\MainController|functionSelect [2]),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainALU|Mux19~8_combout ),
	.datad(\MainController|arin [12]),
	.cin(gnd),
	.combout(\MainALU|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux19~9 .lut_mask = 16'hF078;
defparam \MainALU|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N6
cycloneiv_lcell_comb \MainALU|Mux19~10 (
// Equation(s):
// \MainALU|Mux19~10_combout  = (\MainController|functionSelect [3] & (!\MainALU|Mux19~5_combout )) # (!\MainController|functionSelect [3] & ((\MainALU|Mux19~5_combout  & (\MainALU|Add0~34_combout )) # (!\MainALU|Mux19~5_combout  & ((\MainALU|Mux19~9_combout 
// )))))

	.dataa(\MainController|functionSelect [3]),
	.datab(\MainALU|Mux19~5_combout ),
	.datac(\MainALU|Add0~34_combout ),
	.datad(\MainALU|Mux19~9_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux19~10 .lut_mask = 16'h7362;
defparam \MainALU|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N16
cycloneiv_lcell_comb \MainALU|Mux19~11 (
// Equation(s):
// \MainALU|Mux19~11_combout  = (\MainALU|Mux19~6_combout  & ((\MainALU|Mux19~10_combout  & ((\MainALU|Mux19~4_combout ))) # (!\MainALU|Mux19~10_combout  & (\MainALU|ShiftRight0~28_combout )))) # (!\MainALU|Mux19~6_combout  & (((\MainALU|Mux19~10_combout 
// ))))

	.dataa(\MainALU|ShiftRight0~28_combout ),
	.datab(\MainALU|Mux19~4_combout ),
	.datac(\MainALU|Mux19~6_combout ),
	.datad(\MainALU|Mux19~10_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux19~11 .lut_mask = 16'hCFA0;
defparam \MainALU|Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N2
cycloneiv_lcell_comb \MainALU|Mux19~12 (
// Equation(s):
// \MainALU|Mux19~12_combout  = (\MainALU|Mux19~11_combout  & (((!\MainController|functionSelect [2] & !\MainController|functionSelect [1])) # (!\MainController|functionSelect [3])))

	.dataa(\MainController|functionSelect [2]),
	.datab(\MainController|functionSelect [3]),
	.datac(\MainController|functionSelect [1]),
	.datad(\MainALU|Mux19~11_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux19~12 .lut_mask = 16'h3700;
defparam \MainALU|Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N2
cycloneiv_lcell_comb \MainALU|dataAcc[12] (
// Equation(s):
// \MainALU|dataAcc [12] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Mux19~12_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [12]))

	.dataa(gnd),
	.datab(\MainALU|dataAcc [12]),
	.datac(\MainALU|WideOr0~0clkctrl_outclk ),
	.datad(\MainALU|Mux19~12_combout ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [12]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[12] .lut_mask = 16'hFC0C;
defparam \MainALU|dataAcc[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N16
cycloneiv_lcell_comb \MainController|Selector7~0 (
// Equation(s):
// \MainController|Selector7~0_combout  = (!\MainController|CurrentState.State8~q  & \MainALU|dataAcc [12])

	.dataa(gnd),
	.datab(\MainController|CurrentState.State8~q ),
	.datac(gnd),
	.datad(\MainALU|dataAcc [12]),
	.cin(gnd),
	.combout(\MainController|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector7~0 .lut_mask = 16'h3300;
defparam \MainController|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N17
dffeas \MainController|arin[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector7~0_combout ),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a12 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MainController|CurrentState.10101~q ),
	.ena(\MainController|arin[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[12] .is_wysiwyg = "true";
defparam \MainController|arin[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N6
cycloneiv_lcell_comb \MainALU|ShiftLeft0~30 (
// Equation(s):
// \MainALU|ShiftLeft0~30_combout  = (\MainController|brin [0] & (\MainController|arin [11])) # (!\MainController|brin [0] & ((\MainController|arin [12])))

	.dataa(gnd),
	.datab(\MainController|arin [11]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|arin [12]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~30 .lut_mask = 16'hCFC0;
defparam \MainALU|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N26
cycloneiv_lcell_comb \MainALU|Mux17~2 (
// Equation(s):
// \MainALU|Mux17~2_combout  = (\MainALU|Mux29~1_combout  & ((\MainALU|ShiftLeft0~30_combout ) # ((\MainALU|Mux29~0_combout )))) # (!\MainALU|Mux29~1_combout  & (((\MainController|arin [13] & !\MainALU|Mux29~0_combout ))))

	.dataa(\MainALU|ShiftLeft0~30_combout ),
	.datab(\MainALU|Mux29~1_combout ),
	.datac(\MainController|arin [13]),
	.datad(\MainALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux17~2 .lut_mask = 16'hCCB8;
defparam \MainALU|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N22
cycloneiv_lcell_comb \MainALU|Mux17~3 (
// Equation(s):
// \MainALU|Mux17~3_combout  = (\MainALU|Mux29~0_combout  & ((\MainALU|Mux17~2_combout  & ((\MainALU|ShiftLeft0~32_combout ))) # (!\MainALU|Mux17~2_combout  & (\MainALU|ShiftLeft0~27_combout )))) # (!\MainALU|Mux29~0_combout  & (((\MainALU|Mux17~2_combout 
// ))))

	.dataa(\MainALU|Mux29~0_combout ),
	.datab(\MainALU|ShiftLeft0~27_combout ),
	.datac(\MainALU|ShiftLeft0~32_combout ),
	.datad(\MainALU|Mux17~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux17~3 .lut_mask = 16'hF588;
defparam \MainALU|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N0
cycloneiv_lcell_comb \MainALU|Mux17~4 (
// Equation(s):
// \MainALU|Mux17~4_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout  & \MainALU|Mux17~3_combout )

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainALU|Mux17~3_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux17~4 .lut_mask = 16'hAA00;
defparam \MainALU|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N8
cycloneiv_lcell_comb \MainALU|ShiftRight0~30 (
// Equation(s):
// \MainALU|ShiftRight0~30_combout  = (!\MainController|brin [1] & (!\MainController|brin [2] & \MainALU|ShiftRight0~0_combout ))

	.dataa(\MainController|brin [1]),
	.datab(gnd),
	.datac(\MainController|brin [2]),
	.datad(\MainALU|ShiftRight0~0_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~30 .lut_mask = 16'h0500;
defparam \MainALU|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|selnose[17]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|selnose[17]~6_combout  = ((\MainALU|Div0|auto_generated|divider|divider|selnose[17]~1_combout ) # ((\MainController|brin [3]) # (\MainController|brin [2]))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout )

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[17]~1_combout ),
	.datac(\MainController|brin [3]),
	.datad(\MainController|brin [2]),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|selnose[17]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[17]~6 .lut_mask = 16'hFFFD;
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[17]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N14
cycloneiv_lcell_comb \MainALU|Mux16~10 (
// Equation(s):
// \MainALU|Mux16~10_combout  = (\MainController|functionSelect [2] & ((\MainController|functionSelect [1]) # (!\MainController|functionSelect [0])))

	.dataa(\MainController|functionSelect [1]),
	.datab(\MainController|functionSelect [2]),
	.datac(gnd),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux16~10 .lut_mask = 16'h88CC;
defparam \MainALU|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N0
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[12] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [12] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout  & (\MainController|arin [12] $ 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout )))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout  & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout  
// & !\MainController|arin [11]))))

	.dataa(\MainController|arin [12]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ),
	.datac(\MainController|arin [11]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [12]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[12] .lut_mask = 16'h660C;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[14] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [14] = (\MainController|brin [0] & ((\MainController|arin [14] $ (\MainController|brin [1])))) # (!\MainController|brin [0] & (!\MainController|arin [13] & ((\MainController|brin [1]))))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|arin [13]),
	.datac(\MainController|arin [14]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [14]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[14] .lut_mask = 16'h1BA0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~14 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~14_combout  = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [12] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [14] & 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~13  & VCC)) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [14] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~13 )))) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [12] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [14] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~13 )) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [14] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~13 ) # (GND)))))
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~15  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [12] & (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [14] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~13 )) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [12] & ((!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~13 ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [14]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [12]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~13 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~14_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~15 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~14 .lut_mask = 16'h9617;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[7] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [7] = (\MainController|brin [7] & \MainController|arin [7])

	.dataa(gnd),
	.datab(\MainController|brin [7]),
	.datac(gnd),
	.datad(\MainController|arin [7]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [7]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[7] .lut_mask = 16'hCC00;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N26
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~24 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~24_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~14_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [7] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~23 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~25  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~14_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [7]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~23 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~14_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [7] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~23 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~14_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~23 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~24_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~25 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~24 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N10
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[8] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [8] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3_combout  & ((\MainController|arin [7]) # ((\MainController|arin [8] & 
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout )))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3_combout  & (\MainController|arin [8] & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3_combout ),
	.datab(\MainController|arin [8]),
	.datac(\MainController|arin [7]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [8]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[8] .lut_mask = 16'hECA0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N28
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[10] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [10] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout  & (\MainController|arin [10] $ 
// (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout ))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout  & (((!\MainController|arin [9] & 
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout ),
	.datab(\MainController|arin [10]),
	.datac(\MainController|arin [9]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [10]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[10] .lut_mask = 16'h2788;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N26
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~20 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~20_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [8] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [10] $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~19 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~21  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [8] & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [10]) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~19 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [8] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [10] & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~19 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [8]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~19 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~20_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~21 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~20 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N28
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~28 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~28_combout  = ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~24_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~20_combout  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~27 )))) # (GND)
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~29  = CARRY((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~24_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~20_combout ) # 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~27 ))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~24_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~20_combout  & 
// !\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~27 )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~24_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~27 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~28_combout ),
	.cout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~29 ));
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~28 .lut_mask = 16'h698E;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N20
cycloneiv_lcell_comb \MainALU|Mux17~5 (
// Equation(s):
// \MainALU|Mux17~5_combout  = (\MainController|functionSelect [1] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|functionSelect [1]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux17~5 .lut_mask = 16'hF000;
defparam \MainALU|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N24
cycloneiv_lcell_comb \MainALU|Mux16~11 (
// Equation(s):
// \MainALU|Mux16~11_combout  = \MainController|functionSelect [1] $ (((!\MainController|functionSelect [2] & \MainController|functionSelect [0])))

	.dataa(\MainController|functionSelect [2]),
	.datab(\MainController|functionSelect [1]),
	.datac(gnd),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux16~11 .lut_mask = 16'h99CC;
defparam \MainALU|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N14
cycloneiv_lcell_comb \MainALU|Add0~38 (
// Equation(s):
// \MainALU|Add0~38_combout  = (\MainController|arin [14] & ((\MainController|functionSelect [0] & (!\MainALU|Add0~37 )) # (!\MainController|functionSelect [0] & (\MainALU|Add0~37  & VCC)))) # (!\MainController|arin [14] & ((\MainController|functionSelect 
// [0] & ((\MainALU|Add0~37 ) # (GND))) # (!\MainController|functionSelect [0] & (!\MainALU|Add0~37 ))))
// \MainALU|Add0~39  = CARRY((\MainController|arin [14] & (\MainController|functionSelect [0] & !\MainALU|Add0~37 )) # (!\MainController|arin [14] & ((\MainController|functionSelect [0]) # (!\MainALU|Add0~37 ))))

	.dataa(\MainController|arin [14]),
	.datab(\MainController|functionSelect [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~37 ),
	.combout(\MainALU|Add0~38_combout ),
	.cout(\MainALU|Add0~39 ));
// synopsys translate_off
defparam \MainALU|Add0~38 .lut_mask = 16'h694D;
defparam \MainALU|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N28
cycloneiv_lcell_comb \MainALU|Mux17~6 (
// Equation(s):
// \MainALU|Mux17~6_combout  = (\MainALU|Mux16~11_combout  & (((\MainController|functionSelect [2]) # (\MainALU|Add0~38_combout )))) # (!\MainALU|Mux16~11_combout  & (\MainALU|Mux17~5_combout  & (!\MainController|functionSelect [2])))

	.dataa(\MainALU|Mux17~5_combout ),
	.datab(\MainALU|Mux16~11_combout ),
	.datac(\MainController|functionSelect [2]),
	.datad(\MainALU|Add0~38_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux17~6 .lut_mask = 16'hCEC2;
defparam \MainALU|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N2
cycloneiv_lcell_comb \MainALU|Mux17~7 (
// Equation(s):
// \MainALU|Mux17~7_combout  = (\MainALU|Mux16~10_combout  & ((\MainALU|Mux17~6_combout  & ((!\MainController|arin [14]))) # (!\MainALU|Mux17~6_combout  & (!\MainALU|Div0|auto_generated|divider|divider|selnose[17]~6_combout )))) # (!\MainALU|Mux16~10_combout 
//  & (((\MainALU|Mux17~6_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[17]~6_combout ),
	.datab(\MainALU|Mux16~10_combout ),
	.datac(\MainController|arin [14]),
	.datad(\MainALU|Mux17~6_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux17~7 .lut_mask = 16'h3F44;
defparam \MainALU|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N0
cycloneiv_lcell_comb \MainALU|Mux17~8 (
// Equation(s):
// \MainALU|Mux17~8_combout  = (\MainALU|Mux16~8_combout  & (((!\MainALU|Mux16~9_combout )))) # (!\MainALU|Mux16~8_combout  & ((\MainALU|Mux16~9_combout  & (\MainController|arin [14])) # (!\MainALU|Mux16~9_combout  & ((\MainALU|Mux17~7_combout )))))

	.dataa(\MainController|arin [14]),
	.datab(\MainALU|Mux16~8_combout ),
	.datac(\MainALU|Mux16~9_combout ),
	.datad(\MainALU|Mux17~7_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux17~8 .lut_mask = 16'h2F2C;
defparam \MainALU|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N18
cycloneiv_lcell_comb \MainALU|Mux17~9 (
// Equation(s):
// \MainALU|Mux17~9_combout  = (\MainALU|Mux16~21_combout  & ((\MainALU|Mux17~8_combout  & (\MainALU|Mux17~4_combout )) # (!\MainALU|Mux17~8_combout  & ((\MainALU|ShiftRight0~30_combout ))))) # (!\MainALU|Mux16~21_combout  & (((\MainALU|Mux17~8_combout ))))

	.dataa(\MainALU|Mux17~4_combout ),
	.datab(\MainALU|Mux16~21_combout ),
	.datac(\MainALU|ShiftRight0~30_combout ),
	.datad(\MainALU|Mux17~8_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux17~9 .lut_mask = 16'hBBC0;
defparam \MainALU|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N6
cycloneiv_lcell_comb \MainALU|Mux17~10 (
// Equation(s):
// \MainALU|Mux17~10_combout  = (\MainALU|Mux17~9_combout  & (((!\MainController|functionSelect [1] & !\MainController|functionSelect [2])) # (!\MainALU|Mux16~8_combout )))

	.dataa(\MainController|functionSelect [1]),
	.datab(\MainController|functionSelect [2]),
	.datac(\MainALU|Mux16~8_combout ),
	.datad(\MainALU|Mux17~9_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux17~10 .lut_mask = 16'h1F00;
defparam \MainALU|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N10
cycloneiv_lcell_comb \MainALU|dataAcc[14] (
// Equation(s):
// \MainALU|dataAcc [14] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Mux17~10_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [14]))

	.dataa(\MainALU|dataAcc [14]),
	.datab(gnd),
	.datac(\MainALU|WideOr0~0clkctrl_outclk ),
	.datad(\MainALU|Mux17~10_combout ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [14]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[14] .lut_mask = 16'hFA0A;
defparam \MainALU|dataAcc[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N12
cycloneiv_lcell_comb \MainController|Selector5~0 (
// Equation(s):
// \MainController|Selector5~0_combout  = (!\MainController|CurrentState.State8~q  & \MainALU|dataAcc [14])

	.dataa(gnd),
	.datab(\MainController|CurrentState.State8~q ),
	.datac(gnd),
	.datad(\MainALU|dataAcc [14]),
	.cin(gnd),
	.combout(\MainController|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector5~0 .lut_mask = 16'h3300;
defparam \MainController|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N13
dffeas \MainController|arin[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector5~0_combout ),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a14 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MainController|CurrentState.10101~q ),
	.ena(\MainController|arin[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[14] .is_wysiwyg = "true";
defparam \MainController|arin[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[17]~76 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[17]~76_combout  = (\MainController|brin [3]) # ((\MainController|brin [0] & (\MainController|brin [1] & !\MainController|arin [14])) # (!\MainController|brin [0] & (!\MainController|brin [1])))

	.dataa(\MainController|brin [3]),
	.datab(\MainController|brin [0]),
	.datac(\MainController|brin [1]),
	.datad(\MainController|arin [14]),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[17]~76_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[17]~76 .lut_mask = 16'hABEB;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[17]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[17]~77 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[17]~77_combout  = (\MainController|arin [15] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[17]~76_combout ) # ((\MainController|brin [2]) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ))))

	.dataa(\MainController|arin [15]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[17]~76_combout ),
	.datac(\MainController|brin [2]),
	.datad(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[17]~77_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[17]~77 .lut_mask = 16'hA8AA;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[17]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[34]~79 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[34]~79_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[34]~3_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[17]~77_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[34]~3_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[17]~77_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[34]~3_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[17]~77_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[34]~79_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[34]~79 .lut_mask = 16'hCCE4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[34]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[51]~82 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[51]~82_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[34]~79_combout ))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout )))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[34]~79_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[34]~79_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[51]~82_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[51]~82 .lut_mask = 16'hF0D8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[51]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|selnose[68]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|selnose[68]~4_combout  = (!\MainController|brin [7] & (!\MainController|brin [6] & !\MainController|brin [5]))

	.dataa(gnd),
	.datab(\MainController|brin [7]),
	.datac(\MainController|brin [6]),
	.datad(\MainController|brin [5]),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|selnose[68]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[68]~4 .lut_mask = 16'h0003;
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[68]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[50]~83 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[50]~83_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[33]~80_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[33]~80_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[33]~80_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[50]~83_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[50]~83 .lut_mask = 16'hAACA;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[50]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[49]~84 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[49]~84_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[32]~81_combout ))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout )))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[32]~81_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[32]~81_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[49]~84_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[49]~84 .lut_mask = 16'hCCAC;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[49]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[48]~85 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[48]~85_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & ((\MainController|arin 
// [12]))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout )))) # (!\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout  & 
// (((\MainController|arin [12]))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.datac(\MainController|arin [12]),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[48]~85_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[48]~85 .lut_mask = 16'hF0B8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[48]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout  = (\MainController|arin [11] & ((GND) # (!\MainController|brin [0]))) # (!\MainController|arin [11] & (\MainController|brin [0] $ (GND)))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1  = CARRY((\MainController|arin [11]) # (!\MainController|brin [0]))

	.dataa(\MainController|arin [11]),
	.datab(\MainController|brin [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[48]~85_combout  & ((\MainController|brin [1] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 )) # (!\MainController|brin [1] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[48]~85_combout  & ((\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ) # (GND))) # (!\MainController|brin [1] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[48]~85_combout  & (\MainController|brin [1] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 )) 
// # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[48]~85_combout  & ((\MainController|brin [1]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[48]~85_combout ),
	.datab(\MainController|brin [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[49]~84_combout  $ (\MainController|brin [2] $ (\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 
// )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[49]~84_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ) # (!\MainController|brin 
// [2]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[49]~84_combout  & (!\MainController|brin [2] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[49]~84_combout ),
	.datab(\MainController|brin [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout  = (\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[50]~83_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[50]~83_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ) # (GND))))) # 
// (!\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[50]~83_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[50]~83_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7  = CARRY((\MainController|brin [3] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[50]~83_combout ))) # (!\MainController|brin [3] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[50]~83_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 )))

	.dataa(\MainController|brin [3]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[50]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[51]~82_combout  $ (\MainController|brin [4] $ (\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 
// )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[51]~82_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ) # (!\MainController|brin 
// [4]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[51]~82_combout  & (!\MainController|brin [4] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[51]~82_combout ),
	.datab(\MainController|brin [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  = !\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 .lut_mask = 16'h0F0F;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[68]~86 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[68]~86_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[68]~4_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[51]~82_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[68]~4_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[51]~82_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[51]~82_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[68]~4_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[68]~86_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[68]~86 .lut_mask = 16'hAAE2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[68]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|selnose[85]~5 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|selnose[85]~5_combout  = (!\MainController|brin [6] & !\MainController|brin [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|brin [6]),
	.datad(\MainController|brin [7]),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|selnose[85]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[85]~5 .lut_mask = 16'h000F;
defparam \MainALU|Div0|auto_generated|divider|divider|selnose[85]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[67]~87 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[67]~87_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[68]~4_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[50]~83_combout ))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout )))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[68]~4_combout  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[50]~83_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[50]~83_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|selnose[68]~4_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[67]~87_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[67]~87 .lut_mask = 16'hCCAC;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[67]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[66]~88 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[66]~88_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[68]~4_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[49]~84_combout ))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout )))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[68]~4_combout  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[49]~84_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[68]~4_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[49]~84_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[66]~88_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[66]~88 .lut_mask = 16'hF0B8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[66]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[65]~89 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[65]~89_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[68]~4_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[48]~85_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[68]~4_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[48]~85_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[48]~85_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[68]~4_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[65]~89_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[65]~89 .lut_mask = 16'hAEA2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[65]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[64]~90 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[64]~90_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & (\MainController|arin [11])) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & ((\MainALU|Div0|auto_generated|divider|divider|selnose[68]~4_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[68]~4_combout  & (\MainController|arin [11]))))

	.dataa(\MainController|arin [11]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|selnose[68]~4_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[64]~90_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[64]~90 .lut_mask = 16'hACAA;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[64]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout  = (\MainController|arin [10] & ((GND) # (!\MainController|brin [0]))) # (!\MainController|arin [10] & (\MainController|brin [0] $ (GND)))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1  = CARRY((\MainController|arin [10]) # (!\MainController|brin [0]))

	.dataa(\MainController|arin [10]),
	.datab(\MainController|brin [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[64]~90_combout  & ((\MainController|brin [1] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 )) # (!\MainController|brin [1] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[64]~90_combout  & ((\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ) # (GND))) # (!\MainController|brin [1] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[64]~90_combout  & (\MainController|brin [1] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 )) 
// # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[64]~90_combout  & ((\MainController|brin [1]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[64]~90_combout ),
	.datab(\MainController|brin [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[65]~89_combout  $ (\MainController|brin [2] $ (\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 
// )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[65]~89_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ) # (!\MainController|brin 
// [2]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[65]~89_combout  & (!\MainController|brin [2] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[65]~89_combout ),
	.datab(\MainController|brin [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout  = (\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[66]~88_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[66]~88_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ) # (GND))))) # 
// (!\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[66]~88_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[66]~88_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7  = CARRY((\MainController|brin [3] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[66]~88_combout ))) # (!\MainController|brin [3] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[66]~88_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 )))

	.dataa(\MainController|brin [3]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[66]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout  = ((\MainController|brin [4] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[67]~87_combout  $ (\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 
// )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9  = CARRY((\MainController|brin [4] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[67]~87_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 )) 
// # (!\MainController|brin [4] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[67]~87_combout ) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ))))

	.dataa(\MainController|brin [4]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[67]~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout  = (\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[68]~86_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[68]~86_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ) # (GND))))) # 
// (!\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[68]~86_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[68]~86_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11  = CARRY((\MainController|brin [5] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[68]~86_combout ))) # (!\MainController|brin [5] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[68]~86_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 )))

	.dataa(\MainController|brin [5]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[68]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  = \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 .lut_mask = 16'hF0F0;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[85]~91 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[85]~91_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[85]~5_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[68]~86_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[85]~5_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[68]~86_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[68]~86_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[85]~5_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[85]~91_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[85]~91 .lut_mask = 16'hAEA2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[85]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[84]~92 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[84]~92_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[85]~5_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[67]~87_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[85]~5_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[67]~87_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[67]~87_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[85]~5_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[84]~92_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[84]~92 .lut_mask = 16'hAEA2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[84]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[83]~93 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[83]~93_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[85]~5_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[66]~88_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[85]~5_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[66]~88_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[85]~5_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[66]~88_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[83]~93_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[83]~93 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[83]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[82]~94 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[82]~94_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[85]~5_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[65]~89_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ))))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[85]~5_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[65]~89_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[65]~89_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[85]~5_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[82]~94_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[82]~94 .lut_mask = 16'hAEA2;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[82]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[81]~95 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[81]~95_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[85]~5_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[64]~90_combout ))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout )))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|selnose[85]~5_combout  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[64]~90_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[85]~5_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|StageOut[64]~90_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[81]~95_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[81]~95 .lut_mask = 16'hFB08;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[81]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[80]~96 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[80]~96_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[85]~5_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & (\MainController|arin 
// [10])) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ))))) # (!\MainALU|Div0|auto_generated|divider|divider|selnose[85]~5_combout  & 
// (\MainController|arin [10]))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[85]~5_combout ),
	.datab(\MainController|arin [10]),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[80]~96_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[80]~96 .lut_mask = 16'hCEC4;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[80]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout  = (\MainController|brin [0] & (\MainController|arin [9] $ (VCC))) # (!\MainController|brin [0] & ((\MainController|arin [9]) # (GND)))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1  = CARRY((\MainController|arin [9]) # (!\MainController|brin [0]))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|arin [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[80]~96_combout  & ((\MainController|brin [1] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 )) # (!\MainController|brin [1] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[80]~96_combout  & ((\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ) # (GND))) # (!\MainController|brin [1] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[80]~96_combout  & (\MainController|brin [1] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 )) 
// # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[80]~96_combout  & ((\MainController|brin [1]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[80]~96_combout ),
	.datab(\MainController|brin [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout  = ((\MainController|brin [2] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[81]~95_combout  $ (\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 
// )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5  = CARRY((\MainController|brin [2] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[81]~95_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 )) 
// # (!\MainController|brin [2] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[81]~95_combout ) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ))))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[81]~95_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[82]~94_combout  & ((\MainController|brin [3] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 )) # (!\MainController|brin [3] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[82]~94_combout  & ((\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ) # (GND))) # (!\MainController|brin [3] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[82]~94_combout  & (\MainController|brin [3] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 )) 
// # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[82]~94_combout  & ((\MainController|brin [3]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[82]~94_combout ),
	.datab(\MainController|brin [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout  = ((\MainController|brin [4] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[83]~93_combout  $ (\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 
// )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9  = CARRY((\MainController|brin [4] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[83]~93_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 )) 
// # (!\MainController|brin [4] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[83]~93_combout ) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ))))

	.dataa(\MainController|brin [4]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[83]~93_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[84]~92_combout  & ((\MainController|brin [5] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 )) # (!\MainController|brin [5] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[84]~92_combout  & ((\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ) # (GND))) # (!\MainController|brin [5] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[84]~92_combout  & (\MainController|brin [5] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 
// )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[84]~92_combout  & ((\MainController|brin [5]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[84]~92_combout ),
	.datab(\MainController|brin [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout  = ((\MainController|brin [6] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[85]~91_combout  $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13  = CARRY((\MainController|brin [6] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[85]~91_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 
// )) # (!\MainController|brin [6] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[85]~91_combout ) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ))))

	.dataa(\MainController|brin [6]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[85]~91_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  = !\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 .lut_mask = 16'h0F0F;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[102]~97 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[102]~97_combout  = (\MainController|brin [7] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[85]~91_combout )) # (!\MainController|brin [7] & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[85]~91_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout )))))

	.dataa(\MainController|brin [7]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[85]~91_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[102]~97_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[102]~97 .lut_mask = 16'hCDC8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[102]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[101]~98 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[101]~98_combout  = (\MainController|brin [7] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[84]~92_combout )) # (!\MainController|brin [7] & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[84]~92_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout )))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[84]~92_combout ),
	.datab(\MainController|brin [7]),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[101]~98_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[101]~98 .lut_mask = 16'hABA8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[101]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[100]~99 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[100]~99_combout  = (\MainController|brin [7] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[83]~93_combout )) # (!\MainController|brin [7] & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[83]~93_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout )))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[83]~93_combout ),
	.datab(\MainController|brin [7]),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[100]~99_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[100]~99 .lut_mask = 16'hAAB8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[100]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[99]~100 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[99]~100_combout  = (\MainController|brin [7] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[82]~94_combout )) # (!\MainController|brin [7] & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[82]~94_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout )))))

	.dataa(\MainController|brin [7]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[82]~94_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[99]~100_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[99]~100 .lut_mask = 16'hCDC8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[99]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[98]~101 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[98]~101_combout  = (\MainController|brin [7] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[81]~95_combout )) # (!\MainController|brin [7] & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[81]~95_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout )))))

	.dataa(\MainController|brin [7]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[81]~95_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[98]~101_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[98]~101 .lut_mask = 16'hCCD8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[98]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[97]~102 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[97]~102_combout  = (\MainController|brin [7] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[80]~96_combout )) # (!\MainController|brin [7] & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[80]~96_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout )))))

	.dataa(\MainController|brin [7]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[80]~96_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[97]~102_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[97]~102 .lut_mask = 16'hCCD8;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[97]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[96]~103 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[96]~103_combout  = (\MainController|brin [7] & (((\MainController|arin [9])))) # (!\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\MainController|arin [9]))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.datab(\MainController|arin [9]),
	.datac(\MainController|brin [7]),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[96]~103_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[96]~103 .lut_mask = 16'hCCCA;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[96]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout  = (\MainController|arin [8] & ((GND) # (!\MainController|brin [0]))) # (!\MainController|arin [8] & (\MainController|brin [0] $ (GND)))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1  = CARRY((\MainController|arin [8]) # (!\MainController|brin [0]))

	.dataa(\MainController|arin [8]),
	.datab(\MainController|brin [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout  = (\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[96]~103_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[96]~103_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ) # (GND))))) # 
// (!\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[96]~103_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[96]~103_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3  = CARRY((\MainController|brin [1] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[96]~103_combout ))) # (!\MainController|brin [1] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[96]~103_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 
// )))

	.dataa(\MainController|brin [1]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[96]~103_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout  = ((\MainController|brin [2] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[97]~102_combout  $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5  = CARRY((\MainController|brin [2] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[97]~102_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 
// )) # (!\MainController|brin [2] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[97]~102_combout ) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ))))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[97]~102_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout  = (\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[98]~101_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[98]~101_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ) # (GND))))) # 
// (!\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[98]~101_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[98]~101_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7  = CARRY((\MainController|brin [3] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[98]~101_combout ))) # (!\MainController|brin [3] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[98]~101_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 
// )))

	.dataa(\MainController|brin [3]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[98]~101_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[99]~100_combout  $ (\MainController|brin [4] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[99]~100_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ) # (!\MainController|brin 
// [4]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[99]~100_combout  & (!\MainController|brin [4] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[99]~100_combout ),
	.datab(\MainController|brin [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  = (\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[100]~99_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[100]~99_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ) # (GND))))) # 
// (!\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[100]~99_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[100]~99_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11  = CARRY((\MainController|brin [5] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[100]~99_combout ))) # (!\MainController|brin [5] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[100]~99_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 
// )))

	.dataa(\MainController|brin [5]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[100]~99_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[101]~98_combout  $ (\MainController|brin [6] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[101]~98_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ) # 
// (!\MainController|brin [6]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[101]~98_combout  & (!\MainController|brin [6] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[101]~98_combout ),
	.datab(\MainController|brin [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout  = (\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[102]~97_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[102]~97_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ) # (GND))))) # 
// (!\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[102]~97_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[102]~97_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15  = CARRY((\MainController|brin [7] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[102]~97_combout ))) # (!\MainController|brin [7] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[102]~97_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 
// )))

	.dataa(\MainController|brin [7]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[102]~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  = \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 .lut_mask = 16'hF0F0;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[119]~105 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[119]~105_combout  = (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & \MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[119]~105_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[119]~105 .lut_mask = 16'h0F00;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[119]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[119]~104 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[119]~104_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & \MainALU|Div0|auto_generated|divider|divider|StageOut[102]~97_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|StageOut[102]~97_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[119]~104_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[119]~104 .lut_mask = 16'hF000;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[119]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[118]~106 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[118]~106_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[101]~98_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[101]~98_combout ),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[118]~106_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[118]~106 .lut_mask = 16'hAFA0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[118]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[117]~107 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[117]~107_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[100]~99_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout )))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[100]~99_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[117]~107_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[117]~107 .lut_mask = 16'hCFC0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[117]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[116]~108 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[116]~108_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[99]~100_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[99]~100_combout ),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[116]~108_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[116]~108 .lut_mask = 16'hAFA0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[116]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[115]~109 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[115]~109_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[98]~101_combout ))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|StageOut[98]~101_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[115]~109_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[115]~109 .lut_mask = 16'hFA0A;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[115]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[114]~110 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[114]~110_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[97]~102_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[97]~102_combout ),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[114]~110_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[114]~110 .lut_mask = 16'hAAF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[114]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[113]~111 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[113]~111_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[96]~103_combout ))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[96]~103_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[113]~111_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[113]~111 .lut_mask = 16'hF0AA;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[113]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[112]~112 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[112]~112_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\MainController|arin [8]))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\MainController|arin [8]),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[112]~112_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[112]~112 .lut_mask = 16'hFA0A;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[112]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout  = (\MainController|arin [7] & ((GND) # (!\MainController|brin [0]))) # (!\MainController|arin [7] & (\MainController|brin [0] $ (GND)))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1  = CARRY((\MainController|arin [7]) # (!\MainController|brin [0]))

	.dataa(\MainController|arin [7]),
	.datab(\MainController|brin [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout  = (\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[112]~112_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[112]~112_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ) # (GND))))) # 
// (!\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[112]~112_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[112]~112_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3  = CARRY((\MainController|brin [1] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[112]~112_combout ))) # (!\MainController|brin [1] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[112]~112_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 
// )))

	.dataa(\MainController|brin [1]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[112]~112_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[113]~111_combout  $ (\MainController|brin [2] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[113]~111_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ) # (!\MainController|brin 
// [2]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[113]~111_combout  & (!\MainController|brin [2] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[113]~111_combout ),
	.datab(\MainController|brin [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[114]~110_combout  & ((\MainController|brin [3] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 )) # (!\MainController|brin [3] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[114]~110_combout  & ((\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ) # (GND))) # (!\MainController|brin [3] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[114]~110_combout  & (\MainController|brin [3] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 
// )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[114]~110_combout  & ((\MainController|brin [3]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[114]~110_combout ),
	.datab(\MainController|brin [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[115]~109_combout  $ (\MainController|brin [4] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[115]~109_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ) # (!\MainController|brin 
// [4]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[115]~109_combout  & (!\MainController|brin [4] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[115]~109_combout ),
	.datab(\MainController|brin [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout  = (\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[116]~108_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[116]~108_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ) # (GND))))) # 
// (!\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[116]~108_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[116]~108_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11  = CARRY((\MainController|brin [5] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[116]~108_combout ))) # (!\MainController|brin [5] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[116]~108_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 
// )))

	.dataa(\MainController|brin [5]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[116]~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[117]~107_combout  $ (\MainController|brin [6] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[117]~107_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ) # 
// (!\MainController|brin [6]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[117]~107_combout  & (!\MainController|brin [6] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[117]~107_combout ),
	.datab(\MainController|brin [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout  = (\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[118]~106_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[118]~106_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ) # (GND))))) # 
// (!\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[118]~106_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[118]~106_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15  = CARRY((\MainController|brin [7] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[118]~106_combout ))) # (!\MainController|brin [7] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[118]~106_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 )))

	.dataa(\MainController|brin [7]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[118]~106_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15  & ((((\MainALU|Div0|auto_generated|divider|divider|StageOut[119]~105_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[119]~104_combout ))))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[119]~105_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[119]~104_combout ) # (GND))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[119]~105_combout ) # ((\MainALU|Div0|auto_generated|divider|divider|StageOut[119]~104_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[119]~105_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[119]~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 .lut_mask = 16'h1EEF;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  = !\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 .lut_mask = 16'h0F0F;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[136]~231 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[136]~231_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[102]~97_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout )))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[102]~97_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[136]~231_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[136]~231 .lut_mask = 16'hD800;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[136]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[136]~113 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[136]~113_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[136]~113_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[136]~113 .lut_mask = 16'h00F0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[136]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[135]~114 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[135]~114_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout )

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[135]~114_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[135]~114 .lut_mask = 16'h00AA;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[135]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[135]~197 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[135]~197_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[101]~98_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout )))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[101]~98_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[135]~197_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[135]~197 .lut_mask = 16'hD800;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[135]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[134]~115 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[134]~115_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[117]~107_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[117]~107_combout ),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[134]~115_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[134]~115 .lut_mask = 16'hAAF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[134]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[133]~116 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[133]~116_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[116]~108_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout )))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[116]~108_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[133]~116_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[133]~116 .lut_mask = 16'hCCF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[133]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[132]~117 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[132]~117_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[115]~109_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout )))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[115]~109_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[132]~117_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[132]~117 .lut_mask = 16'hCCF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[132]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[131]~118 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[131]~118_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[114]~110_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[114]~110_combout ),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[131]~118_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[131]~118 .lut_mask = 16'hAAF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[131]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[130]~119 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[130]~119_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[113]~111_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout )))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[113]~111_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[130]~119_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[130]~119 .lut_mask = 16'hCCF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[130]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[129]~120 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[129]~120_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[112]~112_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout )))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[112]~112_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[129]~120_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[129]~120 .lut_mask = 16'hCCF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[129]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[128]~121 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[128]~121_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\MainController|arin [7])) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout )))

	.dataa(\MainController|arin [7]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ),
	.datac(gnd),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[128]~121_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[128]~121 .lut_mask = 16'hAACC;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[128]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout  = (\MainController|brin [0] & (\MainController|arin [6] $ (VCC))) # (!\MainController|brin [0] & ((\MainController|arin [6]) # (GND)))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1  = CARRY((\MainController|arin [6]) # (!\MainController|brin [0]))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|arin [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout  = (\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[128]~121_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[128]~121_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ) # (GND))))) # 
// (!\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[128]~121_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[128]~121_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3  = CARRY((\MainController|brin [1] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[128]~121_combout ))) # (!\MainController|brin [1] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[128]~121_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 
// )))

	.dataa(\MainController|brin [1]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[128]~121_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[129]~120_combout  $ (\MainController|brin [2] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[129]~120_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ) # (!\MainController|brin 
// [2]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[129]~120_combout  & (!\MainController|brin [2] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[129]~120_combout ),
	.datab(\MainController|brin [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout  = (\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[130]~119_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[130]~119_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ) # (GND))))) # 
// (!\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[130]~119_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[130]~119_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7  = CARRY((\MainController|brin [3] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[130]~119_combout ))) # (!\MainController|brin [3] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[130]~119_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 
// )))

	.dataa(\MainController|brin [3]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[130]~119_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout  = ((\MainController|brin [4] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[131]~118_combout  $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9  = CARRY((\MainController|brin [4] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[131]~118_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 
// )) # (!\MainController|brin [4] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[131]~118_combout ) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ))))

	.dataa(\MainController|brin [4]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[131]~118_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout  = (\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[132]~117_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[132]~117_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ) # (GND))))) # 
// (!\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[132]~117_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[132]~117_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11  = CARRY((\MainController|brin [5] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[132]~117_combout ))) # (!\MainController|brin [5] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[132]~117_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 
// )))

	.dataa(\MainController|brin [5]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[132]~117_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout  = ((\MainController|brin [6] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[133]~116_combout  $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13  = CARRY((\MainController|brin [6] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[133]~116_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 )) # (!\MainController|brin [6] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[133]~116_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ))))

	.dataa(\MainController|brin [6]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[133]~116_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout  = (\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[134]~115_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[134]~115_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ) # (GND))))) # 
// (!\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[134]~115_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[134]~115_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15  = CARRY((\MainController|brin [7] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[134]~115_combout ))) # (!\MainController|brin [7] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[134]~115_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 )))

	.dataa(\MainController|brin [7]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[134]~115_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15  & ((((\MainALU|Div0|auto_generated|divider|divider|StageOut[135]~114_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[135]~197_combout ))))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[135]~114_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[135]~197_combout ) # (GND))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[135]~114_combout ) # ((\MainALU|Div0|auto_generated|divider|divider|StageOut[135]~197_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[135]~114_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[135]~197_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 .lut_mask = 16'h1EEF;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[136]~231_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[136]~113_combout )))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[136]~231_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[136]~113_combout )))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19  = CARRY((!\MainALU|Div0|auto_generated|divider|divider|StageOut[136]~231_combout  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[136]~113_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[136]~231_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[136]~113_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 .lut_mask = 16'hE101;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  = \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 .lut_mask = 16'hF0F0;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N30
cycloneiv_lcell_comb \MainALU|Mux25~8 (
// Equation(s):
// \MainALU|Mux25~8_combout  = (\MainALU|Mux25~7_combout  & ((\MainController|functionSelect [0]) # ((\MainController|functionSelect [1]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ))))

	.dataa(\MainALU|Mux25~7_combout ),
	.datab(\MainController|functionSelect [0]),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux25~8 .lut_mask = 16'hAA8A;
defparam \MainALU|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N22
cycloneiv_lcell_comb \MainALU|Mux29~6 (
// Equation(s):
// \MainALU|Mux29~6_combout  = (\MainController|functionSelect [3]) # ((!\MainController|functionSelect [2] & (\MainController|functionSelect [1] $ (\MainController|functionSelect [0]))))

	.dataa(\MainController|functionSelect [3]),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainController|functionSelect [0]),
	.datad(\MainController|functionSelect [2]),
	.cin(gnd),
	.combout(\MainALU|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux29~6 .lut_mask = 16'hAABE;
defparam \MainALU|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N12
cycloneiv_lcell_comb \MainALU|Mux27~4 (
// Equation(s):
// \MainALU|Mux27~4_combout  = ((\MainController|brin [3]) # (!\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout )) # (!\MainController|functionSelect [0])

	.dataa(\MainController|functionSelect [0]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.datac(gnd),
	.datad(\MainController|brin [3]),
	.cin(gnd),
	.combout(\MainALU|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux27~4 .lut_mask = 16'hFF77;
defparam \MainALU|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N10
cycloneiv_lcell_comb \MainALU|Mux27~5 (
// Equation(s):
// \MainALU|Mux27~5_combout  = ((\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout  & \MainController|brin [3])) # (!\MainController|functionSelect [0])

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.datac(\MainController|functionSelect [0]),
	.datad(\MainController|brin [3]),
	.cin(gnd),
	.combout(\MainALU|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux27~5 .lut_mask = 16'hCF0F;
defparam \MainALU|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N16
cycloneiv_lcell_comb \MainALU|Mux27~6 (
// Equation(s):
// \MainALU|Mux27~6_combout  = (\MainController|functionSelect [0] & ((\MainController|brin [2]) # ((\MainController|brin [3]) # (!\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ))))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.datac(\MainController|functionSelect [0]),
	.datad(\MainController|brin [3]),
	.cin(gnd),
	.combout(\MainALU|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux27~6 .lut_mask = 16'hF0B0;
defparam \MainALU|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N24
cycloneiv_lcell_comb \MainALU|Mux25~2 (
// Equation(s):
// \MainALU|Mux25~2_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[34]~3_combout  & ((\MainController|brin [2] & ((\MainALU|ShiftLeft0~7_combout ))) # (!\MainController|brin [2] & (\MainALU|ShiftLeft0~19_combout ))))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|ShiftLeft0~19_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|selnose[34]~3_combout ),
	.datad(\MainALU|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux25~2 .lut_mask = 16'hE040;
defparam \MainALU|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N20
cycloneiv_lcell_comb \MainALU|Mux25~3 (
// Equation(s):
// \MainALU|Mux25~3_combout  = (\MainALU|Mux27~5_combout  & ((\MainALU|Mux27~6_combout  & (\MainALU|ShiftRight0~30_combout )) # (!\MainALU|Mux27~6_combout  & ((\MainALU|Mux25~2_combout ))))) # (!\MainALU|Mux27~5_combout  & (!\MainALU|Mux27~6_combout ))

	.dataa(\MainALU|Mux27~5_combout ),
	.datab(\MainALU|Mux27~6_combout ),
	.datac(\MainALU|ShiftRight0~30_combout ),
	.datad(\MainALU|Mux25~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux25~3 .lut_mask = 16'hB391;
defparam \MainALU|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N10
cycloneiv_lcell_comb \MainALU|ShiftRight0~8 (
// Equation(s):
// \MainALU|ShiftRight0~8_combout  = (\MainController|brin [0] & (\MainController|arin [7])) # (!\MainController|brin [0] & ((\MainController|arin [6])))

	.dataa(\MainController|arin [7]),
	.datab(\MainController|arin [6]),
	.datac(\MainController|brin [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~8 .lut_mask = 16'hACAC;
defparam \MainALU|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
cycloneiv_lcell_comb \MainALU|ShiftRight0~4 (
// Equation(s):
// \MainALU|ShiftRight0~4_combout  = (\MainController|brin [0] & (\MainController|arin [9])) # (!\MainController|brin [0] & ((\MainController|arin [8])))

	.dataa(\MainController|brin [0]),
	.datab(gnd),
	.datac(\MainController|arin [9]),
	.datad(\MainController|arin [8]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~4 .lut_mask = 16'hF5A0;
defparam \MainALU|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N8
cycloneiv_lcell_comb \MainALU|ShiftRight0~21 (
// Equation(s):
// \MainALU|ShiftRight0~21_combout  = (\MainController|brin [1] & ((\MainALU|ShiftRight0~4_combout ))) # (!\MainController|brin [1] & (\MainALU|ShiftRight0~8_combout ))

	.dataa(\MainALU|ShiftRight0~8_combout ),
	.datab(\MainALU|ShiftRight0~4_combout ),
	.datac(gnd),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~21 .lut_mask = 16'hCCAA;
defparam \MainALU|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N22
cycloneiv_lcell_comb \MainALU|Mux25~4 (
// Equation(s):
// \MainALU|Mux25~4_combout  = (\MainALU|Mux27~4_combout  & (\MainALU|Mux25~3_combout )) # (!\MainALU|Mux27~4_combout  & ((\MainALU|Mux25~3_combout  & ((\MainALU|ShiftRight0~21_combout ))) # (!\MainALU|Mux25~3_combout  & (\MainALU|ShiftRight0~22_combout ))))

	.dataa(\MainALU|Mux27~4_combout ),
	.datab(\MainALU|Mux25~3_combout ),
	.datac(\MainALU|ShiftRight0~22_combout ),
	.datad(\MainALU|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux25~4 .lut_mask = 16'hDC98;
defparam \MainALU|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N26
cycloneiv_lcell_comb \MainALU|Mux25~6 (
// Equation(s):
// \MainALU|Mux25~6_combout  = (!\MainController|functionSelect [1] & (!\MainController|functionSelect [2] & \MainALU|Mux25~4_combout ))

	.dataa(gnd),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainController|functionSelect [2]),
	.datad(\MainALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux25~6 .lut_mask = 16'h0300;
defparam \MainALU|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N8
cycloneiv_lcell_comb \MainALU|Mux25~5 (
// Equation(s):
// \MainALU|Mux25~5_combout  = (\MainALU|Mux31~14_combout  & ((\MainALU|Mux29~6_combout  & ((\MainALU|Mux25~6_combout ))) # (!\MainALU|Mux29~6_combout  & (\MainALU|Mux25~8_combout )))) # (!\MainALU|Mux31~14_combout  & (((\MainALU|Mux29~6_combout ))))

	.dataa(\MainALU|Mux31~14_combout ),
	.datab(\MainALU|Mux25~8_combout ),
	.datac(\MainALU|Mux29~6_combout ),
	.datad(\MainALU|Mux25~6_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux25~5 .lut_mask = 16'hF858;
defparam \MainALU|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N22
cycloneiv_lcell_comb \MainALU|Mux25 (
// Equation(s):
// \MainALU|Mux25~combout  = (\MainALU|Mux25~5_combout  & (((\MainALU|Add0~21_combout ) # (!\MainALU|Mux29~4_combout )))) # (!\MainALU|Mux25~5_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~12_combout  & 
// (\MainALU|Mux29~4_combout )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~12_combout ),
	.datab(\MainALU|Mux25~5_combout ),
	.datac(\MainALU|Mux29~4_combout ),
	.datad(\MainALU|Add0~21_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux25~combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux25 .lut_mask = 16'hEC2C;
defparam \MainALU|Mux25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N18
cycloneiv_lcell_comb \MainALU|dataAcc[6] (
// Equation(s):
// \MainALU|dataAcc [6] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Mux25~combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [6]))

	.dataa(gnd),
	.datab(\MainALU|dataAcc [6]),
	.datac(\MainALU|WideOr0~0clkctrl_outclk ),
	.datad(\MainALU|Mux25~combout ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [6]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[6] .lut_mask = 16'hFC0C;
defparam \MainALU|dataAcc[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N6
cycloneiv_lcell_comb \MainController|Selector13~0 (
// Equation(s):
// \MainController|Selector13~0_combout  = (\MainController|CurrentState.State8~q  & (\MainController|romReg [6])) # (!\MainController|CurrentState.State8~q  & ((\MainALU|dataAcc [6])))

	.dataa(\MainController|romReg [6]),
	.datab(\MainController|CurrentState.State8~q ),
	.datac(gnd),
	.datad(\MainALU|dataAcc [6]),
	.cin(gnd),
	.combout(\MainController|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector13~0 .lut_mask = 16'hBB88;
defparam \MainController|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N7
dffeas \MainController|arin[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector13~0_combout ),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a6 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MainController|CurrentState.10101~q ),
	.ena(\MainController|arin[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[6] .is_wysiwyg = "true";
defparam \MainController|arin[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N12
cycloneiv_lcell_comb \MainALU|ShiftRight0~19 (
// Equation(s):
// \MainALU|ShiftRight0~19_combout  = (\MainController|brin [0] & ((\MainController|arin [6]))) # (!\MainController|brin [0] & (\MainController|arin [5]))

	.dataa(\MainController|arin [5]),
	.datab(\MainController|brin [0]),
	.datac(gnd),
	.datad(\MainController|arin [6]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~19 .lut_mask = 16'hEE22;
defparam \MainALU|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N0
cycloneiv_lcell_comb \MainALU|ShiftRight0~18 (
// Equation(s):
// \MainALU|ShiftRight0~18_combout  = (\MainController|brin [0] & (\MainController|arin [8])) # (!\MainController|brin [0] & ((\MainController|arin [7])))

	.dataa(gnd),
	.datab(\MainController|arin [8]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|arin [7]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~18 .lut_mask = 16'hCFC0;
defparam \MainALU|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N10
cycloneiv_lcell_comb \MainALU|ShiftRight0~20 (
// Equation(s):
// \MainALU|ShiftRight0~20_combout  = (\MainController|brin [1] & ((\MainALU|ShiftRight0~18_combout ))) # (!\MainController|brin [1] & (\MainALU|ShiftRight0~19_combout ))

	.dataa(\MainALU|ShiftRight0~19_combout ),
	.datab(\MainALU|ShiftRight0~18_combout ),
	.datac(gnd),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~20 .lut_mask = 16'hCCAA;
defparam \MainALU|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N4
cycloneiv_lcell_comb \MainALU|Mux30~1 (
// Equation(s):
// \MainALU|Mux30~1_combout  = (\MainALU|Mux31~2_combout  & ((\MainALU|Mux30~0_combout  & ((\MainALU|ShiftRight0~20_combout ))) # (!\MainALU|Mux30~0_combout  & (\MainController|arin [2])))) # (!\MainALU|Mux31~2_combout  & (\MainALU|Mux30~0_combout ))

	.dataa(\MainALU|Mux31~2_combout ),
	.datab(\MainALU|Mux30~0_combout ),
	.datac(\MainController|arin [2]),
	.datad(\MainALU|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux30~1 .lut_mask = 16'hEC64;
defparam \MainALU|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N26
cycloneiv_lcell_comb \MainALU|ShiftRight0~12 (
// Equation(s):
// \MainALU|ShiftRight0~12_combout  = (\MainController|brin [0] & (\MainController|arin [10])) # (!\MainController|brin [0] & ((\MainController|arin [9])))

	.dataa(\MainController|brin [0]),
	.datab(gnd),
	.datac(\MainController|arin [10]),
	.datad(\MainController|arin [9]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~12 .lut_mask = 16'hF5A0;
defparam \MainALU|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N12
cycloneiv_lcell_comb \MainALU|ShiftRight0~11 (
// Equation(s):
// \MainALU|ShiftRight0~11_combout  = (\MainController|brin [0] & ((\MainController|arin [12]))) # (!\MainController|brin [0] & (\MainController|arin [11]))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|arin [11]),
	.datac(\MainController|arin [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~11 .lut_mask = 16'hE4E4;
defparam \MainALU|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N4
cycloneiv_lcell_comb \MainALU|ShiftRight0~13 (
// Equation(s):
// \MainALU|ShiftRight0~13_combout  = (\MainController|brin [1] & ((\MainALU|ShiftRight0~11_combout ))) # (!\MainController|brin [1] & (\MainALU|ShiftRight0~12_combout ))

	.dataa(\MainController|brin [1]),
	.datab(\MainALU|ShiftRight0~12_combout ),
	.datac(gnd),
	.datad(\MainALU|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~13 .lut_mask = 16'hEE44;
defparam \MainALU|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N12
cycloneiv_lcell_comb \MainALU|ShiftRight0~16 (
// Equation(s):
// \MainALU|ShiftRight0~16_combout  = (\MainController|brin [2] & (((\MainALU|ShiftRight0~14_combout ) # (\MainALU|ShiftRight0~15_combout )))) # (!\MainController|brin [2] & (\MainALU|ShiftRight0~13_combout ))

	.dataa(\MainALU|ShiftRight0~13_combout ),
	.datab(\MainALU|ShiftRight0~14_combout ),
	.datac(\MainALU|ShiftRight0~15_combout ),
	.datad(\MainController|brin [2]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~16 .lut_mask = 16'hFCAA;
defparam \MainALU|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N8
cycloneiv_lcell_comb \MainALU|Mux31~10 (
// Equation(s):
// \MainALU|Mux31~10_combout  = (\MainALU|Mux31~6_combout  & (\MainController|brin [3])) # (!\MainALU|Mux31~6_combout  & ((\MainController|functionSelect [3])))

	.dataa(\MainController|brin [3]),
	.datab(gnd),
	.datac(\MainALU|Mux31~6_combout ),
	.datad(\MainController|functionSelect [3]),
	.cin(gnd),
	.combout(\MainALU|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux31~10 .lut_mask = 16'hAFA0;
defparam \MainALU|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N10
cycloneiv_lcell_comb \MainALU|Mux31~11 (
// Equation(s):
// \MainALU|Mux31~11_combout  = (!\MainALU|Mux31~6_combout  & (((\MainALU|Div0|auto_generated|divider|divider|selnose[34]~3_combout  & \MainALU|Mux31~9_combout )) # (!\MainALU|Mux31~10_combout )))

	.dataa(\MainALU|Mux31~6_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[34]~3_combout ),
	.datac(\MainALU|Mux31~10_combout ),
	.datad(\MainALU|Mux31~9_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux31~11 .lut_mask = 16'h4505;
defparam \MainALU|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N12
cycloneiv_lcell_comb \MainALU|Mux30~6 (
// Equation(s):
// \MainALU|Mux30~6_combout  = (\MainController|brin [1] & ((\MainController|arin [1] $ (\MainController|functionSelect [1])) # (!\MainController|functionSelect [0]))) # (!\MainController|brin [1] & (\MainController|functionSelect [0] $ 
// (((\MainController|arin [1]) # (!\MainController|functionSelect [1])))))

	.dataa(\MainController|functionSelect [0]),
	.datab(\MainController|arin [1]),
	.datac(\MainController|functionSelect [1]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux30~6 .lut_mask = 16'h7D65;
defparam \MainALU|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[153]~198 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[153]~198_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[136]~231_combout ) # 
// ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & \MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[136]~231_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[153]~198_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[153]~198 .lut_mask = 16'hF400;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[153]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[153]~122 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[153]~122_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[153]~122_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[153]~122 .lut_mask = 16'h00F0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[153]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[152]~123 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[152]~123_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout )

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout ),
	.datac(gnd),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[152]~123_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[152]~123 .lut_mask = 16'h00CC;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[152]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[152]~199 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[152]~199_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[135]~197_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[135]~197_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[152]~199_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[152]~199 .lut_mask = 16'hAE00;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[152]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[151]~124 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[151]~124_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[151]~124_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[151]~124 .lut_mask = 16'h00F0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[151]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[151]~200 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[151]~200_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[117]~107_combout ))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[117]~107_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[151]~200_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[151]~200 .lut_mask = 16'hCA00;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[151]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[150]~125 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[150]~125_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[133]~116_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout )))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[133]~116_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[150]~125_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[150]~125 .lut_mask = 16'hCFC0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[150]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[149]~126 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[149]~126_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[132]~117_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout )))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[132]~117_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[149]~126_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[149]~126 .lut_mask = 16'hCCF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[149]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[148]~127 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[148]~127_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[131]~118_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout )))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[131]~118_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[148]~127_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[148]~127 .lut_mask = 16'hCFC0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[148]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[147]~128 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[147]~128_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[130]~119_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[130]~119_combout ),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[147]~128_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[147]~128 .lut_mask = 16'hAAF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[147]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[146]~129 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[146]~129_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[129]~120_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout )))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[129]~120_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[146]~129_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[146]~129 .lut_mask = 16'hCCF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[146]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[145]~130 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[145]~130_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[128]~121_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout )))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[128]~121_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[145]~130_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[145]~130 .lut_mask = 16'hCCF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[145]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[144]~131 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[144]~131_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\MainController|arin [6]))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ),
	.datab(gnd),
	.datac(\MainController|arin [6]),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[144]~131_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[144]~131 .lut_mask = 16'hF0AA;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[144]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout  = (\MainController|arin [5] & ((GND) # (!\MainController|brin [0]))) # (!\MainController|arin [5] & (\MainController|brin [0] $ (GND)))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1  = CARRY((\MainController|arin [5]) # (!\MainController|brin [0]))

	.dataa(\MainController|arin [5]),
	.datab(\MainController|brin [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout  = (\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[144]~131_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[144]~131_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ) # (GND))))) # 
// (!\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[144]~131_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[144]~131_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3  = CARRY((\MainController|brin [1] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[144]~131_combout ))) # (!\MainController|brin [1] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[144]~131_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 )))

	.dataa(\MainController|brin [1]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[144]~131_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[145]~130_combout  $ (\MainController|brin [2] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[145]~130_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ) # 
// (!\MainController|brin [2]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[145]~130_combout  & (!\MainController|brin [2] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[145]~130_combout ),
	.datab(\MainController|brin [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout  = (\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[146]~129_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[146]~129_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ) # (GND))))) # 
// (!\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[146]~129_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[146]~129_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7  = CARRY((\MainController|brin [3] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[146]~129_combout ))) # (!\MainController|brin [3] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[146]~129_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 )))

	.dataa(\MainController|brin [3]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[146]~129_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout  = ((\MainController|brin [4] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[147]~128_combout  $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9  = CARRY((\MainController|brin [4] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[147]~128_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 )) # (!\MainController|brin [4] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[147]~128_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ))))

	.dataa(\MainController|brin [4]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[147]~128_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[148]~127_combout  & ((\MainController|brin [5] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 )) # (!\MainController|brin [5] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[148]~127_combout  & ((\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ) # (GND))) # (!\MainController|brin [5] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[148]~127_combout  & (\MainController|brin [5] & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[148]~127_combout  & ((\MainController|brin [5]) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[148]~127_combout ),
	.datab(\MainController|brin [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[149]~126_combout  $ (\MainController|brin [6] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[149]~126_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ) # 
// (!\MainController|brin [6]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[149]~126_combout  & (!\MainController|brin [6] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[149]~126_combout ),
	.datab(\MainController|brin [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout  = (\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[150]~125_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[150]~125_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ) # (GND))))) # 
// (!\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[150]~125_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[150]~125_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15  = CARRY((\MainController|brin [7] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[150]~125_combout ))) # (!\MainController|brin [7] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[150]~125_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 )))

	.dataa(\MainController|brin [7]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[150]~125_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15  & ((((\MainALU|Div0|auto_generated|divider|divider|StageOut[151]~124_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[151]~200_combout ))))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[151]~124_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[151]~200_combout ) # (GND))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[151]~124_combout ) # ((\MainALU|Div0|auto_generated|divider|divider|StageOut[151]~200_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[151]~124_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[151]~200_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 .lut_mask = 16'h1EEF;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[152]~123_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[152]~199_combout )))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[152]~123_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[152]~199_combout )))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19  = CARRY((!\MainALU|Div0|auto_generated|divider|divider|StageOut[152]~123_combout  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[152]~199_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[152]~123_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[152]~199_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 .lut_mask = 16'hE101;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19  & ((((\MainALU|Div0|auto_generated|divider|divider|StageOut[153]~198_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[153]~122_combout ))))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[153]~198_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[153]~122_combout ) # (GND))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[153]~198_combout ) # ((\MainALU|Div0|auto_generated|divider|divider|StageOut[153]~122_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[153]~198_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[153]~122_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20 .lut_mask = 16'h1EEF;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  = !\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 .lut_mask = 16'h0F0F;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[170]~201 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[170]~201_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[153]~198_combout ) # 
// ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[153]~198_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[170]~201_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[170]~201 .lut_mask = 16'hDC00;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[170]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[170]~132 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[170]~132_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[170]~132_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[170]~132 .lut_mask = 16'h00F0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[170]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[169]~133 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[169]~133_combout  = (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[169]~133_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[169]~133 .lut_mask = 16'h0F00;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[169]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[169]~202 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[169]~202_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[152]~199_combout ) # 
// ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[152]~199_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[169]~202_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[169]~202 .lut_mask = 16'hBA00;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[169]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[168]~203 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[168]~203_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[151]~200_combout ) # 
// ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & \MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[151]~200_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[168]~203_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[168]~203 .lut_mask = 16'hDC00;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[168]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[168]~134 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[168]~134_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[168]~134_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[168]~134 .lut_mask = 16'h00F0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[168]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[167]~135 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[167]~135_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout )

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ),
	.datac(gnd),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[167]~135_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[167]~135 .lut_mask = 16'h00CC;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[167]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[167]~204 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[167]~204_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[133]~116_combout ))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[133]~116_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[167]~204_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[167]~204 .lut_mask = 16'hCA00;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[167]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[166]~136 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[166]~136_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[149]~126_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout )))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[149]~126_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[166]~136_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[166]~136 .lut_mask = 16'hCFC0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[166]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[165]~137 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[165]~137_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[148]~127_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[148]~127_combout ),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[165]~137_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[165]~137 .lut_mask = 16'hAAF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[165]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[164]~138 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[164]~138_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[147]~128_combout ))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[147]~128_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[164]~138_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[164]~138 .lut_mask = 16'hF0AA;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[164]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[163]~139 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[163]~139_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[146]~129_combout ))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|StageOut[146]~129_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[163]~139_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[163]~139 .lut_mask = 16'hFA0A;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[163]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[162]~140 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[162]~140_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[145]~130_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout )))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[145]~130_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[162]~140_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[162]~140 .lut_mask = 16'hCFC0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[162]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[161]~141 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[161]~141_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[144]~131_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout )))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[144]~131_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[161]~141_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[161]~141 .lut_mask = 16'hCCF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[161]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[160]~142 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[160]~142_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & (\MainController|arin [5])) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout )))

	.dataa(gnd),
	.datab(\MainController|arin [5]),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[160]~142_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[160]~142 .lut_mask = 16'hCCF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[160]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout  = (\MainController|arin [4] & ((GND) # (!\MainController|brin [0]))) # (!\MainController|arin [4] & (\MainController|brin [0] $ (GND)))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1  = CARRY((\MainController|arin [4]) # (!\MainController|brin [0]))

	.dataa(\MainController|arin [4]),
	.datab(\MainController|brin [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout  = (\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[160]~142_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[160]~142_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ) # (GND))))) # 
// (!\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[160]~142_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[160]~142_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3  = CARRY((\MainController|brin [1] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[160]~142_combout ))) # (!\MainController|brin [1] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[160]~142_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 )))

	.dataa(\MainController|brin [1]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[160]~142_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[161]~141_combout  $ (\MainController|brin [2] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[161]~141_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ) # 
// (!\MainController|brin [2]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[161]~141_combout  & (!\MainController|brin [2] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[161]~141_combout ),
	.datab(\MainController|brin [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout  = (\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[162]~140_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[162]~140_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ) # (GND))))) # 
// (!\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[162]~140_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[162]~140_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7  = CARRY((\MainController|brin [3] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[162]~140_combout ))) # (!\MainController|brin [3] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[162]~140_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 )))

	.dataa(\MainController|brin [3]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[162]~140_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[163]~139_combout  $ (\MainController|brin [4] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[163]~139_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ) # 
// (!\MainController|brin [4]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[163]~139_combout  & (!\MainController|brin [4] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[163]~139_combout ),
	.datab(\MainController|brin [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[164]~138_combout  & ((\MainController|brin [5] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 )) # (!\MainController|brin [5] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[164]~138_combout  & ((\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ) # (GND))) # (!\MainController|brin [5] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[164]~138_combout  & (\MainController|brin [5] & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[164]~138_combout  & ((\MainController|brin [5]) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[164]~138_combout ),
	.datab(\MainController|brin [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[165]~137_combout  $ (\MainController|brin [6] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[165]~137_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ) # 
// (!\MainController|brin [6]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[165]~137_combout  & (!\MainController|brin [6] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[165]~137_combout ),
	.datab(\MainController|brin [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout  = (\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[166]~136_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[166]~136_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ) # (GND))))) # 
// (!\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[166]~136_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[166]~136_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15  = CARRY((\MainController|brin [7] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[166]~136_combout ))) # (!\MainController|brin [7] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[166]~136_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 )))

	.dataa(\MainController|brin [7]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[166]~136_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15  & ((((\MainALU|Div0|auto_generated|divider|divider|StageOut[167]~135_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[167]~204_combout ))))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[167]~135_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[167]~204_combout ) # (GND))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[167]~135_combout ) # ((\MainALU|Div0|auto_generated|divider|divider|StageOut[167]~204_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[167]~135_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[167]~204_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 .lut_mask = 16'h1EEF;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[168]~203_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[168]~134_combout )))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[168]~203_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[168]~134_combout )))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19  = CARRY((!\MainALU|Div0|auto_generated|divider|divider|StageOut[168]~203_combout  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[168]~134_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[168]~203_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[168]~134_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 .lut_mask = 16'hE101;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19  & ((((\MainALU|Div0|auto_generated|divider|divider|StageOut[169]~133_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[169]~202_combout ))))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[169]~133_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[169]~202_combout ) # (GND))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[169]~133_combout ) # ((\MainALU|Div0|auto_generated|divider|divider|StageOut[169]~202_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[169]~133_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[169]~202_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20 .lut_mask = 16'h1EEF;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[170]~201_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[170]~132_combout )))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[170]~201_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[170]~132_combout )))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23  = CARRY((!\MainALU|Div0|auto_generated|divider|divider|StageOut[170]~201_combout  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[170]~132_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[170]~201_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[170]~132_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 .lut_mask = 16'hE101;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  = \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24 .lut_mask = 16'hF0F0;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[187]~205 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[187]~205_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[170]~201_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[170]~201_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[187]~205_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[187]~205 .lut_mask = 16'hF200;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[187]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[187]~143 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[187]~143_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[187]~143_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[187]~143 .lut_mask = 16'h00F0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[187]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[186]~144 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[186]~144_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout )

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout ),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[186]~144_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[186]~144 .lut_mask = 16'h0A0A;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[186]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[186]~206 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[186]~206_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[169]~202_combout ) # 
// ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[169]~202_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[186]~206_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[186]~206 .lut_mask = 16'hB0A0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[186]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[185]~145 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[185]~145_combout  = (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[185]~145_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[185]~145 .lut_mask = 16'h0F00;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[185]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[185]~207 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[185]~207_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[168]~203_combout ) # 
// ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & \MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[168]~203_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[185]~207_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[185]~207 .lut_mask = 16'hBA00;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[185]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[184]~208 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[184]~208_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[167]~204_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|StageOut[167]~204_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[184]~208_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[184]~208 .lut_mask = 16'hF020;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[184]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[184]~146 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[184]~146_combout  = (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[184]~146_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[184]~146 .lut_mask = 16'h0F00;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[184]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[183]~147 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[183]~147_combout  = (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[183]~147_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[183]~147 .lut_mask = 16'h0F00;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[183]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[183]~209 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[183]~209_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[149]~126_combout ))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[149]~126_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[183]~209_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[183]~209 .lut_mask = 16'hE400;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[183]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[182]~148 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[182]~148_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[165]~137_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout )))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[165]~137_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[182]~148_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[182]~148 .lut_mask = 16'hCFC0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[182]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[181]~149 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[181]~149_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[164]~138_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[164]~138_combout ),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[181]~149_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[181]~149 .lut_mask = 16'hAAF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[181]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[180]~150 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[180]~150_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[163]~139_combout ))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|StageOut[163]~139_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[180]~150_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[180]~150 .lut_mask = 16'hFA0A;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[180]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[179]~151 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[179]~151_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[162]~140_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout )))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[162]~140_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[179]~151_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[179]~151 .lut_mask = 16'hCFC0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[179]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[178]~152 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[178]~152_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[161]~141_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout )))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[161]~141_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[178]~152_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[178]~152 .lut_mask = 16'hCFC0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[178]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[177]~153 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[177]~153_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[160]~142_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout )))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[160]~142_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[177]~153_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[177]~153 .lut_mask = 16'hCCF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[177]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[176]~154 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[176]~154_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\MainController|arin [4])) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout )))

	.dataa(\MainController|arin [4]),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[176]~154_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[176]~154 .lut_mask = 16'hAFA0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[176]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout  = (\MainController|brin [0] & (\MainController|arin [3] $ (VCC))) # (!\MainController|brin [0] & ((\MainController|arin [3]) # (GND)))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1  = CARRY((\MainController|arin [3]) # (!\MainController|brin [0]))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|arin [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout  = (\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[176]~154_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[176]~154_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ) # (GND))))) # 
// (!\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[176]~154_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[176]~154_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3  = CARRY((\MainController|brin [1] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[176]~154_combout ))) # (!\MainController|brin [1] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[176]~154_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 )))

	.dataa(\MainController|brin [1]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[176]~154_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[177]~153_combout  $ (\MainController|brin [2] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[177]~153_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ) # 
// (!\MainController|brin [2]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[177]~153_combout  & (!\MainController|brin [2] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[177]~153_combout ),
	.datab(\MainController|brin [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout  = (\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[178]~152_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[178]~152_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ) # (GND))))) # 
// (!\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[178]~152_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[178]~152_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7  = CARRY((\MainController|brin [3] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[178]~152_combout ))) # (!\MainController|brin [3] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[178]~152_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 )))

	.dataa(\MainController|brin [3]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[178]~152_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[179]~151_combout  $ (\MainController|brin [4] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[179]~151_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ) # 
// (!\MainController|brin [4]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[179]~151_combout  & (!\MainController|brin [4] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[179]~151_combout ),
	.datab(\MainController|brin [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout  = (\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[180]~150_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[180]~150_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ) # (GND))))) # 
// (!\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[180]~150_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[180]~150_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11  = CARRY((\MainController|brin [5] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[180]~150_combout ))) # (!\MainController|brin [5] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[180]~150_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 )))

	.dataa(\MainController|brin [5]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[180]~150_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[181]~149_combout  $ (\MainController|brin [6] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[181]~149_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ) # 
// (!\MainController|brin [6]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[181]~149_combout  & (!\MainController|brin [6] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[181]~149_combout ),
	.datab(\MainController|brin [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[182]~148_combout  & ((\MainController|brin [7] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 )) # (!\MainController|brin [7] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[182]~148_combout  & ((\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ) # (GND))) # (!\MainController|brin [7] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[182]~148_combout  & (\MainController|brin [7] & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[182]~148_combout  & ((\MainController|brin [7]) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[182]~148_combout ),
	.datab(\MainController|brin [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15  & ((((\MainALU|Div0|auto_generated|divider|divider|StageOut[183]~147_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[183]~209_combout ))))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[183]~147_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[183]~209_combout ) # (GND))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[183]~147_combout ) # ((\MainALU|Div0|auto_generated|divider|divider|StageOut[183]~209_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[183]~147_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[183]~209_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 .lut_mask = 16'h1EEF;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[184]~208_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[184]~146_combout )))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[184]~208_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[184]~146_combout )))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19  = CARRY((!\MainALU|Div0|auto_generated|divider|divider|StageOut[184]~208_combout  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[184]~146_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[184]~208_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[184]~146_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 .lut_mask = 16'hE101;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19  & ((((\MainALU|Div0|auto_generated|divider|divider|StageOut[185]~145_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[185]~207_combout ))))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[185]~145_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[185]~207_combout ) # (GND))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[185]~145_combout ) # ((\MainALU|Div0|auto_generated|divider|divider|StageOut[185]~207_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[185]~145_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[185]~207_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20 .lut_mask = 16'h1EEF;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[186]~144_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[186]~206_combout )))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[186]~144_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[186]~206_combout )))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23  = CARRY((!\MainALU|Div0|auto_generated|divider|divider|StageOut[186]~144_combout  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[186]~206_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[186]~144_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[186]~206_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 .lut_mask = 16'hE101;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23  & ((((\MainALU|Div0|auto_generated|divider|divider|StageOut[187]~205_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[187]~143_combout ))))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[187]~205_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[187]~143_combout ) # (GND))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[187]~205_combout ) # ((\MainALU|Div0|auto_generated|divider|divider|StageOut[187]~143_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[187]~205_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[187]~143_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24 .lut_mask = 16'h1EEF;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  = !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26 .lut_mask = 16'h0F0F;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[204]~155 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[204]~155_combout  = (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout )

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datac(gnd),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[204]~155_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[204]~155 .lut_mask = 16'h3300;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[204]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[204]~210 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[204]~210_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[187]~205_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[187]~205_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[204]~210_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[204]~210 .lut_mask = 16'hAE00;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[204]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[203]~211 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[203]~211_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[186]~206_combout ) # 
// ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[186]~206_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[203]~211_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[203]~211 .lut_mask = 16'hF400;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[203]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[203]~156 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[203]~156_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[203]~156_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[203]~156 .lut_mask = 16'h00F0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[203]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[202]~157 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[202]~157_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout )

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout ),
	.datac(gnd),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[202]~157_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[202]~157 .lut_mask = 16'h00CC;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[202]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[202]~212 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[202]~212_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[185]~207_combout ) # 
// ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[185]~207_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[202]~212_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[202]~212 .lut_mask = 16'hD0C0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[202]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[201]~158 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[201]~158_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[201]~158_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[201]~158 .lut_mask = 16'h00F0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[201]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[201]~213 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[201]~213_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[184]~208_combout ) # 
// ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[184]~208_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[201]~213_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[201]~213 .lut_mask = 16'hF400;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[201]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[200]~214 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[200]~214_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[183]~209_combout ) # 
// ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & \MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[183]~209_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[200]~214_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[200]~214 .lut_mask = 16'hBA00;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[200]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[200]~159 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[200]~159_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[200]~159_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[200]~159 .lut_mask = 16'h00F0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[200]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[199]~215 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[199]~215_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[165]~137_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout )))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[165]~137_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[199]~215_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[199]~215 .lut_mask = 16'hD800;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[199]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[199]~160 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[199]~160_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[199]~160_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[199]~160 .lut_mask = 16'h00F0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[199]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[198]~161 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[198]~161_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[181]~149_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[181]~149_combout ),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[198]~161_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[198]~161 .lut_mask = 16'hAFA0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[198]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[197]~162 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[197]~162_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[180]~150_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout )))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[180]~150_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[197]~162_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[197]~162 .lut_mask = 16'hCCF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[197]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[196]~163 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[196]~163_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[179]~151_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[179]~151_combout ),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[196]~163_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[196]~163 .lut_mask = 16'hAAF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[196]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[195]~164 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[195]~164_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[178]~152_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[178]~152_combout ),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[195]~164_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[195]~164 .lut_mask = 16'hAAF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[195]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[194]~165 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[194]~165_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[177]~153_combout ))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[177]~153_combout ),
	.datac(gnd),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[194]~165_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[194]~165 .lut_mask = 16'hCCAA;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[194]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[193]~166 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[193]~166_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[176]~154_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[176]~154_combout ),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[193]~166_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[193]~166 .lut_mask = 16'hAAF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[193]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[192]~167 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[192]~167_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\MainController|arin [3]))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ),
	.datac(\MainController|arin [3]),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[192]~167_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[192]~167 .lut_mask = 16'hF0CC;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[192]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout  = (\MainController|brin [0] & (\MainController|arin [2] $ (VCC))) # (!\MainController|brin [0] & ((\MainController|arin [2]) # (GND)))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1  = CARRY((\MainController|arin [2]) # (!\MainController|brin [0]))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|arin [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout  = (\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[192]~167_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[192]~167_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ) # (GND))))) # 
// (!\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[192]~167_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[192]~167_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3  = CARRY((\MainController|brin [1] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[192]~167_combout ))) # (!\MainController|brin [1] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[192]~167_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 )))

	.dataa(\MainController|brin [1]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[192]~167_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout  = ((\MainController|brin [2] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[193]~166_combout  $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5  = CARRY((\MainController|brin [2] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[193]~166_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 )) # (!\MainController|brin [2] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[193]~166_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ))))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[193]~166_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[194]~165_combout  & ((\MainController|brin [3] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 )) # (!\MainController|brin [3] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[194]~165_combout  & ((\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ) # (GND))) # (!\MainController|brin [3] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[194]~165_combout  & (\MainController|brin [3] & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[194]~165_combout  & ((\MainController|brin [3]) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[194]~165_combout ),
	.datab(\MainController|brin [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[195]~164_combout  $ (\MainController|brin [4] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[195]~164_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ) # 
// (!\MainController|brin [4]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[195]~164_combout  & (!\MainController|brin [4] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[195]~164_combout ),
	.datab(\MainController|brin [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout  = (\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[196]~163_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[196]~163_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ) # (GND))))) # 
// (!\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[196]~163_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[196]~163_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11  = CARRY((\MainController|brin [5] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[196]~163_combout ))) # (!\MainController|brin [5] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[196]~163_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 )))

	.dataa(\MainController|brin [5]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[196]~163_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[197]~162_combout  $ (\MainController|brin [6] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[197]~162_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ) # 
// (!\MainController|brin [6]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[197]~162_combout  & (!\MainController|brin [6] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[197]~162_combout ),
	.datab(\MainController|brin [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout  = (\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[198]~161_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[198]~161_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ) # (GND))))) # 
// (!\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[198]~161_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[198]~161_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15  = CARRY((\MainController|brin [7] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[198]~161_combout ))) # (!\MainController|brin [7] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[198]~161_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 )))

	.dataa(\MainController|brin [7]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[198]~161_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15  & ((((\MainALU|Div0|auto_generated|divider|divider|StageOut[199]~215_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[199]~160_combout ))))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[199]~215_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[199]~160_combout ) # (GND))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[199]~215_combout ) # ((\MainALU|Div0|auto_generated|divider|divider|StageOut[199]~160_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[199]~215_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[199]~160_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 .lut_mask = 16'h1EEF;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[200]~214_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[200]~159_combout )))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[200]~214_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[200]~159_combout )))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19  = CARRY((!\MainALU|Div0|auto_generated|divider|divider|StageOut[200]~214_combout  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[200]~159_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[200]~214_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[200]~159_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 .lut_mask = 16'hE101;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19  & ((((\MainALU|Div0|auto_generated|divider|divider|StageOut[201]~158_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[201]~213_combout ))))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[201]~158_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[201]~213_combout ) # (GND))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[201]~158_combout ) # ((\MainALU|Div0|auto_generated|divider|divider|StageOut[201]~213_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[201]~158_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[201]~213_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20 .lut_mask = 16'h1EEF;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[202]~157_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[202]~212_combout )))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[202]~157_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[202]~212_combout )))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23  = CARRY((!\MainALU|Div0|auto_generated|divider|divider|StageOut[202]~157_combout  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[202]~212_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[202]~157_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[202]~212_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 .lut_mask = 16'hE101;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23  & ((((\MainALU|Div0|auto_generated|divider|divider|StageOut[203]~211_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[203]~156_combout ))))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[203]~211_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[203]~156_combout ) # (GND))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[203]~211_combout ) # ((\MainALU|Div0|auto_generated|divider|divider|StageOut[203]~156_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[203]~211_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[203]~156_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24 .lut_mask = 16'h1EEF;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[204]~155_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[204]~210_combout )))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[204]~155_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[204]~210_combout )))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27  = CARRY((!\MainALU|Div0|auto_generated|divider|divider|StageOut[204]~155_combout  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[204]~210_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[204]~155_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[204]~210_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26 .lut_mask = 16'hE101;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  = \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28 .lut_mask = 16'hF0F0;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[221]~168 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[221]~168_combout  = (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout )

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[221]~168_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[221]~168 .lut_mask = 16'h5500;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[221]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[221]~216 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[221]~216_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[204]~210_combout ) # 
// ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[204]~210_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[221]~216_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[221]~216 .lut_mask = 16'hF400;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[221]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[220]~217 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[220]~217_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[203]~211_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[203]~211_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[220]~217_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[220]~217 .lut_mask = 16'hF200;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[220]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[220]~169 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[220]~169_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[220]~169_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[220]~169 .lut_mask = 16'h00F0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[220]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[219]~170 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[219]~170_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[219]~170_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[219]~170 .lut_mask = 16'h00F0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[219]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[219]~218 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[219]~218_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[202]~212_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[202]~212_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[219]~218_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[219]~218 .lut_mask = 16'hCE00;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[219]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[218]~219 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[218]~219_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[201]~213_combout ) # 
// ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[201]~213_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[218]~219_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[218]~219 .lut_mask = 16'hBA00;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[218]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[218]~171 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[218]~171_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[218]~171_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[218]~171 .lut_mask = 16'h00F0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[218]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[217]~172 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[217]~172_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[217]~172_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[217]~172 .lut_mask = 16'h00F0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[217]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[217]~220 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[217]~220_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[200]~214_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[200]~214_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[217]~220_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[217]~220 .lut_mask = 16'hF200;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[217]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[216]~173 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[216]~173_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[216]~173_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[216]~173 .lut_mask = 16'h00F0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[216]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[216]~221 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[216]~221_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[199]~215_combout ) # 
// ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & \MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[199]~215_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[216]~221_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[216]~221 .lut_mask = 16'hBA00;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[216]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[215]~174 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[215]~174_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout )

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ),
	.datac(gnd),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[215]~174_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[215]~174 .lut_mask = 16'h00CC;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[215]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[215]~222 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[215]~222_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[181]~149_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout )))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[181]~149_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[215]~222_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[215]~222 .lut_mask = 16'hAC00;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[215]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[214]~175 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[214]~175_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[197]~162_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[197]~162_combout ),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[214]~175_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[214]~175 .lut_mask = 16'hAFA0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[214]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[213]~176 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[213]~176_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[196]~163_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout )))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[196]~163_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[213]~176_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[213]~176 .lut_mask = 16'hCFC0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[213]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[212]~177 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[212]~177_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[195]~164_combout ))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[195]~164_combout ),
	.datac(gnd),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[212]~177_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[212]~177 .lut_mask = 16'hCCAA;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[212]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[211]~178 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[211]~178_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[194]~165_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout )))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[194]~165_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[211]~178_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[211]~178 .lut_mask = 16'hCFC0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[211]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[210]~179 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[210]~179_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[193]~166_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout )))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[193]~166_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[210]~179_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[210]~179 .lut_mask = 16'hCCF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[210]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[209]~180 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[209]~180_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[192]~167_combout ))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[192]~167_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[209]~180_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[209]~180 .lut_mask = 16'hF0CC;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[209]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[208]~181 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[208]~181_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\MainController|arin [2]))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ),
	.datac(\MainController|arin [2]),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[208]~181_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[208]~181 .lut_mask = 16'hF0CC;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[208]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout  = (\MainController|arin [1] & ((GND) # (!\MainController|brin [0]))) # (!\MainController|arin [1] & (\MainController|brin [0] $ (GND)))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1  = CARRY((\MainController|arin [1]) # (!\MainController|brin [0]))

	.dataa(\MainController|arin [1]),
	.datab(\MainController|brin [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout  = (\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[208]~181_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[208]~181_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ) # (GND))))) # 
// (!\MainController|brin [1] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[208]~181_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[208]~181_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3  = CARRY((\MainController|brin [1] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[208]~181_combout ))) # (!\MainController|brin [1] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[208]~181_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 )))

	.dataa(\MainController|brin [1]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[208]~181_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[209]~180_combout  $ (\MainController|brin [2] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[209]~180_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ) # 
// (!\MainController|brin [2]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[209]~180_combout  & (!\MainController|brin [2] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[209]~180_combout ),
	.datab(\MainController|brin [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout  = (\MainALU|Div0|auto_generated|divider|divider|StageOut[210]~179_combout  & ((\MainController|brin [3] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 )) # (!\MainController|brin [3] & (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5  & VCC)))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[210]~179_combout  & ((\MainController|brin [3] & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ) # (GND))) # (!\MainController|brin [3] & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[210]~179_combout  & (\MainController|brin [3] & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[210]~179_combout  & ((\MainController|brin [3]) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[210]~179_combout ),
	.datab(\MainController|brin [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 .lut_mask = 16'h694D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout  = ((\MainController|brin [4] $ (\MainALU|Div0|auto_generated|divider|divider|StageOut[211]~178_combout  $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9  = CARRY((\MainController|brin [4] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[211]~178_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 )) # (!\MainController|brin [4] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[211]~178_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ))))

	.dataa(\MainController|brin [4]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[211]~178_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 .lut_mask = 16'h964D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout  = (\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[212]~177_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[212]~177_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ) # (GND))))) # 
// (!\MainController|brin [5] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[212]~177_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[212]~177_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11  = CARRY((\MainController|brin [5] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[212]~177_combout ))) # (!\MainController|brin [5] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[212]~177_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 )))

	.dataa(\MainController|brin [5]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[212]~177_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout  = ((\MainALU|Div0|auto_generated|divider|divider|StageOut[213]~176_combout  $ (\MainController|brin [6] $ 
// (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 )))) # (GND)
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[213]~176_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ) # 
// (!\MainController|brin [6]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[213]~176_combout  & (!\MainController|brin [6] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[213]~176_combout ),
	.datab(\MainController|brin [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 .lut_mask = 16'h962B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout  = (\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[214]~175_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[214]~175_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ) # (GND))))) # 
// (!\MainController|brin [7] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[214]~175_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13  & VCC)) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[214]~175_combout  & (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15  = CARRY((\MainController|brin [7] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[214]~175_combout ))) # (!\MainController|brin [7] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[214]~175_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 )))

	.dataa(\MainController|brin [7]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[214]~175_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 .lut_mask = 16'h692B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15  & ((((\MainALU|Div0|auto_generated|divider|divider|StageOut[215]~174_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[215]~222_combout ))))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[215]~174_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[215]~222_combout ) # (GND))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[215]~174_combout ) # ((\MainALU|Div0|auto_generated|divider|divider|StageOut[215]~222_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[215]~174_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[215]~222_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 .lut_mask = 16'h1EEF;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[216]~173_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[216]~221_combout )))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[216]~173_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[216]~221_combout )))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19  = CARRY((!\MainALU|Div0|auto_generated|divider|divider|StageOut[216]~173_combout  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[216]~221_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[216]~173_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[216]~221_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 .lut_mask = 16'hE101;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19  & ((((\MainALU|Div0|auto_generated|divider|divider|StageOut[217]~172_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[217]~220_combout ))))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[217]~172_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[217]~220_combout ) # (GND))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[217]~172_combout ) # ((\MainALU|Div0|auto_generated|divider|divider|StageOut[217]~220_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[217]~172_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[217]~220_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20 .lut_mask = 16'h1EEF;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[218]~219_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[218]~171_combout )))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[218]~219_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[218]~171_combout )))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23  = CARRY((!\MainALU|Div0|auto_generated|divider|divider|StageOut[218]~219_combout  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[218]~171_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[218]~219_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[218]~171_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 .lut_mask = 16'hE101;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23  & ((((\MainALU|Div0|auto_generated|divider|divider|StageOut[219]~170_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[219]~218_combout ))))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[219]~170_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[219]~218_combout ) # (GND))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[219]~170_combout ) # ((\MainALU|Div0|auto_generated|divider|divider|StageOut[219]~218_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[219]~170_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[219]~218_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24 .lut_mask = 16'h1EEF;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25  & (((\MainALU|Div0|auto_generated|divider|divider|StageOut[220]~217_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[220]~169_combout )))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[220]~217_combout  & 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[220]~169_combout )))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27  = CARRY((!\MainALU|Div0|auto_generated|divider|divider|StageOut[220]~217_combout  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[220]~169_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[220]~217_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[220]~169_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26 .lut_mask = 16'hE101;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27  & ((((\MainALU|Div0|auto_generated|divider|divider|StageOut[221]~168_combout ) # 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[221]~216_combout ))))) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[221]~168_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|StageOut[221]~216_combout ) # (GND))))
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[221]~168_combout ) # ((\MainALU|Div0|auto_generated|divider|divider|StageOut[221]~216_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[221]~168_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[221]~216_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout ),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29 ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28 .lut_mask = 16'h1EEF;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  = !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29 ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30 .lut_mask = 16'h0F0F;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N2
cycloneiv_lcell_comb \MainALU|Mux30~7 (
// Equation(s):
// \MainALU|Mux30~7_combout  = (\MainALU|Mux30~6_combout  & ((\MainController|functionSelect [1]) # ((\MainController|functionSelect [0]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ))))

	.dataa(\MainALU|Mux30~6_combout ),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux30~7 .lut_mask = 16'hAA8A;
defparam \MainALU|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N10
cycloneiv_lcell_comb \MainALU|ShiftLeft0~34 (
// Equation(s):
// \MainALU|ShiftLeft0~34_combout  = (!\MainALU|Mux31~3_combout  & ((\MainController|brin [0] & (\MainController|arin [0])) # (!\MainController|brin [0] & ((\MainController|arin [1])))))

	.dataa(\MainALU|Mux31~3_combout ),
	.datab(\MainController|arin [0]),
	.datac(\MainController|arin [1]),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~34 .lut_mask = 16'h4450;
defparam \MainALU|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N4
cycloneiv_lcell_comb \MainALU|Mux30~2 (
// Equation(s):
// \MainALU|Mux30~2_combout  = (\MainALU|Mux31~11_combout  & ((\MainALU|Mux31~10_combout  & ((\MainALU|ShiftLeft0~34_combout ))) # (!\MainALU|Mux31~10_combout  & (\MainALU|Mux30~7_combout )))) # (!\MainALU|Mux31~11_combout  & (((!\MainALU|Mux31~10_combout 
// ))))

	.dataa(\MainALU|Mux31~11_combout ),
	.datab(\MainALU|Mux30~7_combout ),
	.datac(\MainALU|Mux31~10_combout ),
	.datad(\MainALU|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux30~2 .lut_mask = 16'hAD0D;
defparam \MainALU|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N22
cycloneiv_lcell_comb \MainALU|Mux30~3 (
// Equation(s):
// \MainALU|Mux30~3_combout  = (\MainALU|Mux30~2_combout  & ((\MainALU|Mux30~1_combout ) # ((!\MainALU|Mux31~6_combout )))) # (!\MainALU|Mux30~2_combout  & (((\MainALU|ShiftRight0~16_combout  & \MainALU|Mux31~6_combout ))))

	.dataa(\MainALU|Mux30~1_combout ),
	.datab(\MainALU|ShiftRight0~16_combout ),
	.datac(\MainALU|Mux30~2_combout ),
	.datad(\MainALU|Mux31~6_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux30~3 .lut_mask = 16'hACF0;
defparam \MainALU|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N6
cycloneiv_lcell_comb \MainALU|Add0~5 (
// Equation(s):
// \MainALU|Add0~5_combout  = \MainController|brin [1] $ (\MainController|functionSelect [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|brin [1]),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Add0~5 .lut_mask = 16'h0FF0;
defparam \MainALU|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N20
cycloneiv_lcell_comb \MainALU|Add0~6 (
// Equation(s):
// \MainALU|Add0~6_combout  = ((\MainController|arin [1] $ (\MainALU|Add0~5_combout  $ (!\MainALU|Add0~4 )))) # (GND)
// \MainALU|Add0~7  = CARRY((\MainController|arin [1] & ((\MainALU|Add0~5_combout ) # (!\MainALU|Add0~4 ))) # (!\MainController|arin [1] & (\MainALU|Add0~5_combout  & !\MainALU|Add0~4 )))

	.dataa(\MainController|arin [1]),
	.datab(\MainALU|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~4 ),
	.combout(\MainALU|Add0~6_combout ),
	.cout(\MainALU|Add0~7 ));
// synopsys translate_off
defparam \MainALU|Add0~6 .lut_mask = 16'h698E;
defparam \MainALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N12
cycloneiv_lcell_comb \MainALU|Mux30~4 (
// Equation(s):
// \MainALU|Mux30~4_combout  = (\MainController|functionSelect [1] & ((\MainController|functionSelect [0] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~2_combout )) # (!\MainController|functionSelect [0] & ((\MainALU|Add0~6_combout 
// ))))) # (!\MainController|functionSelect [1] & (((\MainController|functionSelect [0] & \MainALU|Add0~6_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~2_combout ),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainController|functionSelect [0]),
	.datad(\MainALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux30~4 .lut_mask = 16'hBC80;
defparam \MainALU|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N28
cycloneiv_lcell_comb \MainALU|Mux30~5 (
// Equation(s):
// \MainALU|Mux30~5_combout  = (\MainALU|Mux30~3_combout  & ((\MainALU|Mux31~17_combout ) # ((!\MainALU|Mux31~14_combout  & \MainALU|Mux30~4_combout )))) # (!\MainALU|Mux30~3_combout  & (((!\MainALU|Mux31~14_combout  & \MainALU|Mux30~4_combout ))))

	.dataa(\MainALU|Mux30~3_combout ),
	.datab(\MainALU|Mux31~17_combout ),
	.datac(\MainALU|Mux31~14_combout ),
	.datad(\MainALU|Mux30~4_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux30~5 .lut_mask = 16'h8F88;
defparam \MainALU|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N20
cycloneiv_lcell_comb \MainALU|dataAcc[1] (
// Equation(s):
// \MainALU|dataAcc [1] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Mux30~5_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [1]))

	.dataa(gnd),
	.datab(\MainALU|WideOr0~0clkctrl_outclk ),
	.datac(\MainALU|dataAcc [1]),
	.datad(\MainALU|Mux30~5_combout ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [1]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[1] .lut_mask = 16'hFC30;
defparam \MainALU|dataAcc[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N0
cycloneiv_lcell_comb \MainController|Selector18~0 (
// Equation(s):
// \MainController|Selector18~0_combout  = (\MainController|CurrentState.State8~q  & (\MainController|romReg [1])) # (!\MainController|CurrentState.State8~q  & ((\MainALU|dataAcc [1])))

	.dataa(\MainController|romReg [1]),
	.datab(\MainController|CurrentState.State8~q ),
	.datac(gnd),
	.datad(\MainALU|dataAcc [1]),
	.cin(gnd),
	.combout(\MainController|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector18~0 .lut_mask = 16'hBB88;
defparam \MainController|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N1
dffeas \MainController|arin[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector18~0_combout ),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a1 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MainController|CurrentState.10101~q ),
	.ena(\MainController|arin[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[1] .is_wysiwyg = "true";
defparam \MainController|arin[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N12
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[1] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [1] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout  $ 
// (((\MainController|arin [1]))))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout  & (!\MainController|arin [0])))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout ),
	.datab(\MainController|arin [0]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout ),
	.datad(\MainController|arin [1]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [1]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[1] .lut_mask = 16'h52A2;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N30
cycloneiv_lcell_comb \MainALU|Mux26~7 (
// Equation(s):
// \MainALU|Mux26~7_combout  = (\MainALU|ShiftLeft0~17_combout  & (!\MainController|brin [3] & \MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ))

	.dataa(gnd),
	.datab(\MainALU|ShiftLeft0~17_combout ),
	.datac(\MainController|brin [3]),
	.datad(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux26~7 .lut_mask = 16'h0C00;
defparam \MainALU|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N14
cycloneiv_lcell_comb \MainALU|Mux26~4 (
// Equation(s):
// \MainALU|Mux26~4_combout  = (\MainALU|Mux27~6_combout  & (((\MainALU|ShiftRight0~29_combout  & \MainALU|Mux27~5_combout )))) # (!\MainALU|Mux27~6_combout  & ((\MainALU|Mux26~7_combout ) # ((!\MainALU|Mux27~5_combout ))))

	.dataa(\MainALU|Mux26~7_combout ),
	.datab(\MainALU|Mux27~6_combout ),
	.datac(\MainALU|ShiftRight0~29_combout ),
	.datad(\MainALU|Mux27~5_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux26~4 .lut_mask = 16'hE233;
defparam \MainALU|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N18
cycloneiv_lcell_comb \MainALU|Mux26~5 (
// Equation(s):
// \MainALU|Mux26~5_combout  = (\MainALU|Mux26~4_combout  & (((\MainALU|ShiftRight0~20_combout ) # (\MainALU|Mux27~4_combout )))) # (!\MainALU|Mux26~4_combout  & (\MainALU|ShiftRight0~13_combout  & ((!\MainALU|Mux27~4_combout ))))

	.dataa(\MainALU|ShiftRight0~13_combout ),
	.datab(\MainALU|ShiftRight0~20_combout ),
	.datac(\MainALU|Mux26~4_combout ),
	.datad(\MainALU|Mux27~4_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux26~5 .lut_mask = 16'hF0CA;
defparam \MainALU|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N4
cycloneiv_lcell_comb \MainALU|Mux26~8 (
// Equation(s):
// \MainALU|Mux26~8_combout  = (!\MainController|functionSelect [2] & (\MainALU|Mux26~5_combout  & !\MainController|functionSelect [1]))

	.dataa(\MainController|functionSelect [2]),
	.datab(\MainALU|Mux26~5_combout ),
	.datac(gnd),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux26~8 .lut_mask = 16'h0044;
defparam \MainALU|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N30
cycloneiv_lcell_comb \MainALU|Mux26~9 (
// Equation(s):
// \MainALU|Mux26~9_combout  = (\MainController|brin [5] & ((\MainController|functionSelect [1] $ (\MainController|arin [5])) # (!\MainController|functionSelect [0]))) # (!\MainController|brin [5] & (\MainController|functionSelect [0] $ 
// (((\MainController|arin [5]) # (!\MainController|functionSelect [1])))))

	.dataa(\MainController|functionSelect [1]),
	.datab(\MainController|functionSelect [0]),
	.datac(\MainController|arin [5]),
	.datad(\MainController|brin [5]),
	.cin(gnd),
	.combout(\MainALU|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux26~9 .lut_mask = 16'h7B39;
defparam \MainALU|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N24
cycloneiv_lcell_comb \MainALU|Mux26~10 (
// Equation(s):
// \MainALU|Mux26~10_combout  = (\MainALU|Mux26~9_combout  & (((\MainController|functionSelect [1]) # (\MainController|functionSelect [0])) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainController|functionSelect [0]),
	.datad(\MainALU|Mux26~9_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux26~10 .lut_mask = 16'hFD00;
defparam \MainALU|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N28
cycloneiv_lcell_comb \MainALU|Mux26~6 (
// Equation(s):
// \MainALU|Mux26~6_combout  = (\MainALU|Mux31~14_combout  & ((\MainALU|Mux29~6_combout  & (\MainALU|Mux26~8_combout )) # (!\MainALU|Mux29~6_combout  & ((\MainALU|Mux26~10_combout ))))) # (!\MainALU|Mux31~14_combout  & (\MainALU|Mux29~6_combout ))

	.dataa(\MainALU|Mux31~14_combout ),
	.datab(\MainALU|Mux29~6_combout ),
	.datac(\MainALU|Mux26~8_combout ),
	.datad(\MainALU|Mux26~10_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux26~6 .lut_mask = 16'hE6C4;
defparam \MainALU|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N8
cycloneiv_lcell_comb \MainALU|Mux26 (
// Equation(s):
// \MainALU|Mux26~combout  = (\MainALU|Mux26~6_combout  & (((\MainALU|Add0~18_combout ) # (!\MainALU|Mux29~4_combout )))) # (!\MainALU|Mux26~6_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~10_combout  & 
// ((\MainALU|Mux29~4_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~10_combout ),
	.datab(\MainALU|Add0~18_combout ),
	.datac(\MainALU|Mux26~6_combout ),
	.datad(\MainALU|Mux29~4_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux26~combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux26 .lut_mask = 16'hCAF0;
defparam \MainALU|Mux26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N16
cycloneiv_lcell_comb \MainALU|dataAcc[5] (
// Equation(s):
// \MainALU|dataAcc [5] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Mux26~combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [5]))

	.dataa(gnd),
	.datab(\MainALU|dataAcc [5]),
	.datac(\MainALU|WideOr0~0clkctrl_outclk ),
	.datad(\MainALU|Mux26~combout ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [5]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[5] .lut_mask = 16'hFC0C;
defparam \MainALU|dataAcc[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N0
cycloneiv_lcell_comb \MainController|Selector14~0 (
// Equation(s):
// \MainController|Selector14~0_combout  = (\MainController|CurrentState.State8~q  & (\MainController|romReg [5])) # (!\MainController|CurrentState.State8~q  & ((\MainALU|dataAcc [5])))

	.dataa(\MainController|romReg [5]),
	.datab(\MainController|CurrentState.State8~q ),
	.datac(gnd),
	.datad(\MainALU|dataAcc [5]),
	.cin(gnd),
	.combout(\MainController|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector14~0 .lut_mask = 16'hBB88;
defparam \MainController|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N1
dffeas \MainController|arin[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector14~0_combout ),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a5 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MainController|CurrentState.10101~q ),
	.ena(\MainController|arin[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[5] .is_wysiwyg = "true";
defparam \MainController|arin[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N14
cycloneiv_lcell_comb \MainALU|ShiftLeft0~18 (
// Equation(s):
// \MainALU|ShiftLeft0~18_combout  = (\MainController|brin [0] & (\MainController|arin [5])) # (!\MainController|brin [0] & ((\MainController|arin [6])))

	.dataa(\MainController|arin [5]),
	.datab(gnd),
	.datac(\MainController|arin [6]),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~18 .lut_mask = 16'hAAF0;
defparam \MainALU|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N12
cycloneiv_lcell_comb \MainALU|ShiftLeft0~19 (
// Equation(s):
// \MainALU|ShiftLeft0~19_combout  = (\MainController|brin [1] & ((\MainALU|ShiftLeft0~12_combout ))) # (!\MainController|brin [1] & (\MainALU|ShiftLeft0~18_combout ))

	.dataa(gnd),
	.datab(\MainController|brin [1]),
	.datac(\MainALU|ShiftLeft0~18_combout ),
	.datad(\MainALU|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~19 .lut_mask = 16'hFC30;
defparam \MainALU|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N2
cycloneiv_lcell_comb \MainALU|Mux21~4 (
// Equation(s):
// \MainALU|Mux21~4_combout  = (\MainALU|ShiftLeft0~7_combout  & (!\MainController|brin [2] & \MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ))

	.dataa(\MainALU|ShiftLeft0~7_combout ),
	.datab(gnd),
	.datac(\MainController|brin [2]),
	.datad(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux21~4 .lut_mask = 16'h0A00;
defparam \MainALU|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N28
cycloneiv_lcell_comb \MainALU|Mux21~5 (
// Equation(s):
// \MainALU|Mux21~5_combout  = (\MainALU|Mux20~4_combout  & (\MainALU|ShiftRight0~23_combout  & (\MainALU|Mux20~3_combout ))) # (!\MainALU|Mux20~4_combout  & (((\MainALU|Mux21~4_combout ) # (!\MainALU|Mux20~3_combout ))))

	.dataa(\MainALU|ShiftRight0~23_combout ),
	.datab(\MainALU|Mux20~4_combout ),
	.datac(\MainALU|Mux20~3_combout ),
	.datad(\MainALU|Mux21~4_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux21~5 .lut_mask = 16'hB383;
defparam \MainALU|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N14
cycloneiv_lcell_comb \MainALU|Mux21~6 (
// Equation(s):
// \MainALU|Mux21~6_combout  = (\MainALU|Mux21~5_combout  & (((\MainALU|ShiftLeft0~27_combout ) # (!\MainALU|Mux20~2_combout )))) # (!\MainALU|Mux21~5_combout  & (\MainALU|ShiftLeft0~19_combout  & ((\MainALU|Mux20~2_combout ))))

	.dataa(\MainALU|ShiftLeft0~19_combout ),
	.datab(\MainALU|Mux21~5_combout ),
	.datac(\MainALU|ShiftLeft0~27_combout ),
	.datad(\MainALU|Mux20~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux21~6 .lut_mask = 16'hE2CC;
defparam \MainALU|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N4
cycloneiv_lcell_comb \MainALU|Add0~28 (
// Equation(s):
// \MainALU|Add0~28_combout  = ((\MainController|functionSelect [0] $ (\MainController|arin [9] $ (\MainALU|Add0~27 )))) # (GND)
// \MainALU|Add0~29  = CARRY((\MainController|functionSelect [0] & (\MainController|arin [9] & !\MainALU|Add0~27 )) # (!\MainController|functionSelect [0] & ((\MainController|arin [9]) # (!\MainALU|Add0~27 ))))

	.dataa(\MainController|functionSelect [0]),
	.datab(\MainController|arin [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~27 ),
	.combout(\MainALU|Add0~28_combout ),
	.cout(\MainALU|Add0~29 ));
// synopsys translate_off
defparam \MainALU|Add0~28 .lut_mask = 16'h964D;
defparam \MainALU|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N6
cycloneiv_lcell_comb \MainALU|Add0~30 (
// Equation(s):
// \MainALU|Add0~30_combout  = (\MainController|functionSelect [0] & ((\MainController|arin [10] & (!\MainALU|Add0~29 )) # (!\MainController|arin [10] & ((\MainALU|Add0~29 ) # (GND))))) # (!\MainController|functionSelect [0] & ((\MainController|arin [10] & 
// (\MainALU|Add0~29  & VCC)) # (!\MainController|arin [10] & (!\MainALU|Add0~29 ))))
// \MainALU|Add0~31  = CARRY((\MainController|functionSelect [0] & ((!\MainALU|Add0~29 ) # (!\MainController|arin [10]))) # (!\MainController|functionSelect [0] & (!\MainController|arin [10] & !\MainALU|Add0~29 )))

	.dataa(\MainController|functionSelect [0]),
	.datab(\MainController|arin [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~29 ),
	.combout(\MainALU|Add0~30_combout ),
	.cout(\MainALU|Add0~31 ));
// synopsys translate_off
defparam \MainALU|Add0~30 .lut_mask = 16'h692B;
defparam \MainALU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N8
cycloneiv_lcell_comb \MainALU|Mux21~0 (
// Equation(s):
// \MainALU|Mux21~0_combout  = (\MainALU|Mux20~0_combout  & (((\MainALU|Div0|auto_generated|divider|divider|selnose[85]~5_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout )) # (!\MainALU|Mux20~1_combout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[85]~5_combout ),
	.datab(\MainALU|Mux20~1_combout ),
	.datac(\MainALU|Mux20~0_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux21~0 .lut_mask = 16'h30B0;
defparam \MainALU|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N22
cycloneiv_lcell_comb \MainALU|Mux21~1 (
// Equation(s):
// \MainALU|Mux21~1_combout  = (\MainALU|Mux20~1_combout  & (((\MainALU|Mux21~0_combout )))) # (!\MainALU|Mux20~1_combout  & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~20_combout  & \MainController|functionSelect [1])) # 
// (!\MainALU|Mux21~0_combout )))

	.dataa(\MainALU|Mux20~1_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~20_combout ),
	.datac(\MainALU|Mux21~0_combout ),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux21~1 .lut_mask = 16'hE5A5;
defparam \MainALU|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N28
cycloneiv_lcell_comb \MainALU|Mux21~2 (
// Equation(s):
// \MainALU|Mux21~2_combout  = \MainALU|Mux21~1_combout  $ (((\MainController|functionSelect [1] & (!\MainController|arin [10] & \MainController|functionSelect [2]))))

	.dataa(\MainController|functionSelect [1]),
	.datab(\MainController|arin [10]),
	.datac(\MainALU|Mux21~1_combout ),
	.datad(\MainController|functionSelect [2]),
	.cin(gnd),
	.combout(\MainALU|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux21~2 .lut_mask = 16'hD2F0;
defparam \MainALU|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N24
cycloneiv_lcell_comb \MainALU|Mux21~3 (
// Equation(s):
// \MainALU|Mux21~3_combout  = (!\MainController|functionSelect [3] & ((\MainALU|Mux29~10_combout  & (\MainALU|Add0~30_combout )) # (!\MainALU|Mux29~10_combout  & ((\MainALU|Mux21~2_combout )))))

	.dataa(\MainALU|Mux29~10_combout ),
	.datab(\MainALU|Add0~30_combout ),
	.datac(\MainController|functionSelect [3]),
	.datad(\MainALU|Mux21~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux21~3 .lut_mask = 16'h0D08;
defparam \MainALU|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N26
cycloneiv_lcell_comb \MainALU|Mux21~7 (
// Equation(s):
// \MainALU|Mux21~7_combout  = (\MainALU|Mux21~3_combout ) # ((\MainALU|Mux21~6_combout  & (\MainALU|Mux31~9_combout  & \MainController|functionSelect [3])))

	.dataa(\MainALU|Mux21~6_combout ),
	.datab(\MainALU|Mux21~3_combout ),
	.datac(\MainALU|Mux31~9_combout ),
	.datad(\MainController|functionSelect [3]),
	.cin(gnd),
	.combout(\MainALU|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux21~7 .lut_mask = 16'hECCC;
defparam \MainALU|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N10
cycloneiv_lcell_comb \MainALU|dataAcc[10] (
// Equation(s):
// \MainALU|dataAcc [10] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Mux21~7_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [10]))

	.dataa(\MainALU|dataAcc [10]),
	.datab(gnd),
	.datac(\MainALU|Mux21~7_combout ),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [10]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[10] .lut_mask = 16'hF0AA;
defparam \MainALU|dataAcc[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N20
cycloneiv_lcell_comb \MainController|Selector9~0 (
// Equation(s):
// \MainController|Selector9~0_combout  = (!\MainController|CurrentState.State8~q  & \MainALU|dataAcc [10])

	.dataa(gnd),
	.datab(\MainController|CurrentState.State8~q ),
	.datac(gnd),
	.datad(\MainALU|dataAcc [10]),
	.cin(gnd),
	.combout(\MainController|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector9~0 .lut_mask = 16'h3300;
defparam \MainController|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N21
dffeas \MainController|arin[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector9~0_combout ),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a10 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MainController|CurrentState.10101~q ),
	.ena(\MainController|arin[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[10] .is_wysiwyg = "true";
defparam \MainController|arin[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N30
cycloneiv_lcell_comb \MainALU|Mux20~5 (
// Equation(s):
// \MainALU|Mux20~5_combout  = (\MainALU|Mux20~0_combout  & (((\MainALU|Div0|auto_generated|divider|divider|selnose[68]~4_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout )) # (!\MainALU|Mux20~1_combout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[68]~4_combout ),
	.datab(\MainALU|Mux20~1_combout ),
	.datac(\MainALU|Mux20~0_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux20~5 .lut_mask = 16'h30B0;
defparam \MainALU|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N4
cycloneiv_lcell_comb \MainALU|Mux20~6 (
// Equation(s):
// \MainALU|Mux20~6_combout  = (\MainALU|Mux20~1_combout  & (((\MainALU|Mux20~5_combout )))) # (!\MainALU|Mux20~1_combout  & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~22_combout  & \MainController|functionSelect [1])) # 
// (!\MainALU|Mux20~5_combout )))

	.dataa(\MainALU|Mux20~1_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~22_combout ),
	.datac(\MainALU|Mux20~5_combout ),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux20~6 .lut_mask = 16'hE5A5;
defparam \MainALU|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N2
cycloneiv_lcell_comb \MainALU|Mux20~7 (
// Equation(s):
// \MainALU|Mux20~7_combout  = \MainALU|Mux20~6_combout  $ (((\MainController|functionSelect [1] & (!\MainController|arin [11] & \MainController|functionSelect [2]))))

	.dataa(\MainController|functionSelect [1]),
	.datab(\MainController|arin [11]),
	.datac(\MainALU|Mux20~6_combout ),
	.datad(\MainController|functionSelect [2]),
	.cin(gnd),
	.combout(\MainALU|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux20~7 .lut_mask = 16'hD2F0;
defparam \MainALU|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N4
cycloneiv_lcell_comb \MainALU|Mux20~8 (
// Equation(s):
// \MainALU|Mux20~8_combout  = (!\MainController|functionSelect [3] & ((\MainALU|Mux29~10_combout  & (\MainALU|Add0~32_combout )) # (!\MainALU|Mux29~10_combout  & ((\MainALU|Mux20~7_combout )))))

	.dataa(\MainController|functionSelect [3]),
	.datab(\MainALU|Add0~32_combout ),
	.datac(\MainALU|Mux29~10_combout ),
	.datad(\MainALU|Mux20~7_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux20~8 .lut_mask = 16'h4540;
defparam \MainALU|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneiv_lcell_comb \MainALU|ShiftRight0~25 (
// Equation(s):
// \MainALU|ShiftRight0~25_combout  = (\MainController|brin [1] & ((\MainController|brin [0] & ((\MainController|arin [14]))) # (!\MainController|brin [0] & (\MainController|arin [13]))))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|arin [13]),
	.datac(\MainController|arin [14]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~25 .lut_mask = 16'hE400;
defparam \MainALU|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N12
cycloneiv_lcell_comb \MainALU|ShiftRight0~26 (
// Equation(s):
// \MainALU|ShiftRight0~26_combout  = (\MainALU|ShiftRight0~25_combout ) # ((!\MainController|brin [1] & \MainALU|ShiftRight0~11_combout ))

	.dataa(\MainController|brin [1]),
	.datab(\MainALU|ShiftRight0~25_combout ),
	.datac(gnd),
	.datad(\MainALU|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~26 .lut_mask = 16'hDDCC;
defparam \MainALU|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N12
cycloneiv_lcell_comb \MainALU|ShiftRight0~27 (
// Equation(s):
// \MainALU|ShiftRight0~27_combout  = (\MainController|brin [2] & (\MainController|arin [15] & (\MainALU|ShiftLeft0~8_combout ))) # (!\MainController|brin [2] & (((\MainALU|ShiftRight0~26_combout ))))

	.dataa(\MainController|brin [2]),
	.datab(\MainController|arin [15]),
	.datac(\MainALU|ShiftLeft0~8_combout ),
	.datad(\MainALU|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~27 .lut_mask = 16'hD580;
defparam \MainALU|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N16
cycloneiv_lcell_comb \MainALU|Mux20~9 (
// Equation(s):
// \MainALU|Mux20~9_combout  = (\MainALU|ShiftLeft0~10_combout  & (!\MainController|brin [2] & \MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ))

	.dataa(\MainALU|ShiftLeft0~10_combout ),
	.datab(gnd),
	.datac(\MainController|brin [2]),
	.datad(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux20~9 .lut_mask = 16'h0A00;
defparam \MainALU|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N22
cycloneiv_lcell_comb \MainALU|Mux20~10 (
// Equation(s):
// \MainALU|Mux20~10_combout  = (\MainALU|Mux20~4_combout  & (\MainALU|ShiftRight0~27_combout  & (\MainALU|Mux20~3_combout ))) # (!\MainALU|Mux20~4_combout  & (((\MainALU|Mux20~9_combout ) # (!\MainALU|Mux20~3_combout ))))

	.dataa(\MainALU|ShiftRight0~27_combout ),
	.datab(\MainALU|Mux20~4_combout ),
	.datac(\MainALU|Mux20~3_combout ),
	.datad(\MainALU|Mux20~9_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux20~10 .lut_mask = 16'hB383;
defparam \MainALU|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N26
cycloneiv_lcell_comb \MainALU|ShiftLeft0~21 (
// Equation(s):
// \MainALU|ShiftLeft0~21_combout  = (\MainController|brin [1] & (\MainALU|ShiftLeft0~15_combout )) # (!\MainController|brin [1] & ((\MainALU|ShiftLeft0~20_combout )))

	.dataa(gnd),
	.datab(\MainController|brin [1]),
	.datac(\MainALU|ShiftLeft0~15_combout ),
	.datad(\MainALU|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~21 .lut_mask = 16'hF3C0;
defparam \MainALU|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N18
cycloneiv_lcell_comb \MainALU|Mux20~11 (
// Equation(s):
// \MainALU|Mux20~11_combout  = (\MainALU|Mux20~10_combout  & ((\MainALU|ShiftLeft0~29_combout ) # ((!\MainALU|Mux20~2_combout )))) # (!\MainALU|Mux20~10_combout  & (((\MainALU|ShiftLeft0~21_combout  & \MainALU|Mux20~2_combout ))))

	.dataa(\MainALU|ShiftLeft0~29_combout ),
	.datab(\MainALU|Mux20~10_combout ),
	.datac(\MainALU|ShiftLeft0~21_combout ),
	.datad(\MainALU|Mux20~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux20~11_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux20~11 .lut_mask = 16'hB8CC;
defparam \MainALU|Mux20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N8
cycloneiv_lcell_comb \MainALU|Mux20~12 (
// Equation(s):
// \MainALU|Mux20~12_combout  = (\MainALU|Mux20~8_combout ) # ((\MainController|functionSelect [3] & (\MainALU|Mux31~9_combout  & \MainALU|Mux20~11_combout )))

	.dataa(\MainController|functionSelect [3]),
	.datab(\MainALU|Mux31~9_combout ),
	.datac(\MainALU|Mux20~8_combout ),
	.datad(\MainALU|Mux20~11_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux20~12_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux20~12 .lut_mask = 16'hF8F0;
defparam \MainALU|Mux20~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N0
cycloneiv_lcell_comb \MainALU|dataAcc[11] (
// Equation(s):
// \MainALU|dataAcc [11] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Mux20~12_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [11]))

	.dataa(gnd),
	.datab(\MainALU|dataAcc [11]),
	.datac(\MainALU|Mux20~12_combout ),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [11]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[11] .lut_mask = 16'hF0CC;
defparam \MainALU|dataAcc[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N6
cycloneiv_lcell_comb \MainController|Selector8~0 (
// Equation(s):
// \MainController|Selector8~0_combout  = (!\MainController|CurrentState.State8~q  & \MainALU|dataAcc [11])

	.dataa(gnd),
	.datab(\MainController|CurrentState.State8~q ),
	.datac(gnd),
	.datad(\MainALU|dataAcc [11]),
	.cin(gnd),
	.combout(\MainController|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector8~0 .lut_mask = 16'h3300;
defparam \MainController|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N7
dffeas \MainController|arin[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector8~0_combout ),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a11 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MainController|CurrentState.10101~q ),
	.ena(\MainController|arin[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[11] .is_wysiwyg = "true";
defparam \MainController|arin[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N20
cycloneiv_lcell_comb \MainALU|ShiftRight0~3 (
// Equation(s):
// \MainALU|ShiftRight0~3_combout  = (\MainController|brin [0] & (\MainController|arin [11])) # (!\MainController|brin [0] & ((\MainController|arin [10])))

	.dataa(gnd),
	.datab(\MainController|arin [11]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|arin [10]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~3 .lut_mask = 16'hCFC0;
defparam \MainALU|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N22
cycloneiv_lcell_comb \MainALU|ShiftRight0~22 (
// Equation(s):
// \MainALU|ShiftRight0~22_combout  = (\MainController|brin [1] & ((\MainALU|ShiftRight0~1_combout ))) # (!\MainController|brin [1] & (\MainALU|ShiftRight0~3_combout ))

	.dataa(gnd),
	.datab(\MainALU|ShiftRight0~3_combout ),
	.datac(\MainController|brin [1]),
	.datad(\MainALU|ShiftRight0~1_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~22 .lut_mask = 16'hFC0C;
defparam \MainALU|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N28
cycloneiv_lcell_comb \MainALU|ShiftRight0~23 (
// Equation(s):
// \MainALU|ShiftRight0~23_combout  = (\MainController|brin [2] & (!\MainController|brin [1] & (\MainALU|ShiftRight0~0_combout ))) # (!\MainController|brin [2] & (((\MainALU|ShiftRight0~22_combout ))))

	.dataa(\MainController|brin [1]),
	.datab(\MainALU|ShiftRight0~0_combout ),
	.datac(\MainController|brin [2]),
	.datad(\MainALU|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~23 .lut_mask = 16'h4F40;
defparam \MainALU|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N22
cycloneiv_lcell_comb \MainALU|ShiftRight0~7 (
// Equation(s):
// \MainALU|ShiftRight0~7_combout  = (\MainController|brin [0] & ((\MainController|arin [3]))) # (!\MainController|brin [0] & (\MainController|arin [2]))

	.dataa(gnd),
	.datab(\MainController|arin [2]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|arin [3]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~7 .lut_mask = 16'hFC0C;
defparam \MainALU|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N16
cycloneiv_lcell_comb \MainALU|ShiftRight0~9 (
// Equation(s):
// \MainALU|ShiftRight0~9_combout  = (\MainController|brin [0] & ((\MainController|arin [5]))) # (!\MainController|brin [0] & (\MainController|arin [4]))

	.dataa(\MainController|arin [4]),
	.datab(gnd),
	.datac(\MainController|brin [0]),
	.datad(\MainController|arin [5]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~9 .lut_mask = 16'hFA0A;
defparam \MainALU|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N14
cycloneiv_lcell_comb \MainALU|Mux29~2 (
// Equation(s):
// \MainALU|Mux29~2_combout  = (\MainALU|Mux29~1_combout  & (((\MainALU|ShiftRight0~9_combout ) # (\MainALU|Mux29~0_combout )))) # (!\MainALU|Mux29~1_combout  & (\MainALU|ShiftRight0~7_combout  & ((!\MainALU|Mux29~0_combout ))))

	.dataa(\MainALU|ShiftRight0~7_combout ),
	.datab(\MainALU|ShiftRight0~9_combout ),
	.datac(\MainALU|Mux29~1_combout ),
	.datad(\MainALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux29~2 .lut_mask = 16'hF0CA;
defparam \MainALU|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N28
cycloneiv_lcell_comb \MainALU|Mux29~3 (
// Equation(s):
// \MainALU|Mux29~3_combout  = (\MainALU|Mux29~0_combout  & ((\MainALU|Mux29~2_combout  & (\MainALU|ShiftRight0~23_combout )) # (!\MainALU|Mux29~2_combout  & ((\MainALU|ShiftRight0~21_combout ))))) # (!\MainALU|Mux29~0_combout  & (((\MainALU|Mux29~2_combout 
// ))))

	.dataa(\MainALU|ShiftRight0~23_combout ),
	.datab(\MainALU|Mux29~0_combout ),
	.datac(\MainALU|Mux29~2_combout ),
	.datad(\MainALU|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux29~3 .lut_mask = 16'hBCB0;
defparam \MainALU|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N10
cycloneiv_lcell_comb \MainALU|Add0~8 (
// Equation(s):
// \MainALU|Add0~8_combout  = \MainController|brin [2] $ (\MainController|functionSelect [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainController|brin [2]),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Add0~8 .lut_mask = 16'h0FF0;
defparam \MainALU|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N22
cycloneiv_lcell_comb \MainALU|Add0~9 (
// Equation(s):
// \MainALU|Add0~9_combout  = (\MainALU|Add0~8_combout  & ((\MainController|arin [2] & (\MainALU|Add0~7  & VCC)) # (!\MainController|arin [2] & (!\MainALU|Add0~7 )))) # (!\MainALU|Add0~8_combout  & ((\MainController|arin [2] & (!\MainALU|Add0~7 )) # 
// (!\MainController|arin [2] & ((\MainALU|Add0~7 ) # (GND)))))
// \MainALU|Add0~10  = CARRY((\MainALU|Add0~8_combout  & (!\MainController|arin [2] & !\MainALU|Add0~7 )) # (!\MainALU|Add0~8_combout  & ((!\MainALU|Add0~7 ) # (!\MainController|arin [2]))))

	.dataa(\MainALU|Add0~8_combout ),
	.datab(\MainController|arin [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~7 ),
	.combout(\MainALU|Add0~9_combout ),
	.cout(\MainALU|Add0~10 ));
// synopsys translate_off
defparam \MainALU|Add0~9 .lut_mask = 16'h9617;
defparam \MainALU|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N0
cycloneiv_lcell_comb \MainALU|Mux29~5 (
// Equation(s):
// \MainALU|Mux29~5_combout  = (!\MainController|brin [2] & (\MainALU|Mux31~9_combout  & (\MainALU|Div0|auto_generated|divider|divider|selnose[34]~3_combout  & \MainALU|ShiftLeft0~7_combout )))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|Mux31~9_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|selnose[34]~3_combout ),
	.datad(\MainALU|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux29~5 .lut_mask = 16'h4000;
defparam \MainALU|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N6
cycloneiv_lcell_comb \MainALU|Mux29~11 (
// Equation(s):
// \MainALU|Mux29~11_combout  = (\MainController|brin [2] & ((\MainController|functionSelect [1] $ (\MainController|arin [2])) # (!\MainController|functionSelect [0]))) # (!\MainController|brin [2] & (\MainController|functionSelect [0] $ 
// (((\MainController|arin [2]) # (!\MainController|functionSelect [1])))))

	.dataa(\MainController|functionSelect [1]),
	.datab(\MainController|arin [2]),
	.datac(\MainController|brin [2]),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux29~11 .lut_mask = 16'h62FD;
defparam \MainALU|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N14
cycloneiv_lcell_comb \MainALU|Mux29~12 (
// Equation(s):
// \MainALU|Mux29~12_combout  = (\MainALU|Mux29~11_combout  & ((\MainController|functionSelect [0]) # ((\MainController|functionSelect [1]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ))))

	.dataa(\MainController|functionSelect [0]),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainALU|Mux29~11_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux29~12 .lut_mask = 16'hE0F0;
defparam \MainALU|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N10
cycloneiv_lcell_comb \MainALU|Mux29~7 (
// Equation(s):
// \MainALU|Mux29~7_combout  = (\MainALU|Mux31~14_combout  & ((\MainALU|Mux29~6_combout  & (\MainALU|Mux29~5_combout )) # (!\MainALU|Mux29~6_combout  & ((\MainALU|Mux29~12_combout ))))) # (!\MainALU|Mux31~14_combout  & (((\MainALU|Mux29~6_combout ))))

	.dataa(\MainALU|Mux29~5_combout ),
	.datab(\MainALU|Mux31~14_combout ),
	.datac(\MainALU|Mux29~12_combout ),
	.datad(\MainALU|Mux29~6_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux29~7 .lut_mask = 16'hBBC0;
defparam \MainALU|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N4
cycloneiv_lcell_comb \MainALU|Mux29~8 (
// Equation(s):
// \MainALU|Mux29~8_combout  = (\MainALU|Mux29~4_combout  & ((\MainALU|Mux29~7_combout  & ((\MainALU|Add0~9_combout ))) # (!\MainALU|Mux29~7_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~4_combout )))) # 
// (!\MainALU|Mux29~4_combout  & (((\MainALU|Mux29~7_combout ))))

	.dataa(\MainALU|Mux29~4_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~4_combout ),
	.datac(\MainALU|Add0~9_combout ),
	.datad(\MainALU|Mux29~7_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux29~8 .lut_mask = 16'hF588;
defparam \MainALU|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N14
cycloneiv_lcell_comb \MainALU|Mux29~9 (
// Equation(s):
// \MainALU|Mux29~9_combout  = (\MainALU|Mux31~6_combout  & (\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout  & (\MainALU|Mux29~3_combout ))) # (!\MainALU|Mux31~6_combout  & (((\MainALU|Mux29~8_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.datab(\MainALU|Mux29~3_combout ),
	.datac(\MainALU|Mux31~6_combout ),
	.datad(\MainALU|Mux29~8_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux29~9 .lut_mask = 16'h8F80;
defparam \MainALU|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N6
cycloneiv_lcell_comb \MainALU|dataAcc[2] (
// Equation(s):
// \MainALU|dataAcc [2] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|Mux29~9_combout )) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|dataAcc [2])))

	.dataa(gnd),
	.datab(\MainALU|WideOr0~0clkctrl_outclk ),
	.datac(\MainALU|Mux29~9_combout ),
	.datad(\MainALU|dataAcc [2]),
	.cin(gnd),
	.combout(\MainALU|dataAcc [2]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[2] .lut_mask = 16'hF3C0;
defparam \MainALU|dataAcc[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N18
cycloneiv_lcell_comb \MainController|Selector17~0 (
// Equation(s):
// \MainController|Selector17~0_combout  = (\MainController|CurrentState.State8~q  & (\MainController|romReg [2])) # (!\MainController|CurrentState.State8~q  & ((\MainALU|dataAcc [2])))

	.dataa(\MainController|romReg [2]),
	.datab(\MainController|CurrentState.State8~q ),
	.datac(gnd),
	.datad(\MainALU|dataAcc [2]),
	.cin(gnd),
	.combout(\MainController|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector17~0 .lut_mask = 16'hBB88;
defparam \MainController|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N19
dffeas \MainController|arin[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector17~0_combout ),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a2 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MainController|CurrentState.10101~q ),
	.ena(\MainController|arin[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[2] .is_wysiwyg = "true";
defparam \MainController|arin[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
cycloneiv_lcell_comb \MainALU|ShiftLeft0~9 (
// Equation(s):
// \MainALU|ShiftLeft0~9_combout  = (\MainController|brin [0] & ((\MainController|arin [2]))) # (!\MainController|brin [0] & (\MainController|arin [3]))

	.dataa(\MainController|brin [0]),
	.datab(gnd),
	.datac(\MainController|arin [3]),
	.datad(\MainController|arin [2]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~9 .lut_mask = 16'hFA50;
defparam \MainALU|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N0
cycloneiv_lcell_comb \MainALU|ShiftLeft0~10 (
// Equation(s):
// \MainALU|ShiftLeft0~10_combout  = (\MainController|brin [1] & ((\MainALU|ShiftLeft0~5_combout ))) # (!\MainController|brin [1] & (\MainALU|ShiftLeft0~9_combout ))

	.dataa(\MainALU|ShiftLeft0~9_combout ),
	.datab(\MainALU|ShiftLeft0~5_combout ),
	.datac(gnd),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~10 .lut_mask = 16'hCCAA;
defparam \MainALU|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N2
cycloneiv_lcell_comb \MainALU|Mux28~2 (
// Equation(s):
// \MainALU|Mux28~2_combout  = (!\MainController|brin [2] & (\MainALU|Mux31~9_combout  & (\MainALU|Div0|auto_generated|divider|divider|selnose[34]~3_combout  & \MainALU|ShiftLeft0~10_combout )))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|Mux31~9_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|selnose[34]~3_combout ),
	.datad(\MainALU|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux28~2 .lut_mask = 16'h4000;
defparam \MainALU|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N6
cycloneiv_lcell_comb \MainALU|Mux28~6 (
// Equation(s):
// \MainALU|Mux28~6_combout  = (\MainController|brin [3] & ((\MainController|functionSelect [1] $ (\MainController|arin [3])) # (!\MainController|functionSelect [0]))) # (!\MainController|brin [3] & (\MainController|functionSelect [0] $ 
// (((\MainController|arin [3]) # (!\MainController|functionSelect [1])))))

	.dataa(\MainController|functionSelect [1]),
	.datab(\MainController|brin [3]),
	.datac(\MainController|arin [3]),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux28~6 .lut_mask = 16'h4AFD;
defparam \MainALU|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N8
cycloneiv_lcell_comb \MainALU|Mux28~7 (
// Equation(s):
// \MainALU|Mux28~7_combout  = (\MainALU|Mux28~6_combout  & ((\MainController|functionSelect [1]) # ((\MainController|functionSelect [0]) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ))))

	.dataa(\MainALU|Mux28~6_combout ),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux28~7 .lut_mask = 16'hAA8A;
defparam \MainALU|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N2
cycloneiv_lcell_comb \MainALU|Mux28~3 (
// Equation(s):
// \MainALU|Mux28~3_combout  = (\MainALU|Mux31~14_combout  & ((\MainALU|Mux29~6_combout  & (\MainALU|Mux28~2_combout )) # (!\MainALU|Mux29~6_combout  & ((\MainALU|Mux28~7_combout ))))) # (!\MainALU|Mux31~14_combout  & (((\MainALU|Mux29~6_combout ))))

	.dataa(\MainALU|Mux28~2_combout ),
	.datab(\MainALU|Mux28~7_combout ),
	.datac(\MainALU|Mux31~14_combout ),
	.datad(\MainALU|Mux29~6_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux28~3 .lut_mask = 16'hAFC0;
defparam \MainALU|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N24
cycloneiv_lcell_comb \MainALU|Add0~11 (
// Equation(s):
// \MainALU|Add0~11_combout  = \MainController|brin [3] $ (\MainController|functionSelect [1])

	.dataa(gnd),
	.datab(\MainController|brin [3]),
	.datac(gnd),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Add0~11 .lut_mask = 16'h33CC;
defparam \MainALU|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N24
cycloneiv_lcell_comb \MainALU|Add0~12 (
// Equation(s):
// \MainALU|Add0~12_combout  = ((\MainController|arin [3] $ (\MainALU|Add0~11_combout  $ (!\MainALU|Add0~10 )))) # (GND)
// \MainALU|Add0~13  = CARRY((\MainController|arin [3] & ((\MainALU|Add0~11_combout ) # (!\MainALU|Add0~10 ))) # (!\MainController|arin [3] & (\MainALU|Add0~11_combout  & !\MainALU|Add0~10 )))

	.dataa(\MainController|arin [3]),
	.datab(\MainALU|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Add0~10 ),
	.combout(\MainALU|Add0~12_combout ),
	.cout(\MainALU|Add0~13 ));
// synopsys translate_off
defparam \MainALU|Add0~12 .lut_mask = 16'h698E;
defparam \MainALU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N0
cycloneiv_lcell_comb \MainALU|Mux28~4 (
// Equation(s):
// \MainALU|Mux28~4_combout  = (\MainALU|Mux29~4_combout  & ((\MainALU|Mux28~3_combout  & (\MainALU|Add0~12_combout )) # (!\MainALU|Mux28~3_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~6_combout ))))) # 
// (!\MainALU|Mux29~4_combout  & (\MainALU|Mux28~3_combout ))

	.dataa(\MainALU|Mux29~4_combout ),
	.datab(\MainALU|Mux28~3_combout ),
	.datac(\MainALU|Add0~12_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~6_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux28~4 .lut_mask = 16'hE6C4;
defparam \MainALU|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N6
cycloneiv_lcell_comb \MainALU|ShiftRight0~24 (
// Equation(s):
// \MainALU|ShiftRight0~24_combout  = (\MainController|brin [1] & (\MainALU|ShiftRight0~12_combout )) # (!\MainController|brin [1] & ((\MainALU|ShiftRight0~18_combout )))

	.dataa(gnd),
	.datab(\MainALU|ShiftRight0~12_combout ),
	.datac(\MainController|brin [1]),
	.datad(\MainALU|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~24 .lut_mask = 16'hCFC0;
defparam \MainALU|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N12
cycloneiv_lcell_comb \MainALU|Mux28~0 (
// Equation(s):
// \MainALU|Mux28~0_combout  = (\MainALU|Mux29~0_combout  & (((\MainALU|ShiftRight0~24_combout ) # (\MainALU|Mux29~1_combout )))) # (!\MainALU|Mux29~0_combout  & (\MainALU|ShiftRight0~17_combout  & ((!\MainALU|Mux29~1_combout ))))

	.dataa(\MainALU|ShiftRight0~17_combout ),
	.datab(\MainALU|Mux29~0_combout ),
	.datac(\MainALU|ShiftRight0~24_combout ),
	.datad(\MainALU|Mux29~1_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux28~0 .lut_mask = 16'hCCE2;
defparam \MainALU|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N10
cycloneiv_lcell_comb \MainALU|Mux28~1 (
// Equation(s):
// \MainALU|Mux28~1_combout  = (\MainALU|Mux28~0_combout  & (((\MainALU|ShiftRight0~27_combout ) # (!\MainALU|Mux29~1_combout )))) # (!\MainALU|Mux28~0_combout  & (\MainALU|ShiftRight0~19_combout  & ((\MainALU|Mux29~1_combout ))))

	.dataa(\MainALU|Mux28~0_combout ),
	.datab(\MainALU|ShiftRight0~19_combout ),
	.datac(\MainALU|ShiftRight0~27_combout ),
	.datad(\MainALU|Mux29~1_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux28~1 .lut_mask = 16'hE4AA;
defparam \MainALU|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N28
cycloneiv_lcell_comb \MainALU|Mux28~5 (
// Equation(s):
// \MainALU|Mux28~5_combout  = (\MainALU|Mux31~6_combout  & (((\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout  & \MainALU|Mux28~1_combout )))) # (!\MainALU|Mux31~6_combout  & (\MainALU|Mux28~4_combout ))

	.dataa(\MainALU|Mux28~4_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.datac(\MainALU|Mux31~6_combout ),
	.datad(\MainALU|Mux28~1_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux28~5 .lut_mask = 16'hCA0A;
defparam \MainALU|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N20
cycloneiv_lcell_comb \MainALU|dataAcc[3] (
// Equation(s):
// \MainALU|dataAcc [3] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Mux28~5_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [3]))

	.dataa(gnd),
	.datab(\MainALU|dataAcc [3]),
	.datac(\MainALU|WideOr0~0clkctrl_outclk ),
	.datad(\MainALU|Mux28~5_combout ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [3]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[3] .lut_mask = 16'hFC0C;
defparam \MainALU|dataAcc[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N24
cycloneiv_lcell_comb \MainController|Selector16~0 (
// Equation(s):
// \MainController|Selector16~0_combout  = (\MainController|CurrentState.State8~q  & (\MainController|romReg [3])) # (!\MainController|CurrentState.State8~q  & ((\MainALU|dataAcc [3])))

	.dataa(\MainController|CurrentState.State8~q ),
	.datab(\MainController|romReg [3]),
	.datac(gnd),
	.datad(\MainALU|dataAcc [3]),
	.cin(gnd),
	.combout(\MainController|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector16~0 .lut_mask = 16'hDD88;
defparam \MainController|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N25
dffeas \MainController|arin[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector16~0_combout ),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a3 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MainController|CurrentState.10101~q ),
	.ena(\MainController|arin[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[3] .is_wysiwyg = "true";
defparam \MainController|arin[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N18
cycloneiv_lcell_comb \MainALU|Mux27~12 (
// Equation(s):
// \MainALU|Mux27~12_combout  = (\MainController|brin [4] & ((\MainController|functionSelect [1] $ (\MainController|arin [4])) # (!\MainController|functionSelect [0]))) # (!\MainController|brin [4] & (\MainController|functionSelect [0] $ 
// (((\MainController|arin [4]) # (!\MainController|functionSelect [1])))))

	.dataa(\MainController|brin [4]),
	.datab(\MainController|functionSelect [0]),
	.datac(\MainController|functionSelect [1]),
	.datad(\MainController|arin [4]),
	.cin(gnd),
	.combout(\MainALU|Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux27~12 .lut_mask = 16'h3BE3;
defparam \MainALU|Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N20
cycloneiv_lcell_comb \MainALU|Mux27~13 (
// Equation(s):
// \MainALU|Mux27~13_combout  = (\MainALU|Mux27~12_combout  & (((\MainController|functionSelect [1]) # (\MainController|functionSelect [0])) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainController|functionSelect [0]),
	.datad(\MainALU|Mux27~12_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux27~13 .lut_mask = 16'hFD00;
defparam \MainALU|Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N2
cycloneiv_lcell_comb \MainALU|ShiftRight0~5 (
// Equation(s):
// \MainALU|ShiftRight0~5_combout  = (\MainController|brin [1] & ((\MainALU|ShiftRight0~3_combout ))) # (!\MainController|brin [1] & (\MainALU|ShiftRight0~4_combout ))

	.dataa(\MainController|brin [1]),
	.datab(gnd),
	.datac(\MainALU|ShiftRight0~4_combout ),
	.datad(\MainALU|ShiftRight0~3_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~5 .lut_mask = 16'hFA50;
defparam \MainALU|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N22
cycloneiv_lcell_comb \MainALU|ShiftRight0~10 (
// Equation(s):
// \MainALU|ShiftRight0~10_combout  = (\MainController|brin [1] & (\MainALU|ShiftRight0~8_combout )) # (!\MainController|brin [1] & ((\MainALU|ShiftRight0~9_combout )))

	.dataa(\MainALU|ShiftRight0~8_combout ),
	.datab(gnd),
	.datac(\MainController|brin [1]),
	.datad(\MainALU|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~10 .lut_mask = 16'hAFA0;
defparam \MainALU|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N14
cycloneiv_lcell_comb \MainALU|Mux27~10 (
// Equation(s):
// \MainALU|Mux27~10_combout  = (\MainALU|ShiftLeft0~14_combout  & (\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout  & !\MainController|brin [3]))

	.dataa(\MainALU|ShiftLeft0~14_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.datac(\MainController|brin [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux27~10 .lut_mask = 16'h0808;
defparam \MainALU|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N30
cycloneiv_lcell_comb \MainALU|Mux27~7 (
// Equation(s):
// \MainALU|Mux27~7_combout  = (\MainALU|Mux27~5_combout  & ((\MainALU|Mux27~6_combout  & ((\MainALU|ShiftRight0~28_combout ))) # (!\MainALU|Mux27~6_combout  & (\MainALU|Mux27~10_combout )))) # (!\MainALU|Mux27~5_combout  & (!\MainALU|Mux27~6_combout ))

	.dataa(\MainALU|Mux27~5_combout ),
	.datab(\MainALU|Mux27~6_combout ),
	.datac(\MainALU|Mux27~10_combout ),
	.datad(\MainALU|ShiftRight0~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux27~7 .lut_mask = 16'hB931;
defparam \MainALU|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N4
cycloneiv_lcell_comb \MainALU|Mux27~8 (
// Equation(s):
// \MainALU|Mux27~8_combout  = (\MainALU|Mux27~7_combout  & (((\MainALU|ShiftRight0~10_combout ) # (\MainALU|Mux27~4_combout )))) # (!\MainALU|Mux27~7_combout  & (\MainALU|ShiftRight0~5_combout  & ((!\MainALU|Mux27~4_combout ))))

	.dataa(\MainALU|ShiftRight0~5_combout ),
	.datab(\MainALU|ShiftRight0~10_combout ),
	.datac(\MainALU|Mux27~7_combout ),
	.datad(\MainALU|Mux27~4_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux27~8 .lut_mask = 16'hF0CA;
defparam \MainALU|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N6
cycloneiv_lcell_comb \MainALU|Mux27~11 (
// Equation(s):
// \MainALU|Mux27~11_combout  = (!\MainController|functionSelect [2] & (\MainALU|Mux27~8_combout  & !\MainController|functionSelect [1]))

	.dataa(\MainController|functionSelect [2]),
	.datab(gnd),
	.datac(\MainALU|Mux27~8_combout ),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux27~11 .lut_mask = 16'h0050;
defparam \MainALU|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N2
cycloneiv_lcell_comb \MainALU|Mux27~9 (
// Equation(s):
// \MainALU|Mux27~9_combout  = (\MainALU|Mux31~14_combout  & ((\MainALU|Mux29~6_combout  & ((\MainALU|Mux27~11_combout ))) # (!\MainALU|Mux29~6_combout  & (\MainALU|Mux27~13_combout )))) # (!\MainALU|Mux31~14_combout  & (((\MainALU|Mux29~6_combout ))))

	.dataa(\MainALU|Mux27~13_combout ),
	.datab(\MainALU|Mux31~14_combout ),
	.datac(\MainALU|Mux27~11_combout ),
	.datad(\MainALU|Mux29~6_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux27~9 .lut_mask = 16'hF388;
defparam \MainALU|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N26
cycloneiv_lcell_comb \MainALU|Mux27 (
// Equation(s):
// \MainALU|Mux27~combout  = (\MainALU|Mux27~9_combout  & ((\MainALU|Add0~15_combout ) # ((!\MainALU|Mux29~4_combout )))) # (!\MainALU|Mux27~9_combout  & (((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~8_combout  & 
// \MainALU|Mux29~4_combout ))))

	.dataa(\MainALU|Add0~15_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~8_combout ),
	.datac(\MainALU|Mux27~9_combout ),
	.datad(\MainALU|Mux29~4_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux27~combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux27 .lut_mask = 16'hACF0;
defparam \MainALU|Mux27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N10
cycloneiv_lcell_comb \MainALU|dataAcc[4] (
// Equation(s):
// \MainALU|dataAcc [4] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Mux27~combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [4]))

	.dataa(\MainALU|dataAcc [4]),
	.datab(gnd),
	.datac(\MainALU|WideOr0~0clkctrl_outclk ),
	.datad(\MainALU|Mux27~combout ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [4]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[4] .lut_mask = 16'hFA0A;
defparam \MainALU|dataAcc[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N14
cycloneiv_lcell_comb \MainController|Selector15~0 (
// Equation(s):
// \MainController|Selector15~0_combout  = (\MainController|CurrentState.State8~q  & (\MainController|romReg [4])) # (!\MainController|CurrentState.State8~q  & ((\MainALU|dataAcc [4])))

	.dataa(\MainController|CurrentState.State8~q ),
	.datab(\MainController|romReg [4]),
	.datac(gnd),
	.datad(\MainALU|dataAcc [4]),
	.cin(gnd),
	.combout(\MainController|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector15~0 .lut_mask = 16'hDD88;
defparam \MainController|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N15
dffeas \MainController|arin[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector15~0_combout ),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a4 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MainController|CurrentState.10101~q ),
	.ena(\MainController|arin[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[4] .is_wysiwyg = "true";
defparam \MainController|arin[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[5] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [5] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout  & ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout  $ 
// (\MainController|arin [5])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout  & (!\MainController|arin [4] & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout )))

	.dataa(\MainController|arin [4]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout ),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ),
	.datad(\MainController|arin [5]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [5]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[5] .lut_mask = 16'h1CD0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N12
cycloneiv_lcell_comb \MainALU|Mux24~2 (
// Equation(s):
// \MainALU|Mux24~2_combout  = (\MainALU|Div0|auto_generated|divider|divider|selnose[34]~3_combout  & ((\MainController|brin [2] & (\MainALU|ShiftLeft0~10_combout )) # (!\MainController|brin [2] & ((\MainALU|ShiftLeft0~21_combout )))))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|ShiftLeft0~10_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|selnose[34]~3_combout ),
	.datad(\MainALU|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux24~2 .lut_mask = 16'hD080;
defparam \MainALU|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N8
cycloneiv_lcell_comb \MainALU|Mux24~3 (
// Equation(s):
// \MainALU|Mux24~3_combout  = (\MainALU|Mux27~5_combout  & ((\MainALU|Mux27~6_combout  & ((\MainALU|ShiftRight0~31_combout ))) # (!\MainALU|Mux27~6_combout  & (\MainALU|Mux24~2_combout )))) # (!\MainALU|Mux27~5_combout  & (!\MainALU|Mux27~6_combout ))

	.dataa(\MainALU|Mux27~5_combout ),
	.datab(\MainALU|Mux27~6_combout ),
	.datac(\MainALU|Mux24~2_combout ),
	.datad(\MainALU|ShiftRight0~31_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux24~3 .lut_mask = 16'hB931;
defparam \MainALU|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N28
cycloneiv_lcell_comb \MainALU|Mux24~4 (
// Equation(s):
// \MainALU|Mux24~4_combout  = (\MainALU|Mux27~4_combout  & (((\MainALU|Mux24~3_combout )))) # (!\MainALU|Mux27~4_combout  & ((\MainALU|Mux24~3_combout  & ((\MainALU|ShiftRight0~24_combout ))) # (!\MainALU|Mux24~3_combout  & (\MainALU|ShiftRight0~26_combout 
// ))))

	.dataa(\MainALU|ShiftRight0~26_combout ),
	.datab(\MainALU|ShiftRight0~24_combout ),
	.datac(\MainALU|Mux27~4_combout ),
	.datad(\MainALU|Mux24~3_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux24~4 .lut_mask = 16'hFC0A;
defparam \MainALU|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N6
cycloneiv_lcell_comb \MainALU|Mux24~6 (
// Equation(s):
// \MainALU|Mux24~6_combout  = (\MainALU|Mux24~4_combout  & (!\MainController|functionSelect [1] & !\MainController|functionSelect [2]))

	.dataa(gnd),
	.datab(\MainALU|Mux24~4_combout ),
	.datac(\MainController|functionSelect [1]),
	.datad(\MainController|functionSelect [2]),
	.cin(gnd),
	.combout(\MainALU|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux24~6 .lut_mask = 16'h000C;
defparam \MainALU|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N8
cycloneiv_lcell_comb \MainALU|Mux24~7 (
// Equation(s):
// \MainALU|Mux24~7_combout  = (\MainController|brin [7] & ((\MainController|functionSelect [1] $ (\MainController|arin [7])) # (!\MainController|functionSelect [0]))) # (!\MainController|brin [7] & (\MainController|functionSelect [0] $ 
// (((\MainController|arin [7]) # (!\MainController|functionSelect [1])))))

	.dataa(\MainController|functionSelect [1]),
	.datab(\MainController|brin [7]),
	.datac(\MainController|arin [7]),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux24~7 .lut_mask = 16'h4AFD;
defparam \MainALU|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N6
cycloneiv_lcell_comb \MainALU|Mux24~8 (
// Equation(s):
// \MainALU|Mux24~8_combout  = (\MainALU|Mux24~7_combout  & (((\MainController|functionSelect [1]) # (\MainController|functionSelect [0])) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datab(\MainController|functionSelect [1]),
	.datac(\MainALU|Mux24~7_combout ),
	.datad(\MainController|functionSelect [0]),
	.cin(gnd),
	.combout(\MainALU|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux24~8 .lut_mask = 16'hF0D0;
defparam \MainALU|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N4
cycloneiv_lcell_comb \MainALU|Mux24~5 (
// Equation(s):
// \MainALU|Mux24~5_combout  = (\MainALU|Mux31~14_combout  & ((\MainALU|Mux29~6_combout  & (\MainALU|Mux24~6_combout )) # (!\MainALU|Mux29~6_combout  & ((\MainALU|Mux24~8_combout ))))) # (!\MainALU|Mux31~14_combout  & (((\MainALU|Mux29~6_combout ))))

	.dataa(\MainALU|Mux24~6_combout ),
	.datab(\MainALU|Mux31~14_combout ),
	.datac(\MainALU|Mux24~8_combout ),
	.datad(\MainALU|Mux29~6_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux24~5 .lut_mask = 16'hBBC0;
defparam \MainALU|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N22
cycloneiv_lcell_comb \MainALU|Mux24 (
// Equation(s):
// \MainALU|Mux24~combout  = (\MainALU|Mux24~5_combout  & (((\MainALU|Add0~24_combout ) # (!\MainALU|Mux29~4_combout )))) # (!\MainALU|Mux24~5_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~14_combout  & 
// (\MainALU|Mux29~4_combout )))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~14_combout ),
	.datab(\MainALU|Mux24~5_combout ),
	.datac(\MainALU|Mux29~4_combout ),
	.datad(\MainALU|Add0~24_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux24~combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux24 .lut_mask = 16'hEC2C;
defparam \MainALU|Mux24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N28
cycloneiv_lcell_comb \MainALU|dataAcc[7] (
// Equation(s):
// \MainALU|dataAcc [7] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|Mux24~combout )) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|dataAcc [7])))

	.dataa(\MainALU|Mux24~combout ),
	.datab(\MainALU|dataAcc [7]),
	.datac(gnd),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [7]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[7] .lut_mask = 16'hAACC;
defparam \MainALU|dataAcc[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N14
cycloneiv_lcell_comb \MainController|Selector12~0 (
// Equation(s):
// \MainController|Selector12~0_combout  = (\MainController|CurrentState.State8~q  & (\MainController|romReg [7])) # (!\MainController|CurrentState.State8~q  & ((\MainALU|dataAcc [7])))

	.dataa(\MainController|romReg [7]),
	.datab(\MainController|CurrentState.State8~q ),
	.datac(gnd),
	.datad(\MainALU|dataAcc [7]),
	.cin(gnd),
	.combout(\MainController|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector12~0 .lut_mask = 16'hBB88;
defparam \MainController|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N15
dffeas \MainController|arin[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector12~0_combout ),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a7 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MainController|CurrentState.10101~q ),
	.ena(\MainController|arin[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[7] .is_wysiwyg = "true";
defparam \MainController|arin[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N24
cycloneiv_lcell_comb \MainALU|ShiftLeft0~20 (
// Equation(s):
// \MainALU|ShiftLeft0~20_combout  = (\MainController|brin [0] & ((\MainController|arin [6]))) # (!\MainController|brin [0] & (\MainController|arin [7]))

	.dataa(\MainController|arin [7]),
	.datab(\MainController|arin [6]),
	.datac(\MainController|brin [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~20 .lut_mask = 16'hCACA;
defparam \MainALU|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N12
cycloneiv_lcell_comb \MainALU|ShiftLeft0~25 (
// Equation(s):
// \MainALU|ShiftLeft0~25_combout  = (\MainController|brin [1] & ((\MainALU|ShiftLeft0~20_combout ))) # (!\MainController|brin [1] & (\MainALU|ShiftLeft0~24_combout ))

	.dataa(\MainALU|ShiftLeft0~24_combout ),
	.datab(\MainALU|ShiftLeft0~20_combout ),
	.datac(gnd),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~25 .lut_mask = 16'hCCAA;
defparam \MainALU|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N4
cycloneiv_lcell_comb \MainALU|Mux22~9 (
// Equation(s):
// \MainALU|Mux22~9_combout  = (!\MainController|brin [2] & (\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout  & (!\MainController|brin [1] & \MainALU|ShiftLeft0~5_combout )))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.datac(\MainController|brin [1]),
	.datad(\MainALU|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux22~9 .lut_mask = 16'h0400;
defparam \MainALU|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N24
cycloneiv_lcell_comb \MainALU|Mux22~6 (
// Equation(s):
// \MainALU|Mux22~6_combout  = (\MainALU|Mux20~4_combout  & (\MainALU|ShiftRight0~16_combout  & ((\MainALU|Mux20~3_combout )))) # (!\MainALU|Mux20~4_combout  & (((\MainALU|Mux22~9_combout ) # (!\MainALU|Mux20~3_combout ))))

	.dataa(\MainALU|ShiftRight0~16_combout ),
	.datab(\MainALU|Mux22~9_combout ),
	.datac(\MainALU|Mux20~4_combout ),
	.datad(\MainALU|Mux20~3_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux22~6 .lut_mask = 16'hAC0F;
defparam \MainALU|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N2
cycloneiv_lcell_comb \MainALU|Mux22~7 (
// Equation(s):
// \MainALU|Mux22~7_combout  = (\MainALU|Mux20~2_combout  & ((\MainALU|Mux22~6_combout  & (\MainALU|ShiftLeft0~25_combout )) # (!\MainALU|Mux22~6_combout  & ((\MainALU|ShiftLeft0~16_combout ))))) # (!\MainALU|Mux20~2_combout  & (((\MainALU|Mux22~6_combout 
// ))))

	.dataa(\MainALU|ShiftLeft0~25_combout ),
	.datab(\MainALU|ShiftLeft0~16_combout ),
	.datac(\MainALU|Mux20~2_combout ),
	.datad(\MainALU|Mux22~6_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux22~7 .lut_mask = 16'hAFC0;
defparam \MainALU|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N26
cycloneiv_lcell_comb \MainALU|Mux22~2 (
// Equation(s):
// \MainALU|Mux22~2_combout  = (\MainALU|Mux20~0_combout  & (((!\MainController|brin [7] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout )) # (!\MainALU|Mux20~1_combout )))

	.dataa(\MainController|brin [7]),
	.datab(\MainALU|Mux20~1_combout ),
	.datac(\MainALU|Mux20~0_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux22~2 .lut_mask = 16'h3070;
defparam \MainALU|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N20
cycloneiv_lcell_comb \MainALU|Mux22~3 (
// Equation(s):
// \MainALU|Mux22~3_combout  = (\MainALU|Mux20~1_combout  & (((\MainALU|Mux22~2_combout )))) # (!\MainALU|Mux20~1_combout  & (((\MainController|functionSelect [1] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~18_combout )) # 
// (!\MainALU|Mux22~2_combout )))

	.dataa(\MainController|functionSelect [1]),
	.datab(\MainALU|Mux20~1_combout ),
	.datac(\MainALU|Mux22~2_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux22~3 .lut_mask = 16'hE3C3;
defparam \MainALU|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N10
cycloneiv_lcell_comb \MainALU|Mux22~4 (
// Equation(s):
// \MainALU|Mux22~4_combout  = \MainALU|Mux22~3_combout  $ (((\MainController|functionSelect [2] & (\MainController|functionSelect [1] & !\MainController|arin [9]))))

	.dataa(\MainController|functionSelect [2]),
	.datab(\MainALU|Mux22~3_combout ),
	.datac(\MainController|functionSelect [1]),
	.datad(\MainController|arin [9]),
	.cin(gnd),
	.combout(\MainALU|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux22~4 .lut_mask = 16'hCC6C;
defparam \MainALU|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N28
cycloneiv_lcell_comb \MainALU|Mux22~5 (
// Equation(s):
// \MainALU|Mux22~5_combout  = (!\MainController|functionSelect [3] & ((\MainALU|Mux29~10_combout  & (\MainALU|Add0~28_combout )) # (!\MainALU|Mux29~10_combout  & ((\MainALU|Mux22~4_combout )))))

	.dataa(\MainController|functionSelect [3]),
	.datab(\MainALU|Mux29~10_combout ),
	.datac(\MainALU|Add0~28_combout ),
	.datad(\MainALU|Mux22~4_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux22~5 .lut_mask = 16'h5140;
defparam \MainALU|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N22
cycloneiv_lcell_comb \MainALU|Mux22~8 (
// Equation(s):
// \MainALU|Mux22~8_combout  = (\MainALU|Mux22~5_combout ) # ((\MainController|functionSelect [3] & (\MainALU|Mux31~9_combout  & \MainALU|Mux22~7_combout )))

	.dataa(\MainController|functionSelect [3]),
	.datab(\MainALU|Mux31~9_combout ),
	.datac(\MainALU|Mux22~7_combout ),
	.datad(\MainALU|Mux22~5_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux22~8 .lut_mask = 16'hFF80;
defparam \MainALU|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N12
cycloneiv_lcell_comb \MainALU|dataAcc[9] (
// Equation(s):
// \MainALU|dataAcc [9] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Mux22~8_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [9]))

	.dataa(\MainALU|dataAcc [9]),
	.datab(gnd),
	.datac(\MainALU|Mux22~8_combout ),
	.datad(\MainALU|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [9]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[9] .lut_mask = 16'hF0AA;
defparam \MainALU|dataAcc[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N14
cycloneiv_lcell_comb \MainController|Selector10~0 (
// Equation(s):
// \MainController|Selector10~0_combout  = (!\MainController|CurrentState.State8~q  & \MainALU|dataAcc [9])

	.dataa(gnd),
	.datab(\MainController|CurrentState.State8~q ),
	.datac(gnd),
	.datad(\MainALU|dataAcc [9]),
	.cin(gnd),
	.combout(\MainController|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector10~0 .lut_mask = 16'h3300;
defparam \MainController|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N15
dffeas \MainController|arin[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector10~0_combout ),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a9 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MainController|CurrentState.10101~q ),
	.ena(\MainController|arin[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[9] .is_wysiwyg = "true";
defparam \MainController|arin[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N30
cycloneiv_lcell_comb \MainALU|ShiftLeft0~24 (
// Equation(s):
// \MainALU|ShiftLeft0~24_combout  = (\MainController|brin [0] & ((\MainController|arin [8]))) # (!\MainController|brin [0] & (\MainController|arin [9]))

	.dataa(\MainController|brin [0]),
	.datab(gnd),
	.datac(\MainController|arin [9]),
	.datad(\MainController|arin [8]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~24 .lut_mask = 16'hFA50;
defparam \MainALU|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N18
cycloneiv_lcell_comb \MainALU|ShiftLeft0~29 (
// Equation(s):
// \MainALU|ShiftLeft0~29_combout  = (\MainController|brin [1] & (\MainALU|ShiftLeft0~24_combout )) # (!\MainController|brin [1] & ((\MainALU|ShiftLeft0~28_combout )))

	.dataa(\MainALU|ShiftLeft0~24_combout ),
	.datab(\MainALU|ShiftLeft0~28_combout ),
	.datac(gnd),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~29 .lut_mask = 16'hAACC;
defparam \MainALU|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N6
cycloneiv_lcell_comb \MainALU|Mux16~12 (
// Equation(s):
// \MainALU|Mux16~12_combout  = (\MainALU|Mux29~0_combout  & ((\MainALU|ShiftLeft0~29_combout ) # ((\MainALU|Mux29~1_combout )))) # (!\MainALU|Mux29~0_combout  & (((!\MainALU|Mux29~1_combout  & \MainController|arin [14]))))

	.dataa(\MainALU|ShiftLeft0~29_combout ),
	.datab(\MainALU|Mux29~0_combout ),
	.datac(\MainALU|Mux29~1_combout ),
	.datad(\MainController|arin [14]),
	.cin(gnd),
	.combout(\MainALU|Mux16~12_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux16~12 .lut_mask = 16'hCBC8;
defparam \MainALU|Mux16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N16
cycloneiv_lcell_comb \MainALU|ShiftLeft0~33 (
// Equation(s):
// \MainALU|ShiftLeft0~33_combout  = (\MainController|brin [2] & ((\MainALU|ShiftLeft0~10_combout ))) # (!\MainController|brin [2] & (\MainALU|ShiftLeft0~21_combout ))

	.dataa(\MainALU|ShiftLeft0~21_combout ),
	.datab(\MainALU|ShiftLeft0~10_combout ),
	.datac(\MainController|brin [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~33 .lut_mask = 16'hCACA;
defparam \MainALU|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N8
cycloneiv_lcell_comb \MainALU|Mux16~13 (
// Equation(s):
// \MainALU|Mux16~13_combout  = (\MainALU|Mux16~12_combout  & (((\MainALU|ShiftLeft0~33_combout )) # (!\MainALU|Mux29~1_combout ))) # (!\MainALU|Mux16~12_combout  & (\MainALU|Mux29~1_combout  & (\MainALU|ShiftLeft0~31_combout )))

	.dataa(\MainALU|Mux16~12_combout ),
	.datab(\MainALU|Mux29~1_combout ),
	.datac(\MainALU|ShiftLeft0~31_combout ),
	.datad(\MainALU|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux16~13_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux16~13 .lut_mask = 16'hEA62;
defparam \MainALU|Mux16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N2
cycloneiv_lcell_comb \MainALU|Mux16~14 (
// Equation(s):
// \MainALU|Mux16~14_combout  = (\MainALU|Mux16~13_combout  & \MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Mux16~13_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|selnose[51]~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux16~14_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux16~14 .lut_mask = 16'hF000;
defparam \MainALU|Mux16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N2
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[8] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [8] = (\MainController|brin [7] & \MainController|arin [8])

	.dataa(\MainController|brin [7]),
	.datab(gnd),
	.datac(\MainController|arin [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [8]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[8] .lut_mask = 16'hA0A0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[13] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [13] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout  & ((\MainController|arin [13] $ 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout )))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout  & (!\MainController|arin [12] & 
// ((\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ))))

	.dataa(\MainController|arin [12]),
	.datab(\MainController|arin [13]),
	.datac(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~0_combout ),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [13]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[13] .lut_mask = 16'h3C50;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N24
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[15] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [15] = (\MainController|brin [0] & (\MainController|arin [15] $ (((\MainController|brin [1]))))) # (!\MainController|brin [0] & (((!\MainController|arin [14] & \MainController|brin [1]))))

	.dataa(\MainController|arin [15]),
	.datab(\MainController|arin [14]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [15]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[15] .lut_mask = 16'h53A0;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N20
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~16 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~16_combout  = \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [13] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~15  $ 
// (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [15]))

	.dataa(gnd),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a [13]),
	.datac(gnd),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a [15]),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~15 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~16_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~16 .lut_mask = 16'h3CC3;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N28
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~26 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~26_combout  = \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [8] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~25  $ 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~16_combout ))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~16_combout ),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~25 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~26_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~26 .lut_mask = 16'hA55A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N4
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[9] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [9] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3_combout  & ((\MainController|arin [8]) # ((\MainController|arin [9] & 
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout )))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3_combout  & (((\MainController|arin [9] & 
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout ))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~3_combout ),
	.datab(\MainController|arin [8]),
	.datac(\MainController|arin [9]),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [9]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[9] .lut_mask = 16'hF888;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N18
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[11] (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [11] = (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout  $ 
// ((\MainController|arin [11])))) # (!\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout  & (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout  & ((!\MainController|arin [10]))))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~2_combout ),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1_combout ),
	.datac(\MainController|arin [11]),
	.datad(\MainController|arin [10]),
	.cin(gnd),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [11]),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[11] .lut_mask = 16'h486A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N28
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~22 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~22_combout  = \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [9] $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~21  $ 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [11]))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a [11]),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~21 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~22_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~22 .lut_mask = 16'hA55A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N30
cycloneiv_lcell_comb \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~30 (
// Equation(s):
// \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~30_combout  = \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~26_combout  $ (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~29  $ 
// (\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~22_combout ))

	.dataa(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~22_combout ),
	.cin(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~29 ),
	.combout(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~30_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~30 .lut_mask = 16'hA55A;
defparam \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N24
cycloneiv_lcell_comb \MainALU|Mux16~22 (
// Equation(s):
// \MainALU|Mux16~22_combout  = (\MainController|functionSelect [1] & ((\MainController|functionSelect [2]) # ((\MainController|functionSelect [0] & \MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~30_combout ))))

	.dataa(\MainController|functionSelect [0]),
	.datab(\MainALU|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~30_combout ),
	.datac(\MainController|functionSelect [2]),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|Mux16~22_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux16~22 .lut_mask = 16'hF800;
defparam \MainALU|Mux16~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N8
cycloneiv_lcell_comb \MainALU|Mux16~15 (
// Equation(s):
// \MainALU|Mux16~15_combout  = (\MainALU|Mux16~10_combout  & ((\MainController|arin [15]) # ((!\MainController|brin [0] & !\MainController|brin [1]))))

	.dataa(\MainController|arin [15]),
	.datab(\MainController|brin [0]),
	.datac(\MainALU|Mux16~10_combout ),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|Mux16~15_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux16~15 .lut_mask = 16'hA0B0;
defparam \MainALU|Mux16~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N30
cycloneiv_lcell_comb \MainALU|Mux16~16 (
// Equation(s):
// \MainALU|Mux16~16_combout  = (\MainALU|Mux16~22_combout  & (((!\MainALU|Mux16~15_combout )) # (!\MainController|arin [15]))) # (!\MainALU|Mux16~22_combout  & (((\MainALU|Mux16~15_combout  & \MainALU|Div0|auto_generated|divider|divider|selnose[0]~2_combout 
// ))))

	.dataa(\MainALU|Mux16~22_combout ),
	.datab(\MainController|arin [15]),
	.datac(\MainALU|Mux16~15_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|selnose[0]~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux16~16_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux16~16 .lut_mask = 16'h7A2A;
defparam \MainALU|Mux16~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N16
cycloneiv_lcell_comb \MainALU|Add0~40 (
// Equation(s):
// \MainALU|Add0~40_combout  = \MainController|arin [15] $ (\MainALU|Add0~39  $ (\MainController|functionSelect [0]))

	.dataa(\MainController|arin [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainController|functionSelect [0]),
	.cin(\MainALU|Add0~39 ),
	.combout(\MainALU|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Add0~40 .lut_mask = 16'hA55A;
defparam \MainALU|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N28
cycloneiv_lcell_comb \MainALU|Mux16~17 (
// Equation(s):
// \MainALU|Mux16~17_combout  = (\MainController|brin [1] & ((\MainALU|Mux16~16_combout ) # ((\MainALU|Mux16~11_combout  & \MainALU|Add0~40_combout )))) # (!\MainController|brin [1] & (\MainALU|Mux16~11_combout  & ((\MainALU|Add0~40_combout ))))

	.dataa(\MainController|brin [1]),
	.datab(\MainALU|Mux16~11_combout ),
	.datac(\MainALU|Mux16~16_combout ),
	.datad(\MainALU|Add0~40_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux16~17_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux16~17 .lut_mask = 16'hECA0;
defparam \MainALU|Mux16~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N18
cycloneiv_lcell_comb \MainALU|Mux16~18 (
// Equation(s):
// \MainALU|Mux16~18_combout  = (\MainALU|Mux16~17_combout  & (((!\MainController|arin [15])) # (!\MainALU|Mux16~10_combout ))) # (!\MainALU|Mux16~17_combout  & (((\MainALU|Mux16~16_combout ))))

	.dataa(\MainALU|Mux16~10_combout ),
	.datab(\MainALU|Mux16~16_combout ),
	.datac(\MainController|arin [15]),
	.datad(\MainALU|Mux16~17_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux16~18_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux16~18 .lut_mask = 16'h5FCC;
defparam \MainALU|Mux16~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N24
cycloneiv_lcell_comb \MainALU|Mux16~19 (
// Equation(s):
// \MainALU|Mux16~19_combout  = (\MainALU|Mux16~9_combout  & (\MainController|arin [15] & (!\MainALU|Mux16~8_combout ))) # (!\MainALU|Mux16~9_combout  & (((\MainALU|Mux16~8_combout ) # (\MainALU|Mux16~18_combout ))))

	.dataa(\MainController|arin [15]),
	.datab(\MainALU|Mux16~9_combout ),
	.datac(\MainALU|Mux16~8_combout ),
	.datad(\MainALU|Mux16~18_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux16~19_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux16~19 .lut_mask = 16'h3B38;
defparam \MainALU|Mux16~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N22
cycloneiv_lcell_comb \MainALU|Mux16~20 (
// Equation(s):
// \MainALU|Mux16~20_combout  = (\MainALU|Mux16~21_combout  & ((\MainALU|Mux16~19_combout  & ((\MainALU|Mux16~14_combout ))) # (!\MainALU|Mux16~19_combout  & (\MainALU|ShiftRight0~31_combout )))) # (!\MainALU|Mux16~21_combout  & (((\MainALU|Mux16~19_combout 
// ))))

	.dataa(\MainALU|Mux16~21_combout ),
	.datab(\MainALU|ShiftRight0~31_combout ),
	.datac(\MainALU|Mux16~14_combout ),
	.datad(\MainALU|Mux16~19_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux16~20_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux16~20 .lut_mask = 16'hF588;
defparam \MainALU|Mux16~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N20
cycloneiv_lcell_comb \MainALU|Mux16~23 (
// Equation(s):
// \MainALU|Mux16~23_combout  = (\MainALU|Mux16~20_combout  & (((!\MainController|functionSelect [2] & !\MainController|functionSelect [1])) # (!\MainALU|Mux16~8_combout )))

	.dataa(\MainController|functionSelect [2]),
	.datab(\MainALU|Mux16~8_combout ),
	.datac(\MainALU|Mux16~20_combout ),
	.datad(\MainController|functionSelect [1]),
	.cin(gnd),
	.combout(\MainALU|Mux16~23_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux16~23 .lut_mask = 16'h3070;
defparam \MainALU|Mux16~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N26
cycloneiv_lcell_comb \MainALU|dataAcc[15] (
// Equation(s):
// \MainALU|dataAcc [15] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Mux16~23_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [15]))

	.dataa(gnd),
	.datab(\MainALU|dataAcc [15]),
	.datac(\MainALU|WideOr0~0clkctrl_outclk ),
	.datad(\MainALU|Mux16~23_combout ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [15]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[15] .lut_mask = 16'hFC0C;
defparam \MainALU|dataAcc[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N30
cycloneiv_lcell_comb \MainController|Selector4~0 (
// Equation(s):
// \MainController|Selector4~0_combout  = (!\MainController|CurrentState.State8~q  & \MainALU|dataAcc [15])

	.dataa(\MainController|CurrentState.State8~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MainALU|dataAcc [15]),
	.cin(gnd),
	.combout(\MainController|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainController|Selector4~0 .lut_mask = 16'h5500;
defparam \MainController|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N31
dffeas \MainController|arin[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MainController|Selector4~0_combout ),
	.asdata(\ProgramMemory|rom_rtl_0|auto_generated|ram_block1a15 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MainController|CurrentState.10101~q ),
	.ena(\MainController|arin[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MainController|arin [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MainController|arin[15] .is_wysiwyg = "true";
defparam \MainController|arin[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cycloneiv_lcell_comb \MainALU|ShiftRight0~0 (
// Equation(s):
// \MainALU|ShiftRight0~0_combout  = (\MainController|brin [0] & (\MainController|arin [15])) # (!\MainController|brin [0] & ((\MainController|arin [14])))

	.dataa(\MainController|arin [15]),
	.datab(gnd),
	.datac(\MainController|arin [14]),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~0 .lut_mask = 16'hAAF0;
defparam \MainALU|ShiftRight0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N30
cycloneiv_lcell_comb \MainALU|ShiftRight0~2 (
// Equation(s):
// \MainALU|ShiftRight0~2_combout  = (\MainController|brin [2] & ((\MainController|brin [1] & (\MainALU|ShiftRight0~0_combout )) # (!\MainController|brin [1] & ((\MainALU|ShiftRight0~1_combout )))))

	.dataa(\MainController|brin [1]),
	.datab(\MainALU|ShiftRight0~0_combout ),
	.datac(\MainController|brin [2]),
	.datad(\MainALU|ShiftRight0~1_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~2 .lut_mask = 16'hD080;
defparam \MainALU|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N0
cycloneiv_lcell_comb \MainALU|ShiftRight0~6 (
// Equation(s):
// \MainALU|ShiftRight0~6_combout  = (\MainALU|ShiftRight0~2_combout ) # ((!\MainController|brin [2] & \MainALU|ShiftRight0~5_combout ))

	.dataa(\MainALU|ShiftRight0~2_combout ),
	.datab(gnd),
	.datac(\MainController|brin [2]),
	.datad(\MainALU|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\MainALU|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftRight0~6 .lut_mask = 16'hAFAA;
defparam \MainALU|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N24
cycloneiv_lcell_comb \MainALU|ShiftLeft0~4 (
// Equation(s):
// \MainALU|ShiftLeft0~4_combout  = (\MainController|arin [0] & (!\MainController|brin [2] & (!\MainController|brin [0] & !\MainController|brin [1])))

	.dataa(\MainController|arin [0]),
	.datab(\MainController|brin [2]),
	.datac(\MainController|brin [0]),
	.datad(\MainController|brin [1]),
	.cin(gnd),
	.combout(\MainALU|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|ShiftLeft0~4 .lut_mask = 16'h0002;
defparam \MainALU|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N6
cycloneiv_lcell_comb \MainALU|Mux31~7 (
// Equation(s):
// \MainALU|Mux31~7_combout  = (\MainController|brin [0] & (\MainController|functionSelect [1] $ (((\MainController|arin [0] & \MainController|functionSelect [0]))))) # (!\MainController|brin [0] & (\MainController|functionSelect [1] & (\MainController|arin 
// [0] $ (\MainController|functionSelect [0]))))

	.dataa(\MainController|arin [0]),
	.datab(\MainController|functionSelect [0]),
	.datac(\MainController|functionSelect [1]),
	.datad(\MainController|brin [0]),
	.cin(gnd),
	.combout(\MainALU|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux31~7 .lut_mask = 16'h7860;
defparam \MainALU|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[238]~223 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[238]~223_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[221]~216_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[221]~216_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[238]~223_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[238]~223 .lut_mask = 16'hC0E0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[238]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[238]~182 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[238]~182_combout  = (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout )

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datac(gnd),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[238]~182_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[238]~182 .lut_mask = 16'h3300;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[238]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[237]~183 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[237]~183_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[237]~183_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[237]~183 .lut_mask = 16'h00F0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[237]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[237]~224 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[237]~224_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[220]~217_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[220]~217_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[237]~224_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[237]~224 .lut_mask = 16'hF200;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[237]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[236]~225 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[236]~225_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[219]~218_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|StageOut[219]~218_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[236]~225_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[236]~225 .lut_mask = 16'hF200;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[236]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[236]~184 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[236]~184_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[236]~184_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[236]~184 .lut_mask = 16'h00F0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[236]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[235]~226 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[235]~226_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[218]~219_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|StageOut[218]~219_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[235]~226_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[235]~226 .lut_mask = 16'hF020;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[235]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[235]~185 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[235]~185_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout )

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ),
	.datac(gnd),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[235]~185_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[235]~185 .lut_mask = 16'h00CC;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[235]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[234]~186 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[234]~186_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout )

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout ),
	.datac(gnd),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[234]~186_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[234]~186 .lut_mask = 16'h00CC;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[234]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[234]~227 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[234]~227_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[217]~220_combout ) # 
// ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|StageOut[217]~220_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[234]~227_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[234]~227 .lut_mask = 16'hF040;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[234]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[233]~228 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[233]~228_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[216]~221_combout ) # 
// ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[216]~221_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[233]~228_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[233]~228 .lut_mask = 16'hC0E0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[233]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[233]~187 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[233]~187_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[233]~187_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[233]~187 .lut_mask = 16'h00F0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[233]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[232]~188 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[232]~188_combout  = (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & \MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[232]~188_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[232]~188 .lut_mask = 16'h0F00;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[232]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[232]~229 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[232]~229_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[215]~222_combout ) # 
// ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & \MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[215]~222_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[232]~229_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[232]~229 .lut_mask = 16'hBA00;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[232]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[231]~189 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[231]~189_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout  & !\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[231]~189_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[231]~189 .lut_mask = 16'h00F0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[231]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[231]~230 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[231]~230_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\MainALU|Div0|auto_generated|divider|divider|StageOut[197]~162_combout )) # (!\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout )))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[197]~162_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[231]~230_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[231]~230 .lut_mask = 16'hAC00;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[231]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[230]~190 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[230]~190_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[213]~176_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout )))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[213]~176_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[230]~190_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[230]~190 .lut_mask = 16'hCCF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[230]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[229]~191 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[229]~191_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[212]~177_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[212]~177_combout ),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[229]~191_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[229]~191 .lut_mask = 16'hAAF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[229]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[228]~192 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[228]~192_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[211]~178_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout )))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[211]~178_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[228]~192_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[228]~192 .lut_mask = 16'hCCF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[228]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[227]~193 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[227]~193_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[210]~179_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout )))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[210]~179_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[227]~193_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[227]~193 .lut_mask = 16'hCCF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[227]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[226]~194 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[226]~194_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[209]~180_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[209]~180_combout ),
	.datab(gnd),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[226]~194_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[226]~194 .lut_mask = 16'hAAF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[226]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[225]~195 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[225]~195_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\MainALU|Div0|auto_generated|divider|divider|StageOut[208]~181_combout )) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout )))

	.dataa(gnd),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[208]~181_combout ),
	.datac(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout ),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[225]~195_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[225]~195 .lut_mask = 16'hCCF0;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[225]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|StageOut[224]~196 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|StageOut[224]~196_combout  = (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\MainController|arin [1]))) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout ))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout ),
	.datab(\MainController|arin [1]),
	.datac(gnd),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\MainALU|Div0|auto_generated|divider|divider|StageOut[224]~196_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[224]~196 .lut_mask = 16'hCCAA;
defparam \MainALU|Div0|auto_generated|divider|divider|StageOut[224]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout  = CARRY((\MainController|arin [0]) # (!\MainController|brin [0]))

	.dataa(\MainController|brin [0]),
	.datab(\MainController|arin [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 .lut_mask = 16'h00DD;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N18
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout  = CARRY((\MainController|brin [1] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[224]~196_combout ))) # (!\MainController|brin [1] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[224]~196_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout )))

	.dataa(\MainController|brin [1]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[224]~196_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 .lut_mask = 16'h002B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N20
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout  = CARRY((\MainController|brin [2] & (\MainALU|Div0|auto_generated|divider|divider|StageOut[225]~195_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout )) # (!\MainController|brin [2] & ((\MainALU|Div0|auto_generated|divider|divider|StageOut[225]~195_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout ))))

	.dataa(\MainController|brin [2]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[225]~195_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 .lut_mask = 16'h004D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N22
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout  = CARRY((\MainController|brin [3] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[226]~194_combout ))) # (!\MainController|brin [3] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[226]~194_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout )))

	.dataa(\MainController|brin [3]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[226]~194_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 .lut_mask = 16'h002B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N24
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[227]~193_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout ) # 
// (!\MainController|brin [4]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[227]~193_combout  & (!\MainController|brin [4] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[227]~193_combout ),
	.datab(\MainController|brin [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 .lut_mask = 16'h002B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N26
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout  = CARRY((\MainController|brin [5] & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|StageOut[228]~192_combout ))) # (!\MainController|brin [5] & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[228]~192_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout )))

	.dataa(\MainController|brin [5]),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[228]~192_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 .lut_mask = 16'h002B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N28
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[229]~191_combout  & ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout ) # 
// (!\MainController|brin [6]))) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[229]~191_combout  & (!\MainController|brin [6] & !\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[229]~191_combout ),
	.datab(\MainController|brin [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 .lut_mask = 16'h002B;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N30
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[230]~190_combout  & (\MainController|brin [7] & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout )) # (!\MainALU|Div0|auto_generated|divider|divider|StageOut[230]~190_combout  & ((\MainController|brin [7]) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout ))))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[230]~190_combout ),
	.datab(\MainController|brin [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 .lut_mask = 16'h004D;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N0
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[231]~189_combout ) # ((\MainALU|Div0|auto_generated|divider|divider|StageOut[231]~230_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[231]~189_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[231]~230_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 .lut_mask = 16'h00EF;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N2
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout  = CARRY((!\MainALU|Div0|auto_generated|divider|divider|StageOut[232]~188_combout  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[232]~229_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[232]~188_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[232]~229_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 .lut_mask = 16'h0001;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N4
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[233]~228_combout ) # ((\MainALU|Div0|auto_generated|divider|divider|StageOut[233]~187_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[233]~228_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[233]~187_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 .lut_mask = 16'h00EF;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N6
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout  = CARRY((!\MainALU|Div0|auto_generated|divider|divider|StageOut[234]~186_combout  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[234]~227_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[234]~186_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[234]~227_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 .lut_mask = 16'h0001;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N8
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[235]~226_combout ) # ((\MainALU|Div0|auto_generated|divider|divider|StageOut[235]~185_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[235]~226_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[235]~185_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 .lut_mask = 16'h00EF;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N10
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout  = CARRY((!\MainALU|Div0|auto_generated|divider|divider|StageOut[236]~225_combout  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[236]~184_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[236]~225_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[236]~184_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 .lut_mask = 16'h0001;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N12
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout  = CARRY((\MainALU|Div0|auto_generated|divider|divider|StageOut[237]~183_combout ) # ((\MainALU|Div0|auto_generated|divider|divider|StageOut[237]~224_combout ) # 
// (!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[237]~183_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[237]~224_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 .lut_mask = 16'h00EF;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N14
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout  = CARRY((!\MainALU|Div0|auto_generated|divider|divider|StageOut[238]~223_combout  & (!\MainALU|Div0|auto_generated|divider|divider|StageOut[238]~182_combout  & 
// !\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout )))

	.dataa(\MainALU|Div0|auto_generated|divider|divider|StageOut[238]~223_combout ),
	.datab(\MainALU|Div0|auto_generated|divider|divider|StageOut[238]~182_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout ),
	.combout(),
	.cout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout ));
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31 .lut_mask = 16'h0001;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N16
cycloneiv_lcell_comb \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32 (
// Equation(s):
// \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  = \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout ),
	.combout(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32 .lut_mask = 16'hF0F0;
defparam \MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N28
cycloneiv_lcell_comb \MainALU|Mux31~8 (
// Equation(s):
// \MainALU|Mux31~8_combout  = (\MainController|functionSelect [0] & (\MainALU|Mux31~7_combout )) # (!\MainController|functionSelect [0] & ((\MainController|functionSelect [1] & (\MainALU|Mux31~7_combout )) # (!\MainController|functionSelect [1] & 
// ((!\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout )))))

	.dataa(\MainALU|Mux31~7_combout ),
	.datab(\MainController|functionSelect [0]),
	.datac(\MainController|functionSelect [1]),
	.datad(\MainALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux31~8 .lut_mask = 16'hA8AB;
defparam \MainALU|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N26
cycloneiv_lcell_comb \MainALU|Mux31~12 (
// Equation(s):
// \MainALU|Mux31~12_combout  = (\MainALU|Mux31~11_combout  & ((\MainALU|Mux31~10_combout  & (\MainALU|ShiftLeft0~4_combout )) # (!\MainALU|Mux31~10_combout  & ((\MainALU|Mux31~8_combout ))))) # (!\MainALU|Mux31~11_combout  & (((!\MainALU|Mux31~10_combout 
// ))))

	.dataa(\MainALU|ShiftLeft0~4_combout ),
	.datab(\MainALU|Mux31~11_combout ),
	.datac(\MainALU|Mux31~10_combout ),
	.datad(\MainALU|Mux31~8_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux31~12 .lut_mask = 16'h8F83;
defparam \MainALU|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N18
cycloneiv_lcell_comb \MainALU|Mux31~4 (
// Equation(s):
// \MainALU|Mux31~4_combout  = (\MainALU|Mux31~3_combout  & ((\MainALU|ShiftRight0~7_combout ) # ((\MainALU|Mux31~2_combout )))) # (!\MainALU|Mux31~3_combout  & (((\MainController|arin [0] & !\MainALU|Mux31~2_combout ))))

	.dataa(\MainALU|ShiftRight0~7_combout ),
	.datab(\MainALU|Mux31~3_combout ),
	.datac(\MainController|arin [0]),
	.datad(\MainALU|Mux31~2_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux31~4 .lut_mask = 16'hCCB8;
defparam \MainALU|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N20
cycloneiv_lcell_comb \MainALU|Mux31~5 (
// Equation(s):
// \MainALU|Mux31~5_combout  = (\MainALU|Mux31~2_combout  & ((\MainALU|Mux31~4_combout  & (\MainALU|ShiftRight0~10_combout )) # (!\MainALU|Mux31~4_combout  & ((\MainController|arin [1]))))) # (!\MainALU|Mux31~2_combout  & (((\MainALU|Mux31~4_combout ))))

	.dataa(\MainALU|ShiftRight0~10_combout ),
	.datab(\MainController|arin [1]),
	.datac(\MainALU|Mux31~2_combout ),
	.datad(\MainALU|Mux31~4_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux31~5 .lut_mask = 16'hAFC0;
defparam \MainALU|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N20
cycloneiv_lcell_comb \MainALU|Mux31~13 (
// Equation(s):
// \MainALU|Mux31~13_combout  = (\MainALU|Mux31~6_combout  & ((\MainALU|Mux31~12_combout  & ((\MainALU|Mux31~5_combout ))) # (!\MainALU|Mux31~12_combout  & (\MainALU|ShiftRight0~6_combout )))) # (!\MainALU|Mux31~6_combout  & (((\MainALU|Mux31~12_combout ))))

	.dataa(\MainALU|Mux31~6_combout ),
	.datab(\MainALU|ShiftRight0~6_combout ),
	.datac(\MainALU|Mux31~12_combout ),
	.datad(\MainALU|Mux31~5_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux31~13 .lut_mask = 16'hF858;
defparam \MainALU|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N18
cycloneiv_lcell_comb \MainALU|Mux31~16 (
// Equation(s):
// \MainALU|Mux31~16_combout  = (\MainALU|Mux31~15_combout  & (((\MainALU|Mux31~17_combout  & \MainALU|Mux31~13_combout )) # (!\MainALU|Mux31~14_combout ))) # (!\MainALU|Mux31~15_combout  & (((\MainALU|Mux31~17_combout  & \MainALU|Mux31~13_combout ))))

	.dataa(\MainALU|Mux31~15_combout ),
	.datab(\MainALU|Mux31~14_combout ),
	.datac(\MainALU|Mux31~17_combout ),
	.datad(\MainALU|Mux31~13_combout ),
	.cin(gnd),
	.combout(\MainALU|Mux31~16_combout ),
	.cout());
// synopsys translate_off
defparam \MainALU|Mux31~16 .lut_mask = 16'hF222;
defparam \MainALU|Mux31~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N22
cycloneiv_lcell_comb \MainALU|dataAcc[0] (
// Equation(s):
// \MainALU|dataAcc [0] = (GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & ((\MainALU|Mux31~16_combout ))) # (!GLOBAL(\MainALU|WideOr0~0clkctrl_outclk ) & (\MainALU|dataAcc [0]))

	.dataa(\MainALU|dataAcc [0]),
	.datab(gnd),
	.datac(\MainALU|WideOr0~0clkctrl_outclk ),
	.datad(\MainALU|Mux31~16_combout ),
	.cin(gnd),
	.combout(\MainALU|dataAcc [0]),
	.cout());
// synopsys translate_off
defparam \MainALU|dataAcc[0] .lut_mask = 16'hFA0A;
defparam \MainALU|dataAcc[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y9_N1
cycloneiv_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y41_N8
cycloneiv_io_ibuf \portIn[0]~input (
	.i(portIn[0]),
	.ibar(gnd),
	.o(\portIn[0]~input_o ));
// synopsys translate_off
defparam \portIn[0]~input .bus_hold = "false";
defparam \portIn[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y16_N1
cycloneiv_io_ibuf \portIn[1]~input (
	.i(portIn[1]),
	.ibar(gnd),
	.o(\portIn[1]~input_o ));
// synopsys translate_off
defparam \portIn[1]~input .bus_hold = "false";
defparam \portIn[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N8
cycloneiv_io_ibuf \portIn[2]~input (
	.i(portIn[2]),
	.ibar(gnd),
	.o(\portIn[2]~input_o ));
// synopsys translate_off
defparam \portIn[2]~input .bus_hold = "false";
defparam \portIn[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N1
cycloneiv_io_ibuf \portIn[3]~input (
	.i(portIn[3]),
	.ibar(gnd),
	.o(\portIn[3]~input_o ));
// synopsys translate_off
defparam \portIn[3]~input .bus_hold = "false";
defparam \portIn[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
cycloneiv_io_ibuf \portIn[4]~input (
	.i(portIn[4]),
	.ibar(gnd),
	.o(\portIn[4]~input_o ));
// synopsys translate_off
defparam \portIn[4]~input .bus_hold = "false";
defparam \portIn[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y41_N15
cycloneiv_io_ibuf \portIn[5]~input (
	.i(portIn[5]),
	.ibar(gnd),
	.o(\portIn[5]~input_o ));
// synopsys translate_off
defparam \portIn[5]~input .bus_hold = "false";
defparam \portIn[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y41_N1
cycloneiv_io_ibuf \portIn[6]~input (
	.i(portIn[6]),
	.ibar(gnd),
	.o(\portIn[6]~input_o ));
// synopsys translate_off
defparam \portIn[6]~input .bus_hold = "false";
defparam \portIn[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y15_N8
cycloneiv_io_ibuf \portIn[7]~input (
	.i(portIn[7]),
	.ibar(gnd),
	.o(\portIn[7]~input_o ));
// synopsys translate_off
defparam \portIn[7]~input .bus_hold = "false";
defparam \portIn[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y41_N1
cycloneiv_io_ibuf \portIn[8]~input (
	.i(portIn[8]),
	.ibar(gnd),
	.o(\portIn[8]~input_o ));
// synopsys translate_off
defparam \portIn[8]~input .bus_hold = "false";
defparam \portIn[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N1
cycloneiv_io_ibuf \portIn[9]~input (
	.i(portIn[9]),
	.ibar(gnd),
	.o(\portIn[9]~input_o ));
// synopsys translate_off
defparam \portIn[9]~input .bus_hold = "false";
defparam \portIn[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneiv_io_ibuf \portIn[10]~input (
	.i(portIn[10]),
	.ibar(gnd),
	.o(\portIn[10]~input_o ));
// synopsys translate_off
defparam \portIn[10]~input .bus_hold = "false";
defparam \portIn[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N8
cycloneiv_io_ibuf \portIn[11]~input (
	.i(portIn[11]),
	.ibar(gnd),
	.o(\portIn[11]~input_o ));
// synopsys translate_off
defparam \portIn[11]~input .bus_hold = "false";
defparam \portIn[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
cycloneiv_io_ibuf \portIn[12]~input (
	.i(portIn[12]),
	.ibar(gnd),
	.o(\portIn[12]~input_o ));
// synopsys translate_off
defparam \portIn[12]~input .bus_hold = "false";
defparam \portIn[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y41_N8
cycloneiv_io_ibuf \portIn[13]~input (
	.i(portIn[13]),
	.ibar(gnd),
	.o(\portIn[13]~input_o ));
// synopsys translate_off
defparam \portIn[13]~input .bus_hold = "false";
defparam \portIn[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y41_N8
cycloneiv_io_ibuf \portIn[14]~input (
	.i(portIn[14]),
	.ibar(gnd),
	.o(\portIn[14]~input_o ));
// synopsys translate_off
defparam \portIn[14]~input .bus_hold = "false";
defparam \portIn[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneiv_io_ibuf \portIn[15]~input (
	.i(portIn[15]),
	.ibar(gnd),
	.o(\portIn[15]~input_o ));
// synopsys translate_off
defparam \portIn[15]~input .bus_hold = "false";
defparam \portIn[15]~input .simulate_z_as = "z";
// synopsys translate_on

assign portOut[0] = \portOut[0]~output_o ;

assign portOut[1] = \portOut[1]~output_o ;

assign portOut[2] = \portOut[2]~output_o ;

assign portOut[3] = \portOut[3]~output_o ;

assign portOut[4] = \portOut[4]~output_o ;

assign portOut[5] = \portOut[5]~output_o ;

assign portOut[6] = \portOut[6]~output_o ;

assign portOut[7] = \portOut[7]~output_o ;

assign portOut[8] = \portOut[8]~output_o ;

assign portOut[9] = \portOut[9]~output_o ;

assign portOut[10] = \portOut[10]~output_o ;

assign portOut[11] = \portOut[11]~output_o ;

assign portOut[12] = \portOut[12]~output_o ;

assign portOut[13] = \portOut[13]~output_o ;

assign portOut[14] = \portOut[14]~output_o ;

assign portOut[15] = \portOut[15]~output_o ;

assign Macc[0] = \Macc[0]~output_o ;

assign Macc[1] = \Macc[1]~output_o ;

assign Macc[2] = \Macc[2]~output_o ;

assign Macc[3] = \Macc[3]~output_o ;

assign Macc[4] = \Macc[4]~output_o ;

assign Macc[5] = \Macc[5]~output_o ;

assign Macc[6] = \Macc[6]~output_o ;

assign Macc[7] = \Macc[7]~output_o ;

assign Macc[8] = \Macc[8]~output_o ;

assign Macc[9] = \Macc[9]~output_o ;

assign Macc[10] = \Macc[10]~output_o ;

assign Macc[11] = \Macc[11]~output_o ;

assign Macc[12] = \Macc[12]~output_o ;

assign Macc[13] = \Macc[13]~output_o ;

assign Macc[14] = \Macc[14]~output_o ;

assign Macc[15] = \Macc[15]~output_o ;

assign MaccH[0] = \MaccH[0]~output_o ;

assign MaccH[1] = \MaccH[1]~output_o ;

assign MaccH[2] = \MaccH[2]~output_o ;

assign MaccH[3] = \MaccH[3]~output_o ;

assign MaccH[4] = \MaccH[4]~output_o ;

assign MaccH[5] = \MaccH[5]~output_o ;

assign MaccH[6] = \MaccH[6]~output_o ;

assign MaccH[7] = \MaccH[7]~output_o ;

assign MaccH[8] = \MaccH[8]~output_o ;

assign MaccH[9] = \MaccH[9]~output_o ;

assign MaccH[10] = \MaccH[10]~output_o ;

assign MaccH[11] = \MaccH[11]~output_o ;

assign MaccH[12] = \MaccH[12]~output_o ;

assign MaccH[13] = \MaccH[13]~output_o ;

assign MaccH[14] = \MaccH[14]~output_o ;

assign MaccH[15] = \MaccH[15]~output_o ;

assign testout[0] = \testout[0]~output_o ;

assign testout[1] = \testout[1]~output_o ;

assign testout[2] = \testout[2]~output_o ;

assign testout[3] = \testout[3]~output_o ;

assign testout[4] = \testout[4]~output_o ;

assign testout[5] = \testout[5]~output_o ;

assign testout[6] = \testout[6]~output_o ;

assign testout[7] = \testout[7]~output_o ;

assign testout[8] = \testout[8]~output_o ;

assign testout[9] = \testout[9]~output_o ;

assign testout[10] = \testout[10]~output_o ;

assign testout[11] = \testout[11]~output_o ;

assign testout[12] = \testout[12]~output_o ;

assign testout[13] = \testout[13]~output_o ;

assign testout[14] = \testout[14]~output_o ;

assign testout[15] = \testout[15]~output_o ;

assign McodeOut[0] = \McodeOut[0]~output_o ;

assign McodeOut[1] = \McodeOut[1]~output_o ;

assign McodeOut[2] = \McodeOut[2]~output_o ;

assign McodeOut[3] = \McodeOut[3]~output_o ;

assign McodeOut[4] = \McodeOut[4]~output_o ;

assign McodeOut[5] = \McodeOut[5]~output_o ;

assign McodeOut[6] = \McodeOut[6]~output_o ;

assign McodeOut[7] = \McodeOut[7]~output_o ;

assign McodeOut[8] = \McodeOut[8]~output_o ;

assign McodeOut[9] = \McodeOut[9]~output_o ;

assign McodeOut[10] = \McodeOut[10]~output_o ;

assign McodeOut[11] = \McodeOut[11]~output_o ;

assign McodeOut[12] = \McodeOut[12]~output_o ;

assign McodeOut[13] = \McodeOut[13]~output_o ;

assign McodeOut[14] = \McodeOut[14]~output_o ;

assign McodeOut[15] = \McodeOut[15]~output_o ;

endmodule
