// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : liteeth_core.v
// Device     : 
// LiteX sha1 : 1629e49
// Date       : 2026-01-07 23:45:26
//------------------------------------------------------------------------------

`timescale 1ns / 1ps

//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module liteeth_udp_stream_rgmii (
    input  wire          rgmii_clocks_rx,
    output wire          rgmii_clocks_tx,
    input  wire          rgmii_int_n,
    output wire          rgmii_mdc,
    inout  wire          rgmii_mdio,
    output wire          rgmii_rst_n,
    input  wire          rgmii_rx_ctl,
    input  wire    [3:0] rgmii_rx_data,
    output wire          rgmii_tx_ctl,
    output wire    [3:0] rgmii_tx_data,
    input  wire          sys_clock,
    input  wire          sys_reset,
    input  wire   [31:0] udp0_sink_data,
    input  wire          udp0_sink_last,
    output wire          udp0_sink_ready,
    input  wire          udp0_sink_valid,
    output wire   [31:0] udp0_source_data,
    output wire          udp0_source_error,
    output wire          udp0_source_last,
    input  wire          udp0_source_ready,
    output wire          udp0_source_valid,
    input  wire   [31:0] udp1_ip_address,
    input  wire   [31:0] udp1_sink_data,
    input  wire          udp1_sink_last,
    output wire          udp1_sink_ready,
    input  wire          udp1_sink_valid,
    output wire   [31:0] udp1_source_data,
    output wire          udp1_source_error,
    output wire          udp1_source_last,
    input  wire          udp1_source_ready,
    output wire          udp1_source_valid,
    input  wire   [15:0] udp1_udp_port
);


//------------------------------------------------------------------------------
// Hierarchy
//------------------------------------------------------------------------------

/*
UDPCore
└─── bus (SoCBusHandler)
└─── csr (SoCCSRHandler)
└─── irq (SoCIRQHandler)
└─── ctrl (SoCController)
└─── cpu (CPUNone)
└─── crg (CRG)
└─── ethphy (LiteEthPHYRGMII)
│    └─── crg (LiteEthPHYRGMIICRG)
│    │    └─── pll (S7PLL)
│    │    │    └─── [FDCE]
│    │    │    └─── [FDCE]
│    │    │    └─── [FDCE]
│    │    │    └─── [PLLE2_ADV]
│    │    │    └─── [FDCE]
│    │    │    └─── [FDCE]
│    │    │    └─── [FDCE]
│    │    │    └─── [FDCE]
│    │    │    └─── [FDCE]
│    │    │    └─── [BUFG]
│    │    │    └─── [BUFG]
│    │    └─── [IBUF]
│    │    └─── [ODDR]
│    │    └─── [OBUF]
│    │    └─── [BUFG]
│    └─── tx (LiteEthPHYRGMIITX)
│    │    └─── [ODDR]
│    │    └─── [OBUF]
│    │    └─── [ODDR]
│    │    └─── [OBUF]
│    │    └─── [OBUF]
│    │    └─── [ODDR]
│    │    └─── [OBUF]
│    │    └─── [OBUF]
│    │    └─── [ODDR]
│    │    └─── [ODDR]
│    └─── rx (LiteEthPHYRGMIIRX)
│    │    └─── [IBUF]
│    │    └─── [IDDR]
│    │    └─── [IBUF]
│    │    └─── [IDELAYE2]
│    │    └─── [IDDR]
│    │    └─── [IBUF]
│    │    └─── [IDELAYE2]
│    │    └─── [IDDR]
│    │    └─── [IBUF]
│    │    └─── [IDDR]
│    │    └─── [IBUF]
│    │    └─── [IDELAYE2]
│    │    └─── [IDELAYE2]
│    │    └─── [IDDR]
│    │    └─── [IDELAYE2]
│    └─── mdio (LiteEthPHYMDIO)
└─── core (LiteEthUDPIPCore)
│    └─── mac (LiteEthMAC)
│    │    └─── core (LiteEthMACCore)
│    │    │    └─── tx_datapath (TXDatapath)
│    │    │    │    └─── clockdomaincrossing_0* (ClockDomainCrossing)
│    │    │    │    │    └─── asyncfifo_0* (AsyncFIFO)
│    │    │    │    │    │    └─── fifo (AsyncFIFO)
│    │    │    │    │    │    │    └─── graycounter_0* (GrayCounter)
│    │    │    │    │    │    │    └─── graycounter_1* (GrayCounter)
│    │    │    │    └─── liteethmacpaddinginserter_0* (LiteEthMACPaddingInserter)
│    │    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── liteethmaccrc32inserter_0* (LiteEthMACCRC32Inserter)
│    │    │    │    │    └─── crc (LiteEthMACCRC32)
│    │    │    │    │    │    └─── liteethmaccrcengine_0* (LiteEthMACCRCEngine)
│    │    │    │    │    └─── fsm (FSM)
│    │    │    │    │    └─── buffer_0* (Buffer)
│    │    │    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    │    │    └─── pipeline (Pipeline)
│    │    │    │    └─── liteethmacpreambleinserter_0* (LiteEthMACPreambleInserter)
│    │    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── liteethmacgap_0* (LiteEthMACGap)
│    │    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── pipeline_0* (Pipeline)
│    │    │    └─── rx_datapath (RXDatapath)
│    │    │    │    └─── liteethmacpreamblechecker_0* (LiteEthMACPreambleChecker)
│    │    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── pulsesynchronizer_0* (PulseSynchronizer)
│    │    │    │    └─── liteethmaccrc32checker_0* (LiteEthMACCRC32Checker)
│    │    │    │    │    └─── crc (LiteEthMACCRC32Check)
│    │    │    │    │    │    └─── engine (LiteEthMACCRCEngine)
│    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    │    │    └─── fsm (FSM)
│    │    │    │    │    └─── buffer_0* (Buffer)
│    │    │    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    │    │    └─── pipeline (Pipeline)
│    │    │    │    └─── pulsesynchronizer_1* (PulseSynchronizer)
│    │    │    │    └─── liteethmacpaddingchecker_0* (LiteEthMACPaddingChecker)
│    │    │    │    └─── clockdomaincrossing_0* (ClockDomainCrossing)
│    │    │    │    │    └─── asyncfifo_0* (AsyncFIFO)
│    │    │    │    │    │    └─── fifo (AsyncFIFO)
│    │    │    │    │    │    │    └─── graycounter_0* (GrayCounter)
│    │    │    │    │    │    │    └─── graycounter_1* (GrayCounter)
│    │    │    │    └─── pipeline_0* (Pipeline)
│    │    └─── crossbar (LiteEthMACCrossbar)
│    │    │    └─── arbiter (Arbiter)
│    │    │    │    └─── rr (RoundRobin)
│    │    │    │    └─── status_0* (Status)
│    │    │    │    └─── status_1* (Status)
│    │    │    └─── dispatcher (Dispatcher)
│    │    │    │    └─── status_0* (Status)
│    │    └─── packetizer (LiteEthMACPacketizer)
│    │    │    └─── fsm (FSM)
│    │    │    └─── last_be_fsm (FSM)
│    │    └─── depacketizer (LiteEthMACDepacketizer)
│    │    │    └─── fsm (FSM)
│    │    │    └─── last_be_fsm (FSM)
│    └─── arp (LiteEthARP)
│    │    └─── tx (LiteEthARPTX)
│    │    │    └─── packetizer (LiteEthARPPacketizer)
│    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── last_be_fsm (FSM)
│    │    │    └─── fsm (FSM)
│    │    └─── rx (LiteEthARPRX)
│    │    │    └─── depacketizer (LiteEthARPDepacketizer)
│    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── last_be_fsm (FSM)
│    │    │    └─── fsm (FSM)
│    │    └─── table (LiteEthARPTable)
│    │    │    └─── request_timer (WaitTimer)
│    │    │    └─── cache (LiteEthARPCache)
│    │    │    │    └─── clear_timer (WaitTimer)
│    │    │    │    └─── fsm (FSM)
│    │    │    └─── fsm (FSM)
│    └─── ip (LiteEthIP)
│    │    └─── tx (LiteEthIPTX)
│    │    │    └─── buffer (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── checksum (LiteEthIPV4Checksum)
│    │    │    └─── packetizer (LiteEthIPV4Packetizer)
│    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── last_be_fsm (FSM)
│    │    │    └─── fsm (FSM)
│    │    └─── rx (LiteEthIPRX)
│    │    │    └─── depacketizer (LiteEthIPV4Depacketizer)
│    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── last_be_fsm (FSM)
│    │    │    └─── checksum (LiteEthIPV4Checksum)
│    │    │    └─── fsm (FSM)
│    │    └─── crossbar (LiteEthIPV4Crossbar)
│    │    │    └─── arbiter (Arbiter)
│    │    │    │    └─── rr (RoundRobin)
│    │    │    │    └─── status_0* (Status)
│    │    │    │    └─── status_1* (Status)
│    │    │    └─── dispatcher (Dispatcher)
│    │    │    │    └─── status_0* (Status)
│    └─── icmp (LiteEthICMP)
│    │    └─── tx (LiteEthICMPTX)
│    │    │    └─── packetizer (LiteEthICMPPacketizer)
│    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── last_be_fsm (FSM)
│    │    │    └─── fsm (FSM)
│    │    └─── rx (LiteEthICMPRX)
│    │    │    └─── depacketizer (LiteEthICMPDepacketizer)
│    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── last_be_fsm (FSM)
│    │    │    └─── fsm (FSM)
│    │    └─── echo (LiteEthICMPEcho)
│    │    │    └─── buffer (PacketFIFO)
│    │    │    │    └─── payload_fifo (SyncFIFO)
│    │    │    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    │    └─── param_fifo (SyncFIFO)
│    │    │    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    │    │    └─── fifo (SyncFIFO)
│    └─── udp (LiteEthUDP)
│    │    └─── tx (LiteEthUDPTX)
│    │    │    └─── packetizer (LiteEthUDPPacketizer)
│    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── last_be_fsm (FSM)
│    │    │    └─── fsm (FSM)
│    │    └─── rx (LiteEthUDPRX)
│    │    │    └─── depacketizer (LiteEthUDPDepacketizer)
│    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── last_be_fsm (FSM)
│    │    │    └─── fsm (FSM)
│    │    └─── crossbar (LiteEthUDPCrossbar)
│    │    │    └─── tx_cdc (ClockDomainCrossing)
│    │    │    └─── tx_converter (StrideConverter)
│    │    │    │    └─── converter_0* (Converter)
│    │    │    │    │    └─── _downconverter_0* (_DownConverter)
│    │    │    └─── rx_converter (StrideConverter)
│    │    │    │    └─── converter_0* (Converter)
│    │    │    │    │    └─── _upconverter_0* (_UpConverter)
│    │    │    └─── rx_cdc (ClockDomainCrossing)
│    │    │    └─── tx_cdc (ClockDomainCrossing)
│    │    │    └─── tx_converter (StrideConverter)
│    │    │    │    └─── converter_0* (Converter)
│    │    │    │    │    └─── _downconverter_0* (_DownConverter)
│    │    │    └─── rx_converter (StrideConverter)
│    │    │    │    └─── converter_0* (Converter)
│    │    │    │    │    └─── _upconverter_0* (_UpConverter)
│    │    │    └─── rx_cdc (ClockDomainCrossing)
│    │    │    └─── arbiter (Arbiter)
│    │    │    │    └─── rr (RoundRobin)
│    │    │    │    └─── status_0* (Status)
│    │    │    │    └─── status_1* (Status)
│    │    │    └─── dispatcher (Dispatcher)
│    │    │    │    └─── status_0* (Status)
└─── liteethudpstreamer_0* (LiteEthUDPStreamer)
│    └─── tx (LiteEthStream2UDPTX)
│    │    └─── fifo (SyncFIFO)
│    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    └─── fsm (FSM)
│    └─── rx (LiteEthUDP2StreamRX)
│    │    └─── fifo (SyncFIFO)
│    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    └─── fifo (SyncFIFO)
└─── liteethudpstreamer_1* (LiteEthUDPStreamer)
│    └─── tx (LiteEthStream2UDPTX)
│    │    └─── fifo (SyncFIFO)
│    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    └─── fsm (FSM)
│    └─── rx (LiteEthUDP2StreamRX)
│    │    └─── fifo (SyncFIFO)
│    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    └─── fifo (SyncFIFO)
└─── csr_bridge (Wishbone2CSR)
│    └─── fsm (FSM)
└─── csr_bankarray (CSRBankArray)
│    └─── csrbank_0* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    └─── csrbank_1* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
└─── csr_interconnect (InterconnectShared)
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
* : Generated name.
[]: BlackBox.
*/

//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

wire   [13:0] adr;
wire          arp_mac_port_sink_first;
wire          arp_mac_port_sink_last;
wire    [7:0] arp_mac_port_sink_payload_data;
wire          arp_mac_port_sink_payload_error;
wire   [15:0] arp_mac_port_sink_payload_ethernet_type;
wire          arp_mac_port_sink_payload_last_be;
wire   [47:0] arp_mac_port_sink_payload_sender_mac;
wire   [47:0] arp_mac_port_sink_payload_target_mac;
reg           arp_mac_port_sink_ready = 1'd0;
wire          arp_mac_port_sink_valid;
reg           arp_mac_port_source_first = 1'd0;
reg           arp_mac_port_source_last = 1'd0;
reg     [7:0] arp_mac_port_source_payload_data = 8'd0;
reg           arp_mac_port_source_payload_error = 1'd0;
reg    [15:0] arp_mac_port_source_payload_ethernet_type = 16'd0;
reg           arp_mac_port_source_payload_last_be = 1'd0;
reg    [47:0] arp_mac_port_source_payload_sender_mac = 48'd0;
reg    [47:0] arp_mac_port_source_payload_target_mac = 48'd0;
wire          arp_mac_port_source_ready;
reg           arp_mac_port_source_valid = 1'd0;
reg     [4:0] arp_rx_depacketizer_count = 5'd0;
reg     [4:0] arp_rx_depacketizer_count_liteetharp_fsm0_next_value2 = 5'd0;
reg           arp_rx_depacketizer_count_liteetharp_fsm0_next_value_ce2 = 1'd0;
reg           arp_rx_depacketizer_delayed_last_be = 1'd0;
reg           arp_rx_depacketizer_delayed_last_be_liteetharp_fsm1_next_value1 = 1'd0;
reg           arp_rx_depacketizer_delayed_last_be_liteetharp_fsm1_next_value_ce1 = 1'd0;
reg           arp_rx_depacketizer_fsm_from_idle = 1'd0;
reg           arp_rx_depacketizer_fsm_from_idle_liteetharp_fsm0_next_value3 = 1'd0;
reg           arp_rx_depacketizer_fsm_from_idle_liteetharp_fsm0_next_value_ce3 = 1'd0;
wire  [223:0] arp_rx_depacketizer_header;
wire          arp_rx_depacketizer_is_in_copy;
reg           arp_rx_depacketizer_is_ongoing0 = 1'd0;
reg           arp_rx_depacketizer_is_ongoing1 = 1'd0;
reg           arp_rx_depacketizer_is_ongoing2 = 1'd0;
reg           arp_rx_depacketizer_is_ongoing3 = 1'd0;
wire          arp_rx_depacketizer_new_last_be;
reg           arp_rx_depacketizer_sink_d_last = 1'd0;
wire          arp_rx_depacketizer_sink_first;
wire          arp_rx_depacketizer_sink_last;
wire          arp_rx_depacketizer_sink_last_be;
wire    [7:0] arp_rx_depacketizer_sink_payload_data;
wire          arp_rx_depacketizer_sink_payload_error;
wire   [15:0] arp_rx_depacketizer_sink_payload_ethernet_type;
wire          arp_rx_depacketizer_sink_payload_last_be;
wire   [47:0] arp_rx_depacketizer_sink_payload_sender_mac;
wire   [47:0] arp_rx_depacketizer_sink_payload_target_mac;
reg           arp_rx_depacketizer_sink_ready = 1'd0;
wire          arp_rx_depacketizer_sink_valid;
reg           arp_rx_depacketizer_source_last = 1'd0;
reg           arp_rx_depacketizer_source_last_a = 1'd0;
reg           arp_rx_depacketizer_source_last_b = 1'd0;
reg           arp_rx_depacketizer_source_last_s = 1'd0;
wire    [7:0] arp_rx_depacketizer_source_param_hwsize;
wire   [15:0] arp_rx_depacketizer_source_param_hwtype;
wire   [15:0] arp_rx_depacketizer_source_param_opcode;
wire   [15:0] arp_rx_depacketizer_source_param_proto;
wire    [7:0] arp_rx_depacketizer_source_param_protosize;
wire   [31:0] arp_rx_depacketizer_source_param_sender_ip;
wire   [47:0] arp_rx_depacketizer_source_param_sender_mac;
wire   [31:0] arp_rx_depacketizer_source_param_target_ip;
wire   [47:0] arp_rx_depacketizer_source_param_target_mac;
reg     [7:0] arp_rx_depacketizer_source_payload_data = 8'd0;
wire          arp_rx_depacketizer_source_payload_error;
reg           arp_rx_depacketizer_source_payload_last_be = 1'd0;
reg           arp_rx_depacketizer_source_ready = 1'd0;
reg           arp_rx_depacketizer_source_valid = 1'd0;
reg   [223:0] arp_rx_depacketizer_sr = 224'd0;
reg           arp_rx_depacketizer_sr_shift = 1'd0;
reg           arp_rx_depacketizer_sr_shift_leftover = 1'd0;
reg           arp_rx_depacketizer_was_in_copy = 1'd0;
reg           arp_rx_reply = 1'd0;
reg           arp_rx_request = 1'd0;
wire          arp_rx_sink_sink_first;
wire          arp_rx_sink_sink_last;
wire    [7:0] arp_rx_sink_sink_payload_data;
wire          arp_rx_sink_sink_payload_error;
wire   [15:0] arp_rx_sink_sink_payload_ethernet_type;
wire          arp_rx_sink_sink_payload_last_be;
wire   [47:0] arp_rx_sink_sink_payload_sender_mac;
wire   [47:0] arp_rx_sink_sink_payload_target_mac;
wire          arp_rx_sink_sink_ready;
wire          arp_rx_sink_sink_valid;
reg           arp_rx_source_source_first = 1'd0;
reg           arp_rx_source_source_last = 1'd0;
wire   [31:0] arp_rx_source_source_payload_ip_address;
wire   [47:0] arp_rx_source_source_payload_mac_address;
reg           arp_rx_source_source_payload_reply = 1'd0;
reg           arp_rx_source_source_payload_request = 1'd0;
wire          arp_rx_source_source_ready;
reg           arp_rx_source_source_valid = 1'd0;
reg           arp_rx_valid = 1'd0;
reg           arp_table_cache_clear_enable = 1'd1;
reg    [26:0] arp_table_cache_count = 27'd125000000;
wire          arp_table_cache_done;
reg           arp_table_cache_enable = 1'd1;
reg           arp_table_cache_error = 1'd0;
reg           arp_table_cache_error_liteetharp_liteetharpcache_next_value2 = 1'd0;
reg           arp_table_cache_error_liteetharp_liteetharpcache_next_value_ce2 = 1'd0;
reg           arp_table_cache_mem_rd_port_adr = 1'd0;
wire   [80:0] arp_table_cache_mem_rd_port_dat_r;
wire   [31:0] arp_table_cache_mem_rd_port_ip_address;
wire   [47:0] arp_table_cache_mem_rd_port_mac_address;
wire          arp_table_cache_mem_rd_port_valid;
reg           arp_table_cache_mem_wr_port_adr = 1'd0;
wire   [80:0] arp_table_cache_mem_wr_port_dat_r;
reg    [80:0] arp_table_cache_mem_wr_port_dat_w = 81'd0;
reg    [31:0] arp_table_cache_mem_wr_port_ip_address = 32'd0;
reg    [47:0] arp_table_cache_mem_wr_port_mac_address = 48'd0;
reg           arp_table_cache_mem_wr_port_valid = 1'd0;
reg           arp_table_cache_mem_wr_port_we = 1'd0;
reg    [31:0] arp_table_cache_request_payload_ip_address = 32'd0;
reg           arp_table_cache_request_ready = 1'd0;
reg           arp_table_cache_request_valid = 1'd0;
reg           arp_table_cache_response_payload_error = 1'd0;
reg    [47:0] arp_table_cache_response_payload_mac_address = 48'd0;
reg           arp_table_cache_response_valid = 1'd0;
reg           arp_table_cache_search_count = 1'd0;
reg           arp_table_cache_search_count_liteetharp_liteetharpcache_next_value1 = 1'd0;
reg           arp_table_cache_search_count_liteetharp_liteetharpcache_next_value_ce1 = 1'd0;
reg           arp_table_cache_update_count = 1'd0;
reg           arp_table_cache_update_count_liteetharp_liteetharpcache_next_value0 = 1'd0;
reg           arp_table_cache_update_count_liteetharp_liteetharpcache_next_value_ce0 = 1'd0;
reg    [31:0] arp_table_cache_update_payload_ip_address = 32'd0;
reg    [47:0] arp_table_cache_update_payload_mac_address = 48'd0;
reg           arp_table_cache_update_ready = 1'd0;
reg           arp_table_cache_update_valid = 1'd0;
reg           arp_table_cache_wait = 1'd0;
reg     [2:0] arp_table_request_counter = 3'd0;
reg     [2:0] arp_table_request_counter_liteetharp_fsm_next_value3 = 3'd0;
reg           arp_table_request_counter_liteetharp_fsm_next_value_ce3 = 1'd0;
reg    [31:0] arp_table_request_ip_address = 32'd0;
reg    [31:0] arp_table_request_ip_address_liteetharp_fsm_next_value4 = 32'd0;
reg           arp_table_request_ip_address_liteetharp_fsm_next_value_ce4 = 1'd0;
reg           arp_table_request_pending = 1'd0;
reg           arp_table_request_pending_liteetharp_fsm_next_value0 = 1'd0;
reg           arp_table_request_pending_liteetharp_fsm_next_value_ce0 = 1'd0;
wire   [31:0] arp_table_request_request_payload_ip_address;
reg           arp_table_request_request_ready = 1'd0;
reg           arp_table_request_request_valid = 1'd0;
reg    [23:0] arp_table_request_timer_count = 24'd12500000;
wire          arp_table_request_timer_done;
wire          arp_table_request_timer_wait;
reg           arp_table_response_response_payload_failed = 1'd0;
reg           arp_table_response_response_payload_failed_liteetharp_fsm_next_value2 = 1'd0;
reg           arp_table_response_response_payload_failed_liteetharp_fsm_next_value_ce2 = 1'd0;
reg    [47:0] arp_table_response_response_payload_mac_address = 48'd0;
reg    [47:0] arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 = 48'd0;
reg           arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value_ce1 = 1'd0;
reg           arp_table_response_response_ready = 1'd0;
reg           arp_table_response_response_valid = 1'd0;
wire          arp_table_sink_first;
wire          arp_table_sink_last;
wire   [31:0] arp_table_sink_payload_ip_address;
wire   [47:0] arp_table_sink_payload_mac_address;
wire          arp_table_sink_payload_reply;
wire          arp_table_sink_payload_request;
reg           arp_table_sink_ready = 1'd0;
wire          arp_table_sink_valid;
reg           arp_table_source_first = 1'd0;
reg           arp_table_source_last = 1'd0;
reg    [31:0] arp_table_source_payload_ip_address = 32'd0;
reg    [47:0] arp_table_source_payload_mac_address = 48'd0;
reg           arp_table_source_payload_reply = 1'd0;
reg           arp_table_source_payload_request = 1'd0;
wire          arp_table_source_ready;
reg           arp_table_source_valid = 1'd0;
reg     [5:0] arp_tx_counter = 6'd0;
reg     [5:0] arp_tx_counter_liteetharp_next_value = 6'd0;
reg           arp_tx_counter_liteetharp_next_value_ce = 1'd0;
reg     [4:0] arp_tx_packetizer_count = 5'd0;
reg     [4:0] arp_tx_packetizer_count_liteetharp_fsm0_next_value0 = 5'd0;
reg           arp_tx_packetizer_count_liteetharp_fsm0_next_value_ce0 = 1'd0;
reg           arp_tx_packetizer_delayed_last_be = 1'd0;
reg           arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value0 = 1'd0;
reg           arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value_ce0 = 1'd0;
reg           arp_tx_packetizer_fsm_from_idle = 1'd0;
reg           arp_tx_packetizer_fsm_from_idle_liteetharp_fsm0_next_value1 = 1'd0;
reg           arp_tx_packetizer_fsm_from_idle_liteetharp_fsm0_next_value_ce1 = 1'd0;
reg   [223:0] arp_tx_packetizer_header = 224'd0;
wire          arp_tx_packetizer_in_data_copy;
reg           arp_tx_packetizer_is_ongoing0 = 1'd0;
reg           arp_tx_packetizer_is_ongoing1 = 1'd0;
reg           arp_tx_packetizer_is_ongoing2 = 1'd0;
wire          arp_tx_packetizer_new_last_be;
wire          arp_tx_packetizer_sink_last;
wire          arp_tx_packetizer_sink_last_be;
wire    [7:0] arp_tx_packetizer_sink_param_hwsize;
wire   [15:0] arp_tx_packetizer_sink_param_hwtype;
reg    [15:0] arp_tx_packetizer_sink_param_opcode = 16'd0;
wire   [15:0] arp_tx_packetizer_sink_param_proto;
wire    [7:0] arp_tx_packetizer_sink_param_protosize;
wire   [31:0] arp_tx_packetizer_sink_param_sender_ip;
wire   [47:0] arp_tx_packetizer_sink_param_sender_mac;
wire   [31:0] arp_tx_packetizer_sink_param_target_ip;
reg    [47:0] arp_tx_packetizer_sink_param_target_mac = 48'd0;
reg     [7:0] arp_tx_packetizer_sink_payload_data = 8'd0;
reg           arp_tx_packetizer_sink_payload_error = 1'd0;
reg           arp_tx_packetizer_sink_payload_last_be = 1'd0;
reg           arp_tx_packetizer_sink_ready = 1'd0;
reg           arp_tx_packetizer_sink_valid = 1'd0;
reg           arp_tx_packetizer_source_first = 1'd0;
reg           arp_tx_packetizer_source_last = 1'd0;
reg           arp_tx_packetizer_source_last_a = 1'd0;
reg           arp_tx_packetizer_source_last_b = 1'd0;
reg           arp_tx_packetizer_source_last_s = 1'd0;
reg     [7:0] arp_tx_packetizer_source_payload_data = 8'd0;
wire          arp_tx_packetizer_source_payload_error;
reg    [15:0] arp_tx_packetizer_source_payload_ethernet_type = 16'd0;
reg           arp_tx_packetizer_source_payload_last_be = 1'd0;
reg    [47:0] arp_tx_packetizer_source_payload_sender_mac = 48'd0;
reg    [47:0] arp_tx_packetizer_source_payload_target_mac = 48'd0;
reg           arp_tx_packetizer_source_ready = 1'd0;
reg           arp_tx_packetizer_source_valid = 1'd0;
reg   [223:0] arp_tx_packetizer_sr = 224'd0;
reg           arp_tx_packetizer_sr_load = 1'd0;
reg           arp_tx_packetizer_sr_shift = 1'd0;
wire          arp_tx_sink_sink_first;
wire          arp_tx_sink_sink_last;
wire   [31:0] arp_tx_sink_sink_payload_ip_address;
wire   [47:0] arp_tx_sink_sink_payload_mac_address;
wire          arp_tx_sink_sink_payload_reply;
wire          arp_tx_sink_sink_payload_request;
reg           arp_tx_sink_sink_ready = 1'd0;
wire          arp_tx_sink_sink_valid;
wire          arp_tx_source_source_first;
wire          arp_tx_source_source_last;
wire    [7:0] arp_tx_source_source_payload_data;
wire          arp_tx_source_source_payload_error;
reg    [15:0] arp_tx_source_source_payload_ethernet_type = 16'd0;
wire          arp_tx_source_source_payload_last_be;
reg    [47:0] arp_tx_source_source_payload_sender_mac = 48'd0;
reg    [47:0] arp_tx_source_source_payload_target_mac = 48'd0;
wire          arp_tx_source_source_ready;
reg           arp_tx_source_source_valid = 1'd0;
wire          crossbar_sink_first;
wire          crossbar_sink_last;
wire   [15:0] crossbar_sink_param_dst_port;
wire   [31:0] crossbar_sink_param_ip_address;
wire   [15:0] crossbar_sink_param_length;
wire   [15:0] crossbar_sink_param_src_port;
wire    [7:0] crossbar_sink_payload_data;
wire          crossbar_sink_payload_error;
wire          crossbar_sink_payload_last_be;
reg           crossbar_sink_ready = 1'd0;
wire          crossbar_sink_valid;
reg           crossbar_source_first = 1'd0;
reg           crossbar_source_last = 1'd0;
reg    [15:0] crossbar_source_param_dst_port = 16'd0;
reg    [31:0] crossbar_source_param_ip_address = 32'd0;
reg    [15:0] crossbar_source_param_length = 16'd0;
reg    [15:0] crossbar_source_param_src_port = 16'd0;
reg     [7:0] crossbar_source_payload_data = 8'd0;
reg           crossbar_source_payload_error = 1'd0;
reg           crossbar_source_payload_last_be = 1'd0;
wire          crossbar_source_ready;
reg           crossbar_source_valid = 1'd0;
wire   [31:0] csrbank0_bus_errors_r;
reg           csrbank0_bus_errors_re = 1'd0;
wire   [31:0] csrbank0_bus_errors_w;
reg           csrbank0_bus_errors_we = 1'd0;
wire    [1:0] csrbank0_reset0_r;
reg           csrbank0_reset0_re = 1'd0;
wire    [1:0] csrbank0_reset0_w;
reg           csrbank0_reset0_we = 1'd0;
wire   [31:0] csrbank0_scratch0_r;
reg           csrbank0_scratch0_re = 1'd0;
wire   [31:0] csrbank0_scratch0_w;
reg           csrbank0_scratch0_we = 1'd0;
wire          csrbank0_sel;
wire          csrbank1_crg_reset0_r;
reg           csrbank1_crg_reset0_re = 1'd0;
wire          csrbank1_crg_reset0_w;
reg           csrbank1_crg_reset0_we = 1'd0;
wire          csrbank1_mdio_r_r;
reg           csrbank1_mdio_r_re = 1'd0;
wire          csrbank1_mdio_r_w;
reg           csrbank1_mdio_r_we = 1'd0;
wire    [2:0] csrbank1_mdio_w0_r;
reg           csrbank1_mdio_w0_re = 1'd0;
wire    [2:0] csrbank1_mdio_w0_w;
reg           csrbank1_mdio_w0_we = 1'd0;
wire          csrbank1_sel;
wire   [31:0] dat_r;
wire   [31:0] dat_w;
(* dont_touch = "true" *)
wire          eth_rx_clk;
wire          eth_rx_rst;
(* dont_touch = "true" *)
wire          eth_tx_clk;
wire          eth_tx_delayed_clk;
wire          eth_tx_rst;
reg           ethphy__r_re = 1'd0;
reg           ethphy__r_status = 1'd0;
wire          ethphy__r_we;
reg           ethphy__w_re = 1'd0;
reg     [2:0] ethphy__w_storage = 3'd0;
wire          ethphy_clkin;
wire          ethphy_clkout0;
wire          ethphy_clkout1;
wire          ethphy_clkout_buf0;
wire          ethphy_clkout_buf1;
wire          ethphy_data_oe;
wire          ethphy_data_r;
wire          ethphy_data_w;
wire          ethphy_eth_rx_clk_ibuf;
wire          ethphy_eth_tx_clk_obuf;
wire          ethphy_liteethphyrgmiirx;
wire          ethphy_liteethphyrgmiirx_last;
wire          ethphy_liteethphyrgmiirx_rx_ctl;
reg           ethphy_liteethphyrgmiirx_rx_ctl_d = 1'd0;
wire          ethphy_liteethphyrgmiirx_rx_ctl_ibuf;
wire          ethphy_liteethphyrgmiirx_rx_ctl_idelay;
wire    [7:0] ethphy_liteethphyrgmiirx_rx_data;
wire    [3:0] ethphy_liteethphyrgmiirx_rx_data_ibuf;
wire    [3:0] ethphy_liteethphyrgmiirx_rx_data_idelay;
reg           ethphy_liteethphyrgmiirx_source_first = 1'd0;
wire          ethphy_liteethphyrgmiirx_source_last;
reg     [7:0] ethphy_liteethphyrgmiirx_source_payload_data = 8'd0;
reg           ethphy_liteethphyrgmiirx_source_payload_error = 1'd0;
reg           ethphy_liteethphyrgmiirx_source_payload_last_be = 1'd0;
wire          ethphy_liteethphyrgmiirx_source_ready;
reg           ethphy_liteethphyrgmiirx_source_valid = 1'd0;
wire          ethphy_locked;
wire          ethphy_mdc;
wire          ethphy_oe;
reg           ethphy_power_down = 1'd0;
reg           ethphy_r = 1'd0;
reg           ethphy_reset0 = 1'd0;
wire          ethphy_reset1;
reg           ethphy_reset_re = 1'd0;
reg           ethphy_reset_storage = 1'd0;
wire          ethphy_sink_first;
wire          ethphy_sink_last;
wire    [7:0] ethphy_sink_payload_data;
wire          ethphy_sink_payload_error;
wire          ethphy_sink_payload_last_be;
wire          ethphy_sink_ready;
wire          ethphy_sink_valid;
wire          ethphy_tx_ctl_obuf;
wire    [3:0] ethphy_tx_data_obuf;
wire          ethphy_w;
reg     [2:0] fsm_next_state = 3'd0;
reg     [2:0] fsm_state = 3'd0;
reg           icmp_echo_param_fifo_consume = 1'd0;
wire          icmp_echo_param_fifo_do_read;
wire          icmp_echo_param_fifo_fifo_in_first;
wire          icmp_echo_param_fifo_fifo_in_last;
wire   [15:0] icmp_echo_param_fifo_fifo_in_param_checksum;
wire    [7:0] icmp_echo_param_fifo_fifo_in_param_code;
wire   [31:0] icmp_echo_param_fifo_fifo_in_param_ip_address;
wire   [15:0] icmp_echo_param_fifo_fifo_in_param_length;
wire    [7:0] icmp_echo_param_fifo_fifo_in_param_msgtype;
wire   [31:0] icmp_echo_param_fifo_fifo_in_param_quench;
wire          icmp_echo_param_fifo_fifo_out_first;
wire          icmp_echo_param_fifo_fifo_out_last;
wire   [15:0] icmp_echo_param_fifo_fifo_out_param_checksum;
wire    [7:0] icmp_echo_param_fifo_fifo_out_param_code;
wire   [31:0] icmp_echo_param_fifo_fifo_out_param_ip_address;
wire   [15:0] icmp_echo_param_fifo_fifo_out_param_length;
wire    [7:0] icmp_echo_param_fifo_fifo_out_param_msgtype;
wire   [31:0] icmp_echo_param_fifo_fifo_out_param_quench;
reg     [1:0] icmp_echo_param_fifo_level0 = 2'd0;
wire    [1:0] icmp_echo_param_fifo_level1;
reg           icmp_echo_param_fifo_produce = 1'd0;
wire          icmp_echo_param_fifo_rdport_adr;
wire  [113:0] icmp_echo_param_fifo_rdport_dat_r;
wire          icmp_echo_param_fifo_rdport_re;
wire          icmp_echo_param_fifo_re;
reg           icmp_echo_param_fifo_readable = 1'd0;
reg           icmp_echo_param_fifo_replace = 1'd0;
reg           icmp_echo_param_fifo_sink_first = 1'd0;
reg           icmp_echo_param_fifo_sink_last = 1'd0;
wire   [15:0] icmp_echo_param_fifo_sink_param_checksum;
wire    [7:0] icmp_echo_param_fifo_sink_param_code;
wire   [31:0] icmp_echo_param_fifo_sink_param_ip_address;
wire   [15:0] icmp_echo_param_fifo_sink_param_length;
wire    [7:0] icmp_echo_param_fifo_sink_param_msgtype;
wire   [31:0] icmp_echo_param_fifo_sink_param_quench;
wire          icmp_echo_param_fifo_sink_ready;
wire          icmp_echo_param_fifo_sink_valid;
wire          icmp_echo_param_fifo_source_first;
wire          icmp_echo_param_fifo_source_last;
wire   [15:0] icmp_echo_param_fifo_source_param_checksum;
wire    [7:0] icmp_echo_param_fifo_source_param_code;
wire   [31:0] icmp_echo_param_fifo_source_param_ip_address;
wire   [15:0] icmp_echo_param_fifo_source_param_length;
wire    [7:0] icmp_echo_param_fifo_source_param_msgtype;
wire   [31:0] icmp_echo_param_fifo_source_param_quench;
wire          icmp_echo_param_fifo_source_ready;
wire          icmp_echo_param_fifo_source_valid;
wire  [113:0] icmp_echo_param_fifo_syncfifo_din;
wire  [113:0] icmp_echo_param_fifo_syncfifo_dout;
wire          icmp_echo_param_fifo_syncfifo_re;
wire          icmp_echo_param_fifo_syncfifo_readable;
wire          icmp_echo_param_fifo_syncfifo_we;
wire          icmp_echo_param_fifo_syncfifo_writable;
reg           icmp_echo_param_fifo_wrport_adr = 1'd0;
wire  [113:0] icmp_echo_param_fifo_wrport_dat_r;
wire  [113:0] icmp_echo_param_fifo_wrport_dat_w;
wire          icmp_echo_param_fifo_wrport_we;
reg     [6:0] icmp_echo_payload_fifo_consume = 7'd0;
wire          icmp_echo_payload_fifo_do_read;
wire          icmp_echo_payload_fifo_fifo_in_first;
wire          icmp_echo_payload_fifo_fifo_in_last;
wire    [7:0] icmp_echo_payload_fifo_fifo_in_payload_data;
wire          icmp_echo_payload_fifo_fifo_in_payload_error;
wire          icmp_echo_payload_fifo_fifo_in_payload_last_be;
wire          icmp_echo_payload_fifo_fifo_out_first;
wire          icmp_echo_payload_fifo_fifo_out_last;
wire    [7:0] icmp_echo_payload_fifo_fifo_out_payload_data;
wire          icmp_echo_payload_fifo_fifo_out_payload_error;
wire          icmp_echo_payload_fifo_fifo_out_payload_last_be;
reg     [7:0] icmp_echo_payload_fifo_level0 = 8'd0;
wire    [7:0] icmp_echo_payload_fifo_level1;
reg     [6:0] icmp_echo_payload_fifo_produce = 7'd0;
wire    [6:0] icmp_echo_payload_fifo_rdport_adr;
wire   [11:0] icmp_echo_payload_fifo_rdport_dat_r;
wire          icmp_echo_payload_fifo_rdport_re;
wire          icmp_echo_payload_fifo_re;
reg           icmp_echo_payload_fifo_readable = 1'd0;
reg           icmp_echo_payload_fifo_replace = 1'd0;
reg           icmp_echo_payload_fifo_sink_first = 1'd0;
wire          icmp_echo_payload_fifo_sink_last;
wire    [7:0] icmp_echo_payload_fifo_sink_payload_data;
wire          icmp_echo_payload_fifo_sink_payload_error;
wire          icmp_echo_payload_fifo_sink_payload_last_be;
wire          icmp_echo_payload_fifo_sink_ready;
wire          icmp_echo_payload_fifo_sink_valid;
wire          icmp_echo_payload_fifo_source_first;
wire          icmp_echo_payload_fifo_source_last;
wire    [7:0] icmp_echo_payload_fifo_source_payload_data;
wire          icmp_echo_payload_fifo_source_payload_error;
wire          icmp_echo_payload_fifo_source_payload_last_be;
wire          icmp_echo_payload_fifo_source_ready;
wire          icmp_echo_payload_fifo_source_valid;
wire   [11:0] icmp_echo_payload_fifo_syncfifo_din;
wire   [11:0] icmp_echo_payload_fifo_syncfifo_dout;
wire          icmp_echo_payload_fifo_syncfifo_re;
wire          icmp_echo_payload_fifo_syncfifo_readable;
wire          icmp_echo_payload_fifo_syncfifo_we;
wire          icmp_echo_payload_fifo_syncfifo_writable;
reg     [6:0] icmp_echo_payload_fifo_wrport_adr = 7'd0;
wire   [11:0] icmp_echo_payload_fifo_wrport_dat_r;
wire   [11:0] icmp_echo_payload_fifo_wrport_dat_w;
wire          icmp_echo_payload_fifo_wrport_we;
wire          icmp_echo_sink_first;
wire          icmp_echo_sink_last;
wire   [15:0] icmp_echo_sink_param_checksum;
wire    [7:0] icmp_echo_sink_param_code;
wire   [31:0] icmp_echo_sink_param_ip_address;
wire   [15:0] icmp_echo_sink_param_length;
wire    [7:0] icmp_echo_sink_param_msgtype;
wire   [31:0] icmp_echo_sink_param_quench;
wire    [7:0] icmp_echo_sink_payload_data;
wire          icmp_echo_sink_payload_error;
wire          icmp_echo_sink_payload_last_be;
reg           icmp_echo_sink_ready = 1'd0;
reg           icmp_echo_sink_sink_first = 1'd0;
reg           icmp_echo_sink_sink_last = 1'd0;
reg    [15:0] icmp_echo_sink_sink_param_checksum = 16'd0;
reg     [7:0] icmp_echo_sink_sink_param_code = 8'd0;
reg    [31:0] icmp_echo_sink_sink_param_ip_address = 32'd0;
reg    [15:0] icmp_echo_sink_sink_param_length = 16'd0;
reg     [7:0] icmp_echo_sink_sink_param_msgtype = 8'd0;
reg    [31:0] icmp_echo_sink_sink_param_quench = 32'd0;
reg     [7:0] icmp_echo_sink_sink_payload_data = 8'd0;
reg           icmp_echo_sink_sink_payload_error = 1'd0;
reg           icmp_echo_sink_sink_payload_last_be = 1'd0;
wire          icmp_echo_sink_sink_ready;
reg           icmp_echo_sink_sink_valid = 1'd0;
wire          icmp_echo_sink_valid;
wire          icmp_echo_source_first;
wire          icmp_echo_source_last;
wire   [15:0] icmp_echo_source_param_checksum;
wire    [7:0] icmp_echo_source_param_code;
wire   [31:0] icmp_echo_source_param_ip_address;
wire   [15:0] icmp_echo_source_param_length;
reg     [7:0] icmp_echo_source_param_msgtype = 8'd0;
wire   [31:0] icmp_echo_source_param_quench;
wire    [7:0] icmp_echo_source_payload_data;
wire          icmp_echo_source_payload_error;
wire          icmp_echo_source_payload_last_be;
wire          icmp_echo_source_ready;
reg           icmp_echo_source_source_first = 1'd0;
wire          icmp_echo_source_source_last;
wire   [15:0] icmp_echo_source_source_param_checksum;
wire    [7:0] icmp_echo_source_source_param_code;
wire   [31:0] icmp_echo_source_source_param_ip_address;
wire   [15:0] icmp_echo_source_source_param_length;
wire    [7:0] icmp_echo_source_source_param_msgtype;
wire   [31:0] icmp_echo_source_source_param_quench;
wire    [7:0] icmp_echo_source_source_payload_data;
wire          icmp_echo_source_source_payload_error;
wire          icmp_echo_source_source_payload_last_be;
wire          icmp_echo_source_source_ready;
wire          icmp_echo_source_source_valid;
wire          icmp_echo_source_valid;
wire          icmp_ip_port_sink_first;
wire          icmp_ip_port_sink_last;
wire   [31:0] icmp_ip_port_sink_param_ip_address;
wire   [15:0] icmp_ip_port_sink_param_length;
wire    [7:0] icmp_ip_port_sink_param_protocol;
wire    [7:0] icmp_ip_port_sink_payload_data;
wire          icmp_ip_port_sink_payload_error;
wire          icmp_ip_port_sink_payload_last_be;
reg           icmp_ip_port_sink_ready = 1'd0;
wire          icmp_ip_port_sink_valid;
reg           icmp_ip_port_source_first = 1'd0;
reg           icmp_ip_port_source_last = 1'd0;
reg    [31:0] icmp_ip_port_source_param_ip_address = 32'd0;
reg    [15:0] icmp_ip_port_source_param_length = 16'd0;
reg     [7:0] icmp_ip_port_source_param_protocol = 8'd0;
reg     [7:0] icmp_ip_port_source_payload_data = 8'd0;
reg           icmp_ip_port_source_payload_error = 1'd0;
reg           icmp_ip_port_source_payload_last_be = 1'd0;
wire          icmp_ip_port_source_ready;
reg           icmp_ip_port_source_valid = 1'd0;
reg     [2:0] icmp_rx_depacketizer_count = 3'd0;
reg     [2:0] icmp_rx_depacketizer_count_fsm0_next_value2 = 3'd0;
reg           icmp_rx_depacketizer_count_fsm0_next_value_ce2 = 1'd0;
reg           icmp_rx_depacketizer_delayed_last_be = 1'd0;
reg           icmp_rx_depacketizer_delayed_last_be_fsm1_next_value1 = 1'd0;
reg           icmp_rx_depacketizer_delayed_last_be_fsm1_next_value_ce1 = 1'd0;
reg           icmp_rx_depacketizer_fsm_from_idle = 1'd0;
reg           icmp_rx_depacketizer_fsm_from_idle_fsm0_next_value3 = 1'd0;
reg           icmp_rx_depacketizer_fsm_from_idle_fsm0_next_value_ce3 = 1'd0;
wire   [63:0] icmp_rx_depacketizer_header;
wire          icmp_rx_depacketizer_is_in_copy;
reg           icmp_rx_depacketizer_is_ongoing0 = 1'd0;
reg           icmp_rx_depacketizer_is_ongoing1 = 1'd0;
reg           icmp_rx_depacketizer_is_ongoing2 = 1'd0;
reg           icmp_rx_depacketizer_is_ongoing3 = 1'd0;
wire          icmp_rx_depacketizer_new_last_be;
reg           icmp_rx_depacketizer_sink_d_last = 1'd0;
wire          icmp_rx_depacketizer_sink_first;
wire          icmp_rx_depacketizer_sink_last;
wire          icmp_rx_depacketizer_sink_last_be;
wire   [31:0] icmp_rx_depacketizer_sink_param_ip_address;
wire   [15:0] icmp_rx_depacketizer_sink_param_length;
wire    [7:0] icmp_rx_depacketizer_sink_param_protocol;
wire    [7:0] icmp_rx_depacketizer_sink_payload_data;
wire          icmp_rx_depacketizer_sink_payload_error;
wire          icmp_rx_depacketizer_sink_payload_last_be;
reg           icmp_rx_depacketizer_sink_ready = 1'd0;
wire          icmp_rx_depacketizer_sink_valid;
reg           icmp_rx_depacketizer_source_last = 1'd0;
reg           icmp_rx_depacketizer_source_last_a = 1'd0;
reg           icmp_rx_depacketizer_source_last_b = 1'd0;
reg           icmp_rx_depacketizer_source_last_s = 1'd0;
wire   [15:0] icmp_rx_depacketizer_source_param_checksum;
wire    [7:0] icmp_rx_depacketizer_source_param_code;
wire    [7:0] icmp_rx_depacketizer_source_param_msgtype;
wire   [31:0] icmp_rx_depacketizer_source_param_quench;
reg     [7:0] icmp_rx_depacketizer_source_payload_data = 8'd0;
wire          icmp_rx_depacketizer_source_payload_error;
reg           icmp_rx_depacketizer_source_payload_last_be = 1'd0;
reg           icmp_rx_depacketizer_source_ready = 1'd0;
reg           icmp_rx_depacketizer_source_valid = 1'd0;
reg    [63:0] icmp_rx_depacketizer_sr = 64'd0;
reg           icmp_rx_depacketizer_sr_shift = 1'd0;
reg           icmp_rx_depacketizer_sr_shift_leftover = 1'd0;
reg           icmp_rx_depacketizer_was_in_copy = 1'd0;
wire          icmp_rx_sink_sink_first;
wire          icmp_rx_sink_sink_last;
wire   [31:0] icmp_rx_sink_sink_param_ip_address;
wire   [15:0] icmp_rx_sink_sink_param_length;
wire    [7:0] icmp_rx_sink_sink_param_protocol;
wire    [7:0] icmp_rx_sink_sink_payload_data;
wire          icmp_rx_sink_sink_payload_error;
wire          icmp_rx_sink_sink_payload_last_be;
wire          icmp_rx_sink_sink_ready;
wire          icmp_rx_sink_sink_valid;
reg           icmp_rx_source_source_first = 1'd0;
wire          icmp_rx_source_source_last;
wire   [15:0] icmp_rx_source_source_param_checksum;
wire    [7:0] icmp_rx_source_source_param_code;
wire   [31:0] icmp_rx_source_source_param_ip_address;
wire   [15:0] icmp_rx_source_source_param_length;
wire    [7:0] icmp_rx_source_source_param_msgtype;
wire   [31:0] icmp_rx_source_source_param_quench;
wire    [7:0] icmp_rx_source_source_payload_data;
wire          icmp_rx_source_source_payload_error;
wire          icmp_rx_source_source_payload_last_be;
wire          icmp_rx_source_source_ready;
reg           icmp_rx_source_source_valid = 1'd0;
reg     [2:0] icmp_tx_packetizer_count = 3'd0;
reg     [2:0] icmp_tx_packetizer_count_fsm0_next_value0 = 3'd0;
reg           icmp_tx_packetizer_count_fsm0_next_value_ce0 = 1'd0;
reg           icmp_tx_packetizer_delayed_last_be = 1'd0;
reg           icmp_tx_packetizer_delayed_last_be_fsm1_next_value0 = 1'd0;
reg           icmp_tx_packetizer_delayed_last_be_fsm1_next_value_ce0 = 1'd0;
reg           icmp_tx_packetizer_fsm_from_idle = 1'd0;
reg           icmp_tx_packetizer_fsm_from_idle_fsm0_next_value1 = 1'd0;
reg           icmp_tx_packetizer_fsm_from_idle_fsm0_next_value_ce1 = 1'd0;
reg    [63:0] icmp_tx_packetizer_header = 64'd0;
wire          icmp_tx_packetizer_in_data_copy;
reg           icmp_tx_packetizer_is_ongoing0 = 1'd0;
reg           icmp_tx_packetizer_is_ongoing1 = 1'd0;
reg           icmp_tx_packetizer_is_ongoing2 = 1'd0;
wire          icmp_tx_packetizer_new_last_be;
wire          icmp_tx_packetizer_sink_last;
wire          icmp_tx_packetizer_sink_last_be;
wire   [15:0] icmp_tx_packetizer_sink_param_checksum;
wire    [7:0] icmp_tx_packetizer_sink_param_code;
wire    [7:0] icmp_tx_packetizer_sink_param_msgtype;
wire   [31:0] icmp_tx_packetizer_sink_param_quench;
wire    [7:0] icmp_tx_packetizer_sink_payload_data;
reg           icmp_tx_packetizer_sink_payload_error = 1'd0;
wire          icmp_tx_packetizer_sink_payload_last_be;
reg           icmp_tx_packetizer_sink_ready = 1'd0;
wire          icmp_tx_packetizer_sink_valid;
reg           icmp_tx_packetizer_source_first = 1'd0;
reg           icmp_tx_packetizer_source_last = 1'd0;
reg           icmp_tx_packetizer_source_last_a = 1'd0;
reg           icmp_tx_packetizer_source_last_b = 1'd0;
reg           icmp_tx_packetizer_source_last_s = 1'd0;
reg    [31:0] icmp_tx_packetizer_source_param_ip_address = 32'd0;
reg    [15:0] icmp_tx_packetizer_source_param_length = 16'd0;
reg     [7:0] icmp_tx_packetizer_source_param_protocol = 8'd0;
reg     [7:0] icmp_tx_packetizer_source_payload_data = 8'd0;
wire          icmp_tx_packetizer_source_payload_error;
reg           icmp_tx_packetizer_source_payload_last_be = 1'd0;
reg           icmp_tx_packetizer_source_ready = 1'd0;
reg           icmp_tx_packetizer_source_valid = 1'd0;
reg    [63:0] icmp_tx_packetizer_sr = 64'd0;
reg           icmp_tx_packetizer_sr_load = 1'd0;
reg           icmp_tx_packetizer_sr_shift = 1'd0;
wire          icmp_tx_sink_sink_first;
wire          icmp_tx_sink_sink_last;
wire   [15:0] icmp_tx_sink_sink_param_checksum;
wire    [7:0] icmp_tx_sink_sink_param_code;
wire   [31:0] icmp_tx_sink_sink_param_ip_address;
wire   [15:0] icmp_tx_sink_sink_param_length;
wire    [7:0] icmp_tx_sink_sink_param_msgtype;
wire   [31:0] icmp_tx_sink_sink_param_quench;
wire    [7:0] icmp_tx_sink_sink_payload_data;
wire          icmp_tx_sink_sink_payload_error;
wire          icmp_tx_sink_sink_payload_last_be;
wire          icmp_tx_sink_sink_ready;
wire          icmp_tx_sink_sink_valid;
wire          icmp_tx_source_source_first;
wire          icmp_tx_source_source_last;
reg    [31:0] icmp_tx_source_source_param_ip_address = 32'd0;
reg    [15:0] icmp_tx_source_source_param_length = 16'd0;
reg     [7:0] icmp_tx_source_source_param_protocol = 8'd0;
wire    [7:0] icmp_tx_source_source_payload_data;
wire          icmp_tx_source_source_payload_error;
wire          icmp_tx_source_source_payload_last_be;
wire          icmp_tx_source_source_ready;
reg           icmp_tx_source_source_valid = 1'd0;
reg           int_rst = 1'd1;
reg           interface0_ack = 1'd0;
reg    [29:0] interface0_adr = 30'd0;
wire   [13:0] interface0_bank_bus_adr;
reg    [31:0] interface0_bank_bus_dat_r = 32'd0;
wire   [31:0] interface0_bank_bus_dat_w;
wire          interface0_bank_bus_re;
wire          interface0_bank_bus_we;
reg           interface0_cyc = 1'd0;
reg    [31:0] interface0_dat_r = 32'd0;
reg    [31:0] interface0_dat_w = 32'd0;
reg     [3:0] interface0_sel = 4'd0;
reg           interface0_stb = 1'd0;
reg           interface0_we = 1'd0;
reg    [13:0] interface1_adr = 14'd0;
wire   [13:0] interface1_bank_bus_adr;
reg    [31:0] interface1_bank_bus_dat_r = 32'd0;
wire   [31:0] interface1_bank_bus_dat_w;
wire          interface1_bank_bus_re;
wire          interface1_bank_bus_we;
wire   [31:0] interface1_dat_r;
reg    [31:0] interface1_dat_w = 32'd0;
reg           interface1_re = 1'd0;
reg           interface1_we = 1'd0;
wire          ip_crossbar_sink_first;
wire          ip_crossbar_sink_last;
wire   [31:0] ip_crossbar_sink_param_ip_address;
wire   [15:0] ip_crossbar_sink_param_length;
wire    [7:0] ip_crossbar_sink_param_protocol;
wire    [7:0] ip_crossbar_sink_payload_data;
wire          ip_crossbar_sink_payload_error;
wire          ip_crossbar_sink_payload_last_be;
reg           ip_crossbar_sink_ready = 1'd0;
wire          ip_crossbar_sink_valid;
reg           ip_crossbar_source_first = 1'd0;
reg           ip_crossbar_source_last = 1'd0;
reg    [31:0] ip_crossbar_source_param_ip_address = 32'd0;
reg    [15:0] ip_crossbar_source_param_length = 16'd0;
reg     [7:0] ip_crossbar_source_param_protocol = 8'd0;
reg     [7:0] ip_crossbar_source_payload_data = 8'd0;
reg           ip_crossbar_source_payload_error = 1'd0;
reg           ip_crossbar_source_payload_last_be = 1'd0;
wire          ip_crossbar_source_ready;
reg           ip_crossbar_source_valid = 1'd0;
wire          ip_mac_port_sink_first;
wire          ip_mac_port_sink_last;
wire    [7:0] ip_mac_port_sink_payload_data;
wire          ip_mac_port_sink_payload_error;
wire   [15:0] ip_mac_port_sink_payload_ethernet_type;
wire          ip_mac_port_sink_payload_last_be;
wire   [47:0] ip_mac_port_sink_payload_sender_mac;
wire   [47:0] ip_mac_port_sink_payload_target_mac;
reg           ip_mac_port_sink_ready = 1'd0;
wire          ip_mac_port_sink_valid;
reg           ip_mac_port_source_first = 1'd0;
reg           ip_mac_port_source_last = 1'd0;
reg     [7:0] ip_mac_port_source_payload_data = 8'd0;
reg           ip_mac_port_source_payload_error = 1'd0;
reg    [15:0] ip_mac_port_source_payload_ethernet_type = 16'd0;
reg           ip_mac_port_source_payload_last_be = 1'd0;
reg    [47:0] ip_mac_port_source_payload_sender_mac = 48'd0;
reg    [47:0] ip_mac_port_source_payload_target_mac = 48'd0;
wire          ip_mac_port_source_ready;
reg           ip_mac_port_source_valid = 1'd0;
wire          ip_port_sink_first;
wire          ip_port_sink_last;
wire   [31:0] ip_port_sink_param_ip_address;
wire   [15:0] ip_port_sink_param_length;
wire    [7:0] ip_port_sink_param_protocol;
wire    [7:0] ip_port_sink_payload_data;
wire          ip_port_sink_payload_error;
wire          ip_port_sink_payload_last_be;
reg           ip_port_sink_ready = 1'd0;
wire          ip_port_sink_valid;
reg           ip_port_source_first = 1'd0;
reg           ip_port_source_last = 1'd0;
reg    [31:0] ip_port_source_param_ip_address = 32'd0;
reg    [15:0] ip_port_source_param_length = 16'd0;
reg     [7:0] ip_port_source_param_protocol = 8'd0;
reg     [7:0] ip_port_source_payload_data = 8'd0;
reg           ip_port_source_payload_error = 1'd0;
reg           ip_port_source_payload_last_be = 1'd0;
wire          ip_port_source_ready;
reg           ip_port_source_valid = 1'd0;
wire          ip_rx_ce;
reg     [4:0] ip_rx_depacketizer_count = 5'd0;
reg     [4:0] ip_rx_depacketizer_count_liteethip_fsm0_next_value2 = 5'd0;
reg           ip_rx_depacketizer_count_liteethip_fsm0_next_value_ce2 = 1'd0;
reg           ip_rx_depacketizer_delayed_last_be = 1'd0;
reg           ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value1 = 1'd0;
reg           ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value_ce1 = 1'd0;
reg           ip_rx_depacketizer_fsm_from_idle = 1'd0;
reg           ip_rx_depacketizer_fsm_from_idle_liteethip_fsm0_next_value3 = 1'd0;
reg           ip_rx_depacketizer_fsm_from_idle_liteethip_fsm0_next_value_ce3 = 1'd0;
wire  [159:0] ip_rx_depacketizer_header;
wire          ip_rx_depacketizer_is_in_copy;
reg           ip_rx_depacketizer_is_ongoing0 = 1'd0;
reg           ip_rx_depacketizer_is_ongoing1 = 1'd0;
reg           ip_rx_depacketizer_is_ongoing2 = 1'd0;
reg           ip_rx_depacketizer_is_ongoing3 = 1'd0;
wire          ip_rx_depacketizer_new_last_be;
reg           ip_rx_depacketizer_sink_d_last = 1'd0;
wire          ip_rx_depacketizer_sink_first;
wire          ip_rx_depacketizer_sink_last;
wire          ip_rx_depacketizer_sink_last_be;
wire    [7:0] ip_rx_depacketizer_sink_payload_data;
wire          ip_rx_depacketizer_sink_payload_error;
wire   [15:0] ip_rx_depacketizer_sink_payload_ethernet_type;
wire          ip_rx_depacketizer_sink_payload_last_be;
wire   [47:0] ip_rx_depacketizer_sink_payload_sender_mac;
wire   [47:0] ip_rx_depacketizer_sink_payload_target_mac;
reg           ip_rx_depacketizer_sink_ready = 1'd0;
wire          ip_rx_depacketizer_sink_valid;
reg           ip_rx_depacketizer_source_last = 1'd0;
reg           ip_rx_depacketizer_source_last_a = 1'd0;
reg           ip_rx_depacketizer_source_last_b = 1'd0;
reg           ip_rx_depacketizer_source_last_s = 1'd0;
wire   [15:0] ip_rx_depacketizer_source_param_checksum;
wire   [15:0] ip_rx_depacketizer_source_param_identification;
wire    [3:0] ip_rx_depacketizer_source_param_ihl;
wire    [7:0] ip_rx_depacketizer_source_param_protocol;
wire   [31:0] ip_rx_depacketizer_source_param_sender_ip;
wire   [31:0] ip_rx_depacketizer_source_param_target_ip;
wire   [15:0] ip_rx_depacketizer_source_param_total_length;
wire    [7:0] ip_rx_depacketizer_source_param_ttl;
wire    [3:0] ip_rx_depacketizer_source_param_version;
reg     [7:0] ip_rx_depacketizer_source_payload_data = 8'd0;
wire          ip_rx_depacketizer_source_payload_error;
reg           ip_rx_depacketizer_source_payload_last_be = 1'd0;
reg           ip_rx_depacketizer_source_ready = 1'd0;
reg           ip_rx_depacketizer_source_valid = 1'd0;
reg   [159:0] ip_rx_depacketizer_sr = 160'd0;
reg           ip_rx_depacketizer_sr_shift = 1'd0;
reg           ip_rx_depacketizer_sr_shift_leftover = 1'd0;
reg           ip_rx_depacketizer_was_in_copy = 1'd0;
reg           ip_rx_liteethipv4checksum0 = 1'd0;
reg           ip_rx_liteethipv4checksum1 = 1'd0;
reg           ip_rx_liteethipv4checksum2 = 1'd0;
reg           ip_rx_liteethipv4checksum3 = 1'd0;
reg           ip_rx_liteethipv4checksum4 = 1'd0;
reg           ip_rx_liteethipv4checksum5 = 1'd0;
reg           ip_rx_liteethipv4checksum6 = 1'd0;
reg           ip_rx_liteethipv4checksum7 = 1'd0;
reg           ip_rx_liteethipv4checksum8 = 1'd0;
reg           ip_rx_liteethipv4checksum9 = 1'd0;
reg     [3:0] ip_rx_liteethipv4checksum_counter = 4'd0;
wire          ip_rx_liteethipv4checksum_counter_ce;
wire          ip_rx_liteethipv4checksum_done;
wire  [159:0] ip_rx_liteethipv4checksum_header;
reg    [16:0] ip_rx_liteethipv4checksum_r = 17'd0;
reg    [16:0] ip_rx_liteethipv4checksum_r_next0 = 17'd0;
reg    [16:0] ip_rx_liteethipv4checksum_r_next1 = 17'd0;
reg    [16:0] ip_rx_liteethipv4checksum_r_next2 = 17'd0;
reg    [16:0] ip_rx_liteethipv4checksum_r_next3 = 17'd0;
reg    [16:0] ip_rx_liteethipv4checksum_r_next4 = 17'd0;
reg    [16:0] ip_rx_liteethipv4checksum_r_next5 = 17'd0;
reg    [16:0] ip_rx_liteethipv4checksum_r_next6 = 17'd0;
reg    [16:0] ip_rx_liteethipv4checksum_r_next7 = 17'd0;
reg    [16:0] ip_rx_liteethipv4checksum_r_next8 = 17'd0;
reg    [16:0] ip_rx_liteethipv4checksum_r_next9 = 17'd0;
wire   [16:0] ip_rx_liteethipv4checksum_s_next0;
wire   [16:0] ip_rx_liteethipv4checksum_s_next1;
wire   [16:0] ip_rx_liteethipv4checksum_s_next2;
wire   [16:0] ip_rx_liteethipv4checksum_s_next3;
wire   [16:0] ip_rx_liteethipv4checksum_s_next4;
wire   [16:0] ip_rx_liteethipv4checksum_s_next5;
wire   [16:0] ip_rx_liteethipv4checksum_s_next6;
wire   [16:0] ip_rx_liteethipv4checksum_s_next7;
wire   [16:0] ip_rx_liteethipv4checksum_s_next8;
wire   [16:0] ip_rx_liteethipv4checksum_s_next9;
wire   [15:0] ip_rx_liteethipv4checksum_value;
wire          ip_rx_reset;
wire          ip_rx_sink_sink_first;
wire          ip_rx_sink_sink_last;
wire    [7:0] ip_rx_sink_sink_payload_data;
wire          ip_rx_sink_sink_payload_error;
wire   [15:0] ip_rx_sink_sink_payload_ethernet_type;
wire          ip_rx_sink_sink_payload_last_be;
wire   [47:0] ip_rx_sink_sink_payload_sender_mac;
wire   [47:0] ip_rx_sink_sink_payload_target_mac;
wire          ip_rx_sink_sink_ready;
wire          ip_rx_sink_sink_valid;
reg           ip_rx_source_source_first = 1'd0;
wire          ip_rx_source_source_last;
wire   [31:0] ip_rx_source_source_param_ip_address;
wire   [15:0] ip_rx_source_source_param_length;
wire    [7:0] ip_rx_source_source_param_protocol;
wire    [7:0] ip_rx_source_source_payload_data;
wire          ip_rx_source_source_payload_error;
wire          ip_rx_source_source_payload_last_be;
wire          ip_rx_source_source_ready;
reg           ip_rx_source_source_valid = 1'd0;
wire          ip_tx_ce;
reg           ip_tx_liteethipv4checksum0 = 1'd0;
reg           ip_tx_liteethipv4checksum1 = 1'd0;
reg           ip_tx_liteethipv4checksum2 = 1'd0;
reg           ip_tx_liteethipv4checksum3 = 1'd0;
reg           ip_tx_liteethipv4checksum4 = 1'd0;
reg           ip_tx_liteethipv4checksum5 = 1'd0;
reg           ip_tx_liteethipv4checksum6 = 1'd0;
reg           ip_tx_liteethipv4checksum7 = 1'd0;
reg           ip_tx_liteethipv4checksum8 = 1'd0;
reg     [3:0] ip_tx_liteethipv4checksum_counter = 4'd0;
wire          ip_tx_liteethipv4checksum_counter_ce;
wire          ip_tx_liteethipv4checksum_done;
wire  [159:0] ip_tx_liteethipv4checksum_header;
reg    [16:0] ip_tx_liteethipv4checksum_r = 17'd0;
reg    [16:0] ip_tx_liteethipv4checksum_r_next0 = 17'd0;
reg    [16:0] ip_tx_liteethipv4checksum_r_next1 = 17'd0;
reg    [16:0] ip_tx_liteethipv4checksum_r_next2 = 17'd0;
reg    [16:0] ip_tx_liteethipv4checksum_r_next3 = 17'd0;
reg    [16:0] ip_tx_liteethipv4checksum_r_next4 = 17'd0;
reg    [16:0] ip_tx_liteethipv4checksum_r_next5 = 17'd0;
reg    [16:0] ip_tx_liteethipv4checksum_r_next6 = 17'd0;
reg    [16:0] ip_tx_liteethipv4checksum_r_next7 = 17'd0;
reg    [16:0] ip_tx_liteethipv4checksum_r_next8 = 17'd0;
wire   [16:0] ip_tx_liteethipv4checksum_s_next0;
wire   [16:0] ip_tx_liteethipv4checksum_s_next1;
wire   [16:0] ip_tx_liteethipv4checksum_s_next2;
wire   [16:0] ip_tx_liteethipv4checksum_s_next3;
wire   [16:0] ip_tx_liteethipv4checksum_s_next4;
wire   [16:0] ip_tx_liteethipv4checksum_s_next5;
wire   [16:0] ip_tx_liteethipv4checksum_s_next6;
wire   [16:0] ip_tx_liteethipv4checksum_s_next7;
wire   [16:0] ip_tx_liteethipv4checksum_s_next8;
wire   [15:0] ip_tx_liteethipv4checksum_value;
reg     [4:0] ip_tx_packetizer_count = 5'd0;
reg     [4:0] ip_tx_packetizer_count_liteethip_fsm0_next_value0 = 5'd0;
reg           ip_tx_packetizer_count_liteethip_fsm0_next_value_ce0 = 1'd0;
reg           ip_tx_packetizer_delayed_last_be = 1'd0;
reg           ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value0 = 1'd0;
reg           ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value_ce0 = 1'd0;
reg           ip_tx_packetizer_fsm_from_idle = 1'd0;
reg           ip_tx_packetizer_fsm_from_idle_liteethip_fsm0_next_value1 = 1'd0;
reg           ip_tx_packetizer_fsm_from_idle_liteethip_fsm0_next_value_ce1 = 1'd0;
reg   [159:0] ip_tx_packetizer_header = 160'd0;
wire          ip_tx_packetizer_in_data_copy;
reg           ip_tx_packetizer_is_ongoing0 = 1'd0;
reg           ip_tx_packetizer_is_ongoing1 = 1'd0;
reg           ip_tx_packetizer_is_ongoing2 = 1'd0;
wire          ip_tx_packetizer_new_last_be;
wire          ip_tx_packetizer_sink_last;
wire          ip_tx_packetizer_sink_last_be;
wire   [15:0] ip_tx_packetizer_sink_param_checksum;
wire   [15:0] ip_tx_packetizer_sink_param_identification;
wire    [3:0] ip_tx_packetizer_sink_param_ihl;
wire    [7:0] ip_tx_packetizer_sink_param_protocol;
wire   [31:0] ip_tx_packetizer_sink_param_sender_ip;
wire   [31:0] ip_tx_packetizer_sink_param_target_ip;
wire   [15:0] ip_tx_packetizer_sink_param_total_length;
wire    [7:0] ip_tx_packetizer_sink_param_ttl;
wire    [3:0] ip_tx_packetizer_sink_param_version;
wire    [7:0] ip_tx_packetizer_sink_payload_data;
reg           ip_tx_packetizer_sink_payload_error = 1'd0;
wire          ip_tx_packetizer_sink_payload_last_be;
reg           ip_tx_packetizer_sink_ready = 1'd0;
wire          ip_tx_packetizer_sink_valid;
reg           ip_tx_packetizer_source_first = 1'd0;
reg           ip_tx_packetizer_source_last = 1'd0;
reg           ip_tx_packetizer_source_last_a = 1'd0;
reg           ip_tx_packetizer_source_last_b = 1'd0;
reg           ip_tx_packetizer_source_last_s = 1'd0;
reg     [7:0] ip_tx_packetizer_source_payload_data = 8'd0;
wire          ip_tx_packetizer_source_payload_error;
reg    [15:0] ip_tx_packetizer_source_payload_ethernet_type = 16'd0;
reg           ip_tx_packetizer_source_payload_last_be = 1'd0;
reg    [47:0] ip_tx_packetizer_source_payload_sender_mac = 48'd0;
reg    [47:0] ip_tx_packetizer_source_payload_target_mac = 48'd0;
reg           ip_tx_packetizer_source_ready = 1'd0;
reg           ip_tx_packetizer_source_valid = 1'd0;
reg   [159:0] ip_tx_packetizer_sr = 160'd0;
reg           ip_tx_packetizer_sr_load = 1'd0;
reg           ip_tx_packetizer_sr_shift = 1'd0;
wire          ip_tx_pipe_valid_sink_first;
wire          ip_tx_pipe_valid_sink_last;
wire   [31:0] ip_tx_pipe_valid_sink_param_ip_address;
wire   [15:0] ip_tx_pipe_valid_sink_param_length;
wire    [7:0] ip_tx_pipe_valid_sink_param_protocol;
wire    [7:0] ip_tx_pipe_valid_sink_payload_data;
wire          ip_tx_pipe_valid_sink_payload_error;
wire          ip_tx_pipe_valid_sink_payload_last_be;
wire          ip_tx_pipe_valid_sink_ready;
wire          ip_tx_pipe_valid_sink_valid;
reg           ip_tx_pipe_valid_source_first = 1'd0;
reg           ip_tx_pipe_valid_source_last = 1'd0;
reg    [31:0] ip_tx_pipe_valid_source_param_ip_address = 32'd0;
reg    [15:0] ip_tx_pipe_valid_source_param_length = 16'd0;
reg     [7:0] ip_tx_pipe_valid_source_param_protocol = 8'd0;
reg     [7:0] ip_tx_pipe_valid_source_payload_data = 8'd0;
reg           ip_tx_pipe_valid_source_payload_error = 1'd0;
reg           ip_tx_pipe_valid_source_payload_last_be = 1'd0;
wire          ip_tx_pipe_valid_source_ready;
reg           ip_tx_pipe_valid_source_valid = 1'd0;
wire          ip_tx_reset;
wire          ip_tx_sink_sink_first0;
wire          ip_tx_sink_sink_first1;
wire          ip_tx_sink_sink_last0;
wire          ip_tx_sink_sink_last1;
wire   [31:0] ip_tx_sink_sink_param_ip_address0;
wire   [31:0] ip_tx_sink_sink_param_ip_address1;
wire   [15:0] ip_tx_sink_sink_param_length0;
wire   [15:0] ip_tx_sink_sink_param_length1;
wire    [7:0] ip_tx_sink_sink_param_protocol0;
wire    [7:0] ip_tx_sink_sink_param_protocol1;
wire    [7:0] ip_tx_sink_sink_payload_data0;
wire    [7:0] ip_tx_sink_sink_payload_data1;
wire          ip_tx_sink_sink_payload_error0;
wire          ip_tx_sink_sink_payload_error1;
wire          ip_tx_sink_sink_payload_last_be0;
wire          ip_tx_sink_sink_payload_last_be1;
wire          ip_tx_sink_sink_ready0;
wire          ip_tx_sink_sink_ready1;
wire          ip_tx_sink_sink_valid0;
wire          ip_tx_sink_sink_valid1;
reg           ip_tx_source_source_first0 = 1'd0;
wire          ip_tx_source_source_first1;
reg           ip_tx_source_source_last0 = 1'd0;
wire          ip_tx_source_source_last1;
wire   [31:0] ip_tx_source_source_param_ip_address;
wire   [15:0] ip_tx_source_source_param_length;
wire    [7:0] ip_tx_source_source_param_protocol;
reg     [7:0] ip_tx_source_source_payload_data0 = 8'd0;
wire    [7:0] ip_tx_source_source_payload_data1;
reg           ip_tx_source_source_payload_error0 = 1'd0;
wire          ip_tx_source_source_payload_error1;
reg    [15:0] ip_tx_source_source_payload_ethernet_type = 16'd0;
reg           ip_tx_source_source_payload_last_be0 = 1'd0;
wire          ip_tx_source_source_payload_last_be1;
reg    [47:0] ip_tx_source_source_payload_sender_mac = 48'd0;
reg    [47:0] ip_tx_source_source_payload_target_mac = 48'd0;
wire          ip_tx_source_source_ready0;
wire          ip_tx_source_source_ready1;
reg           ip_tx_source_source_valid0 = 1'd0;
wire          ip_tx_source_source_valid1;
reg    [47:0] ip_tx_target_mac = 48'd0;
reg    [47:0] ip_tx_target_mac_liteethip_next_value = 48'd0;
reg           ip_tx_target_mac_liteethip_next_value_ce = 1'd0;
reg           ip_tx_target_unreachable = 1'd0;
reg     [2:0] liteetharpcache_next_state = 3'd0;
reg     [2:0] liteetharpcache_state = 3'd0;
reg     [1:0] liteetharprx_fsm0_next_state = 2'd0;
reg     [1:0] liteetharprx_fsm0_state = 2'd0;
reg           liteetharprx_fsm1_next_state = 1'd0;
reg           liteetharprx_fsm1_state = 1'd0;
reg     [1:0] liteetharprx_next_state = 2'd0;
reg     [1:0] liteetharprx_state = 2'd0;
reg     [1:0] liteetharptx_fsm0_next_state = 2'd0;
reg     [1:0] liteetharptx_fsm0_state = 2'd0;
reg           liteetharptx_fsm1_next_state = 1'd0;
reg           liteetharptx_fsm1_state = 1'd0;
reg           liteetharptx_next_state = 1'd0;
reg           liteetharptx_state = 1'd0;
reg     [1:0] liteethicmprx_fsm0_next_state = 2'd0;
reg     [1:0] liteethicmprx_fsm0_state = 2'd0;
reg           liteethicmprx_fsm1_next_state = 1'd0;
reg           liteethicmprx_fsm1_state = 1'd0;
reg     [1:0] liteethicmprx_next_state = 2'd0;
reg     [1:0] liteethicmprx_state = 2'd0;
reg     [1:0] liteethicmptx_fsm0_next_state = 2'd0;
reg     [1:0] liteethicmptx_fsm0_state = 2'd0;
reg           liteethicmptx_fsm1_next_state = 1'd0;
reg           liteethicmptx_fsm1_state = 1'd0;
reg           liteethicmptx_next_state = 1'd0;
reg           liteethicmptx_state = 1'd0;
reg           liteethip_first = 1'd1;
reg           liteethip_grant = 1'd0;
wire          liteethip_last;
reg     [1:0] liteethip_liteethiprx_fsm0_next_state = 2'd0;
reg     [1:0] liteethip_liteethiprx_fsm0_state = 2'd0;
reg           liteethip_liteethiprx_fsm1_next_state = 1'd0;
reg           liteethip_liteethiprx_fsm1_state = 1'd0;
reg     [1:0] liteethip_liteethiprx_next_state = 2'd0;
reg     [1:0] liteethip_liteethiprx_state = 2'd0;
reg     [1:0] liteethip_liteethiptx_fsm0_next_state = 2'd0;
reg     [1:0] liteethip_liteethiptx_fsm0_state = 2'd0;
reg           liteethip_liteethiptx_fsm1_next_state = 1'd0;
reg           liteethip_liteethiptx_fsm1_state = 1'd0;
reg     [2:0] liteethip_liteethiptx_next_state = 3'd0;
reg     [2:0] liteethip_liteethiptx_state = 3'd0;
wire          liteethip_ongoing0;
reg           liteethip_ongoing1 = 1'd0;
reg     [1:0] liteethip_request = 2'd0;
reg     [1:0] liteethip_sel0 = 2'd0;
reg     [1:0] liteethip_sel1 = 2'd0;
reg     [1:0] liteethip_sel_ongoing = 2'd0;
reg           liteethip_status0_first = 1'd1;
wire          liteethip_status0_last;
wire          liteethip_status0_ongoing0;
reg           liteethip_status0_ongoing1 = 1'd0;
reg           liteethip_status1_first = 1'd1;
wire          liteethip_status1_last;
wire          liteethip_status1_ongoing0;
reg           liteethip_status1_ongoing1 = 1'd0;
reg           liteethmac_first = 1'd1;
reg     [1:0] liteethmac_fsm0_next_state0 = 2'd0;
reg     [1:0] liteethmac_fsm0_next_state1 = 2'd0;
reg     [1:0] liteethmac_fsm0_state0 = 2'd0;
reg     [1:0] liteethmac_fsm0_state1 = 2'd0;
reg           liteethmac_fsm1_next_state0 = 1'd0;
reg           liteethmac_fsm1_next_state1 = 1'd0;
reg           liteethmac_fsm1_state0 = 1'd0;
reg           liteethmac_fsm1_state1 = 1'd0;
reg           liteethmac_grant = 1'd0;
wire          liteethmac_last;
wire          liteethmac_ongoing0;
reg           liteethmac_ongoing1 = 1'd0;
reg     [1:0] liteethmac_request = 2'd0;
reg     [1:0] liteethmac_rxdatapath_bufferizeendpoints_next_state = 2'd0;
reg     [1:0] liteethmac_rxdatapath_bufferizeendpoints_state = 2'd0;
reg           liteethmac_rxdatapath_liteethmacpreamblechecker_next_state = 1'd0;
reg           liteethmac_rxdatapath_liteethmacpreamblechecker_state = 1'd0;
reg     [1:0] liteethmac_sel0 = 2'd0;
reg     [1:0] liteethmac_sel1 = 2'd0;
reg     [1:0] liteethmac_sel_ongoing = 2'd0;
reg           liteethmac_status0_first = 1'd1;
wire          liteethmac_status0_last;
wire          liteethmac_status0_ongoing0;
reg           liteethmac_status0_ongoing1 = 1'd0;
reg           liteethmac_status1_first = 1'd1;
wire          liteethmac_status1_last;
wire          liteethmac_status1_ongoing0;
reg           liteethmac_status1_ongoing1 = 1'd0;
reg     [1:0] liteethmac_txdatapath_bufferizeendpoints_next_state = 2'd0;
reg     [1:0] liteethmac_txdatapath_bufferizeendpoints_state = 2'd0;
reg           liteethmac_txdatapath_liteethmacgap_next_state = 1'd0;
reg           liteethmac_txdatapath_liteethmacgap_state = 1'd0;
reg           liteethmac_txdatapath_liteethmacpaddinginserter_next_state = 1'd0;
reg           liteethmac_txdatapath_liteethmacpaddinginserter_state = 1'd0;
reg     [1:0] liteethmac_txdatapath_liteethmacpreambleinserter_next_state = 2'd0;
reg     [1:0] liteethmac_txdatapath_liteethmacpreambleinserter_state = 2'd0;
reg           liteethudp_first = 1'd1;
reg           liteethudp_grant = 1'd0;
wire          liteethudp_last;
reg     [1:0] liteethudp_liteethudprx_fsm0_next_state = 2'd0;
reg     [1:0] liteethudp_liteethudprx_fsm0_state = 2'd0;
reg           liteethudp_liteethudprx_fsm1_next_state = 1'd0;
reg           liteethudp_liteethudprx_fsm1_state = 1'd0;
reg     [1:0] liteethudp_liteethudprx_next_state = 2'd0;
reg     [1:0] liteethudp_liteethudprx_state = 2'd0;
reg     [1:0] liteethudp_liteethudptx_fsm0_next_state = 2'd0;
reg     [1:0] liteethudp_liteethudptx_fsm0_state = 2'd0;
reg           liteethudp_liteethudptx_fsm1_next_state = 1'd0;
reg           liteethudp_liteethudptx_fsm1_state = 1'd0;
reg           liteethudp_liteethudptx_next_state = 1'd0;
reg           liteethudp_liteethudptx_state = 1'd0;
wire          liteethudp_ongoing0;
reg           liteethudp_ongoing1 = 1'd0;
reg     [1:0] liteethudp_request = 2'd0;
reg     [1:0] liteethudp_sel0 = 2'd0;
reg     [1:0] liteethudp_sel1 = 2'd0;
reg     [1:0] liteethudp_sel_ongoing = 2'd0;
reg           liteethudp_status0_first = 1'd1;
wire          liteethudp_status0_last;
wire          liteethudp_status0_ongoing0;
reg           liteethudp_status0_ongoing1 = 1'd0;
reg           liteethudp_status1_first = 1'd1;
wire          liteethudp_status1_last;
wire          liteethudp_status1_ongoing0;
reg           liteethudp_status1_ongoing1 = 1'd0;
wire          liteethudpstreamer0_internal_port_sink_first;
wire          liteethudpstreamer0_internal_port_sink_last;
wire   [15:0] liteethudpstreamer0_internal_port_sink_param_dst_port;
wire   [31:0] liteethudpstreamer0_internal_port_sink_param_ip_address;
wire   [15:0] liteethudpstreamer0_internal_port_sink_param_length;
wire   [15:0] liteethudpstreamer0_internal_port_sink_param_src_port;
wire    [7:0] liteethudpstreamer0_internal_port_sink_payload_data;
wire          liteethudpstreamer0_internal_port_sink_payload_error;
wire          liteethudpstreamer0_internal_port_sink_payload_last_be;
reg           liteethudpstreamer0_internal_port_sink_ready = 1'd0;
wire          liteethudpstreamer0_internal_port_sink_valid;
reg           liteethudpstreamer0_internal_port_source_first = 1'd0;
reg           liteethudpstreamer0_internal_port_source_last = 1'd0;
reg    [15:0] liteethudpstreamer0_internal_port_source_param_dst_port = 16'd0;
reg    [31:0] liteethudpstreamer0_internal_port_source_param_ip_address = 32'd0;
reg    [15:0] liteethudpstreamer0_internal_port_source_param_length = 16'd0;
reg    [15:0] liteethudpstreamer0_internal_port_source_param_src_port = 16'd0;
reg     [7:0] liteethudpstreamer0_internal_port_source_payload_data = 8'd0;
reg           liteethudpstreamer0_internal_port_source_payload_error = 1'd0;
reg           liteethudpstreamer0_internal_port_source_payload_last_be = 1'd0;
wire          liteethudpstreamer0_internal_port_source_ready;
reg           liteethudpstreamer0_internal_port_source_valid = 1'd0;
reg           liteethudpstreamer0_next_state = 1'd0;
wire          liteethudpstreamer0_rx_cdc_sink_first;
wire          liteethudpstreamer0_rx_cdc_sink_last;
wire   [15:0] liteethudpstreamer0_rx_cdc_sink_param_dst_port;
wire   [31:0] liteethudpstreamer0_rx_cdc_sink_param_ip_address;
wire   [15:0] liteethudpstreamer0_rx_cdc_sink_param_length;
wire   [15:0] liteethudpstreamer0_rx_cdc_sink_param_src_port;
wire   [31:0] liteethudpstreamer0_rx_cdc_sink_payload_data;
wire    [3:0] liteethudpstreamer0_rx_cdc_sink_payload_error;
wire    [3:0] liteethudpstreamer0_rx_cdc_sink_payload_last_be;
wire          liteethudpstreamer0_rx_cdc_sink_ready;
wire          liteethudpstreamer0_rx_cdc_sink_valid;
wire          liteethudpstreamer0_rx_cdc_source_first;
wire          liteethudpstreamer0_rx_cdc_source_last;
wire   [15:0] liteethudpstreamer0_rx_cdc_source_param_dst_port;
wire   [31:0] liteethudpstreamer0_rx_cdc_source_param_ip_address;
wire   [15:0] liteethudpstreamer0_rx_cdc_source_param_length;
wire   [15:0] liteethudpstreamer0_rx_cdc_source_param_src_port;
wire   [31:0] liteethudpstreamer0_rx_cdc_source_payload_data;
wire    [3:0] liteethudpstreamer0_rx_cdc_source_payload_error;
wire    [3:0] liteethudpstreamer0_rx_cdc_source_payload_last_be;
wire          liteethudpstreamer0_rx_cdc_source_ready;
wire          liteethudpstreamer0_rx_cdc_source_valid;
reg     [1:0] liteethudpstreamer0_rx_converter_converter_demux = 2'd0;
wire          liteethudpstreamer0_rx_converter_converter_load_part;
wire          liteethudpstreamer0_rx_converter_converter_sink_first;
wire          liteethudpstreamer0_rx_converter_converter_sink_last;
wire    [9:0] liteethudpstreamer0_rx_converter_converter_sink_payload_data;
wire          liteethudpstreamer0_rx_converter_converter_sink_ready;
wire          liteethudpstreamer0_rx_converter_converter_sink_valid;
reg           liteethudpstreamer0_rx_converter_converter_source_first = 1'd0;
reg           liteethudpstreamer0_rx_converter_converter_source_last = 1'd0;
reg    [39:0] liteethudpstreamer0_rx_converter_converter_source_payload_data = 40'd0;
reg     [2:0] liteethudpstreamer0_rx_converter_converter_source_payload_valid_token_count = 3'd0;
wire          liteethudpstreamer0_rx_converter_converter_source_ready;
wire          liteethudpstreamer0_rx_converter_converter_source_valid;
reg           liteethudpstreamer0_rx_converter_converter_strobe_all = 1'd0;
wire          liteethudpstreamer0_rx_converter_sink_first;
wire          liteethudpstreamer0_rx_converter_sink_last;
wire   [15:0] liteethudpstreamer0_rx_converter_sink_param_dst_port;
wire   [31:0] liteethudpstreamer0_rx_converter_sink_param_ip_address;
wire   [15:0] liteethudpstreamer0_rx_converter_sink_param_length;
wire   [15:0] liteethudpstreamer0_rx_converter_sink_param_src_port;
wire    [7:0] liteethudpstreamer0_rx_converter_sink_payload_data;
wire          liteethudpstreamer0_rx_converter_sink_payload_error;
wire          liteethudpstreamer0_rx_converter_sink_payload_last_be;
wire          liteethudpstreamer0_rx_converter_sink_ready;
wire          liteethudpstreamer0_rx_converter_sink_valid;
wire          liteethudpstreamer0_rx_converter_source_first;
wire          liteethudpstreamer0_rx_converter_source_last;
reg    [15:0] liteethudpstreamer0_rx_converter_source_param_dst_port = 16'd0;
reg    [31:0] liteethudpstreamer0_rx_converter_source_param_ip_address = 32'd0;
reg    [15:0] liteethudpstreamer0_rx_converter_source_param_length = 16'd0;
reg    [15:0] liteethudpstreamer0_rx_converter_source_param_src_port = 16'd0;
reg    [31:0] liteethudpstreamer0_rx_converter_source_payload_data = 32'd0;
reg     [3:0] liteethudpstreamer0_rx_converter_source_payload_error = 4'd0;
reg     [3:0] liteethudpstreamer0_rx_converter_source_payload_last_be = 4'd0;
wire          liteethudpstreamer0_rx_converter_source_ready;
wire          liteethudpstreamer0_rx_converter_source_source_first;
wire          liteethudpstreamer0_rx_converter_source_source_last;
wire   [39:0] liteethudpstreamer0_rx_converter_source_source_payload_data;
wire          liteethudpstreamer0_rx_converter_source_source_ready;
wire          liteethudpstreamer0_rx_converter_source_source_valid;
wire          liteethudpstreamer0_rx_converter_source_valid;
reg           liteethudpstreamer0_rx_enable = 1'd1;
reg     [5:0] liteethudpstreamer0_rx_fifo_consume = 6'd0;
wire          liteethudpstreamer0_rx_fifo_do_read;
wire          liteethudpstreamer0_rx_fifo_fifo_in_first;
wire          liteethudpstreamer0_rx_fifo_fifo_in_last;
wire   [31:0] liteethudpstreamer0_rx_fifo_fifo_in_payload_data;
wire          liteethudpstreamer0_rx_fifo_fifo_in_payload_error;
wire          liteethudpstreamer0_rx_fifo_fifo_out_first;
wire          liteethudpstreamer0_rx_fifo_fifo_out_last;
wire   [31:0] liteethudpstreamer0_rx_fifo_fifo_out_payload_data;
wire          liteethudpstreamer0_rx_fifo_fifo_out_payload_error;
reg     [6:0] liteethudpstreamer0_rx_fifo_level0 = 7'd0;
wire    [6:0] liteethudpstreamer0_rx_fifo_level1;
reg     [5:0] liteethudpstreamer0_rx_fifo_produce = 6'd0;
wire    [5:0] liteethudpstreamer0_rx_fifo_rdport_adr;
wire   [34:0] liteethudpstreamer0_rx_fifo_rdport_dat_r;
wire          liteethudpstreamer0_rx_fifo_rdport_re;
wire          liteethudpstreamer0_rx_fifo_re;
reg           liteethudpstreamer0_rx_fifo_readable = 1'd0;
reg           liteethudpstreamer0_rx_fifo_replace = 1'd0;
reg           liteethudpstreamer0_rx_fifo_sink_first = 1'd0;
wire          liteethudpstreamer0_rx_fifo_sink_last;
wire   [31:0] liteethudpstreamer0_rx_fifo_sink_payload_data;
wire          liteethudpstreamer0_rx_fifo_sink_payload_error;
wire          liteethudpstreamer0_rx_fifo_sink_ready;
wire          liteethudpstreamer0_rx_fifo_sink_valid;
wire          liteethudpstreamer0_rx_fifo_source_first;
wire          liteethudpstreamer0_rx_fifo_source_last;
wire   [31:0] liteethudpstreamer0_rx_fifo_source_payload_data;
wire          liteethudpstreamer0_rx_fifo_source_payload_error;
wire          liteethudpstreamer0_rx_fifo_source_ready;
wire          liteethudpstreamer0_rx_fifo_source_valid;
wire   [34:0] liteethudpstreamer0_rx_fifo_syncfifo0_din;
wire   [34:0] liteethudpstreamer0_rx_fifo_syncfifo0_dout;
wire          liteethudpstreamer0_rx_fifo_syncfifo0_re;
wire          liteethudpstreamer0_rx_fifo_syncfifo0_readable;
wire          liteethudpstreamer0_rx_fifo_syncfifo0_we;
wire          liteethudpstreamer0_rx_fifo_syncfifo0_writable;
reg     [5:0] liteethudpstreamer0_rx_fifo_wrport_adr = 6'd0;
wire   [34:0] liteethudpstreamer0_rx_fifo_wrport_dat_r;
wire   [34:0] liteethudpstreamer0_rx_fifo_wrport_dat_w;
wire          liteethudpstreamer0_rx_fifo_wrport_we;
wire          liteethudpstreamer0_rx_sink_sink_first;
wire          liteethudpstreamer0_rx_sink_sink_last;
wire   [15:0] liteethudpstreamer0_rx_sink_sink_param_dst_port;
wire   [31:0] liteethudpstreamer0_rx_sink_sink_param_ip_address;
wire   [15:0] liteethudpstreamer0_rx_sink_sink_param_length;
wire   [15:0] liteethudpstreamer0_rx_sink_sink_param_src_port;
wire   [31:0] liteethudpstreamer0_rx_sink_sink_payload_data;
wire    [3:0] liteethudpstreamer0_rx_sink_sink_payload_error;
wire    [3:0] liteethudpstreamer0_rx_sink_sink_payload_last_be;
wire          liteethudpstreamer0_rx_sink_sink_ready;
wire          liteethudpstreamer0_rx_sink_sink_valid;
wire          liteethudpstreamer0_rx_source_source_first;
wire          liteethudpstreamer0_rx_source_source_last;
wire   [31:0] liteethudpstreamer0_rx_source_source_payload_data;
wire          liteethudpstreamer0_rx_source_source_payload_error;
wire          liteethudpstreamer0_rx_source_source_ready;
wire          liteethudpstreamer0_rx_source_source_valid;
reg    [15:0] liteethudpstreamer0_rx_udp_port = 16'd2000;
reg           liteethudpstreamer0_rx_valid = 1'd1;
reg           liteethudpstreamer0_state = 1'd0;
wire          liteethudpstreamer0_tx_cdc_sink_first;
wire          liteethudpstreamer0_tx_cdc_sink_last;
wire   [15:0] liteethudpstreamer0_tx_cdc_sink_param_dst_port;
wire   [31:0] liteethudpstreamer0_tx_cdc_sink_param_ip_address;
wire   [15:0] liteethudpstreamer0_tx_cdc_sink_param_length;
wire   [15:0] liteethudpstreamer0_tx_cdc_sink_param_src_port;
wire   [31:0] liteethudpstreamer0_tx_cdc_sink_payload_data;
wire    [3:0] liteethudpstreamer0_tx_cdc_sink_payload_error;
wire    [3:0] liteethudpstreamer0_tx_cdc_sink_payload_last_be;
wire          liteethudpstreamer0_tx_cdc_sink_ready;
wire          liteethudpstreamer0_tx_cdc_sink_valid;
wire          liteethudpstreamer0_tx_cdc_source_first;
wire          liteethudpstreamer0_tx_cdc_source_last;
wire   [15:0] liteethudpstreamer0_tx_cdc_source_param_dst_port;
wire   [31:0] liteethudpstreamer0_tx_cdc_source_param_ip_address;
wire   [15:0] liteethudpstreamer0_tx_cdc_source_param_length;
wire   [15:0] liteethudpstreamer0_tx_cdc_source_param_src_port;
wire   [31:0] liteethudpstreamer0_tx_cdc_source_payload_data;
wire    [3:0] liteethudpstreamer0_tx_cdc_source_payload_error;
wire    [3:0] liteethudpstreamer0_tx_cdc_source_payload_last_be;
wire          liteethudpstreamer0_tx_cdc_source_ready;
wire          liteethudpstreamer0_tx_cdc_source_valid;
wire          liteethudpstreamer0_tx_converter_converter_first;
wire          liteethudpstreamer0_tx_converter_converter_last;
reg     [1:0] liteethudpstreamer0_tx_converter_converter_mux = 2'd0;
wire          liteethudpstreamer0_tx_converter_converter_sink_first;
wire          liteethudpstreamer0_tx_converter_converter_sink_last;
reg    [39:0] liteethudpstreamer0_tx_converter_converter_sink_payload_data = 40'd0;
wire          liteethudpstreamer0_tx_converter_converter_sink_ready;
wire          liteethudpstreamer0_tx_converter_converter_sink_valid;
wire          liteethudpstreamer0_tx_converter_converter_source_first;
wire          liteethudpstreamer0_tx_converter_converter_source_last;
reg     [9:0] liteethudpstreamer0_tx_converter_converter_source_payload_data = 10'd0;
wire          liteethudpstreamer0_tx_converter_converter_source_payload_valid_token_count;
wire          liteethudpstreamer0_tx_converter_converter_source_ready;
wire          liteethudpstreamer0_tx_converter_converter_source_valid;
wire          liteethudpstreamer0_tx_converter_sink_first;
wire          liteethudpstreamer0_tx_converter_sink_last;
wire   [15:0] liteethudpstreamer0_tx_converter_sink_param_dst_port;
wire   [31:0] liteethudpstreamer0_tx_converter_sink_param_ip_address;
wire   [15:0] liteethudpstreamer0_tx_converter_sink_param_length;
wire   [15:0] liteethudpstreamer0_tx_converter_sink_param_src_port;
wire   [31:0] liteethudpstreamer0_tx_converter_sink_payload_data;
wire    [3:0] liteethudpstreamer0_tx_converter_sink_payload_error;
wire    [3:0] liteethudpstreamer0_tx_converter_sink_payload_last_be;
wire          liteethudpstreamer0_tx_converter_sink_ready;
wire          liteethudpstreamer0_tx_converter_sink_valid;
wire          liteethudpstreamer0_tx_converter_source_first;
wire          liteethudpstreamer0_tx_converter_source_last;
wire   [15:0] liteethudpstreamer0_tx_converter_source_param_dst_port;
wire   [31:0] liteethudpstreamer0_tx_converter_source_param_ip_address;
wire   [15:0] liteethudpstreamer0_tx_converter_source_param_length;
wire   [15:0] liteethudpstreamer0_tx_converter_source_param_src_port;
wire    [7:0] liteethudpstreamer0_tx_converter_source_payload_data;
wire          liteethudpstreamer0_tx_converter_source_payload_error;
wire          liteethudpstreamer0_tx_converter_source_payload_last_be;
wire          liteethudpstreamer0_tx_converter_source_ready;
wire          liteethudpstreamer0_tx_converter_source_source_first;
wire          liteethudpstreamer0_tx_converter_source_source_last;
wire    [9:0] liteethudpstreamer0_tx_converter_source_source_payload_data;
wire          liteethudpstreamer0_tx_converter_source_source_ready;
wire          liteethudpstreamer0_tx_converter_source_source_valid;
wire          liteethudpstreamer0_tx_converter_source_valid;
reg     [6:0] liteethudpstreamer0_tx_counter = 7'd0;
reg     [6:0] liteethudpstreamer0_tx_counter_liteethudpstreamer0_next_value0 = 7'd0;
reg           liteethudpstreamer0_tx_counter_liteethudpstreamer0_next_value_ce0 = 1'd0;
reg           liteethudpstreamer0_tx_enable = 1'd1;
reg     [5:0] liteethudpstreamer0_tx_fifo_consume = 6'd0;
wire          liteethudpstreamer0_tx_fifo_do_read;
wire          liteethudpstreamer0_tx_fifo_fifo_in_first;
wire          liteethudpstreamer0_tx_fifo_fifo_in_last;
wire   [31:0] liteethudpstreamer0_tx_fifo_fifo_in_payload_data;
wire          liteethudpstreamer0_tx_fifo_fifo_out_first;
wire          liteethudpstreamer0_tx_fifo_fifo_out_last;
wire   [31:0] liteethudpstreamer0_tx_fifo_fifo_out_payload_data;
reg     [6:0] liteethudpstreamer0_tx_fifo_level0 = 7'd0;
wire    [6:0] liteethudpstreamer0_tx_fifo_level1;
reg     [5:0] liteethudpstreamer0_tx_fifo_produce = 6'd0;
wire    [5:0] liteethudpstreamer0_tx_fifo_rdport_adr;
wire   [33:0] liteethudpstreamer0_tx_fifo_rdport_dat_r;
wire          liteethudpstreamer0_tx_fifo_rdport_re;
wire          liteethudpstreamer0_tx_fifo_re;
reg           liteethudpstreamer0_tx_fifo_readable = 1'd0;
reg           liteethudpstreamer0_tx_fifo_replace = 1'd0;
wire          liteethudpstreamer0_tx_fifo_sink_first;
wire          liteethudpstreamer0_tx_fifo_sink_last;
wire   [31:0] liteethudpstreamer0_tx_fifo_sink_payload_data;
wire          liteethudpstreamer0_tx_fifo_sink_ready;
wire          liteethudpstreamer0_tx_fifo_sink_valid;
wire          liteethudpstreamer0_tx_fifo_source_first;
wire          liteethudpstreamer0_tx_fifo_source_last;
wire   [31:0] liteethudpstreamer0_tx_fifo_source_payload_data;
reg           liteethudpstreamer0_tx_fifo_source_ready = 1'd0;
wire          liteethudpstreamer0_tx_fifo_source_valid;
wire   [33:0] liteethudpstreamer0_tx_fifo_syncfifo0_din;
wire   [33:0] liteethudpstreamer0_tx_fifo_syncfifo0_dout;
wire          liteethudpstreamer0_tx_fifo_syncfifo0_re;
wire          liteethudpstreamer0_tx_fifo_syncfifo0_readable;
wire          liteethudpstreamer0_tx_fifo_syncfifo0_we;
wire          liteethudpstreamer0_tx_fifo_syncfifo0_writable;
reg     [5:0] liteethudpstreamer0_tx_fifo_wrport_adr = 6'd0;
wire   [33:0] liteethudpstreamer0_tx_fifo_wrport_dat_r;
wire   [33:0] liteethudpstreamer0_tx_fifo_wrport_dat_w;
wire          liteethudpstreamer0_tx_fifo_wrport_we;
reg    [31:0] liteethudpstreamer0_tx_ip_address0 = 32'd3232235876;
reg    [31:0] liteethudpstreamer0_tx_ip_address1 = 32'd0;
reg    [31:0] liteethudpstreamer0_tx_ip_address1_liteethudpstreamer0_next_value1 = 32'd0;
reg           liteethudpstreamer0_tx_ip_address1_liteethudpstreamer0_next_value_ce1 = 1'd0;
reg     [6:0] liteethudpstreamer0_tx_level = 7'd0;
reg     [6:0] liteethudpstreamer0_tx_level_liteethudpstreamer0_next_value3 = 7'd0;
reg           liteethudpstreamer0_tx_level_liteethudpstreamer0_next_value_ce3 = 1'd0;
wire          liteethudpstreamer0_tx_reset;
reg           liteethudpstreamer0_tx_sink_sink_first = 1'd0;
wire          liteethudpstreamer0_tx_sink_sink_last;
wire   [31:0] liteethudpstreamer0_tx_sink_sink_payload_data;
wire          liteethudpstreamer0_tx_sink_sink_ready;
wire          liteethudpstreamer0_tx_sink_sink_valid;
reg           liteethudpstreamer0_tx_source_source_first = 1'd0;
reg           liteethudpstreamer0_tx_source_source_last = 1'd0;
reg    [15:0] liteethudpstreamer0_tx_source_source_param_dst_port = 16'd0;
reg    [31:0] liteethudpstreamer0_tx_source_source_param_ip_address = 32'd0;
reg    [15:0] liteethudpstreamer0_tx_source_source_param_length = 16'd0;
reg    [15:0] liteethudpstreamer0_tx_source_source_param_src_port = 16'd0;
reg    [31:0] liteethudpstreamer0_tx_source_source_payload_data = 32'd0;
reg     [3:0] liteethudpstreamer0_tx_source_source_payload_error = 4'd0;
reg     [3:0] liteethudpstreamer0_tx_source_source_payload_last_be = 4'd0;
wire          liteethudpstreamer0_tx_source_source_ready;
reg           liteethudpstreamer0_tx_source_source_valid = 1'd0;
reg    [15:0] liteethudpstreamer0_tx_udp_port0 = 16'd2000;
reg    [15:0] liteethudpstreamer0_tx_udp_port1 = 16'd0;
reg    [15:0] liteethudpstreamer0_tx_udp_port1_liteethudpstreamer0_next_value2 = 16'd0;
reg           liteethudpstreamer0_tx_udp_port1_liteethudpstreamer0_next_value_ce2 = 1'd0;
wire          liteethudpstreamer0_user_port_sink_first;
wire          liteethudpstreamer0_user_port_sink_last;
wire   [15:0] liteethudpstreamer0_user_port_sink_param_dst_port;
wire   [31:0] liteethudpstreamer0_user_port_sink_param_ip_address;
wire   [15:0] liteethudpstreamer0_user_port_sink_param_length;
wire   [15:0] liteethudpstreamer0_user_port_sink_param_src_port;
wire   [31:0] liteethudpstreamer0_user_port_sink_payload_data;
wire    [3:0] liteethudpstreamer0_user_port_sink_payload_error;
wire    [3:0] liteethudpstreamer0_user_port_sink_payload_last_be;
wire          liteethudpstreamer0_user_port_sink_ready;
wire          liteethudpstreamer0_user_port_sink_valid;
wire          liteethudpstreamer0_user_port_source_first;
wire          liteethudpstreamer0_user_port_source_last;
wire   [15:0] liteethudpstreamer0_user_port_source_param_dst_port;
wire   [31:0] liteethudpstreamer0_user_port_source_param_ip_address;
wire   [15:0] liteethudpstreamer0_user_port_source_param_length;
wire   [15:0] liteethudpstreamer0_user_port_source_param_src_port;
wire   [31:0] liteethudpstreamer0_user_port_source_payload_data;
wire    [3:0] liteethudpstreamer0_user_port_source_payload_error;
wire    [3:0] liteethudpstreamer0_user_port_source_payload_last_be;
wire          liteethudpstreamer0_user_port_source_ready;
wire          liteethudpstreamer0_user_port_source_valid;
wire          liteethudpstreamer1_internal_port_sink_first;
wire          liteethudpstreamer1_internal_port_sink_last;
wire   [15:0] liteethudpstreamer1_internal_port_sink_param_dst_port;
wire   [31:0] liteethudpstreamer1_internal_port_sink_param_ip_address;
wire   [15:0] liteethudpstreamer1_internal_port_sink_param_length;
wire   [15:0] liteethudpstreamer1_internal_port_sink_param_src_port;
wire    [7:0] liteethudpstreamer1_internal_port_sink_payload_data;
wire          liteethudpstreamer1_internal_port_sink_payload_error;
wire          liteethudpstreamer1_internal_port_sink_payload_last_be;
reg           liteethudpstreamer1_internal_port_sink_ready = 1'd0;
wire          liteethudpstreamer1_internal_port_sink_valid;
reg           liteethudpstreamer1_internal_port_source_first = 1'd0;
reg           liteethudpstreamer1_internal_port_source_last = 1'd0;
reg    [15:0] liteethudpstreamer1_internal_port_source_param_dst_port = 16'd0;
reg    [31:0] liteethudpstreamer1_internal_port_source_param_ip_address = 32'd0;
reg    [15:0] liteethudpstreamer1_internal_port_source_param_length = 16'd0;
reg    [15:0] liteethudpstreamer1_internal_port_source_param_src_port = 16'd0;
reg     [7:0] liteethudpstreamer1_internal_port_source_payload_data = 8'd0;
reg           liteethudpstreamer1_internal_port_source_payload_error = 1'd0;
reg           liteethudpstreamer1_internal_port_source_payload_last_be = 1'd0;
wire          liteethudpstreamer1_internal_port_source_ready;
reg           liteethudpstreamer1_internal_port_source_valid = 1'd0;
reg           liteethudpstreamer1_next_state = 1'd0;
wire          liteethudpstreamer1_rx_cdc_sink_first;
wire          liteethudpstreamer1_rx_cdc_sink_last;
wire   [15:0] liteethudpstreamer1_rx_cdc_sink_param_dst_port;
wire   [31:0] liteethudpstreamer1_rx_cdc_sink_param_ip_address;
wire   [15:0] liteethudpstreamer1_rx_cdc_sink_param_length;
wire   [15:0] liteethudpstreamer1_rx_cdc_sink_param_src_port;
wire   [31:0] liteethudpstreamer1_rx_cdc_sink_payload_data;
wire    [3:0] liteethudpstreamer1_rx_cdc_sink_payload_error;
wire    [3:0] liteethudpstreamer1_rx_cdc_sink_payload_last_be;
wire          liteethudpstreamer1_rx_cdc_sink_ready;
wire          liteethudpstreamer1_rx_cdc_sink_valid;
wire          liteethudpstreamer1_rx_cdc_source_first;
wire          liteethudpstreamer1_rx_cdc_source_last;
wire   [15:0] liteethudpstreamer1_rx_cdc_source_param_dst_port;
wire   [31:0] liteethudpstreamer1_rx_cdc_source_param_ip_address;
wire   [15:0] liteethudpstreamer1_rx_cdc_source_param_length;
wire   [15:0] liteethudpstreamer1_rx_cdc_source_param_src_port;
wire   [31:0] liteethudpstreamer1_rx_cdc_source_payload_data;
wire    [3:0] liteethudpstreamer1_rx_cdc_source_payload_error;
wire    [3:0] liteethudpstreamer1_rx_cdc_source_payload_last_be;
wire          liteethudpstreamer1_rx_cdc_source_ready;
wire          liteethudpstreamer1_rx_cdc_source_valid;
reg     [1:0] liteethudpstreamer1_rx_converter_converter_demux = 2'd0;
wire          liteethudpstreamer1_rx_converter_converter_load_part;
wire          liteethudpstreamer1_rx_converter_converter_sink_first;
wire          liteethudpstreamer1_rx_converter_converter_sink_last;
wire    [9:0] liteethudpstreamer1_rx_converter_converter_sink_payload_data;
wire          liteethudpstreamer1_rx_converter_converter_sink_ready;
wire          liteethudpstreamer1_rx_converter_converter_sink_valid;
reg           liteethudpstreamer1_rx_converter_converter_source_first = 1'd0;
reg           liteethudpstreamer1_rx_converter_converter_source_last = 1'd0;
reg    [39:0] liteethudpstreamer1_rx_converter_converter_source_payload_data = 40'd0;
reg     [2:0] liteethudpstreamer1_rx_converter_converter_source_payload_valid_token_count = 3'd0;
wire          liteethudpstreamer1_rx_converter_converter_source_ready;
wire          liteethudpstreamer1_rx_converter_converter_source_valid;
reg           liteethudpstreamer1_rx_converter_converter_strobe_all = 1'd0;
wire          liteethudpstreamer1_rx_converter_sink_first;
wire          liteethudpstreamer1_rx_converter_sink_last;
wire   [15:0] liteethudpstreamer1_rx_converter_sink_param_dst_port;
wire   [31:0] liteethudpstreamer1_rx_converter_sink_param_ip_address;
wire   [15:0] liteethudpstreamer1_rx_converter_sink_param_length;
wire   [15:0] liteethudpstreamer1_rx_converter_sink_param_src_port;
wire    [7:0] liteethudpstreamer1_rx_converter_sink_payload_data;
wire          liteethudpstreamer1_rx_converter_sink_payload_error;
wire          liteethudpstreamer1_rx_converter_sink_payload_last_be;
wire          liteethudpstreamer1_rx_converter_sink_ready;
wire          liteethudpstreamer1_rx_converter_sink_valid;
wire          liteethudpstreamer1_rx_converter_source_first;
wire          liteethudpstreamer1_rx_converter_source_last;
reg    [15:0] liteethudpstreamer1_rx_converter_source_param_dst_port = 16'd0;
reg    [31:0] liteethudpstreamer1_rx_converter_source_param_ip_address = 32'd0;
reg    [15:0] liteethudpstreamer1_rx_converter_source_param_length = 16'd0;
reg    [15:0] liteethudpstreamer1_rx_converter_source_param_src_port = 16'd0;
reg    [31:0] liteethudpstreamer1_rx_converter_source_payload_data = 32'd0;
reg     [3:0] liteethudpstreamer1_rx_converter_source_payload_error = 4'd0;
reg     [3:0] liteethudpstreamer1_rx_converter_source_payload_last_be = 4'd0;
wire          liteethudpstreamer1_rx_converter_source_ready;
wire          liteethudpstreamer1_rx_converter_source_source_first;
wire          liteethudpstreamer1_rx_converter_source_source_last;
wire   [39:0] liteethudpstreamer1_rx_converter_source_source_payload_data;
wire          liteethudpstreamer1_rx_converter_source_source_ready;
wire          liteethudpstreamer1_rx_converter_source_source_valid;
wire          liteethudpstreamer1_rx_converter_source_valid;
reg           liteethudpstreamer1_rx_enable = 1'd1;
reg     [5:0] liteethudpstreamer1_rx_fifo_consume = 6'd0;
wire          liteethudpstreamer1_rx_fifo_do_read;
wire          liteethudpstreamer1_rx_fifo_fifo_in_first;
wire          liteethudpstreamer1_rx_fifo_fifo_in_last;
wire   [31:0] liteethudpstreamer1_rx_fifo_fifo_in_payload_data;
wire          liteethudpstreamer1_rx_fifo_fifo_in_payload_error;
wire          liteethudpstreamer1_rx_fifo_fifo_out_first;
wire          liteethudpstreamer1_rx_fifo_fifo_out_last;
wire   [31:0] liteethudpstreamer1_rx_fifo_fifo_out_payload_data;
wire          liteethudpstreamer1_rx_fifo_fifo_out_payload_error;
reg     [6:0] liteethudpstreamer1_rx_fifo_level0 = 7'd0;
wire    [6:0] liteethudpstreamer1_rx_fifo_level1;
reg     [5:0] liteethudpstreamer1_rx_fifo_produce = 6'd0;
wire    [5:0] liteethudpstreamer1_rx_fifo_rdport_adr;
wire   [34:0] liteethudpstreamer1_rx_fifo_rdport_dat_r;
wire          liteethudpstreamer1_rx_fifo_rdport_re;
wire          liteethudpstreamer1_rx_fifo_re;
reg           liteethudpstreamer1_rx_fifo_readable = 1'd0;
reg           liteethudpstreamer1_rx_fifo_replace = 1'd0;
reg           liteethudpstreamer1_rx_fifo_sink_first = 1'd0;
wire          liteethudpstreamer1_rx_fifo_sink_last;
wire   [31:0] liteethudpstreamer1_rx_fifo_sink_payload_data;
wire          liteethudpstreamer1_rx_fifo_sink_payload_error;
wire          liteethudpstreamer1_rx_fifo_sink_ready;
wire          liteethudpstreamer1_rx_fifo_sink_valid;
wire          liteethudpstreamer1_rx_fifo_source_first;
wire          liteethudpstreamer1_rx_fifo_source_last;
wire   [31:0] liteethudpstreamer1_rx_fifo_source_payload_data;
wire          liteethudpstreamer1_rx_fifo_source_payload_error;
wire          liteethudpstreamer1_rx_fifo_source_ready;
wire          liteethudpstreamer1_rx_fifo_source_valid;
wire   [34:0] liteethudpstreamer1_rx_fifo_syncfifo1_din;
wire   [34:0] liteethudpstreamer1_rx_fifo_syncfifo1_dout;
wire          liteethudpstreamer1_rx_fifo_syncfifo1_re;
wire          liteethudpstreamer1_rx_fifo_syncfifo1_readable;
wire          liteethudpstreamer1_rx_fifo_syncfifo1_we;
wire          liteethudpstreamer1_rx_fifo_syncfifo1_writable;
reg     [5:0] liteethudpstreamer1_rx_fifo_wrport_adr = 6'd0;
wire   [34:0] liteethudpstreamer1_rx_fifo_wrport_dat_r;
wire   [34:0] liteethudpstreamer1_rx_fifo_wrport_dat_w;
wire          liteethudpstreamer1_rx_fifo_wrport_we;
wire          liteethudpstreamer1_rx_sink_sink_first;
wire          liteethudpstreamer1_rx_sink_sink_last;
wire   [15:0] liteethudpstreamer1_rx_sink_sink_param_dst_port;
wire   [31:0] liteethudpstreamer1_rx_sink_sink_param_ip_address;
wire   [15:0] liteethudpstreamer1_rx_sink_sink_param_length;
wire   [15:0] liteethudpstreamer1_rx_sink_sink_param_src_port;
wire   [31:0] liteethudpstreamer1_rx_sink_sink_payload_data;
wire    [3:0] liteethudpstreamer1_rx_sink_sink_payload_error;
wire    [3:0] liteethudpstreamer1_rx_sink_sink_payload_last_be;
wire          liteethudpstreamer1_rx_sink_sink_ready;
wire          liteethudpstreamer1_rx_sink_sink_valid;
wire          liteethudpstreamer1_rx_source_source_first;
wire          liteethudpstreamer1_rx_source_source_last;
wire   [31:0] liteethudpstreamer1_rx_source_source_payload_data;
wire          liteethudpstreamer1_rx_source_source_payload_error;
wire          liteethudpstreamer1_rx_source_source_ready;
wire          liteethudpstreamer1_rx_source_source_valid;
reg    [15:0] liteethudpstreamer1_rx_udp_port = udp1_udp_port;
reg           liteethudpstreamer1_rx_valid = 1'd1;
reg           liteethudpstreamer1_state = 1'd0;
wire          liteethudpstreamer1_tx_cdc_sink_first;
wire          liteethudpstreamer1_tx_cdc_sink_last;
wire   [15:0] liteethudpstreamer1_tx_cdc_sink_param_dst_port;
wire   [31:0] liteethudpstreamer1_tx_cdc_sink_param_ip_address;
wire   [15:0] liteethudpstreamer1_tx_cdc_sink_param_length;
wire   [15:0] liteethudpstreamer1_tx_cdc_sink_param_src_port;
wire   [31:0] liteethudpstreamer1_tx_cdc_sink_payload_data;
wire    [3:0] liteethudpstreamer1_tx_cdc_sink_payload_error;
wire    [3:0] liteethudpstreamer1_tx_cdc_sink_payload_last_be;
wire          liteethudpstreamer1_tx_cdc_sink_ready;
wire          liteethudpstreamer1_tx_cdc_sink_valid;
wire          liteethudpstreamer1_tx_cdc_source_first;
wire          liteethudpstreamer1_tx_cdc_source_last;
wire   [15:0] liteethudpstreamer1_tx_cdc_source_param_dst_port;
wire   [31:0] liteethudpstreamer1_tx_cdc_source_param_ip_address;
wire   [15:0] liteethudpstreamer1_tx_cdc_source_param_length;
wire   [15:0] liteethudpstreamer1_tx_cdc_source_param_src_port;
wire   [31:0] liteethudpstreamer1_tx_cdc_source_payload_data;
wire    [3:0] liteethudpstreamer1_tx_cdc_source_payload_error;
wire    [3:0] liteethudpstreamer1_tx_cdc_source_payload_last_be;
wire          liteethudpstreamer1_tx_cdc_source_ready;
wire          liteethudpstreamer1_tx_cdc_source_valid;
wire          liteethudpstreamer1_tx_converter_converter_first;
wire          liteethudpstreamer1_tx_converter_converter_last;
reg     [1:0] liteethudpstreamer1_tx_converter_converter_mux = 2'd0;
wire          liteethudpstreamer1_tx_converter_converter_sink_first;
wire          liteethudpstreamer1_tx_converter_converter_sink_last;
reg    [39:0] liteethudpstreamer1_tx_converter_converter_sink_payload_data = 40'd0;
wire          liteethudpstreamer1_tx_converter_converter_sink_ready;
wire          liteethudpstreamer1_tx_converter_converter_sink_valid;
wire          liteethudpstreamer1_tx_converter_converter_source_first;
wire          liteethudpstreamer1_tx_converter_converter_source_last;
reg     [9:0] liteethudpstreamer1_tx_converter_converter_source_payload_data = 10'd0;
wire          liteethudpstreamer1_tx_converter_converter_source_payload_valid_token_count;
wire          liteethudpstreamer1_tx_converter_converter_source_ready;
wire          liteethudpstreamer1_tx_converter_converter_source_valid;
wire          liteethudpstreamer1_tx_converter_sink_first;
wire          liteethudpstreamer1_tx_converter_sink_last;
wire   [15:0] liteethudpstreamer1_tx_converter_sink_param_dst_port;
wire   [31:0] liteethudpstreamer1_tx_converter_sink_param_ip_address;
wire   [15:0] liteethudpstreamer1_tx_converter_sink_param_length;
wire   [15:0] liteethudpstreamer1_tx_converter_sink_param_src_port;
wire   [31:0] liteethudpstreamer1_tx_converter_sink_payload_data;
wire    [3:0] liteethudpstreamer1_tx_converter_sink_payload_error;
wire    [3:0] liteethudpstreamer1_tx_converter_sink_payload_last_be;
wire          liteethudpstreamer1_tx_converter_sink_ready;
wire          liteethudpstreamer1_tx_converter_sink_valid;
wire          liteethudpstreamer1_tx_converter_source_first;
wire          liteethudpstreamer1_tx_converter_source_last;
wire   [15:0] liteethudpstreamer1_tx_converter_source_param_dst_port;
wire   [31:0] liteethudpstreamer1_tx_converter_source_param_ip_address;
wire   [15:0] liteethudpstreamer1_tx_converter_source_param_length;
wire   [15:0] liteethudpstreamer1_tx_converter_source_param_src_port;
wire    [7:0] liteethudpstreamer1_tx_converter_source_payload_data;
wire          liteethudpstreamer1_tx_converter_source_payload_error;
wire          liteethudpstreamer1_tx_converter_source_payload_last_be;
wire          liteethudpstreamer1_tx_converter_source_ready;
wire          liteethudpstreamer1_tx_converter_source_source_first;
wire          liteethudpstreamer1_tx_converter_source_source_last;
wire    [9:0] liteethudpstreamer1_tx_converter_source_source_payload_data;
wire          liteethudpstreamer1_tx_converter_source_source_ready;
wire          liteethudpstreamer1_tx_converter_source_source_valid;
wire          liteethudpstreamer1_tx_converter_source_valid;
reg     [6:0] liteethudpstreamer1_tx_counter = 7'd0;
reg     [6:0] liteethudpstreamer1_tx_counter_liteethudpstreamer1_next_value0 = 7'd0;
reg           liteethudpstreamer1_tx_counter_liteethudpstreamer1_next_value_ce0 = 1'd0;
reg           liteethudpstreamer1_tx_enable = 1'd1;
reg     [5:0] liteethudpstreamer1_tx_fifo_consume = 6'd0;
wire          liteethudpstreamer1_tx_fifo_do_read;
wire          liteethudpstreamer1_tx_fifo_fifo_in_first;
wire          liteethudpstreamer1_tx_fifo_fifo_in_last;
wire   [31:0] liteethudpstreamer1_tx_fifo_fifo_in_payload_data;
wire          liteethudpstreamer1_tx_fifo_fifo_out_first;
wire          liteethudpstreamer1_tx_fifo_fifo_out_last;
wire   [31:0] liteethudpstreamer1_tx_fifo_fifo_out_payload_data;
reg     [6:0] liteethudpstreamer1_tx_fifo_level0 = 7'd0;
wire    [6:0] liteethudpstreamer1_tx_fifo_level1;
reg     [5:0] liteethudpstreamer1_tx_fifo_produce = 6'd0;
wire    [5:0] liteethudpstreamer1_tx_fifo_rdport_adr;
wire   [33:0] liteethudpstreamer1_tx_fifo_rdport_dat_r;
wire          liteethudpstreamer1_tx_fifo_rdport_re;
wire          liteethudpstreamer1_tx_fifo_re;
reg           liteethudpstreamer1_tx_fifo_readable = 1'd0;
reg           liteethudpstreamer1_tx_fifo_replace = 1'd0;
wire          liteethudpstreamer1_tx_fifo_sink_first;
wire          liteethudpstreamer1_tx_fifo_sink_last;
wire   [31:0] liteethudpstreamer1_tx_fifo_sink_payload_data;
wire          liteethudpstreamer1_tx_fifo_sink_ready;
wire          liteethudpstreamer1_tx_fifo_sink_valid;
wire          liteethudpstreamer1_tx_fifo_source_first;
wire          liteethudpstreamer1_tx_fifo_source_last;
wire   [31:0] liteethudpstreamer1_tx_fifo_source_payload_data;
reg           liteethudpstreamer1_tx_fifo_source_ready = 1'd0;
wire          liteethudpstreamer1_tx_fifo_source_valid;
wire   [33:0] liteethudpstreamer1_tx_fifo_syncfifo1_din;
wire   [33:0] liteethudpstreamer1_tx_fifo_syncfifo1_dout;
wire          liteethudpstreamer1_tx_fifo_syncfifo1_re;
wire          liteethudpstreamer1_tx_fifo_syncfifo1_readable;
wire          liteethudpstreamer1_tx_fifo_syncfifo1_we;
wire          liteethudpstreamer1_tx_fifo_syncfifo1_writable;
reg     [5:0] liteethudpstreamer1_tx_fifo_wrport_adr = 6'd0;
wire   [33:0] liteethudpstreamer1_tx_fifo_wrport_dat_r;
wire   [33:0] liteethudpstreamer1_tx_fifo_wrport_dat_w;
wire          liteethudpstreamer1_tx_fifo_wrport_we;
reg    [31:0] liteethudpstreamer1_tx_ip_address0 = udp1_ip_address;
reg    [31:0] liteethudpstreamer1_tx_ip_address1 = 32'd0;
reg    [31:0] liteethudpstreamer1_tx_ip_address1_liteethudpstreamer1_next_value1 = 32'd0;
reg           liteethudpstreamer1_tx_ip_address1_liteethudpstreamer1_next_value_ce1 = 1'd0;
reg     [6:0] liteethudpstreamer1_tx_level = 7'd0;
reg     [6:0] liteethudpstreamer1_tx_level_liteethudpstreamer1_next_value3 = 7'd0;
reg           liteethudpstreamer1_tx_level_liteethudpstreamer1_next_value_ce3 = 1'd0;
wire          liteethudpstreamer1_tx_reset;
reg           liteethudpstreamer1_tx_sink_sink_first = 1'd0;
wire          liteethudpstreamer1_tx_sink_sink_last;
wire   [31:0] liteethudpstreamer1_tx_sink_sink_payload_data;
wire          liteethudpstreamer1_tx_sink_sink_ready;
wire          liteethudpstreamer1_tx_sink_sink_valid;
reg           liteethudpstreamer1_tx_source_source_first = 1'd0;
reg           liteethudpstreamer1_tx_source_source_last = 1'd0;
reg    [15:0] liteethudpstreamer1_tx_source_source_param_dst_port = 16'd0;
reg    [31:0] liteethudpstreamer1_tx_source_source_param_ip_address = 32'd0;
reg    [15:0] liteethudpstreamer1_tx_source_source_param_length = 16'd0;
reg    [15:0] liteethudpstreamer1_tx_source_source_param_src_port = 16'd0;
reg    [31:0] liteethudpstreamer1_tx_source_source_payload_data = 32'd0;
reg     [3:0] liteethudpstreamer1_tx_source_source_payload_error = 4'd0;
reg     [3:0] liteethudpstreamer1_tx_source_source_payload_last_be = 4'd0;
wire          liteethudpstreamer1_tx_source_source_ready;
reg           liteethudpstreamer1_tx_source_source_valid = 1'd0;
reg    [15:0] liteethudpstreamer1_tx_udp_port0 = udp1_udp_port;
reg    [15:0] liteethudpstreamer1_tx_udp_port1 = 16'd0;
reg    [15:0] liteethudpstreamer1_tx_udp_port1_liteethudpstreamer1_next_value2 = 16'd0;
reg           liteethudpstreamer1_tx_udp_port1_liteethudpstreamer1_next_value_ce2 = 1'd0;
wire          liteethudpstreamer1_user_port_sink_first;
wire          liteethudpstreamer1_user_port_sink_last;
wire   [15:0] liteethudpstreamer1_user_port_sink_param_dst_port;
wire   [31:0] liteethudpstreamer1_user_port_sink_param_ip_address;
wire   [15:0] liteethudpstreamer1_user_port_sink_param_length;
wire   [15:0] liteethudpstreamer1_user_port_sink_param_src_port;
wire   [31:0] liteethudpstreamer1_user_port_sink_payload_data;
wire    [3:0] liteethudpstreamer1_user_port_sink_payload_error;
wire    [3:0] liteethudpstreamer1_user_port_sink_payload_last_be;
wire          liteethudpstreamer1_user_port_sink_ready;
wire          liteethudpstreamer1_user_port_sink_valid;
wire          liteethudpstreamer1_user_port_source_first;
wire          liteethudpstreamer1_user_port_source_last;
wire   [15:0] liteethudpstreamer1_user_port_source_param_dst_port;
wire   [31:0] liteethudpstreamer1_user_port_source_param_ip_address;
wire   [15:0] liteethudpstreamer1_user_port_source_param_length;
wire   [15:0] liteethudpstreamer1_user_port_source_param_src_port;
wire   [31:0] liteethudpstreamer1_user_port_source_payload_data;
wire    [3:0] liteethudpstreamer1_user_port_source_payload_error;
wire    [3:0] liteethudpstreamer1_user_port_source_payload_last_be;
wire          liteethudpstreamer1_user_port_source_ready;
wire          liteethudpstreamer1_user_port_source_valid;
wire          mac_core_bufferizeendpoints_pipe_valid_sink_first;
wire          mac_core_bufferizeendpoints_pipe_valid_sink_last;
wire    [7:0] mac_core_bufferizeendpoints_pipe_valid_sink_payload_data;
wire          mac_core_bufferizeendpoints_pipe_valid_sink_payload_error;
wire          mac_core_bufferizeendpoints_pipe_valid_sink_payload_last_be;
wire          mac_core_bufferizeendpoints_pipe_valid_sink_ready;
wire          mac_core_bufferizeendpoints_pipe_valid_sink_valid;
reg           mac_core_bufferizeendpoints_pipe_valid_source_first = 1'd0;
reg           mac_core_bufferizeendpoints_pipe_valid_source_last = 1'd0;
reg     [7:0] mac_core_bufferizeendpoints_pipe_valid_source_payload_data = 8'd0;
reg           mac_core_bufferizeendpoints_pipe_valid_source_payload_error = 1'd0;
reg           mac_core_bufferizeendpoints_pipe_valid_source_payload_last_be = 1'd0;
wire          mac_core_bufferizeendpoints_pipe_valid_source_ready;
reg           mac_core_bufferizeendpoints_pipe_valid_source_valid = 1'd0;
wire          mac_core_bufferizeendpoints_sink_sink_first;
wire          mac_core_bufferizeendpoints_sink_sink_last;
wire    [7:0] mac_core_bufferizeendpoints_sink_sink_payload_data;
wire          mac_core_bufferizeendpoints_sink_sink_payload_error;
wire          mac_core_bufferizeendpoints_sink_sink_payload_last_be;
wire          mac_core_bufferizeendpoints_sink_sink_ready;
wire          mac_core_bufferizeendpoints_sink_sink_valid;
wire          mac_core_bufferizeendpoints_source_source_first;
wire          mac_core_bufferizeendpoints_source_source_last;
wire    [7:0] mac_core_bufferizeendpoints_source_source_payload_data;
wire          mac_core_bufferizeendpoints_source_source_payload_error;
wire          mac_core_bufferizeendpoints_source_source_payload_last_be;
wire          mac_core_bufferizeendpoints_source_source_ready;
wire          mac_core_bufferizeendpoints_source_source_valid;
wire   [11:0] mac_core_cdc_asyncfifo_din;
wire   [11:0] mac_core_cdc_asyncfifo_dout;
wire          mac_core_cdc_asyncfifo_re;
wire          mac_core_cdc_asyncfifo_readable;
wire          mac_core_cdc_asyncfifo_we;
wire          mac_core_cdc_asyncfifo_writable;
wire    [5:0] mac_core_cdc_consume_wdomain;
wire          mac_core_cdc_fifo_in_first;
wire          mac_core_cdc_fifo_in_last;
wire    [7:0] mac_core_cdc_fifo_in_payload_data;
wire          mac_core_cdc_fifo_in_payload_error;
wire          mac_core_cdc_fifo_in_payload_last_be;
wire          mac_core_cdc_fifo_out_first;
wire          mac_core_cdc_fifo_out_last;
wire    [7:0] mac_core_cdc_fifo_out_payload_data;
wire          mac_core_cdc_fifo_out_payload_error;
wire          mac_core_cdc_fifo_out_payload_last_be;
wire          mac_core_cdc_graycounter0_ce;
(* dont_touch = "true" *)
reg     [5:0] mac_core_cdc_graycounter0_q = 6'd0;
reg     [5:0] mac_core_cdc_graycounter0_q_binary = 6'd0;
wire    [5:0] mac_core_cdc_graycounter0_q_next;
reg     [5:0] mac_core_cdc_graycounter0_q_next_binary = 6'd0;
wire          mac_core_cdc_graycounter1_ce;
(* dont_touch = "true" *)
reg     [5:0] mac_core_cdc_graycounter1_q = 6'd0;
reg     [5:0] mac_core_cdc_graycounter1_q_binary = 6'd0;
wire    [5:0] mac_core_cdc_graycounter1_q_next;
reg     [5:0] mac_core_cdc_graycounter1_q_next_binary = 6'd0;
wire    [5:0] mac_core_cdc_produce_rdomain;
wire    [4:0] mac_core_cdc_rdport_adr;
wire   [11:0] mac_core_cdc_rdport_dat_r;
wire          mac_core_cdc_sink_first;
wire          mac_core_cdc_sink_last;
wire    [7:0] mac_core_cdc_sink_payload_data;
wire          mac_core_cdc_sink_payload_error;
wire          mac_core_cdc_sink_payload_last_be;
wire          mac_core_cdc_sink_ready;
wire          mac_core_cdc_sink_valid;
wire          mac_core_cdc_source_first;
wire          mac_core_cdc_source_last;
wire    [7:0] mac_core_cdc_source_payload_data;
wire          mac_core_cdc_source_payload_error;
wire          mac_core_cdc_source_payload_last_be;
wire          mac_core_cdc_source_ready;
wire          mac_core_cdc_source_valid;
wire    [4:0] mac_core_cdc_wrport_adr;
wire   [11:0] mac_core_cdc_wrport_dat_r;
wire   [11:0] mac_core_cdc_wrport_dat_w;
wire          mac_core_cdc_wrport_we;
reg    [31:0] mac_core_crc_errors_status = 32'd0;
wire          mac_core_liteethmaccrc32checker_crc_be;
reg           mac_core_liteethmaccrc32checker_crc_ce = 1'd0;
reg    [31:0] mac_core_liteethmaccrc32checker_crc_crc_next = 32'd0;
wire   [31:0] mac_core_liteethmaccrc32checker_crc_crc_prev;
wire    [7:0] mac_core_liteethmaccrc32checker_crc_data0;
reg     [7:0] mac_core_liteethmaccrc32checker_crc_data1 = 8'd0;
reg           mac_core_liteethmaccrc32checker_crc_error0 = 1'd0;
reg           mac_core_liteethmaccrc32checker_crc_error1 = 1'd0;
reg           mac_core_liteethmaccrc32checker_crc_error1_liteethmac_next_value1 = 1'd0;
reg           mac_core_liteethmaccrc32checker_crc_error1_liteethmac_next_value_ce1 = 1'd0;
reg    [31:0] mac_core_liteethmaccrc32checker_crc_reg = 32'd4294967295;
reg           mac_core_liteethmaccrc32checker_crc_reset = 1'd0;
reg           mac_core_liteethmaccrc32checker_error = 1'd0;
wire          mac_core_liteethmaccrc32checker_fifo_full;
wire          mac_core_liteethmaccrc32checker_fifo_in;
wire          mac_core_liteethmaccrc32checker_fifo_out;
reg           mac_core_liteethmaccrc32checker_fifo_reset = 1'd0;
reg           mac_core_liteethmaccrc32checker_last_be = 1'd0;
reg           mac_core_liteethmaccrc32checker_last_be_liteethmac_next_value0 = 1'd0;
reg           mac_core_liteethmaccrc32checker_last_be_liteethmac_next_value_ce0 = 1'd0;
wire          mac_core_liteethmaccrc32checker_sink_sink_first;
wire          mac_core_liteethmaccrc32checker_sink_sink_last;
wire    [7:0] mac_core_liteethmaccrc32checker_sink_sink_payload_data;
wire          mac_core_liteethmaccrc32checker_sink_sink_payload_error;
wire          mac_core_liteethmaccrc32checker_sink_sink_payload_last_be;
reg           mac_core_liteethmaccrc32checker_sink_sink_ready = 1'd0;
wire          mac_core_liteethmaccrc32checker_sink_sink_valid;
wire          mac_core_liteethmaccrc32checker_source_source_first;
reg           mac_core_liteethmaccrc32checker_source_source_last = 1'd0;
wire    [7:0] mac_core_liteethmaccrc32checker_source_source_payload_data;
reg           mac_core_liteethmaccrc32checker_source_source_payload_error = 1'd0;
reg           mac_core_liteethmaccrc32checker_source_source_payload_last_be = 1'd0;
wire          mac_core_liteethmaccrc32checker_source_source_ready;
reg           mac_core_liteethmaccrc32checker_source_source_valid = 1'd0;
reg     [2:0] mac_core_liteethmaccrc32checker_syncfifo_consume = 3'd0;
wire          mac_core_liteethmaccrc32checker_syncfifo_do_read;
wire          mac_core_liteethmaccrc32checker_syncfifo_fifo_in_first;
wire          mac_core_liteethmaccrc32checker_syncfifo_fifo_in_last;
wire    [7:0] mac_core_liteethmaccrc32checker_syncfifo_fifo_in_payload_data;
wire          mac_core_liteethmaccrc32checker_syncfifo_fifo_in_payload_error;
wire          mac_core_liteethmaccrc32checker_syncfifo_fifo_in_payload_last_be;
wire          mac_core_liteethmaccrc32checker_syncfifo_fifo_out_first;
wire          mac_core_liteethmaccrc32checker_syncfifo_fifo_out_last;
wire    [7:0] mac_core_liteethmaccrc32checker_syncfifo_fifo_out_payload_data;
wire          mac_core_liteethmaccrc32checker_syncfifo_fifo_out_payload_error;
wire          mac_core_liteethmaccrc32checker_syncfifo_fifo_out_payload_last_be;
reg     [2:0] mac_core_liteethmaccrc32checker_syncfifo_level = 3'd0;
reg     [2:0] mac_core_liteethmaccrc32checker_syncfifo_produce = 3'd0;
wire    [2:0] mac_core_liteethmaccrc32checker_syncfifo_rdport_adr;
wire   [11:0] mac_core_liteethmaccrc32checker_syncfifo_rdport_dat_r;
reg           mac_core_liteethmaccrc32checker_syncfifo_replace = 1'd0;
wire          mac_core_liteethmaccrc32checker_syncfifo_sink_first;
wire          mac_core_liteethmaccrc32checker_syncfifo_sink_last;
wire    [7:0] mac_core_liteethmaccrc32checker_syncfifo_sink_payload_data;
wire          mac_core_liteethmaccrc32checker_syncfifo_sink_payload_error;
wire          mac_core_liteethmaccrc32checker_syncfifo_sink_payload_last_be;
wire          mac_core_liteethmaccrc32checker_syncfifo_sink_ready;
reg           mac_core_liteethmaccrc32checker_syncfifo_sink_valid = 1'd0;
wire          mac_core_liteethmaccrc32checker_syncfifo_source_first;
wire          mac_core_liteethmaccrc32checker_syncfifo_source_last;
wire    [7:0] mac_core_liteethmaccrc32checker_syncfifo_source_payload_data;
wire          mac_core_liteethmaccrc32checker_syncfifo_source_payload_error;
wire          mac_core_liteethmaccrc32checker_syncfifo_source_payload_last_be;
reg           mac_core_liteethmaccrc32checker_syncfifo_source_ready = 1'd0;
wire          mac_core_liteethmaccrc32checker_syncfifo_source_valid;
wire   [11:0] mac_core_liteethmaccrc32checker_syncfifo_syncfifo_din;
wire   [11:0] mac_core_liteethmaccrc32checker_syncfifo_syncfifo_dout;
wire          mac_core_liteethmaccrc32checker_syncfifo_syncfifo_re;
wire          mac_core_liteethmaccrc32checker_syncfifo_syncfifo_readable;
wire          mac_core_liteethmaccrc32checker_syncfifo_syncfifo_we;
wire          mac_core_liteethmaccrc32checker_syncfifo_syncfifo_writable;
reg     [2:0] mac_core_liteethmaccrc32checker_syncfifo_wrport_adr = 3'd0;
wire   [11:0] mac_core_liteethmaccrc32checker_syncfifo_wrport_dat_r;
wire   [11:0] mac_core_liteethmaccrc32checker_syncfifo_wrport_dat_w;
wire          mac_core_liteethmaccrc32checker_syncfifo_wrport_we;
reg    [31:0] mac_core_preamble_errors_status = 32'd0;
wire          mac_core_pulsesynchronizer0_i;
wire          mac_core_pulsesynchronizer0_o;
reg           mac_core_pulsesynchronizer0_toggle_i = 1'd0;
wire          mac_core_pulsesynchronizer0_toggle_o;
reg           mac_core_pulsesynchronizer0_toggle_o_r = 1'd0;
wire          mac_core_pulsesynchronizer1_i;
wire          mac_core_pulsesynchronizer1_o;
reg           mac_core_pulsesynchronizer1_toggle_i = 1'd0;
wire          mac_core_pulsesynchronizer1_toggle_o;
reg           mac_core_pulsesynchronizer1_toggle_o_r = 1'd0;
reg    [10:0] mac_core_rx_padding_length = 11'd0;
reg     [3:0] mac_core_rx_padding_length_inc = 4'd0;
wire          mac_core_rx_padding_sink_first;
wire          mac_core_rx_padding_sink_last;
wire    [7:0] mac_core_rx_padding_sink_payload_data;
wire          mac_core_rx_padding_sink_payload_error;
wire          mac_core_rx_padding_sink_payload_last_be;
wire          mac_core_rx_padding_sink_ready;
wire          mac_core_rx_padding_sink_valid;
wire          mac_core_rx_padding_source_first;
wire          mac_core_rx_padding_source_last;
wire    [7:0] mac_core_rx_padding_source_payload_data;
reg           mac_core_rx_padding_source_payload_error = 1'd0;
wire          mac_core_rx_padding_source_payload_last_be;
wire          mac_core_rx_padding_source_ready;
wire          mac_core_rx_padding_source_valid;
reg           mac_core_rx_preamble_error = 1'd0;
reg    [63:0] mac_core_rx_preamble_preamble = 64'd15372286728091293013;
wire          mac_core_rx_preamble_sink_first;
wire          mac_core_rx_preamble_sink_last;
wire    [7:0] mac_core_rx_preamble_sink_payload_data;
wire          mac_core_rx_preamble_sink_payload_error;
wire          mac_core_rx_preamble_sink_payload_last_be;
reg           mac_core_rx_preamble_sink_ready = 1'd0;
wire          mac_core_rx_preamble_sink_valid;
reg           mac_core_rx_preamble_source_first = 1'd0;
reg           mac_core_rx_preamble_source_last = 1'd0;
wire    [7:0] mac_core_rx_preamble_source_payload_data;
reg           mac_core_rx_preamble_source_payload_error = 1'd0;
wire          mac_core_rx_preamble_source_payload_last_be;
wire          mac_core_rx_preamble_source_ready;
reg           mac_core_rx_preamble_source_valid = 1'd0;
wire          mac_core_sink_first;
wire          mac_core_sink_last;
wire    [7:0] mac_core_sink_payload_data;
wire          mac_core_sink_payload_error;
wire          mac_core_sink_payload_last_be;
wire          mac_core_sink_ready;
wire          mac_core_sink_sink_first;
wire          mac_core_sink_sink_last;
wire    [7:0] mac_core_sink_sink_payload_data;
wire          mac_core_sink_sink_payload_error;
wire          mac_core_sink_sink_payload_last_be;
wire          mac_core_sink_sink_ready;
wire          mac_core_sink_sink_valid;
wire          mac_core_sink_valid;
wire          mac_core_source_first;
wire          mac_core_source_last;
wire    [7:0] mac_core_source_payload_data;
wire          mac_core_source_payload_error;
wire          mac_core_source_payload_last_be;
wire          mac_core_source_ready;
wire          mac_core_source_source_first;
wire          mac_core_source_source_last;
wire    [7:0] mac_core_source_source_payload_data;
wire          mac_core_source_source_payload_error;
wire          mac_core_source_source_payload_last_be;
wire          mac_core_source_source_ready;
wire          mac_core_source_source_valid;
wire          mac_core_source_valid;
wire          mac_core_tx_crc_be;
reg           mac_core_tx_crc_ce = 1'd0;
reg     [1:0] mac_core_tx_crc_cnt = 2'd3;
wire          mac_core_tx_crc_cnt_done;
reg    [31:0] mac_core_tx_crc_crc_next = 32'd0;
reg    [31:0] mac_core_tx_crc_crc_packet = 32'd0;
reg    [31:0] mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 = 32'd0;
reg           mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value_ce0 = 1'd0;
wire   [31:0] mac_core_tx_crc_crc_prev;
wire    [7:0] mac_core_tx_crc_data0;
wire    [7:0] mac_core_tx_crc_data1;
reg           mac_core_tx_crc_error = 1'd0;
reg           mac_core_tx_crc_is_ongoing0 = 1'd0;
reg           mac_core_tx_crc_is_ongoing1 = 1'd0;
reg           mac_core_tx_crc_last_be = 1'd0;
reg           mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value1 = 1'd0;
reg           mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value_ce1 = 1'd0;
wire          mac_core_tx_crc_pipe_valid_sink_first;
wire          mac_core_tx_crc_pipe_valid_sink_last;
wire    [7:0] mac_core_tx_crc_pipe_valid_sink_payload_data;
wire          mac_core_tx_crc_pipe_valid_sink_payload_error;
wire          mac_core_tx_crc_pipe_valid_sink_payload_last_be;
wire          mac_core_tx_crc_pipe_valid_sink_ready;
wire          mac_core_tx_crc_pipe_valid_sink_valid;
reg           mac_core_tx_crc_pipe_valid_source_first = 1'd0;
reg           mac_core_tx_crc_pipe_valid_source_last = 1'd0;
reg     [7:0] mac_core_tx_crc_pipe_valid_source_payload_data = 8'd0;
reg           mac_core_tx_crc_pipe_valid_source_payload_error = 1'd0;
reg           mac_core_tx_crc_pipe_valid_source_payload_last_be = 1'd0;
wire          mac_core_tx_crc_pipe_valid_source_ready;
reg           mac_core_tx_crc_pipe_valid_source_valid = 1'd0;
reg    [31:0] mac_core_tx_crc_reg = 32'd4294967295;
reg           mac_core_tx_crc_reset = 1'd0;
wire          mac_core_tx_crc_sink_first;
wire          mac_core_tx_crc_sink_last;
wire    [7:0] mac_core_tx_crc_sink_payload_data;
wire          mac_core_tx_crc_sink_payload_error;
wire          mac_core_tx_crc_sink_payload_last_be;
reg           mac_core_tx_crc_sink_ready = 1'd0;
wire          mac_core_tx_crc_sink_sink_first;
wire          mac_core_tx_crc_sink_sink_last;
wire    [7:0] mac_core_tx_crc_sink_sink_payload_data;
wire          mac_core_tx_crc_sink_sink_payload_error;
wire          mac_core_tx_crc_sink_sink_payload_last_be;
wire          mac_core_tx_crc_sink_sink_ready;
wire          mac_core_tx_crc_sink_sink_valid;
wire          mac_core_tx_crc_sink_valid;
reg           mac_core_tx_crc_source_first = 1'd0;
reg           mac_core_tx_crc_source_last = 1'd0;
reg     [7:0] mac_core_tx_crc_source_payload_data = 8'd0;
reg           mac_core_tx_crc_source_payload_error = 1'd0;
reg           mac_core_tx_crc_source_payload_last_be = 1'd0;
wire          mac_core_tx_crc_source_ready;
wire          mac_core_tx_crc_source_source_first;
wire          mac_core_tx_crc_source_source_last;
wire    [7:0] mac_core_tx_crc_source_source_payload_data;
wire          mac_core_tx_crc_source_source_payload_error;
wire          mac_core_tx_crc_source_source_payload_last_be;
wire          mac_core_tx_crc_source_source_ready;
wire          mac_core_tx_crc_source_source_valid;
reg           mac_core_tx_crc_source_valid = 1'd0;
reg    [31:0] mac_core_tx_crc_value = 32'd0;
reg     [3:0] mac_core_tx_gap_counter = 4'd0;
reg     [3:0] mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value = 4'd0;
reg           mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value_ce = 1'd0;
wire          mac_core_tx_gap_sink_first;
wire          mac_core_tx_gap_sink_last;
wire    [7:0] mac_core_tx_gap_sink_payload_data;
wire          mac_core_tx_gap_sink_payload_error;
wire          mac_core_tx_gap_sink_payload_last_be;
reg           mac_core_tx_gap_sink_ready = 1'd0;
wire          mac_core_tx_gap_sink_valid;
reg           mac_core_tx_gap_source_first = 1'd0;
reg           mac_core_tx_gap_source_last = 1'd0;
reg     [7:0] mac_core_tx_gap_source_payload_data = 8'd0;
reg           mac_core_tx_gap_source_payload_error = 1'd0;
reg           mac_core_tx_gap_source_payload_last_be = 1'd0;
wire          mac_core_tx_gap_source_ready;
reg           mac_core_tx_gap_source_valid = 1'd0;
reg    [15:0] mac_core_tx_padding_counter = 16'd0;
wire          mac_core_tx_padding_counter_done;
reg    [15:0] mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value = 16'd0;
reg           mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce = 1'd0;
wire          mac_core_tx_padding_sink_first;
wire          mac_core_tx_padding_sink_last;
wire    [7:0] mac_core_tx_padding_sink_payload_data;
wire          mac_core_tx_padding_sink_payload_error;
wire          mac_core_tx_padding_sink_payload_last_be;
reg           mac_core_tx_padding_sink_ready = 1'd0;
wire          mac_core_tx_padding_sink_valid;
reg           mac_core_tx_padding_source_first = 1'd0;
reg           mac_core_tx_padding_source_last = 1'd0;
reg     [7:0] mac_core_tx_padding_source_payload_data = 8'd0;
reg           mac_core_tx_padding_source_payload_error = 1'd0;
reg           mac_core_tx_padding_source_payload_last_be = 1'd0;
wire          mac_core_tx_padding_source_ready;
reg           mac_core_tx_padding_source_valid = 1'd0;
reg     [2:0] mac_core_tx_preamble_count = 3'd0;
reg     [2:0] mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value = 3'd0;
reg           mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value_ce = 1'd0;
reg    [63:0] mac_core_tx_preamble_preamble = 64'd15372286728091293013;
wire          mac_core_tx_preamble_sink_first;
wire          mac_core_tx_preamble_sink_last;
wire    [7:0] mac_core_tx_preamble_sink_payload_data;
wire          mac_core_tx_preamble_sink_payload_error;
wire          mac_core_tx_preamble_sink_payload_last_be;
reg           mac_core_tx_preamble_sink_ready = 1'd0;
wire          mac_core_tx_preamble_sink_valid;
reg           mac_core_tx_preamble_source_first = 1'd0;
reg           mac_core_tx_preamble_source_last = 1'd0;
reg     [7:0] mac_core_tx_preamble_source_payload_data = 8'd0;
reg           mac_core_tx_preamble_source_payload_error = 1'd0;
wire          mac_core_tx_preamble_source_payload_last_be;
wire          mac_core_tx_preamble_source_ready;
reg           mac_core_tx_preamble_source_valid = 1'd0;
wire   [11:0] mac_core_txdatapath_cdc_asyncfifo_din;
wire   [11:0] mac_core_txdatapath_cdc_asyncfifo_dout;
wire          mac_core_txdatapath_cdc_asyncfifo_re;
wire          mac_core_txdatapath_cdc_asyncfifo_readable;
wire          mac_core_txdatapath_cdc_asyncfifo_we;
wire          mac_core_txdatapath_cdc_asyncfifo_writable;
wire    [5:0] mac_core_txdatapath_cdc_consume_wdomain;
wire          mac_core_txdatapath_cdc_fifo_in_first;
wire          mac_core_txdatapath_cdc_fifo_in_last;
wire    [7:0] mac_core_txdatapath_cdc_fifo_in_payload_data;
wire          mac_core_txdatapath_cdc_fifo_in_payload_error;
wire          mac_core_txdatapath_cdc_fifo_in_payload_last_be;
wire          mac_core_txdatapath_cdc_fifo_out_first;
wire          mac_core_txdatapath_cdc_fifo_out_last;
wire    [7:0] mac_core_txdatapath_cdc_fifo_out_payload_data;
wire          mac_core_txdatapath_cdc_fifo_out_payload_error;
wire          mac_core_txdatapath_cdc_fifo_out_payload_last_be;
wire          mac_core_txdatapath_cdc_graycounter0_ce;
(* dont_touch = "true" *)
reg     [5:0] mac_core_txdatapath_cdc_graycounter0_q = 6'd0;
reg     [5:0] mac_core_txdatapath_cdc_graycounter0_q_binary = 6'd0;
wire    [5:0] mac_core_txdatapath_cdc_graycounter0_q_next;
reg     [5:0] mac_core_txdatapath_cdc_graycounter0_q_next_binary = 6'd0;
wire          mac_core_txdatapath_cdc_graycounter1_ce;
(* dont_touch = "true" *)
reg     [5:0] mac_core_txdatapath_cdc_graycounter1_q = 6'd0;
reg     [5:0] mac_core_txdatapath_cdc_graycounter1_q_binary = 6'd0;
wire    [5:0] mac_core_txdatapath_cdc_graycounter1_q_next;
reg     [5:0] mac_core_txdatapath_cdc_graycounter1_q_next_binary = 6'd0;
wire    [5:0] mac_core_txdatapath_cdc_produce_rdomain;
wire    [4:0] mac_core_txdatapath_cdc_rdport_adr;
wire   [11:0] mac_core_txdatapath_cdc_rdport_dat_r;
wire          mac_core_txdatapath_cdc_sink_first;
wire          mac_core_txdatapath_cdc_sink_last;
wire    [7:0] mac_core_txdatapath_cdc_sink_payload_data;
wire          mac_core_txdatapath_cdc_sink_payload_error;
wire          mac_core_txdatapath_cdc_sink_payload_last_be;
wire          mac_core_txdatapath_cdc_sink_ready;
wire          mac_core_txdatapath_cdc_sink_valid;
wire          mac_core_txdatapath_cdc_source_first;
wire          mac_core_txdatapath_cdc_source_last;
wire    [7:0] mac_core_txdatapath_cdc_source_payload_data;
wire          mac_core_txdatapath_cdc_source_payload_error;
wire          mac_core_txdatapath_cdc_source_payload_last_be;
wire          mac_core_txdatapath_cdc_source_ready;
wire          mac_core_txdatapath_cdc_source_valid;
wire    [4:0] mac_core_txdatapath_cdc_wrport_adr;
wire   [11:0] mac_core_txdatapath_cdc_wrport_dat_r;
wire   [11:0] mac_core_txdatapath_cdc_wrport_dat_w;
wire          mac_core_txdatapath_cdc_wrport_we;
wire          mac_core_txdatapath_sink_sink_first;
wire          mac_core_txdatapath_sink_sink_last;
wire    [7:0] mac_core_txdatapath_sink_sink_payload_data;
wire          mac_core_txdatapath_sink_sink_payload_error;
wire          mac_core_txdatapath_sink_sink_payload_last_be;
wire          mac_core_txdatapath_sink_sink_ready;
wire          mac_core_txdatapath_sink_sink_valid;
wire          mac_core_txdatapath_source_source_first;
wire          mac_core_txdatapath_source_source_last;
wire    [7:0] mac_core_txdatapath_source_source_payload_data;
wire          mac_core_txdatapath_source_source_payload_error;
wire          mac_core_txdatapath_source_source_payload_last_be;
wire          mac_core_txdatapath_source_source_ready;
wire          mac_core_txdatapath_source_source_valid;
wire          mac_crossbar_sink_first;
wire          mac_crossbar_sink_last;
wire    [7:0] mac_crossbar_sink_payload_data;
wire          mac_crossbar_sink_payload_error;
wire   [15:0] mac_crossbar_sink_payload_ethernet_type;
wire          mac_crossbar_sink_payload_last_be;
wire   [47:0] mac_crossbar_sink_payload_sender_mac;
wire   [47:0] mac_crossbar_sink_payload_target_mac;
reg           mac_crossbar_sink_ready = 1'd0;
wire          mac_crossbar_sink_valid;
reg           mac_crossbar_source_first = 1'd0;
reg           mac_crossbar_source_last = 1'd0;
reg     [7:0] mac_crossbar_source_payload_data = 8'd0;
reg           mac_crossbar_source_payload_error = 1'd0;
reg    [15:0] mac_crossbar_source_payload_ethernet_type = 16'd0;
reg           mac_crossbar_source_payload_last_be = 1'd0;
reg    [47:0] mac_crossbar_source_payload_sender_mac = 48'd0;
reg    [47:0] mac_crossbar_source_payload_target_mac = 48'd0;
wire          mac_crossbar_source_ready;
reg           mac_crossbar_source_valid = 1'd0;
reg     [3:0] mac_depacketizer_count = 4'd0;
reg     [3:0] mac_depacketizer_count_liteethmac_fsm0_next_value2 = 4'd0;
reg           mac_depacketizer_count_liteethmac_fsm0_next_value_ce2 = 1'd0;
reg           mac_depacketizer_delayed_last_be = 1'd0;
reg           mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value1 = 1'd0;
reg           mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value_ce1 = 1'd0;
reg           mac_depacketizer_fsm_from_idle = 1'd0;
reg           mac_depacketizer_fsm_from_idle_liteethmac_fsm0_next_value3 = 1'd0;
reg           mac_depacketizer_fsm_from_idle_liteethmac_fsm0_next_value_ce3 = 1'd0;
wire  [111:0] mac_depacketizer_header;
wire          mac_depacketizer_is_in_copy;
reg           mac_depacketizer_is_ongoing0 = 1'd0;
reg           mac_depacketizer_is_ongoing1 = 1'd0;
reg           mac_depacketizer_is_ongoing2 = 1'd0;
reg           mac_depacketizer_is_ongoing3 = 1'd0;
wire          mac_depacketizer_new_last_be;
reg           mac_depacketizer_sink_d_last = 1'd0;
wire          mac_depacketizer_sink_first;
wire          mac_depacketizer_sink_last;
wire          mac_depacketizer_sink_last_be;
wire    [7:0] mac_depacketizer_sink_payload_data;
wire          mac_depacketizer_sink_payload_error;
wire          mac_depacketizer_sink_payload_last_be;
reg           mac_depacketizer_sink_ready = 1'd0;
wire          mac_depacketizer_sink_valid;
reg           mac_depacketizer_source_first = 1'd0;
reg           mac_depacketizer_source_last = 1'd0;
reg           mac_depacketizer_source_last_a = 1'd0;
reg           mac_depacketizer_source_last_b = 1'd0;
reg           mac_depacketizer_source_last_s = 1'd0;
reg     [7:0] mac_depacketizer_source_payload_data = 8'd0;
wire          mac_depacketizer_source_payload_error;
wire   [15:0] mac_depacketizer_source_payload_ethernet_type;
reg           mac_depacketizer_source_payload_last_be = 1'd0;
wire   [47:0] mac_depacketizer_source_payload_sender_mac;
wire   [47:0] mac_depacketizer_source_payload_target_mac;
wire          mac_depacketizer_source_ready;
reg           mac_depacketizer_source_valid = 1'd0;
reg   [111:0] mac_depacketizer_sr = 112'd0;
reg           mac_depacketizer_sr_shift = 1'd0;
reg           mac_depacketizer_sr_shift_leftover = 1'd0;
reg           mac_depacketizer_was_in_copy = 1'd0;
reg     [3:0] mac_packetizer_count = 4'd0;
reg     [3:0] mac_packetizer_count_liteethmac_fsm0_next_value0 = 4'd0;
reg           mac_packetizer_count_liteethmac_fsm0_next_value_ce0 = 1'd0;
reg           mac_packetizer_delayed_last_be = 1'd0;
reg           mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value0 = 1'd0;
reg           mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value_ce0 = 1'd0;
reg           mac_packetizer_fsm_from_idle = 1'd0;
reg           mac_packetizer_fsm_from_idle_liteethmac_fsm0_next_value1 = 1'd0;
reg           mac_packetizer_fsm_from_idle_liteethmac_fsm0_next_value_ce1 = 1'd0;
reg   [111:0] mac_packetizer_header = 112'd0;
wire          mac_packetizer_in_data_copy;
reg           mac_packetizer_is_ongoing0 = 1'd0;
reg           mac_packetizer_is_ongoing1 = 1'd0;
reg           mac_packetizer_is_ongoing2 = 1'd0;
wire          mac_packetizer_new_last_be;
wire          mac_packetizer_sink_first;
wire          mac_packetizer_sink_last;
wire          mac_packetizer_sink_last_be;
wire    [7:0] mac_packetizer_sink_payload_data;
wire          mac_packetizer_sink_payload_error;
wire   [15:0] mac_packetizer_sink_payload_ethernet_type;
wire          mac_packetizer_sink_payload_last_be;
wire   [47:0] mac_packetizer_sink_payload_sender_mac;
wire   [47:0] mac_packetizer_sink_payload_target_mac;
reg           mac_packetizer_sink_ready = 1'd0;
wire          mac_packetizer_sink_valid;
reg           mac_packetizer_source_first = 1'd0;
reg           mac_packetizer_source_last = 1'd0;
reg           mac_packetizer_source_last_a = 1'd0;
reg           mac_packetizer_source_last_b = 1'd0;
reg           mac_packetizer_source_last_s = 1'd0;
reg     [7:0] mac_packetizer_source_payload_data = 8'd0;
wire          mac_packetizer_source_payload_error;
reg           mac_packetizer_source_payload_last_be = 1'd0;
wire          mac_packetizer_source_ready;
reg           mac_packetizer_source_valid = 1'd0;
reg   [111:0] mac_packetizer_sr = 112'd0;
reg           mac_packetizer_sr_load = 1'd0;
reg           mac_packetizer_sr_shift = 1'd0;
wire          pll_fb;
wire          por_clk;
wire          re;
wire          reset0;
wire          reset1;
wire          reset2;
wire          reset3;
wire          reset4;
wire          reset5;
wire          reset6;
wire          reset7;
reg    [15:0] rx_count = 16'd0;
reg    [15:0] rx_count_liteethudp_next_value = 16'd0;
reg           rx_count_liteethudp_next_value_ce = 1'd0;
reg     [2:0] rx_depacketizer_count = 3'd0;
reg     [2:0] rx_depacketizer_count_liteethudp_fsm0_next_value2 = 3'd0;
reg           rx_depacketizer_count_liteethudp_fsm0_next_value_ce2 = 1'd0;
reg           rx_depacketizer_delayed_last_be = 1'd0;
reg           rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value1 = 1'd0;
reg           rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value_ce1 = 1'd0;
reg           rx_depacketizer_fsm_from_idle = 1'd0;
reg           rx_depacketizer_fsm_from_idle_liteethudp_fsm0_next_value3 = 1'd0;
reg           rx_depacketizer_fsm_from_idle_liteethudp_fsm0_next_value_ce3 = 1'd0;
wire   [63:0] rx_depacketizer_header;
wire          rx_depacketizer_is_in_copy;
reg           rx_depacketizer_is_ongoing0 = 1'd0;
reg           rx_depacketizer_is_ongoing1 = 1'd0;
reg           rx_depacketizer_is_ongoing2 = 1'd0;
reg           rx_depacketizer_is_ongoing3 = 1'd0;
wire          rx_depacketizer_new_last_be;
reg           rx_depacketizer_sink_d_last = 1'd0;
wire          rx_depacketizer_sink_first;
wire          rx_depacketizer_sink_last;
wire          rx_depacketizer_sink_last_be;
wire   [31:0] rx_depacketizer_sink_param_ip_address;
wire   [15:0] rx_depacketizer_sink_param_length;
wire    [7:0] rx_depacketizer_sink_param_protocol;
wire    [7:0] rx_depacketizer_sink_payload_data;
wire          rx_depacketizer_sink_payload_error;
wire          rx_depacketizer_sink_payload_last_be;
reg           rx_depacketizer_sink_ready = 1'd0;
wire          rx_depacketizer_sink_valid;
reg           rx_depacketizer_source_last = 1'd0;
reg           rx_depacketizer_source_last_a = 1'd0;
reg           rx_depacketizer_source_last_b = 1'd0;
reg           rx_depacketizer_source_last_s = 1'd0;
wire   [15:0] rx_depacketizer_source_param_checksum;
wire   [15:0] rx_depacketizer_source_param_dst_port;
wire   [15:0] rx_depacketizer_source_param_length;
wire   [15:0] rx_depacketizer_source_param_src_port;
reg     [7:0] rx_depacketizer_source_payload_data = 8'd0;
wire          rx_depacketizer_source_payload_error;
reg           rx_depacketizer_source_payload_last_be = 1'd0;
reg           rx_depacketizer_source_ready = 1'd0;
reg           rx_depacketizer_source_valid = 1'd0;
reg    [63:0] rx_depacketizer_sr = 64'd0;
reg           rx_depacketizer_sr_shift = 1'd0;
reg           rx_depacketizer_sr_shift_leftover = 1'd0;
reg           rx_depacketizer_was_in_copy = 1'd0;
wire          rx_sink_sink_first;
wire          rx_sink_sink_last;
wire   [31:0] rx_sink_sink_param_ip_address;
wire   [15:0] rx_sink_sink_param_length;
wire    [7:0] rx_sink_sink_param_protocol;
wire    [7:0] rx_sink_sink_payload_data;
wire          rx_sink_sink_payload_error;
wire          rx_sink_sink_payload_last_be;
wire          rx_sink_sink_ready;
wire          rx_sink_sink_valid;
reg           rx_source_source_first = 1'd0;
reg           rx_source_source_last = 1'd0;
wire   [15:0] rx_source_source_param_dst_port;
wire   [31:0] rx_source_source_param_ip_address;
wire   [15:0] rx_source_source_param_length;
wire   [15:0] rx_source_source_param_src_port;
wire    [7:0] rx_source_source_payload_data;
wire          rx_source_source_payload_error;
reg           rx_source_source_payload_last_be = 1'd0;
wire          rx_source_source_ready;
reg           rx_source_source_valid = 1'd0;
(* dont_touch = "true" *)
wire          sys_clk;
wire          sys_rst;
reg     [2:0] tx_packetizer_count = 3'd0;
reg     [2:0] tx_packetizer_count_liteethudp_fsm0_next_value0 = 3'd0;
reg           tx_packetizer_count_liteethudp_fsm0_next_value_ce0 = 1'd0;
reg           tx_packetizer_delayed_last_be = 1'd0;
reg           tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value0 = 1'd0;
reg           tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value_ce0 = 1'd0;
reg           tx_packetizer_fsm_from_idle = 1'd0;
reg           tx_packetizer_fsm_from_idle_liteethudp_fsm0_next_value1 = 1'd0;
reg           tx_packetizer_fsm_from_idle_liteethudp_fsm0_next_value_ce1 = 1'd0;
reg    [63:0] tx_packetizer_header = 64'd0;
wire          tx_packetizer_in_data_copy;
reg           tx_packetizer_is_ongoing0 = 1'd0;
reg           tx_packetizer_is_ongoing1 = 1'd0;
reg           tx_packetizer_is_ongoing2 = 1'd0;
wire          tx_packetizer_new_last_be;
wire          tx_packetizer_sink_last;
wire          tx_packetizer_sink_last_be;
wire   [15:0] tx_packetizer_sink_param_checksum;
wire   [15:0] tx_packetizer_sink_param_dst_port;
wire   [15:0] tx_packetizer_sink_param_length;
wire   [15:0] tx_packetizer_sink_param_src_port;
wire    [7:0] tx_packetizer_sink_payload_data;
reg           tx_packetizer_sink_payload_error = 1'd0;
wire          tx_packetizer_sink_payload_last_be;
reg           tx_packetizer_sink_ready = 1'd0;
wire          tx_packetizer_sink_valid;
reg           tx_packetizer_source_first = 1'd0;
reg           tx_packetizer_source_last = 1'd0;
reg           tx_packetizer_source_last_a = 1'd0;
reg           tx_packetizer_source_last_b = 1'd0;
reg           tx_packetizer_source_last_s = 1'd0;
reg    [31:0] tx_packetizer_source_param_ip_address = 32'd0;
reg    [15:0] tx_packetizer_source_param_length = 16'd0;
reg     [7:0] tx_packetizer_source_param_protocol = 8'd0;
reg     [7:0] tx_packetizer_source_payload_data = 8'd0;
wire          tx_packetizer_source_payload_error;
reg           tx_packetizer_source_payload_last_be = 1'd0;
reg           tx_packetizer_source_ready = 1'd0;
reg           tx_packetizer_source_valid = 1'd0;
reg    [63:0] tx_packetizer_sr = 64'd0;
reg           tx_packetizer_sr_load = 1'd0;
reg           tx_packetizer_sr_shift = 1'd0;
wire          tx_sink_sink_first;
wire          tx_sink_sink_last;
wire   [15:0] tx_sink_sink_param_dst_port;
wire   [31:0] tx_sink_sink_param_ip_address;
wire   [15:0] tx_sink_sink_param_length;
wire   [15:0] tx_sink_sink_param_src_port;
wire    [7:0] tx_sink_sink_payload_data;
wire          tx_sink_sink_payload_error;
wire          tx_sink_sink_payload_last_be;
wire          tx_sink_sink_ready;
wire          tx_sink_sink_valid;
reg           tx_source_source_first = 1'd0;
reg           tx_source_source_last = 1'd0;
reg    [31:0] tx_source_source_param_ip_address = 32'd0;
reg    [15:0] tx_source_source_param_length = 16'd0;
reg     [7:0] tx_source_source_param_protocol = 8'd0;
reg     [7:0] tx_source_source_payload_data = 8'd0;
reg           tx_source_source_payload_error = 1'd0;
reg           tx_source_source_payload_last_be = 1'd0;
wire          tx_source_source_ready;
reg           tx_source_source_valid = 1'd0;
reg           udpcore_bus_error = 1'd0;
reg    [31:0] udpcore_bus_errors = 32'd0;
reg           udpcore_bus_errors_re = 1'd0;
wire   [31:0] udpcore_bus_errors_status;
wire          udpcore_bus_errors_we;
wire          udpcore_cpu_rst;
reg           udpcore_reset_re = 1'd0;
reg     [1:0] udpcore_reset_storage = 2'd0;
reg           udpcore_scratch_re = 1'd0;
reg    [31:0] udpcore_scratch_storage = 32'd305419896;
reg           udpcore_soc_rst = 1'd0;
wire          we;
reg           wishbone2csr_next_state = 1'd0;
reg           wishbone2csr_state = 1'd0;
wire          xilinxasyncresetsynchronizerimpl0_async_reset;
wire          xilinxasyncresetsynchronizerimpl0_expr;
wire          xilinxasyncresetsynchronizerimpl0_rst_meta;
wire          xilinxasyncresetsynchronizerimpl1_rst_meta;
wire          xilinxasyncresetsynchronizerimpl2_rst_meta;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           xilinxmultiregimpl00 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           xilinxmultiregimpl01 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [5:0] xilinxmultiregimpl10 = 6'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [5:0] xilinxmultiregimpl11 = 6'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [5:0] xilinxmultiregimpl20 = 6'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [5:0] xilinxmultiregimpl21 = 6'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           xilinxmultiregimpl30 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           xilinxmultiregimpl31 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           xilinxmultiregimpl40 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           xilinxmultiregimpl41 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [5:0] xilinxmultiregimpl50 = 6'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [5:0] xilinxmultiregimpl51 = 6'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [5:0] xilinxmultiregimpl60 = 6'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [5:0] xilinxmultiregimpl61 = 6'd0;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign liteethudpstreamer0_tx_sink_sink_valid = udp0_sink_valid;
assign liteethudpstreamer0_tx_sink_sink_last = udp0_sink_last;
assign udp0_sink_ready = liteethudpstreamer0_tx_sink_sink_ready;
assign liteethudpstreamer0_tx_sink_sink_payload_data = udp0_sink_data;
assign udp0_source_valid = liteethudpstreamer0_rx_source_source_valid;
assign udp0_source_last = liteethudpstreamer0_rx_source_source_last;
assign liteethudpstreamer0_rx_source_source_ready = udp0_source_ready;
assign udp0_source_data = liteethudpstreamer0_rx_source_source_payload_data;
assign udp0_source_error = liteethudpstreamer0_rx_source_source_payload_error;
assign liteethudpstreamer1_tx_sink_sink_valid = udp1_sink_valid;
assign liteethudpstreamer1_tx_sink_sink_last = udp1_sink_last;
assign udp1_sink_ready = liteethudpstreamer1_tx_sink_sink_ready;
assign liteethudpstreamer1_tx_sink_sink_payload_data = udp1_sink_data;
assign udp1_source_valid = liteethudpstreamer1_rx_source_source_valid;
assign udp1_source_last = liteethudpstreamer1_rx_source_source_last;
assign liteethudpstreamer1_rx_source_source_ready = udp1_source_ready;
assign udp1_source_data = liteethudpstreamer1_rx_source_source_payload_data;
assign udp1_source_error = liteethudpstreamer1_rx_source_source_payload_error;
assign udpcore_bus_errors_status = udpcore_bus_errors;
assign sys_clk = sys_clock;
assign por_clk = sys_clock;
assign sys_rst = int_rst;
assign ethphy_reset1 = ethphy_reset_storage;
assign rgmii_rst_n = (~ethphy_reset1);
assign ethphy_clkin = eth_rx_clk;
assign eth_tx_clk = ethphy_clkout_buf0;
assign eth_tx_delayed_clk = ethphy_clkout_buf1;
assign ethphy_sink_ready = 1'd1;
assign ethphy_liteethphyrgmiirx_last = ((~ethphy_liteethphyrgmiirx_rx_ctl) & ethphy_liteethphyrgmiirx_rx_ctl_d);
assign ethphy_liteethphyrgmiirx_source_last = ethphy_liteethphyrgmiirx_last;
assign rgmii_mdc = ethphy__w_storage[0];
assign ethphy_data_oe = ethphy__w_storage[1];
assign ethphy_data_w = ethphy__w_storage[2];
assign mac_packetizer_sink_valid = mac_crossbar_source_valid;
assign mac_crossbar_source_ready = mac_packetizer_sink_ready;
assign mac_packetizer_sink_first = mac_crossbar_source_first;
assign mac_packetizer_sink_last = mac_crossbar_source_last;
assign mac_packetizer_sink_payload_ethernet_type = mac_crossbar_source_payload_ethernet_type;
assign mac_packetizer_sink_payload_sender_mac = mac_crossbar_source_payload_sender_mac;
assign mac_packetizer_sink_payload_target_mac = mac_crossbar_source_payload_target_mac;
assign mac_packetizer_sink_payload_data = mac_crossbar_source_payload_data;
assign mac_packetizer_sink_payload_last_be = mac_crossbar_source_payload_last_be;
assign mac_packetizer_sink_payload_error = mac_crossbar_source_payload_error;
assign mac_core_sink_valid = mac_packetizer_source_valid;
assign mac_packetizer_source_ready = mac_core_sink_ready;
assign mac_core_sink_first = mac_packetizer_source_first;
assign mac_core_sink_last = mac_packetizer_source_last;
assign mac_core_sink_payload_data = mac_packetizer_source_payload_data;
assign mac_core_sink_payload_last_be = mac_packetizer_source_payload_last_be;
assign mac_core_sink_payload_error = mac_packetizer_source_payload_error;
assign mac_depacketizer_sink_valid = mac_core_source_valid;
assign mac_core_source_ready = mac_depacketizer_sink_ready;
assign mac_depacketizer_sink_first = mac_core_source_first;
assign mac_depacketizer_sink_last = mac_core_source_last;
assign mac_depacketizer_sink_payload_data = mac_core_source_payload_data;
assign mac_depacketizer_sink_payload_last_be = mac_core_source_payload_last_be;
assign mac_depacketizer_sink_payload_error = mac_core_source_payload_error;
assign mac_crossbar_sink_valid = mac_depacketizer_source_valid;
assign mac_depacketizer_source_ready = mac_crossbar_sink_ready;
assign mac_crossbar_sink_first = mac_depacketizer_source_first;
assign mac_crossbar_sink_last = mac_depacketizer_source_last;
assign mac_crossbar_sink_payload_ethernet_type = mac_depacketizer_source_payload_ethernet_type;
assign mac_crossbar_sink_payload_sender_mac = mac_depacketizer_source_payload_sender_mac;
assign mac_crossbar_sink_payload_target_mac = mac_depacketizer_source_payload_target_mac;
assign mac_crossbar_sink_payload_data = mac_depacketizer_source_payload_data;
assign mac_crossbar_sink_payload_last_be = mac_depacketizer_source_payload_last_be;
assign mac_crossbar_sink_payload_error = mac_depacketizer_source_payload_error;
assign mac_core_txdatapath_cdc_sink_valid = mac_core_txdatapath_sink_sink_valid;
assign mac_core_txdatapath_sink_sink_ready = mac_core_txdatapath_cdc_sink_ready;
assign mac_core_txdatapath_cdc_sink_first = mac_core_txdatapath_sink_sink_first;
assign mac_core_txdatapath_cdc_sink_last = mac_core_txdatapath_sink_sink_last;
assign mac_core_txdatapath_cdc_sink_payload_data = mac_core_txdatapath_sink_sink_payload_data;
assign mac_core_txdatapath_cdc_sink_payload_last_be = mac_core_txdatapath_sink_sink_payload_last_be;
assign mac_core_txdatapath_cdc_sink_payload_error = mac_core_txdatapath_sink_sink_payload_error;
assign mac_core_txdatapath_source_source_valid = mac_core_txdatapath_cdc_source_valid;
assign mac_core_txdatapath_cdc_source_ready = mac_core_txdatapath_source_source_ready;
assign mac_core_txdatapath_source_source_first = mac_core_txdatapath_cdc_source_first;
assign mac_core_txdatapath_source_source_last = mac_core_txdatapath_cdc_source_last;
assign mac_core_txdatapath_source_source_payload_data = mac_core_txdatapath_cdc_source_payload_data;
assign mac_core_txdatapath_source_source_payload_last_be = mac_core_txdatapath_cdc_source_payload_last_be;
assign mac_core_txdatapath_source_source_payload_error = mac_core_txdatapath_cdc_source_payload_error;
assign mac_core_txdatapath_cdc_asyncfifo_din = {mac_core_txdatapath_cdc_fifo_in_last, mac_core_txdatapath_cdc_fifo_in_first, mac_core_txdatapath_cdc_fifo_in_payload_error, mac_core_txdatapath_cdc_fifo_in_payload_last_be, mac_core_txdatapath_cdc_fifo_in_payload_data};
assign {mac_core_txdatapath_cdc_fifo_out_last, mac_core_txdatapath_cdc_fifo_out_first, mac_core_txdatapath_cdc_fifo_out_payload_error, mac_core_txdatapath_cdc_fifo_out_payload_last_be, mac_core_txdatapath_cdc_fifo_out_payload_data} = mac_core_txdatapath_cdc_asyncfifo_dout;
assign mac_core_txdatapath_cdc_sink_ready = mac_core_txdatapath_cdc_asyncfifo_writable;
assign mac_core_txdatapath_cdc_asyncfifo_we = mac_core_txdatapath_cdc_sink_valid;
assign mac_core_txdatapath_cdc_fifo_in_first = mac_core_txdatapath_cdc_sink_first;
assign mac_core_txdatapath_cdc_fifo_in_last = mac_core_txdatapath_cdc_sink_last;
assign mac_core_txdatapath_cdc_fifo_in_payload_data = mac_core_txdatapath_cdc_sink_payload_data;
assign mac_core_txdatapath_cdc_fifo_in_payload_last_be = mac_core_txdatapath_cdc_sink_payload_last_be;
assign mac_core_txdatapath_cdc_fifo_in_payload_error = mac_core_txdatapath_cdc_sink_payload_error;
assign mac_core_txdatapath_cdc_source_valid = mac_core_txdatapath_cdc_asyncfifo_readable;
assign mac_core_txdatapath_cdc_source_first = mac_core_txdatapath_cdc_fifo_out_first;
assign mac_core_txdatapath_cdc_source_last = mac_core_txdatapath_cdc_fifo_out_last;
assign mac_core_txdatapath_cdc_source_payload_data = mac_core_txdatapath_cdc_fifo_out_payload_data;
assign mac_core_txdatapath_cdc_source_payload_last_be = mac_core_txdatapath_cdc_fifo_out_payload_last_be;
assign mac_core_txdatapath_cdc_source_payload_error = mac_core_txdatapath_cdc_fifo_out_payload_error;
assign mac_core_txdatapath_cdc_asyncfifo_re = mac_core_txdatapath_cdc_source_ready;
assign mac_core_txdatapath_cdc_graycounter0_ce = (mac_core_txdatapath_cdc_asyncfifo_writable & mac_core_txdatapath_cdc_asyncfifo_we);
assign mac_core_txdatapath_cdc_graycounter1_ce = (mac_core_txdatapath_cdc_asyncfifo_readable & mac_core_txdatapath_cdc_asyncfifo_re);
assign mac_core_txdatapath_cdc_asyncfifo_writable = (((mac_core_txdatapath_cdc_graycounter0_q[5] == mac_core_txdatapath_cdc_consume_wdomain[5]) | (mac_core_txdatapath_cdc_graycounter0_q[4] == mac_core_txdatapath_cdc_consume_wdomain[4])) | (mac_core_txdatapath_cdc_graycounter0_q[3:0] != mac_core_txdatapath_cdc_consume_wdomain[3:0]));
assign mac_core_txdatapath_cdc_asyncfifo_readable = (mac_core_txdatapath_cdc_graycounter1_q != mac_core_txdatapath_cdc_produce_rdomain);
assign mac_core_txdatapath_cdc_wrport_adr = mac_core_txdatapath_cdc_graycounter0_q_binary[4:0];
assign mac_core_txdatapath_cdc_wrport_dat_w = mac_core_txdatapath_cdc_asyncfifo_din;
assign mac_core_txdatapath_cdc_wrport_we = mac_core_txdatapath_cdc_graycounter0_ce;
assign mac_core_txdatapath_cdc_rdport_adr = mac_core_txdatapath_cdc_graycounter1_q_next_binary[4:0];
assign mac_core_txdatapath_cdc_asyncfifo_dout = mac_core_txdatapath_cdc_rdport_dat_r;
always @(*) begin
    mac_core_txdatapath_cdc_graycounter0_q_next_binary <= 6'd0;
    if (mac_core_txdatapath_cdc_graycounter0_ce) begin
        mac_core_txdatapath_cdc_graycounter0_q_next_binary <= (mac_core_txdatapath_cdc_graycounter0_q_binary + 1'd1);
    end else begin
        mac_core_txdatapath_cdc_graycounter0_q_next_binary <= mac_core_txdatapath_cdc_graycounter0_q_binary;
    end
end
assign mac_core_txdatapath_cdc_graycounter0_q_next = (mac_core_txdatapath_cdc_graycounter0_q_next_binary ^ mac_core_txdatapath_cdc_graycounter0_q_next_binary[5:1]);
always @(*) begin
    mac_core_txdatapath_cdc_graycounter1_q_next_binary <= 6'd0;
    if (mac_core_txdatapath_cdc_graycounter1_ce) begin
        mac_core_txdatapath_cdc_graycounter1_q_next_binary <= (mac_core_txdatapath_cdc_graycounter1_q_binary + 1'd1);
    end else begin
        mac_core_txdatapath_cdc_graycounter1_q_next_binary <= mac_core_txdatapath_cdc_graycounter1_q_binary;
    end
end
assign mac_core_txdatapath_cdc_graycounter1_q_next = (mac_core_txdatapath_cdc_graycounter1_q_next_binary ^ mac_core_txdatapath_cdc_graycounter1_q_next_binary[5:1]);
assign mac_core_tx_padding_counter_done = (mac_core_tx_padding_counter >= 6'd59);
always @(*) begin
    liteethmac_txdatapath_liteethmacpaddinginserter_next_state <= 1'd0;
    mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value <= 16'd0;
    mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce <= 1'd0;
    mac_core_tx_padding_sink_ready <= 1'd0;
    mac_core_tx_padding_source_first <= 1'd0;
    mac_core_tx_padding_source_last <= 1'd0;
    mac_core_tx_padding_source_payload_data <= 8'd0;
    mac_core_tx_padding_source_payload_error <= 1'd0;
    mac_core_tx_padding_source_payload_last_be <= 1'd0;
    mac_core_tx_padding_source_valid <= 1'd0;
    liteethmac_txdatapath_liteethmacpaddinginserter_next_state <= liteethmac_txdatapath_liteethmacpaddinginserter_state;
    case (liteethmac_txdatapath_liteethmacpaddinginserter_state)
        1'd1: begin
            mac_core_tx_padding_source_valid <= 1'd1;
            if (mac_core_tx_padding_counter_done) begin
                mac_core_tx_padding_source_payload_last_be <= 1'd1;
                mac_core_tx_padding_source_last <= 1'd1;
            end
            mac_core_tx_padding_source_payload_data <= 1'd0;
            if ((mac_core_tx_padding_source_valid & mac_core_tx_padding_source_ready)) begin
                mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value <= (mac_core_tx_padding_counter + 1'd1);
                mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce <= 1'd1;
                if (mac_core_tx_padding_counter_done) begin
                    mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value <= 1'd0;
                    mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce <= 1'd1;
                    liteethmac_txdatapath_liteethmacpaddinginserter_next_state <= 1'd0;
                end
            end
        end
        default: begin
            mac_core_tx_padding_source_valid <= mac_core_tx_padding_sink_valid;
            mac_core_tx_padding_sink_ready <= mac_core_tx_padding_source_ready;
            mac_core_tx_padding_source_first <= mac_core_tx_padding_sink_first;
            mac_core_tx_padding_source_last <= mac_core_tx_padding_sink_last;
            mac_core_tx_padding_source_payload_data <= mac_core_tx_padding_sink_payload_data;
            mac_core_tx_padding_source_payload_last_be <= mac_core_tx_padding_sink_payload_last_be;
            mac_core_tx_padding_source_payload_error <= mac_core_tx_padding_sink_payload_error;
            if ((mac_core_tx_padding_source_valid & mac_core_tx_padding_source_ready)) begin
                mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value <= (mac_core_tx_padding_counter + 1'd1);
                mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce <= 1'd1;
                if (mac_core_tx_padding_sink_last) begin
                    if ((~mac_core_tx_padding_counter_done)) begin
                        mac_core_tx_padding_source_last <= 1'd0;
                        mac_core_tx_padding_source_payload_last_be <= 1'd0;
                        liteethmac_txdatapath_liteethmacpaddinginserter_next_state <= 1'd1;
                    end else begin
                        if (((mac_core_tx_padding_counter == 6'd59) & (mac_core_tx_padding_sink_payload_last_be < 1'd1))) begin
                            mac_core_tx_padding_source_payload_last_be <= 1'd1;
                        end else begin
                            mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value <= 1'd0;
                            mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce <= 1'd1;
                        end
                    end
                end
            end
        end
    endcase
end
assign mac_core_tx_crc_data0 = mac_core_tx_crc_sink_payload_data;
assign mac_core_tx_crc_be = mac_core_tx_crc_sink_payload_last_be;
assign mac_core_tx_crc_cnt_done = (mac_core_tx_crc_cnt == 1'd0);
assign mac_core_tx_crc_sink_valid = mac_core_tx_crc_source_source_valid;
assign mac_core_tx_crc_source_source_ready = mac_core_tx_crc_sink_ready;
assign mac_core_tx_crc_sink_first = mac_core_tx_crc_source_source_first;
assign mac_core_tx_crc_sink_last = mac_core_tx_crc_source_source_last;
assign mac_core_tx_crc_sink_payload_data = mac_core_tx_crc_source_source_payload_data;
assign mac_core_tx_crc_sink_payload_last_be = mac_core_tx_crc_source_source_payload_last_be;
assign mac_core_tx_crc_sink_payload_error = mac_core_tx_crc_source_source_payload_error;
assign mac_core_tx_crc_data1 = mac_core_tx_crc_data0;
assign mac_core_tx_crc_crc_prev = mac_core_tx_crc_reg;
always @(*) begin
    mac_core_tx_crc_error <= 1'd0;
    mac_core_tx_crc_value <= 32'd0;
    if (mac_core_tx_crc_be) begin
        mac_core_tx_crc_value <= ({mac_core_tx_crc_crc_next[0], mac_core_tx_crc_crc_next[1], mac_core_tx_crc_crc_next[2], mac_core_tx_crc_crc_next[3], mac_core_tx_crc_crc_next[4], mac_core_tx_crc_crc_next[5], mac_core_tx_crc_crc_next[6], mac_core_tx_crc_crc_next[7], mac_core_tx_crc_crc_next[8], mac_core_tx_crc_crc_next[9], mac_core_tx_crc_crc_next[10], mac_core_tx_crc_crc_next[11], mac_core_tx_crc_crc_next[12], mac_core_tx_crc_crc_next[13], mac_core_tx_crc_crc_next[14], mac_core_tx_crc_crc_next[15], mac_core_tx_crc_crc_next[16], mac_core_tx_crc_crc_next[17], mac_core_tx_crc_crc_next[18], mac_core_tx_crc_crc_next[19], mac_core_tx_crc_crc_next[20], mac_core_tx_crc_crc_next[21], mac_core_tx_crc_crc_next[22], mac_core_tx_crc_crc_next[23], mac_core_tx_crc_crc_next[24], mac_core_tx_crc_crc_next[25], mac_core_tx_crc_crc_next[26], mac_core_tx_crc_crc_next[27], mac_core_tx_crc_crc_next[28], mac_core_tx_crc_crc_next[29], mac_core_tx_crc_crc_next[30], mac_core_tx_crc_crc_next[31]} ^ 32'd4294967295);
        mac_core_tx_crc_error <= (mac_core_tx_crc_crc_next != 32'd3338984827);
    end
end
always @(*) begin
    mac_core_tx_crc_crc_next <= 32'd0;
    mac_core_tx_crc_crc_next[0] <= (((mac_core_tx_crc_crc_prev[24] ^ mac_core_tx_crc_crc_prev[30]) ^ mac_core_tx_crc_data1[1]) ^ mac_core_tx_crc_data1[7]);
    mac_core_tx_crc_crc_next[1] <= (((((((mac_core_tx_crc_crc_prev[25] ^ mac_core_tx_crc_crc_prev[31]) ^ mac_core_tx_crc_data1[0]) ^ mac_core_tx_crc_data1[6]) ^ mac_core_tx_crc_crc_prev[24]) ^ mac_core_tx_crc_crc_prev[30]) ^ mac_core_tx_crc_data1[1]) ^ mac_core_tx_crc_data1[7]);
    mac_core_tx_crc_crc_next[2] <= (((((((((mac_core_tx_crc_crc_prev[26] ^ mac_core_tx_crc_data1[5]) ^ mac_core_tx_crc_crc_prev[25]) ^ mac_core_tx_crc_crc_prev[31]) ^ mac_core_tx_crc_data1[0]) ^ mac_core_tx_crc_data1[6]) ^ mac_core_tx_crc_crc_prev[24]) ^ mac_core_tx_crc_crc_prev[30]) ^ mac_core_tx_crc_data1[1]) ^ mac_core_tx_crc_data1[7]);
    mac_core_tx_crc_crc_next[3] <= (((((((mac_core_tx_crc_crc_prev[27] ^ mac_core_tx_crc_data1[4]) ^ mac_core_tx_crc_crc_prev[26]) ^ mac_core_tx_crc_data1[5]) ^ mac_core_tx_crc_crc_prev[25]) ^ mac_core_tx_crc_crc_prev[31]) ^ mac_core_tx_crc_data1[0]) ^ mac_core_tx_crc_data1[6]);
    mac_core_tx_crc_crc_next[4] <= (((((((((mac_core_tx_crc_crc_prev[28] ^ mac_core_tx_crc_data1[3]) ^ mac_core_tx_crc_crc_prev[27]) ^ mac_core_tx_crc_data1[4]) ^ mac_core_tx_crc_crc_prev[26]) ^ mac_core_tx_crc_data1[5]) ^ mac_core_tx_crc_crc_prev[24]) ^ mac_core_tx_crc_crc_prev[30]) ^ mac_core_tx_crc_data1[1]) ^ mac_core_tx_crc_data1[7]);
    mac_core_tx_crc_crc_next[5] <= (((((((((((((mac_core_tx_crc_crc_prev[29] ^ mac_core_tx_crc_data1[2]) ^ mac_core_tx_crc_crc_prev[28]) ^ mac_core_tx_crc_data1[3]) ^ mac_core_tx_crc_crc_prev[27]) ^ mac_core_tx_crc_data1[4]) ^ mac_core_tx_crc_crc_prev[25]) ^ mac_core_tx_crc_crc_prev[31]) ^ mac_core_tx_crc_data1[0]) ^ mac_core_tx_crc_data1[6]) ^ mac_core_tx_crc_crc_prev[24]) ^ mac_core_tx_crc_crc_prev[30]) ^ mac_core_tx_crc_data1[1]) ^ mac_core_tx_crc_data1[7]);
    mac_core_tx_crc_crc_next[6] <= (((((((((((mac_core_tx_crc_crc_prev[30] ^ mac_core_tx_crc_data1[1]) ^ mac_core_tx_crc_crc_prev[29]) ^ mac_core_tx_crc_data1[2]) ^ mac_core_tx_crc_crc_prev[28]) ^ mac_core_tx_crc_data1[3]) ^ mac_core_tx_crc_crc_prev[26]) ^ mac_core_tx_crc_data1[5]) ^ mac_core_tx_crc_crc_prev[25]) ^ mac_core_tx_crc_crc_prev[31]) ^ mac_core_tx_crc_data1[0]) ^ mac_core_tx_crc_data1[6]);
    mac_core_tx_crc_crc_next[7] <= (((((((((mac_core_tx_crc_crc_prev[31] ^ mac_core_tx_crc_data1[0]) ^ mac_core_tx_crc_crc_prev[29]) ^ mac_core_tx_crc_data1[2]) ^ mac_core_tx_crc_crc_prev[27]) ^ mac_core_tx_crc_data1[4]) ^ mac_core_tx_crc_crc_prev[26]) ^ mac_core_tx_crc_data1[5]) ^ mac_core_tx_crc_crc_prev[24]) ^ mac_core_tx_crc_data1[7]);
    mac_core_tx_crc_crc_next[8] <= ((((((((mac_core_tx_crc_crc_prev[0] ^ mac_core_tx_crc_crc_prev[28]) ^ mac_core_tx_crc_data1[3]) ^ mac_core_tx_crc_crc_prev[27]) ^ mac_core_tx_crc_data1[4]) ^ mac_core_tx_crc_crc_prev[25]) ^ mac_core_tx_crc_data1[6]) ^ mac_core_tx_crc_crc_prev[24]) ^ mac_core_tx_crc_data1[7]);
    mac_core_tx_crc_crc_next[9] <= ((((((((mac_core_tx_crc_crc_prev[1] ^ mac_core_tx_crc_crc_prev[29]) ^ mac_core_tx_crc_data1[2]) ^ mac_core_tx_crc_crc_prev[28]) ^ mac_core_tx_crc_data1[3]) ^ mac_core_tx_crc_crc_prev[26]) ^ mac_core_tx_crc_data1[5]) ^ mac_core_tx_crc_crc_prev[25]) ^ mac_core_tx_crc_data1[6]);
    mac_core_tx_crc_crc_next[10] <= ((((((((mac_core_tx_crc_crc_prev[2] ^ mac_core_tx_crc_crc_prev[29]) ^ mac_core_tx_crc_data1[2]) ^ mac_core_tx_crc_crc_prev[27]) ^ mac_core_tx_crc_data1[4]) ^ mac_core_tx_crc_crc_prev[26]) ^ mac_core_tx_crc_data1[5]) ^ mac_core_tx_crc_crc_prev[24]) ^ mac_core_tx_crc_data1[7]);
    mac_core_tx_crc_crc_next[11] <= ((((((((mac_core_tx_crc_crc_prev[3] ^ mac_core_tx_crc_crc_prev[28]) ^ mac_core_tx_crc_data1[3]) ^ mac_core_tx_crc_crc_prev[27]) ^ mac_core_tx_crc_data1[4]) ^ mac_core_tx_crc_crc_prev[25]) ^ mac_core_tx_crc_data1[6]) ^ mac_core_tx_crc_crc_prev[24]) ^ mac_core_tx_crc_data1[7]);
    mac_core_tx_crc_crc_next[12] <= ((((((((((((mac_core_tx_crc_crc_prev[4] ^ mac_core_tx_crc_crc_prev[29]) ^ mac_core_tx_crc_data1[2]) ^ mac_core_tx_crc_crc_prev[28]) ^ mac_core_tx_crc_data1[3]) ^ mac_core_tx_crc_crc_prev[26]) ^ mac_core_tx_crc_data1[5]) ^ mac_core_tx_crc_crc_prev[25]) ^ mac_core_tx_crc_data1[6]) ^ mac_core_tx_crc_crc_prev[24]) ^ mac_core_tx_crc_crc_prev[30]) ^ mac_core_tx_crc_data1[1]) ^ mac_core_tx_crc_data1[7]);
    mac_core_tx_crc_crc_next[13] <= ((((((((((((mac_core_tx_crc_crc_prev[5] ^ mac_core_tx_crc_crc_prev[30]) ^ mac_core_tx_crc_data1[1]) ^ mac_core_tx_crc_crc_prev[29]) ^ mac_core_tx_crc_data1[2]) ^ mac_core_tx_crc_crc_prev[27]) ^ mac_core_tx_crc_data1[4]) ^ mac_core_tx_crc_crc_prev[26]) ^ mac_core_tx_crc_data1[5]) ^ mac_core_tx_crc_crc_prev[25]) ^ mac_core_tx_crc_crc_prev[31]) ^ mac_core_tx_crc_data1[0]) ^ mac_core_tx_crc_data1[6]);
    mac_core_tx_crc_crc_next[14] <= ((((((((((mac_core_tx_crc_crc_prev[6] ^ mac_core_tx_crc_crc_prev[31]) ^ mac_core_tx_crc_data1[0]) ^ mac_core_tx_crc_crc_prev[30]) ^ mac_core_tx_crc_data1[1]) ^ mac_core_tx_crc_crc_prev[28]) ^ mac_core_tx_crc_data1[3]) ^ mac_core_tx_crc_crc_prev[27]) ^ mac_core_tx_crc_data1[4]) ^ mac_core_tx_crc_crc_prev[26]) ^ mac_core_tx_crc_data1[5]);
    mac_core_tx_crc_crc_next[15] <= ((((((((mac_core_tx_crc_crc_prev[7] ^ mac_core_tx_crc_crc_prev[31]) ^ mac_core_tx_crc_data1[0]) ^ mac_core_tx_crc_crc_prev[29]) ^ mac_core_tx_crc_data1[2]) ^ mac_core_tx_crc_crc_prev[28]) ^ mac_core_tx_crc_data1[3]) ^ mac_core_tx_crc_crc_prev[27]) ^ mac_core_tx_crc_data1[4]);
    mac_core_tx_crc_crc_next[16] <= ((((((mac_core_tx_crc_crc_prev[8] ^ mac_core_tx_crc_crc_prev[29]) ^ mac_core_tx_crc_data1[2]) ^ mac_core_tx_crc_crc_prev[28]) ^ mac_core_tx_crc_data1[3]) ^ mac_core_tx_crc_crc_prev[24]) ^ mac_core_tx_crc_data1[7]);
    mac_core_tx_crc_crc_next[17] <= ((((((mac_core_tx_crc_crc_prev[9] ^ mac_core_tx_crc_crc_prev[30]) ^ mac_core_tx_crc_data1[1]) ^ mac_core_tx_crc_crc_prev[29]) ^ mac_core_tx_crc_data1[2]) ^ mac_core_tx_crc_crc_prev[25]) ^ mac_core_tx_crc_data1[6]);
    mac_core_tx_crc_crc_next[18] <= ((((((mac_core_tx_crc_crc_prev[10] ^ mac_core_tx_crc_crc_prev[31]) ^ mac_core_tx_crc_data1[0]) ^ mac_core_tx_crc_crc_prev[30]) ^ mac_core_tx_crc_data1[1]) ^ mac_core_tx_crc_crc_prev[26]) ^ mac_core_tx_crc_data1[5]);
    mac_core_tx_crc_crc_next[19] <= ((((mac_core_tx_crc_crc_prev[11] ^ mac_core_tx_crc_crc_prev[31]) ^ mac_core_tx_crc_data1[0]) ^ mac_core_tx_crc_crc_prev[27]) ^ mac_core_tx_crc_data1[4]);
    mac_core_tx_crc_crc_next[20] <= ((mac_core_tx_crc_crc_prev[12] ^ mac_core_tx_crc_crc_prev[28]) ^ mac_core_tx_crc_data1[3]);
    mac_core_tx_crc_crc_next[21] <= ((mac_core_tx_crc_crc_prev[13] ^ mac_core_tx_crc_crc_prev[29]) ^ mac_core_tx_crc_data1[2]);
    mac_core_tx_crc_crc_next[22] <= ((mac_core_tx_crc_crc_prev[14] ^ mac_core_tx_crc_crc_prev[24]) ^ mac_core_tx_crc_data1[7]);
    mac_core_tx_crc_crc_next[23] <= ((((((mac_core_tx_crc_crc_prev[15] ^ mac_core_tx_crc_crc_prev[25]) ^ mac_core_tx_crc_data1[6]) ^ mac_core_tx_crc_crc_prev[24]) ^ mac_core_tx_crc_crc_prev[30]) ^ mac_core_tx_crc_data1[1]) ^ mac_core_tx_crc_data1[7]);
    mac_core_tx_crc_crc_next[24] <= ((((((mac_core_tx_crc_crc_prev[16] ^ mac_core_tx_crc_crc_prev[26]) ^ mac_core_tx_crc_data1[5]) ^ mac_core_tx_crc_crc_prev[25]) ^ mac_core_tx_crc_crc_prev[31]) ^ mac_core_tx_crc_data1[0]) ^ mac_core_tx_crc_data1[6]);
    mac_core_tx_crc_crc_next[25] <= ((((mac_core_tx_crc_crc_prev[17] ^ mac_core_tx_crc_crc_prev[27]) ^ mac_core_tx_crc_data1[4]) ^ mac_core_tx_crc_crc_prev[26]) ^ mac_core_tx_crc_data1[5]);
    mac_core_tx_crc_crc_next[26] <= ((((((((mac_core_tx_crc_crc_prev[18] ^ mac_core_tx_crc_crc_prev[28]) ^ mac_core_tx_crc_data1[3]) ^ mac_core_tx_crc_crc_prev[27]) ^ mac_core_tx_crc_data1[4]) ^ mac_core_tx_crc_crc_prev[24]) ^ mac_core_tx_crc_crc_prev[30]) ^ mac_core_tx_crc_data1[1]) ^ mac_core_tx_crc_data1[7]);
    mac_core_tx_crc_crc_next[27] <= ((((((((mac_core_tx_crc_crc_prev[19] ^ mac_core_tx_crc_crc_prev[29]) ^ mac_core_tx_crc_data1[2]) ^ mac_core_tx_crc_crc_prev[28]) ^ mac_core_tx_crc_data1[3]) ^ mac_core_tx_crc_crc_prev[25]) ^ mac_core_tx_crc_crc_prev[31]) ^ mac_core_tx_crc_data1[0]) ^ mac_core_tx_crc_data1[6]);
    mac_core_tx_crc_crc_next[28] <= ((((((mac_core_tx_crc_crc_prev[20] ^ mac_core_tx_crc_crc_prev[30]) ^ mac_core_tx_crc_data1[1]) ^ mac_core_tx_crc_crc_prev[29]) ^ mac_core_tx_crc_data1[2]) ^ mac_core_tx_crc_crc_prev[26]) ^ mac_core_tx_crc_data1[5]);
    mac_core_tx_crc_crc_next[29] <= ((((((mac_core_tx_crc_crc_prev[21] ^ mac_core_tx_crc_crc_prev[31]) ^ mac_core_tx_crc_data1[0]) ^ mac_core_tx_crc_crc_prev[30]) ^ mac_core_tx_crc_data1[1]) ^ mac_core_tx_crc_crc_prev[27]) ^ mac_core_tx_crc_data1[4]);
    mac_core_tx_crc_crc_next[30] <= ((((mac_core_tx_crc_crc_prev[22] ^ mac_core_tx_crc_crc_prev[31]) ^ mac_core_tx_crc_data1[0]) ^ mac_core_tx_crc_crc_prev[28]) ^ mac_core_tx_crc_data1[3]);
    mac_core_tx_crc_crc_next[31] <= ((mac_core_tx_crc_crc_prev[23] ^ mac_core_tx_crc_crc_prev[29]) ^ mac_core_tx_crc_data1[2]);
end
always @(*) begin
    liteethmac_txdatapath_bufferizeendpoints_next_state <= 2'd0;
    mac_core_tx_crc_ce <= 1'd0;
    mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 <= 32'd0;
    mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value_ce0 <= 1'd0;
    mac_core_tx_crc_is_ongoing0 <= 1'd0;
    mac_core_tx_crc_is_ongoing1 <= 1'd0;
    mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value1 <= 1'd0;
    mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value_ce1 <= 1'd0;
    mac_core_tx_crc_reset <= 1'd0;
    mac_core_tx_crc_sink_ready <= 1'd0;
    mac_core_tx_crc_source_first <= 1'd0;
    mac_core_tx_crc_source_last <= 1'd0;
    mac_core_tx_crc_source_payload_data <= 8'd0;
    mac_core_tx_crc_source_payload_error <= 1'd0;
    mac_core_tx_crc_source_payload_last_be <= 1'd0;
    mac_core_tx_crc_source_valid <= 1'd0;
    liteethmac_txdatapath_bufferizeendpoints_next_state <= liteethmac_txdatapath_bufferizeendpoints_state;
    case (liteethmac_txdatapath_bufferizeendpoints_state)
        1'd1: begin
            mac_core_tx_crc_ce <= (mac_core_tx_crc_sink_valid & mac_core_tx_crc_source_ready);
            mac_core_tx_crc_source_valid <= mac_core_tx_crc_sink_valid;
            mac_core_tx_crc_sink_ready <= mac_core_tx_crc_source_ready;
            mac_core_tx_crc_source_first <= mac_core_tx_crc_sink_first;
            mac_core_tx_crc_source_last <= mac_core_tx_crc_sink_last;
            mac_core_tx_crc_source_payload_data <= mac_core_tx_crc_sink_payload_data;
            mac_core_tx_crc_source_payload_last_be <= mac_core_tx_crc_sink_payload_last_be;
            mac_core_tx_crc_source_payload_error <= mac_core_tx_crc_sink_payload_error;
            mac_core_tx_crc_source_last <= 1'd0;
            mac_core_tx_crc_source_payload_last_be <= 1'd0;
            if (mac_core_tx_crc_sink_last) begin
                if (mac_core_tx_crc_sink_payload_last_be) begin
                    mac_core_tx_crc_source_payload_data <= mac_core_tx_crc_sink_payload_data;
                end
                if ((1'd0 & (mac_core_tx_crc_sink_payload_last_be <= 4'd15))) begin
                    mac_core_tx_crc_source_last <= 1'd1;
                    mac_core_tx_crc_source_payload_last_be <= (mac_core_tx_crc_sink_payload_last_be <<< -3'd3);
                end
            end
            if (((mac_core_tx_crc_sink_valid & mac_core_tx_crc_sink_last) & mac_core_tx_crc_source_ready)) begin
                if ((1'd0 & (mac_core_tx_crc_sink_payload_last_be <= 4'd15))) begin
                    liteethmac_txdatapath_bufferizeendpoints_next_state <= 1'd0;
                end else begin
                    mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 <= mac_core_tx_crc_value;
                    mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value_ce0 <= 1'd1;
                    if (1'd0) begin
                        mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value1 <= (mac_core_tx_crc_sink_payload_last_be >>> 3'd4);
                        mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value_ce1 <= 1'd1;
                    end else begin
                        mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value1 <= mac_core_tx_crc_sink_payload_last_be;
                        mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value_ce1 <= 1'd1;
                    end
                    liteethmac_txdatapath_bufferizeendpoints_next_state <= 2'd2;
                end
            end
        end
        2'd2: begin
            mac_core_tx_crc_source_valid <= 1'd1;
            case (mac_core_tx_crc_cnt)
                1'd0: begin
                    mac_core_tx_crc_source_payload_data <= mac_core_tx_crc_crc_packet[31:24];
                end
                1'd1: begin
                    mac_core_tx_crc_source_payload_data <= mac_core_tx_crc_crc_packet[23:16];
                end
                2'd2: begin
                    mac_core_tx_crc_source_payload_data <= mac_core_tx_crc_crc_packet[15:8];
                end
                default: begin
                    mac_core_tx_crc_source_payload_data <= mac_core_tx_crc_crc_packet[7:0];
                end
            endcase
            if (mac_core_tx_crc_cnt_done) begin
                mac_core_tx_crc_source_last <= 1'd1;
                if (mac_core_tx_crc_source_ready) begin
                    liteethmac_txdatapath_bufferizeendpoints_next_state <= 1'd0;
                end
            end
            mac_core_tx_crc_is_ongoing1 <= 1'd1;
        end
        default: begin
            mac_core_tx_crc_reset <= 1'd1;
            mac_core_tx_crc_sink_ready <= 1'd1;
            if (mac_core_tx_crc_sink_valid) begin
                mac_core_tx_crc_sink_ready <= 1'd0;
                liteethmac_txdatapath_bufferizeendpoints_next_state <= 1'd1;
            end
            mac_core_tx_crc_is_ongoing0 <= 1'd1;
        end
    endcase
end
assign mac_core_tx_crc_pipe_valid_sink_ready = ((~mac_core_tx_crc_pipe_valid_source_valid) | mac_core_tx_crc_pipe_valid_source_ready);
assign mac_core_tx_crc_pipe_valid_sink_valid = mac_core_tx_crc_sink_sink_valid;
assign mac_core_tx_crc_sink_sink_ready = mac_core_tx_crc_pipe_valid_sink_ready;
assign mac_core_tx_crc_pipe_valid_sink_first = mac_core_tx_crc_sink_sink_first;
assign mac_core_tx_crc_pipe_valid_sink_last = mac_core_tx_crc_sink_sink_last;
assign mac_core_tx_crc_pipe_valid_sink_payload_data = mac_core_tx_crc_sink_sink_payload_data;
assign mac_core_tx_crc_pipe_valid_sink_payload_last_be = mac_core_tx_crc_sink_sink_payload_last_be;
assign mac_core_tx_crc_pipe_valid_sink_payload_error = mac_core_tx_crc_sink_sink_payload_error;
assign mac_core_tx_crc_source_source_valid = mac_core_tx_crc_pipe_valid_source_valid;
assign mac_core_tx_crc_pipe_valid_source_ready = mac_core_tx_crc_source_source_ready;
assign mac_core_tx_crc_source_source_first = mac_core_tx_crc_pipe_valid_source_first;
assign mac_core_tx_crc_source_source_last = mac_core_tx_crc_pipe_valid_source_last;
assign mac_core_tx_crc_source_source_payload_data = mac_core_tx_crc_pipe_valid_source_payload_data;
assign mac_core_tx_crc_source_source_payload_last_be = mac_core_tx_crc_pipe_valid_source_payload_last_be;
assign mac_core_tx_crc_source_source_payload_error = mac_core_tx_crc_pipe_valid_source_payload_error;
assign mac_core_tx_preamble_source_payload_last_be = mac_core_tx_preamble_sink_payload_last_be;
always @(*) begin
    liteethmac_txdatapath_liteethmacpreambleinserter_next_state <= 2'd0;
    mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value <= 3'd0;
    mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value_ce <= 1'd0;
    mac_core_tx_preamble_sink_ready <= 1'd0;
    mac_core_tx_preamble_source_first <= 1'd0;
    mac_core_tx_preamble_source_last <= 1'd0;
    mac_core_tx_preamble_source_payload_data <= 8'd0;
    mac_core_tx_preamble_source_payload_error <= 1'd0;
    mac_core_tx_preamble_source_valid <= 1'd0;
    mac_core_tx_preamble_source_payload_data <= mac_core_tx_preamble_sink_payload_data;
    liteethmac_txdatapath_liteethmacpreambleinserter_next_state <= liteethmac_txdatapath_liteethmacpreambleinserter_state;
    case (liteethmac_txdatapath_liteethmacpreambleinserter_state)
        1'd1: begin
            mac_core_tx_preamble_source_valid <= 1'd1;
            case (mac_core_tx_preamble_count)
                1'd0: begin
                    mac_core_tx_preamble_source_payload_data <= mac_core_tx_preamble_preamble[7:0];
                end
                1'd1: begin
                    mac_core_tx_preamble_source_payload_data <= mac_core_tx_preamble_preamble[15:8];
                end
                2'd2: begin
                    mac_core_tx_preamble_source_payload_data <= mac_core_tx_preamble_preamble[23:16];
                end
                2'd3: begin
                    mac_core_tx_preamble_source_payload_data <= mac_core_tx_preamble_preamble[31:24];
                end
                3'd4: begin
                    mac_core_tx_preamble_source_payload_data <= mac_core_tx_preamble_preamble[39:32];
                end
                3'd5: begin
                    mac_core_tx_preamble_source_payload_data <= mac_core_tx_preamble_preamble[47:40];
                end
                3'd6: begin
                    mac_core_tx_preamble_source_payload_data <= mac_core_tx_preamble_preamble[55:48];
                end
                default: begin
                    mac_core_tx_preamble_source_payload_data <= mac_core_tx_preamble_preamble[63:56];
                end
            endcase
            if (mac_core_tx_preamble_source_ready) begin
                if ((mac_core_tx_preamble_count == 3'd7)) begin
                    liteethmac_txdatapath_liteethmacpreambleinserter_next_state <= 2'd2;
                end else begin
                    mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value <= (mac_core_tx_preamble_count + 1'd1);
                    mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value_ce <= 1'd1;
                end
            end
        end
        2'd2: begin
            mac_core_tx_preamble_source_valid <= mac_core_tx_preamble_sink_valid;
            mac_core_tx_preamble_sink_ready <= mac_core_tx_preamble_source_ready;
            mac_core_tx_preamble_source_first <= mac_core_tx_preamble_sink_first;
            mac_core_tx_preamble_source_last <= mac_core_tx_preamble_sink_last;
            mac_core_tx_preamble_source_payload_error <= mac_core_tx_preamble_sink_payload_error;
            if (((mac_core_tx_preamble_sink_valid & mac_core_tx_preamble_sink_last) & mac_core_tx_preamble_source_ready)) begin
                liteethmac_txdatapath_liteethmacpreambleinserter_next_state <= 1'd0;
            end
        end
        default: begin
            mac_core_tx_preamble_sink_ready <= 1'd1;
            mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value <= 1'd0;
            mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value_ce <= 1'd1;
            if (mac_core_tx_preamble_sink_valid) begin
                mac_core_tx_preamble_sink_ready <= 1'd0;
                liteethmac_txdatapath_liteethmacpreambleinserter_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    liteethmac_txdatapath_liteethmacgap_next_state <= 1'd0;
    mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value <= 4'd0;
    mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value_ce <= 1'd0;
    mac_core_tx_gap_sink_ready <= 1'd0;
    mac_core_tx_gap_source_first <= 1'd0;
    mac_core_tx_gap_source_last <= 1'd0;
    mac_core_tx_gap_source_payload_data <= 8'd0;
    mac_core_tx_gap_source_payload_error <= 1'd0;
    mac_core_tx_gap_source_payload_last_be <= 1'd0;
    mac_core_tx_gap_source_valid <= 1'd0;
    liteethmac_txdatapath_liteethmacgap_next_state <= liteethmac_txdatapath_liteethmacgap_state;
    case (liteethmac_txdatapath_liteethmacgap_state)
        1'd1: begin
            mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value <= (mac_core_tx_gap_counter + 1'd1);
            mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value_ce <= 1'd1;
            if ((mac_core_tx_gap_counter == 4'd11)) begin
                liteethmac_txdatapath_liteethmacgap_next_state <= 1'd0;
            end
        end
        default: begin
            mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value <= 1'd0;
            mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value_ce <= 1'd1;
            mac_core_tx_gap_source_valid <= mac_core_tx_gap_sink_valid;
            mac_core_tx_gap_sink_ready <= mac_core_tx_gap_source_ready;
            mac_core_tx_gap_source_first <= mac_core_tx_gap_sink_first;
            mac_core_tx_gap_source_last <= mac_core_tx_gap_sink_last;
            mac_core_tx_gap_source_payload_data <= mac_core_tx_gap_sink_payload_data;
            mac_core_tx_gap_source_payload_last_be <= mac_core_tx_gap_sink_payload_last_be;
            mac_core_tx_gap_source_payload_error <= mac_core_tx_gap_sink_payload_error;
            if (((mac_core_tx_gap_sink_valid & mac_core_tx_gap_sink_last) & mac_core_tx_gap_sink_ready)) begin
                liteethmac_txdatapath_liteethmacgap_next_state <= 1'd1;
            end
        end
    endcase
end
assign mac_core_txdatapath_sink_sink_valid = mac_core_sink_valid;
assign mac_core_sink_ready = mac_core_txdatapath_sink_sink_ready;
assign mac_core_txdatapath_sink_sink_first = mac_core_sink_first;
assign mac_core_txdatapath_sink_sink_last = mac_core_sink_last;
assign mac_core_txdatapath_sink_sink_payload_data = mac_core_sink_payload_data;
assign mac_core_txdatapath_sink_sink_payload_last_be = mac_core_sink_payload_last_be;
assign mac_core_txdatapath_sink_sink_payload_error = mac_core_sink_payload_error;
assign mac_core_tx_padding_sink_valid = mac_core_txdatapath_source_source_valid;
assign mac_core_txdatapath_source_source_ready = mac_core_tx_padding_sink_ready;
assign mac_core_tx_padding_sink_first = mac_core_txdatapath_source_source_first;
assign mac_core_tx_padding_sink_last = mac_core_txdatapath_source_source_last;
assign mac_core_tx_padding_sink_payload_data = mac_core_txdatapath_source_source_payload_data;
assign mac_core_tx_padding_sink_payload_last_be = mac_core_txdatapath_source_source_payload_last_be;
assign mac_core_tx_padding_sink_payload_error = mac_core_txdatapath_source_source_payload_error;
assign mac_core_tx_crc_sink_sink_valid = mac_core_tx_padding_source_valid;
assign mac_core_tx_padding_source_ready = mac_core_tx_crc_sink_sink_ready;
assign mac_core_tx_crc_sink_sink_first = mac_core_tx_padding_source_first;
assign mac_core_tx_crc_sink_sink_last = mac_core_tx_padding_source_last;
assign mac_core_tx_crc_sink_sink_payload_data = mac_core_tx_padding_source_payload_data;
assign mac_core_tx_crc_sink_sink_payload_last_be = mac_core_tx_padding_source_payload_last_be;
assign mac_core_tx_crc_sink_sink_payload_error = mac_core_tx_padding_source_payload_error;
assign mac_core_tx_preamble_sink_valid = mac_core_tx_crc_source_valid;
assign mac_core_tx_crc_source_ready = mac_core_tx_preamble_sink_ready;
assign mac_core_tx_preamble_sink_first = mac_core_tx_crc_source_first;
assign mac_core_tx_preamble_sink_last = mac_core_tx_crc_source_last;
assign mac_core_tx_preamble_sink_payload_data = mac_core_tx_crc_source_payload_data;
assign mac_core_tx_preamble_sink_payload_last_be = mac_core_tx_crc_source_payload_last_be;
assign mac_core_tx_preamble_sink_payload_error = mac_core_tx_crc_source_payload_error;
assign mac_core_tx_gap_sink_valid = mac_core_tx_preamble_source_valid;
assign mac_core_tx_preamble_source_ready = mac_core_tx_gap_sink_ready;
assign mac_core_tx_gap_sink_first = mac_core_tx_preamble_source_first;
assign mac_core_tx_gap_sink_last = mac_core_tx_preamble_source_last;
assign mac_core_tx_gap_sink_payload_data = mac_core_tx_preamble_source_payload_data;
assign mac_core_tx_gap_sink_payload_last_be = mac_core_tx_preamble_source_payload_last_be;
assign mac_core_tx_gap_sink_payload_error = mac_core_tx_preamble_source_payload_error;
assign ethphy_sink_valid = mac_core_tx_gap_source_valid;
assign mac_core_tx_gap_source_ready = ethphy_sink_ready;
assign ethphy_sink_first = mac_core_tx_gap_source_first;
assign ethphy_sink_last = mac_core_tx_gap_source_last;
assign ethphy_sink_payload_data = mac_core_tx_gap_source_payload_data;
assign ethphy_sink_payload_last_be = mac_core_tx_gap_source_payload_last_be;
assign ethphy_sink_payload_error = mac_core_tx_gap_source_payload_error;
assign mac_core_pulsesynchronizer0_i = mac_core_rx_preamble_error;
assign mac_core_pulsesynchronizer1_i = mac_core_liteethmaccrc32checker_error;
assign mac_core_rx_preamble_source_payload_data = mac_core_rx_preamble_sink_payload_data;
assign mac_core_rx_preamble_source_payload_last_be = mac_core_rx_preamble_sink_payload_last_be;
always @(*) begin
    liteethmac_rxdatapath_liteethmacpreamblechecker_next_state <= 1'd0;
    mac_core_rx_preamble_error <= 1'd0;
    mac_core_rx_preamble_sink_ready <= 1'd0;
    mac_core_rx_preamble_source_first <= 1'd0;
    mac_core_rx_preamble_source_last <= 1'd0;
    mac_core_rx_preamble_source_payload_error <= 1'd0;
    mac_core_rx_preamble_source_valid <= 1'd0;
    liteethmac_rxdatapath_liteethmacpreamblechecker_next_state <= liteethmac_rxdatapath_liteethmacpreamblechecker_state;
    case (liteethmac_rxdatapath_liteethmacpreamblechecker_state)
        1'd1: begin
            mac_core_rx_preamble_source_valid <= mac_core_rx_preamble_sink_valid;
            mac_core_rx_preamble_sink_ready <= mac_core_rx_preamble_source_ready;
            mac_core_rx_preamble_source_first <= mac_core_rx_preamble_sink_first;
            mac_core_rx_preamble_source_last <= mac_core_rx_preamble_sink_last;
            mac_core_rx_preamble_source_payload_error <= mac_core_rx_preamble_sink_payload_error;
            if (((mac_core_rx_preamble_source_valid & mac_core_rx_preamble_source_last) & mac_core_rx_preamble_source_ready)) begin
                liteethmac_rxdatapath_liteethmacpreamblechecker_next_state <= 1'd0;
            end
        end
        default: begin
            mac_core_rx_preamble_sink_ready <= 1'd1;
            if (((mac_core_rx_preamble_sink_valid & (~mac_core_rx_preamble_sink_last)) & (mac_core_rx_preamble_sink_payload_data == mac_core_rx_preamble_preamble[63:56]))) begin
                liteethmac_rxdatapath_liteethmacpreamblechecker_next_state <= 1'd1;
            end
            if ((mac_core_rx_preamble_sink_valid & mac_core_rx_preamble_sink_last)) begin
                mac_core_rx_preamble_error <= 1'd1;
            end
        end
    endcase
end
assign mac_core_pulsesynchronizer0_o = (mac_core_pulsesynchronizer0_toggle_o ^ mac_core_pulsesynchronizer0_toggle_o_r);
assign mac_core_liteethmaccrc32checker_fifo_full = (mac_core_liteethmaccrc32checker_syncfifo_level == 3'd4);
assign mac_core_liteethmaccrc32checker_fifo_in = (mac_core_liteethmaccrc32checker_sink_sink_valid & ((~mac_core_liteethmaccrc32checker_fifo_full) | mac_core_liteethmaccrc32checker_fifo_out));
assign mac_core_liteethmaccrc32checker_fifo_out = (mac_core_liteethmaccrc32checker_source_source_valid & mac_core_liteethmaccrc32checker_source_source_ready);
assign mac_core_liteethmaccrc32checker_syncfifo_sink_first = mac_core_liteethmaccrc32checker_sink_sink_first;
assign mac_core_liteethmaccrc32checker_syncfifo_sink_last = mac_core_liteethmaccrc32checker_sink_sink_last;
assign mac_core_liteethmaccrc32checker_syncfifo_sink_payload_data = mac_core_liteethmaccrc32checker_sink_sink_payload_data;
assign mac_core_liteethmaccrc32checker_syncfifo_sink_payload_last_be = mac_core_liteethmaccrc32checker_sink_sink_payload_last_be;
assign mac_core_liteethmaccrc32checker_syncfifo_sink_payload_error = mac_core_liteethmaccrc32checker_sink_sink_payload_error;
always @(*) begin
    mac_core_liteethmaccrc32checker_syncfifo_sink_valid <= 1'd0;
    mac_core_liteethmaccrc32checker_syncfifo_sink_valid <= mac_core_liteethmaccrc32checker_sink_sink_valid;
    mac_core_liteethmaccrc32checker_syncfifo_sink_valid <= mac_core_liteethmaccrc32checker_fifo_in;
end
always @(*) begin
    mac_core_liteethmaccrc32checker_sink_sink_ready <= 1'd0;
    mac_core_liteethmaccrc32checker_sink_sink_ready <= mac_core_liteethmaccrc32checker_syncfifo_sink_ready;
    mac_core_liteethmaccrc32checker_sink_sink_ready <= mac_core_liteethmaccrc32checker_fifo_in;
end
assign mac_core_liteethmaccrc32checker_crc_data0 = mac_core_liteethmaccrc32checker_sink_sink_payload_data;
assign mac_core_liteethmaccrc32checker_crc_be = mac_core_liteethmaccrc32checker_sink_sink_payload_last_be;
assign mac_core_liteethmaccrc32checker_source_source_first = mac_core_liteethmaccrc32checker_syncfifo_source_first;
assign mac_core_liteethmaccrc32checker_source_source_payload_data = mac_core_liteethmaccrc32checker_syncfifo_source_payload_data;
assign mac_core_liteethmaccrc32checker_sink_sink_valid = mac_core_bufferizeendpoints_source_source_valid;
assign mac_core_bufferizeendpoints_source_source_ready = mac_core_liteethmaccrc32checker_sink_sink_ready;
assign mac_core_liteethmaccrc32checker_sink_sink_first = mac_core_bufferizeendpoints_source_source_first;
assign mac_core_liteethmaccrc32checker_sink_sink_last = mac_core_bufferizeendpoints_source_source_last;
assign mac_core_liteethmaccrc32checker_sink_sink_payload_data = mac_core_bufferizeendpoints_source_source_payload_data;
assign mac_core_liteethmaccrc32checker_sink_sink_payload_last_be = mac_core_bufferizeendpoints_source_source_payload_last_be;
assign mac_core_liteethmaccrc32checker_sink_sink_payload_error = mac_core_bufferizeendpoints_source_source_payload_error;
assign mac_core_liteethmaccrc32checker_crc_crc_prev = mac_core_liteethmaccrc32checker_crc_reg;
always @(*) begin
    mac_core_liteethmaccrc32checker_crc_data1 <= 8'd0;
    mac_core_liteethmaccrc32checker_crc_error0 <= 1'd0;
    mac_core_liteethmaccrc32checker_crc_data1 <= mac_core_liteethmaccrc32checker_crc_data0;
    if (mac_core_liteethmaccrc32checker_crc_be) begin
        mac_core_liteethmaccrc32checker_crc_data1 <= (mac_core_liteethmaccrc32checker_crc_data0 & 8'd255);
        mac_core_liteethmaccrc32checker_crc_error0 <= (mac_core_liteethmaccrc32checker_crc_crc_next != 32'd3338984827);
    end
end
always @(*) begin
    mac_core_liteethmaccrc32checker_crc_crc_next <= 32'd0;
    mac_core_liteethmaccrc32checker_crc_crc_next[0] <= (((mac_core_liteethmaccrc32checker_crc_crc_prev[24] ^ mac_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ mac_core_liteethmaccrc32checker_crc_data1[1]) ^ mac_core_liteethmaccrc32checker_crc_data1[7]);
    mac_core_liteethmaccrc32checker_crc_crc_next[1] <= (((((((mac_core_liteethmaccrc32checker_crc_crc_prev[25] ^ mac_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ mac_core_liteethmaccrc32checker_crc_data1[0]) ^ mac_core_liteethmaccrc32checker_crc_data1[6]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[24]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ mac_core_liteethmaccrc32checker_crc_data1[1]) ^ mac_core_liteethmaccrc32checker_crc_data1[7]);
    mac_core_liteethmaccrc32checker_crc_crc_next[2] <= (((((((((mac_core_liteethmaccrc32checker_crc_crc_prev[26] ^ mac_core_liteethmaccrc32checker_crc_data1[5]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[25]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ mac_core_liteethmaccrc32checker_crc_data1[0]) ^ mac_core_liteethmaccrc32checker_crc_data1[6]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[24]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ mac_core_liteethmaccrc32checker_crc_data1[1]) ^ mac_core_liteethmaccrc32checker_crc_data1[7]);
    mac_core_liteethmaccrc32checker_crc_crc_next[3] <= (((((((mac_core_liteethmaccrc32checker_crc_crc_prev[27] ^ mac_core_liteethmaccrc32checker_crc_data1[4]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[26]) ^ mac_core_liteethmaccrc32checker_crc_data1[5]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[25]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ mac_core_liteethmaccrc32checker_crc_data1[0]) ^ mac_core_liteethmaccrc32checker_crc_data1[6]);
    mac_core_liteethmaccrc32checker_crc_crc_next[4] <= (((((((((mac_core_liteethmaccrc32checker_crc_crc_prev[28] ^ mac_core_liteethmaccrc32checker_crc_data1[3]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[27]) ^ mac_core_liteethmaccrc32checker_crc_data1[4]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[26]) ^ mac_core_liteethmaccrc32checker_crc_data1[5]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[24]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ mac_core_liteethmaccrc32checker_crc_data1[1]) ^ mac_core_liteethmaccrc32checker_crc_data1[7]);
    mac_core_liteethmaccrc32checker_crc_crc_next[5] <= (((((((((((((mac_core_liteethmaccrc32checker_crc_crc_prev[29] ^ mac_core_liteethmaccrc32checker_crc_data1[2]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[28]) ^ mac_core_liteethmaccrc32checker_crc_data1[3]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[27]) ^ mac_core_liteethmaccrc32checker_crc_data1[4]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[25]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ mac_core_liteethmaccrc32checker_crc_data1[0]) ^ mac_core_liteethmaccrc32checker_crc_data1[6]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[24]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ mac_core_liteethmaccrc32checker_crc_data1[1]) ^ mac_core_liteethmaccrc32checker_crc_data1[7]);
    mac_core_liteethmaccrc32checker_crc_crc_next[6] <= (((((((((((mac_core_liteethmaccrc32checker_crc_crc_prev[30] ^ mac_core_liteethmaccrc32checker_crc_data1[1]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[29]) ^ mac_core_liteethmaccrc32checker_crc_data1[2]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[28]) ^ mac_core_liteethmaccrc32checker_crc_data1[3]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[26]) ^ mac_core_liteethmaccrc32checker_crc_data1[5]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[25]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ mac_core_liteethmaccrc32checker_crc_data1[0]) ^ mac_core_liteethmaccrc32checker_crc_data1[6]);
    mac_core_liteethmaccrc32checker_crc_crc_next[7] <= (((((((((mac_core_liteethmaccrc32checker_crc_crc_prev[31] ^ mac_core_liteethmaccrc32checker_crc_data1[0]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[29]) ^ mac_core_liteethmaccrc32checker_crc_data1[2]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[27]) ^ mac_core_liteethmaccrc32checker_crc_data1[4]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[26]) ^ mac_core_liteethmaccrc32checker_crc_data1[5]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[24]) ^ mac_core_liteethmaccrc32checker_crc_data1[7]);
    mac_core_liteethmaccrc32checker_crc_crc_next[8] <= ((((((((mac_core_liteethmaccrc32checker_crc_crc_prev[0] ^ mac_core_liteethmaccrc32checker_crc_crc_prev[28]) ^ mac_core_liteethmaccrc32checker_crc_data1[3]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[27]) ^ mac_core_liteethmaccrc32checker_crc_data1[4]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[25]) ^ mac_core_liteethmaccrc32checker_crc_data1[6]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[24]) ^ mac_core_liteethmaccrc32checker_crc_data1[7]);
    mac_core_liteethmaccrc32checker_crc_crc_next[9] <= ((((((((mac_core_liteethmaccrc32checker_crc_crc_prev[1] ^ mac_core_liteethmaccrc32checker_crc_crc_prev[29]) ^ mac_core_liteethmaccrc32checker_crc_data1[2]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[28]) ^ mac_core_liteethmaccrc32checker_crc_data1[3]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[26]) ^ mac_core_liteethmaccrc32checker_crc_data1[5]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[25]) ^ mac_core_liteethmaccrc32checker_crc_data1[6]);
    mac_core_liteethmaccrc32checker_crc_crc_next[10] <= ((((((((mac_core_liteethmaccrc32checker_crc_crc_prev[2] ^ mac_core_liteethmaccrc32checker_crc_crc_prev[29]) ^ mac_core_liteethmaccrc32checker_crc_data1[2]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[27]) ^ mac_core_liteethmaccrc32checker_crc_data1[4]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[26]) ^ mac_core_liteethmaccrc32checker_crc_data1[5]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[24]) ^ mac_core_liteethmaccrc32checker_crc_data1[7]);
    mac_core_liteethmaccrc32checker_crc_crc_next[11] <= ((((((((mac_core_liteethmaccrc32checker_crc_crc_prev[3] ^ mac_core_liteethmaccrc32checker_crc_crc_prev[28]) ^ mac_core_liteethmaccrc32checker_crc_data1[3]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[27]) ^ mac_core_liteethmaccrc32checker_crc_data1[4]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[25]) ^ mac_core_liteethmaccrc32checker_crc_data1[6]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[24]) ^ mac_core_liteethmaccrc32checker_crc_data1[7]);
    mac_core_liteethmaccrc32checker_crc_crc_next[12] <= ((((((((((((mac_core_liteethmaccrc32checker_crc_crc_prev[4] ^ mac_core_liteethmaccrc32checker_crc_crc_prev[29]) ^ mac_core_liteethmaccrc32checker_crc_data1[2]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[28]) ^ mac_core_liteethmaccrc32checker_crc_data1[3]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[26]) ^ mac_core_liteethmaccrc32checker_crc_data1[5]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[25]) ^ mac_core_liteethmaccrc32checker_crc_data1[6]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[24]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ mac_core_liteethmaccrc32checker_crc_data1[1]) ^ mac_core_liteethmaccrc32checker_crc_data1[7]);
    mac_core_liteethmaccrc32checker_crc_crc_next[13] <= ((((((((((((mac_core_liteethmaccrc32checker_crc_crc_prev[5] ^ mac_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ mac_core_liteethmaccrc32checker_crc_data1[1]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[29]) ^ mac_core_liteethmaccrc32checker_crc_data1[2]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[27]) ^ mac_core_liteethmaccrc32checker_crc_data1[4]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[26]) ^ mac_core_liteethmaccrc32checker_crc_data1[5]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[25]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ mac_core_liteethmaccrc32checker_crc_data1[0]) ^ mac_core_liteethmaccrc32checker_crc_data1[6]);
    mac_core_liteethmaccrc32checker_crc_crc_next[14] <= ((((((((((mac_core_liteethmaccrc32checker_crc_crc_prev[6] ^ mac_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ mac_core_liteethmaccrc32checker_crc_data1[0]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ mac_core_liteethmaccrc32checker_crc_data1[1]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[28]) ^ mac_core_liteethmaccrc32checker_crc_data1[3]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[27]) ^ mac_core_liteethmaccrc32checker_crc_data1[4]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[26]) ^ mac_core_liteethmaccrc32checker_crc_data1[5]);
    mac_core_liteethmaccrc32checker_crc_crc_next[15] <= ((((((((mac_core_liteethmaccrc32checker_crc_crc_prev[7] ^ mac_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ mac_core_liteethmaccrc32checker_crc_data1[0]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[29]) ^ mac_core_liteethmaccrc32checker_crc_data1[2]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[28]) ^ mac_core_liteethmaccrc32checker_crc_data1[3]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[27]) ^ mac_core_liteethmaccrc32checker_crc_data1[4]);
    mac_core_liteethmaccrc32checker_crc_crc_next[16] <= ((((((mac_core_liteethmaccrc32checker_crc_crc_prev[8] ^ mac_core_liteethmaccrc32checker_crc_crc_prev[29]) ^ mac_core_liteethmaccrc32checker_crc_data1[2]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[28]) ^ mac_core_liteethmaccrc32checker_crc_data1[3]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[24]) ^ mac_core_liteethmaccrc32checker_crc_data1[7]);
    mac_core_liteethmaccrc32checker_crc_crc_next[17] <= ((((((mac_core_liteethmaccrc32checker_crc_crc_prev[9] ^ mac_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ mac_core_liteethmaccrc32checker_crc_data1[1]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[29]) ^ mac_core_liteethmaccrc32checker_crc_data1[2]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[25]) ^ mac_core_liteethmaccrc32checker_crc_data1[6]);
    mac_core_liteethmaccrc32checker_crc_crc_next[18] <= ((((((mac_core_liteethmaccrc32checker_crc_crc_prev[10] ^ mac_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ mac_core_liteethmaccrc32checker_crc_data1[0]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ mac_core_liteethmaccrc32checker_crc_data1[1]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[26]) ^ mac_core_liteethmaccrc32checker_crc_data1[5]);
    mac_core_liteethmaccrc32checker_crc_crc_next[19] <= ((((mac_core_liteethmaccrc32checker_crc_crc_prev[11] ^ mac_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ mac_core_liteethmaccrc32checker_crc_data1[0]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[27]) ^ mac_core_liteethmaccrc32checker_crc_data1[4]);
    mac_core_liteethmaccrc32checker_crc_crc_next[20] <= ((mac_core_liteethmaccrc32checker_crc_crc_prev[12] ^ mac_core_liteethmaccrc32checker_crc_crc_prev[28]) ^ mac_core_liteethmaccrc32checker_crc_data1[3]);
    mac_core_liteethmaccrc32checker_crc_crc_next[21] <= ((mac_core_liteethmaccrc32checker_crc_crc_prev[13] ^ mac_core_liteethmaccrc32checker_crc_crc_prev[29]) ^ mac_core_liteethmaccrc32checker_crc_data1[2]);
    mac_core_liteethmaccrc32checker_crc_crc_next[22] <= ((mac_core_liteethmaccrc32checker_crc_crc_prev[14] ^ mac_core_liteethmaccrc32checker_crc_crc_prev[24]) ^ mac_core_liteethmaccrc32checker_crc_data1[7]);
    mac_core_liteethmaccrc32checker_crc_crc_next[23] <= ((((((mac_core_liteethmaccrc32checker_crc_crc_prev[15] ^ mac_core_liteethmaccrc32checker_crc_crc_prev[25]) ^ mac_core_liteethmaccrc32checker_crc_data1[6]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[24]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ mac_core_liteethmaccrc32checker_crc_data1[1]) ^ mac_core_liteethmaccrc32checker_crc_data1[7]);
    mac_core_liteethmaccrc32checker_crc_crc_next[24] <= ((((((mac_core_liteethmaccrc32checker_crc_crc_prev[16] ^ mac_core_liteethmaccrc32checker_crc_crc_prev[26]) ^ mac_core_liteethmaccrc32checker_crc_data1[5]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[25]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ mac_core_liteethmaccrc32checker_crc_data1[0]) ^ mac_core_liteethmaccrc32checker_crc_data1[6]);
    mac_core_liteethmaccrc32checker_crc_crc_next[25] <= ((((mac_core_liteethmaccrc32checker_crc_crc_prev[17] ^ mac_core_liteethmaccrc32checker_crc_crc_prev[27]) ^ mac_core_liteethmaccrc32checker_crc_data1[4]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[26]) ^ mac_core_liteethmaccrc32checker_crc_data1[5]);
    mac_core_liteethmaccrc32checker_crc_crc_next[26] <= ((((((((mac_core_liteethmaccrc32checker_crc_crc_prev[18] ^ mac_core_liteethmaccrc32checker_crc_crc_prev[28]) ^ mac_core_liteethmaccrc32checker_crc_data1[3]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[27]) ^ mac_core_liteethmaccrc32checker_crc_data1[4]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[24]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ mac_core_liteethmaccrc32checker_crc_data1[1]) ^ mac_core_liteethmaccrc32checker_crc_data1[7]);
    mac_core_liteethmaccrc32checker_crc_crc_next[27] <= ((((((((mac_core_liteethmaccrc32checker_crc_crc_prev[19] ^ mac_core_liteethmaccrc32checker_crc_crc_prev[29]) ^ mac_core_liteethmaccrc32checker_crc_data1[2]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[28]) ^ mac_core_liteethmaccrc32checker_crc_data1[3]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[25]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ mac_core_liteethmaccrc32checker_crc_data1[0]) ^ mac_core_liteethmaccrc32checker_crc_data1[6]);
    mac_core_liteethmaccrc32checker_crc_crc_next[28] <= ((((((mac_core_liteethmaccrc32checker_crc_crc_prev[20] ^ mac_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ mac_core_liteethmaccrc32checker_crc_data1[1]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[29]) ^ mac_core_liteethmaccrc32checker_crc_data1[2]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[26]) ^ mac_core_liteethmaccrc32checker_crc_data1[5]);
    mac_core_liteethmaccrc32checker_crc_crc_next[29] <= ((((((mac_core_liteethmaccrc32checker_crc_crc_prev[21] ^ mac_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ mac_core_liteethmaccrc32checker_crc_data1[0]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ mac_core_liteethmaccrc32checker_crc_data1[1]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[27]) ^ mac_core_liteethmaccrc32checker_crc_data1[4]);
    mac_core_liteethmaccrc32checker_crc_crc_next[30] <= ((((mac_core_liteethmaccrc32checker_crc_crc_prev[22] ^ mac_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ mac_core_liteethmaccrc32checker_crc_data1[0]) ^ mac_core_liteethmaccrc32checker_crc_crc_prev[28]) ^ mac_core_liteethmaccrc32checker_crc_data1[3]);
    mac_core_liteethmaccrc32checker_crc_crc_next[31] <= ((mac_core_liteethmaccrc32checker_crc_crc_prev[23] ^ mac_core_liteethmaccrc32checker_crc_crc_prev[29]) ^ mac_core_liteethmaccrc32checker_crc_data1[2]);
end
assign mac_core_liteethmaccrc32checker_syncfifo_syncfifo_din = {mac_core_liteethmaccrc32checker_syncfifo_fifo_in_last, mac_core_liteethmaccrc32checker_syncfifo_fifo_in_first, mac_core_liteethmaccrc32checker_syncfifo_fifo_in_payload_error, mac_core_liteethmaccrc32checker_syncfifo_fifo_in_payload_last_be, mac_core_liteethmaccrc32checker_syncfifo_fifo_in_payload_data};
assign {mac_core_liteethmaccrc32checker_syncfifo_fifo_out_last, mac_core_liteethmaccrc32checker_syncfifo_fifo_out_first, mac_core_liteethmaccrc32checker_syncfifo_fifo_out_payload_error, mac_core_liteethmaccrc32checker_syncfifo_fifo_out_payload_last_be, mac_core_liteethmaccrc32checker_syncfifo_fifo_out_payload_data} = mac_core_liteethmaccrc32checker_syncfifo_syncfifo_dout;
assign mac_core_liteethmaccrc32checker_syncfifo_sink_ready = mac_core_liteethmaccrc32checker_syncfifo_syncfifo_writable;
assign mac_core_liteethmaccrc32checker_syncfifo_syncfifo_we = mac_core_liteethmaccrc32checker_syncfifo_sink_valid;
assign mac_core_liteethmaccrc32checker_syncfifo_fifo_in_first = mac_core_liteethmaccrc32checker_syncfifo_sink_first;
assign mac_core_liteethmaccrc32checker_syncfifo_fifo_in_last = mac_core_liteethmaccrc32checker_syncfifo_sink_last;
assign mac_core_liteethmaccrc32checker_syncfifo_fifo_in_payload_data = mac_core_liteethmaccrc32checker_syncfifo_sink_payload_data;
assign mac_core_liteethmaccrc32checker_syncfifo_fifo_in_payload_last_be = mac_core_liteethmaccrc32checker_syncfifo_sink_payload_last_be;
assign mac_core_liteethmaccrc32checker_syncfifo_fifo_in_payload_error = mac_core_liteethmaccrc32checker_syncfifo_sink_payload_error;
assign mac_core_liteethmaccrc32checker_syncfifo_source_valid = mac_core_liteethmaccrc32checker_syncfifo_syncfifo_readable;
assign mac_core_liteethmaccrc32checker_syncfifo_source_first = mac_core_liteethmaccrc32checker_syncfifo_fifo_out_first;
assign mac_core_liteethmaccrc32checker_syncfifo_source_last = mac_core_liteethmaccrc32checker_syncfifo_fifo_out_last;
assign mac_core_liteethmaccrc32checker_syncfifo_source_payload_data = mac_core_liteethmaccrc32checker_syncfifo_fifo_out_payload_data;
assign mac_core_liteethmaccrc32checker_syncfifo_source_payload_last_be = mac_core_liteethmaccrc32checker_syncfifo_fifo_out_payload_last_be;
assign mac_core_liteethmaccrc32checker_syncfifo_source_payload_error = mac_core_liteethmaccrc32checker_syncfifo_fifo_out_payload_error;
assign mac_core_liteethmaccrc32checker_syncfifo_syncfifo_re = mac_core_liteethmaccrc32checker_syncfifo_source_ready;
always @(*) begin
    mac_core_liteethmaccrc32checker_syncfifo_wrport_adr <= 3'd0;
    if (mac_core_liteethmaccrc32checker_syncfifo_replace) begin
        mac_core_liteethmaccrc32checker_syncfifo_wrport_adr <= (mac_core_liteethmaccrc32checker_syncfifo_produce - 1'd1);
    end else begin
        mac_core_liteethmaccrc32checker_syncfifo_wrport_adr <= mac_core_liteethmaccrc32checker_syncfifo_produce;
    end
end
assign mac_core_liteethmaccrc32checker_syncfifo_wrport_dat_w = mac_core_liteethmaccrc32checker_syncfifo_syncfifo_din;
assign mac_core_liteethmaccrc32checker_syncfifo_wrport_we = (mac_core_liteethmaccrc32checker_syncfifo_syncfifo_we & (mac_core_liteethmaccrc32checker_syncfifo_syncfifo_writable | mac_core_liteethmaccrc32checker_syncfifo_replace));
assign mac_core_liteethmaccrc32checker_syncfifo_do_read = (mac_core_liteethmaccrc32checker_syncfifo_syncfifo_readable & mac_core_liteethmaccrc32checker_syncfifo_syncfifo_re);
assign mac_core_liteethmaccrc32checker_syncfifo_rdport_adr = mac_core_liteethmaccrc32checker_syncfifo_consume;
assign mac_core_liteethmaccrc32checker_syncfifo_syncfifo_dout = mac_core_liteethmaccrc32checker_syncfifo_rdport_dat_r;
assign mac_core_liteethmaccrc32checker_syncfifo_syncfifo_writable = (mac_core_liteethmaccrc32checker_syncfifo_level != 3'd5);
assign mac_core_liteethmaccrc32checker_syncfifo_syncfifo_readable = (mac_core_liteethmaccrc32checker_syncfifo_level != 1'd0);
always @(*) begin
    liteethmac_rxdatapath_bufferizeendpoints_next_state <= 2'd0;
    mac_core_liteethmaccrc32checker_crc_ce <= 1'd0;
    mac_core_liteethmaccrc32checker_crc_error1_liteethmac_next_value1 <= 1'd0;
    mac_core_liteethmaccrc32checker_crc_error1_liteethmac_next_value_ce1 <= 1'd0;
    mac_core_liteethmaccrc32checker_crc_reset <= 1'd0;
    mac_core_liteethmaccrc32checker_error <= 1'd0;
    mac_core_liteethmaccrc32checker_fifo_reset <= 1'd0;
    mac_core_liteethmaccrc32checker_last_be_liteethmac_next_value0 <= 1'd0;
    mac_core_liteethmaccrc32checker_last_be_liteethmac_next_value_ce0 <= 1'd0;
    mac_core_liteethmaccrc32checker_source_source_last <= 1'd0;
    mac_core_liteethmaccrc32checker_source_source_payload_error <= 1'd0;
    mac_core_liteethmaccrc32checker_source_source_payload_last_be <= 1'd0;
    mac_core_liteethmaccrc32checker_source_source_valid <= 1'd0;
    mac_core_liteethmaccrc32checker_syncfifo_source_ready <= 1'd0;
    mac_core_liteethmaccrc32checker_source_source_payload_error <= mac_core_liteethmaccrc32checker_syncfifo_source_payload_error;
    liteethmac_rxdatapath_bufferizeendpoints_next_state <= liteethmac_rxdatapath_bufferizeendpoints_state;
    case (liteethmac_rxdatapath_bufferizeendpoints_state)
        1'd1: begin
            if ((mac_core_liteethmaccrc32checker_sink_sink_valid & mac_core_liteethmaccrc32checker_sink_sink_ready)) begin
                mac_core_liteethmaccrc32checker_crc_ce <= 1'd1;
                liteethmac_rxdatapath_bufferizeendpoints_next_state <= 2'd2;
            end
        end
        2'd2: begin
            mac_core_liteethmaccrc32checker_syncfifo_source_ready <= mac_core_liteethmaccrc32checker_fifo_out;
            mac_core_liteethmaccrc32checker_source_source_valid <= (mac_core_liteethmaccrc32checker_sink_sink_valid & mac_core_liteethmaccrc32checker_fifo_full);
            if (1'd1) begin
                mac_core_liteethmaccrc32checker_source_source_last <= mac_core_liteethmaccrc32checker_sink_sink_last;
                mac_core_liteethmaccrc32checker_source_source_payload_last_be <= mac_core_liteethmaccrc32checker_sink_sink_payload_last_be;
            end else begin
                if ((mac_core_liteethmaccrc32checker_sink_sink_payload_last_be & 4'd15)) begin
                    mac_core_liteethmaccrc32checker_source_source_last <= mac_core_liteethmaccrc32checker_sink_sink_last;
                    mac_core_liteethmaccrc32checker_source_source_payload_last_be <= (mac_core_liteethmaccrc32checker_sink_sink_payload_last_be <<< -3'd3);
                end else begin
                    mac_core_liteethmaccrc32checker_last_be_liteethmac_next_value0 <= (mac_core_liteethmaccrc32checker_sink_sink_payload_last_be >>> 3'd4);
                    mac_core_liteethmaccrc32checker_last_be_liteethmac_next_value_ce0 <= 1'd1;
                    mac_core_liteethmaccrc32checker_crc_error1_liteethmac_next_value1 <= mac_core_liteethmaccrc32checker_crc_error0;
                    mac_core_liteethmaccrc32checker_crc_error1_liteethmac_next_value_ce1 <= 1'd1;
                end
            end
            mac_core_liteethmaccrc32checker_source_source_payload_error <= (mac_core_liteethmaccrc32checker_sink_sink_payload_error | {1{(mac_core_liteethmaccrc32checker_crc_error0 & mac_core_liteethmaccrc32checker_sink_sink_last)}});
            mac_core_liteethmaccrc32checker_error <= ((mac_core_liteethmaccrc32checker_sink_sink_valid & mac_core_liteethmaccrc32checker_sink_sink_last) & mac_core_liteethmaccrc32checker_crc_error0);
            if ((mac_core_liteethmaccrc32checker_sink_sink_valid & mac_core_liteethmaccrc32checker_sink_sink_ready)) begin
                mac_core_liteethmaccrc32checker_crc_ce <= 1'd1;
                if ((mac_core_liteethmaccrc32checker_sink_sink_last & (mac_core_liteethmaccrc32checker_sink_sink_payload_last_be > 4'd15))) begin
                    liteethmac_rxdatapath_bufferizeendpoints_next_state <= 2'd3;
                end else begin
                    if (mac_core_liteethmaccrc32checker_sink_sink_last) begin
                        liteethmac_rxdatapath_bufferizeendpoints_next_state <= 1'd0;
                    end
                end
            end
        end
        2'd3: begin
            mac_core_liteethmaccrc32checker_source_source_valid <= mac_core_liteethmaccrc32checker_syncfifo_source_valid;
            mac_core_liteethmaccrc32checker_syncfifo_source_ready <= mac_core_liteethmaccrc32checker_source_source_ready;
            mac_core_liteethmaccrc32checker_source_source_last <= mac_core_liteethmaccrc32checker_syncfifo_source_last;
            mac_core_liteethmaccrc32checker_source_source_payload_error <= (mac_core_liteethmaccrc32checker_syncfifo_source_payload_error | {1{mac_core_liteethmaccrc32checker_crc_error1}});
            mac_core_liteethmaccrc32checker_source_source_payload_last_be <= mac_core_liteethmaccrc32checker_last_be;
            if ((mac_core_liteethmaccrc32checker_source_source_valid & mac_core_liteethmaccrc32checker_source_source_ready)) begin
                liteethmac_rxdatapath_bufferizeendpoints_next_state <= 1'd0;
            end
        end
        default: begin
            mac_core_liteethmaccrc32checker_crc_reset <= 1'd1;
            mac_core_liteethmaccrc32checker_fifo_reset <= 1'd1;
            liteethmac_rxdatapath_bufferizeendpoints_next_state <= 1'd1;
        end
    endcase
end
assign mac_core_bufferizeendpoints_pipe_valid_sink_ready = ((~mac_core_bufferizeendpoints_pipe_valid_source_valid) | mac_core_bufferizeendpoints_pipe_valid_source_ready);
assign mac_core_bufferizeendpoints_pipe_valid_sink_valid = mac_core_bufferizeendpoints_sink_sink_valid;
assign mac_core_bufferizeendpoints_sink_sink_ready = mac_core_bufferizeendpoints_pipe_valid_sink_ready;
assign mac_core_bufferizeendpoints_pipe_valid_sink_first = mac_core_bufferizeendpoints_sink_sink_first;
assign mac_core_bufferizeendpoints_pipe_valid_sink_last = mac_core_bufferizeendpoints_sink_sink_last;
assign mac_core_bufferizeendpoints_pipe_valid_sink_payload_data = mac_core_bufferizeendpoints_sink_sink_payload_data;
assign mac_core_bufferizeendpoints_pipe_valid_sink_payload_last_be = mac_core_bufferizeendpoints_sink_sink_payload_last_be;
assign mac_core_bufferizeendpoints_pipe_valid_sink_payload_error = mac_core_bufferizeendpoints_sink_sink_payload_error;
assign mac_core_bufferizeendpoints_source_source_valid = mac_core_bufferizeendpoints_pipe_valid_source_valid;
assign mac_core_bufferizeendpoints_pipe_valid_source_ready = mac_core_bufferizeendpoints_source_source_ready;
assign mac_core_bufferizeendpoints_source_source_first = mac_core_bufferizeendpoints_pipe_valid_source_first;
assign mac_core_bufferizeendpoints_source_source_last = mac_core_bufferizeendpoints_pipe_valid_source_last;
assign mac_core_bufferizeendpoints_source_source_payload_data = mac_core_bufferizeendpoints_pipe_valid_source_payload_data;
assign mac_core_bufferizeendpoints_source_source_payload_last_be = mac_core_bufferizeendpoints_pipe_valid_source_payload_last_be;
assign mac_core_bufferizeendpoints_source_source_payload_error = mac_core_bufferizeendpoints_pipe_valid_source_payload_error;
assign mac_core_pulsesynchronizer1_o = (mac_core_pulsesynchronizer1_toggle_o ^ mac_core_pulsesynchronizer1_toggle_o_r);
always @(*) begin
    mac_core_rx_padding_length_inc <= 4'd0;
    case (mac_core_rx_padding_sink_payload_last_be)
        1'd1: begin
            mac_core_rx_padding_length_inc <= 1'd1;
        end
        2'd2: begin
            mac_core_rx_padding_length_inc <= 2'd2;
        end
        3'd4: begin
            mac_core_rx_padding_length_inc <= 2'd3;
        end
        4'd8: begin
            mac_core_rx_padding_length_inc <= 3'd4;
        end
        5'd16: begin
            mac_core_rx_padding_length_inc <= 3'd5;
        end
        6'd32: begin
            mac_core_rx_padding_length_inc <= 3'd6;
        end
        7'd64: begin
            mac_core_rx_padding_length_inc <= 3'd7;
        end
        default: begin
            mac_core_rx_padding_length_inc <= 1'd1;
        end
    endcase
end
assign mac_core_rx_padding_source_valid = mac_core_rx_padding_sink_valid;
assign mac_core_rx_padding_sink_ready = mac_core_rx_padding_source_ready;
assign mac_core_rx_padding_source_first = mac_core_rx_padding_sink_first;
assign mac_core_rx_padding_source_last = mac_core_rx_padding_sink_last;
assign mac_core_rx_padding_source_payload_data = mac_core_rx_padding_sink_payload_data;
assign mac_core_rx_padding_source_payload_last_be = mac_core_rx_padding_sink_payload_last_be;
always @(*) begin
    mac_core_rx_padding_source_payload_error <= 1'd0;
    if (((mac_core_rx_padding_sink_valid & mac_core_rx_padding_sink_last) & ((mac_core_rx_padding_length + mac_core_rx_padding_length_inc) < 6'd60))) begin
        mac_core_rx_padding_source_payload_error <= {1{1'd1}};
    end else begin
        mac_core_rx_padding_source_payload_error <= mac_core_rx_padding_sink_payload_error;
    end
end
assign mac_core_cdc_sink_valid = mac_core_sink_sink_valid;
assign mac_core_sink_sink_ready = mac_core_cdc_sink_ready;
assign mac_core_cdc_sink_first = mac_core_sink_sink_first;
assign mac_core_cdc_sink_last = mac_core_sink_sink_last;
assign mac_core_cdc_sink_payload_data = mac_core_sink_sink_payload_data;
assign mac_core_cdc_sink_payload_last_be = mac_core_sink_sink_payload_last_be;
assign mac_core_cdc_sink_payload_error = mac_core_sink_sink_payload_error;
assign mac_core_source_source_valid = mac_core_cdc_source_valid;
assign mac_core_cdc_source_ready = mac_core_source_source_ready;
assign mac_core_source_source_first = mac_core_cdc_source_first;
assign mac_core_source_source_last = mac_core_cdc_source_last;
assign mac_core_source_source_payload_data = mac_core_cdc_source_payload_data;
assign mac_core_source_source_payload_last_be = mac_core_cdc_source_payload_last_be;
assign mac_core_source_source_payload_error = mac_core_cdc_source_payload_error;
assign mac_core_cdc_asyncfifo_din = {mac_core_cdc_fifo_in_last, mac_core_cdc_fifo_in_first, mac_core_cdc_fifo_in_payload_error, mac_core_cdc_fifo_in_payload_last_be, mac_core_cdc_fifo_in_payload_data};
assign {mac_core_cdc_fifo_out_last, mac_core_cdc_fifo_out_first, mac_core_cdc_fifo_out_payload_error, mac_core_cdc_fifo_out_payload_last_be, mac_core_cdc_fifo_out_payload_data} = mac_core_cdc_asyncfifo_dout;
assign mac_core_cdc_sink_ready = mac_core_cdc_asyncfifo_writable;
assign mac_core_cdc_asyncfifo_we = mac_core_cdc_sink_valid;
assign mac_core_cdc_fifo_in_first = mac_core_cdc_sink_first;
assign mac_core_cdc_fifo_in_last = mac_core_cdc_sink_last;
assign mac_core_cdc_fifo_in_payload_data = mac_core_cdc_sink_payload_data;
assign mac_core_cdc_fifo_in_payload_last_be = mac_core_cdc_sink_payload_last_be;
assign mac_core_cdc_fifo_in_payload_error = mac_core_cdc_sink_payload_error;
assign mac_core_cdc_source_valid = mac_core_cdc_asyncfifo_readable;
assign mac_core_cdc_source_first = mac_core_cdc_fifo_out_first;
assign mac_core_cdc_source_last = mac_core_cdc_fifo_out_last;
assign mac_core_cdc_source_payload_data = mac_core_cdc_fifo_out_payload_data;
assign mac_core_cdc_source_payload_last_be = mac_core_cdc_fifo_out_payload_last_be;
assign mac_core_cdc_source_payload_error = mac_core_cdc_fifo_out_payload_error;
assign mac_core_cdc_asyncfifo_re = mac_core_cdc_source_ready;
assign mac_core_cdc_graycounter0_ce = (mac_core_cdc_asyncfifo_writable & mac_core_cdc_asyncfifo_we);
assign mac_core_cdc_graycounter1_ce = (mac_core_cdc_asyncfifo_readable & mac_core_cdc_asyncfifo_re);
assign mac_core_cdc_asyncfifo_writable = (((mac_core_cdc_graycounter0_q[5] == mac_core_cdc_consume_wdomain[5]) | (mac_core_cdc_graycounter0_q[4] == mac_core_cdc_consume_wdomain[4])) | (mac_core_cdc_graycounter0_q[3:0] != mac_core_cdc_consume_wdomain[3:0]));
assign mac_core_cdc_asyncfifo_readable = (mac_core_cdc_graycounter1_q != mac_core_cdc_produce_rdomain);
assign mac_core_cdc_wrport_adr = mac_core_cdc_graycounter0_q_binary[4:0];
assign mac_core_cdc_wrport_dat_w = mac_core_cdc_asyncfifo_din;
assign mac_core_cdc_wrport_we = mac_core_cdc_graycounter0_ce;
assign mac_core_cdc_rdport_adr = mac_core_cdc_graycounter1_q_next_binary[4:0];
assign mac_core_cdc_asyncfifo_dout = mac_core_cdc_rdport_dat_r;
always @(*) begin
    mac_core_cdc_graycounter0_q_next_binary <= 6'd0;
    if (mac_core_cdc_graycounter0_ce) begin
        mac_core_cdc_graycounter0_q_next_binary <= (mac_core_cdc_graycounter0_q_binary + 1'd1);
    end else begin
        mac_core_cdc_graycounter0_q_next_binary <= mac_core_cdc_graycounter0_q_binary;
    end
end
assign mac_core_cdc_graycounter0_q_next = (mac_core_cdc_graycounter0_q_next_binary ^ mac_core_cdc_graycounter0_q_next_binary[5:1]);
always @(*) begin
    mac_core_cdc_graycounter1_q_next_binary <= 6'd0;
    if (mac_core_cdc_graycounter1_ce) begin
        mac_core_cdc_graycounter1_q_next_binary <= (mac_core_cdc_graycounter1_q_binary + 1'd1);
    end else begin
        mac_core_cdc_graycounter1_q_next_binary <= mac_core_cdc_graycounter1_q_binary;
    end
end
assign mac_core_cdc_graycounter1_q_next = (mac_core_cdc_graycounter1_q_next_binary ^ mac_core_cdc_graycounter1_q_next_binary[5:1]);
assign mac_core_rx_preamble_sink_valid = ethphy_liteethphyrgmiirx_source_valid;
assign ethphy_liteethphyrgmiirx_source_ready = mac_core_rx_preamble_sink_ready;
assign mac_core_rx_preamble_sink_first = ethphy_liteethphyrgmiirx_source_first;
assign mac_core_rx_preamble_sink_last = ethphy_liteethphyrgmiirx_source_last;
assign mac_core_rx_preamble_sink_payload_data = ethphy_liteethphyrgmiirx_source_payload_data;
assign mac_core_rx_preamble_sink_payload_last_be = ethphy_liteethphyrgmiirx_source_payload_last_be;
assign mac_core_rx_preamble_sink_payload_error = ethphy_liteethphyrgmiirx_source_payload_error;
assign mac_core_bufferizeendpoints_sink_sink_valid = mac_core_rx_preamble_source_valid;
assign mac_core_rx_preamble_source_ready = mac_core_bufferizeendpoints_sink_sink_ready;
assign mac_core_bufferizeendpoints_sink_sink_first = mac_core_rx_preamble_source_first;
assign mac_core_bufferizeendpoints_sink_sink_last = mac_core_rx_preamble_source_last;
assign mac_core_bufferizeendpoints_sink_sink_payload_data = mac_core_rx_preamble_source_payload_data;
assign mac_core_bufferizeendpoints_sink_sink_payload_last_be = mac_core_rx_preamble_source_payload_last_be;
assign mac_core_bufferizeendpoints_sink_sink_payload_error = mac_core_rx_preamble_source_payload_error;
assign mac_core_rx_padding_sink_valid = mac_core_liteethmaccrc32checker_source_source_valid;
assign mac_core_liteethmaccrc32checker_source_source_ready = mac_core_rx_padding_sink_ready;
assign mac_core_rx_padding_sink_first = mac_core_liteethmaccrc32checker_source_source_first;
assign mac_core_rx_padding_sink_last = mac_core_liteethmaccrc32checker_source_source_last;
assign mac_core_rx_padding_sink_payload_data = mac_core_liteethmaccrc32checker_source_source_payload_data;
assign mac_core_rx_padding_sink_payload_last_be = mac_core_liteethmaccrc32checker_source_source_payload_last_be;
assign mac_core_rx_padding_sink_payload_error = mac_core_liteethmaccrc32checker_source_source_payload_error;
assign mac_core_sink_sink_valid = mac_core_rx_padding_source_valid;
assign mac_core_rx_padding_source_ready = mac_core_sink_sink_ready;
assign mac_core_sink_sink_first = mac_core_rx_padding_source_first;
assign mac_core_sink_sink_last = mac_core_rx_padding_source_last;
assign mac_core_sink_sink_payload_data = mac_core_rx_padding_source_payload_data;
assign mac_core_sink_sink_payload_last_be = mac_core_rx_padding_source_payload_last_be;
assign mac_core_sink_sink_payload_error = mac_core_rx_padding_source_payload_error;
assign mac_core_source_valid = mac_core_source_source_valid;
assign mac_core_source_source_ready = mac_core_source_ready;
assign mac_core_source_first = mac_core_source_source_first;
assign mac_core_source_last = mac_core_source_source_last;
assign mac_core_source_payload_data = mac_core_source_source_payload_data;
assign mac_core_source_payload_last_be = mac_core_source_source_payload_last_be;
assign mac_core_source_payload_error = mac_core_source_source_payload_error;
always @(*) begin
    liteethmac_sel0 <= 2'd0;
    if ((mac_crossbar_sink_payload_ethernet_type == 12'd2054)) begin
        liteethmac_sel0 <= 1'd1;
    end
    if ((mac_crossbar_sink_payload_ethernet_type == 12'd2048)) begin
        liteethmac_sel0 <= 2'd2;
    end
end
always @(*) begin
    liteethmac_request <= 2'd0;
    liteethmac_request[0] <= liteethmac_status0_ongoing0;
    liteethmac_request[1] <= liteethmac_status1_ongoing0;
end
always @(*) begin
    arp_mac_port_sink_ready <= 1'd0;
    ip_mac_port_sink_ready <= 1'd0;
    mac_crossbar_source_first <= 1'd0;
    mac_crossbar_source_last <= 1'd0;
    mac_crossbar_source_payload_data <= 8'd0;
    mac_crossbar_source_payload_error <= 1'd0;
    mac_crossbar_source_payload_ethernet_type <= 16'd0;
    mac_crossbar_source_payload_last_be <= 1'd0;
    mac_crossbar_source_payload_sender_mac <= 48'd0;
    mac_crossbar_source_payload_target_mac <= 48'd0;
    mac_crossbar_source_valid <= 1'd0;
    case (liteethmac_grant)
        1'd0: begin
            mac_crossbar_source_valid <= arp_mac_port_sink_valid;
            arp_mac_port_sink_ready <= mac_crossbar_source_ready;
            mac_crossbar_source_first <= arp_mac_port_sink_first;
            mac_crossbar_source_last <= arp_mac_port_sink_last;
            mac_crossbar_source_payload_ethernet_type <= arp_mac_port_sink_payload_ethernet_type;
            mac_crossbar_source_payload_sender_mac <= arp_mac_port_sink_payload_sender_mac;
            mac_crossbar_source_payload_target_mac <= arp_mac_port_sink_payload_target_mac;
            mac_crossbar_source_payload_data <= arp_mac_port_sink_payload_data;
            mac_crossbar_source_payload_last_be <= arp_mac_port_sink_payload_last_be;
            mac_crossbar_source_payload_error <= arp_mac_port_sink_payload_error;
        end
        1'd1: begin
            mac_crossbar_source_valid <= ip_mac_port_sink_valid;
            ip_mac_port_sink_ready <= mac_crossbar_source_ready;
            mac_crossbar_source_first <= ip_mac_port_sink_first;
            mac_crossbar_source_last <= ip_mac_port_sink_last;
            mac_crossbar_source_payload_ethernet_type <= ip_mac_port_sink_payload_ethernet_type;
            mac_crossbar_source_payload_sender_mac <= ip_mac_port_sink_payload_sender_mac;
            mac_crossbar_source_payload_target_mac <= ip_mac_port_sink_payload_target_mac;
            mac_crossbar_source_payload_data <= ip_mac_port_sink_payload_data;
            mac_crossbar_source_payload_last_be <= ip_mac_port_sink_payload_last_be;
            mac_crossbar_source_payload_error <= ip_mac_port_sink_payload_error;
        end
    endcase
end
assign liteethmac_status0_last = ((arp_mac_port_sink_valid & arp_mac_port_sink_last) & arp_mac_port_sink_ready);
assign liteethmac_status0_ongoing0 = ((arp_mac_port_sink_valid | liteethmac_status0_ongoing1) & (~liteethmac_status0_last));
assign liteethmac_status1_last = ((ip_mac_port_sink_valid & ip_mac_port_sink_last) & ip_mac_port_sink_ready);
assign liteethmac_status1_ongoing0 = ((ip_mac_port_sink_valid | liteethmac_status1_ongoing1) & (~liteethmac_status1_last));
always @(*) begin
    liteethmac_sel1 <= 2'd0;
    if (liteethmac_first) begin
        liteethmac_sel1 <= liteethmac_sel0;
    end else begin
        liteethmac_sel1 <= liteethmac_sel_ongoing;
    end
end
always @(*) begin
    arp_mac_port_source_first <= 1'd0;
    arp_mac_port_source_last <= 1'd0;
    arp_mac_port_source_payload_data <= 8'd0;
    arp_mac_port_source_payload_error <= 1'd0;
    arp_mac_port_source_payload_ethernet_type <= 16'd0;
    arp_mac_port_source_payload_last_be <= 1'd0;
    arp_mac_port_source_payload_sender_mac <= 48'd0;
    arp_mac_port_source_payload_target_mac <= 48'd0;
    arp_mac_port_source_valid <= 1'd0;
    ip_mac_port_source_first <= 1'd0;
    ip_mac_port_source_last <= 1'd0;
    ip_mac_port_source_payload_data <= 8'd0;
    ip_mac_port_source_payload_error <= 1'd0;
    ip_mac_port_source_payload_ethernet_type <= 16'd0;
    ip_mac_port_source_payload_last_be <= 1'd0;
    ip_mac_port_source_payload_sender_mac <= 48'd0;
    ip_mac_port_source_payload_target_mac <= 48'd0;
    ip_mac_port_source_valid <= 1'd0;
    mac_crossbar_sink_ready <= 1'd0;
    case (liteethmac_sel1)
        1'd1: begin
            arp_mac_port_source_valid <= mac_crossbar_sink_valid;
            mac_crossbar_sink_ready <= arp_mac_port_source_ready;
            arp_mac_port_source_first <= mac_crossbar_sink_first;
            arp_mac_port_source_last <= mac_crossbar_sink_last;
            arp_mac_port_source_payload_ethernet_type <= mac_crossbar_sink_payload_ethernet_type;
            arp_mac_port_source_payload_sender_mac <= mac_crossbar_sink_payload_sender_mac;
            arp_mac_port_source_payload_target_mac <= mac_crossbar_sink_payload_target_mac;
            arp_mac_port_source_payload_data <= mac_crossbar_sink_payload_data;
            arp_mac_port_source_payload_last_be <= mac_crossbar_sink_payload_last_be;
            arp_mac_port_source_payload_error <= mac_crossbar_sink_payload_error;
        end
        2'd2: begin
            ip_mac_port_source_valid <= mac_crossbar_sink_valid;
            mac_crossbar_sink_ready <= ip_mac_port_source_ready;
            ip_mac_port_source_first <= mac_crossbar_sink_first;
            ip_mac_port_source_last <= mac_crossbar_sink_last;
            ip_mac_port_source_payload_ethernet_type <= mac_crossbar_sink_payload_ethernet_type;
            ip_mac_port_source_payload_sender_mac <= mac_crossbar_sink_payload_sender_mac;
            ip_mac_port_source_payload_target_mac <= mac_crossbar_sink_payload_target_mac;
            ip_mac_port_source_payload_data <= mac_crossbar_sink_payload_data;
            ip_mac_port_source_payload_last_be <= mac_crossbar_sink_payload_last_be;
            ip_mac_port_source_payload_error <= mac_crossbar_sink_payload_error;
        end
        default: begin
            mac_crossbar_sink_ready <= 1'd1;
        end
    endcase
end
assign liteethmac_last = ((mac_crossbar_sink_valid & mac_crossbar_sink_last) & mac_crossbar_sink_ready);
assign liteethmac_ongoing0 = ((mac_crossbar_sink_valid | liteethmac_ongoing1) & (~liteethmac_last));
always @(*) begin
    mac_packetizer_header <= 112'd0;
    mac_packetizer_header[111:96] <= {mac_packetizer_sink_payload_ethernet_type[7:0], mac_packetizer_sink_payload_ethernet_type[15:8]};
    mac_packetizer_header[95:48] <= {mac_packetizer_sink_payload_sender_mac[7:0], mac_packetizer_sink_payload_sender_mac[15:8], mac_packetizer_sink_payload_sender_mac[23:16], mac_packetizer_sink_payload_sender_mac[31:24], mac_packetizer_sink_payload_sender_mac[39:32], mac_packetizer_sink_payload_sender_mac[47:40]};
    mac_packetizer_header[47:0] <= {mac_packetizer_sink_payload_target_mac[7:0], mac_packetizer_sink_payload_target_mac[15:8], mac_packetizer_sink_payload_target_mac[23:16], mac_packetizer_sink_payload_target_mac[31:24], mac_packetizer_sink_payload_target_mac[39:32], mac_packetizer_sink_payload_target_mac[47:40]};
end
assign mac_packetizer_sink_last_be = mac_packetizer_sink_last;
assign mac_packetizer_new_last_be = {mac_packetizer_sink_last_be};
assign mac_packetizer_in_data_copy = (mac_packetizer_is_ongoing0 | mac_packetizer_is_ongoing1);
always @(*) begin
    mac_packetizer_source_last <= 1'd0;
    if (mac_packetizer_source_last_s) begin
        mac_packetizer_source_last <= mac_packetizer_source_last_b;
    end else begin
        mac_packetizer_source_last <= mac_packetizer_source_last_a;
    end
end
assign mac_packetizer_source_payload_error = mac_packetizer_sink_payload_error;
always @(*) begin
    liteethmac_fsm0_next_state0 <= 2'd0;
    liteethmac_fsm1_next_state0 <= 1'd0;
    mac_packetizer_count_liteethmac_fsm0_next_value0 <= 4'd0;
    mac_packetizer_count_liteethmac_fsm0_next_value_ce0 <= 1'd0;
    mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value0 <= 1'd0;
    mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value_ce0 <= 1'd0;
    mac_packetizer_fsm_from_idle_liteethmac_fsm0_next_value1 <= 1'd0;
    mac_packetizer_fsm_from_idle_liteethmac_fsm0_next_value_ce1 <= 1'd0;
    mac_packetizer_is_ongoing0 <= 1'd0;
    mac_packetizer_is_ongoing1 <= 1'd0;
    mac_packetizer_is_ongoing2 <= 1'd0;
    mac_packetizer_sink_ready <= 1'd0;
    mac_packetizer_source_last_a <= 1'd0;
    mac_packetizer_source_last_b <= 1'd0;
    mac_packetizer_source_last_s <= 1'd0;
    mac_packetizer_source_payload_data <= 8'd0;
    mac_packetizer_source_payload_last_be <= 1'd0;
    mac_packetizer_source_valid <= 1'd0;
    mac_packetizer_sr_load <= 1'd0;
    mac_packetizer_sr_shift <= 1'd0;
    liteethmac_fsm0_next_state0 <= liteethmac_fsm0_state0;
    case (liteethmac_fsm0_state0)
        1'd1: begin
            mac_packetizer_source_valid <= 1'd1;
            mac_packetizer_source_last_a <= 1'd0;
            mac_packetizer_source_payload_data <= mac_packetizer_sr[111:8];
            if ((mac_packetizer_source_valid & mac_packetizer_source_ready)) begin
                mac_packetizer_sr_shift <= 1'd1;
                if ((mac_packetizer_count == 4'd13)) begin
                    mac_packetizer_sr_shift <= 1'd0;
                    liteethmac_fsm0_next_state0 <= 2'd2;
                    mac_packetizer_count_liteethmac_fsm0_next_value0 <= (mac_packetizer_count + 1'd1);
                    mac_packetizer_count_liteethmac_fsm0_next_value_ce0 <= 1'd1;
                end else begin
                    mac_packetizer_count_liteethmac_fsm0_next_value0 <= (mac_packetizer_count + 1'd1);
                    mac_packetizer_count_liteethmac_fsm0_next_value_ce0 <= 1'd1;
                end
            end
        end
        2'd2: begin
            mac_packetizer_source_valid <= mac_packetizer_sink_valid;
            mac_packetizer_source_last_a <= mac_packetizer_sink_last;
            mac_packetizer_source_payload_data <= mac_packetizer_sink_payload_data;
            if ((mac_packetizer_source_valid & mac_packetizer_source_ready)) begin
                mac_packetizer_sink_ready <= 1'd1;
                if (mac_packetizer_source_last) begin
                    liteethmac_fsm0_next_state0 <= 1'd0;
                end
            end
            mac_packetizer_is_ongoing0 <= 1'd1;
        end
        2'd3: begin
            mac_packetizer_is_ongoing1 <= 1'd1;
        end
        default: begin
            mac_packetizer_sink_ready <= 1'd1;
            mac_packetizer_count_liteethmac_fsm0_next_value0 <= 1'd1;
            mac_packetizer_count_liteethmac_fsm0_next_value_ce0 <= 1'd1;
            if (mac_packetizer_sink_valid) begin
                mac_packetizer_sink_ready <= 1'd0;
                mac_packetizer_source_valid <= 1'd1;
                mac_packetizer_source_last_a <= 1'd0;
                mac_packetizer_source_payload_data <= mac_packetizer_header[7:0];
                if ((mac_packetizer_source_valid & mac_packetizer_source_ready)) begin
                    mac_packetizer_sr_load <= 1'd1;
                    mac_packetizer_fsm_from_idle_liteethmac_fsm0_next_value1 <= 1'd1;
                    mac_packetizer_fsm_from_idle_liteethmac_fsm0_next_value_ce1 <= 1'd1;
                    if (1'd0) begin
                        liteethmac_fsm0_next_state0 <= 2'd2;
                    end else begin
                        liteethmac_fsm0_next_state0 <= 1'd1;
                    end
                end
            end
            mac_packetizer_is_ongoing2 <= 1'd1;
        end
    endcase
    liteethmac_fsm1_next_state0 <= liteethmac_fsm1_state0;
    case (liteethmac_fsm1_state0)
        1'd1: begin
            mac_packetizer_source_last_b <= 1'd1;
            mac_packetizer_source_last_s <= 1'd1;
            mac_packetizer_source_payload_last_be <= mac_packetizer_delayed_last_be;
            mac_packetizer_sink_ready <= 1'd0;
            if (mac_packetizer_source_ready) begin
                liteethmac_fsm1_next_state0 <= 1'd0;
            end
        end
        default: begin
            if (((mac_packetizer_in_data_copy & mac_packetizer_sink_last) & (mac_packetizer_sink_last_be > mac_packetizer_new_last_be))) begin
                mac_packetizer_source_last_b <= 1'd0;
                mac_packetizer_source_last_s <= 1'd1;
                mac_packetizer_source_payload_last_be <= 1'd0;
                if ((mac_packetizer_source_ready & mac_packetizer_source_valid)) begin
                    mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value0 <= mac_packetizer_new_last_be;
                    mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value_ce0 <= 1'd1;
                    liteethmac_fsm1_next_state0 <= 1'd1;
                end
            end else begin
                if (mac_packetizer_in_data_copy) begin
                    mac_packetizer_source_last_b <= mac_packetizer_sink_last;
                    mac_packetizer_source_last_s <= 1'd1;
                    mac_packetizer_source_payload_last_be <= mac_packetizer_new_last_be;
                end
            end
            if (mac_packetizer_in_data_copy) begin
                mac_packetizer_sink_ready <= mac_packetizer_source_ready;
            end else begin
                if (mac_packetizer_is_ongoing2) begin
                    mac_packetizer_sink_ready <= (~mac_packetizer_sink_valid);
                end
            end
        end
    endcase
end
assign mac_depacketizer_header = mac_depacketizer_sr;
assign mac_depacketizer_source_payload_ethernet_type = {mac_depacketizer_header[103:96], mac_depacketizer_header[111:104]};
assign mac_depacketizer_source_payload_sender_mac = {mac_depacketizer_header[55:48], mac_depacketizer_header[63:56], mac_depacketizer_header[71:64], mac_depacketizer_header[79:72], mac_depacketizer_header[87:80], mac_depacketizer_header[95:88]};
assign mac_depacketizer_source_payload_target_mac = {mac_depacketizer_header[7:0], mac_depacketizer_header[15:8], mac_depacketizer_header[23:16], mac_depacketizer_header[31:24], mac_depacketizer_header[39:32], mac_depacketizer_header[47:40]};
assign mac_depacketizer_source_payload_error = mac_depacketizer_sink_payload_error;
assign mac_depacketizer_sink_last_be = mac_depacketizer_sink_last;
assign mac_depacketizer_new_last_be = {mac_depacketizer_sink_last_be};
assign mac_depacketizer_is_in_copy = (mac_depacketizer_is_ongoing0 | mac_depacketizer_is_ongoing1);
always @(*) begin
    mac_depacketizer_source_last <= 1'd0;
    if (mac_depacketizer_source_last_s) begin
        mac_depacketizer_source_last <= mac_depacketizer_source_last_b;
    end else begin
        mac_depacketizer_source_last <= mac_depacketizer_source_last_a;
    end
end
always @(*) begin
    liteethmac_fsm0_next_state1 <= 2'd0;
    liteethmac_fsm1_next_state1 <= 1'd0;
    mac_depacketizer_count_liteethmac_fsm0_next_value2 <= 4'd0;
    mac_depacketizer_count_liteethmac_fsm0_next_value_ce2 <= 1'd0;
    mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value1 <= 1'd0;
    mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value_ce1 <= 1'd0;
    mac_depacketizer_fsm_from_idle_liteethmac_fsm0_next_value3 <= 1'd0;
    mac_depacketizer_fsm_from_idle_liteethmac_fsm0_next_value_ce3 <= 1'd0;
    mac_depacketizer_is_ongoing0 <= 1'd0;
    mac_depacketizer_is_ongoing1 <= 1'd0;
    mac_depacketizer_is_ongoing2 <= 1'd0;
    mac_depacketizer_is_ongoing3 <= 1'd0;
    mac_depacketizer_sink_ready <= 1'd0;
    mac_depacketizer_source_last_a <= 1'd0;
    mac_depacketizer_source_last_b <= 1'd0;
    mac_depacketizer_source_last_s <= 1'd0;
    mac_depacketizer_source_payload_data <= 8'd0;
    mac_depacketizer_source_payload_last_be <= 1'd0;
    mac_depacketizer_source_valid <= 1'd0;
    mac_depacketizer_sr_shift <= 1'd0;
    liteethmac_fsm0_next_state1 <= liteethmac_fsm0_state1;
    case (liteethmac_fsm0_state1)
        1'd1: begin
            mac_depacketizer_sink_ready <= 1'd1;
            if (mac_depacketizer_sink_valid) begin
                mac_depacketizer_count_liteethmac_fsm0_next_value2 <= (mac_depacketizer_count + 1'd1);
                mac_depacketizer_count_liteethmac_fsm0_next_value_ce2 <= 1'd1;
                mac_depacketizer_sr_shift <= 1'd1;
                if ((mac_depacketizer_count == 4'd13)) begin
                    liteethmac_fsm0_next_state1 <= 2'd2;
                    mac_depacketizer_count_liteethmac_fsm0_next_value2 <= (mac_depacketizer_count + 1'd1);
                    mac_depacketizer_count_liteethmac_fsm0_next_value_ce2 <= 1'd1;
                end
            end
        end
        2'd2: begin
            mac_depacketizer_source_valid <= (mac_depacketizer_sink_valid | mac_depacketizer_sink_d_last);
            mac_depacketizer_source_last_a <= (mac_depacketizer_sink_last | mac_depacketizer_sink_d_last);
            mac_depacketizer_sink_ready <= mac_depacketizer_source_ready;
            mac_depacketizer_source_payload_data <= mac_depacketizer_sink_payload_data;
            if ((mac_depacketizer_source_valid & mac_depacketizer_source_ready)) begin
                if (mac_depacketizer_source_last) begin
                    liteethmac_fsm0_next_state1 <= 1'd0;
                end
            end
            mac_depacketizer_is_ongoing0 <= 1'd1;
            mac_depacketizer_is_ongoing2 <= 1'd1;
        end
        2'd3: begin
            mac_depacketizer_is_ongoing1 <= 1'd1;
            mac_depacketizer_is_ongoing3 <= 1'd1;
        end
        default: begin
            mac_depacketizer_sink_ready <= 1'd1;
            mac_depacketizer_count_liteethmac_fsm0_next_value2 <= 1'd1;
            mac_depacketizer_count_liteethmac_fsm0_next_value_ce2 <= 1'd1;
            if (mac_depacketizer_sink_valid) begin
                mac_depacketizer_sr_shift <= 1'd1;
                mac_depacketizer_fsm_from_idle_liteethmac_fsm0_next_value3 <= 1'd1;
                mac_depacketizer_fsm_from_idle_liteethmac_fsm0_next_value_ce3 <= 1'd1;
                if (1'd0) begin
                    liteethmac_fsm0_next_state1 <= 2'd2;
                end else begin
                    liteethmac_fsm0_next_state1 <= 1'd1;
                end
            end
        end
    endcase
    liteethmac_fsm1_next_state1 <= liteethmac_fsm1_state1;
    case (liteethmac_fsm1_state1)
        1'd1: begin
            mac_depacketizer_source_last_b <= 1'd1;
            mac_depacketizer_source_last_s <= 1'd1;
            mac_depacketizer_source_payload_last_be <= mac_depacketizer_delayed_last_be;
            mac_depacketizer_sink_ready <= 1'd0;
            if ((mac_depacketizer_source_ready & mac_depacketizer_source_valid)) begin
                liteethmac_fsm1_next_state1 <= 1'd0;
            end
        end
        default: begin
            if (((mac_depacketizer_sink_valid & mac_depacketizer_sink_last) & (mac_depacketizer_sink_last_be > mac_depacketizer_new_last_be))) begin
                mac_depacketizer_source_last_b <= 1'd0;
                mac_depacketizer_source_last_s <= 1'd1;
                mac_depacketizer_source_payload_last_be <= 1'd0;
                if (((mac_depacketizer_source_ready & mac_depacketizer_source_valid) | ((~mac_depacketizer_was_in_copy) & mac_depacketizer_is_in_copy))) begin
                    mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value1 <= mac_depacketizer_new_last_be;
                    mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value_ce1 <= 1'd1;
                    liteethmac_fsm1_next_state1 <= 1'd1;
                end
            end else begin
                if (mac_depacketizer_sink_last) begin
                    mac_depacketizer_source_last_b <= 1'd1;
                    mac_depacketizer_source_last_s <= 1'd1;
                    mac_depacketizer_source_payload_last_be <= mac_depacketizer_new_last_be;
                end
            end
            if ((mac_depacketizer_is_ongoing2 | (mac_depacketizer_is_ongoing3 & (~mac_depacketizer_fsm_from_idle)))) begin
                mac_depacketizer_sink_ready <= mac_depacketizer_source_ready;
            end else begin
                mac_depacketizer_sink_ready <= 1'd1;
            end
        end
    endcase
end
assign arp_table_sink_valid = arp_rx_source_source_valid;
assign arp_rx_source_source_ready = arp_table_sink_ready;
assign arp_table_sink_first = arp_rx_source_source_first;
assign arp_table_sink_last = arp_rx_source_source_last;
assign arp_table_sink_payload_reply = arp_rx_source_source_payload_reply;
assign arp_table_sink_payload_request = arp_rx_source_source_payload_request;
assign arp_table_sink_payload_ip_address = arp_rx_source_source_payload_ip_address;
assign arp_table_sink_payload_mac_address = arp_rx_source_source_payload_mac_address;
assign arp_tx_sink_sink_valid = arp_table_source_valid;
assign arp_table_source_ready = arp_tx_sink_sink_ready;
assign arp_tx_sink_sink_first = arp_table_source_first;
assign arp_tx_sink_sink_last = arp_table_source_last;
assign arp_tx_sink_sink_payload_reply = arp_table_source_payload_reply;
assign arp_tx_sink_sink_payload_request = arp_table_source_payload_request;
assign arp_tx_sink_sink_payload_ip_address = arp_table_source_payload_ip_address;
assign arp_tx_sink_sink_payload_mac_address = arp_table_source_payload_mac_address;
assign arp_mac_port_sink_valid = arp_tx_source_source_valid;
assign arp_tx_source_source_ready = arp_mac_port_sink_ready;
assign arp_mac_port_sink_first = arp_tx_source_source_first;
assign arp_mac_port_sink_last = arp_tx_source_source_last;
assign arp_mac_port_sink_payload_ethernet_type = arp_tx_source_source_payload_ethernet_type;
assign arp_mac_port_sink_payload_sender_mac = arp_tx_source_source_payload_sender_mac;
assign arp_mac_port_sink_payload_target_mac = arp_tx_source_source_payload_target_mac;
assign arp_mac_port_sink_payload_data = arp_tx_source_source_payload_data;
assign arp_mac_port_sink_payload_last_be = arp_tx_source_source_payload_last_be;
assign arp_mac_port_sink_payload_error = arp_tx_source_source_payload_error;
assign arp_rx_sink_sink_valid = arp_mac_port_source_valid;
assign arp_mac_port_source_ready = arp_rx_sink_sink_ready;
assign arp_rx_sink_sink_first = arp_mac_port_source_first;
assign arp_rx_sink_sink_last = arp_mac_port_source_last;
assign arp_rx_sink_sink_payload_ethernet_type = arp_mac_port_source_payload_ethernet_type;
assign arp_rx_sink_sink_payload_sender_mac = arp_mac_port_source_payload_sender_mac;
assign arp_rx_sink_sink_payload_target_mac = arp_mac_port_source_payload_target_mac;
assign arp_rx_sink_sink_payload_data = arp_mac_port_source_payload_data;
assign arp_rx_sink_sink_payload_last_be = arp_mac_port_source_payload_last_be;
assign arp_rx_sink_sink_payload_error = arp_mac_port_source_payload_error;
assign arp_tx_packetizer_sink_last = (arp_tx_counter == 6'd45);
always @(*) begin
    arp_tx_packetizer_sink_payload_last_be <= 1'd0;
    if (arp_tx_packetizer_sink_last) begin
        arp_tx_packetizer_sink_payload_last_be <= 1'd1;
    end
end
assign arp_tx_packetizer_sink_param_hwtype = 1'd1;
assign arp_tx_packetizer_sink_param_proto = 12'd2048;
assign arp_tx_packetizer_sink_param_hwsize = 3'd6;
assign arp_tx_packetizer_sink_param_protosize = 3'd4;
assign arp_tx_packetizer_sink_param_sender_mac = 45'd18566422200320;
assign arp_tx_packetizer_sink_param_sender_ip = 32'd3232235826;
assign arp_tx_packetizer_sink_param_target_ip = arp_tx_sink_sink_payload_ip_address;
always @(*) begin
    arp_tx_packetizer_sink_param_opcode <= 16'd0;
    arp_tx_packetizer_sink_param_target_mac <= 48'd0;
    if (arp_tx_sink_sink_payload_reply) begin
        arp_tx_packetizer_sink_param_opcode <= 2'd2;
        arp_tx_packetizer_sink_param_target_mac <= arp_tx_sink_sink_payload_mac_address;
    end else begin
        if (arp_tx_sink_sink_payload_request) begin
            arp_tx_packetizer_sink_param_opcode <= 1'd1;
            arp_tx_packetizer_sink_param_target_mac <= 48'd281474976710655;
        end
    end
end
assign arp_tx_source_source_first = arp_tx_packetizer_source_first;
assign arp_tx_source_source_last = arp_tx_packetizer_source_last;
assign arp_tx_source_source_payload_data = arp_tx_packetizer_source_payload_data;
assign arp_tx_source_source_payload_last_be = arp_tx_packetizer_source_payload_last_be;
assign arp_tx_source_source_payload_error = arp_tx_packetizer_source_payload_error;
always @(*) begin
    arp_tx_source_source_payload_target_mac <= 48'd0;
    arp_tx_source_source_payload_target_mac <= arp_tx_packetizer_source_payload_target_mac;
    arp_tx_source_source_payload_target_mac <= arp_tx_packetizer_sink_param_target_mac;
end
always @(*) begin
    arp_tx_source_source_payload_sender_mac <= 48'd0;
    arp_tx_source_source_payload_sender_mac <= arp_tx_packetizer_source_payload_sender_mac;
    arp_tx_source_source_payload_sender_mac <= 45'd18566422200320;
end
always @(*) begin
    arp_tx_source_source_payload_ethernet_type <= 16'd0;
    arp_tx_source_source_payload_ethernet_type <= arp_tx_packetizer_source_payload_ethernet_type;
    arp_tx_source_source_payload_ethernet_type <= 12'd2054;
end
always @(*) begin
    arp_tx_packetizer_header <= 224'd0;
    arp_tx_packetizer_header[39:32] <= {arp_tx_packetizer_sink_param_hwsize};
    arp_tx_packetizer_header[15:0] <= {arp_tx_packetizer_sink_param_hwtype[7:0], arp_tx_packetizer_sink_param_hwtype[15:8]};
    arp_tx_packetizer_header[63:48] <= {arp_tx_packetizer_sink_param_opcode[7:0], arp_tx_packetizer_sink_param_opcode[15:8]};
    arp_tx_packetizer_header[31:16] <= {arp_tx_packetizer_sink_param_proto[7:0], arp_tx_packetizer_sink_param_proto[15:8]};
    arp_tx_packetizer_header[47:40] <= {arp_tx_packetizer_sink_param_protosize};
    arp_tx_packetizer_header[143:112] <= {arp_tx_packetizer_sink_param_sender_ip[7:0], arp_tx_packetizer_sink_param_sender_ip[15:8], arp_tx_packetizer_sink_param_sender_ip[23:16], arp_tx_packetizer_sink_param_sender_ip[31:24]};
    arp_tx_packetizer_header[111:64] <= {arp_tx_packetizer_sink_param_sender_mac[7:0], arp_tx_packetizer_sink_param_sender_mac[15:8], arp_tx_packetizer_sink_param_sender_mac[23:16], arp_tx_packetizer_sink_param_sender_mac[31:24], arp_tx_packetizer_sink_param_sender_mac[39:32], arp_tx_packetizer_sink_param_sender_mac[47:40]};
    arp_tx_packetizer_header[223:192] <= {arp_tx_packetizer_sink_param_target_ip[7:0], arp_tx_packetizer_sink_param_target_ip[15:8], arp_tx_packetizer_sink_param_target_ip[23:16], arp_tx_packetizer_sink_param_target_ip[31:24]};
    arp_tx_packetizer_header[191:144] <= {arp_tx_packetizer_sink_param_target_mac[7:0], arp_tx_packetizer_sink_param_target_mac[15:8], arp_tx_packetizer_sink_param_target_mac[23:16], arp_tx_packetizer_sink_param_target_mac[31:24], arp_tx_packetizer_sink_param_target_mac[39:32], arp_tx_packetizer_sink_param_target_mac[47:40]};
end
assign arp_tx_packetizer_sink_last_be = arp_tx_packetizer_sink_last;
assign arp_tx_packetizer_new_last_be = {arp_tx_packetizer_sink_last_be};
assign arp_tx_packetizer_in_data_copy = (arp_tx_packetizer_is_ongoing0 | arp_tx_packetizer_is_ongoing1);
always @(*) begin
    arp_tx_packetizer_source_last <= 1'd0;
    if (arp_tx_packetizer_source_last_s) begin
        arp_tx_packetizer_source_last <= arp_tx_packetizer_source_last_b;
    end else begin
        arp_tx_packetizer_source_last <= arp_tx_packetizer_source_last_a;
    end
end
assign arp_tx_packetizer_source_payload_error = arp_tx_packetizer_sink_payload_error;
always @(*) begin
    arp_tx_packetizer_count_liteetharp_fsm0_next_value0 <= 5'd0;
    arp_tx_packetizer_count_liteetharp_fsm0_next_value_ce0 <= 1'd0;
    arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value0 <= 1'd0;
    arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value_ce0 <= 1'd0;
    arp_tx_packetizer_fsm_from_idle_liteetharp_fsm0_next_value1 <= 1'd0;
    arp_tx_packetizer_fsm_from_idle_liteetharp_fsm0_next_value_ce1 <= 1'd0;
    arp_tx_packetizer_is_ongoing0 <= 1'd0;
    arp_tx_packetizer_is_ongoing1 <= 1'd0;
    arp_tx_packetizer_is_ongoing2 <= 1'd0;
    arp_tx_packetizer_sink_ready <= 1'd0;
    arp_tx_packetizer_source_last_a <= 1'd0;
    arp_tx_packetizer_source_last_b <= 1'd0;
    arp_tx_packetizer_source_last_s <= 1'd0;
    arp_tx_packetizer_source_payload_data <= 8'd0;
    arp_tx_packetizer_source_payload_last_be <= 1'd0;
    arp_tx_packetizer_source_valid <= 1'd0;
    arp_tx_packetizer_sr_load <= 1'd0;
    arp_tx_packetizer_sr_shift <= 1'd0;
    liteetharptx_fsm0_next_state <= 2'd0;
    liteetharptx_fsm1_next_state <= 1'd0;
    liteetharptx_fsm0_next_state <= liteetharptx_fsm0_state;
    case (liteetharptx_fsm0_state)
        1'd1: begin
            arp_tx_packetizer_source_valid <= 1'd1;
            arp_tx_packetizer_source_last_a <= 1'd0;
            arp_tx_packetizer_source_payload_data <= arp_tx_packetizer_sr[223:8];
            if ((arp_tx_packetizer_source_valid & arp_tx_packetizer_source_ready)) begin
                arp_tx_packetizer_sr_shift <= 1'd1;
                if ((arp_tx_packetizer_count == 5'd27)) begin
                    arp_tx_packetizer_sr_shift <= 1'd0;
                    liteetharptx_fsm0_next_state <= 2'd2;
                    arp_tx_packetizer_count_liteetharp_fsm0_next_value0 <= (arp_tx_packetizer_count + 1'd1);
                    arp_tx_packetizer_count_liteetharp_fsm0_next_value_ce0 <= 1'd1;
                end else begin
                    arp_tx_packetizer_count_liteetharp_fsm0_next_value0 <= (arp_tx_packetizer_count + 1'd1);
                    arp_tx_packetizer_count_liteetharp_fsm0_next_value_ce0 <= 1'd1;
                end
            end
        end
        2'd2: begin
            arp_tx_packetizer_source_valid <= arp_tx_packetizer_sink_valid;
            arp_tx_packetizer_source_last_a <= arp_tx_packetizer_sink_last;
            arp_tx_packetizer_source_payload_data <= arp_tx_packetizer_sink_payload_data;
            if ((arp_tx_packetizer_source_valid & arp_tx_packetizer_source_ready)) begin
                arp_tx_packetizer_sink_ready <= 1'd1;
                if (arp_tx_packetizer_source_last) begin
                    liteetharptx_fsm0_next_state <= 1'd0;
                end
            end
            arp_tx_packetizer_is_ongoing0 <= 1'd1;
        end
        2'd3: begin
            arp_tx_packetizer_is_ongoing1 <= 1'd1;
        end
        default: begin
            arp_tx_packetizer_sink_ready <= 1'd1;
            arp_tx_packetizer_count_liteetharp_fsm0_next_value0 <= 1'd1;
            arp_tx_packetizer_count_liteetharp_fsm0_next_value_ce0 <= 1'd1;
            if (arp_tx_packetizer_sink_valid) begin
                arp_tx_packetizer_sink_ready <= 1'd0;
                arp_tx_packetizer_source_valid <= 1'd1;
                arp_tx_packetizer_source_last_a <= 1'd0;
                arp_tx_packetizer_source_payload_data <= arp_tx_packetizer_header[7:0];
                if ((arp_tx_packetizer_source_valid & arp_tx_packetizer_source_ready)) begin
                    arp_tx_packetizer_sr_load <= 1'd1;
                    arp_tx_packetizer_fsm_from_idle_liteetharp_fsm0_next_value1 <= 1'd1;
                    arp_tx_packetizer_fsm_from_idle_liteetharp_fsm0_next_value_ce1 <= 1'd1;
                    if (1'd0) begin
                        liteetharptx_fsm0_next_state <= 2'd2;
                    end else begin
                        liteetharptx_fsm0_next_state <= 1'd1;
                    end
                end
            end
            arp_tx_packetizer_is_ongoing2 <= 1'd1;
        end
    endcase
    liteetharptx_fsm1_next_state <= liteetharptx_fsm1_state;
    case (liteetharptx_fsm1_state)
        1'd1: begin
            arp_tx_packetizer_source_last_b <= 1'd1;
            arp_tx_packetizer_source_last_s <= 1'd1;
            arp_tx_packetizer_source_payload_last_be <= arp_tx_packetizer_delayed_last_be;
            arp_tx_packetizer_sink_ready <= 1'd0;
            if (arp_tx_packetizer_source_ready) begin
                liteetharptx_fsm1_next_state <= 1'd0;
            end
        end
        default: begin
            if (((arp_tx_packetizer_in_data_copy & arp_tx_packetizer_sink_last) & (arp_tx_packetizer_sink_last_be > arp_tx_packetizer_new_last_be))) begin
                arp_tx_packetizer_source_last_b <= 1'd0;
                arp_tx_packetizer_source_last_s <= 1'd1;
                arp_tx_packetizer_source_payload_last_be <= 1'd0;
                if ((arp_tx_packetizer_source_ready & arp_tx_packetizer_source_valid)) begin
                    arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value0 <= arp_tx_packetizer_new_last_be;
                    arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value_ce0 <= 1'd1;
                    liteetharptx_fsm1_next_state <= 1'd1;
                end
            end else begin
                if (arp_tx_packetizer_in_data_copy) begin
                    arp_tx_packetizer_source_last_b <= arp_tx_packetizer_sink_last;
                    arp_tx_packetizer_source_last_s <= 1'd1;
                    arp_tx_packetizer_source_payload_last_be <= arp_tx_packetizer_new_last_be;
                end
            end
            if (arp_tx_packetizer_in_data_copy) begin
                arp_tx_packetizer_sink_ready <= arp_tx_packetizer_source_ready;
            end else begin
                if (arp_tx_packetizer_is_ongoing2) begin
                    arp_tx_packetizer_sink_ready <= (~arp_tx_packetizer_sink_valid);
                end
            end
        end
    endcase
end
always @(*) begin
    arp_tx_counter_liteetharp_next_value <= 6'd0;
    arp_tx_counter_liteetharp_next_value_ce <= 1'd0;
    arp_tx_packetizer_sink_valid <= 1'd0;
    arp_tx_packetizer_source_ready <= 1'd0;
    arp_tx_sink_sink_ready <= 1'd0;
    arp_tx_source_source_valid <= 1'd0;
    liteetharptx_next_state <= 1'd0;
    liteetharptx_next_state <= liteetharptx_state;
    case (liteetharptx_state)
        1'd1: begin
            arp_tx_packetizer_sink_valid <= 1'd1;
            arp_tx_source_source_valid <= arp_tx_packetizer_source_valid;
            arp_tx_packetizer_source_ready <= arp_tx_source_source_ready;
            if ((arp_tx_source_source_valid & arp_tx_source_source_ready)) begin
                arp_tx_counter_liteetharp_next_value <= (arp_tx_counter + 1'd1);
                arp_tx_counter_liteetharp_next_value_ce <= 1'd1;
                if (arp_tx_source_source_last) begin
                    arp_tx_sink_sink_ready <= 1'd1;
                    liteetharptx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            arp_tx_counter_liteetharp_next_value <= 1'd0;
            arp_tx_counter_liteetharp_next_value_ce <= 1'd1;
            if (arp_tx_sink_sink_valid) begin
                liteetharptx_next_state <= 1'd1;
            end
        end
    endcase
end
assign arp_rx_depacketizer_sink_valid = arp_rx_sink_sink_valid;
assign arp_rx_sink_sink_ready = arp_rx_depacketizer_sink_ready;
assign arp_rx_depacketizer_sink_first = arp_rx_sink_sink_first;
assign arp_rx_depacketizer_sink_last = arp_rx_sink_sink_last;
assign arp_rx_depacketizer_sink_payload_ethernet_type = arp_rx_sink_sink_payload_ethernet_type;
assign arp_rx_depacketizer_sink_payload_sender_mac = arp_rx_sink_sink_payload_sender_mac;
assign arp_rx_depacketizer_sink_payload_target_mac = arp_rx_sink_sink_payload_target_mac;
assign arp_rx_depacketizer_sink_payload_data = arp_rx_sink_sink_payload_data;
assign arp_rx_depacketizer_sink_payload_last_be = arp_rx_sink_sink_payload_last_be;
assign arp_rx_depacketizer_sink_payload_error = arp_rx_sink_sink_payload_error;
always @(*) begin
    arp_rx_reply <= 1'd0;
    arp_rx_request <= 1'd0;
    case (arp_rx_depacketizer_source_param_opcode)
        1'd1: begin
            arp_rx_request <= 1'd1;
        end
        2'd2: begin
            arp_rx_reply <= 1'd1;
        end
        default: begin
        end
    endcase
end
assign arp_rx_source_source_payload_ip_address = arp_rx_depacketizer_source_param_sender_ip;
assign arp_rx_source_source_payload_mac_address = arp_rx_depacketizer_source_param_sender_mac;
assign arp_rx_depacketizer_header = arp_rx_depacketizer_sr;
assign arp_rx_depacketizer_source_param_hwsize = {arp_rx_depacketizer_header[39:32]};
assign arp_rx_depacketizer_source_param_hwtype = {arp_rx_depacketizer_header[7:0], arp_rx_depacketizer_header[15:8]};
assign arp_rx_depacketizer_source_param_opcode = {arp_rx_depacketizer_header[55:48], arp_rx_depacketizer_header[63:56]};
assign arp_rx_depacketizer_source_param_proto = {arp_rx_depacketizer_header[23:16], arp_rx_depacketizer_header[31:24]};
assign arp_rx_depacketizer_source_param_protosize = {arp_rx_depacketizer_header[47:40]};
assign arp_rx_depacketizer_source_param_sender_ip = {arp_rx_depacketizer_header[119:112], arp_rx_depacketizer_header[127:120], arp_rx_depacketizer_header[135:128], arp_rx_depacketizer_header[143:136]};
assign arp_rx_depacketizer_source_param_sender_mac = {arp_rx_depacketizer_header[71:64], arp_rx_depacketizer_header[79:72], arp_rx_depacketizer_header[87:80], arp_rx_depacketizer_header[95:88], arp_rx_depacketizer_header[103:96], arp_rx_depacketizer_header[111:104]};
assign arp_rx_depacketizer_source_param_target_ip = {arp_rx_depacketizer_header[199:192], arp_rx_depacketizer_header[207:200], arp_rx_depacketizer_header[215:208], arp_rx_depacketizer_header[223:216]};
assign arp_rx_depacketizer_source_param_target_mac = {arp_rx_depacketizer_header[151:144], arp_rx_depacketizer_header[159:152], arp_rx_depacketizer_header[167:160], arp_rx_depacketizer_header[175:168], arp_rx_depacketizer_header[183:176], arp_rx_depacketizer_header[191:184]};
assign arp_rx_depacketizer_source_payload_error = arp_rx_depacketizer_sink_payload_error;
assign arp_rx_depacketizer_sink_last_be = arp_rx_depacketizer_sink_last;
assign arp_rx_depacketizer_new_last_be = {arp_rx_depacketizer_sink_last_be};
assign arp_rx_depacketizer_is_in_copy = (arp_rx_depacketizer_is_ongoing0 | arp_rx_depacketizer_is_ongoing1);
always @(*) begin
    arp_rx_depacketizer_source_last <= 1'd0;
    if (arp_rx_depacketizer_source_last_s) begin
        arp_rx_depacketizer_source_last <= arp_rx_depacketizer_source_last_b;
    end else begin
        arp_rx_depacketizer_source_last <= arp_rx_depacketizer_source_last_a;
    end
end
always @(*) begin
    arp_rx_depacketizer_count_liteetharp_fsm0_next_value2 <= 5'd0;
    arp_rx_depacketizer_count_liteetharp_fsm0_next_value_ce2 <= 1'd0;
    arp_rx_depacketizer_delayed_last_be_liteetharp_fsm1_next_value1 <= 1'd0;
    arp_rx_depacketizer_delayed_last_be_liteetharp_fsm1_next_value_ce1 <= 1'd0;
    arp_rx_depacketizer_fsm_from_idle_liteetharp_fsm0_next_value3 <= 1'd0;
    arp_rx_depacketizer_fsm_from_idle_liteetharp_fsm0_next_value_ce3 <= 1'd0;
    arp_rx_depacketizer_is_ongoing0 <= 1'd0;
    arp_rx_depacketizer_is_ongoing1 <= 1'd0;
    arp_rx_depacketizer_is_ongoing2 <= 1'd0;
    arp_rx_depacketizer_is_ongoing3 <= 1'd0;
    arp_rx_depacketizer_sink_ready <= 1'd0;
    arp_rx_depacketizer_source_last_a <= 1'd0;
    arp_rx_depacketizer_source_last_b <= 1'd0;
    arp_rx_depacketizer_source_last_s <= 1'd0;
    arp_rx_depacketizer_source_payload_data <= 8'd0;
    arp_rx_depacketizer_source_payload_last_be <= 1'd0;
    arp_rx_depacketizer_source_valid <= 1'd0;
    arp_rx_depacketizer_sr_shift <= 1'd0;
    liteetharprx_fsm0_next_state <= 2'd0;
    liteetharprx_fsm1_next_state <= 1'd0;
    liteetharprx_fsm0_next_state <= liteetharprx_fsm0_state;
    case (liteetharprx_fsm0_state)
        1'd1: begin
            arp_rx_depacketizer_sink_ready <= 1'd1;
            if (arp_rx_depacketizer_sink_valid) begin
                arp_rx_depacketizer_count_liteetharp_fsm0_next_value2 <= (arp_rx_depacketizer_count + 1'd1);
                arp_rx_depacketizer_count_liteetharp_fsm0_next_value_ce2 <= 1'd1;
                arp_rx_depacketizer_sr_shift <= 1'd1;
                if ((arp_rx_depacketizer_count == 5'd27)) begin
                    liteetharprx_fsm0_next_state <= 2'd2;
                    arp_rx_depacketizer_count_liteetharp_fsm0_next_value2 <= (arp_rx_depacketizer_count + 1'd1);
                    arp_rx_depacketizer_count_liteetharp_fsm0_next_value_ce2 <= 1'd1;
                end
            end
        end
        2'd2: begin
            arp_rx_depacketizer_source_valid <= (arp_rx_depacketizer_sink_valid | arp_rx_depacketizer_sink_d_last);
            arp_rx_depacketizer_source_last_a <= (arp_rx_depacketizer_sink_last | arp_rx_depacketizer_sink_d_last);
            arp_rx_depacketizer_sink_ready <= arp_rx_depacketizer_source_ready;
            arp_rx_depacketizer_source_payload_data <= arp_rx_depacketizer_sink_payload_data;
            if ((arp_rx_depacketizer_source_valid & arp_rx_depacketizer_source_ready)) begin
                if (arp_rx_depacketizer_source_last) begin
                    liteetharprx_fsm0_next_state <= 1'd0;
                end
            end
            arp_rx_depacketizer_is_ongoing0 <= 1'd1;
            arp_rx_depacketizer_is_ongoing2 <= 1'd1;
        end
        2'd3: begin
            arp_rx_depacketizer_is_ongoing1 <= 1'd1;
            arp_rx_depacketizer_is_ongoing3 <= 1'd1;
        end
        default: begin
            arp_rx_depacketizer_sink_ready <= 1'd1;
            arp_rx_depacketizer_count_liteetharp_fsm0_next_value2 <= 1'd1;
            arp_rx_depacketizer_count_liteetharp_fsm0_next_value_ce2 <= 1'd1;
            if (arp_rx_depacketizer_sink_valid) begin
                arp_rx_depacketizer_sr_shift <= 1'd1;
                arp_rx_depacketizer_fsm_from_idle_liteetharp_fsm0_next_value3 <= 1'd1;
                arp_rx_depacketizer_fsm_from_idle_liteetharp_fsm0_next_value_ce3 <= 1'd1;
                if (1'd0) begin
                    liteetharprx_fsm0_next_state <= 2'd2;
                end else begin
                    liteetharprx_fsm0_next_state <= 1'd1;
                end
            end
        end
    endcase
    liteetharprx_fsm1_next_state <= liteetharprx_fsm1_state;
    case (liteetharprx_fsm1_state)
        1'd1: begin
            arp_rx_depacketizer_source_last_b <= 1'd1;
            arp_rx_depacketizer_source_last_s <= 1'd1;
            arp_rx_depacketizer_source_payload_last_be <= arp_rx_depacketizer_delayed_last_be;
            arp_rx_depacketizer_sink_ready <= 1'd0;
            if ((arp_rx_depacketizer_source_ready & arp_rx_depacketizer_source_valid)) begin
                liteetharprx_fsm1_next_state <= 1'd0;
            end
        end
        default: begin
            if (((arp_rx_depacketizer_sink_valid & arp_rx_depacketizer_sink_last) & (arp_rx_depacketizer_sink_last_be > arp_rx_depacketizer_new_last_be))) begin
                arp_rx_depacketizer_source_last_b <= 1'd0;
                arp_rx_depacketizer_source_last_s <= 1'd1;
                arp_rx_depacketizer_source_payload_last_be <= 1'd0;
                if (((arp_rx_depacketizer_source_ready & arp_rx_depacketizer_source_valid) | ((~arp_rx_depacketizer_was_in_copy) & arp_rx_depacketizer_is_in_copy))) begin
                    arp_rx_depacketizer_delayed_last_be_liteetharp_fsm1_next_value1 <= arp_rx_depacketizer_new_last_be;
                    arp_rx_depacketizer_delayed_last_be_liteetharp_fsm1_next_value_ce1 <= 1'd1;
                    liteetharprx_fsm1_next_state <= 1'd1;
                end
            end else begin
                if (arp_rx_depacketizer_sink_last) begin
                    arp_rx_depacketizer_source_last_b <= 1'd1;
                    arp_rx_depacketizer_source_last_s <= 1'd1;
                    arp_rx_depacketizer_source_payload_last_be <= arp_rx_depacketizer_new_last_be;
                end
            end
            if ((arp_rx_depacketizer_is_ongoing2 | (arp_rx_depacketizer_is_ongoing3 & (~arp_rx_depacketizer_fsm_from_idle)))) begin
                arp_rx_depacketizer_sink_ready <= arp_rx_depacketizer_source_ready;
            end else begin
                arp_rx_depacketizer_sink_ready <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    arp_rx_depacketizer_source_ready <= 1'd0;
    arp_rx_source_source_payload_reply <= 1'd0;
    arp_rx_source_source_payload_request <= 1'd0;
    arp_rx_source_source_valid <= 1'd0;
    liteetharprx_next_state <= 2'd0;
    liteetharprx_next_state <= liteetharprx_state;
    case (liteetharprx_state)
        1'd1: begin
            if (arp_rx_valid) begin
                arp_rx_source_source_valid <= 1'd1;
                arp_rx_source_source_payload_reply <= arp_rx_reply;
                arp_rx_source_source_payload_request <= arp_rx_request;
            end
            liteetharprx_next_state <= 2'd2;
        end
        2'd2: begin
            arp_rx_depacketizer_source_ready <= 1'd1;
            if ((arp_rx_depacketizer_source_valid & arp_rx_depacketizer_source_last)) begin
                liteetharprx_next_state <= 1'd0;
            end
        end
        default: begin
            arp_rx_depacketizer_source_ready <= 1'd1;
            if (arp_rx_depacketizer_source_valid) begin
                arp_rx_depacketizer_source_ready <= 1'd0;
                liteetharprx_next_state <= 1'd1;
            end
        end
    endcase
end
assign arp_table_request_timer_wait = (arp_table_request_pending & (~arp_table_request_timer_done));
assign arp_table_request_timer_done = (arp_table_request_timer_count == 1'd0);
always @(*) begin
    arp_table_cache_mem_wr_port_dat_w <= 81'd0;
    arp_table_cache_mem_wr_port_dat_w[80] <= arp_table_cache_mem_wr_port_valid;
    arp_table_cache_mem_wr_port_dat_w[31:0] <= arp_table_cache_mem_wr_port_ip_address;
    arp_table_cache_mem_wr_port_dat_w[79:32] <= arp_table_cache_mem_wr_port_mac_address;
end
assign arp_table_cache_mem_rd_port_valid = arp_table_cache_mem_rd_port_dat_r[80];
assign arp_table_cache_mem_rd_port_ip_address = arp_table_cache_mem_rd_port_dat_r[31:0];
assign arp_table_cache_mem_rd_port_mac_address = arp_table_cache_mem_rd_port_dat_r[79:32];
assign arp_table_cache_done = (arp_table_cache_count == 1'd0);
always @(*) begin
    arp_table_cache_error_liteetharp_liteetharpcache_next_value2 <= 1'd0;
    arp_table_cache_error_liteetharp_liteetharpcache_next_value_ce2 <= 1'd0;
    arp_table_cache_mem_rd_port_adr <= 1'd0;
    arp_table_cache_mem_wr_port_adr <= 1'd0;
    arp_table_cache_mem_wr_port_ip_address <= 32'd0;
    arp_table_cache_mem_wr_port_mac_address <= 48'd0;
    arp_table_cache_mem_wr_port_valid <= 1'd0;
    arp_table_cache_mem_wr_port_we <= 1'd0;
    arp_table_cache_request_ready <= 1'd0;
    arp_table_cache_response_payload_error <= 1'd0;
    arp_table_cache_response_payload_mac_address <= 48'd0;
    arp_table_cache_response_valid <= 1'd0;
    arp_table_cache_search_count_liteetharp_liteetharpcache_next_value1 <= 1'd0;
    arp_table_cache_search_count_liteetharp_liteetharpcache_next_value_ce1 <= 1'd0;
    arp_table_cache_update_count_liteetharp_liteetharpcache_next_value0 <= 1'd0;
    arp_table_cache_update_count_liteetharp_liteetharpcache_next_value_ce0 <= 1'd0;
    arp_table_cache_update_ready <= 1'd0;
    arp_table_cache_wait <= 1'd0;
    liteetharpcache_next_state <= 3'd0;
    liteetharpcache_next_state <= liteetharpcache_state;
    case (liteetharpcache_state)
        1'd1: begin
            if ((arp_table_cache_enable & arp_table_cache_update_valid)) begin
                liteetharpcache_next_state <= 2'd2;
            end
            if ((arp_table_cache_enable & arp_table_cache_request_valid)) begin
                arp_table_cache_search_count_liteetharp_liteetharpcache_next_value1 <= 1'd0;
                arp_table_cache_search_count_liteetharp_liteetharpcache_next_value_ce1 <= 1'd1;
                liteetharpcache_next_state <= 2'd3;
            end
            arp_table_cache_wait <= arp_table_cache_clear_enable;
            if (arp_table_cache_done) begin
                arp_table_cache_update_count_liteetharp_liteetharpcache_next_value0 <= 1'd0;
                arp_table_cache_update_count_liteetharp_liteetharpcache_next_value_ce0 <= 1'd1;
                liteetharpcache_next_state <= 1'd0;
            end
        end
        2'd2: begin
            arp_table_cache_mem_wr_port_we <= 1'd1;
            arp_table_cache_mem_wr_port_adr <= arp_table_cache_update_count;
            arp_table_cache_mem_wr_port_valid <= 1'd1;
            arp_table_cache_mem_wr_port_ip_address <= arp_table_cache_update_payload_ip_address;
            arp_table_cache_mem_wr_port_mac_address <= arp_table_cache_update_payload_mac_address;
            arp_table_cache_update_ready <= 1'd1;
            if ((arp_table_cache_update_count == 1'd1)) begin
                arp_table_cache_update_count_liteetharp_liteetharpcache_next_value0 <= 1'd0;
                arp_table_cache_update_count_liteetharp_liteetharpcache_next_value_ce0 <= 1'd1;
            end else begin
                arp_table_cache_update_count_liteetharp_liteetharpcache_next_value0 <= (arp_table_cache_update_count + 1'd1);
                arp_table_cache_update_count_liteetharp_liteetharpcache_next_value_ce0 <= 1'd1;
            end
            liteetharpcache_next_state <= 1'd1;
        end
        2'd3: begin
            arp_table_cache_mem_rd_port_adr <= arp_table_cache_search_count;
            if ((arp_table_cache_mem_rd_port_valid & (arp_table_cache_mem_rd_port_ip_address == arp_table_cache_request_payload_ip_address))) begin
                arp_table_cache_error_liteetharp_liteetharpcache_next_value2 <= 1'd0;
                arp_table_cache_error_liteetharp_liteetharpcache_next_value_ce2 <= 1'd1;
                liteetharpcache_next_state <= 3'd4;
            end else begin
                if ((arp_table_cache_search_count == 1'd1)) begin
                    arp_table_cache_error_liteetharp_liteetharpcache_next_value2 <= 1'd1;
                    arp_table_cache_error_liteetharp_liteetharpcache_next_value_ce2 <= 1'd1;
                    liteetharpcache_next_state <= 3'd4;
                end else begin
                    arp_table_cache_search_count_liteetharp_liteetharpcache_next_value1 <= (arp_table_cache_search_count + 1'd1);
                    arp_table_cache_search_count_liteetharp_liteetharpcache_next_value_ce1 <= 1'd1;
                end
            end
        end
        3'd4: begin
            arp_table_cache_request_ready <= 1'd1;
            arp_table_cache_response_valid <= 1'd1;
            arp_table_cache_response_payload_error <= arp_table_cache_error;
            arp_table_cache_response_payload_mac_address <= arp_table_cache_mem_rd_port_mac_address;
            liteetharpcache_next_state <= 1'd1;
        end
        default: begin
            arp_table_cache_mem_wr_port_we <= 1'd1;
            arp_table_cache_mem_wr_port_adr <= arp_table_cache_update_count;
            arp_table_cache_mem_wr_port_valid <= 1'd0;
            arp_table_cache_update_count_liteetharp_liteetharpcache_next_value0 <= (arp_table_cache_update_count + 1'd1);
            arp_table_cache_update_count_liteetharp_liteetharpcache_next_value_ce0 <= 1'd1;
            if ((arp_table_cache_update_count == 1'd1)) begin
                arp_table_cache_update_count_liteetharp_liteetharpcache_next_value0 <= 1'd0;
                arp_table_cache_update_count_liteetharp_liteetharpcache_next_value_ce0 <= 1'd1;
                liteetharpcache_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    arp_table_cache_request_payload_ip_address <= 32'd0;
    arp_table_cache_request_valid <= 1'd0;
    arp_table_cache_update_payload_ip_address <= 32'd0;
    arp_table_cache_update_payload_mac_address <= 48'd0;
    arp_table_cache_update_valid <= 1'd0;
    arp_table_request_counter_liteetharp_fsm_next_value3 <= 3'd0;
    arp_table_request_counter_liteetharp_fsm_next_value_ce3 <= 1'd0;
    arp_table_request_ip_address_liteetharp_fsm_next_value4 <= 32'd0;
    arp_table_request_ip_address_liteetharp_fsm_next_value_ce4 <= 1'd0;
    arp_table_request_pending_liteetharp_fsm_next_value0 <= 1'd0;
    arp_table_request_pending_liteetharp_fsm_next_value_ce0 <= 1'd0;
    arp_table_request_request_ready <= 1'd0;
    arp_table_response_response_payload_failed_liteetharp_fsm_next_value2 <= 1'd0;
    arp_table_response_response_payload_failed_liteetharp_fsm_next_value_ce2 <= 1'd0;
    arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 <= 48'd0;
    arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value_ce1 <= 1'd0;
    arp_table_response_response_valid <= 1'd0;
    arp_table_source_payload_ip_address <= 32'd0;
    arp_table_source_payload_mac_address <= 48'd0;
    arp_table_source_payload_reply <= 1'd0;
    arp_table_source_payload_request <= 1'd0;
    arp_table_source_valid <= 1'd0;
    fsm_next_state <= 3'd0;
    fsm_next_state <= fsm_state;
    case (fsm_state)
        1'd1: begin
            arp_table_source_valid <= 1'd1;
            arp_table_source_payload_reply <= 1'd1;
            arp_table_source_payload_ip_address <= arp_table_sink_payload_ip_address;
            arp_table_source_payload_mac_address <= arp_table_sink_payload_mac_address;
            if (arp_table_source_ready) begin
                fsm_next_state <= 1'd0;
            end
        end
        2'd2: begin
            if ((arp_table_request_pending & (arp_table_request_ip_address == arp_table_sink_payload_ip_address))) begin
                arp_table_cache_update_valid <= 1'd1;
                arp_table_cache_update_payload_ip_address <= arp_table_sink_payload_ip_address;
                arp_table_cache_update_payload_mac_address <= arp_table_sink_payload_mac_address;
                if (arp_table_cache_update_ready) begin
                    arp_table_request_pending_liteetharp_fsm_next_value0 <= 1'd0;
                    arp_table_request_pending_liteetharp_fsm_next_value_ce0 <= 1'd1;
                    arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 <= arp_table_sink_payload_mac_address;
                    arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value_ce1 <= 1'd1;
                    fsm_next_state <= 3'd6;
                end
            end else begin
                fsm_next_state <= 1'd0;
            end
        end
        2'd3: begin
            if ((arp_table_request_counter == 3'd7)) begin
                arp_table_response_response_payload_failed_liteetharp_fsm_next_value2 <= 1'd1;
                arp_table_response_response_payload_failed_liteetharp_fsm_next_value_ce2 <= 1'd1;
                arp_table_request_counter_liteetharp_fsm_next_value3 <= 1'd0;
                arp_table_request_counter_liteetharp_fsm_next_value_ce3 <= 1'd1;
                arp_table_request_pending_liteetharp_fsm_next_value0 <= 1'd0;
                arp_table_request_pending_liteetharp_fsm_next_value_ce0 <= 1'd1;
                fsm_next_state <= 3'd6;
            end else begin
                fsm_next_state <= 3'd5;
            end
        end
        3'd4: begin
            arp_table_cache_request_valid <= 1'd1;
            arp_table_cache_request_payload_ip_address <= arp_table_request_request_payload_ip_address;
            if (arp_table_cache_response_valid) begin
                arp_table_request_request_ready <= 1'd1;
                if (arp_table_cache_response_payload_error) begin
                    arp_table_request_counter_liteetharp_fsm_next_value3 <= 1'd0;
                    arp_table_request_counter_liteetharp_fsm_next_value_ce3 <= 1'd1;
                    arp_table_request_pending_liteetharp_fsm_next_value0 <= 1'd1;
                    arp_table_request_pending_liteetharp_fsm_next_value_ce0 <= 1'd1;
                    arp_table_request_ip_address_liteetharp_fsm_next_value4 <= arp_table_request_request_payload_ip_address;
                    arp_table_request_ip_address_liteetharp_fsm_next_value_ce4 <= 1'd1;
                    fsm_next_state <= 3'd5;
                end else begin
                    arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 <= arp_table_cache_response_payload_mac_address;
                    arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value_ce1 <= 1'd1;
                    fsm_next_state <= 3'd6;
                end
            end
        end
        3'd5: begin
            arp_table_source_valid <= 1'd1;
            arp_table_source_payload_request <= 1'd1;
            arp_table_source_payload_ip_address <= arp_table_request_ip_address;
            if (arp_table_source_ready) begin
                arp_table_request_counter_liteetharp_fsm_next_value3 <= (arp_table_request_counter + 1'd1);
                arp_table_request_counter_liteetharp_fsm_next_value_ce3 <= 1'd1;
                fsm_next_state <= 1'd0;
            end
        end
        3'd6: begin
            arp_table_response_response_valid <= 1'd1;
            if (arp_table_response_response_ready) begin
                arp_table_response_response_payload_failed_liteetharp_fsm_next_value2 <= 1'd0;
                arp_table_response_response_payload_failed_liteetharp_fsm_next_value_ce2 <= 1'd1;
                fsm_next_state <= 1'd0;
            end
        end
        default: begin
            if ((arp_table_sink_valid & arp_table_sink_payload_request)) begin
                fsm_next_state <= 1'd1;
            end else begin
                if ((arp_table_sink_valid & arp_table_sink_payload_reply)) begin
                    fsm_next_state <= 2'd2;
                end else begin
                    if (arp_table_request_request_valid) begin
                        fsm_next_state <= 3'd4;
                    end else begin
                        if (arp_table_request_timer_done) begin
                            fsm_next_state <= 2'd3;
                        end
                    end
                end
            end
        end
    endcase
end
assign ip_mac_port_sink_valid = ip_tx_source_source_valid0;
assign ip_tx_source_source_ready0 = ip_mac_port_sink_ready;
assign ip_mac_port_sink_first = ip_tx_source_source_first0;
assign ip_mac_port_sink_last = ip_tx_source_source_last0;
assign ip_mac_port_sink_payload_ethernet_type = ip_tx_source_source_payload_ethernet_type;
assign ip_mac_port_sink_payload_sender_mac = ip_tx_source_source_payload_sender_mac;
assign ip_mac_port_sink_payload_target_mac = ip_tx_source_source_payload_target_mac;
assign ip_mac_port_sink_payload_data = ip_tx_source_source_payload_data0;
assign ip_mac_port_sink_payload_last_be = ip_tx_source_source_payload_last_be0;
assign ip_mac_port_sink_payload_error = ip_tx_source_source_payload_error0;
assign ip_rx_sink_sink_valid = ip_mac_port_source_valid;
assign ip_mac_port_source_ready = ip_rx_sink_sink_ready;
assign ip_rx_sink_sink_first = ip_mac_port_source_first;
assign ip_rx_sink_sink_last = ip_mac_port_source_last;
assign ip_rx_sink_sink_payload_ethernet_type = ip_mac_port_source_payload_ethernet_type;
assign ip_rx_sink_sink_payload_sender_mac = ip_mac_port_source_payload_sender_mac;
assign ip_rx_sink_sink_payload_target_mac = ip_mac_port_source_payload_target_mac;
assign ip_rx_sink_sink_payload_data = ip_mac_port_source_payload_data;
assign ip_rx_sink_sink_payload_last_be = ip_mac_port_source_payload_last_be;
assign ip_rx_sink_sink_payload_error = ip_mac_port_source_payload_error;
assign ip_tx_sink_sink_valid0 = ip_crossbar_source_valid;
assign ip_crossbar_source_ready = ip_tx_sink_sink_ready0;
assign ip_tx_sink_sink_first0 = ip_crossbar_source_first;
assign ip_tx_sink_sink_last0 = ip_crossbar_source_last;
assign ip_tx_sink_sink_payload_data0 = ip_crossbar_source_payload_data;
assign ip_tx_sink_sink_payload_last_be0 = ip_crossbar_source_payload_last_be;
assign ip_tx_sink_sink_payload_error0 = ip_crossbar_source_payload_error;
assign ip_tx_sink_sink_param_length0 = ip_crossbar_source_param_length;
assign ip_tx_sink_sink_param_protocol0 = ip_crossbar_source_param_protocol;
assign ip_tx_sink_sink_param_ip_address0 = ip_crossbar_source_param_ip_address;
assign ip_crossbar_sink_valid = ip_rx_source_source_valid;
assign ip_rx_source_source_ready = ip_crossbar_sink_ready;
assign ip_crossbar_sink_first = ip_rx_source_source_first;
assign ip_crossbar_sink_last = ip_rx_source_source_last;
assign ip_crossbar_sink_payload_data = ip_rx_source_source_payload_data;
assign ip_crossbar_sink_payload_last_be = ip_rx_source_source_payload_last_be;
assign ip_crossbar_sink_payload_error = ip_rx_source_source_payload_error;
assign ip_crossbar_sink_param_length = ip_rx_source_source_param_length;
assign ip_crossbar_sink_param_protocol = ip_rx_source_source_param_protocol;
assign ip_crossbar_sink_param_ip_address = ip_rx_source_source_param_ip_address;
assign ip_tx_sink_sink_valid1 = ip_tx_sink_sink_valid0;
assign ip_tx_sink_sink_ready0 = ip_tx_sink_sink_ready1;
assign ip_tx_sink_sink_first1 = ip_tx_sink_sink_first0;
assign ip_tx_sink_sink_last1 = ip_tx_sink_sink_last0;
assign ip_tx_sink_sink_payload_data1 = ip_tx_sink_sink_payload_data0;
assign ip_tx_sink_sink_payload_last_be1 = ip_tx_sink_sink_payload_last_be0;
assign ip_tx_sink_sink_payload_error1 = ip_tx_sink_sink_payload_error0;
assign ip_tx_sink_sink_param_length1 = ip_tx_sink_sink_param_length0;
assign ip_tx_sink_sink_param_protocol1 = ip_tx_sink_sink_param_protocol0;
assign ip_tx_sink_sink_param_ip_address1 = ip_tx_sink_sink_param_ip_address0;
assign ip_tx_ce = ip_tx_source_source_valid1;
assign ip_tx_reset = ((ip_tx_source_source_valid0 & ip_tx_source_source_last0) & ip_tx_source_source_ready0);
assign ip_tx_packetizer_sink_last = ip_tx_source_source_last1;
assign ip_tx_packetizer_sink_payload_data = ip_tx_source_source_payload_data1;
assign ip_tx_packetizer_sink_payload_last_be = ip_tx_source_source_payload_last_be1;
assign ip_tx_packetizer_sink_param_protocol = ip_tx_source_source_param_protocol;
assign ip_tx_packetizer_sink_valid = (ip_tx_source_source_valid1 & ip_tx_liteethipv4checksum_done);
assign ip_tx_source_source_ready1 = (ip_tx_packetizer_sink_ready & ip_tx_liteethipv4checksum_done);
assign ip_tx_packetizer_sink_param_target_ip = ip_tx_source_source_param_ip_address;
assign ip_tx_packetizer_sink_param_total_length = (5'd20 + ip_tx_source_source_param_length);
assign ip_tx_packetizer_sink_param_version = 3'd4;
assign ip_tx_packetizer_sink_param_ihl = 3'd5;
assign ip_tx_packetizer_sink_param_identification = 1'd0;
assign ip_tx_packetizer_sink_param_ttl = 8'd128;
assign ip_tx_packetizer_sink_param_sender_ip = 32'd3232235826;
assign ip_tx_liteethipv4checksum_header = ip_tx_packetizer_header;
assign ip_tx_packetizer_sink_param_checksum = ip_tx_liteethipv4checksum_value;
assign arp_table_request_request_payload_ip_address = ip_tx_source_source_param_ip_address;
assign ip_tx_pipe_valid_sink_ready = ((~ip_tx_pipe_valid_source_valid) | ip_tx_pipe_valid_source_ready);
assign ip_tx_pipe_valid_sink_valid = ip_tx_sink_sink_valid1;
assign ip_tx_sink_sink_ready1 = ip_tx_pipe_valid_sink_ready;
assign ip_tx_pipe_valid_sink_first = ip_tx_sink_sink_first1;
assign ip_tx_pipe_valid_sink_last = ip_tx_sink_sink_last1;
assign ip_tx_pipe_valid_sink_payload_data = ip_tx_sink_sink_payload_data1;
assign ip_tx_pipe_valid_sink_payload_last_be = ip_tx_sink_sink_payload_last_be1;
assign ip_tx_pipe_valid_sink_payload_error = ip_tx_sink_sink_payload_error1;
assign ip_tx_pipe_valid_sink_param_length = ip_tx_sink_sink_param_length1;
assign ip_tx_pipe_valid_sink_param_protocol = ip_tx_sink_sink_param_protocol1;
assign ip_tx_pipe_valid_sink_param_ip_address = ip_tx_sink_sink_param_ip_address1;
assign ip_tx_source_source_valid1 = ip_tx_pipe_valid_source_valid;
assign ip_tx_pipe_valid_source_ready = ip_tx_source_source_ready1;
assign ip_tx_source_source_first1 = ip_tx_pipe_valid_source_first;
assign ip_tx_source_source_last1 = ip_tx_pipe_valid_source_last;
assign ip_tx_source_source_payload_data1 = ip_tx_pipe_valid_source_payload_data;
assign ip_tx_source_source_payload_last_be1 = ip_tx_pipe_valid_source_payload_last_be;
assign ip_tx_source_source_payload_error1 = ip_tx_pipe_valid_source_payload_error;
assign ip_tx_source_source_param_length = ip_tx_pipe_valid_source_param_length;
assign ip_tx_source_source_param_protocol = ip_tx_pipe_valid_source_param_protocol;
assign ip_tx_source_source_param_ip_address = ip_tx_pipe_valid_source_param_ip_address;
assign ip_tx_liteethipv4checksum_s_next0 = (ip_tx_liteethipv4checksum_r + ip_tx_liteethipv4checksum_header[15:0]);
assign ip_tx_liteethipv4checksum_s_next1 = (ip_tx_liteethipv4checksum_r_next0 + ip_tx_liteethipv4checksum_header[31:16]);
assign ip_tx_liteethipv4checksum_s_next2 = (ip_tx_liteethipv4checksum_r_next1 + ip_tx_liteethipv4checksum_header[47:32]);
assign ip_tx_liteethipv4checksum_s_next3 = (ip_tx_liteethipv4checksum_r_next2 + ip_tx_liteethipv4checksum_header[63:48]);
assign ip_tx_liteethipv4checksum_s_next4 = (ip_tx_liteethipv4checksum_r_next3 + ip_tx_liteethipv4checksum_header[79:64]);
assign ip_tx_liteethipv4checksum_s_next5 = (ip_tx_liteethipv4checksum_r_next4 + ip_tx_liteethipv4checksum_header[111:96]);
assign ip_tx_liteethipv4checksum_s_next6 = (ip_tx_liteethipv4checksum_r_next5 + ip_tx_liteethipv4checksum_header[127:112]);
assign ip_tx_liteethipv4checksum_s_next7 = (ip_tx_liteethipv4checksum_r_next6 + ip_tx_liteethipv4checksum_header[143:128]);
assign ip_tx_liteethipv4checksum_s_next8 = (ip_tx_liteethipv4checksum_r_next7 + ip_tx_liteethipv4checksum_header[159:144]);
assign ip_tx_liteethipv4checksum_value = (~{ip_tx_liteethipv4checksum_r_next8[7:0], ip_tx_liteethipv4checksum_r_next8[15:8]});
assign ip_tx_liteethipv4checksum_counter_ce = (~ip_tx_liteethipv4checksum_done);
assign ip_tx_liteethipv4checksum_done = (ip_tx_liteethipv4checksum_counter == 4'd9);
always @(*) begin
    ip_tx_packetizer_header <= 160'd0;
    ip_tx_packetizer_header[95:80] <= {ip_tx_packetizer_sink_param_checksum[7:0], ip_tx_packetizer_sink_param_checksum[15:8]};
    ip_tx_packetizer_header[47:32] <= {ip_tx_packetizer_sink_param_identification[7:0], ip_tx_packetizer_sink_param_identification[15:8]};
    ip_tx_packetizer_header[3:0] <= {ip_tx_packetizer_sink_param_ihl};
    ip_tx_packetizer_header[79:72] <= {ip_tx_packetizer_sink_param_protocol};
    ip_tx_packetizer_header[127:96] <= {ip_tx_packetizer_sink_param_sender_ip[7:0], ip_tx_packetizer_sink_param_sender_ip[15:8], ip_tx_packetizer_sink_param_sender_ip[23:16], ip_tx_packetizer_sink_param_sender_ip[31:24]};
    ip_tx_packetizer_header[159:128] <= {ip_tx_packetizer_sink_param_target_ip[7:0], ip_tx_packetizer_sink_param_target_ip[15:8], ip_tx_packetizer_sink_param_target_ip[23:16], ip_tx_packetizer_sink_param_target_ip[31:24]};
    ip_tx_packetizer_header[31:16] <= {ip_tx_packetizer_sink_param_total_length[7:0], ip_tx_packetizer_sink_param_total_length[15:8]};
    ip_tx_packetizer_header[71:64] <= {ip_tx_packetizer_sink_param_ttl};
    ip_tx_packetizer_header[7:4] <= {ip_tx_packetizer_sink_param_version};
end
assign ip_tx_packetizer_sink_last_be = ip_tx_packetizer_sink_last;
assign ip_tx_packetizer_new_last_be = {ip_tx_packetizer_sink_last_be};
assign ip_tx_packetizer_in_data_copy = (ip_tx_packetizer_is_ongoing0 | ip_tx_packetizer_is_ongoing1);
always @(*) begin
    ip_tx_packetizer_source_last <= 1'd0;
    if (ip_tx_packetizer_source_last_s) begin
        ip_tx_packetizer_source_last <= ip_tx_packetizer_source_last_b;
    end else begin
        ip_tx_packetizer_source_last <= ip_tx_packetizer_source_last_a;
    end
end
assign ip_tx_packetizer_source_payload_error = ip_tx_packetizer_sink_payload_error;
always @(*) begin
    ip_tx_packetizer_count_liteethip_fsm0_next_value0 <= 5'd0;
    ip_tx_packetizer_count_liteethip_fsm0_next_value_ce0 <= 1'd0;
    ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value0 <= 1'd0;
    ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value_ce0 <= 1'd0;
    ip_tx_packetizer_fsm_from_idle_liteethip_fsm0_next_value1 <= 1'd0;
    ip_tx_packetizer_fsm_from_idle_liteethip_fsm0_next_value_ce1 <= 1'd0;
    ip_tx_packetizer_is_ongoing0 <= 1'd0;
    ip_tx_packetizer_is_ongoing1 <= 1'd0;
    ip_tx_packetizer_is_ongoing2 <= 1'd0;
    ip_tx_packetizer_sink_ready <= 1'd0;
    ip_tx_packetizer_source_last_a <= 1'd0;
    ip_tx_packetizer_source_last_b <= 1'd0;
    ip_tx_packetizer_source_last_s <= 1'd0;
    ip_tx_packetizer_source_payload_data <= 8'd0;
    ip_tx_packetizer_source_payload_last_be <= 1'd0;
    ip_tx_packetizer_source_valid <= 1'd0;
    ip_tx_packetizer_sr_load <= 1'd0;
    ip_tx_packetizer_sr_shift <= 1'd0;
    liteethip_liteethiptx_fsm0_next_state <= 2'd0;
    liteethip_liteethiptx_fsm1_next_state <= 1'd0;
    liteethip_liteethiptx_fsm0_next_state <= liteethip_liteethiptx_fsm0_state;
    case (liteethip_liteethiptx_fsm0_state)
        1'd1: begin
            ip_tx_packetizer_source_valid <= 1'd1;
            ip_tx_packetizer_source_last_a <= 1'd0;
            ip_tx_packetizer_source_payload_data <= ip_tx_packetizer_sr[159:8];
            if ((ip_tx_packetizer_source_valid & ip_tx_packetizer_source_ready)) begin
                ip_tx_packetizer_sr_shift <= 1'd1;
                if ((ip_tx_packetizer_count == 5'd19)) begin
                    ip_tx_packetizer_sr_shift <= 1'd0;
                    liteethip_liteethiptx_fsm0_next_state <= 2'd2;
                    ip_tx_packetizer_count_liteethip_fsm0_next_value0 <= (ip_tx_packetizer_count + 1'd1);
                    ip_tx_packetizer_count_liteethip_fsm0_next_value_ce0 <= 1'd1;
                end else begin
                    ip_tx_packetizer_count_liteethip_fsm0_next_value0 <= (ip_tx_packetizer_count + 1'd1);
                    ip_tx_packetizer_count_liteethip_fsm0_next_value_ce0 <= 1'd1;
                end
            end
        end
        2'd2: begin
            ip_tx_packetizer_source_valid <= ip_tx_packetizer_sink_valid;
            ip_tx_packetizer_source_last_a <= ip_tx_packetizer_sink_last;
            ip_tx_packetizer_source_payload_data <= ip_tx_packetizer_sink_payload_data;
            if ((ip_tx_packetizer_source_valid & ip_tx_packetizer_source_ready)) begin
                ip_tx_packetizer_sink_ready <= 1'd1;
                if (ip_tx_packetizer_source_last) begin
                    liteethip_liteethiptx_fsm0_next_state <= 1'd0;
                end
            end
            ip_tx_packetizer_is_ongoing0 <= 1'd1;
        end
        2'd3: begin
            ip_tx_packetizer_is_ongoing1 <= 1'd1;
        end
        default: begin
            ip_tx_packetizer_sink_ready <= 1'd1;
            ip_tx_packetizer_count_liteethip_fsm0_next_value0 <= 1'd1;
            ip_tx_packetizer_count_liteethip_fsm0_next_value_ce0 <= 1'd1;
            if (ip_tx_packetizer_sink_valid) begin
                ip_tx_packetizer_sink_ready <= 1'd0;
                ip_tx_packetizer_source_valid <= 1'd1;
                ip_tx_packetizer_source_last_a <= 1'd0;
                ip_tx_packetizer_source_payload_data <= ip_tx_packetizer_header[7:0];
                if ((ip_tx_packetizer_source_valid & ip_tx_packetizer_source_ready)) begin
                    ip_tx_packetizer_sr_load <= 1'd1;
                    ip_tx_packetizer_fsm_from_idle_liteethip_fsm0_next_value1 <= 1'd1;
                    ip_tx_packetizer_fsm_from_idle_liteethip_fsm0_next_value_ce1 <= 1'd1;
                    if (1'd0) begin
                        liteethip_liteethiptx_fsm0_next_state <= 2'd2;
                    end else begin
                        liteethip_liteethiptx_fsm0_next_state <= 1'd1;
                    end
                end
            end
            ip_tx_packetizer_is_ongoing2 <= 1'd1;
        end
    endcase
    liteethip_liteethiptx_fsm1_next_state <= liteethip_liteethiptx_fsm1_state;
    case (liteethip_liteethiptx_fsm1_state)
        1'd1: begin
            ip_tx_packetizer_source_last_b <= 1'd1;
            ip_tx_packetizer_source_last_s <= 1'd1;
            ip_tx_packetizer_source_payload_last_be <= ip_tx_packetizer_delayed_last_be;
            ip_tx_packetizer_sink_ready <= 1'd0;
            if (ip_tx_packetizer_source_ready) begin
                liteethip_liteethiptx_fsm1_next_state <= 1'd0;
            end
        end
        default: begin
            if (((ip_tx_packetizer_in_data_copy & ip_tx_packetizer_sink_last) & (ip_tx_packetizer_sink_last_be > ip_tx_packetizer_new_last_be))) begin
                ip_tx_packetizer_source_last_b <= 1'd0;
                ip_tx_packetizer_source_last_s <= 1'd1;
                ip_tx_packetizer_source_payload_last_be <= 1'd0;
                if ((ip_tx_packetizer_source_ready & ip_tx_packetizer_source_valid)) begin
                    ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value0 <= ip_tx_packetizer_new_last_be;
                    ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value_ce0 <= 1'd1;
                    liteethip_liteethiptx_fsm1_next_state <= 1'd1;
                end
            end else begin
                if (ip_tx_packetizer_in_data_copy) begin
                    ip_tx_packetizer_source_last_b <= ip_tx_packetizer_sink_last;
                    ip_tx_packetizer_source_last_s <= 1'd1;
                    ip_tx_packetizer_source_payload_last_be <= ip_tx_packetizer_new_last_be;
                end
            end
            if (ip_tx_packetizer_in_data_copy) begin
                ip_tx_packetizer_sink_ready <= ip_tx_packetizer_source_ready;
            end else begin
                if (ip_tx_packetizer_is_ongoing2) begin
                    ip_tx_packetizer_sink_ready <= (~ip_tx_packetizer_sink_valid);
                end
            end
        end
    endcase
end
always @(*) begin
    arp_table_request_request_valid <= 1'd0;
    arp_table_response_response_ready <= 1'd0;
    ip_tx_packetizer_source_ready <= 1'd0;
    ip_tx_source_source_first0 <= 1'd0;
    ip_tx_source_source_last0 <= 1'd0;
    ip_tx_source_source_payload_data0 <= 8'd0;
    ip_tx_source_source_payload_error0 <= 1'd0;
    ip_tx_source_source_payload_ethernet_type <= 16'd0;
    ip_tx_source_source_payload_last_be0 <= 1'd0;
    ip_tx_source_source_payload_sender_mac <= 48'd0;
    ip_tx_source_source_payload_target_mac <= 48'd0;
    ip_tx_source_source_valid0 <= 1'd0;
    ip_tx_target_mac_liteethip_next_value <= 48'd0;
    ip_tx_target_mac_liteethip_next_value_ce <= 1'd0;
    ip_tx_target_unreachable <= 1'd0;
    liteethip_liteethiptx_next_state <= 3'd0;
    liteethip_liteethiptx_next_state <= liteethip_liteethiptx_state;
    case (liteethip_liteethiptx_state)
        1'd1: begin
            arp_table_request_request_valid <= 1'd1;
            if ((arp_table_request_request_valid & arp_table_request_request_ready)) begin
                liteethip_liteethiptx_next_state <= 2'd2;
            end
        end
        2'd2: begin
            if (arp_table_response_response_valid) begin
                ip_tx_target_mac_liteethip_next_value <= arp_table_response_response_payload_mac_address;
                ip_tx_target_mac_liteethip_next_value_ce <= 1'd1;
                arp_table_response_response_ready <= 1'd1;
                if (arp_table_response_response_payload_failed) begin
                    ip_tx_target_unreachable <= 1'd1;
                    liteethip_liteethiptx_next_state <= 3'd4;
                end else begin
                    liteethip_liteethiptx_next_state <= 2'd3;
                end
            end
        end
        2'd3: begin
            ip_tx_source_source_valid0 <= ip_tx_packetizer_source_valid;
            ip_tx_packetizer_source_ready <= ip_tx_source_source_ready0;
            ip_tx_source_source_first0 <= ip_tx_packetizer_source_first;
            ip_tx_source_source_last0 <= ip_tx_packetizer_source_last;
            ip_tx_source_source_payload_ethernet_type <= ip_tx_packetizer_source_payload_ethernet_type;
            ip_tx_source_source_payload_sender_mac <= ip_tx_packetizer_source_payload_sender_mac;
            ip_tx_source_source_payload_target_mac <= ip_tx_packetizer_source_payload_target_mac;
            ip_tx_source_source_payload_data0 <= ip_tx_packetizer_source_payload_data;
            ip_tx_source_source_payload_last_be0 <= ip_tx_packetizer_source_payload_last_be;
            ip_tx_source_source_payload_error0 <= ip_tx_packetizer_source_payload_error;
            ip_tx_source_source_payload_ethernet_type <= 12'd2048;
            ip_tx_source_source_payload_target_mac <= ip_tx_target_mac;
            ip_tx_source_source_payload_sender_mac <= 45'd18566422200320;
            if (((ip_tx_source_source_valid0 & ip_tx_source_source_last0) & ip_tx_source_source_ready0)) begin
                liteethip_liteethiptx_next_state <= 1'd0;
            end
        end
        3'd4: begin
            ip_tx_packetizer_source_ready <= 1'd1;
            if (((ip_tx_packetizer_source_valid & ip_tx_packetizer_source_last) & ip_tx_packetizer_source_ready)) begin
                liteethip_liteethiptx_next_state <= 1'd0;
            end
        end
        default: begin
            if (ip_tx_packetizer_source_valid) begin
                if ((ip_tx_source_source_param_ip_address[7:0] == 8'd255)) begin
                    ip_tx_target_mac_liteethip_next_value <= 48'd281474976710655;
                    ip_tx_target_mac_liteethip_next_value_ce <= 1'd1;
                    liteethip_liteethiptx_next_state <= 2'd3;
                end else begin
                    if ((ip_tx_source_source_param_ip_address[31:28] == 4'd14)) begin
                        ip_tx_target_mac_liteethip_next_value <= {24'd65630, 1'd0, ip_tx_source_source_param_ip_address[22:0]};
                        ip_tx_target_mac_liteethip_next_value_ce <= 1'd1;
                        liteethip_liteethiptx_next_state <= 2'd3;
                    end else begin
                        liteethip_liteethiptx_next_state <= 1'd1;
                    end
                end
            end
        end
    endcase
end
assign ip_rx_depacketizer_sink_valid = ip_rx_sink_sink_valid;
assign ip_rx_sink_sink_ready = ip_rx_depacketizer_sink_ready;
assign ip_rx_depacketizer_sink_first = ip_rx_sink_sink_first;
assign ip_rx_depacketizer_sink_last = ip_rx_sink_sink_last;
assign ip_rx_depacketizer_sink_payload_ethernet_type = ip_rx_sink_sink_payload_ethernet_type;
assign ip_rx_depacketizer_sink_payload_sender_mac = ip_rx_sink_sink_payload_sender_mac;
assign ip_rx_depacketizer_sink_payload_target_mac = ip_rx_sink_sink_payload_target_mac;
assign ip_rx_depacketizer_sink_payload_data = ip_rx_sink_sink_payload_data;
assign ip_rx_depacketizer_sink_payload_last_be = ip_rx_sink_sink_payload_last_be;
assign ip_rx_depacketizer_sink_payload_error = ip_rx_sink_sink_payload_error;
assign ip_rx_liteethipv4checksum_header = ip_rx_depacketizer_header;
assign ip_rx_reset = (~ip_rx_depacketizer_source_valid);
assign ip_rx_ce = 1'd1;
assign ip_rx_source_source_last = ip_rx_depacketizer_source_last;
assign ip_rx_source_source_payload_data = ip_rx_depacketizer_source_payload_data;
assign ip_rx_source_source_payload_last_be = ip_rx_depacketizer_source_payload_last_be;
assign ip_rx_source_source_payload_error = ip_rx_depacketizer_source_payload_error;
assign ip_rx_source_source_param_protocol = ip_rx_depacketizer_source_param_protocol;
assign ip_rx_source_source_param_length = (ip_rx_depacketizer_source_param_total_length - 5'd20);
assign ip_rx_source_source_param_ip_address = ip_rx_depacketizer_source_param_sender_ip;
assign ip_rx_depacketizer_header = ip_rx_depacketizer_sr;
assign ip_rx_depacketizer_source_param_checksum = {ip_rx_depacketizer_header[87:80], ip_rx_depacketizer_header[95:88]};
assign ip_rx_depacketizer_source_param_identification = {ip_rx_depacketizer_header[39:32], ip_rx_depacketizer_header[47:40]};
assign ip_rx_depacketizer_source_param_ihl = {ip_rx_depacketizer_header[3:0]};
assign ip_rx_depacketizer_source_param_protocol = {ip_rx_depacketizer_header[79:72]};
assign ip_rx_depacketizer_source_param_sender_ip = {ip_rx_depacketizer_header[103:96], ip_rx_depacketizer_header[111:104], ip_rx_depacketizer_header[119:112], ip_rx_depacketizer_header[127:120]};
assign ip_rx_depacketizer_source_param_target_ip = {ip_rx_depacketizer_header[135:128], ip_rx_depacketizer_header[143:136], ip_rx_depacketizer_header[151:144], ip_rx_depacketizer_header[159:152]};
assign ip_rx_depacketizer_source_param_total_length = {ip_rx_depacketizer_header[23:16], ip_rx_depacketizer_header[31:24]};
assign ip_rx_depacketizer_source_param_ttl = {ip_rx_depacketizer_header[71:64]};
assign ip_rx_depacketizer_source_param_version = {ip_rx_depacketizer_header[7:4]};
assign ip_rx_depacketizer_source_payload_error = ip_rx_depacketizer_sink_payload_error;
assign ip_rx_depacketizer_sink_last_be = ip_rx_depacketizer_sink_last;
assign ip_rx_depacketizer_new_last_be = {ip_rx_depacketizer_sink_last_be};
assign ip_rx_depacketizer_is_in_copy = (ip_rx_depacketizer_is_ongoing0 | ip_rx_depacketizer_is_ongoing1);
always @(*) begin
    ip_rx_depacketizer_source_last <= 1'd0;
    if (ip_rx_depacketizer_source_last_s) begin
        ip_rx_depacketizer_source_last <= ip_rx_depacketizer_source_last_b;
    end else begin
        ip_rx_depacketizer_source_last <= ip_rx_depacketizer_source_last_a;
    end
end
always @(*) begin
    ip_rx_depacketizer_count_liteethip_fsm0_next_value2 <= 5'd0;
    ip_rx_depacketizer_count_liteethip_fsm0_next_value_ce2 <= 1'd0;
    ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value1 <= 1'd0;
    ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value_ce1 <= 1'd0;
    ip_rx_depacketizer_fsm_from_idle_liteethip_fsm0_next_value3 <= 1'd0;
    ip_rx_depacketizer_fsm_from_idle_liteethip_fsm0_next_value_ce3 <= 1'd0;
    ip_rx_depacketizer_is_ongoing0 <= 1'd0;
    ip_rx_depacketizer_is_ongoing1 <= 1'd0;
    ip_rx_depacketizer_is_ongoing2 <= 1'd0;
    ip_rx_depacketizer_is_ongoing3 <= 1'd0;
    ip_rx_depacketizer_sink_ready <= 1'd0;
    ip_rx_depacketizer_source_last_a <= 1'd0;
    ip_rx_depacketizer_source_last_b <= 1'd0;
    ip_rx_depacketizer_source_last_s <= 1'd0;
    ip_rx_depacketizer_source_payload_data <= 8'd0;
    ip_rx_depacketizer_source_payload_last_be <= 1'd0;
    ip_rx_depacketizer_source_valid <= 1'd0;
    ip_rx_depacketizer_sr_shift <= 1'd0;
    liteethip_liteethiprx_fsm0_next_state <= 2'd0;
    liteethip_liteethiprx_fsm1_next_state <= 1'd0;
    liteethip_liteethiprx_fsm0_next_state <= liteethip_liteethiprx_fsm0_state;
    case (liteethip_liteethiprx_fsm0_state)
        1'd1: begin
            ip_rx_depacketizer_sink_ready <= 1'd1;
            if (ip_rx_depacketizer_sink_valid) begin
                ip_rx_depacketizer_count_liteethip_fsm0_next_value2 <= (ip_rx_depacketizer_count + 1'd1);
                ip_rx_depacketizer_count_liteethip_fsm0_next_value_ce2 <= 1'd1;
                ip_rx_depacketizer_sr_shift <= 1'd1;
                if ((ip_rx_depacketizer_count == 5'd19)) begin
                    liteethip_liteethiprx_fsm0_next_state <= 2'd2;
                    ip_rx_depacketizer_count_liteethip_fsm0_next_value2 <= (ip_rx_depacketizer_count + 1'd1);
                    ip_rx_depacketizer_count_liteethip_fsm0_next_value_ce2 <= 1'd1;
                end
            end
        end
        2'd2: begin
            ip_rx_depacketizer_source_valid <= (ip_rx_depacketizer_sink_valid | ip_rx_depacketizer_sink_d_last);
            ip_rx_depacketizer_source_last_a <= (ip_rx_depacketizer_sink_last | ip_rx_depacketizer_sink_d_last);
            ip_rx_depacketizer_sink_ready <= ip_rx_depacketizer_source_ready;
            ip_rx_depacketizer_source_payload_data <= ip_rx_depacketizer_sink_payload_data;
            if ((ip_rx_depacketizer_source_valid & ip_rx_depacketizer_source_ready)) begin
                if (ip_rx_depacketizer_source_last) begin
                    liteethip_liteethiprx_fsm0_next_state <= 1'd0;
                end
            end
            ip_rx_depacketizer_is_ongoing0 <= 1'd1;
            ip_rx_depacketizer_is_ongoing2 <= 1'd1;
        end
        2'd3: begin
            ip_rx_depacketizer_is_ongoing1 <= 1'd1;
            ip_rx_depacketizer_is_ongoing3 <= 1'd1;
        end
        default: begin
            ip_rx_depacketizer_sink_ready <= 1'd1;
            ip_rx_depacketizer_count_liteethip_fsm0_next_value2 <= 1'd1;
            ip_rx_depacketizer_count_liteethip_fsm0_next_value_ce2 <= 1'd1;
            if (ip_rx_depacketizer_sink_valid) begin
                ip_rx_depacketizer_sr_shift <= 1'd1;
                ip_rx_depacketizer_fsm_from_idle_liteethip_fsm0_next_value3 <= 1'd1;
                ip_rx_depacketizer_fsm_from_idle_liteethip_fsm0_next_value_ce3 <= 1'd1;
                if (1'd0) begin
                    liteethip_liteethiprx_fsm0_next_state <= 2'd2;
                end else begin
                    liteethip_liteethiprx_fsm0_next_state <= 1'd1;
                end
            end
        end
    endcase
    liteethip_liteethiprx_fsm1_next_state <= liteethip_liteethiprx_fsm1_state;
    case (liteethip_liteethiprx_fsm1_state)
        1'd1: begin
            ip_rx_depacketizer_source_last_b <= 1'd1;
            ip_rx_depacketizer_source_last_s <= 1'd1;
            ip_rx_depacketizer_source_payload_last_be <= ip_rx_depacketizer_delayed_last_be;
            ip_rx_depacketizer_sink_ready <= 1'd0;
            if ((ip_rx_depacketizer_source_ready & ip_rx_depacketizer_source_valid)) begin
                liteethip_liteethiprx_fsm1_next_state <= 1'd0;
            end
        end
        default: begin
            if (((ip_rx_depacketizer_sink_valid & ip_rx_depacketizer_sink_last) & (ip_rx_depacketizer_sink_last_be > ip_rx_depacketizer_new_last_be))) begin
                ip_rx_depacketizer_source_last_b <= 1'd0;
                ip_rx_depacketizer_source_last_s <= 1'd1;
                ip_rx_depacketizer_source_payload_last_be <= 1'd0;
                if (((ip_rx_depacketizer_source_ready & ip_rx_depacketizer_source_valid) | ((~ip_rx_depacketizer_was_in_copy) & ip_rx_depacketizer_is_in_copy))) begin
                    ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value1 <= ip_rx_depacketizer_new_last_be;
                    ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value_ce1 <= 1'd1;
                    liteethip_liteethiprx_fsm1_next_state <= 1'd1;
                end
            end else begin
                if (ip_rx_depacketizer_sink_last) begin
                    ip_rx_depacketizer_source_last_b <= 1'd1;
                    ip_rx_depacketizer_source_last_s <= 1'd1;
                    ip_rx_depacketizer_source_payload_last_be <= ip_rx_depacketizer_new_last_be;
                end
            end
            if ((ip_rx_depacketizer_is_ongoing2 | (ip_rx_depacketizer_is_ongoing3 & (~ip_rx_depacketizer_fsm_from_idle)))) begin
                ip_rx_depacketizer_sink_ready <= ip_rx_depacketizer_source_ready;
            end else begin
                ip_rx_depacketizer_sink_ready <= 1'd1;
            end
        end
    endcase
end
assign ip_rx_liteethipv4checksum_s_next0 = (ip_rx_liteethipv4checksum_r + ip_rx_liteethipv4checksum_header[15:0]);
assign ip_rx_liteethipv4checksum_s_next1 = (ip_rx_liteethipv4checksum_r_next0 + ip_rx_liteethipv4checksum_header[31:16]);
assign ip_rx_liteethipv4checksum_s_next2 = (ip_rx_liteethipv4checksum_r_next1 + ip_rx_liteethipv4checksum_header[47:32]);
assign ip_rx_liteethipv4checksum_s_next3 = (ip_rx_liteethipv4checksum_r_next2 + ip_rx_liteethipv4checksum_header[63:48]);
assign ip_rx_liteethipv4checksum_s_next4 = (ip_rx_liteethipv4checksum_r_next3 + ip_rx_liteethipv4checksum_header[79:64]);
assign ip_rx_liteethipv4checksum_s_next5 = (ip_rx_liteethipv4checksum_r_next4 + ip_rx_liteethipv4checksum_header[95:80]);
assign ip_rx_liteethipv4checksum_s_next6 = (ip_rx_liteethipv4checksum_r_next5 + ip_rx_liteethipv4checksum_header[111:96]);
assign ip_rx_liteethipv4checksum_s_next7 = (ip_rx_liteethipv4checksum_r_next6 + ip_rx_liteethipv4checksum_header[127:112]);
assign ip_rx_liteethipv4checksum_s_next8 = (ip_rx_liteethipv4checksum_r_next7 + ip_rx_liteethipv4checksum_header[143:128]);
assign ip_rx_liteethipv4checksum_s_next9 = (ip_rx_liteethipv4checksum_r_next8 + ip_rx_liteethipv4checksum_header[159:144]);
assign ip_rx_liteethipv4checksum_value = (~{ip_rx_liteethipv4checksum_r_next9[7:0], ip_rx_liteethipv4checksum_r_next9[15:8]});
assign ip_rx_liteethipv4checksum_counter_ce = (~ip_rx_liteethipv4checksum_done);
assign ip_rx_liteethipv4checksum_done = (ip_rx_liteethipv4checksum_counter == 4'd11);
always @(*) begin
    ip_rx_depacketizer_source_ready <= 1'd0;
    ip_rx_source_source_valid <= 1'd0;
    liteethip_liteethiprx_next_state <= 2'd0;
    liteethip_liteethiprx_next_state <= liteethip_liteethiprx_state;
    case (liteethip_liteethiprx_state)
        1'd1: begin
            ip_rx_source_source_valid <= ip_rx_depacketizer_source_valid;
            ip_rx_depacketizer_source_ready <= ip_rx_source_source_ready;
            if ((ip_rx_source_source_valid & ip_rx_source_source_ready)) begin
                if (ip_rx_source_source_last) begin
                    liteethip_liteethiprx_next_state <= 1'd0;
                end
            end
        end
        2'd2: begin
            ip_rx_depacketizer_source_ready <= 1'd1;
            if (((ip_rx_depacketizer_source_valid & ip_rx_depacketizer_source_last) & ip_rx_depacketizer_source_ready)) begin
                liteethip_liteethiprx_next_state <= 1'd0;
            end
        end
        default: begin
            if ((ip_rx_depacketizer_source_valid & ip_rx_liteethipv4checksum_done)) begin
                liteethip_liteethiprx_next_state <= 2'd2;
                if ((((((ip_rx_depacketizer_source_param_target_ip == 32'd3232235826) | 1'd1) & (ip_rx_depacketizer_source_param_version == 3'd4)) & (ip_rx_depacketizer_source_param_ihl == 3'd5)) & (ip_rx_liteethipv4checksum_value == 1'd0))) begin
                    liteethip_liteethiprx_next_state <= 1'd1;
                end
            end
        end
    endcase
end
always @(*) begin
    liteethip_sel0 <= 2'd0;
    if ((ip_crossbar_sink_param_protocol == 1'd1)) begin
        liteethip_sel0 <= 1'd1;
    end
    if ((ip_crossbar_sink_param_protocol == 5'd17)) begin
        liteethip_sel0 <= 2'd2;
    end
end
always @(*) begin
    liteethip_request <= 2'd0;
    liteethip_request[0] <= liteethip_status0_ongoing0;
    liteethip_request[1] <= liteethip_status1_ongoing0;
end
always @(*) begin
    icmp_ip_port_sink_ready <= 1'd0;
    ip_crossbar_source_first <= 1'd0;
    ip_crossbar_source_last <= 1'd0;
    ip_crossbar_source_param_ip_address <= 32'd0;
    ip_crossbar_source_param_length <= 16'd0;
    ip_crossbar_source_param_protocol <= 8'd0;
    ip_crossbar_source_payload_data <= 8'd0;
    ip_crossbar_source_payload_error <= 1'd0;
    ip_crossbar_source_payload_last_be <= 1'd0;
    ip_crossbar_source_valid <= 1'd0;
    ip_port_sink_ready <= 1'd0;
    case (liteethip_grant)
        1'd0: begin
            ip_crossbar_source_valid <= icmp_ip_port_sink_valid;
            icmp_ip_port_sink_ready <= ip_crossbar_source_ready;
            ip_crossbar_source_first <= icmp_ip_port_sink_first;
            ip_crossbar_source_last <= icmp_ip_port_sink_last;
            ip_crossbar_source_payload_data <= icmp_ip_port_sink_payload_data;
            ip_crossbar_source_payload_last_be <= icmp_ip_port_sink_payload_last_be;
            ip_crossbar_source_payload_error <= icmp_ip_port_sink_payload_error;
            ip_crossbar_source_param_length <= icmp_ip_port_sink_param_length;
            ip_crossbar_source_param_protocol <= icmp_ip_port_sink_param_protocol;
            ip_crossbar_source_param_ip_address <= icmp_ip_port_sink_param_ip_address;
        end
        1'd1: begin
            ip_crossbar_source_valid <= ip_port_sink_valid;
            ip_port_sink_ready <= ip_crossbar_source_ready;
            ip_crossbar_source_first <= ip_port_sink_first;
            ip_crossbar_source_last <= ip_port_sink_last;
            ip_crossbar_source_payload_data <= ip_port_sink_payload_data;
            ip_crossbar_source_payload_last_be <= ip_port_sink_payload_last_be;
            ip_crossbar_source_payload_error <= ip_port_sink_payload_error;
            ip_crossbar_source_param_length <= ip_port_sink_param_length;
            ip_crossbar_source_param_protocol <= ip_port_sink_param_protocol;
            ip_crossbar_source_param_ip_address <= ip_port_sink_param_ip_address;
        end
    endcase
end
assign liteethip_status0_last = ((icmp_ip_port_sink_valid & icmp_ip_port_sink_last) & icmp_ip_port_sink_ready);
assign liteethip_status0_ongoing0 = ((icmp_ip_port_sink_valid | liteethip_status0_ongoing1) & (~liteethip_status0_last));
assign liteethip_status1_last = ((ip_port_sink_valid & ip_port_sink_last) & ip_port_sink_ready);
assign liteethip_status1_ongoing0 = ((ip_port_sink_valid | liteethip_status1_ongoing1) & (~liteethip_status1_last));
always @(*) begin
    liteethip_sel1 <= 2'd0;
    if (liteethip_first) begin
        liteethip_sel1 <= liteethip_sel0;
    end else begin
        liteethip_sel1 <= liteethip_sel_ongoing;
    end
end
always @(*) begin
    icmp_ip_port_source_first <= 1'd0;
    icmp_ip_port_source_last <= 1'd0;
    icmp_ip_port_source_param_ip_address <= 32'd0;
    icmp_ip_port_source_param_length <= 16'd0;
    icmp_ip_port_source_param_protocol <= 8'd0;
    icmp_ip_port_source_payload_data <= 8'd0;
    icmp_ip_port_source_payload_error <= 1'd0;
    icmp_ip_port_source_payload_last_be <= 1'd0;
    icmp_ip_port_source_valid <= 1'd0;
    ip_crossbar_sink_ready <= 1'd0;
    ip_port_source_first <= 1'd0;
    ip_port_source_last <= 1'd0;
    ip_port_source_param_ip_address <= 32'd0;
    ip_port_source_param_length <= 16'd0;
    ip_port_source_param_protocol <= 8'd0;
    ip_port_source_payload_data <= 8'd0;
    ip_port_source_payload_error <= 1'd0;
    ip_port_source_payload_last_be <= 1'd0;
    ip_port_source_valid <= 1'd0;
    case (liteethip_sel1)
        1'd1: begin
            icmp_ip_port_source_valid <= ip_crossbar_sink_valid;
            ip_crossbar_sink_ready <= icmp_ip_port_source_ready;
            icmp_ip_port_source_first <= ip_crossbar_sink_first;
            icmp_ip_port_source_last <= ip_crossbar_sink_last;
            icmp_ip_port_source_payload_data <= ip_crossbar_sink_payload_data;
            icmp_ip_port_source_payload_last_be <= ip_crossbar_sink_payload_last_be;
            icmp_ip_port_source_payload_error <= ip_crossbar_sink_payload_error;
            icmp_ip_port_source_param_length <= ip_crossbar_sink_param_length;
            icmp_ip_port_source_param_protocol <= ip_crossbar_sink_param_protocol;
            icmp_ip_port_source_param_ip_address <= ip_crossbar_sink_param_ip_address;
        end
        2'd2: begin
            ip_port_source_valid <= ip_crossbar_sink_valid;
            ip_crossbar_sink_ready <= ip_port_source_ready;
            ip_port_source_first <= ip_crossbar_sink_first;
            ip_port_source_last <= ip_crossbar_sink_last;
            ip_port_source_payload_data <= ip_crossbar_sink_payload_data;
            ip_port_source_payload_last_be <= ip_crossbar_sink_payload_last_be;
            ip_port_source_payload_error <= ip_crossbar_sink_payload_error;
            ip_port_source_param_length <= ip_crossbar_sink_param_length;
            ip_port_source_param_protocol <= ip_crossbar_sink_param_protocol;
            ip_port_source_param_ip_address <= ip_crossbar_sink_param_ip_address;
        end
        default: begin
            ip_crossbar_sink_ready <= 1'd1;
        end
    endcase
end
assign liteethip_last = ((ip_crossbar_sink_valid & ip_crossbar_sink_last) & ip_crossbar_sink_ready);
assign liteethip_ongoing0 = ((ip_crossbar_sink_valid | liteethip_ongoing1) & (~liteethip_last));
assign icmp_echo_sink_valid = icmp_rx_source_source_valid;
assign icmp_rx_source_source_ready = icmp_echo_sink_ready;
assign icmp_echo_sink_first = icmp_rx_source_source_first;
assign icmp_echo_sink_last = icmp_rx_source_source_last;
assign icmp_echo_sink_payload_data = icmp_rx_source_source_payload_data;
assign icmp_echo_sink_payload_last_be = icmp_rx_source_source_payload_last_be;
assign icmp_echo_sink_payload_error = icmp_rx_source_source_payload_error;
assign icmp_echo_sink_param_checksum = icmp_rx_source_source_param_checksum;
assign icmp_echo_sink_param_code = icmp_rx_source_source_param_code;
assign icmp_echo_sink_param_msgtype = icmp_rx_source_source_param_msgtype;
assign icmp_echo_sink_param_quench = icmp_rx_source_source_param_quench;
assign icmp_echo_sink_param_ip_address = icmp_rx_source_source_param_ip_address;
assign icmp_echo_sink_param_length = icmp_rx_source_source_param_length;
assign icmp_tx_sink_sink_valid = icmp_echo_source_valid;
assign icmp_echo_source_ready = icmp_tx_sink_sink_ready;
assign icmp_tx_sink_sink_first = icmp_echo_source_first;
assign icmp_tx_sink_sink_last = icmp_echo_source_last;
assign icmp_tx_sink_sink_payload_data = icmp_echo_source_payload_data;
assign icmp_tx_sink_sink_payload_last_be = icmp_echo_source_payload_last_be;
assign icmp_tx_sink_sink_payload_error = icmp_echo_source_payload_error;
assign icmp_tx_sink_sink_param_checksum = icmp_echo_source_param_checksum;
assign icmp_tx_sink_sink_param_code = icmp_echo_source_param_code;
assign icmp_tx_sink_sink_param_msgtype = icmp_echo_source_param_msgtype;
assign icmp_tx_sink_sink_param_quench = icmp_echo_source_param_quench;
assign icmp_tx_sink_sink_param_ip_address = icmp_echo_source_param_ip_address;
assign icmp_tx_sink_sink_param_length = icmp_echo_source_param_length;
assign icmp_ip_port_sink_valid = icmp_tx_source_source_valid;
assign icmp_tx_source_source_ready = icmp_ip_port_sink_ready;
assign icmp_ip_port_sink_first = icmp_tx_source_source_first;
assign icmp_ip_port_sink_last = icmp_tx_source_source_last;
assign icmp_ip_port_sink_payload_data = icmp_tx_source_source_payload_data;
assign icmp_ip_port_sink_payload_last_be = icmp_tx_source_source_payload_last_be;
assign icmp_ip_port_sink_payload_error = icmp_tx_source_source_payload_error;
assign icmp_ip_port_sink_param_length = icmp_tx_source_source_param_length;
assign icmp_ip_port_sink_param_protocol = icmp_tx_source_source_param_protocol;
assign icmp_ip_port_sink_param_ip_address = icmp_tx_source_source_param_ip_address;
assign icmp_rx_sink_sink_valid = icmp_ip_port_source_valid;
assign icmp_ip_port_source_ready = icmp_rx_sink_sink_ready;
assign icmp_rx_sink_sink_first = icmp_ip_port_source_first;
assign icmp_rx_sink_sink_last = icmp_ip_port_source_last;
assign icmp_rx_sink_sink_payload_data = icmp_ip_port_source_payload_data;
assign icmp_rx_sink_sink_payload_last_be = icmp_ip_port_source_payload_last_be;
assign icmp_rx_sink_sink_payload_error = icmp_ip_port_source_payload_error;
assign icmp_rx_sink_sink_param_length = icmp_ip_port_source_param_length;
assign icmp_rx_sink_sink_param_protocol = icmp_ip_port_source_param_protocol;
assign icmp_rx_sink_sink_param_ip_address = icmp_ip_port_source_param_ip_address;
assign icmp_tx_packetizer_sink_valid = icmp_tx_sink_sink_valid;
assign icmp_tx_sink_sink_ready = icmp_tx_packetizer_sink_ready;
assign icmp_tx_packetizer_sink_last = icmp_tx_sink_sink_last;
assign icmp_tx_packetizer_sink_payload_data = icmp_tx_sink_sink_payload_data;
assign icmp_tx_packetizer_sink_payload_last_be = icmp_tx_sink_sink_payload_last_be;
assign icmp_tx_packetizer_sink_param_checksum = icmp_tx_sink_sink_param_checksum;
assign icmp_tx_packetizer_sink_param_code = icmp_tx_sink_sink_param_code;
assign icmp_tx_packetizer_sink_param_msgtype = icmp_tx_sink_sink_param_msgtype;
assign icmp_tx_packetizer_sink_param_quench = icmp_tx_sink_sink_param_quench;
assign icmp_tx_source_source_first = icmp_tx_packetizer_source_first;
assign icmp_tx_source_source_last = icmp_tx_packetizer_source_last;
assign icmp_tx_source_source_payload_data = icmp_tx_packetizer_source_payload_data;
assign icmp_tx_source_source_payload_last_be = icmp_tx_packetizer_source_payload_last_be;
assign icmp_tx_source_source_payload_error = icmp_tx_packetizer_source_payload_error;
always @(*) begin
    icmp_tx_source_source_param_length <= 16'd0;
    icmp_tx_source_source_param_length <= icmp_tx_packetizer_source_param_length;
    icmp_tx_source_source_param_length <= (icmp_tx_sink_sink_param_length + 4'd8);
end
always @(*) begin
    icmp_tx_source_source_param_protocol <= 8'd0;
    icmp_tx_source_source_param_protocol <= icmp_tx_packetizer_source_param_protocol;
    icmp_tx_source_source_param_protocol <= 1'd1;
end
always @(*) begin
    icmp_tx_source_source_param_ip_address <= 32'd0;
    icmp_tx_source_source_param_ip_address <= icmp_tx_packetizer_source_param_ip_address;
    icmp_tx_source_source_param_ip_address <= icmp_tx_sink_sink_param_ip_address;
end
always @(*) begin
    icmp_tx_packetizer_header <= 64'd0;
    icmp_tx_packetizer_header[31:16] <= {icmp_tx_packetizer_sink_param_checksum[7:0], icmp_tx_packetizer_sink_param_checksum[15:8]};
    icmp_tx_packetizer_header[15:8] <= {icmp_tx_packetizer_sink_param_code};
    icmp_tx_packetizer_header[7:0] <= {icmp_tx_packetizer_sink_param_msgtype};
    icmp_tx_packetizer_header[63:32] <= {icmp_tx_packetizer_sink_param_quench[7:0], icmp_tx_packetizer_sink_param_quench[15:8], icmp_tx_packetizer_sink_param_quench[23:16], icmp_tx_packetizer_sink_param_quench[31:24]};
end
assign icmp_tx_packetizer_sink_last_be = icmp_tx_packetizer_sink_last;
assign icmp_tx_packetizer_new_last_be = {icmp_tx_packetizer_sink_last_be};
assign icmp_tx_packetizer_in_data_copy = (icmp_tx_packetizer_is_ongoing0 | icmp_tx_packetizer_is_ongoing1);
always @(*) begin
    icmp_tx_packetizer_source_last <= 1'd0;
    if (icmp_tx_packetizer_source_last_s) begin
        icmp_tx_packetizer_source_last <= icmp_tx_packetizer_source_last_b;
    end else begin
        icmp_tx_packetizer_source_last <= icmp_tx_packetizer_source_last_a;
    end
end
assign icmp_tx_packetizer_source_payload_error = icmp_tx_packetizer_sink_payload_error;
always @(*) begin
    icmp_tx_packetizer_count_fsm0_next_value0 <= 3'd0;
    icmp_tx_packetizer_count_fsm0_next_value_ce0 <= 1'd0;
    icmp_tx_packetizer_delayed_last_be_fsm1_next_value0 <= 1'd0;
    icmp_tx_packetizer_delayed_last_be_fsm1_next_value_ce0 <= 1'd0;
    icmp_tx_packetizer_fsm_from_idle_fsm0_next_value1 <= 1'd0;
    icmp_tx_packetizer_fsm_from_idle_fsm0_next_value_ce1 <= 1'd0;
    icmp_tx_packetizer_is_ongoing0 <= 1'd0;
    icmp_tx_packetizer_is_ongoing1 <= 1'd0;
    icmp_tx_packetizer_is_ongoing2 <= 1'd0;
    icmp_tx_packetizer_sink_ready <= 1'd0;
    icmp_tx_packetizer_source_last_a <= 1'd0;
    icmp_tx_packetizer_source_last_b <= 1'd0;
    icmp_tx_packetizer_source_last_s <= 1'd0;
    icmp_tx_packetizer_source_payload_data <= 8'd0;
    icmp_tx_packetizer_source_payload_last_be <= 1'd0;
    icmp_tx_packetizer_source_valid <= 1'd0;
    icmp_tx_packetizer_sr_load <= 1'd0;
    icmp_tx_packetizer_sr_shift <= 1'd0;
    liteethicmptx_fsm0_next_state <= 2'd0;
    liteethicmptx_fsm1_next_state <= 1'd0;
    liteethicmptx_fsm0_next_state <= liteethicmptx_fsm0_state;
    case (liteethicmptx_fsm0_state)
        1'd1: begin
            icmp_tx_packetizer_source_valid <= 1'd1;
            icmp_tx_packetizer_source_last_a <= 1'd0;
            icmp_tx_packetizer_source_payload_data <= icmp_tx_packetizer_sr[63:8];
            if ((icmp_tx_packetizer_source_valid & icmp_tx_packetizer_source_ready)) begin
                icmp_tx_packetizer_sr_shift <= 1'd1;
                if ((icmp_tx_packetizer_count == 3'd7)) begin
                    icmp_tx_packetizer_sr_shift <= 1'd0;
                    liteethicmptx_fsm0_next_state <= 2'd2;
                    icmp_tx_packetizer_count_fsm0_next_value0 <= (icmp_tx_packetizer_count + 1'd1);
                    icmp_tx_packetizer_count_fsm0_next_value_ce0 <= 1'd1;
                end else begin
                    icmp_tx_packetizer_count_fsm0_next_value0 <= (icmp_tx_packetizer_count + 1'd1);
                    icmp_tx_packetizer_count_fsm0_next_value_ce0 <= 1'd1;
                end
            end
        end
        2'd2: begin
            icmp_tx_packetizer_source_valid <= icmp_tx_packetizer_sink_valid;
            icmp_tx_packetizer_source_last_a <= icmp_tx_packetizer_sink_last;
            icmp_tx_packetizer_source_payload_data <= icmp_tx_packetizer_sink_payload_data;
            if ((icmp_tx_packetizer_source_valid & icmp_tx_packetizer_source_ready)) begin
                icmp_tx_packetizer_sink_ready <= 1'd1;
                if (icmp_tx_packetizer_source_last) begin
                    liteethicmptx_fsm0_next_state <= 1'd0;
                end
            end
            icmp_tx_packetizer_is_ongoing0 <= 1'd1;
        end
        2'd3: begin
            icmp_tx_packetizer_is_ongoing1 <= 1'd1;
        end
        default: begin
            icmp_tx_packetizer_sink_ready <= 1'd1;
            icmp_tx_packetizer_count_fsm0_next_value0 <= 1'd1;
            icmp_tx_packetizer_count_fsm0_next_value_ce0 <= 1'd1;
            if (icmp_tx_packetizer_sink_valid) begin
                icmp_tx_packetizer_sink_ready <= 1'd0;
                icmp_tx_packetizer_source_valid <= 1'd1;
                icmp_tx_packetizer_source_last_a <= 1'd0;
                icmp_tx_packetizer_source_payload_data <= icmp_tx_packetizer_header[7:0];
                if ((icmp_tx_packetizer_source_valid & icmp_tx_packetizer_source_ready)) begin
                    icmp_tx_packetizer_sr_load <= 1'd1;
                    icmp_tx_packetizer_fsm_from_idle_fsm0_next_value1 <= 1'd1;
                    icmp_tx_packetizer_fsm_from_idle_fsm0_next_value_ce1 <= 1'd1;
                    if (1'd0) begin
                        liteethicmptx_fsm0_next_state <= 2'd2;
                    end else begin
                        liteethicmptx_fsm0_next_state <= 1'd1;
                    end
                end
            end
            icmp_tx_packetizer_is_ongoing2 <= 1'd1;
        end
    endcase
    liteethicmptx_fsm1_next_state <= liteethicmptx_fsm1_state;
    case (liteethicmptx_fsm1_state)
        1'd1: begin
            icmp_tx_packetizer_source_last_b <= 1'd1;
            icmp_tx_packetizer_source_last_s <= 1'd1;
            icmp_tx_packetizer_source_payload_last_be <= icmp_tx_packetizer_delayed_last_be;
            icmp_tx_packetizer_sink_ready <= 1'd0;
            if (icmp_tx_packetizer_source_ready) begin
                liteethicmptx_fsm1_next_state <= 1'd0;
            end
        end
        default: begin
            if (((icmp_tx_packetizer_in_data_copy & icmp_tx_packetizer_sink_last) & (icmp_tx_packetizer_sink_last_be > icmp_tx_packetizer_new_last_be))) begin
                icmp_tx_packetizer_source_last_b <= 1'd0;
                icmp_tx_packetizer_source_last_s <= 1'd1;
                icmp_tx_packetizer_source_payload_last_be <= 1'd0;
                if ((icmp_tx_packetizer_source_ready & icmp_tx_packetizer_source_valid)) begin
                    icmp_tx_packetizer_delayed_last_be_fsm1_next_value0 <= icmp_tx_packetizer_new_last_be;
                    icmp_tx_packetizer_delayed_last_be_fsm1_next_value_ce0 <= 1'd1;
                    liteethicmptx_fsm1_next_state <= 1'd1;
                end
            end else begin
                if (icmp_tx_packetizer_in_data_copy) begin
                    icmp_tx_packetizer_source_last_b <= icmp_tx_packetizer_sink_last;
                    icmp_tx_packetizer_source_last_s <= 1'd1;
                    icmp_tx_packetizer_source_payload_last_be <= icmp_tx_packetizer_new_last_be;
                end
            end
            if (icmp_tx_packetizer_in_data_copy) begin
                icmp_tx_packetizer_sink_ready <= icmp_tx_packetizer_source_ready;
            end else begin
                if (icmp_tx_packetizer_is_ongoing2) begin
                    icmp_tx_packetizer_sink_ready <= (~icmp_tx_packetizer_sink_valid);
                end
            end
        end
    endcase
end
always @(*) begin
    icmp_tx_packetizer_source_ready <= 1'd0;
    icmp_tx_source_source_valid <= 1'd0;
    liteethicmptx_next_state <= 1'd0;
    liteethicmptx_next_state <= liteethicmptx_state;
    case (liteethicmptx_state)
        1'd1: begin
            icmp_tx_source_source_valid <= icmp_tx_packetizer_source_valid;
            icmp_tx_packetizer_source_ready <= icmp_tx_source_source_ready;
            if (((icmp_tx_source_source_valid & icmp_tx_source_source_last) & icmp_tx_source_source_ready)) begin
                liteethicmptx_next_state <= 1'd0;
            end
        end
        default: begin
            if (icmp_tx_packetizer_source_valid) begin
                liteethicmptx_next_state <= 1'd1;
            end
        end
    endcase
end
assign icmp_rx_depacketizer_sink_valid = icmp_rx_sink_sink_valid;
assign icmp_rx_sink_sink_ready = icmp_rx_depacketizer_sink_ready;
assign icmp_rx_depacketizer_sink_first = icmp_rx_sink_sink_first;
assign icmp_rx_depacketizer_sink_last = icmp_rx_sink_sink_last;
assign icmp_rx_depacketizer_sink_payload_data = icmp_rx_sink_sink_payload_data;
assign icmp_rx_depacketizer_sink_payload_last_be = icmp_rx_sink_sink_payload_last_be;
assign icmp_rx_depacketizer_sink_payload_error = icmp_rx_sink_sink_payload_error;
assign icmp_rx_depacketizer_sink_param_length = icmp_rx_sink_sink_param_length;
assign icmp_rx_depacketizer_sink_param_protocol = icmp_rx_sink_sink_param_protocol;
assign icmp_rx_depacketizer_sink_param_ip_address = icmp_rx_sink_sink_param_ip_address;
assign icmp_rx_source_source_last = icmp_rx_depacketizer_source_last;
assign icmp_rx_source_source_payload_data = icmp_rx_depacketizer_source_payload_data;
assign icmp_rx_source_source_payload_last_be = icmp_rx_depacketizer_source_payload_last_be;
assign icmp_rx_source_source_payload_error = icmp_rx_depacketizer_source_payload_error;
assign icmp_rx_source_source_param_checksum = icmp_rx_depacketizer_source_param_checksum;
assign icmp_rx_source_source_param_code = icmp_rx_depacketizer_source_param_code;
assign icmp_rx_source_source_param_msgtype = icmp_rx_depacketizer_source_param_msgtype;
assign icmp_rx_source_source_param_quench = icmp_rx_depacketizer_source_param_quench;
assign icmp_rx_source_source_param_ip_address = icmp_rx_sink_sink_param_ip_address;
assign icmp_rx_source_source_param_length = (icmp_rx_sink_sink_param_length - 4'd8);
assign icmp_rx_depacketizer_header = icmp_rx_depacketizer_sr;
assign icmp_rx_depacketizer_source_param_checksum = {icmp_rx_depacketizer_header[23:16], icmp_rx_depacketizer_header[31:24]};
assign icmp_rx_depacketizer_source_param_code = {icmp_rx_depacketizer_header[15:8]};
assign icmp_rx_depacketizer_source_param_msgtype = {icmp_rx_depacketizer_header[7:0]};
assign icmp_rx_depacketizer_source_param_quench = {icmp_rx_depacketizer_header[39:32], icmp_rx_depacketizer_header[47:40], icmp_rx_depacketizer_header[55:48], icmp_rx_depacketizer_header[63:56]};
assign icmp_rx_depacketizer_source_payload_error = icmp_rx_depacketizer_sink_payload_error;
assign icmp_rx_depacketizer_sink_last_be = icmp_rx_depacketizer_sink_last;
assign icmp_rx_depacketizer_new_last_be = {icmp_rx_depacketizer_sink_last_be};
assign icmp_rx_depacketizer_is_in_copy = (icmp_rx_depacketizer_is_ongoing0 | icmp_rx_depacketizer_is_ongoing1);
always @(*) begin
    icmp_rx_depacketizer_source_last <= 1'd0;
    if (icmp_rx_depacketizer_source_last_s) begin
        icmp_rx_depacketizer_source_last <= icmp_rx_depacketizer_source_last_b;
    end else begin
        icmp_rx_depacketizer_source_last <= icmp_rx_depacketizer_source_last_a;
    end
end
always @(*) begin
    icmp_rx_depacketizer_count_fsm0_next_value2 <= 3'd0;
    icmp_rx_depacketizer_count_fsm0_next_value_ce2 <= 1'd0;
    icmp_rx_depacketizer_delayed_last_be_fsm1_next_value1 <= 1'd0;
    icmp_rx_depacketizer_delayed_last_be_fsm1_next_value_ce1 <= 1'd0;
    icmp_rx_depacketizer_fsm_from_idle_fsm0_next_value3 <= 1'd0;
    icmp_rx_depacketizer_fsm_from_idle_fsm0_next_value_ce3 <= 1'd0;
    icmp_rx_depacketizer_is_ongoing0 <= 1'd0;
    icmp_rx_depacketizer_is_ongoing1 <= 1'd0;
    icmp_rx_depacketizer_is_ongoing2 <= 1'd0;
    icmp_rx_depacketizer_is_ongoing3 <= 1'd0;
    icmp_rx_depacketizer_sink_ready <= 1'd0;
    icmp_rx_depacketizer_source_last_a <= 1'd0;
    icmp_rx_depacketizer_source_last_b <= 1'd0;
    icmp_rx_depacketizer_source_last_s <= 1'd0;
    icmp_rx_depacketizer_source_payload_data <= 8'd0;
    icmp_rx_depacketizer_source_payload_last_be <= 1'd0;
    icmp_rx_depacketizer_source_valid <= 1'd0;
    icmp_rx_depacketizer_sr_shift <= 1'd0;
    liteethicmprx_fsm0_next_state <= 2'd0;
    liteethicmprx_fsm1_next_state <= 1'd0;
    liteethicmprx_fsm0_next_state <= liteethicmprx_fsm0_state;
    case (liteethicmprx_fsm0_state)
        1'd1: begin
            icmp_rx_depacketizer_sink_ready <= 1'd1;
            if (icmp_rx_depacketizer_sink_valid) begin
                icmp_rx_depacketizer_count_fsm0_next_value2 <= (icmp_rx_depacketizer_count + 1'd1);
                icmp_rx_depacketizer_count_fsm0_next_value_ce2 <= 1'd1;
                icmp_rx_depacketizer_sr_shift <= 1'd1;
                if ((icmp_rx_depacketizer_count == 3'd7)) begin
                    liteethicmprx_fsm0_next_state <= 2'd2;
                    icmp_rx_depacketizer_count_fsm0_next_value2 <= (icmp_rx_depacketizer_count + 1'd1);
                    icmp_rx_depacketizer_count_fsm0_next_value_ce2 <= 1'd1;
                end
            end
        end
        2'd2: begin
            icmp_rx_depacketizer_source_valid <= (icmp_rx_depacketizer_sink_valid | icmp_rx_depacketizer_sink_d_last);
            icmp_rx_depacketizer_source_last_a <= (icmp_rx_depacketizer_sink_last | icmp_rx_depacketizer_sink_d_last);
            icmp_rx_depacketizer_sink_ready <= icmp_rx_depacketizer_source_ready;
            icmp_rx_depacketizer_source_payload_data <= icmp_rx_depacketizer_sink_payload_data;
            if ((icmp_rx_depacketizer_source_valid & icmp_rx_depacketizer_source_ready)) begin
                if (icmp_rx_depacketizer_source_last) begin
                    liteethicmprx_fsm0_next_state <= 1'd0;
                end
            end
            icmp_rx_depacketizer_is_ongoing0 <= 1'd1;
            icmp_rx_depacketizer_is_ongoing2 <= 1'd1;
        end
        2'd3: begin
            icmp_rx_depacketizer_is_ongoing1 <= 1'd1;
            icmp_rx_depacketizer_is_ongoing3 <= 1'd1;
        end
        default: begin
            icmp_rx_depacketizer_sink_ready <= 1'd1;
            icmp_rx_depacketizer_count_fsm0_next_value2 <= 1'd1;
            icmp_rx_depacketizer_count_fsm0_next_value_ce2 <= 1'd1;
            if (icmp_rx_depacketizer_sink_valid) begin
                icmp_rx_depacketizer_sr_shift <= 1'd1;
                icmp_rx_depacketizer_fsm_from_idle_fsm0_next_value3 <= 1'd1;
                icmp_rx_depacketizer_fsm_from_idle_fsm0_next_value_ce3 <= 1'd1;
                if (1'd0) begin
                    liteethicmprx_fsm0_next_state <= 2'd2;
                end else begin
                    liteethicmprx_fsm0_next_state <= 1'd1;
                end
            end
        end
    endcase
    liteethicmprx_fsm1_next_state <= liteethicmprx_fsm1_state;
    case (liteethicmprx_fsm1_state)
        1'd1: begin
            icmp_rx_depacketizer_source_last_b <= 1'd1;
            icmp_rx_depacketizer_source_last_s <= 1'd1;
            icmp_rx_depacketizer_source_payload_last_be <= icmp_rx_depacketizer_delayed_last_be;
            icmp_rx_depacketizer_sink_ready <= 1'd0;
            if ((icmp_rx_depacketizer_source_ready & icmp_rx_depacketizer_source_valid)) begin
                liteethicmprx_fsm1_next_state <= 1'd0;
            end
        end
        default: begin
            if (((icmp_rx_depacketizer_sink_valid & icmp_rx_depacketizer_sink_last) & (icmp_rx_depacketizer_sink_last_be > icmp_rx_depacketizer_new_last_be))) begin
                icmp_rx_depacketizer_source_last_b <= 1'd0;
                icmp_rx_depacketizer_source_last_s <= 1'd1;
                icmp_rx_depacketizer_source_payload_last_be <= 1'd0;
                if (((icmp_rx_depacketizer_source_ready & icmp_rx_depacketizer_source_valid) | ((~icmp_rx_depacketizer_was_in_copy) & icmp_rx_depacketizer_is_in_copy))) begin
                    icmp_rx_depacketizer_delayed_last_be_fsm1_next_value1 <= icmp_rx_depacketizer_new_last_be;
                    icmp_rx_depacketizer_delayed_last_be_fsm1_next_value_ce1 <= 1'd1;
                    liteethicmprx_fsm1_next_state <= 1'd1;
                end
            end else begin
                if (icmp_rx_depacketizer_sink_last) begin
                    icmp_rx_depacketizer_source_last_b <= 1'd1;
                    icmp_rx_depacketizer_source_last_s <= 1'd1;
                    icmp_rx_depacketizer_source_payload_last_be <= icmp_rx_depacketizer_new_last_be;
                end
            end
            if ((icmp_rx_depacketizer_is_ongoing2 | (icmp_rx_depacketizer_is_ongoing3 & (~icmp_rx_depacketizer_fsm_from_idle)))) begin
                icmp_rx_depacketizer_sink_ready <= icmp_rx_depacketizer_source_ready;
            end else begin
                icmp_rx_depacketizer_sink_ready <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    icmp_rx_depacketizer_source_ready <= 1'd0;
    icmp_rx_source_source_valid <= 1'd0;
    liteethicmprx_next_state <= 2'd0;
    liteethicmprx_next_state <= liteethicmprx_state;
    case (liteethicmprx_state)
        1'd1: begin
            icmp_rx_source_source_valid <= icmp_rx_depacketizer_source_valid;
            icmp_rx_depacketizer_source_ready <= icmp_rx_source_source_ready;
            if ((icmp_rx_source_source_valid & icmp_rx_source_source_ready)) begin
                if (icmp_rx_source_source_last) begin
                    liteethicmprx_next_state <= 1'd0;
                end
            end
        end
        2'd2: begin
            icmp_rx_depacketizer_source_ready <= 1'd1;
            if (((icmp_rx_depacketizer_source_valid & icmp_rx_depacketizer_source_last) & icmp_rx_depacketizer_source_ready)) begin
                liteethicmprx_next_state <= 1'd0;
            end
        end
        default: begin
            if (icmp_rx_depacketizer_source_valid) begin
                liteethicmprx_next_state <= 2'd2;
                if ((icmp_rx_sink_sink_param_protocol == 1'd1)) begin
                    if ((icmp_rx_depacketizer_source_param_msgtype == 4'd8)) begin
                        liteethicmprx_next_state <= 1'd1;
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    icmp_echo_sink_ready <= 1'd0;
    icmp_echo_sink_sink_first <= 1'd0;
    icmp_echo_sink_sink_last <= 1'd0;
    icmp_echo_sink_sink_param_checksum <= 16'd0;
    icmp_echo_sink_sink_param_code <= 8'd0;
    icmp_echo_sink_sink_param_ip_address <= 32'd0;
    icmp_echo_sink_sink_param_length <= 16'd0;
    icmp_echo_sink_sink_param_msgtype <= 8'd0;
    icmp_echo_sink_sink_param_quench <= 32'd0;
    icmp_echo_sink_sink_payload_data <= 8'd0;
    icmp_echo_sink_sink_payload_error <= 1'd0;
    icmp_echo_sink_sink_payload_last_be <= 1'd0;
    icmp_echo_sink_sink_valid <= 1'd0;
    if ((icmp_echo_sink_param_length <= 8'd128)) begin
        icmp_echo_sink_sink_valid <= icmp_echo_sink_valid;
        icmp_echo_sink_ready <= icmp_echo_sink_sink_ready;
        icmp_echo_sink_sink_first <= icmp_echo_sink_first;
        icmp_echo_sink_sink_last <= icmp_echo_sink_last;
        icmp_echo_sink_sink_payload_data <= icmp_echo_sink_payload_data;
        icmp_echo_sink_sink_payload_last_be <= icmp_echo_sink_payload_last_be;
        icmp_echo_sink_sink_payload_error <= icmp_echo_sink_payload_error;
        icmp_echo_sink_sink_param_checksum <= icmp_echo_sink_param_checksum;
        icmp_echo_sink_sink_param_code <= icmp_echo_sink_param_code;
        icmp_echo_sink_sink_param_msgtype <= icmp_echo_sink_param_msgtype;
        icmp_echo_sink_sink_param_quench <= icmp_echo_sink_param_quench;
        icmp_echo_sink_sink_param_ip_address <= icmp_echo_sink_param_ip_address;
        icmp_echo_sink_sink_param_length <= icmp_echo_sink_param_length;
    end else begin
        icmp_echo_sink_ready <= 1'd1;
    end
end
assign icmp_echo_source_valid = icmp_echo_source_source_valid;
assign icmp_echo_source_source_ready = icmp_echo_source_ready;
assign icmp_echo_source_first = icmp_echo_source_source_first;
assign icmp_echo_source_last = icmp_echo_source_source_last;
assign icmp_echo_source_payload_data = icmp_echo_source_source_payload_data;
assign icmp_echo_source_payload_last_be = icmp_echo_source_source_payload_last_be;
assign icmp_echo_source_payload_error = icmp_echo_source_source_payload_error;
assign icmp_echo_source_param_code = icmp_echo_source_source_param_code;
assign icmp_echo_source_param_quench = icmp_echo_source_source_param_quench;
assign icmp_echo_source_param_ip_address = icmp_echo_source_source_param_ip_address;
assign icmp_echo_source_param_length = icmp_echo_source_source_param_length;
always @(*) begin
    icmp_echo_source_param_msgtype <= 8'd0;
    icmp_echo_source_param_msgtype <= icmp_echo_source_source_param_msgtype;
    icmp_echo_source_param_msgtype <= 1'd0;
end
assign icmp_echo_source_param_checksum = ((icmp_echo_source_source_param_checksum + 12'd2048) + (icmp_echo_source_source_param_checksum >= 16'd63488));
assign icmp_echo_param_fifo_sink_param_checksum = icmp_echo_sink_sink_param_checksum;
assign icmp_echo_param_fifo_sink_param_code = icmp_echo_sink_sink_param_code;
assign icmp_echo_param_fifo_sink_param_msgtype = icmp_echo_sink_sink_param_msgtype;
assign icmp_echo_param_fifo_sink_param_quench = icmp_echo_sink_sink_param_quench;
assign icmp_echo_param_fifo_sink_param_ip_address = icmp_echo_sink_sink_param_ip_address;
assign icmp_echo_param_fifo_sink_param_length = icmp_echo_sink_sink_param_length;
assign icmp_echo_payload_fifo_sink_last = icmp_echo_sink_sink_last;
assign icmp_echo_payload_fifo_sink_payload_data = icmp_echo_sink_sink_payload_data;
assign icmp_echo_payload_fifo_sink_payload_last_be = icmp_echo_sink_sink_payload_last_be;
assign icmp_echo_payload_fifo_sink_payload_error = icmp_echo_sink_sink_payload_error;
assign icmp_echo_param_fifo_sink_valid = (icmp_echo_sink_sink_valid & icmp_echo_sink_sink_last);
assign icmp_echo_payload_fifo_sink_valid = (icmp_echo_sink_sink_valid & icmp_echo_param_fifo_sink_ready);
assign icmp_echo_sink_sink_ready = (icmp_echo_param_fifo_sink_ready & icmp_echo_payload_fifo_sink_ready);
assign icmp_echo_source_source_valid = icmp_echo_param_fifo_source_valid;
assign icmp_echo_source_source_param_checksum = icmp_echo_param_fifo_source_param_checksum;
assign icmp_echo_source_source_param_code = icmp_echo_param_fifo_source_param_code;
assign icmp_echo_source_source_param_msgtype = icmp_echo_param_fifo_source_param_msgtype;
assign icmp_echo_source_source_param_quench = icmp_echo_param_fifo_source_param_quench;
assign icmp_echo_source_source_param_ip_address = icmp_echo_param_fifo_source_param_ip_address;
assign icmp_echo_source_source_param_length = icmp_echo_param_fifo_source_param_length;
always @(*) begin
    icmp_echo_source_source_first <= 1'd0;
    icmp_echo_source_source_first <= icmp_echo_param_fifo_source_first;
    icmp_echo_source_source_first <= icmp_echo_payload_fifo_source_first;
end
assign icmp_echo_source_source_last = icmp_echo_payload_fifo_source_last;
assign icmp_echo_source_source_payload_data = icmp_echo_payload_fifo_source_payload_data;
assign icmp_echo_source_source_payload_last_be = icmp_echo_payload_fifo_source_payload_last_be;
assign icmp_echo_source_source_payload_error = icmp_echo_payload_fifo_source_payload_error;
assign icmp_echo_param_fifo_source_ready = ((icmp_echo_source_source_valid & icmp_echo_source_source_last) & icmp_echo_source_source_ready);
assign icmp_echo_payload_fifo_source_ready = (icmp_echo_source_source_valid & icmp_echo_source_source_ready);
assign icmp_echo_payload_fifo_syncfifo_din = {icmp_echo_payload_fifo_fifo_in_last, icmp_echo_payload_fifo_fifo_in_first, icmp_echo_payload_fifo_fifo_in_payload_error, icmp_echo_payload_fifo_fifo_in_payload_last_be, icmp_echo_payload_fifo_fifo_in_payload_data};
assign {icmp_echo_payload_fifo_fifo_out_last, icmp_echo_payload_fifo_fifo_out_first, icmp_echo_payload_fifo_fifo_out_payload_error, icmp_echo_payload_fifo_fifo_out_payload_last_be, icmp_echo_payload_fifo_fifo_out_payload_data} = icmp_echo_payload_fifo_syncfifo_dout;
assign icmp_echo_payload_fifo_sink_ready = icmp_echo_payload_fifo_syncfifo_writable;
assign icmp_echo_payload_fifo_syncfifo_we = icmp_echo_payload_fifo_sink_valid;
assign icmp_echo_payload_fifo_fifo_in_first = icmp_echo_payload_fifo_sink_first;
assign icmp_echo_payload_fifo_fifo_in_last = icmp_echo_payload_fifo_sink_last;
assign icmp_echo_payload_fifo_fifo_in_payload_data = icmp_echo_payload_fifo_sink_payload_data;
assign icmp_echo_payload_fifo_fifo_in_payload_last_be = icmp_echo_payload_fifo_sink_payload_last_be;
assign icmp_echo_payload_fifo_fifo_in_payload_error = icmp_echo_payload_fifo_sink_payload_error;
assign icmp_echo_payload_fifo_source_valid = icmp_echo_payload_fifo_readable;
assign icmp_echo_payload_fifo_source_first = icmp_echo_payload_fifo_fifo_out_first;
assign icmp_echo_payload_fifo_source_last = icmp_echo_payload_fifo_fifo_out_last;
assign icmp_echo_payload_fifo_source_payload_data = icmp_echo_payload_fifo_fifo_out_payload_data;
assign icmp_echo_payload_fifo_source_payload_last_be = icmp_echo_payload_fifo_fifo_out_payload_last_be;
assign icmp_echo_payload_fifo_source_payload_error = icmp_echo_payload_fifo_fifo_out_payload_error;
assign icmp_echo_payload_fifo_re = icmp_echo_payload_fifo_source_ready;
assign icmp_echo_payload_fifo_syncfifo_re = (icmp_echo_payload_fifo_syncfifo_readable & ((~icmp_echo_payload_fifo_readable) | icmp_echo_payload_fifo_re));
assign icmp_echo_payload_fifo_level1 = (icmp_echo_payload_fifo_level0 + icmp_echo_payload_fifo_readable);
always @(*) begin
    icmp_echo_payload_fifo_wrport_adr <= 7'd0;
    if (icmp_echo_payload_fifo_replace) begin
        icmp_echo_payload_fifo_wrport_adr <= (icmp_echo_payload_fifo_produce - 1'd1);
    end else begin
        icmp_echo_payload_fifo_wrport_adr <= icmp_echo_payload_fifo_produce;
    end
end
assign icmp_echo_payload_fifo_wrport_dat_w = icmp_echo_payload_fifo_syncfifo_din;
assign icmp_echo_payload_fifo_wrport_we = (icmp_echo_payload_fifo_syncfifo_we & (icmp_echo_payload_fifo_syncfifo_writable | icmp_echo_payload_fifo_replace));
assign icmp_echo_payload_fifo_do_read = (icmp_echo_payload_fifo_syncfifo_readable & icmp_echo_payload_fifo_syncfifo_re);
assign icmp_echo_payload_fifo_rdport_adr = icmp_echo_payload_fifo_consume;
assign icmp_echo_payload_fifo_syncfifo_dout = icmp_echo_payload_fifo_rdport_dat_r;
assign icmp_echo_payload_fifo_rdport_re = icmp_echo_payload_fifo_do_read;
assign icmp_echo_payload_fifo_syncfifo_writable = (icmp_echo_payload_fifo_level0 != 8'd128);
assign icmp_echo_payload_fifo_syncfifo_readable = (icmp_echo_payload_fifo_level0 != 1'd0);
assign icmp_echo_param_fifo_syncfifo_din = {icmp_echo_param_fifo_fifo_in_last, icmp_echo_param_fifo_fifo_in_first, icmp_echo_param_fifo_fifo_in_param_length, icmp_echo_param_fifo_fifo_in_param_ip_address, icmp_echo_param_fifo_fifo_in_param_quench, icmp_echo_param_fifo_fifo_in_param_msgtype, icmp_echo_param_fifo_fifo_in_param_code, icmp_echo_param_fifo_fifo_in_param_checksum};
assign {icmp_echo_param_fifo_fifo_out_last, icmp_echo_param_fifo_fifo_out_first, icmp_echo_param_fifo_fifo_out_param_length, icmp_echo_param_fifo_fifo_out_param_ip_address, icmp_echo_param_fifo_fifo_out_param_quench, icmp_echo_param_fifo_fifo_out_param_msgtype, icmp_echo_param_fifo_fifo_out_param_code, icmp_echo_param_fifo_fifo_out_param_checksum} = icmp_echo_param_fifo_syncfifo_dout;
assign icmp_echo_param_fifo_sink_ready = icmp_echo_param_fifo_syncfifo_writable;
assign icmp_echo_param_fifo_syncfifo_we = icmp_echo_param_fifo_sink_valid;
assign icmp_echo_param_fifo_fifo_in_first = icmp_echo_param_fifo_sink_first;
assign icmp_echo_param_fifo_fifo_in_last = icmp_echo_param_fifo_sink_last;
assign icmp_echo_param_fifo_fifo_in_param_checksum = icmp_echo_param_fifo_sink_param_checksum;
assign icmp_echo_param_fifo_fifo_in_param_code = icmp_echo_param_fifo_sink_param_code;
assign icmp_echo_param_fifo_fifo_in_param_msgtype = icmp_echo_param_fifo_sink_param_msgtype;
assign icmp_echo_param_fifo_fifo_in_param_quench = icmp_echo_param_fifo_sink_param_quench;
assign icmp_echo_param_fifo_fifo_in_param_ip_address = icmp_echo_param_fifo_sink_param_ip_address;
assign icmp_echo_param_fifo_fifo_in_param_length = icmp_echo_param_fifo_sink_param_length;
assign icmp_echo_param_fifo_source_valid = icmp_echo_param_fifo_readable;
assign icmp_echo_param_fifo_source_first = icmp_echo_param_fifo_fifo_out_first;
assign icmp_echo_param_fifo_source_last = icmp_echo_param_fifo_fifo_out_last;
assign icmp_echo_param_fifo_source_param_checksum = icmp_echo_param_fifo_fifo_out_param_checksum;
assign icmp_echo_param_fifo_source_param_code = icmp_echo_param_fifo_fifo_out_param_code;
assign icmp_echo_param_fifo_source_param_msgtype = icmp_echo_param_fifo_fifo_out_param_msgtype;
assign icmp_echo_param_fifo_source_param_quench = icmp_echo_param_fifo_fifo_out_param_quench;
assign icmp_echo_param_fifo_source_param_ip_address = icmp_echo_param_fifo_fifo_out_param_ip_address;
assign icmp_echo_param_fifo_source_param_length = icmp_echo_param_fifo_fifo_out_param_length;
assign icmp_echo_param_fifo_re = icmp_echo_param_fifo_source_ready;
assign icmp_echo_param_fifo_syncfifo_re = (icmp_echo_param_fifo_syncfifo_readable & ((~icmp_echo_param_fifo_readable) | icmp_echo_param_fifo_re));
assign icmp_echo_param_fifo_level1 = (icmp_echo_param_fifo_level0 + icmp_echo_param_fifo_readable);
always @(*) begin
    icmp_echo_param_fifo_wrport_adr <= 1'd0;
    if (icmp_echo_param_fifo_replace) begin
        icmp_echo_param_fifo_wrport_adr <= (icmp_echo_param_fifo_produce - 1'd1);
    end else begin
        icmp_echo_param_fifo_wrport_adr <= icmp_echo_param_fifo_produce;
    end
end
assign icmp_echo_param_fifo_wrport_dat_w = icmp_echo_param_fifo_syncfifo_din;
assign icmp_echo_param_fifo_wrport_we = (icmp_echo_param_fifo_syncfifo_we & (icmp_echo_param_fifo_syncfifo_writable | icmp_echo_param_fifo_replace));
assign icmp_echo_param_fifo_do_read = (icmp_echo_param_fifo_syncfifo_readable & icmp_echo_param_fifo_syncfifo_re);
assign icmp_echo_param_fifo_rdport_adr = icmp_echo_param_fifo_consume;
assign icmp_echo_param_fifo_syncfifo_dout = icmp_echo_param_fifo_rdport_dat_r;
assign icmp_echo_param_fifo_rdport_re = icmp_echo_param_fifo_do_read;
assign icmp_echo_param_fifo_syncfifo_writable = (icmp_echo_param_fifo_level0 != 2'd2);
assign icmp_echo_param_fifo_syncfifo_readable = (icmp_echo_param_fifo_level0 != 1'd0);
assign ip_port_sink_valid = tx_source_source_valid;
assign tx_source_source_ready = ip_port_sink_ready;
assign ip_port_sink_first = tx_source_source_first;
assign ip_port_sink_last = tx_source_source_last;
assign ip_port_sink_payload_data = tx_source_source_payload_data;
assign ip_port_sink_payload_last_be = tx_source_source_payload_last_be;
assign ip_port_sink_payload_error = tx_source_source_payload_error;
assign ip_port_sink_param_length = tx_source_source_param_length;
assign ip_port_sink_param_protocol = tx_source_source_param_protocol;
assign ip_port_sink_param_ip_address = tx_source_source_param_ip_address;
assign rx_sink_sink_valid = ip_port_source_valid;
assign ip_port_source_ready = rx_sink_sink_ready;
assign rx_sink_sink_first = ip_port_source_first;
assign rx_sink_sink_last = ip_port_source_last;
assign rx_sink_sink_payload_data = ip_port_source_payload_data;
assign rx_sink_sink_payload_last_be = ip_port_source_payload_last_be;
assign rx_sink_sink_payload_error = ip_port_source_payload_error;
assign rx_sink_sink_param_length = ip_port_source_param_length;
assign rx_sink_sink_param_protocol = ip_port_source_param_protocol;
assign rx_sink_sink_param_ip_address = ip_port_source_param_ip_address;
assign tx_sink_sink_valid = crossbar_source_valid;
assign crossbar_source_ready = tx_sink_sink_ready;
assign tx_sink_sink_first = crossbar_source_first;
assign tx_sink_sink_last = crossbar_source_last;
assign tx_sink_sink_payload_data = crossbar_source_payload_data;
assign tx_sink_sink_payload_last_be = crossbar_source_payload_last_be;
assign tx_sink_sink_payload_error = crossbar_source_payload_error;
assign tx_sink_sink_param_src_port = crossbar_source_param_src_port;
assign tx_sink_sink_param_dst_port = crossbar_source_param_dst_port;
assign tx_sink_sink_param_ip_address = crossbar_source_param_ip_address;
assign tx_sink_sink_param_length = crossbar_source_param_length;
assign crossbar_sink_valid = rx_source_source_valid;
assign rx_source_source_ready = crossbar_sink_ready;
assign crossbar_sink_first = rx_source_source_first;
assign crossbar_sink_last = rx_source_source_last;
assign crossbar_sink_payload_data = rx_source_source_payload_data;
assign crossbar_sink_payload_last_be = rx_source_source_payload_last_be;
assign crossbar_sink_payload_error = rx_source_source_payload_error;
assign crossbar_sink_param_src_port = rx_source_source_param_src_port;
assign crossbar_sink_param_dst_port = rx_source_source_param_dst_port;
assign crossbar_sink_param_ip_address = rx_source_source_param_ip_address;
assign crossbar_sink_param_length = rx_source_source_param_length;
assign tx_packetizer_sink_valid = tx_sink_sink_valid;
assign tx_sink_sink_ready = tx_packetizer_sink_ready;
assign tx_packetizer_sink_last = tx_sink_sink_last;
assign tx_packetizer_sink_payload_data = tx_sink_sink_payload_data;
assign tx_packetizer_sink_payload_last_be = tx_sink_sink_payload_last_be;
assign tx_packetizer_sink_param_src_port = tx_sink_sink_param_src_port;
assign tx_packetizer_sink_param_dst_port = tx_sink_sink_param_dst_port;
assign tx_packetizer_sink_param_length = (tx_sink_sink_param_length + 4'd8);
assign tx_packetizer_sink_param_checksum = 1'd0;
always @(*) begin
    tx_packetizer_header <= 64'd0;
    tx_packetizer_header[63:48] <= {tx_packetizer_sink_param_checksum[7:0], tx_packetizer_sink_param_checksum[15:8]};
    tx_packetizer_header[31:16] <= {tx_packetizer_sink_param_dst_port[7:0], tx_packetizer_sink_param_dst_port[15:8]};
    tx_packetizer_header[47:32] <= {tx_packetizer_sink_param_length[7:0], tx_packetizer_sink_param_length[15:8]};
    tx_packetizer_header[15:0] <= {tx_packetizer_sink_param_src_port[7:0], tx_packetizer_sink_param_src_port[15:8]};
end
assign tx_packetizer_sink_last_be = tx_packetizer_sink_last;
assign tx_packetizer_new_last_be = {tx_packetizer_sink_last_be};
assign tx_packetizer_in_data_copy = (tx_packetizer_is_ongoing0 | tx_packetizer_is_ongoing1);
always @(*) begin
    tx_packetizer_source_last <= 1'd0;
    if (tx_packetizer_source_last_s) begin
        tx_packetizer_source_last <= tx_packetizer_source_last_b;
    end else begin
        tx_packetizer_source_last <= tx_packetizer_source_last_a;
    end
end
assign tx_packetizer_source_payload_error = tx_packetizer_sink_payload_error;
always @(*) begin
    liteethudp_liteethudptx_fsm0_next_state <= 2'd0;
    liteethudp_liteethudptx_fsm1_next_state <= 1'd0;
    tx_packetizer_count_liteethudp_fsm0_next_value0 <= 3'd0;
    tx_packetizer_count_liteethudp_fsm0_next_value_ce0 <= 1'd0;
    tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value0 <= 1'd0;
    tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value_ce0 <= 1'd0;
    tx_packetizer_fsm_from_idle_liteethudp_fsm0_next_value1 <= 1'd0;
    tx_packetizer_fsm_from_idle_liteethudp_fsm0_next_value_ce1 <= 1'd0;
    tx_packetizer_is_ongoing0 <= 1'd0;
    tx_packetizer_is_ongoing1 <= 1'd0;
    tx_packetizer_is_ongoing2 <= 1'd0;
    tx_packetizer_sink_ready <= 1'd0;
    tx_packetizer_source_last_a <= 1'd0;
    tx_packetizer_source_last_b <= 1'd0;
    tx_packetizer_source_last_s <= 1'd0;
    tx_packetizer_source_payload_data <= 8'd0;
    tx_packetizer_source_payload_last_be <= 1'd0;
    tx_packetizer_source_valid <= 1'd0;
    tx_packetizer_sr_load <= 1'd0;
    tx_packetizer_sr_shift <= 1'd0;
    liteethudp_liteethudptx_fsm0_next_state <= liteethudp_liteethudptx_fsm0_state;
    case (liteethudp_liteethudptx_fsm0_state)
        1'd1: begin
            tx_packetizer_source_valid <= 1'd1;
            tx_packetizer_source_last_a <= 1'd0;
            tx_packetizer_source_payload_data <= tx_packetizer_sr[63:8];
            if ((tx_packetizer_source_valid & tx_packetizer_source_ready)) begin
                tx_packetizer_sr_shift <= 1'd1;
                if ((tx_packetizer_count == 3'd7)) begin
                    tx_packetizer_sr_shift <= 1'd0;
                    liteethudp_liteethudptx_fsm0_next_state <= 2'd2;
                    tx_packetizer_count_liteethudp_fsm0_next_value0 <= (tx_packetizer_count + 1'd1);
                    tx_packetizer_count_liteethudp_fsm0_next_value_ce0 <= 1'd1;
                end else begin
                    tx_packetizer_count_liteethudp_fsm0_next_value0 <= (tx_packetizer_count + 1'd1);
                    tx_packetizer_count_liteethudp_fsm0_next_value_ce0 <= 1'd1;
                end
            end
        end
        2'd2: begin
            tx_packetizer_source_valid <= tx_packetizer_sink_valid;
            tx_packetizer_source_last_a <= tx_packetizer_sink_last;
            tx_packetizer_source_payload_data <= tx_packetizer_sink_payload_data;
            if ((tx_packetizer_source_valid & tx_packetizer_source_ready)) begin
                tx_packetizer_sink_ready <= 1'd1;
                if (tx_packetizer_source_last) begin
                    liteethudp_liteethudptx_fsm0_next_state <= 1'd0;
                end
            end
            tx_packetizer_is_ongoing0 <= 1'd1;
        end
        2'd3: begin
            tx_packetizer_is_ongoing1 <= 1'd1;
        end
        default: begin
            tx_packetizer_sink_ready <= 1'd1;
            tx_packetizer_count_liteethudp_fsm0_next_value0 <= 1'd1;
            tx_packetizer_count_liteethudp_fsm0_next_value_ce0 <= 1'd1;
            if (tx_packetizer_sink_valid) begin
                tx_packetizer_sink_ready <= 1'd0;
                tx_packetizer_source_valid <= 1'd1;
                tx_packetizer_source_last_a <= 1'd0;
                tx_packetizer_source_payload_data <= tx_packetizer_header[7:0];
                if ((tx_packetizer_source_valid & tx_packetizer_source_ready)) begin
                    tx_packetizer_sr_load <= 1'd1;
                    tx_packetizer_fsm_from_idle_liteethudp_fsm0_next_value1 <= 1'd1;
                    tx_packetizer_fsm_from_idle_liteethudp_fsm0_next_value_ce1 <= 1'd1;
                    if (1'd0) begin
                        liteethudp_liteethudptx_fsm0_next_state <= 2'd2;
                    end else begin
                        liteethudp_liteethudptx_fsm0_next_state <= 1'd1;
                    end
                end
            end
            tx_packetizer_is_ongoing2 <= 1'd1;
        end
    endcase
    liteethudp_liteethudptx_fsm1_next_state <= liteethudp_liteethudptx_fsm1_state;
    case (liteethudp_liteethudptx_fsm1_state)
        1'd1: begin
            tx_packetizer_source_last_b <= 1'd1;
            tx_packetizer_source_last_s <= 1'd1;
            tx_packetizer_source_payload_last_be <= tx_packetizer_delayed_last_be;
            tx_packetizer_sink_ready <= 1'd0;
            if (tx_packetizer_source_ready) begin
                liteethudp_liteethudptx_fsm1_next_state <= 1'd0;
            end
        end
        default: begin
            if (((tx_packetizer_in_data_copy & tx_packetizer_sink_last) & (tx_packetizer_sink_last_be > tx_packetizer_new_last_be))) begin
                tx_packetizer_source_last_b <= 1'd0;
                tx_packetizer_source_last_s <= 1'd1;
                tx_packetizer_source_payload_last_be <= 1'd0;
                if ((tx_packetizer_source_ready & tx_packetizer_source_valid)) begin
                    tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value0 <= tx_packetizer_new_last_be;
                    tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value_ce0 <= 1'd1;
                    liteethudp_liteethudptx_fsm1_next_state <= 1'd1;
                end
            end else begin
                if (tx_packetizer_in_data_copy) begin
                    tx_packetizer_source_last_b <= tx_packetizer_sink_last;
                    tx_packetizer_source_last_s <= 1'd1;
                    tx_packetizer_source_payload_last_be <= tx_packetizer_new_last_be;
                end
            end
            if (tx_packetizer_in_data_copy) begin
                tx_packetizer_sink_ready <= tx_packetizer_source_ready;
            end else begin
                if (tx_packetizer_is_ongoing2) begin
                    tx_packetizer_sink_ready <= (~tx_packetizer_sink_valid);
                end
            end
        end
    endcase
end
always @(*) begin
    liteethudp_liteethudptx_next_state <= 1'd0;
    tx_packetizer_source_ready <= 1'd0;
    tx_source_source_first <= 1'd0;
    tx_source_source_last <= 1'd0;
    tx_source_source_param_ip_address <= 32'd0;
    tx_source_source_param_length <= 16'd0;
    tx_source_source_param_protocol <= 8'd0;
    tx_source_source_payload_data <= 8'd0;
    tx_source_source_payload_error <= 1'd0;
    tx_source_source_payload_last_be <= 1'd0;
    tx_source_source_valid <= 1'd0;
    liteethudp_liteethudptx_next_state <= liteethudp_liteethudptx_state;
    case (liteethudp_liteethudptx_state)
        1'd1: begin
            tx_source_source_valid <= tx_packetizer_source_valid;
            tx_packetizer_source_ready <= tx_source_source_ready;
            tx_source_source_first <= tx_packetizer_source_first;
            tx_source_source_last <= tx_packetizer_source_last;
            tx_source_source_payload_data <= tx_packetizer_source_payload_data;
            tx_source_source_payload_last_be <= tx_packetizer_source_payload_last_be;
            tx_source_source_payload_error <= tx_packetizer_source_payload_error;
            tx_source_source_param_length <= tx_packetizer_source_param_length;
            tx_source_source_param_protocol <= tx_packetizer_source_param_protocol;
            tx_source_source_param_ip_address <= tx_packetizer_source_param_ip_address;
            tx_source_source_param_length <= tx_packetizer_sink_param_length;
            tx_source_source_param_protocol <= 5'd17;
            tx_source_source_param_ip_address <= tx_sink_sink_param_ip_address;
            if ((tx_source_source_valid & tx_source_source_ready)) begin
                if (tx_source_source_last) begin
                    liteethudp_liteethudptx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            if (tx_packetizer_source_valid) begin
                liteethudp_liteethudptx_next_state <= 1'd1;
            end
        end
    endcase
end
assign rx_depacketizer_sink_valid = rx_sink_sink_valid;
assign rx_sink_sink_ready = rx_depacketizer_sink_ready;
assign rx_depacketizer_sink_first = rx_sink_sink_first;
assign rx_depacketizer_sink_last = rx_sink_sink_last;
assign rx_depacketizer_sink_payload_data = rx_sink_sink_payload_data;
assign rx_depacketizer_sink_payload_last_be = rx_sink_sink_payload_last_be;
assign rx_depacketizer_sink_payload_error = rx_sink_sink_payload_error;
assign rx_depacketizer_sink_param_length = rx_sink_sink_param_length;
assign rx_depacketizer_sink_param_protocol = rx_sink_sink_param_protocol;
assign rx_depacketizer_sink_param_ip_address = rx_sink_sink_param_ip_address;
assign rx_source_source_payload_data = rx_depacketizer_source_payload_data;
assign rx_source_source_payload_error = rx_depacketizer_source_payload_error;
assign rx_source_source_param_dst_port = rx_depacketizer_source_param_dst_port;
assign rx_source_source_param_src_port = rx_depacketizer_source_param_src_port;
assign rx_source_source_param_ip_address = rx_sink_sink_param_ip_address;
assign rx_source_source_param_length = (rx_depacketizer_source_param_length - 4'd8);
assign rx_depacketizer_header = rx_depacketizer_sr;
assign rx_depacketizer_source_param_checksum = {rx_depacketizer_header[55:48], rx_depacketizer_header[63:56]};
assign rx_depacketizer_source_param_dst_port = {rx_depacketizer_header[23:16], rx_depacketizer_header[31:24]};
assign rx_depacketizer_source_param_length = {rx_depacketizer_header[39:32], rx_depacketizer_header[47:40]};
assign rx_depacketizer_source_param_src_port = {rx_depacketizer_header[7:0], rx_depacketizer_header[15:8]};
assign rx_depacketizer_source_payload_error = rx_depacketizer_sink_payload_error;
assign rx_depacketizer_sink_last_be = rx_depacketizer_sink_last;
assign rx_depacketizer_new_last_be = {rx_depacketizer_sink_last_be};
assign rx_depacketizer_is_in_copy = (rx_depacketizer_is_ongoing0 | rx_depacketizer_is_ongoing1);
always @(*) begin
    rx_depacketizer_source_last <= 1'd0;
    if (rx_depacketizer_source_last_s) begin
        rx_depacketizer_source_last <= rx_depacketizer_source_last_b;
    end else begin
        rx_depacketizer_source_last <= rx_depacketizer_source_last_a;
    end
end
always @(*) begin
    liteethudp_liteethudprx_fsm0_next_state <= 2'd0;
    liteethudp_liteethudprx_fsm1_next_state <= 1'd0;
    rx_depacketizer_count_liteethudp_fsm0_next_value2 <= 3'd0;
    rx_depacketizer_count_liteethudp_fsm0_next_value_ce2 <= 1'd0;
    rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value1 <= 1'd0;
    rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value_ce1 <= 1'd0;
    rx_depacketizer_fsm_from_idle_liteethudp_fsm0_next_value3 <= 1'd0;
    rx_depacketizer_fsm_from_idle_liteethudp_fsm0_next_value_ce3 <= 1'd0;
    rx_depacketizer_is_ongoing0 <= 1'd0;
    rx_depacketizer_is_ongoing1 <= 1'd0;
    rx_depacketizer_is_ongoing2 <= 1'd0;
    rx_depacketizer_is_ongoing3 <= 1'd0;
    rx_depacketizer_sink_ready <= 1'd0;
    rx_depacketizer_source_last_a <= 1'd0;
    rx_depacketizer_source_last_b <= 1'd0;
    rx_depacketizer_source_last_s <= 1'd0;
    rx_depacketizer_source_payload_data <= 8'd0;
    rx_depacketizer_source_payload_last_be <= 1'd0;
    rx_depacketizer_source_valid <= 1'd0;
    rx_depacketizer_sr_shift <= 1'd0;
    liteethudp_liteethudprx_fsm0_next_state <= liteethudp_liteethudprx_fsm0_state;
    case (liteethudp_liteethudprx_fsm0_state)
        1'd1: begin
            rx_depacketizer_sink_ready <= 1'd1;
            if (rx_depacketizer_sink_valid) begin
                rx_depacketizer_count_liteethudp_fsm0_next_value2 <= (rx_depacketizer_count + 1'd1);
                rx_depacketizer_count_liteethudp_fsm0_next_value_ce2 <= 1'd1;
                rx_depacketizer_sr_shift <= 1'd1;
                if ((rx_depacketizer_count == 3'd7)) begin
                    liteethudp_liteethudprx_fsm0_next_state <= 2'd2;
                    rx_depacketizer_count_liteethudp_fsm0_next_value2 <= (rx_depacketizer_count + 1'd1);
                    rx_depacketizer_count_liteethudp_fsm0_next_value_ce2 <= 1'd1;
                end
            end
        end
        2'd2: begin
            rx_depacketizer_source_valid <= (rx_depacketizer_sink_valid | rx_depacketizer_sink_d_last);
            rx_depacketizer_source_last_a <= (rx_depacketizer_sink_last | rx_depacketizer_sink_d_last);
            rx_depacketizer_sink_ready <= rx_depacketizer_source_ready;
            rx_depacketizer_source_payload_data <= rx_depacketizer_sink_payload_data;
            if ((rx_depacketizer_source_valid & rx_depacketizer_source_ready)) begin
                if (rx_depacketizer_source_last) begin
                    liteethudp_liteethudprx_fsm0_next_state <= 1'd0;
                end
            end
            rx_depacketizer_is_ongoing0 <= 1'd1;
            rx_depacketizer_is_ongoing2 <= 1'd1;
        end
        2'd3: begin
            rx_depacketizer_is_ongoing1 <= 1'd1;
            rx_depacketizer_is_ongoing3 <= 1'd1;
        end
        default: begin
            rx_depacketizer_sink_ready <= 1'd1;
            rx_depacketizer_count_liteethudp_fsm0_next_value2 <= 1'd1;
            rx_depacketizer_count_liteethudp_fsm0_next_value_ce2 <= 1'd1;
            if (rx_depacketizer_sink_valid) begin
                rx_depacketizer_sr_shift <= 1'd1;
                rx_depacketizer_fsm_from_idle_liteethudp_fsm0_next_value3 <= 1'd1;
                rx_depacketizer_fsm_from_idle_liteethudp_fsm0_next_value_ce3 <= 1'd1;
                if (1'd0) begin
                    liteethudp_liteethudprx_fsm0_next_state <= 2'd2;
                end else begin
                    liteethudp_liteethudprx_fsm0_next_state <= 1'd1;
                end
            end
        end
    endcase
    liteethudp_liteethudprx_fsm1_next_state <= liteethudp_liteethudprx_fsm1_state;
    case (liteethudp_liteethudprx_fsm1_state)
        1'd1: begin
            rx_depacketizer_source_last_b <= 1'd1;
            rx_depacketizer_source_last_s <= 1'd1;
            rx_depacketizer_source_payload_last_be <= rx_depacketizer_delayed_last_be;
            rx_depacketizer_sink_ready <= 1'd0;
            if ((rx_depacketizer_source_ready & rx_depacketizer_source_valid)) begin
                liteethudp_liteethudprx_fsm1_next_state <= 1'd0;
            end
        end
        default: begin
            if (((rx_depacketizer_sink_valid & rx_depacketizer_sink_last) & (rx_depacketizer_sink_last_be > rx_depacketizer_new_last_be))) begin
                rx_depacketizer_source_last_b <= 1'd0;
                rx_depacketizer_source_last_s <= 1'd1;
                rx_depacketizer_source_payload_last_be <= 1'd0;
                if (((rx_depacketizer_source_ready & rx_depacketizer_source_valid) | ((~rx_depacketizer_was_in_copy) & rx_depacketizer_is_in_copy))) begin
                    rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value1 <= rx_depacketizer_new_last_be;
                    rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value_ce1 <= 1'd1;
                    liteethudp_liteethudprx_fsm1_next_state <= 1'd1;
                end
            end else begin
                if (rx_depacketizer_sink_last) begin
                    rx_depacketizer_source_last_b <= 1'd1;
                    rx_depacketizer_source_last_s <= 1'd1;
                    rx_depacketizer_source_payload_last_be <= rx_depacketizer_new_last_be;
                end
            end
            if ((rx_depacketizer_is_ongoing2 | (rx_depacketizer_is_ongoing3 & (~rx_depacketizer_fsm_from_idle)))) begin
                rx_depacketizer_sink_ready <= rx_depacketizer_source_ready;
            end else begin
                rx_depacketizer_sink_ready <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    liteethudp_liteethudprx_next_state <= 2'd0;
    rx_count_liteethudp_next_value <= 16'd0;
    rx_count_liteethudp_next_value_ce <= 1'd0;
    rx_depacketizer_source_ready <= 1'd0;
    rx_source_source_last <= 1'd0;
    rx_source_source_payload_last_be <= 1'd0;
    rx_source_source_valid <= 1'd0;
    liteethudp_liteethudprx_next_state <= liteethudp_liteethudprx_state;
    case (liteethudp_liteethudprx_state)
        1'd1: begin
            rx_source_source_valid <= rx_depacketizer_source_valid;
            rx_depacketizer_source_ready <= rx_source_source_ready;
            rx_source_source_last <= (rx_depacketizer_source_last | (rx_count >= rx_source_source_param_length));
            if (rx_depacketizer_source_payload_last_be) begin
                rx_source_source_payload_last_be <= rx_depacketizer_source_payload_last_be;
            end else begin
                if (rx_source_source_last) begin
                    case ((rx_source_source_param_length & 1'd0))
                        1'd1: begin
                            rx_source_source_payload_last_be <= 1'd1;
                        end
                        2'd2: begin
                            rx_source_source_payload_last_be <= 2'd2;
                        end
                        2'd3: begin
                            rx_source_source_payload_last_be <= 3'd4;
                        end
                        3'd4: begin
                            rx_source_source_payload_last_be <= 4'd8;
                        end
                        3'd5: begin
                            rx_source_source_payload_last_be <= 5'd16;
                        end
                        3'd6: begin
                            rx_source_source_payload_last_be <= 6'd32;
                        end
                        3'd7: begin
                            rx_source_source_payload_last_be <= 7'd64;
                        end
                        default: begin
                            rx_source_source_payload_last_be <= 1'd1;
                        end
                    endcase
                end
            end
            if ((rx_source_source_valid & rx_source_source_ready)) begin
                rx_count_liteethudp_next_value <= (rx_count + 1'd1);
                rx_count_liteethudp_next_value_ce <= 1'd1;
                if (rx_depacketizer_source_last) begin
                    liteethudp_liteethudprx_next_state <= 1'd0;
                end else begin
                    if (rx_source_source_last) begin
                        liteethudp_liteethudprx_next_state <= 2'd2;
                    end
                end
            end
        end
        2'd2: begin
            rx_depacketizer_source_ready <= 1'd1;
            if (((rx_depacketizer_source_valid & rx_depacketizer_source_last) & rx_depacketizer_source_ready)) begin
                liteethudp_liteethudprx_next_state <= 1'd0;
            end
        end
        default: begin
            rx_count_liteethudp_next_value <= 1'd1;
            rx_count_liteethudp_next_value_ce <= 1'd1;
            if (rx_depacketizer_source_valid) begin
                liteethudp_liteethudprx_next_state <= 2'd2;
                if ((rx_sink_sink_param_protocol == 5'd17)) begin
                    liteethudp_liteethudprx_next_state <= 1'd1;
                end
            end
        end
    endcase
end
assign liteethudpstreamer0_tx_cdc_sink_valid = liteethudpstreamer0_user_port_sink_valid;
assign liteethudpstreamer0_user_port_sink_ready = liteethudpstreamer0_tx_cdc_sink_ready;
assign liteethudpstreamer0_tx_cdc_sink_first = liteethudpstreamer0_user_port_sink_first;
assign liteethudpstreamer0_tx_cdc_sink_last = liteethudpstreamer0_user_port_sink_last;
assign liteethudpstreamer0_tx_cdc_sink_payload_data = liteethudpstreamer0_user_port_sink_payload_data;
assign liteethudpstreamer0_tx_cdc_sink_payload_last_be = liteethudpstreamer0_user_port_sink_payload_last_be;
assign liteethudpstreamer0_tx_cdc_sink_payload_error = liteethudpstreamer0_user_port_sink_payload_error;
assign liteethudpstreamer0_tx_cdc_sink_param_src_port = liteethudpstreamer0_user_port_sink_param_src_port;
assign liteethudpstreamer0_tx_cdc_sink_param_dst_port = liteethudpstreamer0_user_port_sink_param_dst_port;
assign liteethudpstreamer0_tx_cdc_sink_param_ip_address = liteethudpstreamer0_user_port_sink_param_ip_address;
assign liteethudpstreamer0_tx_cdc_sink_param_length = liteethudpstreamer0_user_port_sink_param_length;
assign liteethudpstreamer0_tx_converter_sink_valid = liteethudpstreamer0_tx_cdc_source_valid;
assign liteethudpstreamer0_tx_cdc_source_ready = liteethudpstreamer0_tx_converter_sink_ready;
assign liteethudpstreamer0_tx_converter_sink_first = liteethudpstreamer0_tx_cdc_source_first;
assign liteethudpstreamer0_tx_converter_sink_last = liteethudpstreamer0_tx_cdc_source_last;
assign liteethudpstreamer0_tx_converter_sink_payload_data = liteethudpstreamer0_tx_cdc_source_payload_data;
assign liteethudpstreamer0_tx_converter_sink_payload_last_be = liteethudpstreamer0_tx_cdc_source_payload_last_be;
assign liteethudpstreamer0_tx_converter_sink_payload_error = liteethudpstreamer0_tx_cdc_source_payload_error;
assign liteethudpstreamer0_tx_converter_sink_param_src_port = liteethudpstreamer0_tx_cdc_source_param_src_port;
assign liteethudpstreamer0_tx_converter_sink_param_dst_port = liteethudpstreamer0_tx_cdc_source_param_dst_port;
assign liteethudpstreamer0_tx_converter_sink_param_ip_address = liteethudpstreamer0_tx_cdc_source_param_ip_address;
assign liteethudpstreamer0_tx_converter_sink_param_length = liteethudpstreamer0_tx_cdc_source_param_length;
assign liteethudpstreamer0_internal_port_sink_valid = liteethudpstreamer0_tx_converter_source_valid;
assign liteethudpstreamer0_tx_converter_source_ready = liteethudpstreamer0_internal_port_sink_ready;
assign liteethudpstreamer0_internal_port_sink_first = liteethudpstreamer0_tx_converter_source_first;
assign liteethudpstreamer0_internal_port_sink_last = liteethudpstreamer0_tx_converter_source_last;
assign liteethudpstreamer0_internal_port_sink_payload_data = liteethudpstreamer0_tx_converter_source_payload_data;
assign liteethudpstreamer0_internal_port_sink_payload_last_be = liteethudpstreamer0_tx_converter_source_payload_last_be;
assign liteethudpstreamer0_internal_port_sink_payload_error = liteethudpstreamer0_tx_converter_source_payload_error;
assign liteethudpstreamer0_internal_port_sink_param_src_port = liteethudpstreamer0_tx_converter_source_param_src_port;
assign liteethudpstreamer0_internal_port_sink_param_dst_port = liteethudpstreamer0_tx_converter_source_param_dst_port;
assign liteethudpstreamer0_internal_port_sink_param_ip_address = liteethudpstreamer0_tx_converter_source_param_ip_address;
assign liteethudpstreamer0_internal_port_sink_param_length = liteethudpstreamer0_tx_converter_source_param_length;
assign liteethudpstreamer0_rx_converter_sink_valid = liteethudpstreamer0_internal_port_source_valid;
assign liteethudpstreamer0_internal_port_source_ready = liteethudpstreamer0_rx_converter_sink_ready;
assign liteethudpstreamer0_rx_converter_sink_first = liteethudpstreamer0_internal_port_source_first;
assign liteethudpstreamer0_rx_converter_sink_last = liteethudpstreamer0_internal_port_source_last;
assign liteethudpstreamer0_rx_converter_sink_payload_data = liteethudpstreamer0_internal_port_source_payload_data;
assign liteethudpstreamer0_rx_converter_sink_payload_last_be = liteethudpstreamer0_internal_port_source_payload_last_be;
assign liteethudpstreamer0_rx_converter_sink_payload_error = liteethudpstreamer0_internal_port_source_payload_error;
assign liteethudpstreamer0_rx_converter_sink_param_src_port = liteethudpstreamer0_internal_port_source_param_src_port;
assign liteethudpstreamer0_rx_converter_sink_param_dst_port = liteethudpstreamer0_internal_port_source_param_dst_port;
assign liteethudpstreamer0_rx_converter_sink_param_ip_address = liteethudpstreamer0_internal_port_source_param_ip_address;
assign liteethudpstreamer0_rx_converter_sink_param_length = liteethudpstreamer0_internal_port_source_param_length;
assign liteethudpstreamer0_rx_cdc_sink_valid = liteethudpstreamer0_rx_converter_source_valid;
assign liteethudpstreamer0_rx_converter_source_ready = liteethudpstreamer0_rx_cdc_sink_ready;
assign liteethudpstreamer0_rx_cdc_sink_first = liteethudpstreamer0_rx_converter_source_first;
assign liteethudpstreamer0_rx_cdc_sink_last = liteethudpstreamer0_rx_converter_source_last;
assign liteethudpstreamer0_rx_cdc_sink_payload_data = liteethudpstreamer0_rx_converter_source_payload_data;
assign liteethudpstreamer0_rx_cdc_sink_payload_last_be = liteethudpstreamer0_rx_converter_source_payload_last_be;
assign liteethudpstreamer0_rx_cdc_sink_payload_error = liteethudpstreamer0_rx_converter_source_payload_error;
assign liteethudpstreamer0_rx_cdc_sink_param_src_port = liteethudpstreamer0_rx_converter_source_param_src_port;
assign liteethudpstreamer0_rx_cdc_sink_param_dst_port = liteethudpstreamer0_rx_converter_source_param_dst_port;
assign liteethudpstreamer0_rx_cdc_sink_param_ip_address = liteethudpstreamer0_rx_converter_source_param_ip_address;
assign liteethudpstreamer0_rx_cdc_sink_param_length = liteethudpstreamer0_rx_converter_source_param_length;
assign liteethudpstreamer0_user_port_source_valid = liteethudpstreamer0_rx_cdc_source_valid;
assign liteethudpstreamer0_rx_cdc_source_ready = liteethudpstreamer0_user_port_source_ready;
assign liteethudpstreamer0_user_port_source_first = liteethudpstreamer0_rx_cdc_source_first;
assign liteethudpstreamer0_user_port_source_last = liteethudpstreamer0_rx_cdc_source_last;
assign liteethudpstreamer0_user_port_source_payload_data = liteethudpstreamer0_rx_cdc_source_payload_data;
assign liteethudpstreamer0_user_port_source_payload_last_be = liteethudpstreamer0_rx_cdc_source_payload_last_be;
assign liteethudpstreamer0_user_port_source_payload_error = liteethudpstreamer0_rx_cdc_source_payload_error;
assign liteethudpstreamer0_user_port_source_param_src_port = liteethudpstreamer0_rx_cdc_source_param_src_port;
assign liteethudpstreamer0_user_port_source_param_dst_port = liteethudpstreamer0_rx_cdc_source_param_dst_port;
assign liteethudpstreamer0_user_port_source_param_ip_address = liteethudpstreamer0_rx_cdc_source_param_ip_address;
assign liteethudpstreamer0_user_port_source_param_length = liteethudpstreamer0_rx_cdc_source_param_length;
assign liteethudpstreamer1_tx_cdc_sink_valid = liteethudpstreamer1_user_port_sink_valid;
assign liteethudpstreamer1_user_port_sink_ready = liteethudpstreamer1_tx_cdc_sink_ready;
assign liteethudpstreamer1_tx_cdc_sink_first = liteethudpstreamer1_user_port_sink_first;
assign liteethudpstreamer1_tx_cdc_sink_last = liteethudpstreamer1_user_port_sink_last;
assign liteethudpstreamer1_tx_cdc_sink_payload_data = liteethudpstreamer1_user_port_sink_payload_data;
assign liteethudpstreamer1_tx_cdc_sink_payload_last_be = liteethudpstreamer1_user_port_sink_payload_last_be;
assign liteethudpstreamer1_tx_cdc_sink_payload_error = liteethudpstreamer1_user_port_sink_payload_error;
assign liteethudpstreamer1_tx_cdc_sink_param_src_port = liteethudpstreamer1_user_port_sink_param_src_port;
assign liteethudpstreamer1_tx_cdc_sink_param_dst_port = liteethudpstreamer1_user_port_sink_param_dst_port;
assign liteethudpstreamer1_tx_cdc_sink_param_ip_address = liteethudpstreamer1_user_port_sink_param_ip_address;
assign liteethudpstreamer1_tx_cdc_sink_param_length = liteethudpstreamer1_user_port_sink_param_length;
assign liteethudpstreamer1_tx_converter_sink_valid = liteethudpstreamer1_tx_cdc_source_valid;
assign liteethudpstreamer1_tx_cdc_source_ready = liteethudpstreamer1_tx_converter_sink_ready;
assign liteethudpstreamer1_tx_converter_sink_first = liteethudpstreamer1_tx_cdc_source_first;
assign liteethudpstreamer1_tx_converter_sink_last = liteethudpstreamer1_tx_cdc_source_last;
assign liteethudpstreamer1_tx_converter_sink_payload_data = liteethudpstreamer1_tx_cdc_source_payload_data;
assign liteethudpstreamer1_tx_converter_sink_payload_last_be = liteethudpstreamer1_tx_cdc_source_payload_last_be;
assign liteethudpstreamer1_tx_converter_sink_payload_error = liteethudpstreamer1_tx_cdc_source_payload_error;
assign liteethudpstreamer1_tx_converter_sink_param_src_port = liteethudpstreamer1_tx_cdc_source_param_src_port;
assign liteethudpstreamer1_tx_converter_sink_param_dst_port = liteethudpstreamer1_tx_cdc_source_param_dst_port;
assign liteethudpstreamer1_tx_converter_sink_param_ip_address = liteethudpstreamer1_tx_cdc_source_param_ip_address;
assign liteethudpstreamer1_tx_converter_sink_param_length = liteethudpstreamer1_tx_cdc_source_param_length;
assign liteethudpstreamer1_internal_port_sink_valid = liteethudpstreamer1_tx_converter_source_valid;
assign liteethudpstreamer1_tx_converter_source_ready = liteethudpstreamer1_internal_port_sink_ready;
assign liteethudpstreamer1_internal_port_sink_first = liteethudpstreamer1_tx_converter_source_first;
assign liteethudpstreamer1_internal_port_sink_last = liteethudpstreamer1_tx_converter_source_last;
assign liteethudpstreamer1_internal_port_sink_payload_data = liteethudpstreamer1_tx_converter_source_payload_data;
assign liteethudpstreamer1_internal_port_sink_payload_last_be = liteethudpstreamer1_tx_converter_source_payload_last_be;
assign liteethudpstreamer1_internal_port_sink_payload_error = liteethudpstreamer1_tx_converter_source_payload_error;
assign liteethudpstreamer1_internal_port_sink_param_src_port = liteethudpstreamer1_tx_converter_source_param_src_port;
assign liteethudpstreamer1_internal_port_sink_param_dst_port = liteethudpstreamer1_tx_converter_source_param_dst_port;
assign liteethudpstreamer1_internal_port_sink_param_ip_address = liteethudpstreamer1_tx_converter_source_param_ip_address;
assign liteethudpstreamer1_internal_port_sink_param_length = liteethudpstreamer1_tx_converter_source_param_length;
assign liteethudpstreamer1_rx_converter_sink_valid = liteethudpstreamer1_internal_port_source_valid;
assign liteethudpstreamer1_internal_port_source_ready = liteethudpstreamer1_rx_converter_sink_ready;
assign liteethudpstreamer1_rx_converter_sink_first = liteethudpstreamer1_internal_port_source_first;
assign liteethudpstreamer1_rx_converter_sink_last = liteethudpstreamer1_internal_port_source_last;
assign liteethudpstreamer1_rx_converter_sink_payload_data = liteethudpstreamer1_internal_port_source_payload_data;
assign liteethudpstreamer1_rx_converter_sink_payload_last_be = liteethudpstreamer1_internal_port_source_payload_last_be;
assign liteethudpstreamer1_rx_converter_sink_payload_error = liteethudpstreamer1_internal_port_source_payload_error;
assign liteethudpstreamer1_rx_converter_sink_param_src_port = liteethudpstreamer1_internal_port_source_param_src_port;
assign liteethudpstreamer1_rx_converter_sink_param_dst_port = liteethudpstreamer1_internal_port_source_param_dst_port;
assign liteethudpstreamer1_rx_converter_sink_param_ip_address = liteethudpstreamer1_internal_port_source_param_ip_address;
assign liteethudpstreamer1_rx_converter_sink_param_length = liteethudpstreamer1_internal_port_source_param_length;
assign liteethudpstreamer1_rx_cdc_sink_valid = liteethudpstreamer1_rx_converter_source_valid;
assign liteethudpstreamer1_rx_converter_source_ready = liteethudpstreamer1_rx_cdc_sink_ready;
assign liteethudpstreamer1_rx_cdc_sink_first = liteethudpstreamer1_rx_converter_source_first;
assign liteethudpstreamer1_rx_cdc_sink_last = liteethudpstreamer1_rx_converter_source_last;
assign liteethudpstreamer1_rx_cdc_sink_payload_data = liteethudpstreamer1_rx_converter_source_payload_data;
assign liteethudpstreamer1_rx_cdc_sink_payload_last_be = liteethudpstreamer1_rx_converter_source_payload_last_be;
assign liteethudpstreamer1_rx_cdc_sink_payload_error = liteethudpstreamer1_rx_converter_source_payload_error;
assign liteethudpstreamer1_rx_cdc_sink_param_src_port = liteethudpstreamer1_rx_converter_source_param_src_port;
assign liteethudpstreamer1_rx_cdc_sink_param_dst_port = liteethudpstreamer1_rx_converter_source_param_dst_port;
assign liteethudpstreamer1_rx_cdc_sink_param_ip_address = liteethudpstreamer1_rx_converter_source_param_ip_address;
assign liteethudpstreamer1_rx_cdc_sink_param_length = liteethudpstreamer1_rx_converter_source_param_length;
assign liteethudpstreamer1_user_port_source_valid = liteethudpstreamer1_rx_cdc_source_valid;
assign liteethudpstreamer1_rx_cdc_source_ready = liteethudpstreamer1_user_port_source_ready;
assign liteethudpstreamer1_user_port_source_first = liteethudpstreamer1_rx_cdc_source_first;
assign liteethudpstreamer1_user_port_source_last = liteethudpstreamer1_rx_cdc_source_last;
assign liteethudpstreamer1_user_port_source_payload_data = liteethudpstreamer1_rx_cdc_source_payload_data;
assign liteethudpstreamer1_user_port_source_payload_last_be = liteethudpstreamer1_rx_cdc_source_payload_last_be;
assign liteethudpstreamer1_user_port_source_payload_error = liteethudpstreamer1_rx_cdc_source_payload_error;
assign liteethudpstreamer1_user_port_source_param_src_port = liteethudpstreamer1_rx_cdc_source_param_src_port;
assign liteethudpstreamer1_user_port_source_param_dst_port = liteethudpstreamer1_rx_cdc_source_param_dst_port;
assign liteethudpstreamer1_user_port_source_param_ip_address = liteethudpstreamer1_rx_cdc_source_param_ip_address;
assign liteethudpstreamer1_user_port_source_param_length = liteethudpstreamer1_rx_cdc_source_param_length;
always @(*) begin
    liteethudp_sel0 <= 2'd0;
    if ((crossbar_sink_param_dst_port == 11'd2000)) begin
        liteethudp_sel0 <= 1'd1;
    end
    if ((crossbar_sink_param_dst_port == udp1_udp_port)) begin
        liteethudp_sel0 <= 2'd2;
    end
end
assign liteethudpstreamer0_tx_cdc_source_valid = liteethudpstreamer0_tx_cdc_sink_valid;
assign liteethudpstreamer0_tx_cdc_sink_ready = liteethudpstreamer0_tx_cdc_source_ready;
assign liteethudpstreamer0_tx_cdc_source_first = liteethudpstreamer0_tx_cdc_sink_first;
assign liteethudpstreamer0_tx_cdc_source_last = liteethudpstreamer0_tx_cdc_sink_last;
assign liteethudpstreamer0_tx_cdc_source_payload_data = liteethudpstreamer0_tx_cdc_sink_payload_data;
assign liteethudpstreamer0_tx_cdc_source_payload_last_be = liteethudpstreamer0_tx_cdc_sink_payload_last_be;
assign liteethudpstreamer0_tx_cdc_source_payload_error = liteethudpstreamer0_tx_cdc_sink_payload_error;
assign liteethudpstreamer0_tx_cdc_source_param_src_port = liteethudpstreamer0_tx_cdc_sink_param_src_port;
assign liteethudpstreamer0_tx_cdc_source_param_dst_port = liteethudpstreamer0_tx_cdc_sink_param_dst_port;
assign liteethudpstreamer0_tx_cdc_source_param_ip_address = liteethudpstreamer0_tx_cdc_sink_param_ip_address;
assign liteethudpstreamer0_tx_cdc_source_param_length = liteethudpstreamer0_tx_cdc_sink_param_length;
assign liteethudpstreamer0_tx_converter_converter_sink_valid = liteethudpstreamer0_tx_converter_sink_valid;
assign liteethudpstreamer0_tx_converter_converter_sink_first = liteethudpstreamer0_tx_converter_sink_first;
assign liteethudpstreamer0_tx_converter_converter_sink_last = liteethudpstreamer0_tx_converter_sink_last;
assign liteethudpstreamer0_tx_converter_sink_ready = liteethudpstreamer0_tx_converter_converter_sink_ready;
always @(*) begin
    liteethudpstreamer0_tx_converter_converter_sink_payload_data <= 40'd0;
    liteethudpstreamer0_tx_converter_converter_sink_payload_data[7:0] <= liteethudpstreamer0_tx_converter_sink_payload_data[7:0];
    liteethudpstreamer0_tx_converter_converter_sink_payload_data[8] <= liteethudpstreamer0_tx_converter_sink_payload_last_be[0];
    liteethudpstreamer0_tx_converter_converter_sink_payload_data[9] <= liteethudpstreamer0_tx_converter_sink_payload_error[0];
    liteethudpstreamer0_tx_converter_converter_sink_payload_data[17:10] <= liteethudpstreamer0_tx_converter_sink_payload_data[15:8];
    liteethudpstreamer0_tx_converter_converter_sink_payload_data[18] <= liteethudpstreamer0_tx_converter_sink_payload_last_be[1];
    liteethudpstreamer0_tx_converter_converter_sink_payload_data[19] <= liteethudpstreamer0_tx_converter_sink_payload_error[1];
    liteethudpstreamer0_tx_converter_converter_sink_payload_data[27:20] <= liteethudpstreamer0_tx_converter_sink_payload_data[23:16];
    liteethudpstreamer0_tx_converter_converter_sink_payload_data[28] <= liteethudpstreamer0_tx_converter_sink_payload_last_be[2];
    liteethudpstreamer0_tx_converter_converter_sink_payload_data[29] <= liteethudpstreamer0_tx_converter_sink_payload_error[2];
    liteethudpstreamer0_tx_converter_converter_sink_payload_data[37:30] <= liteethudpstreamer0_tx_converter_sink_payload_data[31:24];
    liteethudpstreamer0_tx_converter_converter_sink_payload_data[38] <= liteethudpstreamer0_tx_converter_sink_payload_last_be[3];
    liteethudpstreamer0_tx_converter_converter_sink_payload_data[39] <= liteethudpstreamer0_tx_converter_sink_payload_error[3];
end
assign liteethudpstreamer0_tx_converter_source_valid = liteethudpstreamer0_tx_converter_source_source_valid;
assign liteethudpstreamer0_tx_converter_source_first = liteethudpstreamer0_tx_converter_source_source_first;
assign liteethudpstreamer0_tx_converter_source_last = liteethudpstreamer0_tx_converter_source_source_last;
assign liteethudpstreamer0_tx_converter_source_source_ready = liteethudpstreamer0_tx_converter_source_ready;
assign {liteethudpstreamer0_tx_converter_source_payload_error, liteethudpstreamer0_tx_converter_source_payload_last_be, liteethudpstreamer0_tx_converter_source_payload_data} = liteethudpstreamer0_tx_converter_source_source_payload_data;
assign liteethudpstreamer0_tx_converter_source_param_src_port = liteethudpstreamer0_tx_converter_sink_param_src_port;
assign liteethudpstreamer0_tx_converter_source_param_dst_port = liteethudpstreamer0_tx_converter_sink_param_dst_port;
assign liteethudpstreamer0_tx_converter_source_param_ip_address = liteethudpstreamer0_tx_converter_sink_param_ip_address;
assign liteethudpstreamer0_tx_converter_source_param_length = liteethudpstreamer0_tx_converter_sink_param_length;
assign liteethudpstreamer0_tx_converter_source_source_valid = liteethudpstreamer0_tx_converter_converter_source_valid;
assign liteethudpstreamer0_tx_converter_converter_source_ready = liteethudpstreamer0_tx_converter_source_source_ready;
assign liteethudpstreamer0_tx_converter_source_source_first = liteethudpstreamer0_tx_converter_converter_source_first;
assign liteethudpstreamer0_tx_converter_source_source_last = liteethudpstreamer0_tx_converter_converter_source_last;
assign liteethudpstreamer0_tx_converter_source_source_payload_data = liteethudpstreamer0_tx_converter_converter_source_payload_data;
assign liteethudpstreamer0_tx_converter_converter_first = (liteethudpstreamer0_tx_converter_converter_mux == 1'd0);
assign liteethudpstreamer0_tx_converter_converter_last = (liteethudpstreamer0_tx_converter_converter_mux == 2'd3);
assign liteethudpstreamer0_tx_converter_converter_source_valid = liteethudpstreamer0_tx_converter_converter_sink_valid;
assign liteethudpstreamer0_tx_converter_converter_source_first = (liteethudpstreamer0_tx_converter_converter_sink_first & liteethudpstreamer0_tx_converter_converter_first);
assign liteethudpstreamer0_tx_converter_converter_source_last = (liteethudpstreamer0_tx_converter_converter_sink_last & liteethudpstreamer0_tx_converter_converter_last);
assign liteethudpstreamer0_tx_converter_converter_sink_ready = (liteethudpstreamer0_tx_converter_converter_last & liteethudpstreamer0_tx_converter_converter_source_ready);
always @(*) begin
    liteethudpstreamer0_tx_converter_converter_source_payload_data <= 10'd0;
    case (liteethudpstreamer0_tx_converter_converter_mux)
        1'd0: begin
            liteethudpstreamer0_tx_converter_converter_source_payload_data <= liteethudpstreamer0_tx_converter_converter_sink_payload_data[9:0];
        end
        1'd1: begin
            liteethudpstreamer0_tx_converter_converter_source_payload_data <= liteethudpstreamer0_tx_converter_converter_sink_payload_data[19:10];
        end
        2'd2: begin
            liteethudpstreamer0_tx_converter_converter_source_payload_data <= liteethudpstreamer0_tx_converter_converter_sink_payload_data[29:20];
        end
        default: begin
            liteethudpstreamer0_tx_converter_converter_source_payload_data <= liteethudpstreamer0_tx_converter_converter_sink_payload_data[39:30];
        end
    endcase
end
assign liteethudpstreamer0_tx_converter_converter_source_payload_valid_token_count = liteethudpstreamer0_tx_converter_converter_last;
assign liteethudpstreamer0_rx_converter_converter_sink_valid = liteethudpstreamer0_rx_converter_sink_valid;
assign liteethudpstreamer0_rx_converter_converter_sink_first = liteethudpstreamer0_rx_converter_sink_first;
assign liteethudpstreamer0_rx_converter_converter_sink_last = liteethudpstreamer0_rx_converter_sink_last;
assign liteethudpstreamer0_rx_converter_sink_ready = liteethudpstreamer0_rx_converter_converter_sink_ready;
assign liteethudpstreamer0_rx_converter_converter_sink_payload_data = {liteethudpstreamer0_rx_converter_sink_payload_error, liteethudpstreamer0_rx_converter_sink_payload_last_be, liteethudpstreamer0_rx_converter_sink_payload_data};
assign liteethudpstreamer0_rx_converter_source_valid = liteethudpstreamer0_rx_converter_source_source_valid;
assign liteethudpstreamer0_rx_converter_source_first = liteethudpstreamer0_rx_converter_source_source_first;
assign liteethudpstreamer0_rx_converter_source_last = liteethudpstreamer0_rx_converter_source_source_last;
assign liteethudpstreamer0_rx_converter_source_source_ready = liteethudpstreamer0_rx_converter_source_ready;
always @(*) begin
    liteethudpstreamer0_rx_converter_source_payload_data <= 32'd0;
    liteethudpstreamer0_rx_converter_source_payload_data[7:0] <= liteethudpstreamer0_rx_converter_source_source_payload_data[7:0];
    liteethudpstreamer0_rx_converter_source_payload_data[15:8] <= liteethudpstreamer0_rx_converter_source_source_payload_data[17:10];
    liteethudpstreamer0_rx_converter_source_payload_data[23:16] <= liteethudpstreamer0_rx_converter_source_source_payload_data[27:20];
    liteethudpstreamer0_rx_converter_source_payload_data[31:24] <= liteethudpstreamer0_rx_converter_source_source_payload_data[37:30];
end
always @(*) begin
    liteethudpstreamer0_rx_converter_source_payload_last_be <= 4'd0;
    liteethudpstreamer0_rx_converter_source_payload_last_be[0] <= liteethudpstreamer0_rx_converter_source_source_payload_data[8];
    liteethudpstreamer0_rx_converter_source_payload_last_be[1] <= liteethudpstreamer0_rx_converter_source_source_payload_data[18];
    liteethudpstreamer0_rx_converter_source_payload_last_be[2] <= liteethudpstreamer0_rx_converter_source_source_payload_data[28];
    liteethudpstreamer0_rx_converter_source_payload_last_be[3] <= liteethudpstreamer0_rx_converter_source_source_payload_data[38];
end
always @(*) begin
    liteethudpstreamer0_rx_converter_source_payload_error <= 4'd0;
    liteethudpstreamer0_rx_converter_source_payload_error[0] <= liteethudpstreamer0_rx_converter_source_source_payload_data[9];
    liteethudpstreamer0_rx_converter_source_payload_error[1] <= liteethudpstreamer0_rx_converter_source_source_payload_data[19];
    liteethudpstreamer0_rx_converter_source_payload_error[2] <= liteethudpstreamer0_rx_converter_source_source_payload_data[29];
    liteethudpstreamer0_rx_converter_source_payload_error[3] <= liteethudpstreamer0_rx_converter_source_source_payload_data[39];
end
assign liteethudpstreamer0_rx_converter_source_source_valid = liteethudpstreamer0_rx_converter_converter_source_valid;
assign liteethudpstreamer0_rx_converter_converter_source_ready = liteethudpstreamer0_rx_converter_source_source_ready;
assign liteethudpstreamer0_rx_converter_source_source_first = liteethudpstreamer0_rx_converter_converter_source_first;
assign liteethudpstreamer0_rx_converter_source_source_last = liteethudpstreamer0_rx_converter_converter_source_last;
assign liteethudpstreamer0_rx_converter_source_source_payload_data = liteethudpstreamer0_rx_converter_converter_source_payload_data;
assign liteethudpstreamer0_rx_converter_converter_sink_ready = ((~liteethudpstreamer0_rx_converter_converter_strobe_all) | liteethudpstreamer0_rx_converter_converter_source_ready);
assign liteethudpstreamer0_rx_converter_converter_source_valid = liteethudpstreamer0_rx_converter_converter_strobe_all;
assign liteethudpstreamer0_rx_converter_converter_load_part = (liteethudpstreamer0_rx_converter_converter_sink_valid & liteethudpstreamer0_rx_converter_converter_sink_ready);
assign liteethudpstreamer0_rx_cdc_source_valid = liteethudpstreamer0_rx_cdc_sink_valid;
assign liteethudpstreamer0_rx_cdc_sink_ready = liteethudpstreamer0_rx_cdc_source_ready;
assign liteethudpstreamer0_rx_cdc_source_first = liteethudpstreamer0_rx_cdc_sink_first;
assign liteethudpstreamer0_rx_cdc_source_last = liteethudpstreamer0_rx_cdc_sink_last;
assign liteethudpstreamer0_rx_cdc_source_payload_data = liteethudpstreamer0_rx_cdc_sink_payload_data;
assign liteethudpstreamer0_rx_cdc_source_payload_last_be = liteethudpstreamer0_rx_cdc_sink_payload_last_be;
assign liteethudpstreamer0_rx_cdc_source_payload_error = liteethudpstreamer0_rx_cdc_sink_payload_error;
assign liteethudpstreamer0_rx_cdc_source_param_src_port = liteethudpstreamer0_rx_cdc_sink_param_src_port;
assign liteethudpstreamer0_rx_cdc_source_param_dst_port = liteethudpstreamer0_rx_cdc_sink_param_dst_port;
assign liteethudpstreamer0_rx_cdc_source_param_ip_address = liteethudpstreamer0_rx_cdc_sink_param_ip_address;
assign liteethudpstreamer0_rx_cdc_source_param_length = liteethudpstreamer0_rx_cdc_sink_param_length;
assign liteethudpstreamer1_tx_cdc_source_valid = liteethudpstreamer1_tx_cdc_sink_valid;
assign liteethudpstreamer1_tx_cdc_sink_ready = liteethudpstreamer1_tx_cdc_source_ready;
assign liteethudpstreamer1_tx_cdc_source_first = liteethudpstreamer1_tx_cdc_sink_first;
assign liteethudpstreamer1_tx_cdc_source_last = liteethudpstreamer1_tx_cdc_sink_last;
assign liteethudpstreamer1_tx_cdc_source_payload_data = liteethudpstreamer1_tx_cdc_sink_payload_data;
assign liteethudpstreamer1_tx_cdc_source_payload_last_be = liteethudpstreamer1_tx_cdc_sink_payload_last_be;
assign liteethudpstreamer1_tx_cdc_source_payload_error = liteethudpstreamer1_tx_cdc_sink_payload_error;
assign liteethudpstreamer1_tx_cdc_source_param_src_port = liteethudpstreamer1_tx_cdc_sink_param_src_port;
assign liteethudpstreamer1_tx_cdc_source_param_dst_port = liteethudpstreamer1_tx_cdc_sink_param_dst_port;
assign liteethudpstreamer1_tx_cdc_source_param_ip_address = liteethudpstreamer1_tx_cdc_sink_param_ip_address;
assign liteethudpstreamer1_tx_cdc_source_param_length = liteethudpstreamer1_tx_cdc_sink_param_length;
assign liteethudpstreamer1_tx_converter_converter_sink_valid = liteethudpstreamer1_tx_converter_sink_valid;
assign liteethudpstreamer1_tx_converter_converter_sink_first = liteethudpstreamer1_tx_converter_sink_first;
assign liteethudpstreamer1_tx_converter_converter_sink_last = liteethudpstreamer1_tx_converter_sink_last;
assign liteethudpstreamer1_tx_converter_sink_ready = liteethudpstreamer1_tx_converter_converter_sink_ready;
always @(*) begin
    liteethudpstreamer1_tx_converter_converter_sink_payload_data <= 40'd0;
    liteethudpstreamer1_tx_converter_converter_sink_payload_data[7:0] <= liteethudpstreamer1_tx_converter_sink_payload_data[7:0];
    liteethudpstreamer1_tx_converter_converter_sink_payload_data[8] <= liteethudpstreamer1_tx_converter_sink_payload_last_be[0];
    liteethudpstreamer1_tx_converter_converter_sink_payload_data[9] <= liteethudpstreamer1_tx_converter_sink_payload_error[0];
    liteethudpstreamer1_tx_converter_converter_sink_payload_data[17:10] <= liteethudpstreamer1_tx_converter_sink_payload_data[15:8];
    liteethudpstreamer1_tx_converter_converter_sink_payload_data[18] <= liteethudpstreamer1_tx_converter_sink_payload_last_be[1];
    liteethudpstreamer1_tx_converter_converter_sink_payload_data[19] <= liteethudpstreamer1_tx_converter_sink_payload_error[1];
    liteethudpstreamer1_tx_converter_converter_sink_payload_data[27:20] <= liteethudpstreamer1_tx_converter_sink_payload_data[23:16];
    liteethudpstreamer1_tx_converter_converter_sink_payload_data[28] <= liteethudpstreamer1_tx_converter_sink_payload_last_be[2];
    liteethudpstreamer1_tx_converter_converter_sink_payload_data[29] <= liteethudpstreamer1_tx_converter_sink_payload_error[2];
    liteethudpstreamer1_tx_converter_converter_sink_payload_data[37:30] <= liteethudpstreamer1_tx_converter_sink_payload_data[31:24];
    liteethudpstreamer1_tx_converter_converter_sink_payload_data[38] <= liteethudpstreamer1_tx_converter_sink_payload_last_be[3];
    liteethudpstreamer1_tx_converter_converter_sink_payload_data[39] <= liteethudpstreamer1_tx_converter_sink_payload_error[3];
end
assign liteethudpstreamer1_tx_converter_source_valid = liteethudpstreamer1_tx_converter_source_source_valid;
assign liteethudpstreamer1_tx_converter_source_first = liteethudpstreamer1_tx_converter_source_source_first;
assign liteethudpstreamer1_tx_converter_source_last = liteethudpstreamer1_tx_converter_source_source_last;
assign liteethudpstreamer1_tx_converter_source_source_ready = liteethudpstreamer1_tx_converter_source_ready;
assign {liteethudpstreamer1_tx_converter_source_payload_error, liteethudpstreamer1_tx_converter_source_payload_last_be, liteethudpstreamer1_tx_converter_source_payload_data} = liteethudpstreamer1_tx_converter_source_source_payload_data;
assign liteethudpstreamer1_tx_converter_source_param_src_port = liteethudpstreamer1_tx_converter_sink_param_src_port;
assign liteethudpstreamer1_tx_converter_source_param_dst_port = liteethudpstreamer1_tx_converter_sink_param_dst_port;
assign liteethudpstreamer1_tx_converter_source_param_ip_address = liteethudpstreamer1_tx_converter_sink_param_ip_address;
assign liteethudpstreamer1_tx_converter_source_param_length = liteethudpstreamer1_tx_converter_sink_param_length;
assign liteethudpstreamer1_tx_converter_source_source_valid = liteethudpstreamer1_tx_converter_converter_source_valid;
assign liteethudpstreamer1_tx_converter_converter_source_ready = liteethudpstreamer1_tx_converter_source_source_ready;
assign liteethudpstreamer1_tx_converter_source_source_first = liteethudpstreamer1_tx_converter_converter_source_first;
assign liteethudpstreamer1_tx_converter_source_source_last = liteethudpstreamer1_tx_converter_converter_source_last;
assign liteethudpstreamer1_tx_converter_source_source_payload_data = liteethudpstreamer1_tx_converter_converter_source_payload_data;
assign liteethudpstreamer1_tx_converter_converter_first = (liteethudpstreamer1_tx_converter_converter_mux == 1'd0);
assign liteethudpstreamer1_tx_converter_converter_last = (liteethudpstreamer1_tx_converter_converter_mux == 2'd3);
assign liteethudpstreamer1_tx_converter_converter_source_valid = liteethudpstreamer1_tx_converter_converter_sink_valid;
assign liteethudpstreamer1_tx_converter_converter_source_first = (liteethudpstreamer1_tx_converter_converter_sink_first & liteethudpstreamer1_tx_converter_converter_first);
assign liteethudpstreamer1_tx_converter_converter_source_last = (liteethudpstreamer1_tx_converter_converter_sink_last & liteethudpstreamer1_tx_converter_converter_last);
assign liteethudpstreamer1_tx_converter_converter_sink_ready = (liteethudpstreamer1_tx_converter_converter_last & liteethudpstreamer1_tx_converter_converter_source_ready);
always @(*) begin
    liteethudpstreamer1_tx_converter_converter_source_payload_data <= 10'd0;
    case (liteethudpstreamer1_tx_converter_converter_mux)
        1'd0: begin
            liteethudpstreamer1_tx_converter_converter_source_payload_data <= liteethudpstreamer1_tx_converter_converter_sink_payload_data[9:0];
        end
        1'd1: begin
            liteethudpstreamer1_tx_converter_converter_source_payload_data <= liteethudpstreamer1_tx_converter_converter_sink_payload_data[19:10];
        end
        2'd2: begin
            liteethudpstreamer1_tx_converter_converter_source_payload_data <= liteethudpstreamer1_tx_converter_converter_sink_payload_data[29:20];
        end
        default: begin
            liteethudpstreamer1_tx_converter_converter_source_payload_data <= liteethudpstreamer1_tx_converter_converter_sink_payload_data[39:30];
        end
    endcase
end
assign liteethudpstreamer1_tx_converter_converter_source_payload_valid_token_count = liteethudpstreamer1_tx_converter_converter_last;
assign liteethudpstreamer1_rx_converter_converter_sink_valid = liteethudpstreamer1_rx_converter_sink_valid;
assign liteethudpstreamer1_rx_converter_converter_sink_first = liteethudpstreamer1_rx_converter_sink_first;
assign liteethudpstreamer1_rx_converter_converter_sink_last = liteethudpstreamer1_rx_converter_sink_last;
assign liteethudpstreamer1_rx_converter_sink_ready = liteethudpstreamer1_rx_converter_converter_sink_ready;
assign liteethudpstreamer1_rx_converter_converter_sink_payload_data = {liteethudpstreamer1_rx_converter_sink_payload_error, liteethudpstreamer1_rx_converter_sink_payload_last_be, liteethudpstreamer1_rx_converter_sink_payload_data};
assign liteethudpstreamer1_rx_converter_source_valid = liteethudpstreamer1_rx_converter_source_source_valid;
assign liteethudpstreamer1_rx_converter_source_first = liteethudpstreamer1_rx_converter_source_source_first;
assign liteethudpstreamer1_rx_converter_source_last = liteethudpstreamer1_rx_converter_source_source_last;
assign liteethudpstreamer1_rx_converter_source_source_ready = liteethudpstreamer1_rx_converter_source_ready;
always @(*) begin
    liteethudpstreamer1_rx_converter_source_payload_data <= 32'd0;
    liteethudpstreamer1_rx_converter_source_payload_data[7:0] <= liteethudpstreamer1_rx_converter_source_source_payload_data[7:0];
    liteethudpstreamer1_rx_converter_source_payload_data[15:8] <= liteethudpstreamer1_rx_converter_source_source_payload_data[17:10];
    liteethudpstreamer1_rx_converter_source_payload_data[23:16] <= liteethudpstreamer1_rx_converter_source_source_payload_data[27:20];
    liteethudpstreamer1_rx_converter_source_payload_data[31:24] <= liteethudpstreamer1_rx_converter_source_source_payload_data[37:30];
end
always @(*) begin
    liteethudpstreamer1_rx_converter_source_payload_last_be <= 4'd0;
    liteethudpstreamer1_rx_converter_source_payload_last_be[0] <= liteethudpstreamer1_rx_converter_source_source_payload_data[8];
    liteethudpstreamer1_rx_converter_source_payload_last_be[1] <= liteethudpstreamer1_rx_converter_source_source_payload_data[18];
    liteethudpstreamer1_rx_converter_source_payload_last_be[2] <= liteethudpstreamer1_rx_converter_source_source_payload_data[28];
    liteethudpstreamer1_rx_converter_source_payload_last_be[3] <= liteethudpstreamer1_rx_converter_source_source_payload_data[38];
end
always @(*) begin
    liteethudpstreamer1_rx_converter_source_payload_error <= 4'd0;
    liteethudpstreamer1_rx_converter_source_payload_error[0] <= liteethudpstreamer1_rx_converter_source_source_payload_data[9];
    liteethudpstreamer1_rx_converter_source_payload_error[1] <= liteethudpstreamer1_rx_converter_source_source_payload_data[19];
    liteethudpstreamer1_rx_converter_source_payload_error[2] <= liteethudpstreamer1_rx_converter_source_source_payload_data[29];
    liteethudpstreamer1_rx_converter_source_payload_error[3] <= liteethudpstreamer1_rx_converter_source_source_payload_data[39];
end
assign liteethudpstreamer1_rx_converter_source_source_valid = liteethudpstreamer1_rx_converter_converter_source_valid;
assign liteethudpstreamer1_rx_converter_converter_source_ready = liteethudpstreamer1_rx_converter_source_source_ready;
assign liteethudpstreamer1_rx_converter_source_source_first = liteethudpstreamer1_rx_converter_converter_source_first;
assign liteethudpstreamer1_rx_converter_source_source_last = liteethudpstreamer1_rx_converter_converter_source_last;
assign liteethudpstreamer1_rx_converter_source_source_payload_data = liteethudpstreamer1_rx_converter_converter_source_payload_data;
assign liteethudpstreamer1_rx_converter_converter_sink_ready = ((~liteethudpstreamer1_rx_converter_converter_strobe_all) | liteethudpstreamer1_rx_converter_converter_source_ready);
assign liteethudpstreamer1_rx_converter_converter_source_valid = liteethudpstreamer1_rx_converter_converter_strobe_all;
assign liteethudpstreamer1_rx_converter_converter_load_part = (liteethudpstreamer1_rx_converter_converter_sink_valid & liteethudpstreamer1_rx_converter_converter_sink_ready);
assign liteethudpstreamer1_rx_cdc_source_valid = liteethudpstreamer1_rx_cdc_sink_valid;
assign liteethudpstreamer1_rx_cdc_sink_ready = liteethudpstreamer1_rx_cdc_source_ready;
assign liteethudpstreamer1_rx_cdc_source_first = liteethudpstreamer1_rx_cdc_sink_first;
assign liteethudpstreamer1_rx_cdc_source_last = liteethudpstreamer1_rx_cdc_sink_last;
assign liteethudpstreamer1_rx_cdc_source_payload_data = liteethudpstreamer1_rx_cdc_sink_payload_data;
assign liteethudpstreamer1_rx_cdc_source_payload_last_be = liteethudpstreamer1_rx_cdc_sink_payload_last_be;
assign liteethudpstreamer1_rx_cdc_source_payload_error = liteethudpstreamer1_rx_cdc_sink_payload_error;
assign liteethudpstreamer1_rx_cdc_source_param_src_port = liteethudpstreamer1_rx_cdc_sink_param_src_port;
assign liteethudpstreamer1_rx_cdc_source_param_dst_port = liteethudpstreamer1_rx_cdc_sink_param_dst_port;
assign liteethudpstreamer1_rx_cdc_source_param_ip_address = liteethudpstreamer1_rx_cdc_sink_param_ip_address;
assign liteethudpstreamer1_rx_cdc_source_param_length = liteethudpstreamer1_rx_cdc_sink_param_length;
always @(*) begin
    liteethudp_request <= 2'd0;
    liteethudp_request[0] <= liteethudp_status0_ongoing0;
    liteethudp_request[1] <= liteethudp_status1_ongoing0;
end
always @(*) begin
    crossbar_source_first <= 1'd0;
    crossbar_source_last <= 1'd0;
    crossbar_source_param_dst_port <= 16'd0;
    crossbar_source_param_ip_address <= 32'd0;
    crossbar_source_param_length <= 16'd0;
    crossbar_source_param_src_port <= 16'd0;
    crossbar_source_payload_data <= 8'd0;
    crossbar_source_payload_error <= 1'd0;
    crossbar_source_payload_last_be <= 1'd0;
    crossbar_source_valid <= 1'd0;
    liteethudpstreamer0_internal_port_sink_ready <= 1'd0;
    liteethudpstreamer1_internal_port_sink_ready <= 1'd0;
    case (liteethudp_grant)
        1'd0: begin
            crossbar_source_valid <= liteethudpstreamer0_internal_port_sink_valid;
            liteethudpstreamer0_internal_port_sink_ready <= crossbar_source_ready;
            crossbar_source_first <= liteethudpstreamer0_internal_port_sink_first;
            crossbar_source_last <= liteethudpstreamer0_internal_port_sink_last;
            crossbar_source_payload_data <= liteethudpstreamer0_internal_port_sink_payload_data;
            crossbar_source_payload_last_be <= liteethudpstreamer0_internal_port_sink_payload_last_be;
            crossbar_source_payload_error <= liteethudpstreamer0_internal_port_sink_payload_error;
            crossbar_source_param_src_port <= liteethudpstreamer0_internal_port_sink_param_src_port;
            crossbar_source_param_dst_port <= liteethudpstreamer0_internal_port_sink_param_dst_port;
            crossbar_source_param_ip_address <= liteethudpstreamer0_internal_port_sink_param_ip_address;
            crossbar_source_param_length <= liteethudpstreamer0_internal_port_sink_param_length;
        end
        1'd1: begin
            crossbar_source_valid <= liteethudpstreamer1_internal_port_sink_valid;
            liteethudpstreamer1_internal_port_sink_ready <= crossbar_source_ready;
            crossbar_source_first <= liteethudpstreamer1_internal_port_sink_first;
            crossbar_source_last <= liteethudpstreamer1_internal_port_sink_last;
            crossbar_source_payload_data <= liteethudpstreamer1_internal_port_sink_payload_data;
            crossbar_source_payload_last_be <= liteethudpstreamer1_internal_port_sink_payload_last_be;
            crossbar_source_payload_error <= liteethudpstreamer1_internal_port_sink_payload_error;
            crossbar_source_param_src_port <= liteethudpstreamer1_internal_port_sink_param_src_port;
            crossbar_source_param_dst_port <= liteethudpstreamer1_internal_port_sink_param_dst_port;
            crossbar_source_param_ip_address <= liteethudpstreamer1_internal_port_sink_param_ip_address;
            crossbar_source_param_length <= liteethudpstreamer1_internal_port_sink_param_length;
        end
    endcase
end
assign liteethudp_status0_last = ((liteethudpstreamer0_internal_port_sink_valid & liteethudpstreamer0_internal_port_sink_last) & liteethudpstreamer0_internal_port_sink_ready);
assign liteethudp_status0_ongoing0 = ((liteethudpstreamer0_internal_port_sink_valid | liteethudp_status0_ongoing1) & (~liteethudp_status0_last));
assign liteethudp_status1_last = ((liteethudpstreamer1_internal_port_sink_valid & liteethudpstreamer1_internal_port_sink_last) & liteethudpstreamer1_internal_port_sink_ready);
assign liteethudp_status1_ongoing0 = ((liteethudpstreamer1_internal_port_sink_valid | liteethudp_status1_ongoing1) & (~liteethudp_status1_last));
always @(*) begin
    liteethudp_sel1 <= 2'd0;
    if (liteethudp_first) begin
        liteethudp_sel1 <= liteethudp_sel0;
    end else begin
        liteethudp_sel1 <= liteethudp_sel_ongoing;
    end
end
always @(*) begin
    crossbar_sink_ready <= 1'd0;
    liteethudpstreamer0_internal_port_source_first <= 1'd0;
    liteethudpstreamer0_internal_port_source_last <= 1'd0;
    liteethudpstreamer0_internal_port_source_param_dst_port <= 16'd0;
    liteethudpstreamer0_internal_port_source_param_ip_address <= 32'd0;
    liteethudpstreamer0_internal_port_source_param_length <= 16'd0;
    liteethudpstreamer0_internal_port_source_param_src_port <= 16'd0;
    liteethudpstreamer0_internal_port_source_payload_data <= 8'd0;
    liteethudpstreamer0_internal_port_source_payload_error <= 1'd0;
    liteethudpstreamer0_internal_port_source_payload_last_be <= 1'd0;
    liteethudpstreamer0_internal_port_source_valid <= 1'd0;
    liteethudpstreamer1_internal_port_source_first <= 1'd0;
    liteethudpstreamer1_internal_port_source_last <= 1'd0;
    liteethudpstreamer1_internal_port_source_param_dst_port <= 16'd0;
    liteethudpstreamer1_internal_port_source_param_ip_address <= 32'd0;
    liteethudpstreamer1_internal_port_source_param_length <= 16'd0;
    liteethudpstreamer1_internal_port_source_param_src_port <= 16'd0;
    liteethudpstreamer1_internal_port_source_payload_data <= 8'd0;
    liteethudpstreamer1_internal_port_source_payload_error <= 1'd0;
    liteethudpstreamer1_internal_port_source_payload_last_be <= 1'd0;
    liteethudpstreamer1_internal_port_source_valid <= 1'd0;
    case (liteethudp_sel1)
        1'd1: begin
            liteethudpstreamer0_internal_port_source_valid <= crossbar_sink_valid;
            crossbar_sink_ready <= liteethudpstreamer0_internal_port_source_ready;
            liteethudpstreamer0_internal_port_source_first <= crossbar_sink_first;
            liteethudpstreamer0_internal_port_source_last <= crossbar_sink_last;
            liteethudpstreamer0_internal_port_source_payload_data <= crossbar_sink_payload_data;
            liteethudpstreamer0_internal_port_source_payload_last_be <= crossbar_sink_payload_last_be;
            liteethudpstreamer0_internal_port_source_payload_error <= crossbar_sink_payload_error;
            liteethudpstreamer0_internal_port_source_param_src_port <= crossbar_sink_param_src_port;
            liteethudpstreamer0_internal_port_source_param_dst_port <= crossbar_sink_param_dst_port;
            liteethudpstreamer0_internal_port_source_param_ip_address <= crossbar_sink_param_ip_address;
            liteethudpstreamer0_internal_port_source_param_length <= crossbar_sink_param_length;
        end
        2'd2: begin
            liteethudpstreamer1_internal_port_source_valid <= crossbar_sink_valid;
            crossbar_sink_ready <= liteethudpstreamer1_internal_port_source_ready;
            liteethudpstreamer1_internal_port_source_first <= crossbar_sink_first;
            liteethudpstreamer1_internal_port_source_last <= crossbar_sink_last;
            liteethudpstreamer1_internal_port_source_payload_data <= crossbar_sink_payload_data;
            liteethudpstreamer1_internal_port_source_payload_last_be <= crossbar_sink_payload_last_be;
            liteethudpstreamer1_internal_port_source_payload_error <= crossbar_sink_payload_error;
            liteethudpstreamer1_internal_port_source_param_src_port <= crossbar_sink_param_src_port;
            liteethudpstreamer1_internal_port_source_param_dst_port <= crossbar_sink_param_dst_port;
            liteethudpstreamer1_internal_port_source_param_ip_address <= crossbar_sink_param_ip_address;
            liteethudpstreamer1_internal_port_source_param_length <= crossbar_sink_param_length;
        end
        default: begin
            crossbar_sink_ready <= 1'd1;
        end
    endcase
end
assign liteethudp_last = ((crossbar_sink_valid & crossbar_sink_last) & crossbar_sink_ready);
assign liteethudp_ongoing0 = ((crossbar_sink_valid | liteethudp_ongoing1) & (~liteethudp_last));
assign liteethudpstreamer0_user_port_sink_valid = liteethudpstreamer0_tx_source_source_valid;
assign liteethudpstreamer0_tx_source_source_ready = liteethudpstreamer0_user_port_sink_ready;
assign liteethudpstreamer0_user_port_sink_first = liteethudpstreamer0_tx_source_source_first;
assign liteethudpstreamer0_user_port_sink_last = liteethudpstreamer0_tx_source_source_last;
assign liteethudpstreamer0_user_port_sink_payload_data = liteethudpstreamer0_tx_source_source_payload_data;
assign liteethudpstreamer0_user_port_sink_payload_last_be = liteethudpstreamer0_tx_source_source_payload_last_be;
assign liteethudpstreamer0_user_port_sink_payload_error = liteethudpstreamer0_tx_source_source_payload_error;
assign liteethudpstreamer0_user_port_sink_param_src_port = liteethudpstreamer0_tx_source_source_param_src_port;
assign liteethudpstreamer0_user_port_sink_param_dst_port = liteethudpstreamer0_tx_source_source_param_dst_port;
assign liteethudpstreamer0_user_port_sink_param_ip_address = liteethudpstreamer0_tx_source_source_param_ip_address;
assign liteethudpstreamer0_user_port_sink_param_length = liteethudpstreamer0_tx_source_source_param_length;
assign liteethudpstreamer0_rx_sink_sink_valid = liteethudpstreamer0_user_port_source_valid;
assign liteethudpstreamer0_user_port_source_ready = liteethudpstreamer0_rx_sink_sink_ready;
assign liteethudpstreamer0_rx_sink_sink_first = liteethudpstreamer0_user_port_source_first;
assign liteethudpstreamer0_rx_sink_sink_last = liteethudpstreamer0_user_port_source_last;
assign liteethudpstreamer0_rx_sink_sink_payload_data = liteethudpstreamer0_user_port_source_payload_data;
assign liteethudpstreamer0_rx_sink_sink_payload_last_be = liteethudpstreamer0_user_port_source_payload_last_be;
assign liteethudpstreamer0_rx_sink_sink_payload_error = liteethudpstreamer0_user_port_source_payload_error;
assign liteethudpstreamer0_rx_sink_sink_param_src_port = liteethudpstreamer0_user_port_source_param_src_port;
assign liteethudpstreamer0_rx_sink_sink_param_dst_port = liteethudpstreamer0_user_port_source_param_dst_port;
assign liteethudpstreamer0_rx_sink_sink_param_ip_address = liteethudpstreamer0_user_port_source_param_ip_address;
assign liteethudpstreamer0_rx_sink_sink_param_length = liteethudpstreamer0_user_port_source_param_length;
assign liteethudpstreamer0_tx_fifo_sink_valid = liteethudpstreamer0_tx_sink_sink_valid;
assign liteethudpstreamer0_tx_sink_sink_ready = liteethudpstreamer0_tx_fifo_sink_ready;
assign liteethudpstreamer0_tx_fifo_sink_first = liteethudpstreamer0_tx_sink_sink_first;
assign liteethudpstreamer0_tx_fifo_sink_last = liteethudpstreamer0_tx_sink_sink_last;
assign liteethudpstreamer0_tx_fifo_sink_payload_data = liteethudpstreamer0_tx_sink_sink_payload_data;
assign liteethudpstreamer0_tx_reset = (~liteethudpstreamer0_tx_enable);
assign liteethudpstreamer0_tx_fifo_syncfifo0_din = {liteethudpstreamer0_tx_fifo_fifo_in_last, liteethudpstreamer0_tx_fifo_fifo_in_first, liteethudpstreamer0_tx_fifo_fifo_in_payload_data};
assign {liteethudpstreamer0_tx_fifo_fifo_out_last, liteethudpstreamer0_tx_fifo_fifo_out_first, liteethudpstreamer0_tx_fifo_fifo_out_payload_data} = liteethudpstreamer0_tx_fifo_syncfifo0_dout;
assign liteethudpstreamer0_tx_fifo_sink_ready = liteethudpstreamer0_tx_fifo_syncfifo0_writable;
assign liteethudpstreamer0_tx_fifo_syncfifo0_we = liteethudpstreamer0_tx_fifo_sink_valid;
assign liteethudpstreamer0_tx_fifo_fifo_in_first = liteethudpstreamer0_tx_fifo_sink_first;
assign liteethudpstreamer0_tx_fifo_fifo_in_last = liteethudpstreamer0_tx_fifo_sink_last;
assign liteethudpstreamer0_tx_fifo_fifo_in_payload_data = liteethudpstreamer0_tx_fifo_sink_payload_data;
assign liteethudpstreamer0_tx_fifo_source_valid = liteethudpstreamer0_tx_fifo_readable;
assign liteethudpstreamer0_tx_fifo_source_first = liteethudpstreamer0_tx_fifo_fifo_out_first;
assign liteethudpstreamer0_tx_fifo_source_last = liteethudpstreamer0_tx_fifo_fifo_out_last;
assign liteethudpstreamer0_tx_fifo_source_payload_data = liteethudpstreamer0_tx_fifo_fifo_out_payload_data;
assign liteethudpstreamer0_tx_fifo_re = liteethudpstreamer0_tx_fifo_source_ready;
assign liteethudpstreamer0_tx_fifo_syncfifo0_re = (liteethudpstreamer0_tx_fifo_syncfifo0_readable & ((~liteethudpstreamer0_tx_fifo_readable) | liteethudpstreamer0_tx_fifo_re));
assign liteethudpstreamer0_tx_fifo_level1 = (liteethudpstreamer0_tx_fifo_level0 + liteethudpstreamer0_tx_fifo_readable);
always @(*) begin
    liteethudpstreamer0_tx_fifo_wrport_adr <= 6'd0;
    if (liteethudpstreamer0_tx_fifo_replace) begin
        liteethudpstreamer0_tx_fifo_wrport_adr <= (liteethudpstreamer0_tx_fifo_produce - 1'd1);
    end else begin
        liteethudpstreamer0_tx_fifo_wrport_adr <= liteethudpstreamer0_tx_fifo_produce;
    end
end
assign liteethudpstreamer0_tx_fifo_wrport_dat_w = liteethudpstreamer0_tx_fifo_syncfifo0_din;
assign liteethudpstreamer0_tx_fifo_wrport_we = (liteethudpstreamer0_tx_fifo_syncfifo0_we & (liteethudpstreamer0_tx_fifo_syncfifo0_writable | liteethudpstreamer0_tx_fifo_replace));
assign liteethudpstreamer0_tx_fifo_do_read = (liteethudpstreamer0_tx_fifo_syncfifo0_readable & liteethudpstreamer0_tx_fifo_syncfifo0_re);
assign liteethudpstreamer0_tx_fifo_rdport_adr = liteethudpstreamer0_tx_fifo_consume;
assign liteethudpstreamer0_tx_fifo_syncfifo0_dout = liteethudpstreamer0_tx_fifo_rdport_dat_r;
assign liteethudpstreamer0_tx_fifo_rdport_re = liteethudpstreamer0_tx_fifo_do_read;
assign liteethudpstreamer0_tx_fifo_syncfifo0_writable = (liteethudpstreamer0_tx_fifo_level0 != 7'd64);
assign liteethudpstreamer0_tx_fifo_syncfifo0_readable = (liteethudpstreamer0_tx_fifo_level0 != 1'd0);
always @(*) begin
    liteethudpstreamer0_next_state <= 1'd0;
    liteethudpstreamer0_tx_counter_liteethudpstreamer0_next_value0 <= 7'd0;
    liteethudpstreamer0_tx_counter_liteethudpstreamer0_next_value_ce0 <= 1'd0;
    liteethudpstreamer0_tx_fifo_source_ready <= 1'd0;
    liteethudpstreamer0_tx_ip_address1_liteethudpstreamer0_next_value1 <= 32'd0;
    liteethudpstreamer0_tx_ip_address1_liteethudpstreamer0_next_value_ce1 <= 1'd0;
    liteethudpstreamer0_tx_level_liteethudpstreamer0_next_value3 <= 7'd0;
    liteethudpstreamer0_tx_level_liteethudpstreamer0_next_value_ce3 <= 1'd0;
    liteethudpstreamer0_tx_source_source_last <= 1'd0;
    liteethudpstreamer0_tx_source_source_param_dst_port <= 16'd0;
    liteethudpstreamer0_tx_source_source_param_ip_address <= 32'd0;
    liteethudpstreamer0_tx_source_source_param_length <= 16'd0;
    liteethudpstreamer0_tx_source_source_param_src_port <= 16'd0;
    liteethudpstreamer0_tx_source_source_payload_data <= 32'd0;
    liteethudpstreamer0_tx_source_source_payload_last_be <= 4'd0;
    liteethudpstreamer0_tx_source_source_valid <= 1'd0;
    liteethudpstreamer0_tx_udp_port1_liteethudpstreamer0_next_value2 <= 16'd0;
    liteethudpstreamer0_tx_udp_port1_liteethudpstreamer0_next_value_ce2 <= 1'd0;
    liteethudpstreamer0_next_state <= liteethudpstreamer0_state;
    case (liteethudpstreamer0_state)
        1'd1: begin
            liteethudpstreamer0_tx_source_source_valid <= 1'd1;
            liteethudpstreamer0_tx_source_source_last <= (liteethudpstreamer0_tx_counter == (liteethudpstreamer0_tx_level - 1'd1));
            liteethudpstreamer0_tx_source_source_param_src_port <= liteethudpstreamer0_tx_udp_port1;
            liteethudpstreamer0_tx_source_source_param_dst_port <= liteethudpstreamer0_tx_udp_port1;
            liteethudpstreamer0_tx_source_source_param_ip_address <= liteethudpstreamer0_tx_ip_address1;
            liteethudpstreamer0_tx_source_source_param_length <= (liteethudpstreamer0_tx_level * 3'd4);
            liteethudpstreamer0_tx_source_source_payload_data <= liteethudpstreamer0_tx_fifo_source_payload_data;
            if (liteethudpstreamer0_tx_source_source_last) begin
                liteethudpstreamer0_tx_source_source_payload_last_be <= 4'd8;
            end
            if (liteethudpstreamer0_tx_source_source_ready) begin
                liteethudpstreamer0_tx_fifo_source_ready <= 1'd1;
                liteethudpstreamer0_tx_counter_liteethudpstreamer0_next_value0 <= (liteethudpstreamer0_tx_counter + 1'd1);
                liteethudpstreamer0_tx_counter_liteethudpstreamer0_next_value_ce0 <= 1'd1;
                if (liteethudpstreamer0_tx_source_source_last) begin
                    liteethudpstreamer0_next_state <= 1'd0;
                end
            end
        end
        default: begin
            liteethudpstreamer0_tx_counter_liteethudpstreamer0_next_value0 <= 1'd0;
            liteethudpstreamer0_tx_counter_liteethudpstreamer0_next_value_ce0 <= 1'd1;
            liteethudpstreamer0_tx_ip_address1_liteethudpstreamer0_next_value1 <= liteethudpstreamer0_tx_ip_address0;
            liteethudpstreamer0_tx_ip_address1_liteethudpstreamer0_next_value_ce1 <= 1'd1;
            liteethudpstreamer0_tx_udp_port1_liteethudpstreamer0_next_value2 <= liteethudpstreamer0_tx_udp_port0;
            liteethudpstreamer0_tx_udp_port1_liteethudpstreamer0_next_value_ce2 <= 1'd1;
            if (((liteethudpstreamer0_tx_fifo_sink_valid & liteethudpstreamer0_tx_fifo_sink_ready) & liteethudpstreamer0_tx_fifo_sink_last)) begin
                liteethudpstreamer0_tx_level_liteethudpstreamer0_next_value3 <= (liteethudpstreamer0_tx_fifo_level1 + 1'd1);
                liteethudpstreamer0_tx_level_liteethudpstreamer0_next_value_ce3 <= 1'd1;
                liteethudpstreamer0_next_state <= 1'd1;
            end
            if ((~liteethudpstreamer0_tx_fifo_sink_ready)) begin
                liteethudpstreamer0_tx_level_liteethudpstreamer0_next_value3 <= 7'd64;
                liteethudpstreamer0_tx_level_liteethudpstreamer0_next_value_ce3 <= 1'd1;
                liteethudpstreamer0_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    liteethudpstreamer0_rx_valid <= 1'd1;
    if ((~liteethudpstreamer0_rx_enable)) begin
        liteethudpstreamer0_rx_valid <= 1'd0;
    end
    if ((liteethudpstreamer0_rx_sink_sink_param_dst_port != liteethudpstreamer0_rx_udp_port)) begin
        liteethudpstreamer0_rx_valid <= 1'd0;
    end
end
assign liteethudpstreamer0_rx_fifo_sink_last = liteethudpstreamer0_rx_sink_sink_last;
assign liteethudpstreamer0_rx_fifo_sink_payload_data = liteethudpstreamer0_rx_sink_sink_payload_data;
assign liteethudpstreamer0_rx_fifo_sink_payload_error = liteethudpstreamer0_rx_sink_sink_payload_error;
assign liteethudpstreamer0_rx_fifo_sink_valid = (liteethudpstreamer0_rx_sink_sink_valid & liteethudpstreamer0_rx_valid);
assign liteethudpstreamer0_rx_sink_sink_ready = (liteethudpstreamer0_rx_fifo_sink_ready | (~liteethudpstreamer0_rx_valid));
assign liteethudpstreamer0_rx_source_source_valid = liteethudpstreamer0_rx_fifo_source_valid;
assign liteethudpstreamer0_rx_fifo_source_ready = liteethudpstreamer0_rx_source_source_ready;
assign liteethudpstreamer0_rx_source_source_first = liteethudpstreamer0_rx_fifo_source_first;
assign liteethudpstreamer0_rx_source_source_last = liteethudpstreamer0_rx_fifo_source_last;
assign liteethudpstreamer0_rx_source_source_payload_data = liteethudpstreamer0_rx_fifo_source_payload_data;
assign liteethudpstreamer0_rx_source_source_payload_error = liteethudpstreamer0_rx_fifo_source_payload_error;
assign liteethudpstreamer0_rx_fifo_syncfifo0_din = {liteethudpstreamer0_rx_fifo_fifo_in_last, liteethudpstreamer0_rx_fifo_fifo_in_first, liteethudpstreamer0_rx_fifo_fifo_in_payload_error, liteethudpstreamer0_rx_fifo_fifo_in_payload_data};
assign {liteethudpstreamer0_rx_fifo_fifo_out_last, liteethudpstreamer0_rx_fifo_fifo_out_first, liteethudpstreamer0_rx_fifo_fifo_out_payload_error, liteethudpstreamer0_rx_fifo_fifo_out_payload_data} = liteethudpstreamer0_rx_fifo_syncfifo0_dout;
assign liteethudpstreamer0_rx_fifo_sink_ready = liteethudpstreamer0_rx_fifo_syncfifo0_writable;
assign liteethudpstreamer0_rx_fifo_syncfifo0_we = liteethudpstreamer0_rx_fifo_sink_valid;
assign liteethudpstreamer0_rx_fifo_fifo_in_first = liteethudpstreamer0_rx_fifo_sink_first;
assign liteethudpstreamer0_rx_fifo_fifo_in_last = liteethudpstreamer0_rx_fifo_sink_last;
assign liteethudpstreamer0_rx_fifo_fifo_in_payload_data = liteethudpstreamer0_rx_fifo_sink_payload_data;
assign liteethudpstreamer0_rx_fifo_fifo_in_payload_error = liteethudpstreamer0_rx_fifo_sink_payload_error;
assign liteethudpstreamer0_rx_fifo_source_valid = liteethudpstreamer0_rx_fifo_readable;
assign liteethudpstreamer0_rx_fifo_source_first = liteethudpstreamer0_rx_fifo_fifo_out_first;
assign liteethudpstreamer0_rx_fifo_source_last = liteethudpstreamer0_rx_fifo_fifo_out_last;
assign liteethudpstreamer0_rx_fifo_source_payload_data = liteethudpstreamer0_rx_fifo_fifo_out_payload_data;
assign liteethudpstreamer0_rx_fifo_source_payload_error = liteethudpstreamer0_rx_fifo_fifo_out_payload_error;
assign liteethudpstreamer0_rx_fifo_re = liteethudpstreamer0_rx_fifo_source_ready;
assign liteethudpstreamer0_rx_fifo_syncfifo0_re = (liteethudpstreamer0_rx_fifo_syncfifo0_readable & ((~liteethudpstreamer0_rx_fifo_readable) | liteethudpstreamer0_rx_fifo_re));
assign liteethudpstreamer0_rx_fifo_level1 = (liteethudpstreamer0_rx_fifo_level0 + liteethudpstreamer0_rx_fifo_readable);
always @(*) begin
    liteethudpstreamer0_rx_fifo_wrport_adr <= 6'd0;
    if (liteethudpstreamer0_rx_fifo_replace) begin
        liteethudpstreamer0_rx_fifo_wrport_adr <= (liteethudpstreamer0_rx_fifo_produce - 1'd1);
    end else begin
        liteethudpstreamer0_rx_fifo_wrport_adr <= liteethudpstreamer0_rx_fifo_produce;
    end
end
assign liteethudpstreamer0_rx_fifo_wrport_dat_w = liteethudpstreamer0_rx_fifo_syncfifo0_din;
assign liteethudpstreamer0_rx_fifo_wrport_we = (liteethudpstreamer0_rx_fifo_syncfifo0_we & (liteethudpstreamer0_rx_fifo_syncfifo0_writable | liteethudpstreamer0_rx_fifo_replace));
assign liteethudpstreamer0_rx_fifo_do_read = (liteethudpstreamer0_rx_fifo_syncfifo0_readable & liteethudpstreamer0_rx_fifo_syncfifo0_re);
assign liteethudpstreamer0_rx_fifo_rdport_adr = liteethudpstreamer0_rx_fifo_consume;
assign liteethudpstreamer0_rx_fifo_syncfifo0_dout = liteethudpstreamer0_rx_fifo_rdport_dat_r;
assign liteethudpstreamer0_rx_fifo_rdport_re = liteethudpstreamer0_rx_fifo_do_read;
assign liteethudpstreamer0_rx_fifo_syncfifo0_writable = (liteethudpstreamer0_rx_fifo_level0 != 7'd64);
assign liteethudpstreamer0_rx_fifo_syncfifo0_readable = (liteethudpstreamer0_rx_fifo_level0 != 1'd0);
assign liteethudpstreamer1_user_port_sink_valid = liteethudpstreamer1_tx_source_source_valid;
assign liteethudpstreamer1_tx_source_source_ready = liteethudpstreamer1_user_port_sink_ready;
assign liteethudpstreamer1_user_port_sink_first = liteethudpstreamer1_tx_source_source_first;
assign liteethudpstreamer1_user_port_sink_last = liteethudpstreamer1_tx_source_source_last;
assign liteethudpstreamer1_user_port_sink_payload_data = liteethudpstreamer1_tx_source_source_payload_data;
assign liteethudpstreamer1_user_port_sink_payload_last_be = liteethudpstreamer1_tx_source_source_payload_last_be;
assign liteethudpstreamer1_user_port_sink_payload_error = liteethudpstreamer1_tx_source_source_payload_error;
assign liteethudpstreamer1_user_port_sink_param_src_port = liteethudpstreamer1_tx_source_source_param_src_port;
assign liteethudpstreamer1_user_port_sink_param_dst_port = liteethudpstreamer1_tx_source_source_param_dst_port;
assign liteethudpstreamer1_user_port_sink_param_ip_address = liteethudpstreamer1_tx_source_source_param_ip_address;
assign liteethudpstreamer1_user_port_sink_param_length = liteethudpstreamer1_tx_source_source_param_length;
assign liteethudpstreamer1_rx_sink_sink_valid = liteethudpstreamer1_user_port_source_valid;
assign liteethudpstreamer1_user_port_source_ready = liteethudpstreamer1_rx_sink_sink_ready;
assign liteethudpstreamer1_rx_sink_sink_first = liteethudpstreamer1_user_port_source_first;
assign liteethudpstreamer1_rx_sink_sink_last = liteethudpstreamer1_user_port_source_last;
assign liteethudpstreamer1_rx_sink_sink_payload_data = liteethudpstreamer1_user_port_source_payload_data;
assign liteethudpstreamer1_rx_sink_sink_payload_last_be = liteethudpstreamer1_user_port_source_payload_last_be;
assign liteethudpstreamer1_rx_sink_sink_payload_error = liteethudpstreamer1_user_port_source_payload_error;
assign liteethudpstreamer1_rx_sink_sink_param_src_port = liteethudpstreamer1_user_port_source_param_src_port;
assign liteethudpstreamer1_rx_sink_sink_param_dst_port = liteethudpstreamer1_user_port_source_param_dst_port;
assign liteethudpstreamer1_rx_sink_sink_param_ip_address = liteethudpstreamer1_user_port_source_param_ip_address;
assign liteethudpstreamer1_rx_sink_sink_param_length = liteethudpstreamer1_user_port_source_param_length;
assign liteethudpstreamer1_tx_fifo_sink_valid = liteethudpstreamer1_tx_sink_sink_valid;
assign liteethudpstreamer1_tx_sink_sink_ready = liteethudpstreamer1_tx_fifo_sink_ready;
assign liteethudpstreamer1_tx_fifo_sink_first = liteethudpstreamer1_tx_sink_sink_first;
assign liteethudpstreamer1_tx_fifo_sink_last = liteethudpstreamer1_tx_sink_sink_last;
assign liteethudpstreamer1_tx_fifo_sink_payload_data = liteethudpstreamer1_tx_sink_sink_payload_data;
assign liteethudpstreamer1_tx_reset = (~liteethudpstreamer1_tx_enable);
assign liteethudpstreamer1_tx_fifo_syncfifo1_din = {liteethudpstreamer1_tx_fifo_fifo_in_last, liteethudpstreamer1_tx_fifo_fifo_in_first, liteethudpstreamer1_tx_fifo_fifo_in_payload_data};
assign {liteethudpstreamer1_tx_fifo_fifo_out_last, liteethudpstreamer1_tx_fifo_fifo_out_first, liteethudpstreamer1_tx_fifo_fifo_out_payload_data} = liteethudpstreamer1_tx_fifo_syncfifo1_dout;
assign liteethudpstreamer1_tx_fifo_sink_ready = liteethudpstreamer1_tx_fifo_syncfifo1_writable;
assign liteethudpstreamer1_tx_fifo_syncfifo1_we = liteethudpstreamer1_tx_fifo_sink_valid;
assign liteethudpstreamer1_tx_fifo_fifo_in_first = liteethudpstreamer1_tx_fifo_sink_first;
assign liteethudpstreamer1_tx_fifo_fifo_in_last = liteethudpstreamer1_tx_fifo_sink_last;
assign liteethudpstreamer1_tx_fifo_fifo_in_payload_data = liteethudpstreamer1_tx_fifo_sink_payload_data;
assign liteethudpstreamer1_tx_fifo_source_valid = liteethudpstreamer1_tx_fifo_readable;
assign liteethudpstreamer1_tx_fifo_source_first = liteethudpstreamer1_tx_fifo_fifo_out_first;
assign liteethudpstreamer1_tx_fifo_source_last = liteethudpstreamer1_tx_fifo_fifo_out_last;
assign liteethudpstreamer1_tx_fifo_source_payload_data = liteethudpstreamer1_tx_fifo_fifo_out_payload_data;
assign liteethudpstreamer1_tx_fifo_re = liteethudpstreamer1_tx_fifo_source_ready;
assign liteethudpstreamer1_tx_fifo_syncfifo1_re = (liteethudpstreamer1_tx_fifo_syncfifo1_readable & ((~liteethudpstreamer1_tx_fifo_readable) | liteethudpstreamer1_tx_fifo_re));
assign liteethudpstreamer1_tx_fifo_level1 = (liteethudpstreamer1_tx_fifo_level0 + liteethudpstreamer1_tx_fifo_readable);
always @(*) begin
    liteethudpstreamer1_tx_fifo_wrport_adr <= 6'd0;
    if (liteethudpstreamer1_tx_fifo_replace) begin
        liteethudpstreamer1_tx_fifo_wrport_adr <= (liteethudpstreamer1_tx_fifo_produce - 1'd1);
    end else begin
        liteethudpstreamer1_tx_fifo_wrport_adr <= liteethudpstreamer1_tx_fifo_produce;
    end
end
assign liteethudpstreamer1_tx_fifo_wrport_dat_w = liteethudpstreamer1_tx_fifo_syncfifo1_din;
assign liteethudpstreamer1_tx_fifo_wrport_we = (liteethudpstreamer1_tx_fifo_syncfifo1_we & (liteethudpstreamer1_tx_fifo_syncfifo1_writable | liteethudpstreamer1_tx_fifo_replace));
assign liteethudpstreamer1_tx_fifo_do_read = (liteethudpstreamer1_tx_fifo_syncfifo1_readable & liteethudpstreamer1_tx_fifo_syncfifo1_re);
assign liteethudpstreamer1_tx_fifo_rdport_adr = liteethudpstreamer1_tx_fifo_consume;
assign liteethudpstreamer1_tx_fifo_syncfifo1_dout = liteethudpstreamer1_tx_fifo_rdport_dat_r;
assign liteethudpstreamer1_tx_fifo_rdport_re = liteethudpstreamer1_tx_fifo_do_read;
assign liteethudpstreamer1_tx_fifo_syncfifo1_writable = (liteethudpstreamer1_tx_fifo_level0 != 7'd64);
assign liteethudpstreamer1_tx_fifo_syncfifo1_readable = (liteethudpstreamer1_tx_fifo_level0 != 1'd0);
always @(*) begin
    liteethudpstreamer1_next_state <= 1'd0;
    liteethudpstreamer1_tx_counter_liteethudpstreamer1_next_value0 <= 7'd0;
    liteethudpstreamer1_tx_counter_liteethudpstreamer1_next_value_ce0 <= 1'd0;
    liteethudpstreamer1_tx_fifo_source_ready <= 1'd0;
    liteethudpstreamer1_tx_ip_address1_liteethudpstreamer1_next_value1 <= 32'd0;
    liteethudpstreamer1_tx_ip_address1_liteethudpstreamer1_next_value_ce1 <= 1'd0;
    liteethudpstreamer1_tx_level_liteethudpstreamer1_next_value3 <= 7'd0;
    liteethudpstreamer1_tx_level_liteethudpstreamer1_next_value_ce3 <= 1'd0;
    liteethudpstreamer1_tx_source_source_last <= 1'd0;
    liteethudpstreamer1_tx_source_source_param_dst_port <= 16'd0;
    liteethudpstreamer1_tx_source_source_param_ip_address <= 32'd0;
    liteethudpstreamer1_tx_source_source_param_length <= 16'd0;
    liteethudpstreamer1_tx_source_source_param_src_port <= 16'd0;
    liteethudpstreamer1_tx_source_source_payload_data <= 32'd0;
    liteethudpstreamer1_tx_source_source_payload_last_be <= 4'd0;
    liteethudpstreamer1_tx_source_source_valid <= 1'd0;
    liteethudpstreamer1_tx_udp_port1_liteethudpstreamer1_next_value2 <= 16'd0;
    liteethudpstreamer1_tx_udp_port1_liteethudpstreamer1_next_value_ce2 <= 1'd0;
    liteethudpstreamer1_next_state <= liteethudpstreamer1_state;
    case (liteethudpstreamer1_state)
        1'd1: begin
            liteethudpstreamer1_tx_source_source_valid <= 1'd1;
            liteethudpstreamer1_tx_source_source_last <= (liteethudpstreamer1_tx_counter == (liteethudpstreamer1_tx_level - 1'd1));
            liteethudpstreamer1_tx_source_source_param_src_port <= liteethudpstreamer1_tx_udp_port1;
            liteethudpstreamer1_tx_source_source_param_dst_port <= liteethudpstreamer1_tx_udp_port1;
            liteethudpstreamer1_tx_source_source_param_ip_address <= liteethudpstreamer1_tx_ip_address1;
            liteethudpstreamer1_tx_source_source_param_length <= (liteethudpstreamer1_tx_level * 3'd4);
            liteethudpstreamer1_tx_source_source_payload_data <= liteethudpstreamer1_tx_fifo_source_payload_data;
            if (liteethudpstreamer1_tx_source_source_last) begin
                liteethudpstreamer1_tx_source_source_payload_last_be <= 4'd8;
            end
            if (liteethudpstreamer1_tx_source_source_ready) begin
                liteethudpstreamer1_tx_fifo_source_ready <= 1'd1;
                liteethudpstreamer1_tx_counter_liteethudpstreamer1_next_value0 <= (liteethudpstreamer1_tx_counter + 1'd1);
                liteethudpstreamer1_tx_counter_liteethudpstreamer1_next_value_ce0 <= 1'd1;
                if (liteethudpstreamer1_tx_source_source_last) begin
                    liteethudpstreamer1_next_state <= 1'd0;
                end
            end
        end
        default: begin
            liteethudpstreamer1_tx_counter_liteethudpstreamer1_next_value0 <= 1'd0;
            liteethudpstreamer1_tx_counter_liteethudpstreamer1_next_value_ce0 <= 1'd1;
            liteethudpstreamer1_tx_ip_address1_liteethudpstreamer1_next_value1 <= liteethudpstreamer1_tx_ip_address0;
            liteethudpstreamer1_tx_ip_address1_liteethudpstreamer1_next_value_ce1 <= 1'd1;
            liteethudpstreamer1_tx_udp_port1_liteethudpstreamer1_next_value2 <= liteethudpstreamer1_tx_udp_port0;
            liteethudpstreamer1_tx_udp_port1_liteethudpstreamer1_next_value_ce2 <= 1'd1;
            if (((liteethudpstreamer1_tx_fifo_sink_valid & liteethudpstreamer1_tx_fifo_sink_ready) & liteethudpstreamer1_tx_fifo_sink_last)) begin
                liteethudpstreamer1_tx_level_liteethudpstreamer1_next_value3 <= (liteethudpstreamer1_tx_fifo_level1 + 1'd1);
                liteethudpstreamer1_tx_level_liteethudpstreamer1_next_value_ce3 <= 1'd1;
                liteethudpstreamer1_next_state <= 1'd1;
            end
            if ((~liteethudpstreamer1_tx_fifo_sink_ready)) begin
                liteethudpstreamer1_tx_level_liteethudpstreamer1_next_value3 <= 7'd64;
                liteethudpstreamer1_tx_level_liteethudpstreamer1_next_value_ce3 <= 1'd1;
                liteethudpstreamer1_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    liteethudpstreamer1_rx_valid <= 1'd1;
    if ((~liteethudpstreamer1_rx_enable)) begin
        liteethudpstreamer1_rx_valid <= 1'd0;
    end
    if ((liteethudpstreamer1_rx_sink_sink_param_dst_port != liteethudpstreamer1_rx_udp_port)) begin
        liteethudpstreamer1_rx_valid <= 1'd0;
    end
end
assign liteethudpstreamer1_rx_fifo_sink_last = liteethudpstreamer1_rx_sink_sink_last;
assign liteethudpstreamer1_rx_fifo_sink_payload_data = liteethudpstreamer1_rx_sink_sink_payload_data;
assign liteethudpstreamer1_rx_fifo_sink_payload_error = liteethudpstreamer1_rx_sink_sink_payload_error;
assign liteethudpstreamer1_rx_fifo_sink_valid = (liteethudpstreamer1_rx_sink_sink_valid & liteethudpstreamer1_rx_valid);
assign liteethudpstreamer1_rx_sink_sink_ready = (liteethudpstreamer1_rx_fifo_sink_ready | (~liteethudpstreamer1_rx_valid));
assign liteethudpstreamer1_rx_source_source_valid = liteethudpstreamer1_rx_fifo_source_valid;
assign liteethudpstreamer1_rx_fifo_source_ready = liteethudpstreamer1_rx_source_source_ready;
assign liteethudpstreamer1_rx_source_source_first = liteethudpstreamer1_rx_fifo_source_first;
assign liteethudpstreamer1_rx_source_source_last = liteethudpstreamer1_rx_fifo_source_last;
assign liteethudpstreamer1_rx_source_source_payload_data = liteethudpstreamer1_rx_fifo_source_payload_data;
assign liteethudpstreamer1_rx_source_source_payload_error = liteethudpstreamer1_rx_fifo_source_payload_error;
assign liteethudpstreamer1_rx_fifo_syncfifo1_din = {liteethudpstreamer1_rx_fifo_fifo_in_last, liteethudpstreamer1_rx_fifo_fifo_in_first, liteethudpstreamer1_rx_fifo_fifo_in_payload_error, liteethudpstreamer1_rx_fifo_fifo_in_payload_data};
assign {liteethudpstreamer1_rx_fifo_fifo_out_last, liteethudpstreamer1_rx_fifo_fifo_out_first, liteethudpstreamer1_rx_fifo_fifo_out_payload_error, liteethudpstreamer1_rx_fifo_fifo_out_payload_data} = liteethudpstreamer1_rx_fifo_syncfifo1_dout;
assign liteethudpstreamer1_rx_fifo_sink_ready = liteethudpstreamer1_rx_fifo_syncfifo1_writable;
assign liteethudpstreamer1_rx_fifo_syncfifo1_we = liteethudpstreamer1_rx_fifo_sink_valid;
assign liteethudpstreamer1_rx_fifo_fifo_in_first = liteethudpstreamer1_rx_fifo_sink_first;
assign liteethudpstreamer1_rx_fifo_fifo_in_last = liteethudpstreamer1_rx_fifo_sink_last;
assign liteethudpstreamer1_rx_fifo_fifo_in_payload_data = liteethudpstreamer1_rx_fifo_sink_payload_data;
assign liteethudpstreamer1_rx_fifo_fifo_in_payload_error = liteethudpstreamer1_rx_fifo_sink_payload_error;
assign liteethudpstreamer1_rx_fifo_source_valid = liteethudpstreamer1_rx_fifo_readable;
assign liteethudpstreamer1_rx_fifo_source_first = liteethudpstreamer1_rx_fifo_fifo_out_first;
assign liteethudpstreamer1_rx_fifo_source_last = liteethudpstreamer1_rx_fifo_fifo_out_last;
assign liteethudpstreamer1_rx_fifo_source_payload_data = liteethudpstreamer1_rx_fifo_fifo_out_payload_data;
assign liteethudpstreamer1_rx_fifo_source_payload_error = liteethudpstreamer1_rx_fifo_fifo_out_payload_error;
assign liteethudpstreamer1_rx_fifo_re = liteethudpstreamer1_rx_fifo_source_ready;
assign liteethudpstreamer1_rx_fifo_syncfifo1_re = (liteethudpstreamer1_rx_fifo_syncfifo1_readable & ((~liteethudpstreamer1_rx_fifo_readable) | liteethudpstreamer1_rx_fifo_re));
assign liteethudpstreamer1_rx_fifo_level1 = (liteethudpstreamer1_rx_fifo_level0 + liteethudpstreamer1_rx_fifo_readable);
always @(*) begin
    liteethudpstreamer1_rx_fifo_wrport_adr <= 6'd0;
    if (liteethudpstreamer1_rx_fifo_replace) begin
        liteethudpstreamer1_rx_fifo_wrport_adr <= (liteethudpstreamer1_rx_fifo_produce - 1'd1);
    end else begin
        liteethudpstreamer1_rx_fifo_wrport_adr <= liteethudpstreamer1_rx_fifo_produce;
    end
end
assign liteethudpstreamer1_rx_fifo_wrport_dat_w = liteethudpstreamer1_rx_fifo_syncfifo1_din;
assign liteethudpstreamer1_rx_fifo_wrport_we = (liteethudpstreamer1_rx_fifo_syncfifo1_we & (liteethudpstreamer1_rx_fifo_syncfifo1_writable | liteethudpstreamer1_rx_fifo_replace));
assign liteethudpstreamer1_rx_fifo_do_read = (liteethudpstreamer1_rx_fifo_syncfifo1_readable & liteethudpstreamer1_rx_fifo_syncfifo1_re);
assign liteethudpstreamer1_rx_fifo_rdport_adr = liteethudpstreamer1_rx_fifo_consume;
assign liteethudpstreamer1_rx_fifo_syncfifo1_dout = liteethudpstreamer1_rx_fifo_rdport_dat_r;
assign liteethudpstreamer1_rx_fifo_rdport_re = liteethudpstreamer1_rx_fifo_do_read;
assign liteethudpstreamer1_rx_fifo_syncfifo1_writable = (liteethudpstreamer1_rx_fifo_level0 != 7'd64);
assign liteethudpstreamer1_rx_fifo_syncfifo1_readable = (liteethudpstreamer1_rx_fifo_level0 != 1'd0);
always @(*) begin
    interface0_ack <= 1'd0;
    interface0_dat_r <= 32'd0;
    interface1_adr <= 14'd0;
    interface1_dat_w <= 32'd0;
    interface1_re <= 1'd0;
    interface1_we <= 1'd0;
    wishbone2csr_next_state <= 1'd0;
    wishbone2csr_next_state <= wishbone2csr_state;
    case (wishbone2csr_state)
        1'd1: begin
            interface0_ack <= 1'd1;
            interface0_dat_r <= interface1_dat_r;
            wishbone2csr_next_state <= 1'd0;
        end
        default: begin
            interface1_dat_w <= interface0_dat_w;
            if ((interface0_cyc & interface0_stb)) begin
                interface1_adr <= interface0_adr;
                interface1_re <= ((~interface0_we) & (interface0_sel != 1'd0));
                interface1_we <= (interface0_we & (interface0_sel != 1'd0));
                wishbone2csr_next_state <= 1'd1;
            end
        end
    endcase
end
assign csrbank0_sel = (interface0_bank_bus_adr[13:9] == 1'd0);
assign csrbank0_reset0_r = interface0_bank_bus_dat_w[1:0];
always @(*) begin
    csrbank0_reset0_re <= 1'd0;
    csrbank0_reset0_we <= 1'd0;
    if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 1'd0))) begin
        csrbank0_reset0_re <= interface0_bank_bus_we;
        csrbank0_reset0_we <= interface0_bank_bus_re;
    end
end
assign csrbank0_scratch0_r = interface0_bank_bus_dat_w;
always @(*) begin
    csrbank0_scratch0_re <= 1'd0;
    csrbank0_scratch0_we <= 1'd0;
    if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 1'd1))) begin
        csrbank0_scratch0_re <= interface0_bank_bus_we;
        csrbank0_scratch0_we <= interface0_bank_bus_re;
    end
end
assign csrbank0_bus_errors_r = interface0_bank_bus_dat_w;
always @(*) begin
    csrbank0_bus_errors_re <= 1'd0;
    csrbank0_bus_errors_we <= 1'd0;
    if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 2'd2))) begin
        csrbank0_bus_errors_re <= interface0_bank_bus_we;
        csrbank0_bus_errors_we <= interface0_bank_bus_re;
    end
end
always @(*) begin
    udpcore_soc_rst <= 1'd0;
    if (udpcore_reset_re) begin
        udpcore_soc_rst <= udpcore_reset_storage[0];
    end
end
assign udpcore_cpu_rst = udpcore_reset_storage[1];
assign csrbank0_reset0_w = udpcore_reset_storage;
assign csrbank0_scratch0_w = udpcore_scratch_storage;
assign csrbank0_bus_errors_w = udpcore_bus_errors_status;
assign udpcore_bus_errors_we = csrbank0_bus_errors_we;
assign csrbank1_sel = (interface1_bank_bus_adr[13:9] == 1'd1);
assign csrbank1_crg_reset0_r = interface1_bank_bus_dat_w[0];
always @(*) begin
    csrbank1_crg_reset0_re <= 1'd0;
    csrbank1_crg_reset0_we <= 1'd0;
    if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 1'd0))) begin
        csrbank1_crg_reset0_re <= interface1_bank_bus_we;
        csrbank1_crg_reset0_we <= interface1_bank_bus_re;
    end
end
assign csrbank1_mdio_w0_r = interface1_bank_bus_dat_w[2:0];
always @(*) begin
    csrbank1_mdio_w0_re <= 1'd0;
    csrbank1_mdio_w0_we <= 1'd0;
    if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 1'd1))) begin
        csrbank1_mdio_w0_re <= interface1_bank_bus_we;
        csrbank1_mdio_w0_we <= interface1_bank_bus_re;
    end
end
assign csrbank1_mdio_r_r = interface1_bank_bus_dat_w[0];
always @(*) begin
    csrbank1_mdio_r_re <= 1'd0;
    csrbank1_mdio_r_we <= 1'd0;
    if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 2'd2))) begin
        csrbank1_mdio_r_re <= interface1_bank_bus_we;
        csrbank1_mdio_r_we <= interface1_bank_bus_re;
    end
end
assign csrbank1_crg_reset0_w = ethphy_reset_storage;
assign ethphy_mdc = ethphy__w_storage[0];
assign ethphy_oe = ethphy__w_storage[1];
assign ethphy_w = ethphy__w_storage[2];
assign csrbank1_mdio_w0_w = ethphy__w_storage;
assign csrbank1_mdio_r_w = ethphy__r_status;
assign ethphy__r_we = csrbank1_mdio_r_we;
assign adr = interface1_adr;
assign re = interface1_re;
assign we = interface1_we;
assign dat_w = interface1_dat_w;
assign interface1_dat_r = dat_r;
assign interface0_bank_bus_adr = adr;
assign interface1_bank_bus_adr = adr;
assign interface0_bank_bus_re = re;
assign interface1_bank_bus_re = re;
assign interface0_bank_bus_we = we;
assign interface1_bank_bus_we = we;
assign interface0_bank_bus_dat_w = dat_w;
assign interface1_bank_bus_dat_w = dat_w;
assign dat_r = (interface0_bank_bus_dat_r | interface1_bank_bus_dat_r);
assign xilinxasyncresetsynchronizerimpl0_async_reset = (~ethphy_locked);
always @(*) begin
    ethphy__r_status <= 1'd0;
    ethphy__r_status <= ethphy_r;
    ethphy__r_status <= xilinxmultiregimpl01;
end
assign mac_core_txdatapath_cdc_produce_rdomain = xilinxmultiregimpl11;
assign mac_core_txdatapath_cdc_consume_wdomain = xilinxmultiregimpl21;
assign mac_core_pulsesynchronizer0_toggle_o = xilinxmultiregimpl31;
assign mac_core_pulsesynchronizer1_toggle_o = xilinxmultiregimpl41;
assign mac_core_cdc_produce_rdomain = xilinxmultiregimpl51;
assign mac_core_cdc_consume_wdomain = xilinxmultiregimpl61;


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------

always @(posedge eth_rx_clk) begin
    ethphy_liteethphyrgmiirx_rx_ctl_d <= ethphy_liteethphyrgmiirx_rx_ctl;
    ethphy_liteethphyrgmiirx_source_valid <= ethphy_liteethphyrgmiirx_rx_ctl;
    ethphy_liteethphyrgmiirx_source_payload_data <= ethphy_liteethphyrgmiirx_rx_data;
    liteethmac_rxdatapath_liteethmacpreamblechecker_state <= liteethmac_rxdatapath_liteethmacpreamblechecker_next_state;
    if (mac_core_pulsesynchronizer0_i) begin
        mac_core_pulsesynchronizer0_toggle_i <= (~mac_core_pulsesynchronizer0_toggle_i);
    end
    if (mac_core_liteethmaccrc32checker_crc_ce) begin
        mac_core_liteethmaccrc32checker_crc_reg <= mac_core_liteethmaccrc32checker_crc_crc_next;
    end
    if (mac_core_liteethmaccrc32checker_crc_reset) begin
        mac_core_liteethmaccrc32checker_crc_reg <= 32'd4294967295;
    end
    if (((mac_core_liteethmaccrc32checker_syncfifo_syncfifo_we & mac_core_liteethmaccrc32checker_syncfifo_syncfifo_writable) & (~mac_core_liteethmaccrc32checker_syncfifo_replace))) begin
        if ((mac_core_liteethmaccrc32checker_syncfifo_produce == 3'd4)) begin
            mac_core_liteethmaccrc32checker_syncfifo_produce <= 1'd0;
        end else begin
            mac_core_liteethmaccrc32checker_syncfifo_produce <= (mac_core_liteethmaccrc32checker_syncfifo_produce + 1'd1);
        end
    end
    if (mac_core_liteethmaccrc32checker_syncfifo_do_read) begin
        if ((mac_core_liteethmaccrc32checker_syncfifo_consume == 3'd4)) begin
            mac_core_liteethmaccrc32checker_syncfifo_consume <= 1'd0;
        end else begin
            mac_core_liteethmaccrc32checker_syncfifo_consume <= (mac_core_liteethmaccrc32checker_syncfifo_consume + 1'd1);
        end
    end
    if (((mac_core_liteethmaccrc32checker_syncfifo_syncfifo_we & mac_core_liteethmaccrc32checker_syncfifo_syncfifo_writable) & (~mac_core_liteethmaccrc32checker_syncfifo_replace))) begin
        if ((~mac_core_liteethmaccrc32checker_syncfifo_do_read)) begin
            mac_core_liteethmaccrc32checker_syncfifo_level <= (mac_core_liteethmaccrc32checker_syncfifo_level + 1'd1);
        end
    end else begin
        if (mac_core_liteethmaccrc32checker_syncfifo_do_read) begin
            mac_core_liteethmaccrc32checker_syncfifo_level <= (mac_core_liteethmaccrc32checker_syncfifo_level - 1'd1);
        end
    end
    if (mac_core_liteethmaccrc32checker_fifo_reset) begin
        mac_core_liteethmaccrc32checker_syncfifo_level <= 3'd0;
        mac_core_liteethmaccrc32checker_syncfifo_produce <= 3'd0;
        mac_core_liteethmaccrc32checker_syncfifo_consume <= 3'd0;
    end
    liteethmac_rxdatapath_bufferizeendpoints_state <= liteethmac_rxdatapath_bufferizeendpoints_next_state;
    if (mac_core_liteethmaccrc32checker_last_be_liteethmac_next_value_ce0) begin
        mac_core_liteethmaccrc32checker_last_be <= mac_core_liteethmaccrc32checker_last_be_liteethmac_next_value0;
    end
    if (mac_core_liteethmaccrc32checker_crc_error1_liteethmac_next_value_ce1) begin
        mac_core_liteethmaccrc32checker_crc_error1 <= mac_core_liteethmaccrc32checker_crc_error1_liteethmac_next_value1;
    end
    if (((~mac_core_bufferizeendpoints_pipe_valid_source_valid) | mac_core_bufferizeendpoints_pipe_valid_source_ready)) begin
        mac_core_bufferizeendpoints_pipe_valid_source_valid <= mac_core_bufferizeendpoints_pipe_valid_sink_valid;
        mac_core_bufferizeendpoints_pipe_valid_source_first <= mac_core_bufferizeendpoints_pipe_valid_sink_first;
        mac_core_bufferizeendpoints_pipe_valid_source_last <= mac_core_bufferizeendpoints_pipe_valid_sink_last;
        mac_core_bufferizeendpoints_pipe_valid_source_payload_data <= mac_core_bufferizeendpoints_pipe_valid_sink_payload_data;
        mac_core_bufferizeendpoints_pipe_valid_source_payload_last_be <= mac_core_bufferizeendpoints_pipe_valid_sink_payload_last_be;
        mac_core_bufferizeendpoints_pipe_valid_source_payload_error <= mac_core_bufferizeendpoints_pipe_valid_sink_payload_error;
    end
    if (mac_core_pulsesynchronizer1_i) begin
        mac_core_pulsesynchronizer1_toggle_i <= (~mac_core_pulsesynchronizer1_toggle_i);
    end
    if ((mac_core_rx_padding_sink_valid & mac_core_rx_padding_sink_ready)) begin
        if (mac_core_rx_padding_sink_last) begin
            mac_core_rx_padding_length <= 1'd0;
        end else begin
            mac_core_rx_padding_length <= (mac_core_rx_padding_length + mac_core_rx_padding_length_inc);
        end
    end
    mac_core_cdc_graycounter0_q_binary <= mac_core_cdc_graycounter0_q_next_binary;
    mac_core_cdc_graycounter0_q <= mac_core_cdc_graycounter0_q_next;
    if (eth_rx_rst) begin
        ethphy_liteethphyrgmiirx_source_valid <= 1'd0;
        ethphy_liteethphyrgmiirx_source_payload_data <= 8'd0;
        ethphy_liteethphyrgmiirx_rx_ctl_d <= 1'd0;
        mac_core_liteethmaccrc32checker_crc_reg <= 32'd4294967295;
        mac_core_liteethmaccrc32checker_syncfifo_level <= 3'd0;
        mac_core_liteethmaccrc32checker_syncfifo_produce <= 3'd0;
        mac_core_liteethmaccrc32checker_syncfifo_consume <= 3'd0;
        mac_core_liteethmaccrc32checker_last_be <= 1'd0;
        mac_core_liteethmaccrc32checker_crc_error1 <= 1'd0;
        mac_core_bufferizeendpoints_pipe_valid_source_valid <= 1'd0;
        mac_core_bufferizeendpoints_pipe_valid_source_payload_data <= 8'd0;
        mac_core_bufferizeendpoints_pipe_valid_source_payload_last_be <= 1'd0;
        mac_core_bufferizeendpoints_pipe_valid_source_payload_error <= 1'd0;
        mac_core_rx_padding_length <= 11'd0;
        mac_core_cdc_graycounter0_q <= 6'd0;
        mac_core_cdc_graycounter0_q_binary <= 6'd0;
        liteethmac_rxdatapath_liteethmacpreamblechecker_state <= 1'd0;
        liteethmac_rxdatapath_bufferizeendpoints_state <= 2'd0;
    end
    xilinxmultiregimpl60 <= mac_core_cdc_graycounter1_q;
    xilinxmultiregimpl61 <= xilinxmultiregimpl60;
end

always @(posedge eth_tx_clk) begin
    mac_core_txdatapath_cdc_graycounter1_q_binary <= mac_core_txdatapath_cdc_graycounter1_q_next_binary;
    mac_core_txdatapath_cdc_graycounter1_q <= mac_core_txdatapath_cdc_graycounter1_q_next;
    liteethmac_txdatapath_liteethmacpaddinginserter_state <= liteethmac_txdatapath_liteethmacpaddinginserter_next_state;
    if (mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce) begin
        mac_core_tx_padding_counter <= mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value;
    end
    if (mac_core_tx_crc_is_ongoing0) begin
        mac_core_tx_crc_cnt <= 2'd3;
    end else begin
        if ((mac_core_tx_crc_is_ongoing1 & (~mac_core_tx_crc_cnt_done))) begin
            mac_core_tx_crc_cnt <= (mac_core_tx_crc_cnt - mac_core_tx_crc_source_ready);
        end
    end
    if (mac_core_tx_crc_ce) begin
        mac_core_tx_crc_reg <= mac_core_tx_crc_crc_next;
    end
    if (mac_core_tx_crc_reset) begin
        mac_core_tx_crc_reg <= 32'd4294967295;
    end
    liteethmac_txdatapath_bufferizeendpoints_state <= liteethmac_txdatapath_bufferizeendpoints_next_state;
    if (mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value_ce0) begin
        mac_core_tx_crc_crc_packet <= mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0;
    end
    if (mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value_ce1) begin
        mac_core_tx_crc_last_be <= mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value1;
    end
    if (((~mac_core_tx_crc_pipe_valid_source_valid) | mac_core_tx_crc_pipe_valid_source_ready)) begin
        mac_core_tx_crc_pipe_valid_source_valid <= mac_core_tx_crc_pipe_valid_sink_valid;
        mac_core_tx_crc_pipe_valid_source_first <= mac_core_tx_crc_pipe_valid_sink_first;
        mac_core_tx_crc_pipe_valid_source_last <= mac_core_tx_crc_pipe_valid_sink_last;
        mac_core_tx_crc_pipe_valid_source_payload_data <= mac_core_tx_crc_pipe_valid_sink_payload_data;
        mac_core_tx_crc_pipe_valid_source_payload_last_be <= mac_core_tx_crc_pipe_valid_sink_payload_last_be;
        mac_core_tx_crc_pipe_valid_source_payload_error <= mac_core_tx_crc_pipe_valid_sink_payload_error;
    end
    liteethmac_txdatapath_liteethmacpreambleinserter_state <= liteethmac_txdatapath_liteethmacpreambleinserter_next_state;
    if (mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value_ce) begin
        mac_core_tx_preamble_count <= mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value;
    end
    liteethmac_txdatapath_liteethmacgap_state <= liteethmac_txdatapath_liteethmacgap_next_state;
    if (mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value_ce) begin
        mac_core_tx_gap_counter <= mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value;
    end
    if (eth_tx_rst) begin
        mac_core_txdatapath_cdc_graycounter1_q <= 6'd0;
        mac_core_txdatapath_cdc_graycounter1_q_binary <= 6'd0;
        mac_core_tx_padding_counter <= 16'd0;
        mac_core_tx_crc_reg <= 32'd4294967295;
        mac_core_tx_crc_cnt <= 2'd3;
        mac_core_tx_crc_pipe_valid_source_valid <= 1'd0;
        mac_core_tx_crc_pipe_valid_source_payload_data <= 8'd0;
        mac_core_tx_crc_pipe_valid_source_payload_last_be <= 1'd0;
        mac_core_tx_crc_pipe_valid_source_payload_error <= 1'd0;
        liteethmac_txdatapath_liteethmacpaddinginserter_state <= 1'd0;
        liteethmac_txdatapath_bufferizeendpoints_state <= 2'd0;
        liteethmac_txdatapath_liteethmacpreambleinserter_state <= 2'd0;
        liteethmac_txdatapath_liteethmacgap_state <= 1'd0;
    end
    xilinxmultiregimpl10 <= mac_core_txdatapath_cdc_graycounter0_q;
    xilinxmultiregimpl11 <= xilinxmultiregimpl10;
end

always @(posedge por_clk) begin
    int_rst <= sys_reset;
end

always @(posedge sys_clk) begin
    if ((udpcore_bus_errors != 32'd4294967295)) begin
        if (udpcore_bus_error) begin
            udpcore_bus_errors <= (udpcore_bus_errors + 1'd1);
        end
    end
    mac_core_txdatapath_cdc_graycounter0_q_binary <= mac_core_txdatapath_cdc_graycounter0_q_next_binary;
    mac_core_txdatapath_cdc_graycounter0_q <= mac_core_txdatapath_cdc_graycounter0_q_next;
    if (mac_core_pulsesynchronizer0_o) begin
        mac_core_preamble_errors_status <= (mac_core_preamble_errors_status + 1'd1);
    end
    if (mac_core_pulsesynchronizer1_o) begin
        mac_core_crc_errors_status <= (mac_core_crc_errors_status + 1'd1);
    end
    mac_core_pulsesynchronizer0_toggle_o_r <= mac_core_pulsesynchronizer0_toggle_o;
    mac_core_pulsesynchronizer1_toggle_o_r <= mac_core_pulsesynchronizer1_toggle_o;
    mac_core_cdc_graycounter1_q_binary <= mac_core_cdc_graycounter1_q_next_binary;
    mac_core_cdc_graycounter1_q <= mac_core_cdc_graycounter1_q_next;
    case (liteethmac_grant)
        1'd0: begin
            if ((~liteethmac_request[0])) begin
                if (liteethmac_request[1]) begin
                    liteethmac_grant <= 1'd1;
                end
            end
        end
        1'd1: begin
            if ((~liteethmac_request[1])) begin
                if (liteethmac_request[0]) begin
                    liteethmac_grant <= 1'd0;
                end
            end
        end
    endcase
    liteethmac_status0_ongoing1 <= liteethmac_status0_ongoing0;
    if (liteethmac_status0_last) begin
        liteethmac_status0_first <= 1'd1;
    end else begin
        if ((arp_mac_port_sink_valid & arp_mac_port_sink_ready)) begin
            liteethmac_status0_first <= 1'd0;
        end
    end
    liteethmac_status1_ongoing1 <= liteethmac_status1_ongoing0;
    if (liteethmac_status1_last) begin
        liteethmac_status1_first <= 1'd1;
    end else begin
        if ((ip_mac_port_sink_valid & ip_mac_port_sink_ready)) begin
            liteethmac_status1_first <= 1'd0;
        end
    end
    if (liteethmac_first) begin
        liteethmac_sel_ongoing <= liteethmac_sel0;
    end
    liteethmac_ongoing1 <= liteethmac_ongoing0;
    if (liteethmac_last) begin
        liteethmac_first <= 1'd1;
    end else begin
        if ((mac_crossbar_sink_valid & mac_crossbar_sink_ready)) begin
            liteethmac_first <= 1'd0;
        end
    end
    if (mac_packetizer_sr_load) begin
        mac_packetizer_sr <= mac_packetizer_header;
    end
    if (mac_packetizer_sr_shift) begin
        mac_packetizer_sr <= mac_packetizer_sr[111:8];
    end
    liteethmac_fsm0_state0 <= liteethmac_fsm0_next_state0;
    if (mac_packetizer_count_liteethmac_fsm0_next_value_ce0) begin
        mac_packetizer_count <= mac_packetizer_count_liteethmac_fsm0_next_value0;
    end
    if (mac_packetizer_fsm_from_idle_liteethmac_fsm0_next_value_ce1) begin
        mac_packetizer_fsm_from_idle <= mac_packetizer_fsm_from_idle_liteethmac_fsm0_next_value1;
    end
    liteethmac_fsm1_state0 <= liteethmac_fsm1_next_state0;
    if (mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value_ce0) begin
        mac_packetizer_delayed_last_be <= mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value0;
    end
    if (mac_depacketizer_sr_shift) begin
        mac_depacketizer_sr <= {mac_depacketizer_sink_payload_data, mac_depacketizer_sr[111:8]};
    end
    if (mac_depacketizer_sr_shift_leftover) begin
        mac_depacketizer_sr <= {mac_depacketizer_sink_payload_data, mac_depacketizer_sr};
    end
    mac_depacketizer_was_in_copy <= mac_depacketizer_is_in_copy;
    liteethmac_fsm0_state1 <= liteethmac_fsm0_next_state1;
    if (mac_depacketizer_count_liteethmac_fsm0_next_value_ce2) begin
        mac_depacketizer_count <= mac_depacketizer_count_liteethmac_fsm0_next_value2;
    end
    if (mac_depacketizer_fsm_from_idle_liteethmac_fsm0_next_value_ce3) begin
        mac_depacketizer_fsm_from_idle <= mac_depacketizer_fsm_from_idle_liteethmac_fsm0_next_value3;
    end
    liteethmac_fsm1_state1 <= liteethmac_fsm1_next_state1;
    if (mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value_ce1) begin
        mac_depacketizer_delayed_last_be <= mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value1;
    end
    if (arp_tx_packetizer_sr_load) begin
        arp_tx_packetizer_sr <= arp_tx_packetizer_header;
    end
    if (arp_tx_packetizer_sr_shift) begin
        arp_tx_packetizer_sr <= arp_tx_packetizer_sr[223:8];
    end
    liteetharptx_fsm0_state <= liteetharptx_fsm0_next_state;
    if (arp_tx_packetizer_count_liteetharp_fsm0_next_value_ce0) begin
        arp_tx_packetizer_count <= arp_tx_packetizer_count_liteetharp_fsm0_next_value0;
    end
    if (arp_tx_packetizer_fsm_from_idle_liteetharp_fsm0_next_value_ce1) begin
        arp_tx_packetizer_fsm_from_idle <= arp_tx_packetizer_fsm_from_idle_liteetharp_fsm0_next_value1;
    end
    liteetharptx_fsm1_state <= liteetharptx_fsm1_next_state;
    if (arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value_ce0) begin
        arp_tx_packetizer_delayed_last_be <= arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value0;
    end
    liteetharptx_state <= liteetharptx_next_state;
    if (arp_tx_counter_liteetharp_next_value_ce) begin
        arp_tx_counter <= arp_tx_counter_liteetharp_next_value;
    end
    arp_rx_valid <= (((((arp_rx_depacketizer_source_valid & (arp_rx_depacketizer_source_param_hwtype == 1'd1)) & (arp_rx_depacketizer_source_param_proto == 12'd2048)) & (arp_rx_depacketizer_source_param_hwsize == 3'd6)) & (arp_rx_depacketizer_source_param_protosize == 3'd4)) & (arp_rx_depacketizer_source_param_target_ip == 32'd3232235826));
    if (arp_rx_depacketizer_sr_shift) begin
        arp_rx_depacketizer_sr <= {arp_rx_depacketizer_sink_payload_data, arp_rx_depacketizer_sr[223:8]};
    end
    if (arp_rx_depacketizer_sr_shift_leftover) begin
        arp_rx_depacketizer_sr <= {arp_rx_depacketizer_sink_payload_data, arp_rx_depacketizer_sr};
    end
    arp_rx_depacketizer_was_in_copy <= arp_rx_depacketizer_is_in_copy;
    liteetharprx_fsm0_state <= liteetharprx_fsm0_next_state;
    if (arp_rx_depacketizer_count_liteetharp_fsm0_next_value_ce2) begin
        arp_rx_depacketizer_count <= arp_rx_depacketizer_count_liteetharp_fsm0_next_value2;
    end
    if (arp_rx_depacketizer_fsm_from_idle_liteetharp_fsm0_next_value_ce3) begin
        arp_rx_depacketizer_fsm_from_idle <= arp_rx_depacketizer_fsm_from_idle_liteetharp_fsm0_next_value3;
    end
    liteetharprx_fsm1_state <= liteetharprx_fsm1_next_state;
    if (arp_rx_depacketizer_delayed_last_be_liteetharp_fsm1_next_value_ce1) begin
        arp_rx_depacketizer_delayed_last_be <= arp_rx_depacketizer_delayed_last_be_liteetharp_fsm1_next_value1;
    end
    liteetharprx_state <= liteetharprx_next_state;
    if (arp_table_request_timer_wait) begin
        if ((~arp_table_request_timer_done)) begin
            arp_table_request_timer_count <= (arp_table_request_timer_count - 1'd1);
        end
    end else begin
        arp_table_request_timer_count <= 24'd12500000;
    end
    if (arp_table_cache_wait) begin
        if ((~arp_table_cache_done)) begin
            arp_table_cache_count <= (arp_table_cache_count - 1'd1);
        end
    end else begin
        arp_table_cache_count <= 27'd125000000;
    end
    liteetharpcache_state <= liteetharpcache_next_state;
    if (arp_table_cache_update_count_liteetharp_liteetharpcache_next_value_ce0) begin
        arp_table_cache_update_count <= arp_table_cache_update_count_liteetharp_liteetharpcache_next_value0;
    end
    if (arp_table_cache_search_count_liteetharp_liteetharpcache_next_value_ce1) begin
        arp_table_cache_search_count <= arp_table_cache_search_count_liteetharp_liteetharpcache_next_value1;
    end
    if (arp_table_cache_error_liteetharp_liteetharpcache_next_value_ce2) begin
        arp_table_cache_error <= arp_table_cache_error_liteetharp_liteetharpcache_next_value2;
    end
    fsm_state <= fsm_next_state;
    if (arp_table_request_pending_liteetharp_fsm_next_value_ce0) begin
        arp_table_request_pending <= arp_table_request_pending_liteetharp_fsm_next_value0;
    end
    if (arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value_ce1) begin
        arp_table_response_response_payload_mac_address <= arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1;
    end
    if (arp_table_response_response_payload_failed_liteetharp_fsm_next_value_ce2) begin
        arp_table_response_response_payload_failed <= arp_table_response_response_payload_failed_liteetharp_fsm_next_value2;
    end
    if (arp_table_request_counter_liteetharp_fsm_next_value_ce3) begin
        arp_table_request_counter <= arp_table_request_counter_liteetharp_fsm_next_value3;
    end
    if (arp_table_request_ip_address_liteetharp_fsm_next_value_ce4) begin
        arp_table_request_ip_address <= arp_table_request_ip_address_liteetharp_fsm_next_value4;
    end
    if (((~ip_tx_pipe_valid_source_valid) | ip_tx_pipe_valid_source_ready)) begin
        ip_tx_pipe_valid_source_valid <= ip_tx_pipe_valid_sink_valid;
        ip_tx_pipe_valid_source_first <= ip_tx_pipe_valid_sink_first;
        ip_tx_pipe_valid_source_last <= ip_tx_pipe_valid_sink_last;
        ip_tx_pipe_valid_source_payload_data <= ip_tx_pipe_valid_sink_payload_data;
        ip_tx_pipe_valid_source_payload_last_be <= ip_tx_pipe_valid_sink_payload_last_be;
        ip_tx_pipe_valid_source_payload_error <= ip_tx_pipe_valid_sink_payload_error;
        ip_tx_pipe_valid_source_param_length <= ip_tx_pipe_valid_sink_param_length;
        ip_tx_pipe_valid_source_param_protocol <= ip_tx_pipe_valid_sink_param_protocol;
        ip_tx_pipe_valid_source_param_ip_address <= ip_tx_pipe_valid_sink_param_ip_address;
    end
    if (ip_tx_ce) begin
        if ((~ip_tx_liteethipv4checksum_done)) begin
            ip_tx_liteethipv4checksum_r_next0 <= {ip_tx_liteethipv4checksum0, (ip_tx_liteethipv4checksum_s_next0[15:0] + ip_tx_liteethipv4checksum_s_next0[16])};
        end
        if ((~ip_tx_liteethipv4checksum_done)) begin
            ip_tx_liteethipv4checksum_r_next1 <= {ip_tx_liteethipv4checksum1, (ip_tx_liteethipv4checksum_s_next1[15:0] + ip_tx_liteethipv4checksum_s_next1[16])};
        end
        if ((~ip_tx_liteethipv4checksum_done)) begin
            ip_tx_liteethipv4checksum_r_next2 <= {ip_tx_liteethipv4checksum2, (ip_tx_liteethipv4checksum_s_next2[15:0] + ip_tx_liteethipv4checksum_s_next2[16])};
        end
        if ((~ip_tx_liteethipv4checksum_done)) begin
            ip_tx_liteethipv4checksum_r_next3 <= {ip_tx_liteethipv4checksum3, (ip_tx_liteethipv4checksum_s_next3[15:0] + ip_tx_liteethipv4checksum_s_next3[16])};
        end
        if ((~ip_tx_liteethipv4checksum_done)) begin
            ip_tx_liteethipv4checksum_r_next4 <= {ip_tx_liteethipv4checksum4, (ip_tx_liteethipv4checksum_s_next4[15:0] + ip_tx_liteethipv4checksum_s_next4[16])};
        end
        if ((~ip_tx_liteethipv4checksum_done)) begin
            ip_tx_liteethipv4checksum_r_next5 <= {ip_tx_liteethipv4checksum5, (ip_tx_liteethipv4checksum_s_next5[15:0] + ip_tx_liteethipv4checksum_s_next5[16])};
        end
        if ((~ip_tx_liteethipv4checksum_done)) begin
            ip_tx_liteethipv4checksum_r_next6 <= {ip_tx_liteethipv4checksum6, (ip_tx_liteethipv4checksum_s_next6[15:0] + ip_tx_liteethipv4checksum_s_next6[16])};
        end
        if ((~ip_tx_liteethipv4checksum_done)) begin
            ip_tx_liteethipv4checksum_r_next7 <= {ip_tx_liteethipv4checksum7, (ip_tx_liteethipv4checksum_s_next7[15:0] + ip_tx_liteethipv4checksum_s_next7[16])};
        end
        if ((~ip_tx_liteethipv4checksum_done)) begin
            ip_tx_liteethipv4checksum_r_next8 <= {ip_tx_liteethipv4checksum8, (ip_tx_liteethipv4checksum_s_next8[15:0] + ip_tx_liteethipv4checksum_s_next8[16])};
        end
        if (ip_tx_liteethipv4checksum_counter_ce) begin
            ip_tx_liteethipv4checksum_counter <= (ip_tx_liteethipv4checksum_counter + 1'd1);
        end
    end
    if (ip_tx_reset) begin
        ip_tx_liteethipv4checksum_counter <= 4'd0;
    end
    if (ip_tx_packetizer_sr_load) begin
        ip_tx_packetizer_sr <= ip_tx_packetizer_header;
    end
    if (ip_tx_packetizer_sr_shift) begin
        ip_tx_packetizer_sr <= ip_tx_packetizer_sr[159:8];
    end
    liteethip_liteethiptx_fsm0_state <= liteethip_liteethiptx_fsm0_next_state;
    if (ip_tx_packetizer_count_liteethip_fsm0_next_value_ce0) begin
        ip_tx_packetizer_count <= ip_tx_packetizer_count_liteethip_fsm0_next_value0;
    end
    if (ip_tx_packetizer_fsm_from_idle_liteethip_fsm0_next_value_ce1) begin
        ip_tx_packetizer_fsm_from_idle <= ip_tx_packetizer_fsm_from_idle_liteethip_fsm0_next_value1;
    end
    liteethip_liteethiptx_fsm1_state <= liteethip_liteethiptx_fsm1_next_state;
    if (ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value_ce0) begin
        ip_tx_packetizer_delayed_last_be <= ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value0;
    end
    liteethip_liteethiptx_state <= liteethip_liteethiptx_next_state;
    if (ip_tx_target_mac_liteethip_next_value_ce) begin
        ip_tx_target_mac <= ip_tx_target_mac_liteethip_next_value;
    end
    if (ip_rx_depacketizer_sr_shift) begin
        ip_rx_depacketizer_sr <= {ip_rx_depacketizer_sink_payload_data, ip_rx_depacketizer_sr[159:8]};
    end
    if (ip_rx_depacketizer_sr_shift_leftover) begin
        ip_rx_depacketizer_sr <= {ip_rx_depacketizer_sink_payload_data, ip_rx_depacketizer_sr};
    end
    ip_rx_depacketizer_was_in_copy <= ip_rx_depacketizer_is_in_copy;
    liteethip_liteethiprx_fsm0_state <= liteethip_liteethiprx_fsm0_next_state;
    if (ip_rx_depacketizer_count_liteethip_fsm0_next_value_ce2) begin
        ip_rx_depacketizer_count <= ip_rx_depacketizer_count_liteethip_fsm0_next_value2;
    end
    if (ip_rx_depacketizer_fsm_from_idle_liteethip_fsm0_next_value_ce3) begin
        ip_rx_depacketizer_fsm_from_idle <= ip_rx_depacketizer_fsm_from_idle_liteethip_fsm0_next_value3;
    end
    liteethip_liteethiprx_fsm1_state <= liteethip_liteethiprx_fsm1_next_state;
    if (ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value_ce1) begin
        ip_rx_depacketizer_delayed_last_be <= ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value1;
    end
    if (ip_rx_ce) begin
        if ((~ip_rx_liteethipv4checksum_done)) begin
            ip_rx_liteethipv4checksum_r_next0 <= {ip_rx_liteethipv4checksum0, (ip_rx_liteethipv4checksum_s_next0[15:0] + ip_rx_liteethipv4checksum_s_next0[16])};
        end
        if ((~ip_rx_liteethipv4checksum_done)) begin
            ip_rx_liteethipv4checksum_r_next1 <= {ip_rx_liteethipv4checksum1, (ip_rx_liteethipv4checksum_s_next1[15:0] + ip_rx_liteethipv4checksum_s_next1[16])};
        end
        if ((~ip_rx_liteethipv4checksum_done)) begin
            ip_rx_liteethipv4checksum_r_next2 <= {ip_rx_liteethipv4checksum2, (ip_rx_liteethipv4checksum_s_next2[15:0] + ip_rx_liteethipv4checksum_s_next2[16])};
        end
        if ((~ip_rx_liteethipv4checksum_done)) begin
            ip_rx_liteethipv4checksum_r_next3 <= {ip_rx_liteethipv4checksum3, (ip_rx_liteethipv4checksum_s_next3[15:0] + ip_rx_liteethipv4checksum_s_next3[16])};
        end
        if ((~ip_rx_liteethipv4checksum_done)) begin
            ip_rx_liteethipv4checksum_r_next4 <= {ip_rx_liteethipv4checksum4, (ip_rx_liteethipv4checksum_s_next4[15:0] + ip_rx_liteethipv4checksum_s_next4[16])};
        end
        if ((~ip_rx_liteethipv4checksum_done)) begin
            ip_rx_liteethipv4checksum_r_next5 <= {ip_rx_liteethipv4checksum5, (ip_rx_liteethipv4checksum_s_next5[15:0] + ip_rx_liteethipv4checksum_s_next5[16])};
        end
        if ((~ip_rx_liteethipv4checksum_done)) begin
            ip_rx_liteethipv4checksum_r_next6 <= {ip_rx_liteethipv4checksum6, (ip_rx_liteethipv4checksum_s_next6[15:0] + ip_rx_liteethipv4checksum_s_next6[16])};
        end
        if ((~ip_rx_liteethipv4checksum_done)) begin
            ip_rx_liteethipv4checksum_r_next7 <= {ip_rx_liteethipv4checksum7, (ip_rx_liteethipv4checksum_s_next7[15:0] + ip_rx_liteethipv4checksum_s_next7[16])};
        end
        if ((~ip_rx_liteethipv4checksum_done)) begin
            ip_rx_liteethipv4checksum_r_next8 <= {ip_rx_liteethipv4checksum8, (ip_rx_liteethipv4checksum_s_next8[15:0] + ip_rx_liteethipv4checksum_s_next8[16])};
        end
        if ((~ip_rx_liteethipv4checksum_done)) begin
            ip_rx_liteethipv4checksum_r_next9 <= {ip_rx_liteethipv4checksum9, (ip_rx_liteethipv4checksum_s_next9[15:0] + ip_rx_liteethipv4checksum_s_next9[16])};
        end
        if (ip_rx_liteethipv4checksum_counter_ce) begin
            ip_rx_liteethipv4checksum_counter <= (ip_rx_liteethipv4checksum_counter + 1'd1);
        end
    end
    if (ip_rx_reset) begin
        ip_rx_liteethipv4checksum_counter <= 4'd0;
    end
    liteethip_liteethiprx_state <= liteethip_liteethiprx_next_state;
    case (liteethip_grant)
        1'd0: begin
            if ((~liteethip_request[0])) begin
                if (liteethip_request[1]) begin
                    liteethip_grant <= 1'd1;
                end
            end
        end
        1'd1: begin
            if ((~liteethip_request[1])) begin
                if (liteethip_request[0]) begin
                    liteethip_grant <= 1'd0;
                end
            end
        end
    endcase
    liteethip_status0_ongoing1 <= liteethip_status0_ongoing0;
    if (liteethip_status0_last) begin
        liteethip_status0_first <= 1'd1;
    end else begin
        if ((icmp_ip_port_sink_valid & icmp_ip_port_sink_ready)) begin
            liteethip_status0_first <= 1'd0;
        end
    end
    liteethip_status1_ongoing1 <= liteethip_status1_ongoing0;
    if (liteethip_status1_last) begin
        liteethip_status1_first <= 1'd1;
    end else begin
        if ((ip_port_sink_valid & ip_port_sink_ready)) begin
            liteethip_status1_first <= 1'd0;
        end
    end
    if (liteethip_first) begin
        liteethip_sel_ongoing <= liteethip_sel0;
    end
    liteethip_ongoing1 <= liteethip_ongoing0;
    if (liteethip_last) begin
        liteethip_first <= 1'd1;
    end else begin
        if ((ip_crossbar_sink_valid & ip_crossbar_sink_ready)) begin
            liteethip_first <= 1'd0;
        end
    end
    if (icmp_tx_packetizer_sr_load) begin
        icmp_tx_packetizer_sr <= icmp_tx_packetizer_header;
    end
    if (icmp_tx_packetizer_sr_shift) begin
        icmp_tx_packetizer_sr <= icmp_tx_packetizer_sr[63:8];
    end
    liteethicmptx_fsm0_state <= liteethicmptx_fsm0_next_state;
    if (icmp_tx_packetizer_count_fsm0_next_value_ce0) begin
        icmp_tx_packetizer_count <= icmp_tx_packetizer_count_fsm0_next_value0;
    end
    if (icmp_tx_packetizer_fsm_from_idle_fsm0_next_value_ce1) begin
        icmp_tx_packetizer_fsm_from_idle <= icmp_tx_packetizer_fsm_from_idle_fsm0_next_value1;
    end
    liteethicmptx_fsm1_state <= liteethicmptx_fsm1_next_state;
    if (icmp_tx_packetizer_delayed_last_be_fsm1_next_value_ce0) begin
        icmp_tx_packetizer_delayed_last_be <= icmp_tx_packetizer_delayed_last_be_fsm1_next_value0;
    end
    liteethicmptx_state <= liteethicmptx_next_state;
    if (icmp_rx_depacketizer_sr_shift) begin
        icmp_rx_depacketizer_sr <= {icmp_rx_depacketizer_sink_payload_data, icmp_rx_depacketizer_sr[63:8]};
    end
    if (icmp_rx_depacketizer_sr_shift_leftover) begin
        icmp_rx_depacketizer_sr <= {icmp_rx_depacketizer_sink_payload_data, icmp_rx_depacketizer_sr};
    end
    icmp_rx_depacketizer_was_in_copy <= icmp_rx_depacketizer_is_in_copy;
    liteethicmprx_fsm0_state <= liteethicmprx_fsm0_next_state;
    if (icmp_rx_depacketizer_count_fsm0_next_value_ce2) begin
        icmp_rx_depacketizer_count <= icmp_rx_depacketizer_count_fsm0_next_value2;
    end
    if (icmp_rx_depacketizer_fsm_from_idle_fsm0_next_value_ce3) begin
        icmp_rx_depacketizer_fsm_from_idle <= icmp_rx_depacketizer_fsm_from_idle_fsm0_next_value3;
    end
    liteethicmprx_fsm1_state <= liteethicmprx_fsm1_next_state;
    if (icmp_rx_depacketizer_delayed_last_be_fsm1_next_value_ce1) begin
        icmp_rx_depacketizer_delayed_last_be <= icmp_rx_depacketizer_delayed_last_be_fsm1_next_value1;
    end
    liteethicmprx_state <= liteethicmprx_next_state;
    if (icmp_echo_payload_fifo_syncfifo_re) begin
        icmp_echo_payload_fifo_readable <= 1'd1;
    end else begin
        if (icmp_echo_payload_fifo_re) begin
            icmp_echo_payload_fifo_readable <= 1'd0;
        end
    end
    if (((icmp_echo_payload_fifo_syncfifo_we & icmp_echo_payload_fifo_syncfifo_writable) & (~icmp_echo_payload_fifo_replace))) begin
        icmp_echo_payload_fifo_produce <= (icmp_echo_payload_fifo_produce + 1'd1);
    end
    if (icmp_echo_payload_fifo_do_read) begin
        icmp_echo_payload_fifo_consume <= (icmp_echo_payload_fifo_consume + 1'd1);
    end
    if (((icmp_echo_payload_fifo_syncfifo_we & icmp_echo_payload_fifo_syncfifo_writable) & (~icmp_echo_payload_fifo_replace))) begin
        if ((~icmp_echo_payload_fifo_do_read)) begin
            icmp_echo_payload_fifo_level0 <= (icmp_echo_payload_fifo_level0 + 1'd1);
        end
    end else begin
        if (icmp_echo_payload_fifo_do_read) begin
            icmp_echo_payload_fifo_level0 <= (icmp_echo_payload_fifo_level0 - 1'd1);
        end
    end
    if (icmp_echo_param_fifo_syncfifo_re) begin
        icmp_echo_param_fifo_readable <= 1'd1;
    end else begin
        if (icmp_echo_param_fifo_re) begin
            icmp_echo_param_fifo_readable <= 1'd0;
        end
    end
    if (((icmp_echo_param_fifo_syncfifo_we & icmp_echo_param_fifo_syncfifo_writable) & (~icmp_echo_param_fifo_replace))) begin
        icmp_echo_param_fifo_produce <= (icmp_echo_param_fifo_produce + 1'd1);
    end
    if (icmp_echo_param_fifo_do_read) begin
        icmp_echo_param_fifo_consume <= (icmp_echo_param_fifo_consume + 1'd1);
    end
    if (((icmp_echo_param_fifo_syncfifo_we & icmp_echo_param_fifo_syncfifo_writable) & (~icmp_echo_param_fifo_replace))) begin
        if ((~icmp_echo_param_fifo_do_read)) begin
            icmp_echo_param_fifo_level0 <= (icmp_echo_param_fifo_level0 + 1'd1);
        end
    end else begin
        if (icmp_echo_param_fifo_do_read) begin
            icmp_echo_param_fifo_level0 <= (icmp_echo_param_fifo_level0 - 1'd1);
        end
    end
    if (tx_packetizer_sr_load) begin
        tx_packetizer_sr <= tx_packetizer_header;
    end
    if (tx_packetizer_sr_shift) begin
        tx_packetizer_sr <= tx_packetizer_sr[63:8];
    end
    liteethudp_liteethudptx_fsm0_state <= liteethudp_liteethudptx_fsm0_next_state;
    if (tx_packetizer_count_liteethudp_fsm0_next_value_ce0) begin
        tx_packetizer_count <= tx_packetizer_count_liteethudp_fsm0_next_value0;
    end
    if (tx_packetizer_fsm_from_idle_liteethudp_fsm0_next_value_ce1) begin
        tx_packetizer_fsm_from_idle <= tx_packetizer_fsm_from_idle_liteethudp_fsm0_next_value1;
    end
    liteethudp_liteethudptx_fsm1_state <= liteethudp_liteethudptx_fsm1_next_state;
    if (tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value_ce0) begin
        tx_packetizer_delayed_last_be <= tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value0;
    end
    liteethudp_liteethudptx_state <= liteethudp_liteethudptx_next_state;
    if (rx_depacketizer_sr_shift) begin
        rx_depacketizer_sr <= {rx_depacketizer_sink_payload_data, rx_depacketizer_sr[63:8]};
    end
    if (rx_depacketizer_sr_shift_leftover) begin
        rx_depacketizer_sr <= {rx_depacketizer_sink_payload_data, rx_depacketizer_sr};
    end
    rx_depacketizer_was_in_copy <= rx_depacketizer_is_in_copy;
    liteethudp_liteethudprx_fsm0_state <= liteethudp_liteethudprx_fsm0_next_state;
    if (rx_depacketizer_count_liteethudp_fsm0_next_value_ce2) begin
        rx_depacketizer_count <= rx_depacketizer_count_liteethudp_fsm0_next_value2;
    end
    if (rx_depacketizer_fsm_from_idle_liteethudp_fsm0_next_value_ce3) begin
        rx_depacketizer_fsm_from_idle <= rx_depacketizer_fsm_from_idle_liteethudp_fsm0_next_value3;
    end
    liteethudp_liteethudprx_fsm1_state <= liteethudp_liteethudprx_fsm1_next_state;
    if (rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value_ce1) begin
        rx_depacketizer_delayed_last_be <= rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value1;
    end
    liteethudp_liteethudprx_state <= liteethudp_liteethudprx_next_state;
    if (rx_count_liteethudp_next_value_ce) begin
        rx_count <= rx_count_liteethudp_next_value;
    end
    if ((liteethudpstreamer0_tx_converter_converter_source_valid & liteethudpstreamer0_tx_converter_converter_source_ready)) begin
        if (liteethudpstreamer0_tx_converter_converter_last) begin
            liteethudpstreamer0_tx_converter_converter_mux <= 1'd0;
        end else begin
            liteethudpstreamer0_tx_converter_converter_mux <= (liteethudpstreamer0_tx_converter_converter_mux + 1'd1);
        end
    end
    liteethudpstreamer0_rx_converter_source_param_src_port <= liteethudpstreamer0_rx_converter_sink_param_src_port;
    liteethudpstreamer0_rx_converter_source_param_dst_port <= liteethudpstreamer0_rx_converter_sink_param_dst_port;
    liteethudpstreamer0_rx_converter_source_param_ip_address <= liteethudpstreamer0_rx_converter_sink_param_ip_address;
    liteethudpstreamer0_rx_converter_source_param_length <= liteethudpstreamer0_rx_converter_sink_param_length;
    if (liteethudpstreamer0_rx_converter_converter_source_ready) begin
        liteethudpstreamer0_rx_converter_converter_strobe_all <= 1'd0;
    end
    if (liteethudpstreamer0_rx_converter_converter_load_part) begin
        if (((liteethudpstreamer0_rx_converter_converter_demux == 2'd3) | liteethudpstreamer0_rx_converter_converter_sink_last)) begin
            liteethudpstreamer0_rx_converter_converter_demux <= 1'd0;
            liteethudpstreamer0_rx_converter_converter_strobe_all <= 1'd1;
        end else begin
            liteethudpstreamer0_rx_converter_converter_demux <= (liteethudpstreamer0_rx_converter_converter_demux + 1'd1);
        end
    end
    if ((liteethudpstreamer0_rx_converter_converter_source_valid & liteethudpstreamer0_rx_converter_converter_source_ready)) begin
        if ((liteethudpstreamer0_rx_converter_converter_sink_valid & liteethudpstreamer0_rx_converter_converter_sink_ready)) begin
            liteethudpstreamer0_rx_converter_converter_source_first <= liteethudpstreamer0_rx_converter_converter_sink_first;
            liteethudpstreamer0_rx_converter_converter_source_last <= liteethudpstreamer0_rx_converter_converter_sink_last;
        end else begin
            liteethudpstreamer0_rx_converter_converter_source_first <= 1'd0;
            liteethudpstreamer0_rx_converter_converter_source_last <= 1'd0;
        end
    end else begin
        if ((liteethudpstreamer0_rx_converter_converter_sink_valid & liteethudpstreamer0_rx_converter_converter_sink_ready)) begin
            liteethudpstreamer0_rx_converter_converter_source_first <= (liteethudpstreamer0_rx_converter_converter_sink_first | liteethudpstreamer0_rx_converter_converter_source_first);
            liteethudpstreamer0_rx_converter_converter_source_last <= (liteethudpstreamer0_rx_converter_converter_sink_last | liteethudpstreamer0_rx_converter_converter_source_last);
        end
    end
    if (liteethudpstreamer0_rx_converter_converter_load_part) begin
        case (liteethudpstreamer0_rx_converter_converter_demux)
            1'd0: begin
                liteethudpstreamer0_rx_converter_converter_source_payload_data[9:0] <= liteethudpstreamer0_rx_converter_converter_sink_payload_data;
            end
            1'd1: begin
                liteethudpstreamer0_rx_converter_converter_source_payload_data[19:10] <= liteethudpstreamer0_rx_converter_converter_sink_payload_data;
            end
            2'd2: begin
                liteethudpstreamer0_rx_converter_converter_source_payload_data[29:20] <= liteethudpstreamer0_rx_converter_converter_sink_payload_data;
            end
            2'd3: begin
                liteethudpstreamer0_rx_converter_converter_source_payload_data[39:30] <= liteethudpstreamer0_rx_converter_converter_sink_payload_data;
            end
        endcase
    end
    if (liteethudpstreamer0_rx_converter_converter_load_part) begin
        liteethudpstreamer0_rx_converter_converter_source_payload_valid_token_count <= (liteethudpstreamer0_rx_converter_converter_demux + 1'd1);
    end
    if ((liteethudpstreamer1_tx_converter_converter_source_valid & liteethudpstreamer1_tx_converter_converter_source_ready)) begin
        if (liteethudpstreamer1_tx_converter_converter_last) begin
            liteethudpstreamer1_tx_converter_converter_mux <= 1'd0;
        end else begin
            liteethudpstreamer1_tx_converter_converter_mux <= (liteethudpstreamer1_tx_converter_converter_mux + 1'd1);
        end
    end
    liteethudpstreamer1_rx_converter_source_param_src_port <= liteethudpstreamer1_rx_converter_sink_param_src_port;
    liteethudpstreamer1_rx_converter_source_param_dst_port <= liteethudpstreamer1_rx_converter_sink_param_dst_port;
    liteethudpstreamer1_rx_converter_source_param_ip_address <= liteethudpstreamer1_rx_converter_sink_param_ip_address;
    liteethudpstreamer1_rx_converter_source_param_length <= liteethudpstreamer1_rx_converter_sink_param_length;
    if (liteethudpstreamer1_rx_converter_converter_source_ready) begin
        liteethudpstreamer1_rx_converter_converter_strobe_all <= 1'd0;
    end
    if (liteethudpstreamer1_rx_converter_converter_load_part) begin
        if (((liteethudpstreamer1_rx_converter_converter_demux == 2'd3) | liteethudpstreamer1_rx_converter_converter_sink_last)) begin
            liteethudpstreamer1_rx_converter_converter_demux <= 1'd0;
            liteethudpstreamer1_rx_converter_converter_strobe_all <= 1'd1;
        end else begin
            liteethudpstreamer1_rx_converter_converter_demux <= (liteethudpstreamer1_rx_converter_converter_demux + 1'd1);
        end
    end
    if ((liteethudpstreamer1_rx_converter_converter_source_valid & liteethudpstreamer1_rx_converter_converter_source_ready)) begin
        if ((liteethudpstreamer1_rx_converter_converter_sink_valid & liteethudpstreamer1_rx_converter_converter_sink_ready)) begin
            liteethudpstreamer1_rx_converter_converter_source_first <= liteethudpstreamer1_rx_converter_converter_sink_first;
            liteethudpstreamer1_rx_converter_converter_source_last <= liteethudpstreamer1_rx_converter_converter_sink_last;
        end else begin
            liteethudpstreamer1_rx_converter_converter_source_first <= 1'd0;
            liteethudpstreamer1_rx_converter_converter_source_last <= 1'd0;
        end
    end else begin
        if ((liteethudpstreamer1_rx_converter_converter_sink_valid & liteethudpstreamer1_rx_converter_converter_sink_ready)) begin
            liteethudpstreamer1_rx_converter_converter_source_first <= (liteethudpstreamer1_rx_converter_converter_sink_first | liteethudpstreamer1_rx_converter_converter_source_first);
            liteethudpstreamer1_rx_converter_converter_source_last <= (liteethudpstreamer1_rx_converter_converter_sink_last | liteethudpstreamer1_rx_converter_converter_source_last);
        end
    end
    if (liteethudpstreamer1_rx_converter_converter_load_part) begin
        case (liteethudpstreamer1_rx_converter_converter_demux)
            1'd0: begin
                liteethudpstreamer1_rx_converter_converter_source_payload_data[9:0] <= liteethudpstreamer1_rx_converter_converter_sink_payload_data;
            end
            1'd1: begin
                liteethudpstreamer1_rx_converter_converter_source_payload_data[19:10] <= liteethudpstreamer1_rx_converter_converter_sink_payload_data;
            end
            2'd2: begin
                liteethudpstreamer1_rx_converter_converter_source_payload_data[29:20] <= liteethudpstreamer1_rx_converter_converter_sink_payload_data;
            end
            2'd3: begin
                liteethudpstreamer1_rx_converter_converter_source_payload_data[39:30] <= liteethudpstreamer1_rx_converter_converter_sink_payload_data;
            end
        endcase
    end
    if (liteethudpstreamer1_rx_converter_converter_load_part) begin
        liteethudpstreamer1_rx_converter_converter_source_payload_valid_token_count <= (liteethudpstreamer1_rx_converter_converter_demux + 1'd1);
    end
    case (liteethudp_grant)
        1'd0: begin
            if ((~liteethudp_request[0])) begin
                if (liteethudp_request[1]) begin
                    liteethudp_grant <= 1'd1;
                end
            end
        end
        1'd1: begin
            if ((~liteethudp_request[1])) begin
                if (liteethudp_request[0]) begin
                    liteethudp_grant <= 1'd0;
                end
            end
        end
    endcase
    liteethudp_status0_ongoing1 <= liteethudp_status0_ongoing0;
    if (liteethudp_status0_last) begin
        liteethudp_status0_first <= 1'd1;
    end else begin
        if ((liteethudpstreamer0_internal_port_sink_valid & liteethudpstreamer0_internal_port_sink_ready)) begin
            liteethudp_status0_first <= 1'd0;
        end
    end
    liteethudp_status1_ongoing1 <= liteethudp_status1_ongoing0;
    if (liteethudp_status1_last) begin
        liteethudp_status1_first <= 1'd1;
    end else begin
        if ((liteethudpstreamer1_internal_port_sink_valid & liteethudpstreamer1_internal_port_sink_ready)) begin
            liteethudp_status1_first <= 1'd0;
        end
    end
    if (liteethudp_first) begin
        liteethudp_sel_ongoing <= liteethudp_sel0;
    end
    liteethudp_ongoing1 <= liteethudp_ongoing0;
    if (liteethudp_last) begin
        liteethudp_first <= 1'd1;
    end else begin
        if ((crossbar_sink_valid & crossbar_sink_ready)) begin
            liteethudp_first <= 1'd0;
        end
    end
    if (liteethudpstreamer0_tx_fifo_syncfifo0_re) begin
        liteethudpstreamer0_tx_fifo_readable <= 1'd1;
    end else begin
        if (liteethudpstreamer0_tx_fifo_re) begin
            liteethudpstreamer0_tx_fifo_readable <= 1'd0;
        end
    end
    if (((liteethudpstreamer0_tx_fifo_syncfifo0_we & liteethudpstreamer0_tx_fifo_syncfifo0_writable) & (~liteethudpstreamer0_tx_fifo_replace))) begin
        liteethudpstreamer0_tx_fifo_produce <= (liteethudpstreamer0_tx_fifo_produce + 1'd1);
    end
    if (liteethudpstreamer0_tx_fifo_do_read) begin
        liteethudpstreamer0_tx_fifo_consume <= (liteethudpstreamer0_tx_fifo_consume + 1'd1);
    end
    if (((liteethudpstreamer0_tx_fifo_syncfifo0_we & liteethudpstreamer0_tx_fifo_syncfifo0_writable) & (~liteethudpstreamer0_tx_fifo_replace))) begin
        if ((~liteethudpstreamer0_tx_fifo_do_read)) begin
            liteethudpstreamer0_tx_fifo_level0 <= (liteethudpstreamer0_tx_fifo_level0 + 1'd1);
        end
    end else begin
        if (liteethudpstreamer0_tx_fifo_do_read) begin
            liteethudpstreamer0_tx_fifo_level0 <= (liteethudpstreamer0_tx_fifo_level0 - 1'd1);
        end
    end
    liteethudpstreamer0_state <= liteethudpstreamer0_next_state;
    if (liteethudpstreamer0_tx_counter_liteethudpstreamer0_next_value_ce0) begin
        liteethudpstreamer0_tx_counter <= liteethudpstreamer0_tx_counter_liteethudpstreamer0_next_value0;
    end
    if (liteethudpstreamer0_tx_ip_address1_liteethudpstreamer0_next_value_ce1) begin
        liteethudpstreamer0_tx_ip_address1 <= liteethudpstreamer0_tx_ip_address1_liteethudpstreamer0_next_value1;
    end
    if (liteethudpstreamer0_tx_udp_port1_liteethudpstreamer0_next_value_ce2) begin
        liteethudpstreamer0_tx_udp_port1 <= liteethudpstreamer0_tx_udp_port1_liteethudpstreamer0_next_value2;
    end
    if (liteethudpstreamer0_tx_level_liteethudpstreamer0_next_value_ce3) begin
        liteethudpstreamer0_tx_level <= liteethudpstreamer0_tx_level_liteethudpstreamer0_next_value3;
    end
    if (liteethudpstreamer0_tx_reset) begin
        liteethudpstreamer0_tx_level <= 7'd0;
        liteethudpstreamer0_tx_counter <= 7'd0;
        liteethudpstreamer0_tx_ip_address1 <= 32'd0;
        liteethudpstreamer0_tx_udp_port1 <= 16'd0;
        liteethudpstreamer0_state <= 1'd0;
    end
    if (liteethudpstreamer0_rx_fifo_syncfifo0_re) begin
        liteethudpstreamer0_rx_fifo_readable <= 1'd1;
    end else begin
        if (liteethudpstreamer0_rx_fifo_re) begin
            liteethudpstreamer0_rx_fifo_readable <= 1'd0;
        end
    end
    if (((liteethudpstreamer0_rx_fifo_syncfifo0_we & liteethudpstreamer0_rx_fifo_syncfifo0_writable) & (~liteethudpstreamer0_rx_fifo_replace))) begin
        liteethudpstreamer0_rx_fifo_produce <= (liteethudpstreamer0_rx_fifo_produce + 1'd1);
    end
    if (liteethudpstreamer0_rx_fifo_do_read) begin
        liteethudpstreamer0_rx_fifo_consume <= (liteethudpstreamer0_rx_fifo_consume + 1'd1);
    end
    if (((liteethudpstreamer0_rx_fifo_syncfifo0_we & liteethudpstreamer0_rx_fifo_syncfifo0_writable) & (~liteethudpstreamer0_rx_fifo_replace))) begin
        if ((~liteethudpstreamer0_rx_fifo_do_read)) begin
            liteethudpstreamer0_rx_fifo_level0 <= (liteethudpstreamer0_rx_fifo_level0 + 1'd1);
        end
    end else begin
        if (liteethudpstreamer0_rx_fifo_do_read) begin
            liteethudpstreamer0_rx_fifo_level0 <= (liteethudpstreamer0_rx_fifo_level0 - 1'd1);
        end
    end
    if (liteethudpstreamer1_tx_fifo_syncfifo1_re) begin
        liteethudpstreamer1_tx_fifo_readable <= 1'd1;
    end else begin
        if (liteethudpstreamer1_tx_fifo_re) begin
            liteethudpstreamer1_tx_fifo_readable <= 1'd0;
        end
    end
    if (((liteethudpstreamer1_tx_fifo_syncfifo1_we & liteethudpstreamer1_tx_fifo_syncfifo1_writable) & (~liteethudpstreamer1_tx_fifo_replace))) begin
        liteethudpstreamer1_tx_fifo_produce <= (liteethudpstreamer1_tx_fifo_produce + 1'd1);
    end
    if (liteethudpstreamer1_tx_fifo_do_read) begin
        liteethudpstreamer1_tx_fifo_consume <= (liteethudpstreamer1_tx_fifo_consume + 1'd1);
    end
    if (((liteethudpstreamer1_tx_fifo_syncfifo1_we & liteethudpstreamer1_tx_fifo_syncfifo1_writable) & (~liteethudpstreamer1_tx_fifo_replace))) begin
        if ((~liteethudpstreamer1_tx_fifo_do_read)) begin
            liteethudpstreamer1_tx_fifo_level0 <= (liteethudpstreamer1_tx_fifo_level0 + 1'd1);
        end
    end else begin
        if (liteethudpstreamer1_tx_fifo_do_read) begin
            liteethudpstreamer1_tx_fifo_level0 <= (liteethudpstreamer1_tx_fifo_level0 - 1'd1);
        end
    end
    liteethudpstreamer1_state <= liteethudpstreamer1_next_state;
    if (liteethudpstreamer1_tx_counter_liteethudpstreamer1_next_value_ce0) begin
        liteethudpstreamer1_tx_counter <= liteethudpstreamer1_tx_counter_liteethudpstreamer1_next_value0;
    end
    if (liteethudpstreamer1_tx_ip_address1_liteethudpstreamer1_next_value_ce1) begin
        liteethudpstreamer1_tx_ip_address1 <= liteethudpstreamer1_tx_ip_address1_liteethudpstreamer1_next_value1;
    end
    if (liteethudpstreamer1_tx_udp_port1_liteethudpstreamer1_next_value_ce2) begin
        liteethudpstreamer1_tx_udp_port1 <= liteethudpstreamer1_tx_udp_port1_liteethudpstreamer1_next_value2;
    end
    if (liteethudpstreamer1_tx_level_liteethudpstreamer1_next_value_ce3) begin
        liteethudpstreamer1_tx_level <= liteethudpstreamer1_tx_level_liteethudpstreamer1_next_value3;
    end
    if (liteethudpstreamer1_tx_reset) begin
        liteethudpstreamer1_tx_level <= 7'd0;
        liteethudpstreamer1_tx_counter <= 7'd0;
        liteethudpstreamer1_tx_ip_address1 <= 32'd0;
        liteethudpstreamer1_tx_udp_port1 <= 16'd0;
        liteethudpstreamer1_state <= 1'd0;
    end
    if (liteethudpstreamer1_rx_fifo_syncfifo1_re) begin
        liteethudpstreamer1_rx_fifo_readable <= 1'd1;
    end else begin
        if (liteethudpstreamer1_rx_fifo_re) begin
            liteethudpstreamer1_rx_fifo_readable <= 1'd0;
        end
    end
    if (((liteethudpstreamer1_rx_fifo_syncfifo1_we & liteethudpstreamer1_rx_fifo_syncfifo1_writable) & (~liteethudpstreamer1_rx_fifo_replace))) begin
        liteethudpstreamer1_rx_fifo_produce <= (liteethudpstreamer1_rx_fifo_produce + 1'd1);
    end
    if (liteethudpstreamer1_rx_fifo_do_read) begin
        liteethudpstreamer1_rx_fifo_consume <= (liteethudpstreamer1_rx_fifo_consume + 1'd1);
    end
    if (((liteethudpstreamer1_rx_fifo_syncfifo1_we & liteethudpstreamer1_rx_fifo_syncfifo1_writable) & (~liteethudpstreamer1_rx_fifo_replace))) begin
        if ((~liteethudpstreamer1_rx_fifo_do_read)) begin
            liteethudpstreamer1_rx_fifo_level0 <= (liteethudpstreamer1_rx_fifo_level0 + 1'd1);
        end
    end else begin
        if (liteethudpstreamer1_rx_fifo_do_read) begin
            liteethudpstreamer1_rx_fifo_level0 <= (liteethudpstreamer1_rx_fifo_level0 - 1'd1);
        end
    end
    wishbone2csr_state <= wishbone2csr_next_state;
    interface0_bank_bus_dat_r <= 1'd0;
    if (csrbank0_sel) begin
        case (interface0_bank_bus_adr[8:0])
            1'd0: begin
                interface0_bank_bus_dat_r <= csrbank0_reset0_w;
            end
            1'd1: begin
                interface0_bank_bus_dat_r <= csrbank0_scratch0_w;
            end
            2'd2: begin
                interface0_bank_bus_dat_r <= csrbank0_bus_errors_w;
            end
        endcase
    end
    if (csrbank0_reset0_re) begin
        udpcore_reset_storage <= csrbank0_reset0_r;
    end
    udpcore_reset_re <= csrbank0_reset0_re;
    if (csrbank0_scratch0_re) begin
        udpcore_scratch_storage <= csrbank0_scratch0_r;
    end
    udpcore_scratch_re <= csrbank0_scratch0_re;
    udpcore_bus_errors_re <= csrbank0_bus_errors_re;
    interface1_bank_bus_dat_r <= 1'd0;
    if (csrbank1_sel) begin
        case (interface1_bank_bus_adr[8:0])
            1'd0: begin
                interface1_bank_bus_dat_r <= csrbank1_crg_reset0_w;
            end
            1'd1: begin
                interface1_bank_bus_dat_r <= csrbank1_mdio_w0_w;
            end
            2'd2: begin
                interface1_bank_bus_dat_r <= csrbank1_mdio_r_w;
            end
        endcase
    end
    if (csrbank1_crg_reset0_re) begin
        ethphy_reset_storage <= csrbank1_crg_reset0_r;
    end
    ethphy_reset_re <= csrbank1_crg_reset0_re;
    if (csrbank1_mdio_w0_re) begin
        ethphy__w_storage <= csrbank1_mdio_w0_r;
    end
    ethphy__w_re <= csrbank1_mdio_w0_re;
    ethphy__r_re <= csrbank1_mdio_r_re;
    if (sys_rst) begin
        udpcore_reset_storage <= 2'd0;
        udpcore_reset_re <= 1'd0;
        udpcore_scratch_storage <= 32'd305419896;
        udpcore_scratch_re <= 1'd0;
        udpcore_bus_errors_re <= 1'd0;
        udpcore_bus_errors <= 32'd0;
        ethphy_reset_storage <= 1'd0;
        ethphy_reset_re <= 1'd0;
        ethphy__w_storage <= 3'd0;
        ethphy__w_re <= 1'd0;
        ethphy__r_re <= 1'd0;
        mac_core_txdatapath_cdc_graycounter0_q <= 6'd0;
        mac_core_txdatapath_cdc_graycounter0_q_binary <= 6'd0;
        mac_core_preamble_errors_status <= 32'd0;
        mac_core_crc_errors_status <= 32'd0;
        mac_core_cdc_graycounter1_q <= 6'd0;
        mac_core_cdc_graycounter1_q_binary <= 6'd0;
        mac_packetizer_count <= 4'd0;
        mac_packetizer_fsm_from_idle <= 1'd0;
        mac_packetizer_delayed_last_be <= 1'd0;
        mac_depacketizer_count <= 4'd0;
        mac_depacketizer_fsm_from_idle <= 1'd0;
        mac_depacketizer_delayed_last_be <= 1'd0;
        mac_depacketizer_was_in_copy <= 1'd0;
        arp_tx_packetizer_count <= 5'd0;
        arp_tx_packetizer_fsm_from_idle <= 1'd0;
        arp_tx_packetizer_delayed_last_be <= 1'd0;
        arp_rx_depacketizer_count <= 5'd0;
        arp_rx_depacketizer_fsm_from_idle <= 1'd0;
        arp_rx_depacketizer_delayed_last_be <= 1'd0;
        arp_rx_depacketizer_was_in_copy <= 1'd0;
        arp_table_response_response_payload_failed <= 1'd0;
        arp_table_response_response_payload_mac_address <= 48'd0;
        arp_table_request_pending <= 1'd0;
        arp_table_request_counter <= 3'd0;
        arp_table_request_timer_count <= 24'd12500000;
        arp_table_cache_update_count <= 1'd0;
        arp_table_cache_search_count <= 1'd0;
        arp_table_cache_error <= 1'd0;
        arp_table_cache_count <= 27'd125000000;
        ip_tx_pipe_valid_source_valid <= 1'd0;
        ip_tx_pipe_valid_source_payload_data <= 8'd0;
        ip_tx_pipe_valid_source_payload_last_be <= 1'd0;
        ip_tx_pipe_valid_source_payload_error <= 1'd0;
        ip_tx_liteethipv4checksum_counter <= 4'd0;
        ip_tx_packetizer_count <= 5'd0;
        ip_tx_packetizer_fsm_from_idle <= 1'd0;
        ip_tx_packetizer_delayed_last_be <= 1'd0;
        ip_rx_depacketizer_count <= 5'd0;
        ip_rx_depacketizer_fsm_from_idle <= 1'd0;
        ip_rx_depacketizer_delayed_last_be <= 1'd0;
        ip_rx_depacketizer_was_in_copy <= 1'd0;
        ip_rx_liteethipv4checksum_counter <= 4'd0;
        icmp_tx_packetizer_count <= 3'd0;
        icmp_tx_packetizer_fsm_from_idle <= 1'd0;
        icmp_tx_packetizer_delayed_last_be <= 1'd0;
        icmp_rx_depacketizer_count <= 3'd0;
        icmp_rx_depacketizer_fsm_from_idle <= 1'd0;
        icmp_rx_depacketizer_delayed_last_be <= 1'd0;
        icmp_rx_depacketizer_was_in_copy <= 1'd0;
        icmp_echo_payload_fifo_readable <= 1'd0;
        icmp_echo_payload_fifo_level0 <= 8'd0;
        icmp_echo_payload_fifo_produce <= 7'd0;
        icmp_echo_payload_fifo_consume <= 7'd0;
        icmp_echo_param_fifo_readable <= 1'd0;
        icmp_echo_param_fifo_level0 <= 2'd0;
        icmp_echo_param_fifo_produce <= 1'd0;
        icmp_echo_param_fifo_consume <= 1'd0;
        tx_packetizer_count <= 3'd0;
        tx_packetizer_fsm_from_idle <= 1'd0;
        tx_packetizer_delayed_last_be <= 1'd0;
        rx_depacketizer_count <= 3'd0;
        rx_depacketizer_fsm_from_idle <= 1'd0;
        rx_depacketizer_delayed_last_be <= 1'd0;
        rx_depacketizer_was_in_copy <= 1'd0;
        rx_count <= 16'd0;
        liteethudpstreamer0_tx_level <= 7'd0;
        liteethudpstreamer0_tx_counter <= 7'd0;
        liteethudpstreamer0_tx_ip_address1 <= 32'd0;
        liteethudpstreamer0_tx_udp_port1 <= 16'd0;
        liteethudpstreamer0_tx_fifo_readable <= 1'd0;
        liteethudpstreamer0_tx_fifo_level0 <= 7'd0;
        liteethudpstreamer0_tx_fifo_produce <= 6'd0;
        liteethudpstreamer0_tx_fifo_consume <= 6'd0;
        liteethudpstreamer0_rx_fifo_readable <= 1'd0;
        liteethudpstreamer0_rx_fifo_level0 <= 7'd0;
        liteethudpstreamer0_rx_fifo_produce <= 6'd0;
        liteethudpstreamer0_rx_fifo_consume <= 6'd0;
        liteethudpstreamer0_tx_converter_converter_mux <= 2'd0;
        liteethudpstreamer0_rx_converter_converter_source_payload_data <= 40'd0;
        liteethudpstreamer0_rx_converter_converter_source_payload_valid_token_count <= 3'd0;
        liteethudpstreamer0_rx_converter_converter_demux <= 2'd0;
        liteethudpstreamer0_rx_converter_converter_strobe_all <= 1'd0;
        liteethudpstreamer1_tx_level <= 7'd0;
        liteethudpstreamer1_tx_counter <= 7'd0;
        liteethudpstreamer1_tx_ip_address1 <= 32'd0;
        liteethudpstreamer1_tx_udp_port1 <= 16'd0;
        liteethudpstreamer1_tx_fifo_readable <= 1'd0;
        liteethudpstreamer1_tx_fifo_level0 <= 7'd0;
        liteethudpstreamer1_tx_fifo_produce <= 6'd0;
        liteethudpstreamer1_tx_fifo_consume <= 6'd0;
        liteethudpstreamer1_rx_fifo_readable <= 1'd0;
        liteethudpstreamer1_rx_fifo_level0 <= 7'd0;
        liteethudpstreamer1_rx_fifo_produce <= 6'd0;
        liteethudpstreamer1_rx_fifo_consume <= 6'd0;
        liteethudpstreamer1_tx_converter_converter_mux <= 2'd0;
        liteethudpstreamer1_rx_converter_converter_source_payload_data <= 40'd0;
        liteethudpstreamer1_rx_converter_converter_source_payload_valid_token_count <= 3'd0;
        liteethudpstreamer1_rx_converter_converter_demux <= 2'd0;
        liteethudpstreamer1_rx_converter_converter_strobe_all <= 1'd0;
        liteethmac_grant <= 1'd0;
        liteethmac_status0_first <= 1'd1;
        liteethmac_status0_ongoing1 <= 1'd0;
        liteethmac_status1_first <= 1'd1;
        liteethmac_status1_ongoing1 <= 1'd0;
        liteethmac_first <= 1'd1;
        liteethmac_ongoing1 <= 1'd0;
        liteethmac_sel_ongoing <= 2'd0;
        liteethmac_fsm0_state0 <= 2'd0;
        liteethmac_fsm1_state0 <= 1'd0;
        liteethmac_fsm0_state1 <= 2'd0;
        liteethmac_fsm1_state1 <= 1'd0;
        liteetharptx_fsm0_state <= 2'd0;
        liteetharptx_fsm1_state <= 1'd0;
        liteetharptx_state <= 1'd0;
        liteetharprx_fsm0_state <= 2'd0;
        liteetharprx_fsm1_state <= 1'd0;
        liteetharprx_state <= 2'd0;
        liteetharpcache_state <= 3'd0;
        fsm_state <= 3'd0;
        liteethip_liteethiptx_fsm0_state <= 2'd0;
        liteethip_liteethiptx_fsm1_state <= 1'd0;
        liteethip_liteethiptx_state <= 3'd0;
        liteethip_liteethiprx_fsm0_state <= 2'd0;
        liteethip_liteethiprx_fsm1_state <= 1'd0;
        liteethip_liteethiprx_state <= 2'd0;
        liteethip_grant <= 1'd0;
        liteethip_status0_first <= 1'd1;
        liteethip_status0_ongoing1 <= 1'd0;
        liteethip_status1_first <= 1'd1;
        liteethip_status1_ongoing1 <= 1'd0;
        liteethip_first <= 1'd1;
        liteethip_ongoing1 <= 1'd0;
        liteethip_sel_ongoing <= 2'd0;
        liteethicmptx_fsm0_state <= 2'd0;
        liteethicmptx_fsm1_state <= 1'd0;
        liteethicmptx_state <= 1'd0;
        liteethicmprx_fsm0_state <= 2'd0;
        liteethicmprx_fsm1_state <= 1'd0;
        liteethicmprx_state <= 2'd0;
        liteethudp_liteethudptx_fsm0_state <= 2'd0;
        liteethudp_liteethudptx_fsm1_state <= 1'd0;
        liteethudp_liteethudptx_state <= 1'd0;
        liteethudp_liteethudprx_fsm0_state <= 2'd0;
        liteethudp_liteethudprx_fsm1_state <= 1'd0;
        liteethudp_liteethudprx_state <= 2'd0;
        liteethudp_grant <= 1'd0;
        liteethudp_status0_first <= 1'd1;
        liteethudp_status0_ongoing1 <= 1'd0;
        liteethudp_status1_first <= 1'd1;
        liteethudp_status1_ongoing1 <= 1'd0;
        liteethudp_first <= 1'd1;
        liteethudp_ongoing1 <= 1'd0;
        liteethudp_sel_ongoing <= 2'd0;
        liteethudpstreamer0_state <= 1'd0;
        liteethudpstreamer1_state <= 1'd0;
        wishbone2csr_state <= 1'd0;
    end
    xilinxmultiregimpl00 <= ethphy_data_r;
    xilinxmultiregimpl01 <= xilinxmultiregimpl00;
    xilinxmultiregimpl20 <= mac_core_txdatapath_cdc_graycounter1_q;
    xilinxmultiregimpl21 <= xilinxmultiregimpl20;
    xilinxmultiregimpl30 <= mac_core_pulsesynchronizer0_toggle_i;
    xilinxmultiregimpl31 <= xilinxmultiregimpl30;
    xilinxmultiregimpl40 <= mac_core_pulsesynchronizer1_toggle_i;
    xilinxmultiregimpl41 <= xilinxmultiregimpl40;
    xilinxmultiregimpl50 <= mac_core_cdc_graycounter0_q;
    xilinxmultiregimpl51 <= xilinxmultiregimpl50;
end


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
// Instance IBUF of IBUF Module.
//------------------------------------------------------------------------------
IBUF IBUF(
	// Inputs.
	.I (rgmii_clocks_rx),

	// Outputs.
	.O (ethphy_eth_rx_clk_ibuf)
);

//------------------------------------------------------------------------------
// Instance BUFG of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG(
	// Inputs.
	.I (ethphy_eth_rx_clk_ibuf),

	// Outputs.
	.O (eth_rx_clk)
);

//------------------------------------------------------------------------------
// Instance BUFG_1 of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG_1(
	// Inputs.
	.I (ethphy_clkout0),

	// Outputs.
	.O (ethphy_clkout_buf0)
);

//------------------------------------------------------------------------------
// Instance BUFG_2 of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG_2(
	// Inputs.
	.I (ethphy_clkout1),

	// Outputs.
	.O (ethphy_clkout_buf1)
);

//------------------------------------------------------------------------------
// Instance ODDR of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR (
	// Inputs.
	.C  (eth_tx_delayed_clk),
	.CE (1'd1),
	.D1 (1'd1),
	.D2 (1'd0),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (ethphy_eth_tx_clk_obuf)
);

//------------------------------------------------------------------------------
// Instance OBUF of OBUF Module.
//------------------------------------------------------------------------------
OBUF OBUF(
	// Inputs.
	.I (ethphy_eth_tx_clk_obuf),

	// Outputs.
	.O (rgmii_clocks_tx)
);

//------------------------------------------------------------------------------
// Instance ODDR_1 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_1 (
	// Inputs.
	.C  (eth_tx_clk),
	.CE (1'd1),
	.D1 (ethphy_sink_valid),
	.D2 (ethphy_sink_valid),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (ethphy_tx_ctl_obuf)
);

//------------------------------------------------------------------------------
// Instance OBUF_1 of OBUF Module.
//------------------------------------------------------------------------------
OBUF OBUF_1(
	// Inputs.
	.I (ethphy_tx_ctl_obuf),

	// Outputs.
	.O (rgmii_tx_ctl)
);

//------------------------------------------------------------------------------
// Instance ODDR_2 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_2 (
	// Inputs.
	.C  (eth_tx_clk),
	.CE (1'd1),
	.D1 (ethphy_sink_payload_data[0]),
	.D2 (ethphy_sink_payload_data[4]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (ethphy_tx_data_obuf[0])
);

//------------------------------------------------------------------------------
// Instance OBUF_2 of OBUF Module.
//------------------------------------------------------------------------------
OBUF OBUF_2(
	// Inputs.
	.I (ethphy_tx_data_obuf[0]),

	// Outputs.
	.O (rgmii_tx_data[0])
);

//------------------------------------------------------------------------------
// Instance ODDR_3 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_3 (
	// Inputs.
	.C  (eth_tx_clk),
	.CE (1'd1),
	.D1 (ethphy_sink_payload_data[1]),
	.D2 (ethphy_sink_payload_data[5]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (ethphy_tx_data_obuf[1])
);

//------------------------------------------------------------------------------
// Instance OBUF_3 of OBUF Module.
//------------------------------------------------------------------------------
OBUF OBUF_3(
	// Inputs.
	.I (ethphy_tx_data_obuf[1]),

	// Outputs.
	.O (rgmii_tx_data[1])
);

//------------------------------------------------------------------------------
// Instance ODDR_4 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_4 (
	// Inputs.
	.C  (eth_tx_clk),
	.CE (1'd1),
	.D1 (ethphy_sink_payload_data[2]),
	.D2 (ethphy_sink_payload_data[6]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (ethphy_tx_data_obuf[2])
);

//------------------------------------------------------------------------------
// Instance OBUF_4 of OBUF Module.
//------------------------------------------------------------------------------
OBUF OBUF_4(
	// Inputs.
	.I (ethphy_tx_data_obuf[2]),

	// Outputs.
	.O (rgmii_tx_data[2])
);

//------------------------------------------------------------------------------
// Instance ODDR_5 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_5 (
	// Inputs.
	.C  (eth_tx_clk),
	.CE (1'd1),
	.D1 (ethphy_sink_payload_data[3]),
	.D2 (ethphy_sink_payload_data[7]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (ethphy_tx_data_obuf[3])
);

//------------------------------------------------------------------------------
// Instance OBUF_5 of OBUF Module.
//------------------------------------------------------------------------------
OBUF OBUF_5(
	// Inputs.
	.I (ethphy_tx_data_obuf[3]),

	// Outputs.
	.O (rgmii_tx_data[3])
);

//------------------------------------------------------------------------------
// Instance IBUF_1 of IBUF Module.
//------------------------------------------------------------------------------
IBUF IBUF_1(
	// Inputs.
	.I (rgmii_rx_ctl),

	// Outputs.
	.O (ethphy_liteethphyrgmiirx_rx_ctl_ibuf)
);

//------------------------------------------------------------------------------
// Instance IDELAYE2 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.IDELAY_TYPE      ("FIXED"),
	.IDELAY_VALUE     (5'd26),
	.REFCLK_FREQUENCY (200.0)
) IDELAYE2 (
	// Inputs.
	.C        (1'd0),
	.CE       (1'd0),
	.IDATAIN  (ethphy_liteethphyrgmiirx_rx_ctl_ibuf),
	.INC      (1'd0),
	.LD       (1'd0),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (ethphy_liteethphyrgmiirx_rx_ctl_idelay)
);

//------------------------------------------------------------------------------
// Instance IDDR of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE_PIPELINED")
) IDDR (
	// Inputs.
	.C  (eth_rx_clk),
	.CE (1'd1),
	.D  (ethphy_liteethphyrgmiirx_rx_ctl_idelay),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (ethphy_liteethphyrgmiirx_rx_ctl),
	.Q2 (ethphy_liteethphyrgmiirx)
);

//------------------------------------------------------------------------------
// Instance IBUF_2 of IBUF Module.
//------------------------------------------------------------------------------
IBUF IBUF_2(
	// Inputs.
	.I (rgmii_rx_data[0]),

	// Outputs.
	.O (ethphy_liteethphyrgmiirx_rx_data_ibuf[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_1 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.IDELAY_TYPE      ("FIXED"),
	.IDELAY_VALUE     (5'd26),
	.REFCLK_FREQUENCY (200.0)
) IDELAYE2_1 (
	// Inputs.
	.C        (1'd0),
	.CE       (1'd0),
	.IDATAIN  (ethphy_liteethphyrgmiirx_rx_data_ibuf[0]),
	.INC      (1'd0),
	.LD       (1'd0),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (ethphy_liteethphyrgmiirx_rx_data_idelay[0])
);

//------------------------------------------------------------------------------
// Instance IDDR_1 of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE_PIPELINED")
) IDDR_1 (
	// Inputs.
	.C  (eth_rx_clk),
	.CE (1'd1),
	.D  (ethphy_liteethphyrgmiirx_rx_data_idelay[0]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (ethphy_liteethphyrgmiirx_rx_data[0]),
	.Q2 (ethphy_liteethphyrgmiirx_rx_data[4])
);

//------------------------------------------------------------------------------
// Instance IBUF_3 of IBUF Module.
//------------------------------------------------------------------------------
IBUF IBUF_3(
	// Inputs.
	.I (rgmii_rx_data[1]),

	// Outputs.
	.O (ethphy_liteethphyrgmiirx_rx_data_ibuf[1])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_2 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.IDELAY_TYPE      ("FIXED"),
	.IDELAY_VALUE     (5'd26),
	.REFCLK_FREQUENCY (200.0)
) IDELAYE2_2 (
	// Inputs.
	.C        (1'd0),
	.CE       (1'd0),
	.IDATAIN  (ethphy_liteethphyrgmiirx_rx_data_ibuf[1]),
	.INC      (1'd0),
	.LD       (1'd0),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (ethphy_liteethphyrgmiirx_rx_data_idelay[1])
);

//------------------------------------------------------------------------------
// Instance IDDR_2 of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE_PIPELINED")
) IDDR_2 (
	// Inputs.
	.C  (eth_rx_clk),
	.CE (1'd1),
	.D  (ethphy_liteethphyrgmiirx_rx_data_idelay[1]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (ethphy_liteethphyrgmiirx_rx_data[1]),
	.Q2 (ethphy_liteethphyrgmiirx_rx_data[5])
);

//------------------------------------------------------------------------------
// Instance IBUF_4 of IBUF Module.
//------------------------------------------------------------------------------
IBUF IBUF_4(
	// Inputs.
	.I (rgmii_rx_data[2]),

	// Outputs.
	.O (ethphy_liteethphyrgmiirx_rx_data_ibuf[2])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_3 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.IDELAY_TYPE      ("FIXED"),
	.IDELAY_VALUE     (5'd26),
	.REFCLK_FREQUENCY (200.0)
) IDELAYE2_3 (
	// Inputs.
	.C        (1'd0),
	.CE       (1'd0),
	.IDATAIN  (ethphy_liteethphyrgmiirx_rx_data_ibuf[2]),
	.INC      (1'd0),
	.LD       (1'd0),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (ethphy_liteethphyrgmiirx_rx_data_idelay[2])
);

//------------------------------------------------------------------------------
// Instance IDDR_3 of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE_PIPELINED")
) IDDR_3 (
	// Inputs.
	.C  (eth_rx_clk),
	.CE (1'd1),
	.D  (ethphy_liteethphyrgmiirx_rx_data_idelay[2]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (ethphy_liteethphyrgmiirx_rx_data[2]),
	.Q2 (ethphy_liteethphyrgmiirx_rx_data[6])
);

//------------------------------------------------------------------------------
// Instance IBUF_5 of IBUF Module.
//------------------------------------------------------------------------------
IBUF IBUF_5(
	// Inputs.
	.I (rgmii_rx_data[3]),

	// Outputs.
	.O (ethphy_liteethphyrgmiirx_rx_data_ibuf[3])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_4 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.IDELAY_TYPE      ("FIXED"),
	.IDELAY_VALUE     (5'd26),
	.REFCLK_FREQUENCY (200.0)
) IDELAYE2_4 (
	// Inputs.
	.C        (1'd0),
	.CE       (1'd0),
	.IDATAIN  (ethphy_liteethphyrgmiirx_rx_data_ibuf[3]),
	.INC      (1'd0),
	.LD       (1'd0),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (ethphy_liteethphyrgmiirx_rx_data_idelay[3])
);

//------------------------------------------------------------------------------
// Instance IDDR_4 of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE_PIPELINED")
) IDDR_4 (
	// Inputs.
	.C  (eth_rx_clk),
	.CE (1'd1),
	.D  (ethphy_liteethphyrgmiirx_rx_data_idelay[3]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (ethphy_liteethphyrgmiirx_rx_data[3]),
	.Q2 (ethphy_liteethphyrgmiirx_rx_data[7])
);

assign rgmii_mdio = ethphy_data_oe ? ethphy_data_w : 1'bz;
assign ethphy_data_r = rgmii_mdio;

//------------------------------------------------------------------------------
// Memory storage: 32-words x 12-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Sync  | Write: ---- | 
reg [11:0] storage[0:31];
reg [11:0] storage_dat0;
reg [11:0] storage_dat1;
always @(posedge sys_clk) begin
	if (mac_core_txdatapath_cdc_wrport_we)
		storage[mac_core_txdatapath_cdc_wrport_adr] <= mac_core_txdatapath_cdc_wrport_dat_w;
	storage_dat0 <= storage[mac_core_txdatapath_cdc_wrport_adr];
end
always @(posedge eth_tx_clk) begin
	storage_dat1 <= storage[mac_core_txdatapath_cdc_rdport_adr];
end
assign mac_core_txdatapath_cdc_wrport_dat_r = storage_dat0;
assign mac_core_txdatapath_cdc_rdport_dat_r = storage_dat1;


//------------------------------------------------------------------------------
// Memory storage_1: 5-words x 12-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Async | Write: ---- | 
reg [11:0] storage_1[0:4];
reg [11:0] storage_1_dat0;
always @(posedge eth_rx_clk) begin
	if (mac_core_liteethmaccrc32checker_syncfifo_wrport_we)
		storage_1[mac_core_liteethmaccrc32checker_syncfifo_wrport_adr] <= mac_core_liteethmaccrc32checker_syncfifo_wrport_dat_w;
	storage_1_dat0 <= storage_1[mac_core_liteethmaccrc32checker_syncfifo_wrport_adr];
end
always @(posedge eth_rx_clk) begin
end
assign mac_core_liteethmaccrc32checker_syncfifo_wrport_dat_r = storage_1_dat0;
assign mac_core_liteethmaccrc32checker_syncfifo_rdport_dat_r = storage_1[mac_core_liteethmaccrc32checker_syncfifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_2: 32-words x 12-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Sync  | Write: ---- | 
reg [11:0] storage_2[0:31];
reg [11:0] storage_2_dat0;
reg [11:0] storage_2_dat1;
always @(posedge eth_rx_clk) begin
	if (mac_core_cdc_wrport_we)
		storage_2[mac_core_cdc_wrport_adr] <= mac_core_cdc_wrport_dat_w;
	storage_2_dat0 <= storage_2[mac_core_cdc_wrport_adr];
end
always @(posedge sys_clk) begin
	storage_2_dat1 <= storage_2[mac_core_cdc_rdport_adr];
end
assign mac_core_cdc_wrport_dat_r = storage_2_dat0;
assign mac_core_cdc_rdport_dat_r = storage_2_dat1;


//------------------------------------------------------------------------------
// Memory mem: 2-words x 81-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
// Port 1 | Read: Async | Write: ---- | 
reg [80:0] mem[0:1];
reg [0:0] mem_adr0;
always @(posedge sys_clk) begin
	if (arp_table_cache_mem_wr_port_we)
		mem[arp_table_cache_mem_wr_port_adr] <= arp_table_cache_mem_wr_port_dat_w;
	mem_adr0 <= arp_table_cache_mem_wr_port_adr;
end
always @(posedge sys_clk) begin
end
assign arp_table_cache_mem_wr_port_dat_r = mem[mem_adr0];
assign arp_table_cache_mem_rd_port_dat_r = mem[arp_table_cache_mem_rd_port_adr];


//------------------------------------------------------------------------------
// Modified Memory storage_3: 128-words x 12-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First | Write-Granularity: 12  
// Port 1 | Read: Sync | Write: ---- |  
(* keep *) fakeram_1rw1r_12w128d_sram u_storage_12w128d_0 (
    .rw0_clk(sys_clk),
    .rw0_ce_in(1'b1),
    .rw0_we_in(icmp_echo_payload_fifo_wrport_we),
    .rw0_addr_in(icmp_echo_payload_fifo_wrport_adr),
    .rw0_wd_in(icmp_echo_payload_fifo_wrport_dat_w),
    .rw0_rd_out(icmp_echo_payload_fifo_wrport_dat_r),
    .r0_clk(sys_clk),
    .r0_ce_in(icmp_echo_payload_fifo_rdport_re),
    .r0_addr_in(icmp_echo_payload_fifo_rdport_adr),
    .r0_rd_out(icmp_echo_payload_fifo_rdport_dat_r)
);


//------------------------------------------------------------------------------
// Memory storage_4: 2-words x 114-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Sync  | Write: ---- | 
reg [113:0] storage_4[0:1];
reg [113:0] storage_4_dat0;
reg [113:0] storage_4_dat1;
always @(posedge sys_clk) begin
	if (icmp_echo_param_fifo_wrport_we)
		storage_4[icmp_echo_param_fifo_wrport_adr] <= icmp_echo_param_fifo_wrport_dat_w;
	storage_4_dat0 <= storage_4[icmp_echo_param_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (icmp_echo_param_fifo_rdport_re)
		storage_4_dat1 <= storage_4[icmp_echo_param_fifo_rdport_adr];
end
assign icmp_echo_param_fifo_wrport_dat_r = storage_4_dat0;
assign icmp_echo_param_fifo_rdport_dat_r = storage_4_dat1;


//------------------------------------------------------------------------------
// Modified Memory storage_5: 64-words x 64-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First | Write-Granularity: 64 
// Port 1 | Read: Sync  | Write: ---- | 
wire [63:0] storage_5_dat0;
wire [63:0] storage_5_dat1;
(* keep *) fakeram_1rw1r_64w64d_sram u_tx_buffer_64w64d_0 (
    .rw0_clk(sys_clk),
    .rw0_ce_in(1'b1),
    .rw0_we_in(liteethudpstreamer0_tx_fifo_wrport_we),
    .rw0_addr_in(liteethudpstreamer0_tx_fifo_wrport_adr),
    .rw0_wd_in({30'b0, liteethudpstreamer0_tx_fifo_wrport_dat_w}),
    .rw0_rd_out(storage_5_dat0),
    .r0_clk(sys_clk),
    .r0_ce_in(liteethudpstreamer0_tx_fifo_rdport_re),
    .r0_addr_in(liteethudpstreamer0_tx_fifo_rdport_adr),
    .r0_rd_out(storage_5_dat1)
);
assign liteethudpstreamer0_tx_fifo_wrport_dat_r = storage_5_dat0[33:0];
assign liteethudpstreamer0_tx_fifo_rdport_dat_r = storage_5_dat1[33:0];


//------------------------------------------------------------------------------
// Modified Memory storage_6: 64-words x 64-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First | Write-Granularity: 64 
// Port 1 | Read: Sync  | Write: ---- | 
wire [63:0] storage_6_dat0;
wire [63:0] storage_6_dat1;
(* keep *) fakeram_1rw1r_64w64d_sram u_rx_buffer_64w64d_0 (
    .rw0_clk(sys_clk),
    .rw0_ce_in(1'b1),
    .rw0_we_in(liteethudpstreamer0_rx_fifo_wrport_we),
    .rw0_addr_in(liteethudpstreamer0_rx_fifo_wrport_adr),
    .rw0_wd_in({29'b0, liteethudpstreamer0_rx_fifo_wrport_dat_w}),
    .rw0_rd_out(storage_6_dat0),
    .r0_clk(sys_clk),
    .r0_ce_in(liteethudpstreamer0_rx_fifo_rdport_re),
    .r0_addr_in(liteethudpstreamer0_rx_fifo_rdport_adr),
    .r0_rd_out(storage_6_dat1)
);
assign liteethudpstreamer0_rx_fifo_wrport_dat_r = storage_6_dat0[34:0];
assign liteethudpstreamer0_rx_fifo_rdport_dat_r = storage_6_dat1[34:0];


//------------------------------------------------------------------------------
// Modified Memory storage_7: 64-words x 64-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First | Write-Granularity: 64 
// Port 1 | Read: Sync  | Write: ---- | 
wire [63:0] storage_7_dat0;
wire [63:0] storage_7_dat1;
(* keep *) fakeram_1rw1r_64w64d_sram u_tx_buffer_64w64d_1 (
    .rw0_clk(sys_clk),
    .rw0_ce_in(1'b1),
    .rw0_we_in(liteethudpstreamer1_tx_fifo_wrport_we),
    .rw0_addr_in(liteethudpstreamer1_tx_fifo_wrport_adr),
    .rw0_wd_in({30'b0, liteethudpstreamer1_tx_fifo_wrport_dat_w}),
    .rw0_rd_out(storage_7_dat0),
    .r0_clk(sys_clk),
    .r0_ce_in(liteethudpstreamer1_tx_fifo_rdport_re),
    .r0_addr_in(liteethudpstreamer1_tx_fifo_rdport_adr),
    .r0_rd_out(storage_7_dat1)
);
assign liteethudpstreamer1_tx_fifo_wrport_dat_r = storage_7_dat0[33:0];
assign liteethudpstreamer1_tx_fifo_rdport_dat_r = storage_7_dat1[33:0];


//------------------------------------------------------------------------------
// Modified Memory storage_8: 64-words x 64-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First | Write-Granularity: 64 
// Port 1 | Read: Sync  | Write: ---- | 
wire [63:0] storage_8_dat0;
wire [63:0] storage_8_dat1;
(* keep *) fakeram_1rw1r_64w64d_sram u_rx_buffer_64w64d_1 (
    .rw0_clk(sys_clk),
    .rw0_ce_in(1'b1),
    .rw0_we_in(liteethudpstreamer1_rx_fifo_wrport_we),
    .rw0_addr_in(liteethudpstreamer1_rx_fifo_wrport_adr),
    .rw0_wd_in({29'b0, liteethudpstreamer1_rx_fifo_wrport_dat_w}),
    .rw0_rd_out(storage_8_dat0),
    .r0_clk(sys_clk),
    .r0_ce_in(liteethudpstreamer1_rx_fifo_rdport_re),
    .r0_addr_in(liteethudpstreamer1_rx_fifo_rdport_adr),
    .r0_rd_out(storage_8_dat1)
);
assign liteethudpstreamer1_rx_fifo_wrport_dat_r = storage_8_dat0[34:0];
assign liteethudpstreamer1_rx_fifo_rdport_dat_r = storage_8_dat1[34:0];


//------------------------------------------------------------------------------
// Instance FDCE of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE(
	// Inputs.
	.C   (ethphy_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (ethphy_reset0),

	// Outputs.
	.Q   (reset0)
);

//------------------------------------------------------------------------------
// Instance FDCE_1 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_1(
	// Inputs.
	.C   (ethphy_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (reset0),

	// Outputs.
	.Q   (reset1)
);

//------------------------------------------------------------------------------
// Instance FDCE_2 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_2(
	// Inputs.
	.C   (ethphy_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (reset1),

	// Outputs.
	.Q   (reset2)
);

//------------------------------------------------------------------------------
// Instance FDCE_3 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_3(
	// Inputs.
	.C   (ethphy_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (reset2),

	// Outputs.
	.Q   (reset3)
);

//------------------------------------------------------------------------------
// Instance FDCE_4 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_4(
	// Inputs.
	.C   (ethphy_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (reset3),

	// Outputs.
	.Q   (reset4)
);

//------------------------------------------------------------------------------
// Instance FDCE_5 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_5(
	// Inputs.
	.C   (ethphy_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (reset4),

	// Outputs.
	.Q   (reset5)
);

//------------------------------------------------------------------------------
// Instance FDCE_6 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_6(
	// Inputs.
	.C   (ethphy_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (reset5),

	// Outputs.
	.Q   (reset6)
);

//------------------------------------------------------------------------------
// Instance FDCE_7 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_7(
	// Inputs.
	.C   (ethphy_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (reset6),

	// Outputs.
	.Q   (reset7)
);

//------------------------------------------------------------------------------
// Instance PLLE2_ADV of PLLE2_ADV Module.
//------------------------------------------------------------------------------
PLLE2_DUMMY #(
	// Parameters.
	.CLKFBOUT_MULT  (4'd12),
	.CLKIN1_PERIOD  (8.0),
	.CLKOUT0_DIVIDE (4'd12),
	.CLKOUT0_PHASE  (1'd0),
	.CLKOUT1_DIVIDE (4'd12),
	.CLKOUT1_PHASE  (90.0),
	.DIVCLK_DIVIDE  (1'd1),
	.REF_JITTER1    (0.01),
	.STARTUP_WAIT   ("FALSE")
) PLLE2_ADV (
	// Inputs.
	.CLKFBIN  (pll_fb),
	.CLKIN1   (ethphy_clkin),
	.PWRDWN   (ethphy_power_down),
	.RST      (reset7),

	// Outputs.
	.CLKFBOUT (pll_fb),
	.CLKOUT0  (ethphy_clkout0),
	.CLKOUT1  (ethphy_clkout1),
	.LOCKED   (ethphy_locked)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE (
	// Inputs.
	.C   (eth_tx_delayed_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (xilinxasyncresetsynchronizerimpl0_async_reset),

	// Outputs.
	.Q   (xilinxasyncresetsynchronizerimpl0_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_1 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_1 (
	// Inputs.
	.C   (eth_tx_delayed_clk),
	.CE  (1'd1),
	.D   (xilinxasyncresetsynchronizerimpl0_rst_meta),
	.PRE (xilinxasyncresetsynchronizerimpl0_async_reset),

	// Outputs.
	.Q   (xilinxasyncresetsynchronizerimpl0_expr)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_2 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_2 (
	// Inputs.
	.C   (eth_tx_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (ethphy_reset1),

	// Outputs.
	.Q   (xilinxasyncresetsynchronizerimpl1_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_3 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_3 (
	// Inputs.
	.C   (eth_tx_clk),
	.CE  (1'd1),
	.D   (xilinxasyncresetsynchronizerimpl1_rst_meta),
	.PRE (ethphy_reset1),

	// Outputs.
	.Q   (eth_tx_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_4 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_4 (
	// Inputs.
	.C   (eth_rx_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (ethphy_reset1),

	// Outputs.
	.Q   (xilinxasyncresetsynchronizerimpl2_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_5 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_5 (
	// Inputs.
	.C   (eth_rx_clk),
	.CE  (1'd1),
	.D   (xilinxasyncresetsynchronizerimpl2_rst_meta),
	.PRE (ethphy_reset1),

	// Outputs.
	.Q   (eth_rx_rst)
);

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2026-01-07 23:45:26.
//------------------------------------------------------------------------------
