{"Source Block": ["hdl/projects/daq3/zc706/system_top.v@324:378@HdlStmProcess", "        dac_ddata_1 <= 64'd0;\n      end\n    endcase\n  end\n\n  always @(posedge adc_clk) begin\n    case ({adc_enable_1, adc_enable_0})\n      2'b11: begin\n        adc_dsync <= 1'b1;\n        adc_dwr <= adc_valid_1 & adc_valid_0;\n        adc_ddata[127:112] <= adc_data_1[63:48];\n        adc_ddata[111: 96] <= adc_data_0[63:48];\n        adc_ddata[ 95: 80] <= adc_data_1[47:32];\n        adc_ddata[ 79: 64] <= adc_data_0[47:32];\n        adc_ddata[ 63: 48] <= adc_data_1[31:16];\n        adc_ddata[ 47: 32] <= adc_data_0[31:16];\n        adc_ddata[ 31: 16] <= adc_data_1[15: 0];\n        adc_ddata[ 15:  0] <= adc_data_0[15: 0];\n      end\n      2'b10: begin\n        adc_dsync <= 1'b1;\n        adc_dwr <= adc_valid_1 & ~adc_dwr;\n        adc_ddata[127:112] <= adc_data_1[63:48];\n        adc_ddata[111: 96] <= adc_data_1[47:32];\n        adc_ddata[ 95: 80] <= adc_data_1[31:16];\n        adc_ddata[ 79: 64] <= adc_data_1[15: 0];\n        adc_ddata[ 63: 48] <= adc_ddata[127:112];\n        adc_ddata[ 47: 32] <= adc_ddata[111: 96];\n        adc_ddata[ 31: 16] <= adc_ddata[ 95: 80];\n        adc_ddata[ 15:  0] <= adc_ddata[ 79: 64];\n      end\n      2'b01: begin\n        adc_dsync <= 1'b1;\n        adc_dwr <= adc_valid_0 & ~adc_dwr;\n        adc_ddata[127:112] <= adc_data_0[63:48];\n        adc_ddata[111: 96] <= adc_data_0[47:32];\n        adc_ddata[ 95: 80] <= adc_data_0[31:16];\n        adc_ddata[ 79: 64] <= adc_data_0[15: 0];\n        adc_ddata[ 63: 48] <= adc_ddata[127:112];\n        adc_ddata[ 47: 32] <= adc_ddata[111: 96];\n        adc_ddata[ 31: 16] <= adc_ddata[ 95: 80];\n        adc_ddata[ 15:  0] <= adc_ddata[ 79: 64];\n      end\n      default: begin\n        adc_dsync <= 1'b0;\n        adc_dwr <= 1'b0;\n        adc_ddata <= 128'd0;\n      end\n    endcase\n  end\n\n  // spi\n\n  assign spi_csn_adc = spi0_csn[2];\n  assign spi_csn_dac = spi0_csn[1];\n"], "Clone Blocks": [["hdl/projects/fmcomms7/zc706/system_top.v@408:462", "        dac_ddata_3 <= 64'd0;\n      end\n    endcase\n  end\n\n  always @(posedge adc_clk) begin\n    case ({adc_enable_1, adc_enable_0})\n      2'b11: begin\n        adc_dsync <= 1'b1;\n        adc_dwr <= adc_valid_1 & adc_valid_0;\n        adc_ddata[127:112] <= adc_data_1[63:48];\n        adc_ddata[111: 96] <= adc_data_0[63:48];\n        adc_ddata[ 95: 80] <= adc_data_1[47:32];\n        adc_ddata[ 79: 64] <= adc_data_0[47:32];\n        adc_ddata[ 63: 48] <= adc_data_1[31:16];\n        adc_ddata[ 47: 32] <= adc_data_0[31:16];\n        adc_ddata[ 31: 16] <= adc_data_1[15: 0];\n        adc_ddata[ 15:  0] <= adc_data_0[15: 0];\n      end\n      2'b10: begin\n        adc_dsync <= 1'b1;\n        adc_dwr <= adc_valid_1 & ~adc_dwr;\n        adc_ddata[127:112] <= adc_data_1[63:48];\n        adc_ddata[111: 96] <= adc_data_1[47:32];\n        adc_ddata[ 95: 80] <= adc_data_1[31:16];\n        adc_ddata[ 79: 64] <= adc_data_1[15: 0];\n        adc_ddata[ 63: 48] <= adc_ddata[127:112];\n        adc_ddata[ 47: 32] <= adc_ddata[111: 96];\n        adc_ddata[ 31: 16] <= adc_ddata[ 95: 80];\n        adc_ddata[ 15:  0] <= adc_ddata[ 79: 64];\n      end\n      2'b01: begin\n        adc_dsync <= 1'b1;\n        adc_dwr <= adc_valid_0 & ~adc_dwr;\n        adc_ddata[127:112] <= adc_data_0[63:48];\n        adc_ddata[111: 96] <= adc_data_0[47:32];\n        adc_ddata[ 95: 80] <= adc_data_0[31:16];\n        adc_ddata[ 79: 64] <= adc_data_0[15: 0];\n        adc_ddata[ 63: 48] <= adc_ddata[127:112];\n        adc_ddata[ 47: 32] <= adc_ddata[111: 96];\n        adc_ddata[ 31: 16] <= adc_ddata[ 95: 80];\n        adc_ddata[ 15:  0] <= adc_ddata[ 79: 64];\n      end\n      default: begin\n        adc_dsync <= 1'b0;\n        adc_dwr <= 1'b0;\n        adc_ddata <= 128'd0;\n      end\n    endcase\n  end\n\n  // spi\n\n  assign spi_csn_adc = spi0_csn[2];\n  assign spi_csn_dac = spi0_csn[1];\n"]], "Diff Content": {"Delete": [[329, "  always @(posedge adc_clk) begin\n"], [330, "    case ({adc_enable_1, adc_enable_0})\n"], [331, "      2'b11: begin\n"], [332, "        adc_dsync <= 1'b1;\n"], [333, "        adc_dwr <= adc_valid_1 & adc_valid_0;\n"], [334, "        adc_ddata[127:112] <= adc_data_1[63:48];\n"], [335, "        adc_ddata[111: 96] <= adc_data_0[63:48];\n"], [336, "        adc_ddata[ 95: 80] <= adc_data_1[47:32];\n"], [337, "        adc_ddata[ 79: 64] <= adc_data_0[47:32];\n"], [338, "        adc_ddata[ 63: 48] <= adc_data_1[31:16];\n"], [339, "        adc_ddata[ 47: 32] <= adc_data_0[31:16];\n"], [340, "        adc_ddata[ 31: 16] <= adc_data_1[15: 0];\n"], [341, "        adc_ddata[ 15:  0] <= adc_data_0[15: 0];\n"], [342, "      end\n"], [343, "      2'b10: begin\n"], [344, "        adc_dsync <= 1'b1;\n"], [345, "        adc_dwr <= adc_valid_1 & ~adc_dwr;\n"], [346, "        adc_ddata[127:112] <= adc_data_1[63:48];\n"], [347, "        adc_ddata[111: 96] <= adc_data_1[47:32];\n"], [348, "        adc_ddata[ 95: 80] <= adc_data_1[31:16];\n"], [349, "        adc_ddata[ 79: 64] <= adc_data_1[15: 0];\n"], [350, "        adc_ddata[ 63: 48] <= adc_ddata[127:112];\n"], [351, "        adc_ddata[ 47: 32] <= adc_ddata[111: 96];\n"], [352, "        adc_ddata[ 31: 16] <= adc_ddata[ 95: 80];\n"], [353, "        adc_ddata[ 15:  0] <= adc_ddata[ 79: 64];\n"], [354, "      end\n"], [355, "      2'b01: begin\n"], [356, "        adc_dsync <= 1'b1;\n"], [357, "        adc_dwr <= adc_valid_0 & ~adc_dwr;\n"], [358, "        adc_ddata[127:112] <= adc_data_0[63:48];\n"], [359, "        adc_ddata[111: 96] <= adc_data_0[47:32];\n"], [360, "        adc_ddata[ 95: 80] <= adc_data_0[31:16];\n"], [361, "        adc_ddata[ 79: 64] <= adc_data_0[15: 0];\n"], [362, "        adc_ddata[ 63: 48] <= adc_ddata[127:112];\n"], [363, "        adc_ddata[ 47: 32] <= adc_ddata[111: 96];\n"], [364, "        adc_ddata[ 31: 16] <= adc_ddata[ 95: 80];\n"], [365, "        adc_ddata[ 15:  0] <= adc_ddata[ 79: 64];\n"], [366, "      end\n"], [367, "      default: begin\n"], [368, "        adc_dsync <= 1'b0;\n"], [369, "        adc_dwr <= 1'b0;\n"], [370, "        adc_ddata <= 128'd0;\n"], [371, "      end\n"], [372, "    endcase\n"], [373, "  end\n"]], "Add": []}}