// Seed: 4068448263
module module_0 #(
    parameter id_6 = 32'd87
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  inout wire id_7;
  inout wire _id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic [id_6 : -1  == ""] id_8;
endmodule
module module_1 #(
    parameter id_10 = 32'd77,
    parameter id_8  = 32'd96
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output logic [7:0] id_7;
  inout wire id_6;
  input logic [7:0] id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire [1 : -1] _id_8;
  wire id_9;
  parameter id_10 = (-1);
  parameter id_11 = id_10;
  logic [-1  <=  -1 : id_8] id_12;
  ;
  logic id_13;
  assign id_4 = id_5;
  wire id_14;
  wire id_15;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_13,
      id_9,
      id_4,
      id_10,
      id_14
  );
  assign id_4 = id_2 / "" - id_11;
endmodule
