{"sha": "dfa61b9ed06d71901c4c430caa89820972ad68fe", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZGZhNjFiOWVkMDZkNzE5MDFjNGM0MzBjYWE4OTgyMDk3MmFkNjhmZQ==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2019-05-15T15:02:54Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2019-05-15T15:02:54Z"}, "message": "i386: Allow MMX register modes in SSE registers\n\nIn 64-bit mode, SSE2 can be used to emulate MMX instructions without\n3DNOW.  We can use SSE2 to support MMX register modes.\n\n\tPR target/89021\n\t* config/i386/i386-c.c (ix86_target_macros_internal): Define\n\t__MMX_WITH_SSE__ for TARGET_MMX_WITH_SSE.\n\t* config/i386/i386.c (ix86_set_reg_reg_cost): Add support for\n\tTARGET_MMX_WITH_SSE with VALID_MMX_REG_MODE.\n\t(ix86_vector_mode_supported_p): Likewise.\n\t* config/i386/i386.h (TARGET_MMX_WITH_SSE): New.\n\nFrom-SVN: r271213", "tree": {"sha": "b6d4e739c2425a70e5b2bb5093622885b42b5af3", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/b6d4e739c2425a70e5b2bb5093622885b42b5af3"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/dfa61b9ed06d71901c4c430caa89820972ad68fe", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/dfa61b9ed06d71901c4c430caa89820972ad68fe", "html_url": "https://github.com/Rust-GCC/gccrs/commit/dfa61b9ed06d71901c4c430caa89820972ad68fe", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/dfa61b9ed06d71901c4c430caa89820972ad68fe/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "2e97dfdd542fba50566fd5d3dc87207d968d87d2", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2e97dfdd542fba50566fd5d3dc87207d968d87d2", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2e97dfdd542fba50566fd5d3dc87207d968d87d2"}], "stats": {"total": 19, "additions": 17, "deletions": 2}, "files": [{"sha": "eb67d11d285bb2777b53b72fc121d6df9302f8a0", "filename": "gcc/ChangeLog", "status": "modified", "additions": 10, "deletions": 0, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/dfa61b9ed06d71901c4c430caa89820972ad68fe/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/dfa61b9ed06d71901c4c430caa89820972ad68fe/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=dfa61b9ed06d71901c4c430caa89820972ad68fe", "patch": "@@ -1,3 +1,13 @@\n+2019-05-15  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/89021\n+\t* config/i386/i386-c.c (ix86_target_macros_internal): Define\n+\t__MMX_WITH_SSE__ for TARGET_MMX_WITH_SSE.\n+\t* config/i386/i386.c (ix86_set_reg_reg_cost): Add support for\n+\tTARGET_MMX_WITH_SSE with VALID_MMX_REG_MODE.\n+\t(ix86_vector_mode_supported_p): Likewise.\n+\t* config/i386/i386.h (TARGET_MMX_WITH_SSE): New.\n+\n 2019-05-15  Martin Liska  <mliska@suse.cz>\n \n \tPR middle-end/90478"}, {"sha": "b968bd1593eb8de544276fe92a5785dd2661e9a5", "filename": "gcc/config/i386/i386-c.c", "status": "modified", "additions": 2, "deletions": 0, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/dfa61b9ed06d71901c4c430caa89820972ad68fe/gcc%2Fconfig%2Fi386%2Fi386-c.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/dfa61b9ed06d71901c4c430caa89820972ad68fe/gcc%2Fconfig%2Fi386%2Fi386-c.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386-c.c?ref=dfa61b9ed06d71901c4c430caa89820972ad68fe", "patch": "@@ -550,6 +550,8 @@ ix86_target_macros_internal (HOST_WIDE_INT isa_flag,\n     def_or_undef (parse_in, \"__PTWRITE__\");\n   if (isa_flag2 & OPTION_MASK_ISA_AVX512BF16)\n     def_or_undef (parse_in, \"__AVX512BF16__\");\n+  if (TARGET_MMX_WITH_SSE)\n+    def_or_undef (parse_in, \"__MMX_WITH_SSE__\");\n   if (TARGET_IAMCU)\n     {\n       def_or_undef (parse_in, \"__iamcu\");"}, {"sha": "4f0f5bcd1bdc95ea47b2eded2565184a48bd7711", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 3, "deletions": 2, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/dfa61b9ed06d71901c4c430caa89820972ad68fe/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/dfa61b9ed06d71901c4c430caa89820972ad68fe/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=dfa61b9ed06d71901c4c430caa89820972ad68fe", "patch": "@@ -18882,7 +18882,8 @@ ix86_set_reg_reg_cost (machine_mode mode)\n \t  || (TARGET_AVX && VALID_AVX256_REG_MODE (mode))\n \t  || (TARGET_SSE2 && VALID_SSE2_REG_MODE (mode))\n \t  || (TARGET_SSE && VALID_SSE_REG_MODE (mode))\n-\t  || (TARGET_MMX && VALID_MMX_REG_MODE (mode)))\n+\t  || ((TARGET_MMX || TARGET_MMX_WITH_SSE)\n+\t      && VALID_MMX_REG_MODE (mode)))\n \tunits = GET_MODE_SIZE (mode);\n     }\n \n@@ -20611,7 +20612,7 @@ ix86_vector_mode_supported_p (machine_mode mode)\n     return true;\n   if (TARGET_AVX512F && VALID_AVX512F_REG_MODE (mode))\n     return true;\n-  if (TARGET_MMX && VALID_MMX_REG_MODE (mode))\n+  if ((TARGET_MMX || TARGET_MMX_WITH_SSE) && VALID_MMX_REG_MODE (mode))\n     return true;\n   if (TARGET_3DNOW && VALID_MMX_REG_MODE_3DNOW (mode))\n     return true;"}, {"sha": "be1480fdcf87dc03c2f5d035856fc44af7410f52", "filename": "gcc/config/i386/i386.h", "status": "modified", "additions": 2, "deletions": 0, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/dfa61b9ed06d71901c4c430caa89820972ad68fe/gcc%2Fconfig%2Fi386%2Fi386.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/dfa61b9ed06d71901c4c430caa89820972ad68fe/gcc%2Fconfig%2Fi386%2Fi386.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.h?ref=dfa61b9ed06d71901c4c430caa89820972ad68fe", "patch": "@@ -203,6 +203,8 @@ see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see\n #define TARGET_16BIT\tTARGET_CODE16\n #define TARGET_16BIT_P(x)\tTARGET_CODE16_P(x)\n \n+#define TARGET_MMX_WITH_SSE\t(TARGET_64BIT && TARGET_SSE2)\n+\n #include \"config/vxworks-dummy.h\"\n \n #include \"config/i386/i386-opts.h\""}]}