#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0064AFE0 .scope module, "Exemplo0041" "Exemplo0041" 2 23;
 .timescale 0 0;
v0073F250_0 .net "clk", 0 0, v0073E938_0; 1 drivers
S_0064B5B8 .scope module, "CLK1" "clock" 2 26, 2 7, S_0064AFE0;
 .timescale 0 0;
v0073E938_0 .var "clk", 0 0;
S_0064AF58 .scope module, "Exercicio06" "Exercicio06" 3 24;
 .timescale 0 0;
v0077E5B0_0 .net "clk", 0 0, v0077E558_0; 1 drivers
v0077E608_0 .var "clr", 0 0;
v0077E660_0 .var "data", 0 0;
RS_007562A4/0/0 .resolv tri, L_0077ECC0, L_0077ED18, L_0077EE20, L_0077EF28;
RS_007562A4/0/4 .resolv tri, L_0077F030, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_007562A4 .resolv tri, RS_007562A4/0/0, RS_007562A4/0/4, C4<zzzzz>, C4<zzzzz>;
v0077E6B8_0 .net8 "s", 4 0, RS_007562A4; 5 drivers
S_0064B178 .scope module, "Clock1" "clock" 3 29, 2 7, S_0064AF58;
 .timescale 0 0;
v0077E558_0 .var "clk", 0 0;
S_0064B4A8 .scope module, "ANEL1" "anel" 3 31, 3 10, S_0064AF58;
 .timescale 0 0;
L_0074FCE0 .functor OR 1, v0077E660_0, L_0077EC68, C4<0>, C4<0>;
L_0074FED8 .functor NOT 1, L_0074FCE0, C4<0>, C4<0>, C4<0>;
L_0074FEA0 .functor NOT 1, L_0077EDC8, C4<0>, C4<0>, C4<0>;
L_0074FF48 .functor NOT 1, L_0077EED0, C4<0>, C4<0>, C4<0>;
L_0074FFF0 .functor NOT 1, L_0077EFD8, C4<0>, C4<0>, C4<0>;
L_00750060 .functor NOT 1, L_0077F0E0, C4<0>, C4<0>, C4<0>;
v0077E1E8_0 .net *"_s1", 0 0, L_0077EC68; 1 drivers
v0077E240_0 .net *"_s11", 0 0, L_0077EDC8; 1 drivers
v0077E298_0 .net *"_s19", 0 0, L_0077EED0; 1 drivers
v0077E2F0_0 .net *"_s27", 0 0, L_0077EFD8; 1 drivers
v0077E348_0 .net *"_s35", 0 0, L_0077F0E0; 1 drivers
v0077E3A0_0 .net "a", 0 0, L_0074FCE0; 1 drivers
v0077E3F8_0 .alias "clk", 0 0, v0077E5B0_0;
v0077E450_0 .net "clr", 0 0, v0077E608_0; 1 drivers
v0077E4A8_0 .net "data", 0 0, v0077E660_0; 1 drivers
v0077E500_0 .alias "s", 4 0, v0077E6B8_0;
L_0077EC68 .part RS_007562A4, 0, 1;
L_0077ECC0 .part/pv v0077E138_0, 4, 1, 5;
L_0077ED18 .part/pv v0077DF80_0, 3, 1, 5;
L_0077ED70 .part RS_007562A4, 4, 1;
L_0077EDC8 .part RS_007562A4, 4, 1;
L_0077EE20 .part/pv v0077DDC8_0, 2, 1, 5;
L_0077EE78 .part RS_007562A4, 3, 1;
L_0077EED0 .part RS_007562A4, 3, 1;
L_0077EF28 .part/pv v0077DC10_0, 1, 1, 5;
L_0077EF80 .part RS_007562A4, 2, 1;
L_0077EFD8 .part RS_007562A4, 2, 1;
L_0077F030 .part/pv v007439D8_0, 0, 1, 5;
L_0077F088 .part RS_007562A4, 1, 1;
L_0077F0E0 .part RS_007562A4, 1, 1;
S_0064B200 .scope module, "JK0" "jkff" 3 15, 4 78, S_0064B4A8;
 .timescale 0 0;
v0077E030_0 .alias "clk", 0 0, v0077E5B0_0;
v0077E088_0 .alias "j", 0 0, v0077E3A0_0;
v0077E0E0_0 .net "k", 0 0, L_0074FED8; 1 drivers
v0077E138_0 .var "q", 0 0;
v0077E190_0 .var "qnot", 0 0;
S_0064B288 .scope module, "JK1" "jkff" 3 16, 4 78, S_0064B4A8;
 .timescale 0 0;
v0077DE78_0 .alias "clk", 0 0, v0077E5B0_0;
v0077DED0_0 .net "j", 0 0, L_0077ED70; 1 drivers
v0077DF28_0 .net "k", 0 0, L_0074FEA0; 1 drivers
v0077DF80_0 .var "q", 0 0;
v0077DFD8_0 .var "qnot", 0 0;
S_0064AED0 .scope module, "JK2" "jkff" 3 17, 4 78, S_0064B4A8;
 .timescale 0 0;
v0077DCC0_0 .alias "clk", 0 0, v0077E5B0_0;
v0077DD18_0 .net "j", 0 0, L_0077EE78; 1 drivers
v0077DD70_0 .net "k", 0 0, L_0074FF48; 1 drivers
v0077DDC8_0 .var "q", 0 0;
v0077DE20_0 .var "qnot", 0 0;
S_0064B398 .scope module, "JK3" "jkff" 3 18, 4 78, S_0064B4A8;
 .timescale 0 0;
v006437A0_0 .alias "clk", 0 0, v0077E5B0_0;
v006437F8_0 .net "j", 0 0, L_0077EF80; 1 drivers
v0064EA20_0 .net "k", 0 0, L_0074FFF0; 1 drivers
v0077DC10_0 .var "q", 0 0;
v0077DC68_0 .var "qnot", 0 0;
S_0064B420 .scope module, "JK4" "jkff" 3 19, 4 78, S_0064B4A8;
 .timescale 0 0;
v00740828_0 .alias "clk", 0 0, v0077E5B0_0;
v00740A00_0 .net "j", 0 0, L_0077F088; 1 drivers
v00743980_0 .net "k", 0 0, L_00750060; 1 drivers
v007439D8_0 .var "q", 0 0;
v00643748_0 .var "qnot", 0 0;
E_0064C160 .event posedge, v00740828_0;
S_0064B7D8 .scope module, "dff" "dff" 4 9;
 .timescale 0 0;
v0077E710_0 .net "clk", 0 0, C4<z>; 0 drivers
v0077E768_0 .net "d", 0 0, C4<z>; 0 drivers
v0077E7C0_0 .var "q", 0 0;
v0077E818_0 .var "qnot", 0 0;
E_007431C8 .event posedge, v0077E710_0;
S_0064B6C8 .scope module, "srff" "srff" 4 51;
 .timescale 0 0;
v0077E870_0 .net "clk", 0 0, C4<z>; 0 drivers
v0077E8C8_0 .var "q", 0 0;
v0077E920_0 .var "qnot", 0 0;
v0077E978_0 .net "r", 0 0, C4<z>; 0 drivers
v0077E9D0_0 .net "s", 0 0, C4<z>; 0 drivers
E_007431E8 .event posedge, v0077E870_0;
S_0064B640 .scope module, "tff" "tff" 4 22;
 .timescale 0 0;
v0077EA28_0 .net "clear", 0 0, C4<z>; 0 drivers
v0077EA80_0 .net "clk", 0 0, C4<z>; 0 drivers
v0077EAD8_0 .net "preset", 0 0, C4<z>; 0 drivers
v0077EB30_0 .var "q", 0 0;
v0077EB88_0 .var "qnot", 0 0;
v0077EC10_0 .net "t", 0 0, C4<z>; 0 drivers
E_00743228 .event posedge, v0077EA80_0;
    .scope S_0064B5B8;
T_0 ;
    %set/v v0073E938_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0064B5B8;
T_1 ;
    %delay 12, 0;
    %load/v 8, v0073E938_0, 1;
    %inv 8, 1;
    %set/v v0073E938_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0064AFE0;
T_2 ;
    %vpi_call 2 29 "$dumpfile", "clock.vcd";
    %vpi_call 2 30 "$dumpvars";
    %delay 120, 0;
    %vpi_call 2 32 "$finish";
    %end;
    .thread T_2;
    .scope S_0064B178;
T_3 ;
    %set/v v0077E558_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0064B178;
T_4 ;
    %delay 12, 0;
    %load/v 8, v0077E558_0, 1;
    %inv 8, 1;
    %set/v v0077E558_0, 8, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0064B200;
T_5 ;
    %wait E_0064C160;
    %load/v 8, v0077E088_0, 1;
    %load/v 9, v0077E0E0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0077E138_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077E190_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0077E088_0, 1;
    %inv 8, 1;
    %load/v 9, v0077E0E0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0077E138_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0077E190_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v0077E088_0, 1;
    %load/v 9, v0077E0E0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v0077E138_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077E138_0, 0, 8;
    %load/v 8, v0077E190_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077E190_0, 0, 8;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0064B288;
T_6 ;
    %wait E_0064C160;
    %load/v 8, v0077DED0_0, 1;
    %load/v 9, v0077DF28_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0077DF80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077DFD8_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0077DED0_0, 1;
    %inv 8, 1;
    %load/v 9, v0077DF28_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0077DF80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0077DFD8_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v0077DED0_0, 1;
    %load/v 9, v0077DF28_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v0077DF80_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077DF80_0, 0, 8;
    %load/v 8, v0077DFD8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077DFD8_0, 0, 8;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0064AED0;
T_7 ;
    %wait E_0064C160;
    %load/v 8, v0077DD18_0, 1;
    %load/v 9, v0077DD70_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0077DDC8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077DE20_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0077DD18_0, 1;
    %inv 8, 1;
    %load/v 9, v0077DD70_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0077DDC8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0077DE20_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v0077DD18_0, 1;
    %load/v 9, v0077DD70_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v0077DDC8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077DDC8_0, 0, 8;
    %load/v 8, v0077DE20_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077DE20_0, 0, 8;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0064B398;
T_8 ;
    %wait E_0064C160;
    %load/v 8, v006437F8_0, 1;
    %load/v 9, v0064EA20_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0077DC10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077DC68_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v006437F8_0, 1;
    %inv 8, 1;
    %load/v 9, v0064EA20_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0077DC10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0077DC68_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v006437F8_0, 1;
    %load/v 9, v0064EA20_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v0077DC10_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077DC10_0, 0, 8;
    %load/v 8, v0077DC68_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077DC68_0, 0, 8;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0064B420;
T_9 ;
    %wait E_0064C160;
    %load/v 8, v00740A00_0, 1;
    %load/v 9, v00743980_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007439D8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00643748_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v00740A00_0, 1;
    %inv 8, 1;
    %load/v 9, v00743980_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007439D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00643748_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v00740A00_0, 1;
    %load/v 9, v00743980_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %load/v 8, v007439D8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007439D8_0, 0, 8;
    %load/v 8, v00643748_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00643748_0, 0, 8;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0064AF58;
T_10 ;
    %delay 1, 0;
    %set/v v0077E660_0, 1, 1;
    %delay 1, 0;
    %set/v v0077E608_0, 0, 1;
    %vpi_call 3 37 "$display", "Exercicio06 - Roger Rubens Machado - 430533\012";
    %vpi_call 3 38 "$display", "Data Clear Clock Saida";
    %vpi_call 3 39 "$monitor", "%1b  %1b  %1b  %3b", v0077E660_0, v0077E608_0, v0077E5B0_0, v0077E6B8_0;
    %delay 1, 0;
    %set/v v0077E660_0, 0, 1;
    %delay 1, 0;
    %set/v v0077E660_0, 1, 1;
    %delay 1, 0;
    %set/v v0077E660_0, 0, 1;
    %delay 1, 0;
    %set/v v0077E660_0, 1, 1;
    %delay 100, 0;
    %vpi_call 3 46 "$finish";
    %end;
    .thread T_10;
    .scope S_0064B7D8;
T_11 ;
    %wait E_007431C8;
    %load/v 8, v0077E768_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077E7C0_0, 0, 8;
    %load/v 8, v0077E7C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077E818_0, 0, 8;
    %jmp T_11;
    .thread T_11;
    .scope S_0064B6C8;
T_12 ;
    %wait E_007431E8;
    %load/v 8, v0077E9D0_0, 1;
    %load/v 9, v0077E978_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0077E8C8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077E920_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0077E9D0_0, 1;
    %inv 8, 1;
    %load/v 9, v0077E978_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0077E8C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0077E920_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v0077E9D0_0, 1;
    %load/v 9, v0077E978_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0077E8C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0077E920_0, 0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0064B640;
T_13 ;
    %wait E_00743228;
    %load/v 8, v0077EA28_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0077EB30_0, 0, 0;
    %load/v 8, v0077EB30_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077EB88_0, 0, 8;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0077EAD8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_13.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0077EB30_0, 0, 1;
    %load/v 8, v0077EB30_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077EB88_0, 0, 8;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v0077EC10_0, 1;
    %jmp/0xz  T_13.4, 8;
    %load/v 8, v0077EB30_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077EB30_0, 0, 8;
    %load/v 8, v0077EB30_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077EB88_0, 0, 8;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./clock.v";
    "C:\Users\Roger Rubens\Documents\Ciência da Computação\Arquitetura de Computadores I\2° semestre\Guia 09\Exercicio06.v";
    "./flipflops.v";
