#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Aug 18 18:56:32 2020
# Process ID: 6150
# Current directory: /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1
# Command line: vivado vivado_proj/Zybo-Z7-20-pcam-5c.xpr
# Log file: /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado.log
# Journal file: /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project vivado_proj/Zybo-Z7-20-pcam-5c.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.ipdefs/repo_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/cad/xilinx-vivado-2019.1/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 6647.523 ; gain = 182.039 ; free physical = 5537 ; free virtual = 20407
update_compile_order -fileset sources_1
reset_target all [get_files  /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/system.bd]
reset_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6943.691 ; gain = 0.000 ; free physical = 5708 ; free virtual = 20265
export_ip_user_files -of_objects  [get_files  /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/system.bd]
delete_ip_run: Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 6943.691 ; gain = 0.000 ; free physical = 5768 ; free virtual = 20258
open_bd_design {/home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- digilentinc.com:user:AXI_BayerToRGB:1.0 - AXI_BayerToRGB_1
Adding component instance block -- digilentinc.com:user:AXI_GammaCorrection:1.0 - AXI_GammaCorrection_0
Adding component instance block -- xilinx.com:module_ref:DVIClocking:1.0 - DVIClocking_0
Adding component instance block -- digilentinc.com:ip:MIPI_CSI_2_RX:1.2 - MIPI_CSI_2_RX_0
Adding component instance block -- digilentinc.com:ip:MIPI_D_PHY_RX:1.3 - MIPI_D_PHY_RX_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_50M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_vid_clk_dyn
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - video_dynclk
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - vtg
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /DVIClocking_0/PixelClk(undef) and /rst_vid_clk_dyn/slowest_sync_clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DVIClocking_0/PixelClk(undef) and /v_axi4s_vid_out_0/vid_io_out_clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DVIClocking_0/PixelClk(undef) and /vtg/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DVIClocking_0/PixelClk(undef) and /PixelClk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_dynclk/pxl_clk_5x(clk) and /DVIClocking_0/PixelClk5X(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/locked(undef) and /locked(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DVIClocking_0/SerialClk(undef) and /SerialClk(clk)
Successfully read diagram <system> from BD file </home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/system.bd>
generate_target all [get_files  /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/synth/system.vhd
VHDL Output written to : /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/sim/system.vhd
VHDL Output written to : /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_BayerToRGB_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_GammaCorrection_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DVIClocking_0 .
CRITICAL WARNING: [IP_Flow 19-4965] IP cdc_fifo was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is unset. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated cdc_fifo to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_rxclk was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is unset. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated ila_rxclk to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_rxclk_lane was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is unset. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated ila_rxclk_lane to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_vidclk was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is unset. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated ila_vidclk to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP line_buffer was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is unset. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated line_buffer to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPI_CSI_2_RX_0 .
INFO: [IP_Flow 19-3422] Upgraded ila_sfen_rxclk (ILA (Integrated Logic Analyzer) 6.2) from revision 7 to revision 9
INFO: [IP_Flow 19-3422] Upgraded ila_sfen_refclk (ILA (Integrated Logic Analyzer) 6.2) from revision 7 to revision 9
INFO: [IP_Flow 19-3422] Upgraded ila_scnn_refclk (ILA (Integrated Logic Analyzer) 6.2) from revision 7 to revision 9
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPI_D_PHY_RX_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_vid_clk_dyn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_dynclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vtg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:04:20 ; elapsed = 00:04:27 . Memory (MB): peak = 7086.785 ; gain = 143.094 ; free physical = 5346 ; free virtual = 19924
catch { config_ip_cache -export [get_ips -all system_AXI_BayerToRGB_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_AXI_BayerToRGB_1_0, cache-ID = 0cd144878d5f99f3; cache size = 25.881 MB.
catch { config_ip_cache -export [get_ips -all system_AXI_GammaCorrection_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_AXI_GammaCorrection_0_0, cache-ID = dc501158040860eb; cache size = 25.881 MB.
catch { config_ip_cache -export [get_ips -all system_MIPI_CSI_2_RX_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_MIPI_CSI_2_RX_0_0, cache-ID = 7a83e2247c14cbf5; cache size = 25.881 MB.
catch { config_ip_cache -export [get_ips -all system_MIPI_D_PHY_RX_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_MIPI_D_PHY_RX_0_0, cache-ID = a273127d8839fc1e; cache size = 25.881 MB.
catch { config_ip_cache -export [get_ips -all system_axi_vdma_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_vdma_0_0, cache-ID = 8cf31f0d98aeefb4; cache size = 25.882 MB.
catch { config_ip_cache -export [get_ips -all system_clk_wiz_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_clk_wiz_0_0, cache-ID = c414896000447a9b; cache size = 25.882 MB.
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_processing_system7_0_0, cache-ID = 5115f68e12331a6a; cache size = 25.882 MB.
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_xbar_0, cache-ID = 99bf33118ee66a04; cache size = 25.882 MB.
catch { config_ip_cache -export [get_ips -all system_rst_clk_wiz_0_50M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_rst_clk_wiz_0_50M_0, cache-ID = b062d7179d021e14; cache size = 25.882 MB.
catch { config_ip_cache -export [get_ips -all system_rst_vid_clk_dyn_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_rst_vid_clk_dyn_0, cache-ID = cdb35d10e74cf3af; cache size = 25.882 MB.
catch { config_ip_cache -export [get_ips -all system_v_axi4s_vid_out_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_v_axi4s_vid_out_0_0, cache-ID = 97bab0113efd899e; cache size = 25.882 MB.
catch { config_ip_cache -export [get_ips -all system_video_dynclk_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_video_dynclk_0, cache-ID = b08940055f010077; cache size = 25.882 MB.
catch { config_ip_cache -export [get_ips -all system_vtg_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_vtg_0, cache-ID = 03dcdfa4572b1034; cache size = 25.882 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = ddb2539927d96d38; cache size = 25.882 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 0492c71a27ed516b; cache size = 25.882 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_2, cache-ID = 3bad1723acf3511f; cache size = 25.882 MB.
export_ip_user_files -of_objects [get_files /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 system_DVIClocking_0_0_synth_1
[Tue Aug 18 19:03:11 2020] Launched system_DVIClocking_0_0_synth_1...
Run output will be captured here: /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.runs/system_DVIClocking_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/system.bd] -directory /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.ip_user_files/sim_scripts -ip_user_files_dir /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.ip_user_files -ipstatic_source_dir /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.cache/compile_simlib/modelsim} {questa=/home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.cache/compile_simlib/questa} {ies=/home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.cache/compile_simlib/ies} {xcelium=/home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.cache/compile_simlib/xcelium} {vcs=/home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.cache/compile_simlib/vcs} {riviera=/home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/system.bd] -top
make_wrapper -files [get_files /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/system.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Aug 18 19:04:39 2020] Launched synth_1...
Run output will be captured here: /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.runs/synth_1/runme.log
[Tue Aug 18 19:04:39 2020] Launched impl_1...
Run output will be captured here: /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 1082 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 8033.988 ; gain = 4.668 ; free physical = 4524 ; free virtual = 19181
Restored from archive | CPU: 1.510000 secs | Memory: 19.606606 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 8033.988 ; gain = 4.668 ; free physical = 4524 ; free virtual = 19181
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8033.988 ; gain = 0.000 ; free physical = 4527 ; free virtual = 19184
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 15 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 8266.207 ; gain = 770.984 ; free physical = 4416 ; free virtual = 19073
open_report: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 8266.207 ; gain = 0.000 ; free physical = 4347 ; free virtual = 19004
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
file copy -force /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.runs/impl_1/system_top.sysdef /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_top.hdf

launch_sdk -workspace /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk -hwspec /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk -hwspec /home/users/kfujita/tmp_test/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 18 19:32:39 2020...
