set ::env(PROJECT_NAME) ethmac10g_rx_engine
set ::env(DESIGN_TOP) rxReceiveEngine
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/ethmac10g/trunk/rtl/verilog/rx_engine
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/ethmac10g/trunk/rtl/verilog/rx_engine/rxReceiveEngine.v
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) controller

