
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.58

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: clk_in (input port clocked by core_clock)
Endpoint: clk_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    1.79    0.00    0.00    0.20 v clk_in (in)
                                         clk_in (net)
                  0.00    0.00    0.20 v _2_/A2 (AND2_X1)
     1    0.00    0.00    0.02    0.22 v _2_/ZN (AND2_X1)
                                         clk_out (net)
                  0.00    0.00    0.22 v clk_out (out)
                                  0.22   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: clk_in (input port clocked by core_clock)
Endpoint: clk_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    1.96    0.00    0.00    0.20 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    0.20 ^ _2_/A2 (AND2_X1)
     1    0.00    0.00    0.02    0.22 ^ _2_/ZN (AND2_X1)
                                         clk_out (net)
                  0.00    0.00    0.22 ^ clk_out (out)
                                  0.22   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  0.58   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: clk_in (input port clocked by core_clock)
Endpoint: clk_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    1.96    0.00    0.00    0.20 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    0.20 ^ _2_/A2 (AND2_X1)
     1    0.00    0.00    0.02    0.22 ^ _2_/ZN (AND2_X1)
                                         clk_out (net)
                  0.00    0.00    0.22 ^ clk_out (out)
                                  0.22   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  0.58   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.29e-07   5.55e-08   4.16e-08   7.27e-07  45.1%
Combinational          7.61e-07   5.34e-08   7.05e-08   8.85e-07  54.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.39e-06   1.09e-07   1.12e-07   1.61e-06 100.0%
                          86.3%       6.8%       7.0%
