

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_14_1_loop_2'
================================================================
* Date:           Mon Aug 12 18:54:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gemver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.411 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131105|   131105|  0.656 ms|  0.656 ms|  131105|  131105|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_14_1_loop_2  |   131103|   131103|        34|          2|          1|  65536|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    174|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    300|    -|
|Register         |        -|    -|     719|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     719|    602|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln14_1_fu_192_p2     |         +|   0|  0|  14|           9|           1|
    |add_ln14_fu_166_p2       |         +|   0|  0|  24|          17|           1|
    |add_ln18_fu_216_p2       |         +|   0|  0|  14|           9|           1|
    |add_ln19_fu_254_p2       |         +|   0|  0|  23|          16|          16|
    |add_ln20_fu_260_p2       |         +|   0|  0|  24|          17|           9|
    |icmp_ln14_fu_160_p2      |      icmp|   0|  0|  25|          17|          18|
    |icmp_ln18_fu_178_p2      |      icmp|   0|  0|  13|           9|          10|
    |select_ln13_fu_184_p3    |    select|   0|  0|   9|           1|           1|
    |select_ln14_1_fu_198_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln14_fu_240_p3    |    select|   0|  0|  17|           1|          17|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 174|          98|          85|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |A_address0                         |  14|          3|   16|         48|
    |ap_NS_fsm                          |  14|          3|    1|          3|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter17           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter15_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter16_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg   |   9|          2|    1|          2|
    |grp_fu_129_p0                      |  14|          3|   32|         96|
    |grp_fu_129_p1                      |  14|          3|   32|         96|
    |grp_fu_133_p0                      |  14|          3|   32|         96|
    |grp_fu_133_p1                      |  14|          3|   32|         96|
    |i_fu_52                            |   9|          2|    9|         18|
    |ii_fu_56                           |   9|          2|   17|         34|
    |indvar_flatten38_fu_60             |   9|          2|   17|         34|
    |j_fu_44                            |   9|          2|    9|         18|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 300|         66|  217|        579|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |A_addr_reg_396                     |  16|   0|   16|          0|
    |A_load_reg_406                     |  32|   0|   32|          0|
    |add15_i_reg_411                    |  32|   0|   32|          0|
    |add_i_reg_401                      |  32|   0|   32|          0|
    |add_ln14_reg_318                   |  17|   0|   17|          0|
    |add_ln19_reg_391                   |  16|   0|   16|          0|
    |add_ln208_fu_48                    |  17|   0|   17|          0|
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_fu_52                            |   9|   0|    9|          0|
    |icmp_ln14_reg_314                  |   1|   0|    1|          0|
    |icmp_ln18_reg_323                  |   1|   0|    1|          0|
    |ii_fu_56                           |  17|   0|   17|          0|
    |indvar_flatten38_fu_60             |  17|   0|   17|          0|
    |j_fu_44                            |   9|   0|    9|          0|
    |mul11_i_reg_386                    |  32|   0|   32|          0|
    |mul_i_reg_381                      |  32|   0|   32|          0|
    |select_ln13_reg_328                |   9|   0|    9|          0|
    |select_ln14_1_reg_335              |   9|   0|    9|          0|
    |u11_reg_361                        |  32|   0|   32|          0|
    |u22_reg_366                        |  32|   0|   32|          0|
    |v1_load_reg_371                    |  32|   0|   32|          0|
    |v2_load_reg_376                    |  32|   0|   32|          0|
    |A_addr_reg_396                     |  64|  32|   16|          0|
    |icmp_ln14_reg_314                  |  64|  32|    1|          0|
    |icmp_ln18_reg_323                  |  64|  32|    1|          0|
    |select_ln13_reg_328                |  64|  32|    9|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 719| 128|  490|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1_loop_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1_loop_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1_loop_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1_loop_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1_loop_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1_loop_2|  return value|
|grp_fu_188_p_din0    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1_loop_2|  return value|
|grp_fu_188_p_din1    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1_loop_2|  return value|
|grp_fu_188_p_opcode  |  out|    2|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1_loop_2|  return value|
|grp_fu_188_p_dout0   |   in|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1_loop_2|  return value|
|grp_fu_188_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1_loop_2|  return value|
|grp_fu_192_p_din0    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1_loop_2|  return value|
|grp_fu_192_p_din1    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1_loop_2|  return value|
|grp_fu_192_p_dout0   |   in|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1_loop_2|  return value|
|grp_fu_192_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1_loop_2|  return value|
|u1_address0          |  out|    8|   ap_memory|                                    u1|         array|
|u1_ce0               |  out|    1|   ap_memory|                                    u1|         array|
|u1_q0                |   in|   32|   ap_memory|                                    u1|         array|
|u2_address0          |  out|    8|   ap_memory|                                    u2|         array|
|u2_ce0               |  out|    1|   ap_memory|                                    u2|         array|
|u2_q0                |   in|   32|   ap_memory|                                    u2|         array|
|v1_address0          |  out|    8|   ap_memory|                                    v1|         array|
|v1_ce0               |  out|    1|   ap_memory|                                    v1|         array|
|v1_q0                |   in|   32|   ap_memory|                                    v1|         array|
|v2_address0          |  out|    8|   ap_memory|                                    v2|         array|
|v2_ce0               |  out|    1|   ap_memory|                                    v2|         array|
|v2_q0                |   in|   32|   ap_memory|                                    v2|         array|
|A_address0           |  out|   16|   ap_memory|                                     A|         array|
|A_ce0                |  out|    1|   ap_memory|                                     A|         array|
|A_we0                |  out|    1|   ap_memory|                                     A|         array|
|A_d0                 |  out|   32|   ap_memory|                                     A|         array|
|A_q0                 |   in|   32|   ap_memory|                                     A|         array|
+---------------------+-----+-----+------------+--------------------------------------+--------------+

