#include "Core\Header\OEM.h"
//--------------------------------------------------
// Scalder Type
//--------------------------------------------------
//_RTD3580D
#define _SCALER_TYPE                 		_RTD3580D

//--------------------------------------------------
// MCU Type
//--------------------------------------------------
//_REALTEK_RTD3580D_EMCU
#define _MCU_TYPE                       		_REALTEK_RTD3580D_EMCU

//--------------------------------------------------
//_KT_PCB2660_001
//--------------------------------------------------
#define _KEY_TYPE                                  _KT_PCB2660_003//_KT_PCB2660_003//_KT_PCB2660_003_5KEY

//--------------------------------------------------
//Key scan type
//--------------------------------------------------
#define _KEY_SCAN_NORMAL                        0
#define _KEY_SCAN_AD                                 1

#define _KEY_SCAN_TYPE                          _KEY_SCAN_AD

//--------------------------------------------------
// Definations of RTD/MCU Crystal Frequency in KHz
//--------------------------------------------------
//_XTAL12000K,_XTAL24576K,_XTAL24000K,_XTAL40000K,_XTAL27000K,_XTAL24300K
#define _RTD_XTAL                       		_XTAL27000K
#define _MCU_XTAL                       		_XTAL24300K

//--------------------------------------------------
// YPbPr New Sync Detected
//--------------------------------------------------
#define _YPBPR_NEW_SYNC_DETECT	_ON

//--------------------------------------------------
// YPbPr Sync Source
//--------------------------------------------------
#define _SOG0                                        0
#define _SOG1                                        1

#define _YPBPR_SYNC_SOURCE              _SOG1

//--------------------------------------------------
// Video Input Selection
//--------------------------------------------------
//_VIDEO_8_IN,_VIDEO_16_IN
#define _VIDEO_IN                       		_VIDEO_8_IN


//--------------------------------------------------
// Definations of Input Port Types
//--------------------------------------------------
/*
    _NO_PORT,                                           --> No port
    _DSUB_A0_PORT,  _DSUB_A1_PORT,                      --> Dsub input port
    _DVI_PORT,      _DVI_D0_PORT,  _DVI_D1_PORT,        --> DVI input port
    _HDMI_PORT,     _HDMI_D0_PORT, _HDMI_D1_PORT,       --> HDMI input port
    _YPBPR_A0_PORT, _YPBPR_A1_PORT,                     --> YPbPr input port
*/
#define _SOURCE_VGA_PORT_TYPE                   _DSUB_A0_PORT
#define _SOURCE_DVI_PORT_TYPE                    _DVI_D1_PORT
#define _SOURCE_HDMI_PORT_TYPE                  _HDMI_D0_PORT
#define _SOURCE_YPBPR_PORT_TYPE                _YPBPR_A1_PORT
#define _SOURCE_YPBPR1_PORT_TYPE		     _YPBPR_A1_PORT//_YPBPR_A0_PORT

//--------------------------------------------------
// Definations of change source order
//--------------------------------------------------
/*
_SOURCE_VGA,       _SOURCE_DVI,      _SOURCE_VIDEO_AV,    _SOURCE_VIDEO_SV,
_SOURCE_VIDEO_YUV, _SOURCE_VIDEO_TV, _SOURCE_VIDEO_SCART, _SOURCE_HDMI,
_SOURCE_YPBPR,     _SOURCE_YPBPR1,    _SOURCE_NONE
*/
#define _SOURCE_0_TYPE                          _SOURCE_HDMI
#define _SOURCE_1_TYPE                          _SOURCE_VGA
#define _SOURCE_2_TYPE                          _SOURCE_NONE
#define _SOURCE_3_TYPE                          _SOURCE_NONE
#define _SOURCE_4_TYPE                          _SOURCE_NONE
#define _SOURCE_5_TYPE                          _SOURCE_NONE
#define _SOURCE_6_TYPE                          _SOURCE_NONE
#define _SOURCE_7_TYPE                          _SOURCE_NONE
#define _SOURCE_8_TYPE                          _SOURCE_NONE
#define _SOURCE_9_TYPE                          _SOURCE_NONE
#define _SOURCE_10_TYPE                         _SOURCE_NONE

#define _INPUT_PORT_NUM                         2

//Default
#define _NORMAL_SOURCE                        _SOURCE_VGA//_SOURCE_VIDEO_AV//_SOURCE_VGA

//Support module
#define _VGA_SUPPORT                                   _ON

#define _VIDEO_SUPPORT                  		  _ON
#define _VIDEO_AV_SUPPORT                          _OFF
#define _VIDEO_SV_SUPPORT                          _OFF
#define _VIDEO_TV_SUPPORT                          _OFF

#define _VIDEO_YUV_SUPPORT                        _OFF
#define _VIDEO_SCART_SUPPORT                    _OFF

#define _HDMI_SUPPORT				 	  _ON
#define _TMDS_SUPPORT                   		  _OFF
#define _YPBPR_SUPPORT                  		   _OFF
#define _YPBPR1_SUPPORT				   _OFF


//Audio
#define AUDIO_TYPE                              _AUDIO_PWM   // _AUDIO_SC7313,_AUDIO_PWM
//TV
#define _TV_CHIP                                   _TV_NONE//_TV_NONE,_TV_XF_6AC
#define _ADDR_IfPllDM                           0x86//_TB1338_ADDR
#define _IF_PLL_DE_CHIP                      _IF_PLL_DE_9886 //_IF_PLL_DE_1338,_IF_PLL_DE_135X
#define _CARRIER_SELECT                      _INTER_CARRIER  //_SPLIT_CARRIER,_INTER_CARRIER
#define _ADDR_TUNER                            0xC0


//--------------------------------------------------
// Definitions for GPIO Control
//--------------------------------------------------

#define _PANEL_ON								1  		// Power on	state for LCD panel
#define _PANEL_OFF								0		// Power off state for LCD panel

#define _LIGHT_ON								0		// Power on  state for backlight inverter
#define _LIGHT_OFF								1		// Power off state for backlight inverter


//--------------------------------------------------
// Definitions of ADC Fine Tune Delay (Value == 0 ~ 7)
//--------------------------------------------------
#define _ADC_FINE_TUNE_DELAY_RED        		       0
#define _ADC_FINE_TUNE_DELAY_GREEN      		0
#define _ADC_FINE_TUNE_DELAY_BLUE       		0


//--------------------------------------------------
// Definitions of ADC Input Swap Settings (ADC0)
//--------------------------------------------------
#define _ADC0_INPUT_SWAP_RG              		_OFF
#define _ADC0_INPUT_SWAP_RB              		_OFF
#define _ADC0_INPUT_SWAP_GB              		_OFF

//--------------------------------------------------
// Definitions of ADC Input Swap Settings (ADC1)
//--------------------------------------------------
#define _ADC1_INPUT_SWAP_RG              		_OFF
#define _ADC1_INPUT_SWAP_RB              		_OFF
#define _ADC1_INPUT_SWAP_GB              		_ON



//--------------------------------------------------
// Definitions of MAIN_TYPE
//--------------------------------------------------
#define _MAIN_TYPE_DISABLE        		0       //000: Disable All Output Pins (PWM, TCON, SDRAM, Display, etc.)
#define _MAIN_TYPE_1                    		1       //001: Configure IC as MCM128 with internal 1Mx16 SDRAM0.
#define _MAIN_TYPE_2                    		2       //010: Configure IC as QFP128. No SDRAM is in use.
#define _MAIN_TYPE_3                    		3       //011: Configure IC as QFP128. Only SDRAM1 (1Mx16) is in use.
#define _MAIN_TYPE_4                    		4       //100: Configure IC as QFP128. Both SDRAM0 and SDRAM1 are in use.
#define _MAIN_TYPE_5                    		5       //101: Reserved. (QFP208 w/o SDRAM)
#define _MAIN_TYPE_6                    		6       //110: Configure IC as QFP208. Only SDRAM1 (1Mx16 or 2Mx32) is in use.
#define _MAIN_TYPE_7                    		7       //111: Configure IC as QFP208. Both SDRAM0 and SDRAM1 are in use.

#define _MAIN_TYPE                      	    	       _MAIN_TYPE_1

//--------------------------------------------------
// RTD3580D Pin Share
//--------------------------------------------------

#define _PIN_50 								(2 & 0x07)	// 0 ~ 5 (0: P6D0i, 1: P6D0o<open-drain>, 2: P6D0o<push-pull>, 3: ADCA0, 4: AVOUT, 5: VCLK)
#define _PIN_51 								(3 & 0x03)	// 0 ~ 3 (0: P6D1i, 1: P6D1o<open-drain>, 2: P6D1o<push-pull>, 3: ADCA1)
#define _PIN_52 								(2 & 0x03)	// 0 ~ 3 (0: P6D2i, 1: P6D2o<open-drain>, 2: P6D2o<push-pull>, 3: ADCA2)
#define _PIN_53 								(3 & 0x03)	// 0 ~ 3 (0: P6D3i, 1: P6D3o<open-drain>, 2: P6D3o<push-pull>, 3: ADCA3)
#define _PIN_54 								(2 & 0x03)	// 0 ~ 3 (0: P6D4i, 1: P6D4o<open-drain>, 2: P6D4o<push-pull>, 3: ADCA4)
#define _PIN_55 								(0 & 0x07)	// 0 ~ 5 (0: P6D5i, 1: P6D5o<open-drain>, 2: P6D5o<push-pull>, 3: ADCB0, 4: PWM1, 5: PWM5)
#define _PIN_56_57_IIC_ENABLE				(0 & 0x01)	// 0 ~ 1 (0: Disable, 1: Enable) Pin56,57 for IIC
#define _PIN_56 								(1 & 0x03)	// 0 ~ 3 (0: P6D6i, 1: P6D6o<open-drain>, 2: P6D6o<push-pull>, 3: ADCB1) Effective only if _PIN_56_57_IIC_ENABLE = Disable.
#define _PIN_57 								(1 & 0x03)	// 0 ~ 3 (0: P6D7i, 1: P6D7o<open-drain>, 2: P6D7o<push-pull>, 3: ADCB2) Effective only if _PIN_56_57_IIC_ENABLE = Disable.
#define _PIN_58_59_DDC1_ENABLE			(1 & 0x01)	// 0 ~ 1 (0: Disable, 1: Enable) Pin58,59 for DDC1
#define _PIN_58 								(0 & 0x03)	// 0 ~ 3 (0: P3D0i, 1: P3D0o<open-drain>, 2: P3D0o<push-pull>, 3: RXD<open-drain>) Effective only if _PIN_58_59_DDC1_ENABLE = Disable.
#define _PIN_59 								(0 & 0x03)	// 0 ~ 3 (0: P3D1i, 1: P3D1o<open-drain>, 2: P3D1o<push-pull>, 3: TXD<open-drain>) Effective only if _PIN_58_59_DDC1_ENABLE = Disable.
#define _PIN_64 								(6 & 0x07)	 // 0 ~ 7 (0: P1D0i, 1: P1D0o<open-drain>, 2: P1D0o<push-pull>, 3: T2, 4: SD0, 5: SPDIF0, 6: TCON[0], 7: IrDA)
#define _PIN_65 								(4 & 0x07)	// 0 ~ 7 (0: P1D1i, 1: P1D1o<open-drain>, 2: P1D1o<push-pull>, 3: T2EX, 4: TCON[1], 5: TCON[7], 6: WS, 7: PWM1)
#define _PIN_66 								(6 & 0x07)	// 0 ~ 6 (0: P1D2i, 1: P1D2o<open-drain>, 2: P1D2o<push-pull>, 3: CLKO, 4: SCK, 5: TCON[2], 6: TCON[4]) Effective only if 8-bit TTL Disable.
#define _PIN_67 								(5 & 0x07)	// 0 ~ 5 (0: P1D3i, 1: P1D3o<open-drain>, 2: P1D3o<push-pull>, 3: MCK, 4: TCON[5], 5: TCON[9]) Effective only if 8-bit TTL Disable.
#define _PIN_68 								(4 & 0x07)	// 0 ~ 6 (0: P1D4i, 1: P1D4o<open-drain>, 2: P1D4o<push-pull>, 3: SD0, 4: TCON[3], 5: TCON[13], 6: SPDIF0) Effective only if 8-bit TTL Disable.
#define _PIN_69 								(5 & 0x07)	// 0 ~ 7 (0: P1D5i, 1: P1D5o<open-drain>, 2: P1D5o<push-pull>, 3: SD1, 4: TCON[3], 5: TCON[7], 6: SPDIF1, 7: IICSCL) Effective only if 8-bit TTL Disable.
#define _PIN_70 								(5 & 0x07)	// 0 ~ 7 (0: P1D6i, 1: P1D6o<open-drain>, 2: P1D6o<push-pull>, 3: SD2, 4: TCON[9], 5: TCON[11], 6: SPDIF2, 7: IICSDA) Effective only if 8-bit TTL Disable.
#define _PIN_71 								(4 & 0x0f)	// 0 ~ 8 (0: P1D7i, 1: P1D7o<open-drain>, 2: P1D7o<push-pull>, 3: SD3, 4: TCON[8], 5: TCON[10], 6: SPDIF3, 7: PWM1, 8: PWM5) Effective only if 8-bit TTL Disable.
#define _PIN_74to83 							(0 & 0x03)	// 0 ~ 2 (0: None, 1: GPI, 2: GPO) Effective only if single-port LVDS without E/O swap.
#define _PIN_96 								(4 & 0x07)	// 0 ~ 4 (0: P5D2i, 1: P5D2o<open-drain>, 2: P5D2o<push-pull>, 3: PWM0, 4: DCLK)
#define _PIN_97 								(4 & 0x07)	// 0 ~ 4 (0: P5D3i, 1: P5D3o<open-drain>, 2: P5D3o<push-pull>, 3: PWM1, 4: DVS)
#define _PIN_98 								(2 & 0x03)	// 0 ~ 3 (0: P5D4i, 1: P5D4o<open-drain>, 2: P5D4o<push-pull>, 3: PWM2)
#define _PIN_99 								(2 & 0x07)	// 0 ~ 5 (0: P5D5i, 1: P5D5o<open-drain>, 2: P5D5o<push-pull>, 3: PWM3, 4: TCON[6], 5: TCON[11])
#define _PIN_100								(4 & 0x07)	// 0 ~ 5 (0: P5D6i, 1: P5D6o<open-drain>, 2: P5D6o<push-pull>, 3: PWM4, 4: TCON[3], 5: TCON[12])
#define _PIN_101								(2 & 0x07)	// 0 ~ 4 (0: P5D7i, 1: P5D7o<open-drain>, 2: P5D7o<push-pull>, 3: PWM5, 4: TCON[0])
#define _PIN_102								(6 & 0x07)	// 0 ~ 6 (0: P7D6i, 1: P7D6o<open-drain>, 2: P7D6o<push-pull>, 3: PWM0, 4: SD3, 5: SPDIF3, 6: TCON[10])
#define _PIN_103								(6 & 0x07)	// 0 ~ 7 (0: P7D5i, 1: P7D5o<open-drain>, 2: P7D5o<push-pull>, 3: PWM1, 4: SD2, 5: SPDIF2, 6: TCON[8], 7: IICSCL)
#define _PIN_104								(5 & 0x07)	// 0 ~ 7 (0: P7D4i, 1: P7D4o<open-drain>, 2: P7D4o<push-pull>, 3: SD1, 4: IRQ, 5: TCON[5], 6: SPDIF1, 7: IICSDA)
#define _PIN_105								(3 & 0x07)	// 0 ~ 5 (0: P8D0i, 1: P8D0o<open-drain>, 2: P8D0o<push-pull>, 3: TCON[9], 4: SD0, 5: SPDIF0)
#define _PIN_108								(2 & 0x07)	// 0 ~ 5 (0: P8D1i, 1: P8D1o<open-drain>, 2: P8D1o<push-pull>, 3: CLKO, 4: MCK, 5: TCON[7])
#define _PIN_109								(2 & 0x07)	// 0 ~ 5 (0: P3D2i, 1: P3D2o<open-drain>, 2: P3D2o<push-pull>, 3: INT0, 4: TCON[3], 5: SCK)
#define _PIN_110								(2 & 0x07)	// 0 ~ 5 (0: P3D3i, 1: P3D3o<open-drain>, 2: P3D3o<push-pull>, 3: INT1, 4: TCON[6], 5: WS)
#define _PIN_111								(2 & 0x07)	// 0 ~ 6 (0: P3D4i, 1: P3D4o<open-drain>, 2: P3D4o<push-pull>, 3: T0, 4: TCON[4], 5: SD0, 6: SPDIF0)
#define _PIN_112								(2 & 0x07)	// 0 ~ 6 (0: P3D5i, 1: P3D5o<open-drain>, 2: P3D5o<push-pull>, 3: T1, 4: TCON[9], 5: SD1, 6: SPDIF1)
#define _PIN_113								(6 & 0x07)	// 0 ~ 6 (0: P3D6i, 1: P3D6o<open-drain>, 2: P3D6o<push-pull>, 3: TCON[1], 4: SD2, 5: SPDIF2, 6: IrDA)
#define _PIN_114								(2 & 0x07)	// 0 ~ 6 (0: P3D7i, 1: P3D7o<open-drain>, 2: P3D7o<push-pull>, 3: TCON[13], 4: SD3, 5: SPDIF3, 6: VCLK)
#define _PIN_121								(3 & 0x03)	// 0 ~ 3 (0: DDCSCL3, 1: P7D3i, 2: P7D3o<open-drain>, 3: P7D3o<push-pull>)
#define _PIN_122								(3 & 0x03)	// 0 ~ 3 (0: DDCSDA3, 1: P7D2i, 2: P7D2o<open-drain>, 3: P7D2o<push-pull>)
#define _PIN_123								(0 & 0x03)	// 0 ~ 3 (0: DDCSDA2, 1: P7D1i, 2: P7D1o<open-drain>, 3: P7D1o<push-pull>)
#define _PIN_124								(0 & 0x03)	// 0 ~ 3 (0: DDCSCL2, 1: P7D0i, 2: P7D0o<open-drain>, 3: P7D0o<push-pull>)




//--------------------------------------------------
// Piblic IO define
//--------------------------------------------------

//IIC & Backlight & Panel Power
#define bI2CSDA									(_MCU_PORT67)
#define bI2CSCL									(_MCU_PORT66)
#define bPANELPOWER 							(_MCU_PORT55)
sbit    bLIGHTPOWER                             = P3^4;



//--------------------------------------------------
// Connect definitions
//--------------------------------------------------
#define _NON_CONNECT_PIN			_NOT_USE_REG//(_MCU_PORT54)

#define bVGACONNECT                             P1^3 //_NON_CONNECT_PIN
#define bHDMICONNECT							(_MCU_PORT61)
#define bHot_Plug								(_MCU_PORT57)
#define bDVICONNECT                             _NON_CONNECT_PIN

#define bPanel_LR					(_MCU_PORT75)
#define bPanel_UD					(_MCU_PORT74)

#define bD0                            			(_NON_CONNECT_PIN)
#define bD1                            			(_NON_CONNECT_PIN)
#define bD2                            			(_NON_CONNECT_PIN)
#define bD3                            			(_NON_CONNECT_PIN)
#define bD4                            			(_NON_CONNECT_PIN)


//--------------------------------------------------
//            Key definitions
//--------------------------------------------------
#if(_KEY_SCAN_TYPE == _KEY_SCAN_NORMAL)
#define bKey0					_NON_CONNECT_PIN
#define bKey1					_NON_CONNECT_PIN
#define bKey2					_NON_CONNECT_PIN
#define bKey3					_NON_CONNECT_PIN
#define bKey4         				_NON_CONNECT_PIN
#define bKey5                                 	_NON_CONNECT_PIN
#define bKey6                               	_NON_CONNECT_PIN
#define bKey7                                	_NON_CONNECT_PIN

#else
#define AD_KEY                                  MCU_ADC3

//KEY1
#define bAD0_Key_NONE                       255
#define bAD0_Key_1                              0//POWER
#define bAD0_Key_2                              44//source
#define bAD0_Key_3                              255//Sleep time
#define bAD0_Key_4                              31//Left
#define bAD0_Key_5                              8//Menu
#define bAD0_Key_6                              17//Right
#define bAD0_Key_7                              255//MUTE
#define bAD0_Key_8                              1000//TCON
#endif



//--------------------------------------------------
//            LED definitions
//--------------------------------------------------
sbit bLED2							   = P1^1;
#define bLED1                          (_MCU_PORT62)



//--------------------------------------------------
// Tuner power
//--------------------------------------------------
#define bTUNER_PWR                                  _NON_CONNECT_PIN//(_MCU_PORT62)
#define TUNER_PWR_ON()                          //(bTUNER_PWR = 1)
#define TUNER_PWR_OFF()                         //(bTUNER_PWR = 0)



//--------------------------------------------------
//            Audio definitions
//--------------------------------------------------
#define bAUDIO_MUTE_A				(_MCU_PORT64)
#define SET_bAUDIO_MUTE_A(x)		(bAUDIO_MUTE_A = x)
#define _MUTE_ON                                 0
#define _MUTE_OFF                               1
#define bMUTE                                       (bAUDIO_MUTE_A)

#if (AUDIO_TYPE == _AUDIO_PWM)
#define AUDIO_ON                               1
#define AUDIO_OFF                             0
sbit bAUDIO_PWR                            	=  P3^7;//Pin114

#define _AUDIO_A                                (_MCU_PORT81)
sbit _AUDIO_B					= P3^2;

#define _VOLUME_INV                         0
#define _MAX_VOLUME                        230//85
#define _MIN_VOLUME                         1//25

#if(OEM_TYPE == RTD2660_VGA_AV_MP5_DMB)
#define DTV_ON                                   1
#define DTV_OFF                                 0
#define bDTV_PWR                               (_MCU_PORT54)//= P3^7;

#define AML8613_ON                           0
#define AML8613_OFF                         1
sbit bAML8613_PWR                         = P3^7;
#endif

#ifdef IRSEND_ENABLE
#define  bIRSENDPIN_MP5               (_MCU_PORT57)
#define IR_PIN_H				       (bIRSENDPIN_MP5 = 1)
#define IR_PIN_L				       (bIRSENDPIN_MP5 = 0)
#endif

// FM IO
#define FMI2CSDA						_NON_CONNECT_PIN //(_MCU_PORT71)
#define FMI2CSCL						_NON_CONNECT_PIN //(_MCU_PORT70)
//sbit bFMPower									    	= P3^5;


//_RTD_PWM0, _RTD_PWM1, _RTD_PWM2, _RTD_PWM3, _RTD_PWM4, _RTD_PWM5
#define bVOLUME_PWM                                      _NON_CONNECT_PIN

#endif

#if (AUDIO_TYPE == _AUDIO_SC7313)
#define _SOUND_PROCESSOR                              _ON      // _ON, _OFF
#else
#define _SOUND_PROCESSOR                               _OFF      // _ON, _OFF
#endif

#define _7313_VGA_CHENNEL			            0x02
#define _7313_DVI_CHENNEL			            0
#define _7313_YPBPR_CHENNEL			     0x03
#define _7313_AV_CHENNEL			            0x01
#define _7313_SV_CHENNEL			            0x01
#define _7313_HDMI_CHENNEL			     0
#define _7313_TV_CHENNEL			            0x00


//--------------------------------------------------
// Definitions for Backlight PWM Setting
//--------------------------------------------------
/*
_RTD_PWM0, _RTD_PWM1, _RTD_PWM2, _RTD_PWM3, _RTD_PWM4, _RTD_PWM5
*/
#define _BACKLIGHT_PWM                         _RTD_PWM1
#define _BACKLIGHT_PWM_INVERSE                 _DISABLE    // _ENABLE,  _DISABLE

// Adj backlight use factory or user
#define _BACKLIGHT_USE_FAC_ADJ              _DISABLE

//--------------------------------------------------
// PWM Supported
//--------------------------------------------------
#define _MCU_PWM0_SUPPORT                      _OFF
#define _MCU_PWM1_SUPPORT                      _ON
#define _MCU_PWM2_SUPPORT                      _ON
#define _MCU_PWM3_SUPPORT                      _OFF
#define _MCU_PWM4_SUPPORT                      _OFF
#define _MCU_PWM5_SUPPORT                      _OFF

#define _MCU_PWM_SUPPORT                       (_MCU_PWM0_SUPPORT       |  \
                                                                      (_MCU_PWM1_SUPPORT << 1) |  \
                                                                      (_MCU_PWM2_SUPPORT << 2) |  \
                                                                      (_MCU_PWM3_SUPPORT << 3) |  \
                                                                      (_MCU_PWM4_SUPPORT << 4) |  \
                                                                      (_MCU_PWM5_SUPPORT << 5))

//--------------------------------------------------
// Over Driving Supported
//--------------------------------------------------
#define _OD_SUPPORT					_OFF	//2660 not support over driving
#define _OD_COMPRESSION                 		_OFF    //2660 not support over driving

//--------------------------------------------------
// EDID
//--------------------------------------------------
#define _DDC_CHANNEL_FOR_D0 			_DDC2	// DDC Channel SEL for digital input 0
#define _DDC_CHANNEL_FOR_D1 			_DDC3	// DDC Channel SEL for digital input 1

//--------------------------------------------------
// Interior VGA  EDID
//--------------------------------------------------
#define _VGA_EDID                                        _ON

//--------------------------------------------------
// HDMI EDID
//--------------------------------------------------
#define _HDMI_EDID                                      _ON
#define _HDMI_DDC_CHANNEL_SELECT 		_DDC_CHANNEL_FOR_D0

//--------------------------------------------------
// Interior DVI  EDID
//--------------------------------------------------
#define _DVI_EDID                                          _OFF
#define _DVI_DDC_CHANNEL_SELECT             _DDC_CHANNEL_FOR_D1

//--------------------------------------------------
// HDCP Supported
//--------------------------------------------------
#define _HDCP_SUPPORT                   		  _OFF


//--------------------------------------------------
// HDMI HOT PLUG OPTION
//--------------------------------------------------
#define _HDMI_HOT_PLUG_OPTION              	  _DISABLE

#define _HOT_PLUG_HI                                    0
#define _HOT_PLUG_LOW                                 1

//--------------------------------------------------
// For digital input swap
//--------------------------------------------------
#define _CHANNEL_D0_RG_SWAP                    (_ENABLE << 6)
#define _CHANNEL_D0_PN_SWAP                    (_ENABLE << 5)

#define _CHANNEL_D1_RG_SWAP                    (_DISABLE << 6)
#define _CHANNEL_D1_PN_SWAP                    (_DISABLE << 5)

#define _SLEEP_FUNC                                       _ENABLE




#ifdef __KEY__

code BYTE tIOKeyMask[] =
{
	// end flag
	0xFF,	0xFF,
};

#else
extern code BYTE tIOKeyMask[];

#endif

