#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Dec 10 17:40:24 2024
# Process ID: 1924
# Current directory: C:/Users/jfaja/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14992
# Log file: C:/Users/jfaja/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/jfaja/AppData/Roaming/Xilinx/Vivado\vivado.jou
# Running On: DESKTOP-1B65849, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 16745 MB
#-----------------------------------------------------------
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file 'C:\Users\jfaja\AppData\Roaming/Xilinx/Vivado/2023.2/strategies/Vivado Implementation Defaults.Vivado Implementation 2023.psg' discarded because strategy with same name already parsed from 'E:/Vivado/2023.2/strategies/VDI2023.psg'
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project E:/Projects/RISC_V_pipeline/RISC_V_pipeline.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2023.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1437.797 ; gain = 34.586
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/EXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/IDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/MEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/WBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.IDRegister
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.EXRegister
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.MEMRegister
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.WBRegister
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1440.688 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1441.898 ; gain = 1.211
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/EXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/IDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/MEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/WBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'return' is not declared [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/FPU.v:58]
ERROR: [VRFC 10-2989] 'return' is not declared [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/FPU.v:62]
ERROR: [VRFC 10-2989] 'return' is not declared [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/FPU.v:72]
ERROR: [VRFC 10-2989] 'return' is not declared [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/FPU.v:76]
ERROR: [VRFC 10-2989] 'return' is not declared [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/FPU.v:84]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1443.668 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/EXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/IDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/MEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/WBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.IDRegister
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.EXRegister
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.MEMRegister
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.WBRegister
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1443.668 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1454.164 ; gain = 10.496
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/EXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/IDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/MEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/WBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1454.301 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.IDRegister
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.EXRegister
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.MEMRegister
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.WBRegister
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1454.301 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1461.023 ; gain = 6.723
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/EXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/IDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/MEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/WBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Branch_in' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUSrc_in' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.IDRegister
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.EXRegister
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.MEMRegister
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.WBRegister
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1461.023 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1461.023 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/EXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/IDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/MEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/WBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Branch_in' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUSrc_in' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.IDRegister
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.EXRegister
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.MEMRegister
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.WBRegister
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1461.023 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1462.289 ; gain = 1.266
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/EXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/IDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/MEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/WBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Branch_in' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUSrc_in' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.IDRegister
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.EXRegister
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.MEMRegister
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.WBRegister
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1462.289 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=0800011, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=080001b, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=0800007, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1462.289 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/EXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/IDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/MEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/WBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Branch_in' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUSrc_in' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.IDRegister
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.EXRegister
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.MEMRegister
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.WBRegister
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1464.371 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1464.371 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\RISC_V_pipeline\RISC_V_pipeline.srcs\sources_1\new\registerFile.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\RISC_V_pipeline\RISC_V_pipeline.srcs\sources_1\new\mux.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/EXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/IDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/MEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/WBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Branch_in' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUSrc_in' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.IDRegister
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.EXRegister
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.MEMRegister
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.WBRegister
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1466.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1468.715 ; gain = 2.023
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/EXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/IDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/MEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/WBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Branch_in' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUSrc_in' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:67]
WARNING: [VRFC 10-5021] port 'floatIn1' is not connected on this instance [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:76]
WARNING: [VRFC 10-5021] port 'floatIn1' is not connected on this instance [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.IDRegister
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.EXRegister
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.MEMRegister
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.WBRegister
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1469.445 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1470.742 ; gain = 1.297
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/EXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/IDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/MEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/WBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Branch_in' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUSrc_in' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:67]
WARNING: [VRFC 10-5021] port 'floatIn1' is not connected on this instance [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:76]
WARNING: [VRFC 10-5021] port 'floatIn1' is not connected on this instance [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.IDRegister
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.EXRegister
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.MEMRegister
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.WBRegister
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1470.770 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=080000a, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1470.770 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\RISC_V_pipeline\RISC_V_pipeline.srcs\sources_1\new\Adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\RISC_V_pipeline\RISC_V_pipeline.srcs\sources_1\new\mux2.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/EXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/IDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/MEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/WBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1471.645 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Branch_in' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUSrc_in' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:67]
WARNING: [VRFC 10-5021] port 'floatA' is not connected on this instance [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:45]
WARNING: [VRFC 10-5021] port 'floatA' is not connected on this instance [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:75]
WARNING: [VRFC 10-5021] port 'floatIn1' is not connected on this instance [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:76]
WARNING: [VRFC 10-5021] port 'floatIn1' is not connected on this instance [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.IDRegister
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.EXRegister
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.MEMRegister
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.WBRegister
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1471.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1476.688 ; gain = 5.043
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/EXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/IDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/MEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/WBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1476.688 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Branch_in' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUSrc_in' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:67]
WARNING: [VRFC 10-5021] port 'floatA' is not connected on this instance [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:45]
WARNING: [VRFC 10-5021] port 'floatA' is not connected on this instance [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:75]
WARNING: [VRFC 10-5021] port 'floatIn1' is not connected on this instance [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:76]
WARNING: [VRFC 10-5021] port 'floatIn1' is not connected on this instance [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.IDRegister
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.EXRegister
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.MEMRegister
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.WBRegister
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1476.688 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
Extractor: Load/Arithmetic immediate extracted: xxxxxxxxxxxxxxxx
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
Extractor: Load/Arithmetic immediate extracted: 0000000000000000
Extractor: Load/Arithmetic immediate extracted: 0000000000000028
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1476.688 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\RISC_V_pipeline\RISC_V_pipeline.srcs\sources_1\new\parser.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\RISC_V_pipeline\RISC_V_pipeline.srcs\sources_1\new\Control_Unit.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/EXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/IDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/MEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/WBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1476.688 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Branch_in' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUSrc_in' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:67]
WARNING: [VRFC 10-5021] port 'floatA' is not connected on this instance [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:45]
WARNING: [VRFC 10-5021] port 'floatA' is not connected on this instance [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:75]
WARNING: [VRFC 10-5021] port 'floatIn1' is not connected on this instance [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:76]
WARNING: [VRFC 10-5021] port 'floatIn1' is not connected on this instance [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.IDRegister
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.EXRegister
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.MEMRegister
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.WBRegister
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1476.688 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Parser: Instruction parsed. Opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
Extractor: Load/Arithmetic immediate extracted: xxxxxxxxxxxxxxxx
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
Extractor: Load/Arithmetic immediate extracted: 0000000000000000
Extractor: Load/Arithmetic immediate extracted: 0000000000000028
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1476.688 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\RISC_V_pipeline\RISC_V_pipeline.srcs\sources_1\new\parser.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\RISC_V_pipeline\RISC_V_pipeline.srcs\sources_1\new\Control_Unit.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\RISC_V_pipeline\RISC_V_pipeline.srcs\sources_1\new\IDRegister.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\RISC_V_pipeline\RISC_V_pipeline.srcs\sources_1\new\Control_Unit.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/EXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/IDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/MEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/WBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1476.688 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Branch_in' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUSrc_in' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:67]
WARNING: [VRFC 10-5021] port 'floatA' is not connected on this instance [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:45]
WARNING: [VRFC 10-5021] port 'floatA' is not connected on this instance [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:75]
WARNING: [VRFC 10-5021] port 'floatIn1' is not connected on this instance [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:76]
WARNING: [VRFC 10-5021] port 'floatIn1' is not connected on this instance [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.IDRegister
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.EXRegister
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.MEMRegister
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.WBRegister
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 1476.688 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Parser: Instruction parsed. Opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
IDRegister: Reset activated. Outputs set to 0.
Extractor: Load/Arithmetic immediate extracted: xxxxxxxxxxxxxxxx
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
IDRegister: Updated. PC_out=0000000000000000, ins_out=00000000
Extractor: Load/Arithmetic immediate extracted: 0000000000000000
IDRegister: Updated. PC_out=0000000000000000, ins_out=02853483
Extractor: Load/Arithmetic immediate extracted: 0000000000000028
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
IDRegister: Updated. PC_out=00000000xxxxxxxx, ins_out=xxxxxxxx
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1476.688 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 1476.688 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/EXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/IDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/MEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/WBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/EXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/IDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/MEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/WBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'clk' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:61]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Branch_in' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:64]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUSrc_in' [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:65]
WARNING: [VRFC 10-5021] port 'floatA' is not connected on this instance [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:43]
WARNING: [VRFC 10-5021] port 'floatA' is not connected on this instance [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:73]
WARNING: [VRFC 10-5021] port 'floatIn1' is not connected on this instance [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:74]
WARNING: [VRFC 10-5021] port 'floatIn1' is not connected on this instance [E:/Projects/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.IDRegister
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extractor
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.EXRegister
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.MEMRegister
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.WBRegister
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Parser: Instruction parsed. Opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  z
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
IDRegister: Reset activated. Outputs set to 0.
Extractor: Load/Arithmetic immediate extracted: xxxxxxxxxxxxxxxx
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
IDRegister: Updated. PC_out=0000000000000000, ins_out=00000000
Extractor: Load/Arithmetic immediate extracted: 0000000000000000
IDRegister: Updated. PC_out=0000000000000000, ins_out=02853483
Extractor: Load/Arithmetic immediate extracted: 0000000000000028
DEBUG: SumMant=0800014, FinalExp=  1
DEBUG: SumMant=0800014, FinalExp=  1
IDRegister: Updated. PC_out=00000000xxxxxxxx, ins_out=xxxxxxxx
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=0800000, FinalExp=  1
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  0
DEBUG: SumMant=xxxxxxx, FinalExp=  x
DEBUG: SumMant=xxxxxxx, FinalExp=  x
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
IDRegister: Updated. PC_out=xxxxxxxxxxxxxxxx, ins_out=xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1476.688 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
archive_project C:/Users/jfaja/Downloads/RISC_V_pipeline_12_10.xpr.zip -temp_dir C:/Users/jfaja/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-1924-DESKTOP-1B65849 -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/jfaja/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-1924-DESKTOP-1B65849' for archiving project
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Projects/RISC_V_pipeline/RISC_V_pipeline.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/jfaja/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-1924-DESKTOP-1B65849/PrjAr/_X_'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/jfaja/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-1924-DESKTOP-1B65849/PrjAr/_X_/RISC_V_pipeline.cache/ip 
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
