$date
	Thu Mar 02 15:14:12 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module control_signals_tb $end
$scope module controlTester $end
$var wire 1 ! Bselect $end
$var wire 1 " Dselect $end
$var wire 1 # constant $end
$var wire 1 $ write_en $end
$var wire 5 % write_addr [4:0] $end
$var wire 5 & read2_addr [4:0] $end
$var wire 5 ' read1_addr [4:0] $end
$var wire 6 ( branch [5:0] $end
$var wire 3 ) alu_function [2:0] $end
$var wire 1 * SRAM_write $end
$var wire 1 + SRAM_CS $end
$var reg 4 , FLAGS [3:0] $end
$var reg 1 - clk $end
$var reg 32 . instruction [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
x-
bx ,
x+
x*
bx )
bx (
bx '
bx &
bx %
x$
z#
z"
z!
$end
#1
1-
#2
0-
#3
0*
0+
b0 (
b1 )
0$
b1010 %
b1 &
b110 '
b10001011000000010001000011001010 .
1-
#4
1$
0-
#5
0$
1-
#6
1$
0-
