#-----------------------------------------------------------
# PlanAhead v14.2
# Build 194362 by xbuild on Fri Jul 20 18:52:36 MDT 2012
# Start of session at: Sun Nov 26 20:05:55 2017
# Process ID: 12420
# Log file: C:/Users/Liyf/Desktop/CO/proj/THINPAD/SAOestCPU/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Liyf/Desktop/CO/proj/THINPAD/SAOestCPU/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/Liyf/Desktop/CO/proj/THINPAD/SAOestCPU/pa.fromNetlist.tcl
startgroup
set_property package_pin J12 [get_ports {SRAM1_DATA[0]}]
endgroup
startgroup
set_property package_pin J13 [get_ports {SRAM1_DATA[1]}]
endgroup
startgroup
set_property package_pin J14 [get_ports {SRAM1_DATA[2]}]
endgroup
startgroup
set_property package_pin J15 [get_ports {SRAM1_DATA[3]}]
endgroup
startgroup
set_property package_pin J16 [get_ports {SRAM1_DATA[4]}]
endgroup
startgroup
set_property package_pin J17 [get_ports {SRAM1_DATA[5]}]
endgroup
startgroup
set_property package_pin K12 [get_ports {SRAM1_DATA[6]}]
endgroup
startgroup
set_property package_pin K13 [get_ports {SRAM1_DATA[7]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {SRAM1_DATA[8]}]
endgroup
startgroup
set_property package_pin K15 [get_ports {SRAM1_DATA[9]}]
endgroup
startgroup
set_property package_pin L15 [get_ports {SRAM1_DATA[10]}]
endgroup
startgroup
set_property package_pin L16 [get_ports {SRAM1_DATA[11]}]
endgroup
startgroup
set_property package_pin L17 [get_ports {SRAM1_DATA[12]}]
endgroup
startgroup
set_property package_pin L18 [get_ports {SRAM1_DATA[13]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {SRAM1_DATA[14]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {SRAM1_DATA[15]}]
endgroup
startgroup
set_property package_pin U13 [get_ports {SRAM2_DATA[0]}]
endgroup
startgroup
set_property package_pin T16 [get_ports {SRAM2_DATA[1]}]
endgroup
startgroup
set_property package_pin T15 [get_ports {SRAM2_DATA[2]}]
endgroup
startgroup
set_property package_pin T14 [get_ports {SRAM2_DATA[3]}]
endgroup
startgroup
set_property package_pin T12 [get_ports {SRAM2_DATA[4]}]
endgroup
startgroup
set_property package_pin R13 [get_ports {SRAM2_DATA[5]}]
endgroup
startgroup
set_property package_pin R14 [get_ports {SRAM2_DATA[6]}]
endgroup
startgroup
set_property package_pin R12 [get_ports {SRAM2_DATA[7]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {SRAM2_DATA[8]}]
endgroup
startgroup
set_property package_pin R10 [get_ports {SRAM2_DATA[9]}]
endgroup
startgroup
set_property package_pin P13 [get_ports {SRAM2_DATA[10]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {SRAM2_DATA[11]}]
endgroup
startgroup
set_property package_pin P11 [get_ports {SRAM2_DATA[12]}]
endgroup
startgroup
set_property package_pin P10 [get_ports {SRAM2_DATA[13]}]
endgroup
startgroup
set_property package_pin N12 [get_ports {SRAM2_DATA[14]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {SRAM2_DATA[15]}]
endgroup
save_design
