INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
