// Seed: 75791106
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    input wire id_3,
    output wand id_4,
    output tri id_5,
    input tri id_6,
    output wire id_7,
    output tri id_8,
    input tri0 id_9,
    input tri id_10,
    output uwire id_11,
    output tri1 id_12,
    input supply1 id_13,
    output tri0 id_14,
    input wor id_15,
    input wire id_16,
    input wand id_17,
    output uwire id_18,
    input wor id_19,
    output wor id_20,
    input tri id_21,
    input uwire id_22,
    output tri0 id_23,
    output wor id_24
);
  assign id_0 = id_9;
endmodule
module module_1 #(
    parameter id_0 = 32'd44,
    parameter id_6 = 32'd19
) (
    input supply0 _id_0,
    input wor id_1,
    input wire id_2,
    output supply0 id_3
);
  logic id_5;
  ;
  wire _id_6 = id_5;
  id_7 :
  assert property (@(id_6 or posedge id_7[-1'h0]++) id_5[-1])
  else;
  wire [id_6 : id_0] id_8 = id_2;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_3,
      id_1,
      id_1,
      id_3,
      id_3
  );
endmodule
