# EmbeddedForthCPU
Investigating [J1 Forth CPU](http://excamera.com/sphinx/fpga-j1.html)

_'2011-10-06, hazen_

Downloaded verilog and put it in a Xilinx project for Spartan-6.  Got it to compile, after
figuring out that the S6 BRAMs require the SSRA and SSRB pins to be connected.

