Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sat Aug 28 08:17:11 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_136_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 ModCount591_instance/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No17_instance/Y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.404ns (11.263%)  route 3.183ns (88.737%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.922ns = ( 5.922 - 4.000 ) 
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.393ns (routing 0.171ns, distribution 1.222ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.155ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.007    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=67727, routed)       1.393     2.428    ModCount591_instance/clk_IBUF_BUFG
    SLICE_X116Y346       FDCE                                         r  ModCount591_instance/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y346       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.507 r  ModCount591_instance/count_reg[0]/Q
                         net (fo=9187, routed)        2.309     4.816    MUX_Sum10_0_impl_1_instance/count_reg[5][0]
    SLICE_X162Y334       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     4.869 r  MUX_Sum10_0_impl_1_instance/Y[2]_i_23/O
                         net (fo=1, routed)           0.627     5.496    MUX_Sum10_0_impl_1_instance/Y[2]_i_23_n_0
    SLICE_X143Y334       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     5.586 r  MUX_Sum10_0_impl_1_instance/Y[2]_i_16/O
                         net (fo=1, routed)           0.009     5.595    MUX_Sum10_0_impl_1_instance/Y[2]_i_16_n_0
    SLICE_X143Y334       MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     5.652 r  MUX_Sum10_0_impl_1_instance/Y_reg[2]_i_9/O
                         net (fo=1, routed)           0.000     5.652    MUX_Sum10_0_impl_1_instance/Y_reg[2]_i_9_n_0
    SLICE_X143Y334       MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     5.678 r  MUX_Sum10_0_impl_1_instance/Y_reg[2]_i_3/O
                         net (fo=1, routed)           0.187     5.865    MUX_Sum10_0_impl_1_instance/Y_reg[2]_i_3_n_0
    SLICE_X143Y336       LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     5.964 r  MUX_Sum10_0_impl_1_instance/Y[2]_i_1/O
                         net (fo=1, routed)           0.051     6.015    Delay1No17_instance/count_reg[5][2]
    SLICE_X143Y336       FDCE                                         r  Delay1No17_instance/Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC10                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.408     4.408 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.408    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.408 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.717    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.741 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=67727, routed)       1.181     5.922    Delay1No17_instance/clk_IBUF_BUFG
    SLICE_X143Y336       FDCE                                         r  Delay1No17_instance/Y_reg[2]/C
                         clock pessimism              0.379     6.301    
                         clock uncertainty           -0.035     6.265    
    SLICE_X143Y336       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.290    Delay1No17_instance/Y_reg[2]
  -------------------------------------------------------------------
                         required time                          6.290    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  0.275    




