/* Define to 1 if we have SSE CPU extensions, else 0 */
#define HAVE_SSE			(MLE_LEVEL_SSE != 0)
#define HAVE_SSE2			(MLE_LEVEL_SSE2 != 0)
#define HAVE_SSE3			(MLE_LEVEL_SSE3 != 0)
#define HAVE_SSE4_1			(MLE_LEVEL_SSE41 != 0)

#define HAVE_SSE_INTRINSICS HAVE_SSE

/* Define to 1 if we have ARM Neon CPU extensions, else 0 */
#define HAVE_NEON 0
