// SPDX-License-Identifier: GPL-2.0
// SPDX-FileCopyrightText: Copyright (c) 2026 NVIDIA CORPORATION & AFFILIATES. All rights reserved.

//! NVIDIA vGPU VFIO variant driver.
//!
//! Nova VFs own an instance between the first VFIO open and last close. Other
//! matching devices use ordinary PCI passthrough.

use kernel::{
    bindings,
    device::{
        Bound,
        Core, //
    },
    io::resource::Flags,
    pci,
    prelude::*,
    sync::{
        CondVar,
        Mutex,
        MutexGuard, //
    },
    types::CovariantForLt,
    vfio::{
        self,
        pci::{
            Ioctl,
            Mapping,
            Mmap,
            Opening,
            Position,
            ReadWrite, //
        }, //
    }, //
};
use nova_core::{
    NovaCoreVfApi,
    NovaCoreVfApiHandle,
    VgpuInstance, //
};

mod enable_sriov;

struct NvidiaVgpuOps;

struct VgpuRegistration<'a> {
    api: NovaCoreVfApiHandle<'a>,
    gfid: u32,
}

#[derive(Default)]
struct InstanceState {
    active: bool,
    resetting: bool,
    reset_error: Option<Error>,
}

#[pin_data]
struct NvidiaVgpuRegData<'a> {
    pdev: &'a pci::Device<Bound>,
    vgpu: Option<VgpuRegistration<'a>>,
    fb_bar: u32,
    #[pin]
    state: Mutex<InstanceState>,
    #[pin]
    reset_done: CondVar,
}

impl NvidiaVgpuRegData<'_> {
    fn lock_instance(&self) -> MutexGuard<'_, InstanceState> {
        let mut state = self.state.lock();
        while state.resetting {
            self.reset_done.wait(&mut state);
        }
        state
    }
}

struct NvidiaVgpuOpenData<'a> {
    registration: &'a NvidiaVgpuRegData<'a>,
    instance: Option<VgpuInstance<'a>>,
}

impl<'a> NvidiaVgpuOpenData<'a> {
    fn new(
        dev: &vfio::pci::Device<NvidiaVgpuOps, Opening>,
        rd: &'a NvidiaVgpuRegData<'a>,
    ) -> Result<Self> {
        let mut state = rd.lock_instance();
        let instance = match &rd.vgpu {
            Some(vgpu) => {
                let dbdf = (rd.pdev.domain_nr() << 16) | u32::from(rd.pdev.dev_id());
                let vm_pid = kernel::current!().tgid().try_into()?;
                let instance = vgpu.api.open(vgpu.gfid, dbdf, vm_pid)?;
                let info = instance.type_info();
                dev.set_device_id(info.pci_dev_id as u16);
                state.active = true;
                state.reset_error = None;
                Some(instance)
            }
            None => None,
        };
        Ok(Self {
            registration: rd,
            instance,
        })
    }

    fn bar1_size(&self) -> Result<Option<u64>> {
        let Some(instance) = &self.instance else {
            return Ok(None);
        };
        let physical = self
            .registration
            .pdev
            .resource_len(self.registration.fb_bar)?;
        let size = instance
            .type_info()
            .bar1_length
            .checked_mul(1 << 20)
            .ok_or(EOVERFLOW)?;
        Ok(Some(if size == 0 {
            physical
        } else {
            size.min(physical)
        }))
    }

    fn limit_bar1(&self, buf: &mut vfio::UserBuf, position: &Position<'_>) -> Result {
        if buf.is_empty() || position.region_index() != self.registration.fb_bar {
            return Ok(());
        }
        if let Some(size) = self.bar1_size()? {
            let offset = position.region_offset();
            if offset >= size {
                return Err(EINVAL);
            }
            if size - offset < buf.len() as u64 {
                buf.truncate((size - offset) as usize);
            }
        }
        Ok(())
    }
}

impl Drop for NvidiaVgpuOpenData<'_> {
    fn drop(&mut self) {
        let mut state = self.registration.lock_instance();
        state.active = false;
        drop(self.instance.take());
    }
}

impl vfio::pci::Operations for NvidiaVgpuOps {
    const NAME: &'static CStr = c"nvidia-vgpu-vfio-pci";
    type RegistrationData = CovariantForLt!(NvidiaVgpuRegData<'_>);
    type OpenData<'a> = NvidiaVgpuOpenData<'a>;

    fn open_device<'a>(
        dev: &'a vfio::pci::Device<Self, Opening>,
        rd: &'a NvidiaVgpuRegData<'a>,
    ) -> impl PinInit<Self::OpenData<'a>, Error> + 'a {
        NvidiaVgpuOpenData::new(dev, rd)
    }

    fn ioctl<'a>(
        dev: &vfio::pci::Device<Self, Ioctl>,
        rd: &NvidiaVgpuRegData<'a>,
        _open_data: Pin<&Self::OpenData<'a>>,
        cmd: u32,
        arg: usize,
    ) -> Result<isize> {
        let reset = cmd == vfio::DEVICE_RESET || cmd == vfio::DEVICE_PCI_HOT_RESET;
        if reset {
            if let Some(error) = rd.state.lock().reset_error {
                return Err(error);
            }
        }
        let result = dev.core_ioctl(cmd, arg)?;
        if reset {
            if let Some(error) = rd.state.lock().reset_error {
                return Err(error);
            }
        }
        Ok(result)
    }

    fn read<'a>(
        dev: &vfio::pci::Device<Self, ReadWrite>,
        _rd: &NvidiaVgpuRegData<'a>,
        open_data: Pin<&Self::OpenData<'a>>,
        buf: &mut vfio::UserBuf,
        position: &mut Position<'_>,
    ) -> Result<isize> {
        if let Some(instance) = &open_data.instance {
            if position.region_index() == vfio::pci::CONFIG_REGION_INDEX {
                let offset = position.region_offset();
                return position.with_temporary(|next| {
                    let count = dev.core_read(buf, next)?;
                    buf.write_overlapping(
                        offset,
                        count.try_into()?,
                        u64::from(bindings::PCI_SUBSYSTEM_ID),
                        &(instance.type_info().pci_subsys_id as u16).to_le_bytes(),
                    )?;
                    Ok(count)
                });
            }
        }
        open_data.limit_bar1(buf, position)?;
        dev.core_read(buf, position)
    }

    fn write<'a>(
        dev: &vfio::pci::Device<Self, ReadWrite>,
        _rd: &NvidiaVgpuRegData<'a>,
        open_data: Pin<&Self::OpenData<'a>>,
        buf: &mut vfio::UserBuf,
        position: &mut Position<'_>,
    ) -> Result<isize> {
        open_data.limit_bar1(buf, position)?;
        dev.core_write(buf, position)
    }

    fn mmap<'a>(
        dev: &vfio::pci::Device<Self, Mmap>,
        rd: &NvidiaVgpuRegData<'a>,
        open_data: Pin<&Self::OpenData<'a>>,
        mapping: &mut Mapping<'_>,
    ) -> Result {
        if mapping.region_index() == rd.fb_bar {
            if let Some(size) = open_data.bar1_size()? {
                if mapping.region_end()? > size {
                    return Err(EINVAL);
                }
            }
        }
        dev.core_mmap(mapping)
    }

    fn get_region_info<'a>(
        dev: &vfio::pci::Device<Self, Ioctl>,
        rd: &NvidiaVgpuRegData<'a>,
        open_data: Pin<&Self::OpenData<'a>>,
        info: &mut bindings::vfio_region_info,
        caps: &mut vfio::InfoCap<'_>,
    ) -> Result {
        dev.core_get_region_info(info, caps)?;
        if info.index == rd.fb_bar && info.size != 0 {
            if let Some(size) = open_data.bar1_size()? {
                info.size = info.size.min(size);
            }
        }
        Ok(())
    }

    fn reset_prepare(rd: &NvidiaVgpuRegData<'_>) {
        // PCI holds the device lock, and VFIO may hold its memory lock. Open and
        // close release this mutex before entering the VFIO core.
        let mut state = rd.state.lock();
        state.resetting = true;
        if state.active {
            if let Some(vgpu) = &rd.vgpu {
                if let Err(error) = vgpu.api.reset(vgpu.gfid) {
                    state.reset_error.get_or_insert(error);
                }
            }
        }
    }

    fn reset_done(rd: &NvidiaVgpuRegData<'_>) -> Result {
        let mut state = rd.state.lock();
        let error = state.reset_error;
        state.resetting = false;
        rd.reset_done.notify_all();
        error.map_or(Ok(()), Err)
    }
}

struct NvidiaVgpuDriver;

kernel::pci_device_table!(
    PCI_TABLE,
    <NvidiaVgpuDriver as pci::Driver>::IdInfo,
    [(
        pci::DeviceId::from_id_class_vfio_override(
            pci::Vendor::NVIDIA,
            0x2bb5,
            pci::Class::DISPLAY_3D,
            pci::ClassMask::ClassSubclass,
        ),
        (),
    ),]
);

#[pin_data]
struct NvidiaVgpuData<'bound> {
    reg: vfio::pci::Registration<'bound, NvidiaVgpuOps>,
}

#[vtable]
impl pci::Driver for NvidiaVgpuDriver {
    type IdInfo = ();
    type Data<'bound> = NvidiaVgpuData<'bound>;
    const ID_TABLE: pci::IdTable<Self::IdInfo> = &PCI_TABLE;
    const DRIVER_MANAGED_DMA: bool = true;
    // SAFETY: This driver only creates registrations of NvidiaVgpuOps, and the
    // PCI private data owns the registration until unbind.
    const ERROR_HANDLERS: Option<pci::ErrorHandlers<Self>> =
        Some(unsafe { vfio::pci::Device::<NvidiaVgpuOps>::pci_error_handlers::<Self>() });

    fn probe<'bound>(
        pdev: &'bound pci::Device<Core<'_>>,
        _info: Option<&'bound Self::IdInfo>,
    ) -> impl PinInit<Self::Data<'bound>, Error> + 'bound {
        try_pin_init!(NvidiaVgpuData {
            reg: {
                let vgpu = match NovaCoreVfApi::handle(pdev) {
                    Ok(api) => Some(VgpuRegistration {
                        api,
                        gfid: pdev.vf_id()?.checked_add(1).ok_or(EOVERFLOW)?,
                    }),
                    Err(_) => None,
                };
                let dev = if vgpu.is_some() {
                    vfio::pci::Device::<NvidiaVgpuOps>::new(pdev)?
                } else {
                    vfio::pci::Device::<NvidiaVgpuOps>::new_passthrough(pdev)?
                };
                let fb_bar = if pdev.resource_flags(0)?.contains(Flags::IORESOURCE_MEM_64) {
                    2
                } else {
                    1
                };
                // SAFETY: The device was allocated for this probe and has not been
                // registered. PCI private data drops it during unbind with the device lock held.
                unsafe {
                    vfio::pci::Registration::new(
                        pdev,
                        &dev,
                        try_pin_init!(NvidiaVgpuRegData {
                            pdev,
                            vgpu,
                            fb_bar,
                            state <- kernel::new_mutex!(InstanceState::default()),
                            reset_done <- kernel::new_condvar!(),
                        }),
                    )?
                }
            },
        })
    }

    fn sriov_configure<'bound>(
        _dev: &'bound pci::sriov::Device<Core<'_>>,
        this: Pin<&Self::Data<'bound>>,
        nr_virtfn: i32,
    ) -> Result<i32> {
        if nr_virtfn != 0 && !enable_sriov::enabled() {
            return Err(ENOENT);
        }
        // SAFETY: The PCI core holds this device's lock for sriov_configure;
        // the registration belongs to the same device and remains live.
        unsafe { this.reg.core_sriov_configure(nr_virtfn) }
    }
}

kernel::module_pci_driver! {
    type: NvidiaVgpuDriver,
    name: "nvidia-vgpu-vfio-pci",
    authors: ["NVIDIA"],
    description: "NVIDIA vGPU VFIO variant driver",
    license: "GPL v2",
}
