
testnew.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc98  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800be70  0800be70  0000ce70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800beb0  0800beb0  0000d224  2**0
                  CONTENTS
  4 .ARM          00000008  0800beb0  0800beb0  0000ceb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800beb8  0800beb8  0000d224  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800beb8  0800beb8  0000ceb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bebc  0800bebc  0000cebc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000224  20000000  0800bec0  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000011dc  20000228  0800c0e4  0000d228  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001404  0800c0e4  0000d404  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d224  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b025  00000000  00000000  0000d254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f2b  00000000  00000000  00028279  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001648  00000000  00000000  0002b1a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011b4  00000000  00000000  0002c7f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002871b  00000000  00000000  0002d9a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019ea9  00000000  00000000  000560bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00113761  00000000  00000000  0006ff68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001836c9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006300  00000000  00000000  0018370c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  00189a0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000228 	.word	0x20000228
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800be58 	.word	0x0800be58

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000022c 	.word	0x2000022c
 8000214:	0800be58 	.word	0x0800be58

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2uiz>:
 8000ac4:	004a      	lsls	r2, r1, #1
 8000ac6:	d211      	bcs.n	8000aec <__aeabi_d2uiz+0x28>
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000acc:	d211      	bcs.n	8000af2 <__aeabi_d2uiz+0x2e>
 8000ace:	d50d      	bpl.n	8000aec <__aeabi_d2uiz+0x28>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d40e      	bmi.n	8000af8 <__aeabi_d2uiz+0x34>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aea:	4770      	bx	lr
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	4770      	bx	lr
 8000af2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af6:	d102      	bne.n	8000afe <__aeabi_d2uiz+0x3a>
 8000af8:	f04f 30ff 	mov.w	r0, #4294967295
 8000afc:	4770      	bx	lr
 8000afe:	f04f 0000 	mov.w	r0, #0
 8000b02:	4770      	bx	lr

08000b04 <__aeabi_d2f>:
 8000b04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b08:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b0c:	bf24      	itt	cs
 8000b0e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b12:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b16:	d90d      	bls.n	8000b34 <__aeabi_d2f+0x30>
 8000b18:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b1c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b20:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b24:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b28:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b2c:	bf08      	it	eq
 8000b2e:	f020 0001 	biceq.w	r0, r0, #1
 8000b32:	4770      	bx	lr
 8000b34:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b38:	d121      	bne.n	8000b7e <__aeabi_d2f+0x7a>
 8000b3a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b3e:	bfbc      	itt	lt
 8000b40:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b44:	4770      	bxlt	lr
 8000b46:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b4a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4e:	f1c2 0218 	rsb	r2, r2, #24
 8000b52:	f1c2 0c20 	rsb	ip, r2, #32
 8000b56:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b5a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5e:	bf18      	it	ne
 8000b60:	f040 0001 	orrne.w	r0, r0, #1
 8000b64:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b68:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b6c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b70:	ea40 000c 	orr.w	r0, r0, ip
 8000b74:	fa23 f302 	lsr.w	r3, r3, r2
 8000b78:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b7c:	e7cc      	b.n	8000b18 <__aeabi_d2f+0x14>
 8000b7e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b82:	d107      	bne.n	8000b94 <__aeabi_d2f+0x90>
 8000b84:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b88:	bf1e      	ittt	ne
 8000b8a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b8e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b92:	4770      	bxne	lr
 8000b94:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop

08000ba4 <__aeabi_uldivmod>:
 8000ba4:	b953      	cbnz	r3, 8000bbc <__aeabi_uldivmod+0x18>
 8000ba6:	b94a      	cbnz	r2, 8000bbc <__aeabi_uldivmod+0x18>
 8000ba8:	2900      	cmp	r1, #0
 8000baa:	bf08      	it	eq
 8000bac:	2800      	cmpeq	r0, #0
 8000bae:	bf1c      	itt	ne
 8000bb0:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb4:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb8:	f000 b96a 	b.w	8000e90 <__aeabi_idiv0>
 8000bbc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc4:	f000 f806 	bl	8000bd4 <__udivmoddi4>
 8000bc8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd0:	b004      	add	sp, #16
 8000bd2:	4770      	bx	lr

08000bd4 <__udivmoddi4>:
 8000bd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd8:	9d08      	ldr	r5, [sp, #32]
 8000bda:	460c      	mov	r4, r1
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d14e      	bne.n	8000c7e <__udivmoddi4+0xaa>
 8000be0:	4694      	mov	ip, r2
 8000be2:	458c      	cmp	ip, r1
 8000be4:	4686      	mov	lr, r0
 8000be6:	fab2 f282 	clz	r2, r2
 8000bea:	d962      	bls.n	8000cb2 <__udivmoddi4+0xde>
 8000bec:	b14a      	cbz	r2, 8000c02 <__udivmoddi4+0x2e>
 8000bee:	f1c2 0320 	rsb	r3, r2, #32
 8000bf2:	4091      	lsls	r1, r2
 8000bf4:	fa20 f303 	lsr.w	r3, r0, r3
 8000bf8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bfc:	4319      	orrs	r1, r3
 8000bfe:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c06:	fa1f f68c 	uxth.w	r6, ip
 8000c0a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c12:	fb07 1114 	mls	r1, r7, r4, r1
 8000c16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1a:	fb04 f106 	mul.w	r1, r4, r6
 8000c1e:	4299      	cmp	r1, r3
 8000c20:	d90a      	bls.n	8000c38 <__udivmoddi4+0x64>
 8000c22:	eb1c 0303 	adds.w	r3, ip, r3
 8000c26:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2a:	f080 8112 	bcs.w	8000e52 <__udivmoddi4+0x27e>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 810f 	bls.w	8000e52 <__udivmoddi4+0x27e>
 8000c34:	3c02      	subs	r4, #2
 8000c36:	4463      	add	r3, ip
 8000c38:	1a59      	subs	r1, r3, r1
 8000c3a:	fa1f f38e 	uxth.w	r3, lr
 8000c3e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c42:	fb07 1110 	mls	r1, r7, r0, r1
 8000c46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4a:	fb00 f606 	mul.w	r6, r0, r6
 8000c4e:	429e      	cmp	r6, r3
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x94>
 8000c52:	eb1c 0303 	adds.w	r3, ip, r3
 8000c56:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5a:	f080 80fc 	bcs.w	8000e56 <__udivmoddi4+0x282>
 8000c5e:	429e      	cmp	r6, r3
 8000c60:	f240 80f9 	bls.w	8000e56 <__udivmoddi4+0x282>
 8000c64:	4463      	add	r3, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	1b9b      	subs	r3, r3, r6
 8000c6a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa6>
 8000c72:	40d3      	lsrs	r3, r2
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xba>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb4>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa6>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x150>
 8000c96:	42a3      	cmp	r3, r4
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xcc>
 8000c9a:	4290      	cmp	r0, r2
 8000c9c:	f0c0 80f0 	bcc.w	8000e80 <__udivmoddi4+0x2ac>
 8000ca0:	1a86      	subs	r6, r0, r2
 8000ca2:	eb64 0303 	sbc.w	r3, r4, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	2d00      	cmp	r5, #0
 8000caa:	d0e6      	beq.n	8000c7a <__udivmoddi4+0xa6>
 8000cac:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb0:	e7e3      	b.n	8000c7a <__udivmoddi4+0xa6>
 8000cb2:	2a00      	cmp	r2, #0
 8000cb4:	f040 8090 	bne.w	8000dd8 <__udivmoddi4+0x204>
 8000cb8:	eba1 040c 	sub.w	r4, r1, ip
 8000cbc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc0:	fa1f f78c 	uxth.w	r7, ip
 8000cc4:	2101      	movs	r1, #1
 8000cc6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cca:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cce:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cd6:	fb07 f006 	mul.w	r0, r7, r6
 8000cda:	4298      	cmp	r0, r3
 8000cdc:	d908      	bls.n	8000cf0 <__udivmoddi4+0x11c>
 8000cde:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000ce6:	d202      	bcs.n	8000cee <__udivmoddi4+0x11a>
 8000ce8:	4298      	cmp	r0, r3
 8000cea:	f200 80cd 	bhi.w	8000e88 <__udivmoddi4+0x2b4>
 8000cee:	4626      	mov	r6, r4
 8000cf0:	1a1c      	subs	r4, r3, r0
 8000cf2:	fa1f f38e 	uxth.w	r3, lr
 8000cf6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfa:	fb08 4410 	mls	r4, r8, r0, r4
 8000cfe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d02:	fb00 f707 	mul.w	r7, r0, r7
 8000d06:	429f      	cmp	r7, r3
 8000d08:	d908      	bls.n	8000d1c <__udivmoddi4+0x148>
 8000d0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x146>
 8000d14:	429f      	cmp	r7, r3
 8000d16:	f200 80b0 	bhi.w	8000e7a <__udivmoddi4+0x2a6>
 8000d1a:	4620      	mov	r0, r4
 8000d1c:	1bdb      	subs	r3, r3, r7
 8000d1e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x9c>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d34:	fa04 f301 	lsl.w	r3, r4, r1
 8000d38:	ea43 030c 	orr.w	r3, r3, ip
 8000d3c:	40f4      	lsrs	r4, r6
 8000d3e:	fa00 f801 	lsl.w	r8, r0, r1
 8000d42:	0c38      	lsrs	r0, r7, #16
 8000d44:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d48:	fbb4 fef0 	udiv	lr, r4, r0
 8000d4c:	fa1f fc87 	uxth.w	ip, r7
 8000d50:	fb00 441e 	mls	r4, r0, lr, r4
 8000d54:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d58:	fb0e f90c 	mul.w	r9, lr, ip
 8000d5c:	45a1      	cmp	r9, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d90a      	bls.n	8000d7a <__udivmoddi4+0x1a6>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6a:	f080 8084 	bcs.w	8000e76 <__udivmoddi4+0x2a2>
 8000d6e:	45a1      	cmp	r9, r4
 8000d70:	f240 8081 	bls.w	8000e76 <__udivmoddi4+0x2a2>
 8000d74:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d78:	443c      	add	r4, r7
 8000d7a:	eba4 0409 	sub.w	r4, r4, r9
 8000d7e:	fa1f f983 	uxth.w	r9, r3
 8000d82:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d86:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d8e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d92:	45a4      	cmp	ip, r4
 8000d94:	d907      	bls.n	8000da6 <__udivmoddi4+0x1d2>
 8000d96:	193c      	adds	r4, r7, r4
 8000d98:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d9c:	d267      	bcs.n	8000e6e <__udivmoddi4+0x29a>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d965      	bls.n	8000e6e <__udivmoddi4+0x29a>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000daa:	fba0 9302 	umull	r9, r3, r0, r2
 8000dae:	eba4 040c 	sub.w	r4, r4, ip
 8000db2:	429c      	cmp	r4, r3
 8000db4:	46ce      	mov	lr, r9
 8000db6:	469c      	mov	ip, r3
 8000db8:	d351      	bcc.n	8000e5e <__udivmoddi4+0x28a>
 8000dba:	d04e      	beq.n	8000e5a <__udivmoddi4+0x286>
 8000dbc:	b155      	cbz	r5, 8000dd4 <__udivmoddi4+0x200>
 8000dbe:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc2:	eb64 040c 	sbc.w	r4, r4, ip
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	40cb      	lsrs	r3, r1
 8000dcc:	431e      	orrs	r6, r3
 8000dce:	40cc      	lsrs	r4, r1
 8000dd0:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e750      	b.n	8000c7a <__udivmoddi4+0xa6>
 8000dd8:	f1c2 0320 	rsb	r3, r2, #32
 8000ddc:	fa20 f103 	lsr.w	r1, r0, r3
 8000de0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de4:	fa24 f303 	lsr.w	r3, r4, r3
 8000de8:	4094      	lsls	r4, r2
 8000dea:	430c      	orrs	r4, r1
 8000dec:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df4:	fa1f f78c 	uxth.w	r7, ip
 8000df8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dfc:	fb08 3110 	mls	r1, r8, r0, r3
 8000e00:	0c23      	lsrs	r3, r4, #16
 8000e02:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e06:	fb00 f107 	mul.w	r1, r0, r7
 8000e0a:	4299      	cmp	r1, r3
 8000e0c:	d908      	bls.n	8000e20 <__udivmoddi4+0x24c>
 8000e0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e12:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e16:	d22c      	bcs.n	8000e72 <__udivmoddi4+0x29e>
 8000e18:	4299      	cmp	r1, r3
 8000e1a:	d92a      	bls.n	8000e72 <__udivmoddi4+0x29e>
 8000e1c:	3802      	subs	r0, #2
 8000e1e:	4463      	add	r3, ip
 8000e20:	1a5b      	subs	r3, r3, r1
 8000e22:	b2a4      	uxth	r4, r4
 8000e24:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e28:	fb08 3311 	mls	r3, r8, r1, r3
 8000e2c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e30:	fb01 f307 	mul.w	r3, r1, r7
 8000e34:	42a3      	cmp	r3, r4
 8000e36:	d908      	bls.n	8000e4a <__udivmoddi4+0x276>
 8000e38:	eb1c 0404 	adds.w	r4, ip, r4
 8000e3c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e40:	d213      	bcs.n	8000e6a <__udivmoddi4+0x296>
 8000e42:	42a3      	cmp	r3, r4
 8000e44:	d911      	bls.n	8000e6a <__udivmoddi4+0x296>
 8000e46:	3902      	subs	r1, #2
 8000e48:	4464      	add	r4, ip
 8000e4a:	1ae4      	subs	r4, r4, r3
 8000e4c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e50:	e739      	b.n	8000cc6 <__udivmoddi4+0xf2>
 8000e52:	4604      	mov	r4, r0
 8000e54:	e6f0      	b.n	8000c38 <__udivmoddi4+0x64>
 8000e56:	4608      	mov	r0, r1
 8000e58:	e706      	b.n	8000c68 <__udivmoddi4+0x94>
 8000e5a:	45c8      	cmp	r8, r9
 8000e5c:	d2ae      	bcs.n	8000dbc <__udivmoddi4+0x1e8>
 8000e5e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e62:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e66:	3801      	subs	r0, #1
 8000e68:	e7a8      	b.n	8000dbc <__udivmoddi4+0x1e8>
 8000e6a:	4631      	mov	r1, r6
 8000e6c:	e7ed      	b.n	8000e4a <__udivmoddi4+0x276>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	e799      	b.n	8000da6 <__udivmoddi4+0x1d2>
 8000e72:	4630      	mov	r0, r6
 8000e74:	e7d4      	b.n	8000e20 <__udivmoddi4+0x24c>
 8000e76:	46d6      	mov	lr, sl
 8000e78:	e77f      	b.n	8000d7a <__udivmoddi4+0x1a6>
 8000e7a:	4463      	add	r3, ip
 8000e7c:	3802      	subs	r0, #2
 8000e7e:	e74d      	b.n	8000d1c <__udivmoddi4+0x148>
 8000e80:	4606      	mov	r6, r0
 8000e82:	4623      	mov	r3, r4
 8000e84:	4608      	mov	r0, r1
 8000e86:	e70f      	b.n	8000ca8 <__udivmoddi4+0xd4>
 8000e88:	3e02      	subs	r6, #2
 8000e8a:	4463      	add	r3, ip
 8000e8c:	e730      	b.n	8000cf0 <__udivmoddi4+0x11c>
 8000e8e:	bf00      	nop

08000e90 <__aeabi_idiv0>:
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop

08000e94 <modbus_1t5_Timeout>:
void Modbus_frame_response();
void modbus_ErrorTimeout(UART_HandleTypeDef* huart);

// function for interrupt
void modbus_1t5_Timeout()
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8000e98:	4b0d      	ldr	r3, [pc, #52]	@ (8000ed0 <modbus_1t5_Timeout+0x3c>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	2201      	movs	r2, #1
 8000e9e:	751a      	strb	r2, [r3, #20]
	//set 3t5 Timer
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8000ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ed0 <modbus_1t5_Timeout+0x3c>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	691b      	ldr	r3, [r3, #16]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_ENABLE(hModbus->htim);
 8000eac:	4b08      	ldr	r3, [pc, #32]	@ (8000ed0 <modbus_1t5_Timeout+0x3c>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	691b      	ldr	r3, [r3, #16]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	681a      	ldr	r2, [r3, #0]
 8000eb6:	4b06      	ldr	r3, [pc, #24]	@ (8000ed0 <modbus_1t5_Timeout+0x3c>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	691b      	ldr	r3, [r3, #16]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f042 0201 	orr.w	r2, r2, #1
 8000ec2:	601a      	str	r2, [r3, #0]
}
 8000ec4:	bf00      	nop
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop
 8000ed0:	20000244 	.word	0x20000244

08000ed4 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8000edc:	4b04      	ldr	r3, [pc, #16]	@ (8000ef0 <modbus_3t5_Timeout+0x1c>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	755a      	strb	r2, [r3, #21]

}
 8000ee4:	bf00      	nop
 8000ee6:	370c      	adds	r7, #12
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eee:	4770      	bx	lr
 8000ef0:	20000244 	.word	0x20000244

08000ef4 <modbus_ErrorTimeout>:

void modbus_ErrorTimeout(UART_HandleTypeDef* huart)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
	if(HAL_UART_GetError(huart)==HAL_UART_ERROR_RTO)
 8000efc:	6878      	ldr	r0, [r7, #4]
 8000efe:	f009 fe49 	bl	800ab94 <HAL_UART_GetError>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b20      	cmp	r3, #32
 8000f06:	d101      	bne.n	8000f0c <modbus_ErrorTimeout+0x18>
	{
		modbus_1t5_Timeout();
 8000f08:	f7ff ffc4 	bl	8000e94 <modbus_1t5_Timeout>

	}
}
 8000f0c:	bf00      	nop
 8000f0e:	3708      	adds	r7, #8
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}

08000f14 <Modbus_init>:



void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 8000f1e:	4a25      	ldr	r2, [pc, #148]	@ (8000fb4 <Modbus_init+0xa0>)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 8000f24:	4b23      	ldr	r3, [pc, #140]	@ (8000fb4 <Modbus_init+0xa0>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	683a      	ldr	r2, [r7, #0]
 8000f2a:	605a      	str	r2, [r3, #4]

	//config timer interrupt

	HAL_TIM_RegisterCallback(hmodbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	691b      	ldr	r3, [r3, #16]
 8000f30:	4a21      	ldr	r2, [pc, #132]	@ (8000fb8 <Modbus_init+0xa4>)
 8000f32:	210e      	movs	r1, #14
 8000f34:	4618      	mov	r0, r3
 8000f36:	f008 f905 	bl	8009144 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_ReceiverTimeout_Config(hmodbus->huart, 16);
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	68db      	ldr	r3, [r3, #12]
 8000f3e:	2110      	movs	r1, #16
 8000f40:	4618      	mov	r0, r3
 8000f42:	f009 fdd1 	bl	800aae8 <HAL_UART_ReceiverTimeout_Config>
	HAL_UART_EnableReceiverTimeout(hmodbus->huart);
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	68db      	ldr	r3, [r3, #12]
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f009 fde8 	bl	800ab20 <HAL_UART_EnableReceiverTimeout>

	HAL_UART_RegisterCallback(hmodbus->huart, HAL_UART_ERROR_CB_ID, (void*)modbus_ErrorTimeout);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	68db      	ldr	r3, [r3, #12]
 8000f54:	4a19      	ldr	r2, [pc, #100]	@ (8000fbc <Modbus_init+0xa8>)
 8000f56:	2104      	movs	r1, #4
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f009 f8af 	bl	800a0bc <HAL_UART_RegisterCallback>
	//HAL_UART_RegisterCallback(hmodbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
	//start Receive
    HAL_UART_Receive_DMA(hModbus->huart,
 8000f5e:	4b15      	ldr	r3, [pc, #84]	@ (8000fb4 <Modbus_init+0xa0>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	68d8      	ldr	r0, [r3, #12]
    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 8000f64:	4b13      	ldr	r3, [pc, #76]	@ (8000fb4 <Modbus_init+0xa0>)
 8000f66:	681a      	ldr	r2, [r3, #0]
 8000f68:	4b12      	ldr	r3, [pc, #72]	@ (8000fb4 <Modbus_init+0xa0>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
    HAL_UART_Receive_DMA(hModbus->huart,
 8000f70:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8000f74:	4413      	add	r3, r2
 8000f76:	3302      	adds	r3, #2
 8000f78:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	f009 f9d7 	bl	800a330 <HAL_UART_Receive_DMA>
			MODBUS_UART_BUFFER_SIZE );


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 8000f82:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb4 <Modbus_init+0xa0>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	691b      	ldr	r3, [r3, #16]
 8000f88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	2b01      	cmp	r3, #1
 8000f90:	d10c      	bne.n	8000fac <Modbus_init+0x98>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 8000f92:	4b08      	ldr	r3, [pc, #32]	@ (8000fb4 <Modbus_init+0xa0>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	691b      	ldr	r3, [r3, #16]
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f007 f8a5 	bl	80080e8 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8000f9e:	4b05      	ldr	r3, [pc, #20]	@ (8000fb4 <Modbus_init+0xa0>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	691b      	ldr	r3, [r3, #16]
 8000fa4:	2100      	movs	r1, #0
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f007 fafe 	bl	80085a8 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8000fac:	bf00      	nop
 8000fae:	3708      	adds	r7, #8
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	20000244 	.word	0x20000244
 8000fb8:	08000ed5 	.word	0x08000ed5
 8000fbc:	08000ef5 	.word	0x08000ef5

08000fc0 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b085      	sub	sp, #20
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
 8000fc8:	460b      	mov	r3, r1
 8000fca:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 8000fcc:	23ff      	movs	r3, #255	@ 0xff
 8000fce:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8000fd0:	23ff      	movs	r3, #255	@ 0xff
 8000fd2:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 8000fd4:	e013      	b.n	8000ffe <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	1c5a      	adds	r2, r3, #1
 8000fda:	607a      	str	r2, [r7, #4]
 8000fdc:	781a      	ldrb	r2, [r3, #0]
 8000fde:	7bbb      	ldrb	r3, [r7, #14]
 8000fe0:	4053      	eors	r3, r2
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 8000fe6:	4a0f      	ldr	r2, [pc, #60]	@ (8001024 <CRC16+0x64>)
 8000fe8:	68bb      	ldr	r3, [r7, #8]
 8000fea:	4413      	add	r3, r2
 8000fec:	781a      	ldrb	r2, [r3, #0]
 8000fee:	7bfb      	ldrb	r3, [r7, #15]
 8000ff0:	4053      	eors	r3, r2
 8000ff2:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 8000ff4:	4a0c      	ldr	r2, [pc, #48]	@ (8001028 <CRC16+0x68>)
 8000ff6:	68bb      	ldr	r3, [r7, #8]
 8000ff8:	4413      	add	r3, r2
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 8000ffe:	883b      	ldrh	r3, [r7, #0]
 8001000:	1e5a      	subs	r2, r3, #1
 8001002:	803a      	strh	r2, [r7, #0]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d1e6      	bne.n	8000fd6 <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 8001008:	7bfb      	ldrb	r3, [r7, #15]
 800100a:	021b      	lsls	r3, r3, #8
 800100c:	b21a      	sxth	r2, r3
 800100e:	7bbb      	ldrb	r3, [r7, #14]
 8001010:	b21b      	sxth	r3, r3
 8001012:	4313      	orrs	r3, r2
 8001014:	b21b      	sxth	r3, r3
 8001016:	b29b      	uxth	r3, r3
}
 8001018:	4618      	mov	r0, r3
 800101a:	3714      	adds	r7, #20
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr
 8001024:	20000100 	.word	0x20000100
 8001028:	20000000 	.word	0x20000000

0800102c <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 8001032:	4b7e      	ldr	r3, [pc, #504]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	7ddb      	ldrb	r3, [r3, #23]
 8001038:	3b01      	subs	r3, #1
 800103a:	2b03      	cmp	r3, #3
 800103c:	d80a      	bhi.n	8001054 <Modbus_Protocal_Worker+0x28>
 800103e:	a201      	add	r2, pc, #4	@ (adr r2, 8001044 <Modbus_Protocal_Worker+0x18>)
 8001040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001044:	0800105f 	.word	0x0800105f
 8001048:	080011f3 	.word	0x080011f3
 800104c:	080010eb 	.word	0x080010eb
 8001050:	0800112f 	.word	0x0800112f
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 8001054:	4b75      	ldr	r3, [pc, #468]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2201      	movs	r2, #1
 800105a:	75da      	strb	r2, [r3, #23]
		break;
 800105c:	e0e1      	b.n	8001222 <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 800105e:	4b73      	ldr	r3, [pc, #460]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 8001066:	2b00      	cmp	r3, #0
 8001068:	d006      	beq.n	8001078 <Modbus_Protocal_Worker+0x4c>
		{
			/*set state*/
			hModbus->Mstatus= Modbus_state_Emission;
 800106a:	4b70      	ldr	r3, [pc, #448]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	2202      	movs	r2, #2
 8001070:	75da      	strb	r2, [r3, #23]
			Modbus_Emission();
 8001072:	f000 f9cd 	bl	8001410 <Modbus_Emission>
 8001076:	e018      	b.n	80010aa <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->huart->RxXferSize!=hModbus->huart->RxXferCount)
 8001078:	4b6c      	ldr	r3, [pc, #432]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	68db      	ldr	r3, [r3, #12]
 800107e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8001082:	4b6a      	ldr	r3, [pc, #424]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	68db      	ldr	r3, [r3, #12]
 8001088:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800108c:	b29b      	uxth	r3, r3
 800108e:	429a      	cmp	r2, r3
 8001090:	d00b      	beq.n	80010aa <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 8001092:	4b66      	ldr	r3, [pc, #408]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	2200      	movs	r2, #0
 8001098:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 800109a:	4b64      	ldr	r3, [pc, #400]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2200      	movs	r2, #0
 80010a0:	755a      	strb	r2, [r3, #21]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 80010a2:	4b62      	ldr	r3, [pc, #392]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	2203      	movs	r2, #3
 80010a8:	75da      	strb	r2, [r3, #23]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 80010aa:	4b60      	ldr	r3, [pc, #384]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	68db      	ldr	r3, [r3, #12]
 80010b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80010b4:	2b20      	cmp	r3, #32
 80010b6:	f040 80ad 	bne.w	8001214 <Modbus_Protocal_Worker+0x1e8>
		{
			hModbus->modbusUartStructure.RxTail =0;
 80010ba:	4b5c      	ldr	r3, [pc, #368]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	2200      	movs	r2, #0
 80010c0:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 80010c4:	4b59      	ldr	r3, [pc, #356]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	68d8      	ldr	r0, [r3, #12]
		    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 80010ca:	4b58      	ldr	r3, [pc, #352]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	4b57      	ldr	r3, [pc, #348]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 80010d6:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 80010da:	4413      	add	r3, r2
 80010dc:	3302      	adds	r3, #2
 80010de:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80010e2:	4619      	mov	r1, r3
 80010e4:	f009 f924 	bl	800a330 <HAL_UART_Receive_DMA>
					MODBUS_UART_BUFFER_SIZE );


		}
		break;
 80010e8:	e094      	b.n	8001214 <Modbus_Protocal_Worker+0x1e8>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 80010ea:	4b50      	ldr	r3, [pc, #320]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	7d1b      	ldrb	r3, [r3, #20]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	f000 8091 	beq.w	8001218 <Modbus_Protocal_Worker+0x1ec>
		{
			/*reset recived flag*/
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 80010f6:	4b4d      	ldr	r3, [pc, #308]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	22fe      	movs	r2, #254	@ 0xfe
 80010fc:	759a      	strb	r2, [r3, #22]
			hModbus->modbusUartStructure.RxTail =
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 80010fe:	4b4b      	ldr	r3, [pc, #300]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	f8b3 105c 	ldrh.w	r1, [r3, #92]	@ 0x5c
 8001108:	4b48      	ldr	r3, [pc, #288]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	68db      	ldr	r3, [r3, #12]
 800110e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	b29a      	uxth	r2, r3
			hModbus->modbusUartStructure.RxTail =
 8001118:	4b44      	ldr	r3, [pc, #272]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 800111a:	681b      	ldr	r3, [r3, #0]
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 800111c:	1a8a      	subs	r2, r1, r2
 800111e:	b292      	uxth	r2, r2
			hModbus->modbusUartStructure.RxTail =
 8001120:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 8001124:	4b41      	ldr	r3, [pc, #260]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	2204      	movs	r2, #4
 800112a:	75da      	strb	r2, [r3, #23]
		}
		break;
 800112c:	e074      	b.n	8001218 <Modbus_Protocal_Worker+0x1ec>
	case Modbus_state_ControlAndWaiting:

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 800112e:	4b3f      	ldr	r3, [pc, #252]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f993 3016 	ldrsb.w	r3, [r3, #22]
 8001136:	f113 0f02 	cmn.w	r3, #2
 800113a:	d150      	bne.n	80011de <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 800113c:	4b3b      	ldr	r3, [pc, #236]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2200      	movs	r2, #0
 8001142:	759a      	strb	r2, [r3, #22]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 8001144:	4b39      	ldr	r3, [pc, #228]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f203 2272 	addw	r2, r3, #626	@ 0x272
 800114c:	4b37      	ldr	r3, [pc, #220]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8001154:	3b02      	subs	r3, #2
 8001156:	4619      	mov	r1, r3
 8001158:	4610      	mov	r0, r2
 800115a:	f7ff ff31 	bl	8000fc0 <CRC16>
 800115e:	4603      	mov	r3, r0
 8001160:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001162:	793a      	ldrb	r2, [r7, #4]
 8001164:	4b31      	ldr	r3, [pc, #196]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 8001166:	6819      	ldr	r1, [r3, #0]
 8001168:	4b30      	ldr	r3, [pc, #192]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8001170:	3b02      	subs	r3, #2
 8001172:	440b      	add	r3, r1
 8001174:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
 8001178:	429a      	cmp	r2, r3
 800117a:	d10c      	bne.n	8001196 <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 800117c:	797a      	ldrb	r2, [r7, #5]
 800117e:	4b2b      	ldr	r3, [pc, #172]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 8001180:	6819      	ldr	r1, [r3, #0]
 8001182:	4b2a      	ldr	r3, [pc, #168]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 800118a:	3b01      	subs	r3, #1
 800118c:	440b      	add	r3, r1
 800118e:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001192:	429a      	cmp	r2, r3
 8001194:	d004      	beq.n	80011a0 <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 8001196:	4b25      	ldr	r3, [pc, #148]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	22ff      	movs	r2, #255	@ 0xff
 800119c:	759a      	strb	r2, [r3, #22]
				break;
 800119e:	e040      	b.n	8001222 <Modbus_Protocal_Worker+0x1f6>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 80011a0:	4b22      	ldr	r3, [pc, #136]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f893 2272 	ldrb.w	r2, [r3, #626]	@ 0x272
 80011a8:	4b20      	ldr	r3, [pc, #128]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	429a      	cmp	r2, r3
 80011b0:	d113      	bne.n	80011da <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 80011b2:	4b1e      	ldr	r3, [pc, #120]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f103 0018 	add.w	r0, r3, #24
					hModbus->modbusUartStructure.MessageBufferRx+1,
 80011ba:	4b1c      	ldr	r3, [pc, #112]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f203 2372 	addw	r3, r3, #626	@ 0x272
			memcpy(hModbus->Rxframe,
 80011c2:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 80011c4:	4b19      	ldr	r3, [pc, #100]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80011cc:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 80011ce:	461a      	mov	r2, r3
 80011d0:	f00a fe34 	bl	800be3c <memcpy>

			//execute command
			Modbus_frame_response();
 80011d4:	f000 f904 	bl	80013e0 <Modbus_frame_response>
 80011d8:	e001      	b.n	80011de <Modbus_Protocal_Worker+0x1b2>
				break;
 80011da:	bf00      	nop
					}
		break;


	}
}
 80011dc:	e021      	b.n	8001222 <Modbus_Protocal_Worker+0x1f6>
		if(hModbus->Flag_T35TimeOut)
 80011de:	4b13      	ldr	r3, [pc, #76]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	7d5b      	ldrb	r3, [r3, #21]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d019      	beq.n	800121c <Modbus_Protocal_Worker+0x1f0>
			hModbus->Mstatus = Modbus_state_Idle;
 80011e8:	4b10      	ldr	r3, [pc, #64]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	2201      	movs	r2, #1
 80011ee:	75da      	strb	r2, [r3, #23]
		break;
 80011f0:	e014      	b.n	800121c <Modbus_Protocal_Worker+0x1f0>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 80011f2:	4b0e      	ldr	r3, [pc, #56]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	68db      	ldr	r3, [r3, #12]
 80011f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011fc:	2b20      	cmp	r3, #32
 80011fe:	d10f      	bne.n	8001220 <Modbus_Protocal_Worker+0x1f4>
			hModbus->TxCount=0;
 8001200:	4b0a      	ldr	r3, [pc, #40]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	2200      	movs	r2, #0
 8001206:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
			hModbus->Mstatus = Modbus_state_Idle;
 800120a:	4b08      	ldr	r3, [pc, #32]	@ (800122c <Modbus_Protocal_Worker+0x200>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	2201      	movs	r2, #1
 8001210:	75da      	strb	r2, [r3, #23]
		break;
 8001212:	e005      	b.n	8001220 <Modbus_Protocal_Worker+0x1f4>
		break;
 8001214:	bf00      	nop
 8001216:	e004      	b.n	8001222 <Modbus_Protocal_Worker+0x1f6>
		break;
 8001218:	bf00      	nop
 800121a:	e002      	b.n	8001222 <Modbus_Protocal_Worker+0x1f6>
		break;
 800121c:	bf00      	nop
 800121e:	e000      	b.n	8001222 <Modbus_Protocal_Worker+0x1f6>
		break;
 8001220:	bf00      	nop
}
 8001222:	bf00      	nop
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	20000244 	.word	0x20000244

08001230 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 8001236:	4b1d      	ldr	r3, [pc, #116]	@ (80012ac <modbusWrite1Register+0x7c>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	7e5b      	ldrb	r3, [r3, #25]
 800123c:	021b      	lsls	r3, r3, #8
 800123e:	b29b      	uxth	r3, r3
 8001240:	4a1a      	ldr	r2, [pc, #104]	@ (80012ac <modbusWrite1Register+0x7c>)
 8001242:	6812      	ldr	r2, [r2, #0]
 8001244:	7e92      	ldrb	r2, [r2, #26]
 8001246:	4413      	add	r3, r2
 8001248:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 800124a:	88fa      	ldrh	r2, [r7, #6]
 800124c:	4b17      	ldr	r3, [pc, #92]	@ (80012ac <modbusWrite1Register+0x7c>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	689b      	ldr	r3, [r3, #8]
 8001252:	429a      	cmp	r2, r3
 8001254:	d903      	bls.n	800125e <modbusWrite1Register+0x2e>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8001256:	2002      	movs	r0, #2
 8001258:	f000 f8a0 	bl	800139c <ModbusErrorReply>
			 return;
 800125c:	e023      	b.n	80012a6 <modbusWrite1Register+0x76>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 800125e:	4b13      	ldr	r3, [pc, #76]	@ (80012ac <modbusWrite1Register+0x7c>)
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	4b12      	ldr	r3, [pc, #72]	@ (80012ac <modbusWrite1Register+0x7c>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	6859      	ldr	r1, [r3, #4]
 8001268:	88fb      	ldrh	r3, [r7, #6]
 800126a:	005b      	lsls	r3, r3, #1
 800126c:	440b      	add	r3, r1
 800126e:	7ed2      	ldrb	r2, [r2, #27]
 8001270:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 8001272:	4b0e      	ldr	r3, [pc, #56]	@ (80012ac <modbusWrite1Register+0x7c>)
 8001274:	681a      	ldr	r2, [r3, #0]
 8001276:	4b0d      	ldr	r3, [pc, #52]	@ (80012ac <modbusWrite1Register+0x7c>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	6859      	ldr	r1, [r3, #4]
 800127c:	88fb      	ldrh	r3, [r7, #6]
 800127e:	005b      	lsls	r3, r3, #1
 8001280:	440b      	add	r3, r1
 8001282:	7f12      	ldrb	r2, [r2, #28]
 8001284:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 8001286:	4b09      	ldr	r3, [pc, #36]	@ (80012ac <modbusWrite1Register+0x7c>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f503 70a2 	add.w	r0, r3, #324	@ 0x144
			hModbus->Rxframe,
 800128e:	4b07      	ldr	r3, [pc, #28]	@ (80012ac <modbusWrite1Register+0x7c>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	3318      	adds	r3, #24
	memcpy(hModbus->Txframe,
 8001294:	2208      	movs	r2, #8
 8001296:	4619      	mov	r1, r3
 8001298:	f00a fdd0 	bl	800be3c <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 800129c:	4b03      	ldr	r3, [pc, #12]	@ (80012ac <modbusWrite1Register+0x7c>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	2205      	movs	r2, #5
 80012a2:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270



}
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	20000244 	.word	0x20000244

080012b0 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 80012b0:	b590      	push	{r4, r7, lr}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 80012b6:	4b38      	ldr	r3, [pc, #224]	@ (8001398 <modbusRead1Register+0xe8>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	7edb      	ldrb	r3, [r3, #27]
 80012bc:	021b      	lsls	r3, r3, #8
 80012be:	b29b      	uxth	r3, r3
 80012c0:	4a35      	ldr	r2, [pc, #212]	@ (8001398 <modbusRead1Register+0xe8>)
 80012c2:	6812      	ldr	r2, [r2, #0]
 80012c4:	7f12      	ldrb	r2, [r2, #28]
 80012c6:	4413      	add	r3, r2
 80012c8:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 80012ca:	4b33      	ldr	r3, [pc, #204]	@ (8001398 <modbusRead1Register+0xe8>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	7e5b      	ldrb	r3, [r3, #25]
 80012d0:	021b      	lsls	r3, r3, #8
 80012d2:	b29b      	uxth	r3, r3
 80012d4:	4a30      	ldr	r2, [pc, #192]	@ (8001398 <modbusRead1Register+0xe8>)
 80012d6:	6812      	ldr	r2, [r2, #0]
 80012d8:	7e92      	ldrb	r2, [r2, #26]
 80012da:	4413      	add	r3, r2
 80012dc:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 80012de:	88fb      	ldrh	r3, [r7, #6]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d002      	beq.n	80012ea <modbusRead1Register+0x3a>
 80012e4:	88fb      	ldrh	r3, [r7, #6]
 80012e6:	2b7d      	cmp	r3, #125	@ 0x7d
 80012e8:	d903      	bls.n	80012f2 <modbusRead1Register+0x42>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 80012ea:	2003      	movs	r0, #3
 80012ec:	f000 f856 	bl	800139c <ModbusErrorReply>
		 return;
 80012f0:	e04e      	b.n	8001390 <modbusRead1Register+0xe0>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 80012f2:	88ba      	ldrh	r2, [r7, #4]
 80012f4:	4b28      	ldr	r3, [pc, #160]	@ (8001398 <modbusRead1Register+0xe8>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	429a      	cmp	r2, r3
 80012fc:	d808      	bhi.n	8001310 <modbusRead1Register+0x60>
 80012fe:	88ba      	ldrh	r2, [r7, #4]
 8001300:	88fb      	ldrh	r3, [r7, #6]
 8001302:	4413      	add	r3, r2
 8001304:	461a      	mov	r2, r3
 8001306:	4b24      	ldr	r3, [pc, #144]	@ (8001398 <modbusRead1Register+0xe8>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	689b      	ldr	r3, [r3, #8]
 800130c:	429a      	cmp	r2, r3
 800130e:	d903      	bls.n	8001318 <modbusRead1Register+0x68>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8001310:	2002      	movs	r0, #2
 8001312:	f000 f843 	bl	800139c <ModbusErrorReply>
		 return;
 8001316:	e03b      	b.n	8001390 <modbusRead1Register+0xe0>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 8001318:	4b1f      	ldr	r3, [pc, #124]	@ (8001398 <modbusRead1Register+0xe8>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	2203      	movs	r2, #3
 800131e:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 8001322:	88fb      	ldrh	r3, [r7, #6]
 8001324:	b2da      	uxtb	r2, r3
 8001326:	4b1c      	ldr	r3, [pc, #112]	@ (8001398 <modbusRead1Register+0xe8>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	0052      	lsls	r2, r2, #1
 800132c:	b2d2      	uxtb	r2, r2
 800132e:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 8001332:	2400      	movs	r4, #0
 8001334:	e020      	b.n	8001378 <modbusRead1Register+0xc8>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 8001336:	4b18      	ldr	r3, [pc, #96]	@ (8001398 <modbusRead1Register+0xe8>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	685a      	ldr	r2, [r3, #4]
 800133c:	88bb      	ldrh	r3, [r7, #4]
 800133e:	4423      	add	r3, r4
 8001340:	005b      	lsls	r3, r3, #1
 8001342:	18d1      	adds	r1, r2, r3
 8001344:	4b14      	ldr	r3, [pc, #80]	@ (8001398 <modbusRead1Register+0xe8>)
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	1c63      	adds	r3, r4, #1
 800134a:	005b      	lsls	r3, r3, #1
 800134c:	7849      	ldrb	r1, [r1, #1]
 800134e:	4413      	add	r3, r2
 8001350:	460a      	mov	r2, r1
 8001352:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 8001356:	4b10      	ldr	r3, [pc, #64]	@ (8001398 <modbusRead1Register+0xe8>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	685a      	ldr	r2, [r3, #4]
 800135c:	88bb      	ldrh	r3, [r7, #4]
 800135e:	4423      	add	r3, r4
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	18d1      	adds	r1, r2, r3
 8001364:	4b0c      	ldr	r3, [pc, #48]	@ (8001398 <modbusRead1Register+0xe8>)
 8001366:	681a      	ldr	r2, [r3, #0]
 8001368:	0063      	lsls	r3, r4, #1
 800136a:	3303      	adds	r3, #3
 800136c:	7809      	ldrb	r1, [r1, #0]
 800136e:	4413      	add	r3, r2
 8001370:	460a      	mov	r2, r1
 8001372:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	for(i=0; i<numberOfDataToRead;i++)
 8001376:	3401      	adds	r4, #1
 8001378:	88fb      	ldrh	r3, [r7, #6]
 800137a:	429c      	cmp	r4, r3
 800137c:	dbdb      	blt.n	8001336 <modbusRead1Register+0x86>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 800137e:	88fb      	ldrh	r3, [r7, #6]
 8001380:	3301      	adds	r3, #1
 8001382:	b2da      	uxtb	r2, r3
 8001384:	4b04      	ldr	r3, [pc, #16]	@ (8001398 <modbusRead1Register+0xe8>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	0052      	lsls	r2, r2, #1
 800138a:	b2d2      	uxtb	r2, r2
 800138c:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270

}
 8001390:	370c      	adds	r7, #12
 8001392:	46bd      	mov	sp, r7
 8001394:	bd90      	pop	{r4, r7, pc}
 8001396:	bf00      	nop
 8001398:	20000244 	.word	0x20000244

0800139c <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	4603      	mov	r3, r0
 80013a4:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 80013a6:	4b0d      	ldr	r3, [pc, #52]	@ (80013dc <ModbusErrorReply+0x40>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	7e1a      	ldrb	r2, [r3, #24]
 80013ac:	4b0b      	ldr	r3, [pc, #44]	@ (80013dc <ModbusErrorReply+0x40>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80013b4:	b2d2      	uxtb	r2, r2
 80013b6:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = Errorcode;
 80013ba:	4b08      	ldr	r3, [pc, #32]	@ (80013dc <ModbusErrorReply+0x40>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	79fa      	ldrb	r2, [r7, #7]
 80013c0:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	hModbus->TxCount = 2;
 80013c4:	4b05      	ldr	r3, [pc, #20]	@ (80013dc <ModbusErrorReply+0x40>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	2202      	movs	r2, #2
 80013ca:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
}
 80013ce:	bf00      	nop
 80013d0:	370c      	adds	r7, #12
 80013d2:	46bd      	mov	sp, r7
 80013d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d8:	4770      	bx	lr
 80013da:	bf00      	nop
 80013dc:	20000244 	.word	0x20000244

080013e0 <Modbus_frame_response>:

void Modbus_frame_response()
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 80013e4:	4b09      	ldr	r3, [pc, #36]	@ (800140c <Modbus_frame_response+0x2c>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	7e1b      	ldrb	r3, [r3, #24]
 80013ea:	2b03      	cmp	r3, #3
 80013ec:	d004      	beq.n	80013f8 <Modbus_frame_response+0x18>
 80013ee:	2b06      	cmp	r3, #6
 80013f0:	d105      	bne.n	80013fe <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 80013f2:	f7ff ff1d 	bl	8001230 <modbusWrite1Register>
		break;
 80013f6:	e006      	b.n	8001406 <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 80013f8:	f7ff ff5a 	bl	80012b0 <modbusRead1Register>
		break;
 80013fc:	e003      	b.n	8001406 <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 80013fe:	2001      	movs	r0, #1
 8001400:	f7ff ffcc 	bl	800139c <ModbusErrorReply>
		break;
 8001404:	bf00      	nop

	}
}
 8001406:	bf00      	nop
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	20000244 	.word	0x20000244

08001410 <Modbus_Emission>:

void Modbus_Emission()
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001416:	4b38      	ldr	r3, [pc, #224]	@ (80014f8 <Modbus_Emission+0xe8>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	68db      	ldr	r3, [r3, #12]
 800141c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001420:	2b20      	cmp	r3, #32
 8001422:	d15d      	bne.n	80014e0 <Modbus_Emission+0xd0>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 8001424:	4b34      	ldr	r3, [pc, #208]	@ (80014f8 <Modbus_Emission+0xe8>)
 8001426:	681a      	ldr	r2, [r3, #0]
 8001428:	4b33      	ldr	r3, [pc, #204]	@ (80014f8 <Modbus_Emission+0xe8>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	7812      	ldrb	r2, [r2, #0]
 800142e:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 8001432:	4b31      	ldr	r3, [pc, #196]	@ (80014f8 <Modbus_Emission+0xe8>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f503 7369 	add.w	r3, r3, #932	@ 0x3a4
		memcpy
 800143a:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 800143c:	4b2e      	ldr	r3, [pc, #184]	@ (80014f8 <Modbus_Emission+0xe8>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f503 71a2 	add.w	r1, r3, #324	@ 0x144
				hModbus->TxCount
 8001444:	4b2c      	ldr	r3, [pc, #176]	@ (80014f8 <Modbus_Emission+0xe8>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
		memcpy
 800144c:	461a      	mov	r2, r3
 800144e:	f00a fcf5 	bl	800be3c <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 8001452:	4b29      	ldr	r3, [pc, #164]	@ (80014f8 <Modbus_Emission+0xe8>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 800145a:	461a      	mov	r2, r3
 800145c:	4b26      	ldr	r3, [pc, #152]	@ (80014f8 <Modbus_Emission+0xe8>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	3203      	adds	r2, #3
 8001462:	b292      	uxth	r2, r2
 8001464:	f8a3 24d4 	strh.w	r2, [r3, #1236]	@ 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8001468:	4b23      	ldr	r3, [pc, #140]	@ (80014f8 <Modbus_Emission+0xe8>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f503 7269 	add.w	r2, r3, #932	@ 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 8001470:	4b21      	ldr	r3, [pc, #132]	@ (80014f8 <Modbus_Emission+0xe8>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8001478:	3b02      	subs	r3, #2
 800147a:	4619      	mov	r1, r3
 800147c:	4610      	mov	r0, r2
 800147e:	f7ff fd9f 	bl	8000fc0 <CRC16>
 8001482:	4603      	mov	r3, r0
 8001484:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 8001486:	4b1c      	ldr	r3, [pc, #112]	@ (80014f8 <Modbus_Emission+0xe8>)
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	4b1b      	ldr	r3, [pc, #108]	@ (80014f8 <Modbus_Emission+0xe8>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8001492:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 8001494:	7939      	ldrb	r1, [r7, #4]
 8001496:	4413      	add	r3, r2
 8001498:	460a      	mov	r2, r1
 800149a:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 800149e:	4b16      	ldr	r3, [pc, #88]	@ (80014f8 <Modbus_Emission+0xe8>)
 80014a0:	681a      	ldr	r2, [r3, #0]
 80014a2:	4b15      	ldr	r3, [pc, #84]	@ (80014f8 <Modbus_Emission+0xe8>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 80014aa:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 80014ac:	7979      	ldrb	r1, [r7, #5]
 80014ae:	4413      	add	r3, r2
 80014b0:	460a      	mov	r2, r1
 80014b2:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 80014b6:	4b10      	ldr	r3, [pc, #64]	@ (80014f8 <Modbus_Emission+0xe8>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	68db      	ldr	r3, [r3, #12]
 80014bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014c0:	2b20      	cmp	r3, #32
 80014c2:	d10d      	bne.n	80014e0 <Modbus_Emission+0xd0>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 80014c4:	4b0c      	ldr	r3, [pc, #48]	@ (80014f8 <Modbus_Emission+0xe8>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 80014ca:	4b0b      	ldr	r3, [pc, #44]	@ (80014f8 <Modbus_Emission+0xe8>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f503 7169 	add.w	r1, r3, #932	@ 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 80014d2:	4b09      	ldr	r3, [pc, #36]	@ (80014f8 <Modbus_Emission+0xe8>)
 80014d4:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 80014d6:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 80014da:	461a      	mov	r2, r3
 80014dc:	f008 fea8 	bl	800a230 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 80014e0:	4b05      	ldr	r3, [pc, #20]	@ (80014f8 <Modbus_Emission+0xe8>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	2200      	movs	r2, #0
 80014e6:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 80014e8:	4b03      	ldr	r3, [pc, #12]	@ (80014f8 <Modbus_Emission+0xe8>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	2200      	movs	r2, #0
 80014ee:	755a      	strb	r2, [r3, #21]

}
 80014f0:	bf00      	nop
 80014f2:	3708      	adds	r7, #8
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	20000244 	.word	0x20000244
 80014fc:	00000000 	.word	0x00000000

08001500 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001500:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001504:	b086      	sub	sp, #24
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001508:	f003 f9db 	bl	80048c2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800150c:	f000 fc06 	bl	8001d1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001510:	f000 ffda 	bl	80024c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001514:	f000 ff9e 	bl	8002454 <MX_DMA_Init>
  MX_TIM1_Init();
 8001518:	f000 fcd4 	bl	8001ec4 <MX_TIM1_Init>
  MX_TIM2_Init();
 800151c:	f000 fd26 	bl	8001f6c <MX_TIM2_Init>
  MX_TIM3_Init();
 8001520:	f000 fd72 	bl	8002008 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001524:	f000 fdc6 	bl	80020b4 <MX_TIM4_Init>
  MX_TIM8_Init();
 8001528:	f000 fec2 	bl	80022b0 <MX_TIM8_Init>
  MX_TIM5_Init();
 800152c:	f000 fe3a 	bl	80021a4 <MX_TIM5_Init>
  MX_ADC3_Init();
 8001530:	f000 fc40 	bl	8001db4 <MX_ADC3_Init>
  MX_USART2_UART_Init();
 8001534:	f000 ff40 	bl	80023b8 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 8001538:	f000 ff0e 	bl	8002358 <MX_TIM16_Init>
  MX_TIM6_Init();
 800153c:	f000 fe80 	bl	8002240 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim4);
 8001540:	4894      	ldr	r0, [pc, #592]	@ (8001794 <main+0x294>)
 8001542:	f006 fd61 	bl	8008008 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001546:	2100      	movs	r1, #0
 8001548:	4892      	ldr	r0, [pc, #584]	@ (8001794 <main+0x294>)
 800154a:	f006 feb3 	bl	80082b4 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 800154e:	213c      	movs	r1, #60	@ 0x3c
 8001550:	4891      	ldr	r0, [pc, #580]	@ (8001798 <main+0x298>)
 8001552:	f007 f96b 	bl	800882c <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start_IT(&htim6);
 8001556:	4891      	ldr	r0, [pc, #580]	@ (800179c <main+0x29c>)
 8001558:	f006 fdc6 	bl	80080e8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim5);
 800155c:	4890      	ldr	r0, [pc, #576]	@ (80017a0 <main+0x2a0>)
 800155e:	f006 fdc3 	bl	80080e8 <HAL_TIM_Base_Start_IT>
  HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 8001562:	217f      	movs	r1, #127	@ 0x7f
 8001564:	488f      	ldr	r0, [pc, #572]	@ (80017a4 <main+0x2a4>)
 8001566:	f004 fd2b 	bl	8005fc0 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc3, joyAnalogRead, 40);
 800156a:	2228      	movs	r2, #40	@ 0x28
 800156c:	498e      	ldr	r1, [pc, #568]	@ (80017a8 <main+0x2a8>)
 800156e:	488d      	ldr	r0, [pc, #564]	@ (80017a4 <main+0x2a4>)
 8001570:	f003 fe18 	bl	80051a4 <HAL_ADC_Start_DMA>
  _micros = 0;
 8001574:	498d      	ldr	r1, [pc, #564]	@ (80017ac <main+0x2ac>)
 8001576:	f04f 0200 	mov.w	r2, #0
 800157a:	f04f 0300 	mov.w	r3, #0
 800157e:	e9c1 2300 	strd	r2, r3, [r1]

	Velocontrol.kp = 157;//225;//180
 8001582:	4b8b      	ldr	r3, [pc, #556]	@ (80017b0 <main+0x2b0>)
 8001584:	4a8b      	ldr	r2, [pc, #556]	@ (80017b4 <main+0x2b4>)
 8001586:	619a      	str	r2, [r3, #24]
	Velocontrol.ki = 0.1;//2;//25
 8001588:	4b89      	ldr	r3, [pc, #548]	@ (80017b0 <main+0x2b0>)
 800158a:	4a8b      	ldr	r2, [pc, #556]	@ (80017b8 <main+0x2b8>)
 800158c:	61da      	str	r2, [r3, #28]
	Velocontrol.kd = 0;
 800158e:	4b88      	ldr	r3, [pc, #544]	@ (80017b0 <main+0x2b0>)
 8001590:	f04f 0200 	mov.w	r2, #0
 8001594:	621a      	str	r2, [r3, #32]
	Velocontrol.T = 0.0001;
 8001596:	4b86      	ldr	r3, [pc, #536]	@ (80017b0 <main+0x2b0>)
 8001598:	4a88      	ldr	r2, [pc, #544]	@ (80017bc <main+0x2bc>)
 800159a:	625a      	str	r2, [r3, #36]	@ 0x24

	Poscontrol.kp = 2.1;//1;//0.5667;//2.015,0.6
 800159c:	4b88      	ldr	r3, [pc, #544]	@ (80017c0 <main+0x2c0>)
 800159e:	4a89      	ldr	r2, [pc, #548]	@ (80017c4 <main+0x2c4>)
 80015a0:	619a      	str	r2, [r3, #24]
	Poscontrol.ki = 0.46;//0.4;//1.29;//4.5425,1.34
 80015a2:	4b87      	ldr	r3, [pc, #540]	@ (80017c0 <main+0x2c0>)
 80015a4:	4a88      	ldr	r2, [pc, #544]	@ (80017c8 <main+0x2c8>)
 80015a6:	61da      	str	r2, [r3, #28]
	Poscontrol.kd = 0.00005;//0.0000007;//0.000001;//0.0000021,0.0000004
 80015a8:	4b85      	ldr	r3, [pc, #532]	@ (80017c0 <main+0x2c0>)
 80015aa:	4a88      	ldr	r2, [pc, #544]	@ (80017cc <main+0x2cc>)
 80015ac:	621a      	str	r2, [r3, #32]
	Poscontrol.T = 0.0001;
 80015ae:	4b84      	ldr	r3, [pc, #528]	@ (80017c0 <main+0x2c0>)
 80015b0:	4a82      	ldr	r2, [pc, #520]	@ (80017bc <main+0x2bc>)
 80015b2:	625a      	str	r2, [r3, #36]	@ 0x24

	Velocontrol2.kp = 50;//225;//180
 80015b4:	4b86      	ldr	r3, [pc, #536]	@ (80017d0 <main+0x2d0>)
 80015b6:	4a87      	ldr	r2, [pc, #540]	@ (80017d4 <main+0x2d4>)
 80015b8:	619a      	str	r2, [r3, #24]
	Velocontrol2.ki = 1;//2;//25
 80015ba:	4b85      	ldr	r3, [pc, #532]	@ (80017d0 <main+0x2d0>)
 80015bc:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80015c0:	61da      	str	r2, [r3, #28]
	Velocontrol2.kd = 0;
 80015c2:	4b83      	ldr	r3, [pc, #524]	@ (80017d0 <main+0x2d0>)
 80015c4:	f04f 0200 	mov.w	r2, #0
 80015c8:	621a      	str	r2, [r3, #32]
	Velocontrol2.T = 0.0001;
 80015ca:	4b81      	ldr	r3, [pc, #516]	@ (80017d0 <main+0x2d0>)
 80015cc:	4a7b      	ldr	r2, [pc, #492]	@ (80017bc <main+0x2bc>)
 80015ce:	625a      	str	r2, [r3, #36]	@ 0x24

	Poscontrol2.kp = 10;//0.5667;//2.015,0.6
 80015d0:	4b81      	ldr	r3, [pc, #516]	@ (80017d8 <main+0x2d8>)
 80015d2:	4a82      	ldr	r2, [pc, #520]	@ (80017dc <main+0x2dc>)
 80015d4:	619a      	str	r2, [r3, #24]
	Poscontrol2.ki = 1;//1.29;//4.5425,1.34
 80015d6:	4b80      	ldr	r3, [pc, #512]	@ (80017d8 <main+0x2d8>)
 80015d8:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80015dc:	61da      	str	r2, [r3, #28]
	Poscontrol2.kd = 0.0000007;//0.000001;//0.0000021,0.0000004
 80015de:	4b7e      	ldr	r3, [pc, #504]	@ (80017d8 <main+0x2d8>)
 80015e0:	4a7f      	ldr	r2, [pc, #508]	@ (80017e0 <main+0x2e0>)
 80015e2:	621a      	str	r2, [r3, #32]
	Poscontrol2.T = 0.0001;
 80015e4:	4b7c      	ldr	r3, [pc, #496]	@ (80017d8 <main+0x2d8>)
 80015e6:	4a75      	ldr	r2, [pc, #468]	@ (80017bc <main+0x2bc>)
 80015e8:	625a      	str	r2, [r3, #36]	@ 0x24

	hmodbus.huart = &huart2;
 80015ea:	4b7e      	ldr	r3, [pc, #504]	@ (80017e4 <main+0x2e4>)
 80015ec:	4a7e      	ldr	r2, [pc, #504]	@ (80017e8 <main+0x2e8>)
 80015ee:	60da      	str	r2, [r3, #12]
	hmodbus.htim = &htim16;
 80015f0:	4b7c      	ldr	r3, [pc, #496]	@ (80017e4 <main+0x2e4>)
 80015f2:	4a7e      	ldr	r2, [pc, #504]	@ (80017ec <main+0x2ec>)
 80015f4:	611a      	str	r2, [r3, #16]
	hmodbus.slaveAddress = 0x15;
 80015f6:	4b7b      	ldr	r3, [pc, #492]	@ (80017e4 <main+0x2e4>)
 80015f8:	2215      	movs	r2, #21
 80015fa:	701a      	strb	r2, [r3, #0]
	hmodbus.RegisterSize =200;
 80015fc:	4b79      	ldr	r3, [pc, #484]	@ (80017e4 <main+0x2e4>)
 80015fe:	22c8      	movs	r2, #200	@ 0xc8
 8001600:	609a      	str	r2, [r3, #8]
	Modbus_init(&hmodbus, registerFrame);
 8001602:	497b      	ldr	r1, [pc, #492]	@ (80017f0 <main+0x2f0>)
 8001604:	4877      	ldr	r0, [pc, #476]	@ (80017e4 <main+0x2e4>)
 8001606:	f7ff fc85 	bl	8000f14 <Modbus_init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //ModBus
	  Modbus_Protocal_Worker();
 800160a:	f7ff fd0f 	bl	800102c <Modbus_Protocal_Worker>
	  State_To_Mode();
 800160e:	f002 fa2d 	bl	8003a6c <State_To_Mode>
//	  HAL_Delay(1000);
//	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_8);//PULL/PUSH
//	  HAL_Delay(1000);
	  //ModBus
	  static uint64_t Heartbeattime =0;
	  if(Heartbeattime < HAL_GetTick())
 8001612:	f003 f9bb 	bl	800498c <HAL_GetTick>
 8001616:	4603      	mov	r3, r0
 8001618:	2200      	movs	r2, #0
 800161a:	461c      	mov	r4, r3
 800161c:	4615      	mov	r5, r2
 800161e:	4b75      	ldr	r3, [pc, #468]	@ (80017f4 <main+0x2f4>)
 8001620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001624:	42a2      	cmp	r2, r4
 8001626:	41ab      	sbcs	r3, r5
 8001628:	d211      	bcs.n	800164e <main+0x14e>
	  {
	  Heartbeat();
 800162a:	f002 fabb 	bl	8003ba4 <Heartbeat>
	  UpdatePosRoutine();
 800162e:	f002 fadd 	bl	8003bec <UpdatePosRoutine>
	  Routine();
 8001632:	f002 fac5 	bl	8003bc0 <Routine>
	  Heartbeattime = HAL_GetTick()+100;
 8001636:	f003 f9a9 	bl	800498c <HAL_GetTick>
 800163a:	4603      	mov	r3, r0
 800163c:	3364      	adds	r3, #100	@ 0x64
 800163e:	2200      	movs	r2, #0
 8001640:	60bb      	str	r3, [r7, #8]
 8001642:	60fa      	str	r2, [r7, #12]
 8001644:	4b6b      	ldr	r3, [pc, #428]	@ (80017f4 <main+0x2f4>)
 8001646:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800164a:	e9c3 1200 	strd	r1, r2, [r3]
	  }

	  //Timer SET
	  int64_t currentTime = micros();
 800164e:	f002 fda5 	bl	800419c <micros>
 8001652:	4602      	mov	r2, r0
 8001654:	460b      	mov	r3, r1
 8001656:	e9c7 2304 	strd	r2, r3, [r7, #16]
	  static uint64_t timestamp =0;
	  static uint64_t timestamp5 =0;
	  //Timer SET

		//ReadSensor
		if(currentTime > timestamp)
 800165a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800165e:	4966      	ldr	r1, [pc, #408]	@ (80017f8 <main+0x2f8>)
 8001660:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001664:	4290      	cmp	r0, r2
 8001666:	eb71 0303 	sbcs.w	r3, r1, r3
 800166a:	d20e      	bcs.n	800168a <main+0x18a>
			{
			QEIEncoderPos_Update();
 800166c:	f001 fc08 	bl	8002e80 <QEIEncoderPos_Update>
			QEIEncoderVel_Update();
 8001670:	f001 fc72 	bl	8002f58 <QEIEncoderVel_Update>
			timestamp =currentTime + 50;//us
 8001674:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001678:	f112 0832 	adds.w	r8, r2, #50	@ 0x32
 800167c:	f143 0900 	adc.w	r9, r3, #0
 8001680:	4642      	mov	r2, r8
 8001682:	464b      	mov	r3, r9
 8001684:	495c      	ldr	r1, [pc, #368]	@ (80017f8 <main+0x2f8>)
 8001686:	e9c1 2300 	strd	r2, r3, [r1]
			}
		SensorRead();
 800168a:	f002 fd05 	bl	8004098 <SensorRead>
		//ReadSensor

	  switch (state_ALL)
 800168e:	4b5b      	ldr	r3, [pc, #364]	@ (80017fc <main+0x2fc>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	2b07      	cmp	r3, #7
 8001694:	d8b9      	bhi.n	800160a <main+0x10a>
 8001696:	a201      	add	r2, pc, #4	@ (adr r2, 800169c <main+0x19c>)
 8001698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800169c:	080016bd 	.word	0x080016bd
 80016a0:	080016c3 	.word	0x080016c3
 80016a4:	080016f1 	.word	0x080016f1
 80016a8:	08001731 	.word	0x08001731
 80016ac:	080019c1 	.word	0x080019c1
 80016b0:	080019cb 	.word	0x080019cb
 80016b4:	08001b23 	.word	0x08001b23
 80016b8:	0800160b 	.word	0x0800160b
	  			{
	  			case 0://HOME
	  				SetHome();
 80016bc:	f002 fb82 	bl	8003dc4 <SetHome>
	  				break;
 80016c0:	e310      	b.n	8001ce4 <main+0x7e4>
	  			case 1://Standby
	  				if(start == 1)//MODBUS HERE
 80016c2:	4b4f      	ldr	r3, [pc, #316]	@ (8001800 <main+0x300>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d102      	bne.n	80016d0 <main+0x1d0>
	  				{
	  					state_ALL = 2;
 80016ca:	4b4c      	ldr	r3, [pc, #304]	@ (80017fc <main+0x2fc>)
 80016cc:	2202      	movs	r2, #2
 80016ce:	601a      	str	r2, [r3, #0]
	  				}
	  				if(ButtonTest[1] == 0)//MODBUS HERE
 80016d0:	4b4c      	ldr	r3, [pc, #304]	@ (8001804 <main+0x304>)
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d102      	bne.n	80016de <main+0x1de>
					{
						state_ALL = 4;
 80016d8:	4b48      	ldr	r3, [pc, #288]	@ (80017fc <main+0x2fc>)
 80016da:	2204      	movs	r2, #4
 80016dc:	601a      	str	r2, [r3, #0]
					}
	  				if(start == 1)//HOME Button
 80016de:	4b48      	ldr	r3, [pc, #288]	@ (8001800 <main+0x300>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	f040 82f6 	bne.w	8001cd4 <main+0x7d4>
					{
						state_ALL = 2;
 80016e8:	4b44      	ldr	r3, [pc, #272]	@ (80017fc <main+0x2fc>)
 80016ea:	2202      	movs	r2, #2
 80016ec:	601a      	str	r2, [r3, #0]
					}
	  				break;
 80016ee:	e2f1      	b.n	8001cd4 <main+0x7d4>
	  			case 2://JOY SET
	  				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3,1);
 80016f0:	2201      	movs	r2, #1
 80016f2:	2108      	movs	r1, #8
 80016f4:	4844      	ldr	r0, [pc, #272]	@ (8001808 <main+0x308>)
 80016f6:	f005 fba9 	bl	8006e4c <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2,0);
 80016fa:	2200      	movs	r2, #0
 80016fc:	2104      	movs	r1, #4
 80016fe:	4842      	ldr	r0, [pc, #264]	@ (8001808 <main+0x308>)
 8001700:	f005 fba4 	bl	8006e4c <HAL_GPIO_WritePin>
	  				Joy_State();
 8001704:	f001 f81e 	bl	8002744 <Joy_State>
	  				Vacuum();
 8001708:	f002 fae2 	bl	8003cd0 <Vacuum>
	  				GripperMovement();
 800170c:	f002 fafe 	bl	8003d0c <GripperMovement>
	  				if(ButtonTest[0] == 0)//HOME Button
 8001710:	4b3c      	ldr	r3, [pc, #240]	@ (8001804 <main+0x304>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	2b00      	cmp	r3, #0
 8001716:	f040 82df 	bne.w	8001cd8 <main+0x7d8>
					{
	  					Pos_Target = 0;
 800171a:	4b3c      	ldr	r3, [pc, #240]	@ (800180c <main+0x30c>)
 800171c:	f04f 0200 	mov.w	r2, #0
 8001720:	601a      	str	r2, [r3, #0]
						state_ALL = 0;
 8001722:	4b36      	ldr	r3, [pc, #216]	@ (80017fc <main+0x2fc>)
 8001724:	2200      	movs	r2, #0
 8001726:	601a      	str	r2, [r3, #0]
						Mode = 0;
 8001728:	4b39      	ldr	r3, [pc, #228]	@ (8001810 <main+0x310>)
 800172a:	2200      	movs	r2, #0
 800172c:	601a      	str	r2, [r3, #0]
//	  				{
////	  					state_ALL = 3;
////	  					start = 0;
//						Trajectory();
//	  				}
	  				break;
 800172e:	e2d3      	b.n	8001cd8 <main+0x7d8>
	  			case 3://PID
	  				if(Mode == 1)
 8001730:	4b37      	ldr	r3, [pc, #220]	@ (8001810 <main+0x310>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	2b01      	cmp	r3, #1
 8001736:	f040 80c8 	bne.w	80018ca <main+0x3ca>
	  				{
	  					Trajectory();
 800173a:	f001 fd71 	bl	8003220 <Trajectory>
						if(CountSetpoint < 100)
 800173e:	4b35      	ldr	r3, [pc, #212]	@ (8001814 <main+0x314>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	2b63      	cmp	r3, #99	@ 0x63
 8001744:	dc02      	bgt.n	800174c <main+0x24c>
						{
							PIDposition();
 8001746:	f001 ffc1 	bl	80036cc <PIDposition>
 800174a:	e07d      	b.n	8001848 <main+0x348>
						}
						else
						{
							if(state_ALL_Old == 5 || state_ALL_Old == 0 || state_ALL_Old == 7 || state_ALL_Old == 8)
 800174c:	4b32      	ldr	r3, [pc, #200]	@ (8001818 <main+0x318>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	2b05      	cmp	r3, #5
 8001752:	d00b      	beq.n	800176c <main+0x26c>
 8001754:	4b30      	ldr	r3, [pc, #192]	@ (8001818 <main+0x318>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d007      	beq.n	800176c <main+0x26c>
 800175c:	4b2e      	ldr	r3, [pc, #184]	@ (8001818 <main+0x318>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2b07      	cmp	r3, #7
 8001762:	d003      	beq.n	800176c <main+0x26c>
 8001764:	4b2c      	ldr	r3, [pc, #176]	@ (8001818 <main+0x318>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	2b08      	cmp	r3, #8
 800176a:	d157      	bne.n	800181c <main+0x31c>
							{
							HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 0);
 800176c:	2200      	movs	r2, #0
 800176e:	2101      	movs	r1, #1
 8001770:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001774:	f005 fb6a 	bl	8006e4c <HAL_GPIO_WritePin>
							__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 1000);
 8001778:	4b06      	ldr	r3, [pc, #24]	@ (8001794 <main+0x294>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001780:	635a      	str	r2, [r3, #52]	@ 0x34
							reset();
 8001782:	f001 fa6d 	bl	8002c60 <reset>
							state_ALL = 6;
 8001786:	4b1d      	ldr	r3, [pc, #116]	@ (80017fc <main+0x2fc>)
 8001788:	2206      	movs	r2, #6
 800178a:	601a      	str	r2, [r3, #0]
	//						state_ALL = 2;
							CountSetpoint = 0;
 800178c:	4b21      	ldr	r3, [pc, #132]	@ (8001814 <main+0x314>)
 800178e:	2200      	movs	r2, #0
 8001790:	601a      	str	r2, [r3, #0]
 8001792:	e056      	b.n	8001842 <main+0x342>
 8001794:	20000578 	.word	0x20000578
 8001798:	200004ac 	.word	0x200004ac
 800179c:	20000710 	.word	0x20000710
 80017a0:	20000644 	.word	0x20000644
 80017a4:	20000248 	.word	0x20000248
 80017a8:	200012e8 	.word	0x200012e8
 80017ac:	20001398 	.word	0x20001398
 80017b0:	20001224 	.word	0x20001224
 80017b4:	431d0000 	.word	0x431d0000
 80017b8:	3dcccccd 	.word	0x3dcccccd
 80017bc:	38d1b717 	.word	0x38d1b717
 80017c0:	2000124c 	.word	0x2000124c
 80017c4:	40066666 	.word	0x40066666
 80017c8:	3eeb851f 	.word	0x3eeb851f
 80017cc:	3851b717 	.word	0x3851b717
 80017d0:	20001274 	.word	0x20001274
 80017d4:	42480000 	.word	0x42480000
 80017d8:	2000129c 	.word	0x2000129c
 80017dc:	41200000 	.word	0x41200000
 80017e0:	353be7a2 	.word	0x353be7a2
 80017e4:	20000b00 	.word	0x20000b00
 80017e8:	20000974 	.word	0x20000974
 80017ec:	200008a8 	.word	0x200008a8
 80017f0:	20000fd8 	.word	0x20000fd8
 80017f4:	200013a0 	.word	0x200013a0
 80017f8:	200013a8 	.word	0x200013a8
 80017fc:	20000204 	.word	0x20000204
 8001800:	200011b4 	.word	0x200011b4
 8001804:	200011c8 	.word	0x200011c8
 8001808:	48000800 	.word	0x48000800
 800180c:	200012c8 	.word	0x200012c8
 8001810:	2000116c 	.word	0x2000116c
 8001814:	200011e8 	.word	0x200011e8
 8001818:	200011b8 	.word	0x200011b8
							}
							else
							{
							state_ALL = 2;
 800181c:	4ba0      	ldr	r3, [pc, #640]	@ (8001aa0 <main+0x5a0>)
 800181e:	2202      	movs	r2, #2
 8001820:	601a      	str	r2, [r3, #0]
							CountSetpoint = 0;
 8001822:	4ba0      	ldr	r3, [pc, #640]	@ (8001aa4 <main+0x5a4>)
 8001824:	2200      	movs	r2, #0
 8001826:	601a      	str	r2, [r3, #0]
							HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 0);
 8001828:	2200      	movs	r2, #0
 800182a:	2101      	movs	r1, #1
 800182c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001830:	f005 fb0c 	bl	8006e4c <HAL_GPIO_WritePin>
							__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 1000);
 8001834:	4b9c      	ldr	r3, [pc, #624]	@ (8001aa8 <main+0x5a8>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800183c:	635a      	str	r2, [r3, #52]	@ 0x34
							reset();
 800183e:	f001 fa0f 	bl	8002c60 <reset>
							}
							registerFrame[0x10].U16 = 0b0000;
 8001842:	4b9a      	ldr	r3, [pc, #616]	@ (8001aac <main+0x5ac>)
 8001844:	2200      	movs	r2, #0
 8001846:	841a      	strh	r2, [r3, #32]

						}
						if(ButtonTest[0] == 0)//HOME Button
 8001848:	4b99      	ldr	r3, [pc, #612]	@ (8001ab0 <main+0x5b0>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d107      	bne.n	8001860 <main+0x360>
						{
							state_ALL = 0;
 8001850:	4b93      	ldr	r3, [pc, #588]	@ (8001aa0 <main+0x5a0>)
 8001852:	2200      	movs	r2, #0
 8001854:	601a      	str	r2, [r3, #0]
							Mode = 0;
 8001856:	4b97      	ldr	r3, [pc, #604]	@ (8001ab4 <main+0x5b4>)
 8001858:	2200      	movs	r2, #0
 800185a:	601a      	str	r2, [r3, #0]
							reset();
 800185c:	f001 fa00 	bl	8002c60 <reset>
						}
						if(fabs(Pos-Pos_Target) <= 0.8)//Limit
 8001860:	4b95      	ldr	r3, [pc, #596]	@ (8001ab8 <main+0x5b8>)
 8001862:	ed93 7a00 	vldr	s14, [r3]
 8001866:	4b95      	ldr	r3, [pc, #596]	@ (8001abc <main+0x5bc>)
 8001868:	edd3 7a00 	vldr	s15, [r3]
 800186c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001870:	eef0 7ae7 	vabs.f32	s15, s15
 8001874:	ee17 0a90 	vmov	r0, s15
 8001878:	f7fe fe32 	bl	80004e0 <__aeabi_f2d>
 800187c:	a386      	add	r3, pc, #536	@ (adr r3, 8001a98 <main+0x598>)
 800187e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001882:	f7ff f901 	bl	8000a88 <__aeabi_dcmple>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d01a      	beq.n	80018c2 <main+0x3c2>
						{
							if(currentTime > timestamp5)
 800188c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001890:	498b      	ldr	r1, [pc, #556]	@ (8001ac0 <main+0x5c0>)
 8001892:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001896:	4290      	cmp	r0, r2
 8001898:	eb71 0303 	sbcs.w	r3, r1, r3
 800189c:	f080 821e 	bcs.w	8001cdc <main+0x7dc>
						  {
								CountSetpoint++;
 80018a0:	4b80      	ldr	r3, [pc, #512]	@ (8001aa4 <main+0x5a4>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	3301      	adds	r3, #1
 80018a6:	4a7f      	ldr	r2, [pc, #508]	@ (8001aa4 <main+0x5a4>)
 80018a8:	6013      	str	r3, [r2, #0]
								timestamp5 =currentTime + 1000;
 80018aa:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80018ae:	f512 7a7a 	adds.w	sl, r2, #1000	@ 0x3e8
 80018b2:	f143 0b00 	adc.w	fp, r3, #0
 80018b6:	4652      	mov	r2, sl
 80018b8:	465b      	mov	r3, fp
 80018ba:	4981      	ldr	r1, [pc, #516]	@ (8001ac0 <main+0x5c0>)
 80018bc:	e9c1 2300 	strd	r2, r3, [r1]
						{
							CountSetpoint = 0;
						}
	  				}

	  				break;
 80018c0:	e20c      	b.n	8001cdc <main+0x7dc>
							CountSetpoint = 0;
 80018c2:	4b78      	ldr	r3, [pc, #480]	@ (8001aa4 <main+0x5a4>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]
	  				break;
 80018c8:	e208      	b.n	8001cdc <main+0x7dc>
	  					Trajectory();
 80018ca:	f001 fca9 	bl	8003220 <Trajectory>
						if(CountSetpoint < 100)
 80018ce:	4b75      	ldr	r3, [pc, #468]	@ (8001aa4 <main+0x5a4>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	2b63      	cmp	r3, #99	@ 0x63
 80018d4:	dc02      	bgt.n	80018dc <main+0x3dc>
							PIDposition();
 80018d6:	f001 fef9 	bl	80036cc <PIDposition>
 80018da:	e02e      	b.n	800193a <main+0x43a>
							if(state_ALL_Old == 5 || state_ALL_Old == 0)
 80018dc:	4b79      	ldr	r3, [pc, #484]	@ (8001ac4 <main+0x5c4>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	2b05      	cmp	r3, #5
 80018e2:	d003      	beq.n	80018ec <main+0x3ec>
 80018e4:	4b77      	ldr	r3, [pc, #476]	@ (8001ac4 <main+0x5c4>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d113      	bne.n	8001914 <main+0x414>
							HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 0);
 80018ec:	2200      	movs	r2, #0
 80018ee:	2101      	movs	r1, #1
 80018f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018f4:	f005 faaa 	bl	8006e4c <HAL_GPIO_WritePin>
							__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 1000);
 80018f8:	4b6b      	ldr	r3, [pc, #428]	@ (8001aa8 <main+0x5a8>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001900:	635a      	str	r2, [r3, #52]	@ 0x34
							reset();
 8001902:	f001 f9ad 	bl	8002c60 <reset>
							state_ALL = 2;
 8001906:	4b66      	ldr	r3, [pc, #408]	@ (8001aa0 <main+0x5a0>)
 8001908:	2202      	movs	r2, #2
 800190a:	601a      	str	r2, [r3, #0]
							CountSetpoint = 0;
 800190c:	4b65      	ldr	r3, [pc, #404]	@ (8001aa4 <main+0x5a4>)
 800190e:	2200      	movs	r2, #0
 8001910:	601a      	str	r2, [r3, #0]
 8001912:	e012      	b.n	800193a <main+0x43a>
							state_ALL = 2;
 8001914:	4b62      	ldr	r3, [pc, #392]	@ (8001aa0 <main+0x5a0>)
 8001916:	2202      	movs	r2, #2
 8001918:	601a      	str	r2, [r3, #0]
							CountSetpoint = 0;
 800191a:	4b62      	ldr	r3, [pc, #392]	@ (8001aa4 <main+0x5a4>)
 800191c:	2200      	movs	r2, #0
 800191e:	601a      	str	r2, [r3, #0]
							HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 0);
 8001920:	2200      	movs	r2, #0
 8001922:	2101      	movs	r1, #1
 8001924:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001928:	f005 fa90 	bl	8006e4c <HAL_GPIO_WritePin>
							__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 1000);
 800192c:	4b5e      	ldr	r3, [pc, #376]	@ (8001aa8 <main+0x5a8>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001934:	635a      	str	r2, [r3, #52]	@ 0x34
							reset();
 8001936:	f001 f993 	bl	8002c60 <reset>
						if(ButtonTest[0] == 0)//HOME Button
 800193a:	4b5d      	ldr	r3, [pc, #372]	@ (8001ab0 <main+0x5b0>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d107      	bne.n	8001952 <main+0x452>
							state_ALL = 0;
 8001942:	4b57      	ldr	r3, [pc, #348]	@ (8001aa0 <main+0x5a0>)
 8001944:	2200      	movs	r2, #0
 8001946:	601a      	str	r2, [r3, #0]
							Mode = 0;
 8001948:	4b5a      	ldr	r3, [pc, #360]	@ (8001ab4 <main+0x5b4>)
 800194a:	2200      	movs	r2, #0
 800194c:	601a      	str	r2, [r3, #0]
							reset();
 800194e:	f001 f987 	bl	8002c60 <reset>
						if(fabs(Pos-Pos_Target) <= 0.8)//Limit
 8001952:	4b59      	ldr	r3, [pc, #356]	@ (8001ab8 <main+0x5b8>)
 8001954:	ed93 7a00 	vldr	s14, [r3]
 8001958:	4b58      	ldr	r3, [pc, #352]	@ (8001abc <main+0x5bc>)
 800195a:	edd3 7a00 	vldr	s15, [r3]
 800195e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001962:	eef0 7ae7 	vabs.f32	s15, s15
 8001966:	ee17 0a90 	vmov	r0, s15
 800196a:	f7fe fdb9 	bl	80004e0 <__aeabi_f2d>
 800196e:	a34a      	add	r3, pc, #296	@ (adr r3, 8001a98 <main+0x598>)
 8001970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001974:	f7ff f888 	bl	8000a88 <__aeabi_dcmple>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d01c      	beq.n	80019b8 <main+0x4b8>
							if(currentTime > timestamp5)
 800197e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001982:	494f      	ldr	r1, [pc, #316]	@ (8001ac0 <main+0x5c0>)
 8001984:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001988:	4290      	cmp	r0, r2
 800198a:	eb71 0303 	sbcs.w	r3, r1, r3
 800198e:	f080 81a5 	bcs.w	8001cdc <main+0x7dc>
								CountSetpoint++;
 8001992:	4b44      	ldr	r3, [pc, #272]	@ (8001aa4 <main+0x5a4>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	3301      	adds	r3, #1
 8001998:	4a42      	ldr	r2, [pc, #264]	@ (8001aa4 <main+0x5a4>)
 800199a:	6013      	str	r3, [r2, #0]
								timestamp5 =currentTime + 1000;
 800199c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80019a0:	f512 717a 	adds.w	r1, r2, #1000	@ 0x3e8
 80019a4:	6039      	str	r1, [r7, #0]
 80019a6:	f143 0300 	adc.w	r3, r3, #0
 80019aa:	607b      	str	r3, [r7, #4]
 80019ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80019b0:	4943      	ldr	r1, [pc, #268]	@ (8001ac0 <main+0x5c0>)
 80019b2:	e9c1 2300 	strd	r2, r3, [r1]
	  				break;
 80019b6:	e191      	b.n	8001cdc <main+0x7dc>
							CountSetpoint = 0;
 80019b8:	4b3a      	ldr	r3, [pc, #232]	@ (8001aa4 <main+0x5a4>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	601a      	str	r2, [r3, #0]
	  				break;
 80019be:	e18d      	b.n	8001cdc <main+0x7dc>
	  			case 4://TEST
	  				Joy_State();
 80019c0:	f000 fec0 	bl	8002744 <Joy_State>
	  				ButtonMem();
 80019c4:	f001 f876 	bl	8002ab4 <ButtonMem>
					break;
 80019c8:	e18c      	b.n	8001ce4 <main+0x7e4>
	  			case 5://JOG MODE
	  				if(Mode == 1)
 80019ca:	4b3a      	ldr	r3, [pc, #232]	@ (8001ab4 <main+0x5b4>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	2b01      	cmp	r3, #1
 80019d0:	f040 8086 	bne.w	8001ae0 <main+0x5e0>
	  				{
						switch(state_Pick_Place){
 80019d4:	4b3c      	ldr	r3, [pc, #240]	@ (8001ac8 <main+0x5c8>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d002      	beq.n	80019e2 <main+0x4e2>
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d033      	beq.n	8001a48 <main+0x548>
						i = 0;
						}

						PIDreset();
	  				}
					break;
 80019e0:	e180      	b.n	8001ce4 <main+0x7e4>
								registerFrame[0x10].U16 = 0b0100;
 80019e2:	4b32      	ldr	r3, [pc, #200]	@ (8001aac <main+0x5ac>)
 80019e4:	2204      	movs	r2, #4
 80019e6:	841a      	strh	r2, [r3, #32]
								Pos_Target = MemPos[Pick_Order[Pick]-1];
 80019e8:	4b38      	ldr	r3, [pc, #224]	@ (8001acc <main+0x5cc>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a38      	ldr	r2, [pc, #224]	@ (8001ad0 <main+0x5d0>)
 80019ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019f2:	3b01      	subs	r3, #1
 80019f4:	4a37      	ldr	r2, [pc, #220]	@ (8001ad4 <main+0x5d4>)
 80019f6:	009b      	lsls	r3, r3, #2
 80019f8:	4413      	add	r3, r2
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a2f      	ldr	r2, [pc, #188]	@ (8001abc <main+0x5bc>)
 80019fe:	6013      	str	r3, [r2, #0]
								Pick++;
 8001a00:	4b32      	ldr	r3, [pc, #200]	@ (8001acc <main+0x5cc>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	3301      	adds	r3, #1
 8001a06:	4a31      	ldr	r2, [pc, #196]	@ (8001acc <main+0x5cc>)
 8001a08:	6013      	str	r3, [r2, #0]
								state_ALL = 3;
 8001a0a:	4b25      	ldr	r3, [pc, #148]	@ (8001aa0 <main+0x5a0>)
 8001a0c:	2203      	movs	r2, #3
 8001a0e:	601a      	str	r2, [r3, #0]
								state_ALL_Old = 7;
 8001a10:	4b2c      	ldr	r3, [pc, #176]	@ (8001ac4 <main+0x5c4>)
 8001a12:	2207      	movs	r2, #7
 8001a14:	601a      	str	r2, [r3, #0]
								state_Pick_Place = 1;
 8001a16:	4b2c      	ldr	r3, [pc, #176]	@ (8001ac8 <main+0x5c8>)
 8001a18:	2201      	movs	r2, #1
 8001a1a:	601a      	str	r2, [r3, #0]
								if(Place == 5)
 8001a1c:	4b2e      	ldr	r3, [pc, #184]	@ (8001ad8 <main+0x5d8>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2b05      	cmp	r3, #5
 8001a22:	d10e      	bne.n	8001a42 <main+0x542>
									state_ALL = 2;
 8001a24:	4b1e      	ldr	r3, [pc, #120]	@ (8001aa0 <main+0x5a0>)
 8001a26:	2202      	movs	r2, #2
 8001a28:	601a      	str	r2, [r3, #0]
									Place = 0;
 8001a2a:	4b2b      	ldr	r3, [pc, #172]	@ (8001ad8 <main+0x5d8>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	601a      	str	r2, [r3, #0]
									Pick = 0;
 8001a30:	4b26      	ldr	r3, [pc, #152]	@ (8001acc <main+0x5cc>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	601a      	str	r2, [r3, #0]
									Mode = 0;
 8001a36:	4b1f      	ldr	r3, [pc, #124]	@ (8001ab4 <main+0x5b4>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	601a      	str	r2, [r3, #0]
									registerFrame[0x10].U16 = 0b0000;
 8001a3c:	4b1b      	ldr	r3, [pc, #108]	@ (8001aac <main+0x5ac>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	841a      	strh	r2, [r3, #32]
								PIDreset();
 8001a42:	f001 f9df 	bl	8002e04 <PIDreset>
								break;
 8001a46:	e06b      	b.n	8001b20 <main+0x620>
								registerFrame[0x10].U16 = 0b1000;
 8001a48:	4b18      	ldr	r3, [pc, #96]	@ (8001aac <main+0x5ac>)
 8001a4a:	2208      	movs	r2, #8
 8001a4c:	841a      	strh	r2, [r3, #32]
								Pos_Target = MemPos[Place_Order[Place]-1]+5;
 8001a4e:	4b22      	ldr	r3, [pc, #136]	@ (8001ad8 <main+0x5d8>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a22      	ldr	r2, [pc, #136]	@ (8001adc <main+0x5dc>)
 8001a54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a58:	3b01      	subs	r3, #1
 8001a5a:	4a1e      	ldr	r2, [pc, #120]	@ (8001ad4 <main+0x5d4>)
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	4413      	add	r3, r2
 8001a60:	edd3 7a00 	vldr	s15, [r3]
 8001a64:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001a68:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a6c:	4b13      	ldr	r3, [pc, #76]	@ (8001abc <main+0x5bc>)
 8001a6e:	edc3 7a00 	vstr	s15, [r3]
								Place++;
 8001a72:	4b19      	ldr	r3, [pc, #100]	@ (8001ad8 <main+0x5d8>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	3301      	adds	r3, #1
 8001a78:	4a17      	ldr	r2, [pc, #92]	@ (8001ad8 <main+0x5d8>)
 8001a7a:	6013      	str	r3, [r2, #0]
								state_ALL = 3;
 8001a7c:	4b08      	ldr	r3, [pc, #32]	@ (8001aa0 <main+0x5a0>)
 8001a7e:	2203      	movs	r2, #3
 8001a80:	601a      	str	r2, [r3, #0]
								state_ALL_Old = 8;
 8001a82:	4b10      	ldr	r3, [pc, #64]	@ (8001ac4 <main+0x5c4>)
 8001a84:	2208      	movs	r2, #8
 8001a86:	601a      	str	r2, [r3, #0]
								state_Pick_Place = 0;
 8001a88:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac8 <main+0x5c8>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	601a      	str	r2, [r3, #0]
								PIDreset();
 8001a8e:	f001 f9b9 	bl	8002e04 <PIDreset>
								break;
 8001a92:	e045      	b.n	8001b20 <main+0x620>
 8001a94:	f3af 8000 	nop.w
 8001a98:	9999999a 	.word	0x9999999a
 8001a9c:	3fe99999 	.word	0x3fe99999
 8001aa0:	20000204 	.word	0x20000204
 8001aa4:	200011e8 	.word	0x200011e8
 8001aa8:	20000578 	.word	0x20000578
 8001aac:	20000fd8 	.word	0x20000fd8
 8001ab0:	200011c8 	.word	0x200011c8
 8001ab4:	2000116c 	.word	0x2000116c
 8001ab8:	20001360 	.word	0x20001360
 8001abc:	200012c8 	.word	0x200012c8
 8001ac0:	200013b0 	.word	0x200013b0
 8001ac4:	200011b8 	.word	0x200011b8
 8001ac8:	200011c0 	.word	0x200011c0
 8001acc:	20001210 	.word	0x20001210
 8001ad0:	2000117c 	.word	0x2000117c
 8001ad4:	200011f8 	.word	0x200011f8
 8001ad8:	20001214 	.word	0x20001214
 8001adc:	20001190 	.word	0x20001190
	  					Pos_Target = MemPos[i];
 8001ae0:	4b81      	ldr	r3, [pc, #516]	@ (8001ce8 <main+0x7e8>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a81      	ldr	r2, [pc, #516]	@ (8001cec <main+0x7ec>)
 8001ae6:	009b      	lsls	r3, r3, #2
 8001ae8:	4413      	add	r3, r2
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a80      	ldr	r2, [pc, #512]	@ (8001cf0 <main+0x7f0>)
 8001aee:	6013      	str	r3, [r2, #0]
						state_ALL = 3;
 8001af0:	4b80      	ldr	r3, [pc, #512]	@ (8001cf4 <main+0x7f4>)
 8001af2:	2203      	movs	r2, #3
 8001af4:	601a      	str	r2, [r3, #0]
						state_ALL_Old = 5;
 8001af6:	4b80      	ldr	r3, [pc, #512]	@ (8001cf8 <main+0x7f8>)
 8001af8:	2205      	movs	r2, #5
 8001afa:	601a      	str	r2, [r3, #0]
						i++;
 8001afc:	4b7a      	ldr	r3, [pc, #488]	@ (8001ce8 <main+0x7e8>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	3301      	adds	r3, #1
 8001b02:	4a79      	ldr	r2, [pc, #484]	@ (8001ce8 <main+0x7e8>)
 8001b04:	6013      	str	r3, [r2, #0]
						if(i == 5)
 8001b06:	4b78      	ldr	r3, [pc, #480]	@ (8001ce8 <main+0x7e8>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	2b05      	cmp	r3, #5
 8001b0c:	d105      	bne.n	8001b1a <main+0x61a>
						state_ALL_Old = 0;
 8001b0e:	4b7a      	ldr	r3, [pc, #488]	@ (8001cf8 <main+0x7f8>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]
						i = 0;
 8001b14:	4b74      	ldr	r3, [pc, #464]	@ (8001ce8 <main+0x7e8>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	601a      	str	r2, [r3, #0]
						PIDreset();
 8001b1a:	f001 f973 	bl	8002e04 <PIDreset>
					break;
 8001b1e:	e0e1      	b.n	8001ce4 <main+0x7e4>
 8001b20:	e0e0      	b.n	8001ce4 <main+0x7e4>
	  			case 6://Gripper
	  				switch (state_Griper)
 8001b22:	4b76      	ldr	r3, [pc, #472]	@ (8001cfc <main+0x7fc>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	2b02      	cmp	r3, #2
 8001b28:	d074      	beq.n	8001c14 <main+0x714>
 8001b2a:	2b02      	cmp	r3, #2
 8001b2c:	f300 80d8 	bgt.w	8001ce0 <main+0x7e0>
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d002      	beq.n	8001b3a <main+0x63a>
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d069      	beq.n	8001c0c <main+0x70c>
	  						break;

	  				}


	  				break;
 8001b38:	e0d2      	b.n	8001ce0 <main+0x7e0>
	  							HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6,1);
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	2140      	movs	r1, #64	@ 0x40
 8001b3e:	4870      	ldr	r0, [pc, #448]	@ (8001d00 <main+0x800>)
 8001b40:	f005 f984 	bl	8006e4c <HAL_GPIO_WritePin>
								if(LeadSW[0] == 0 || (LeadSW[1] == 1 && LeadSW[0] == 1))
 8001b44:	4b6f      	ldr	r3, [pc, #444]	@ (8001d04 <main+0x804>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d007      	beq.n	8001b5c <main+0x65c>
 8001b4c:	4b6d      	ldr	r3, [pc, #436]	@ (8001d04 <main+0x804>)
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d10f      	bne.n	8001b74 <main+0x674>
 8001b54:	4b6b      	ldr	r3, [pc, #428]	@ (8001d04 <main+0x804>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	d10b      	bne.n	8001b74 <main+0x674>
									HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5,1);
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	2120      	movs	r1, #32
 8001b60:	4867      	ldr	r0, [pc, #412]	@ (8001d00 <main+0x800>)
 8001b62:	f005 f973 	bl	8006e4c <HAL_GPIO_WritePin>
									HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8,0);
 8001b66:	2200      	movs	r2, #0
 8001b68:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b6c:	4864      	ldr	r0, [pc, #400]	@ (8001d00 <main+0x800>)
 8001b6e:	f005 f96d 	bl	8006e4c <HAL_GPIO_WritePin>
	  						break;
 8001b72:	e0ab      	b.n	8001ccc <main+0x7cc>
								else if(LeadSW[1] == 0)
 8001b74:	4b63      	ldr	r3, [pc, #396]	@ (8001d04 <main+0x804>)
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	f040 80a7 	bne.w	8001ccc <main+0x7cc>
									if(CountGriper > 100)
 8001b7e:	4b62      	ldr	r3, [pc, #392]	@ (8001d08 <main+0x808>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	2b64      	cmp	r3, #100	@ 0x64
 8001b84:	dd2f      	ble.n	8001be6 <main+0x6e6>
										HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5,0);
 8001b86:	2200      	movs	r2, #0
 8001b88:	2120      	movs	r1, #32
 8001b8a:	485d      	ldr	r0, [pc, #372]	@ (8001d00 <main+0x800>)
 8001b8c:	f005 f95e 	bl	8006e4c <HAL_GPIO_WritePin>
										HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8,0);
 8001b90:	2200      	movs	r2, #0
 8001b92:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b96:	485a      	ldr	r0, [pc, #360]	@ (8001d00 <main+0x800>)
 8001b98:	f005 f958 	bl	8006e4c <HAL_GPIO_WritePin>
										state_Griper = 1;
 8001b9c:	4b57      	ldr	r3, [pc, #348]	@ (8001cfc <main+0x7fc>)
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	601a      	str	r2, [r3, #0]
										CountGriper = 0;
 8001ba2:	4b59      	ldr	r3, [pc, #356]	@ (8001d08 <main+0x808>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	601a      	str	r2, [r3, #0]
										if(VacuumNF == 0)
 8001ba8:	4b58      	ldr	r3, [pc, #352]	@ (8001d0c <main+0x80c>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d108      	bne.n	8001bc2 <main+0x6c2>
											HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6,1);
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	2140      	movs	r1, #64	@ 0x40
 8001bb4:	4852      	ldr	r0, [pc, #328]	@ (8001d00 <main+0x800>)
 8001bb6:	f005 f949 	bl	8006e4c <HAL_GPIO_WritePin>
											VacuumNF = 1;
 8001bba:	4b54      	ldr	r3, [pc, #336]	@ (8001d0c <main+0x80c>)
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	601a      	str	r2, [r3, #0]
 8001bc0:	e007      	b.n	8001bd2 <main+0x6d2>
											HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6,0);
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	2140      	movs	r1, #64	@ 0x40
 8001bc6:	484e      	ldr	r0, [pc, #312]	@ (8001d00 <main+0x800>)
 8001bc8:	f005 f940 	bl	8006e4c <HAL_GPIO_WritePin>
											VacuumNF = 0;
 8001bcc:	4b4f      	ldr	r3, [pc, #316]	@ (8001d0c <main+0x80c>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	601a      	str	r2, [r3, #0]
										if(state_ALL_Old == 8)
 8001bd2:	4b49      	ldr	r3, [pc, #292]	@ (8001cf8 <main+0x7f8>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	2b08      	cmp	r3, #8
 8001bd8:	d178      	bne.n	8001ccc <main+0x7cc>
											HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6,0);
 8001bda:	2200      	movs	r2, #0
 8001bdc:	2140      	movs	r1, #64	@ 0x40
 8001bde:	4848      	ldr	r0, [pc, #288]	@ (8001d00 <main+0x800>)
 8001be0:	f005 f934 	bl	8006e4c <HAL_GPIO_WritePin>
	  						break;
 8001be4:	e072      	b.n	8001ccc <main+0x7cc>
										if(timeGriper < HAL_GetTick())
 8001be6:	f002 fed1 	bl	800498c <HAL_GetTick>
 8001bea:	4602      	mov	r2, r0
 8001bec:	4b48      	ldr	r3, [pc, #288]	@ (8001d10 <main+0x810>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	d96b      	bls.n	8001ccc <main+0x7cc>
											CountGriper++;
 8001bf4:	4b44      	ldr	r3, [pc, #272]	@ (8001d08 <main+0x808>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	4a43      	ldr	r2, [pc, #268]	@ (8001d08 <main+0x808>)
 8001bfc:	6013      	str	r3, [r2, #0]
											timeGriper = HAL_GetTick()+10;
 8001bfe:	f002 fec5 	bl	800498c <HAL_GetTick>
 8001c02:	4603      	mov	r3, r0
 8001c04:	330a      	adds	r3, #10
 8001c06:	4a42      	ldr	r2, [pc, #264]	@ (8001d10 <main+0x810>)
 8001c08:	6013      	str	r3, [r2, #0]
	  						break;
 8001c0a:	e05f      	b.n	8001ccc <main+0x7cc>
	  							state_Griper = 2;
 8001c0c:	4b3b      	ldr	r3, [pc, #236]	@ (8001cfc <main+0x7fc>)
 8001c0e:	2202      	movs	r2, #2
 8001c10:	601a      	str	r2, [r3, #0]
								break;
 8001c12:	e05e      	b.n	8001cd2 <main+0x7d2>
	  							if(LeadSW[1] == 0 || (LeadSW[1] == 1 && LeadSW[0] == 1))
 8001c14:	4b3b      	ldr	r3, [pc, #236]	@ (8001d04 <main+0x804>)
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d007      	beq.n	8001c2c <main+0x72c>
 8001c1c:	4b39      	ldr	r3, [pc, #228]	@ (8001d04 <main+0x804>)
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	2b01      	cmp	r3, #1
 8001c22:	d10f      	bne.n	8001c44 <main+0x744>
 8001c24:	4b37      	ldr	r3, [pc, #220]	@ (8001d04 <main+0x804>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	2b01      	cmp	r3, #1
 8001c2a:	d10b      	bne.n	8001c44 <main+0x744>
	  								HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5,0);
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	2120      	movs	r1, #32
 8001c30:	4833      	ldr	r0, [pc, #204]	@ (8001d00 <main+0x800>)
 8001c32:	f005 f90b 	bl	8006e4c <HAL_GPIO_WritePin>
	  								HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8,1);
 8001c36:	2201      	movs	r2, #1
 8001c38:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c3c:	4830      	ldr	r0, [pc, #192]	@ (8001d00 <main+0x800>)
 8001c3e:	f005 f905 	bl	8006e4c <HAL_GPIO_WritePin>
 8001c42:	e042      	b.n	8001cca <main+0x7ca>
	  							else if(LeadSW[0] == 0)
 8001c44:	4b2f      	ldr	r3, [pc, #188]	@ (8001d04 <main+0x804>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d141      	bne.n	8001cd0 <main+0x7d0>
	  								if(CountGriper > 100)
 8001c4c:	4b2e      	ldr	r3, [pc, #184]	@ (8001d08 <main+0x808>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	2b64      	cmp	r3, #100	@ 0x64
 8001c52:	dd27      	ble.n	8001ca4 <main+0x7a4>
	  									HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5,0);
 8001c54:	2200      	movs	r2, #0
 8001c56:	2120      	movs	r1, #32
 8001c58:	4829      	ldr	r0, [pc, #164]	@ (8001d00 <main+0x800>)
 8001c5a:	f005 f8f7 	bl	8006e4c <HAL_GPIO_WritePin>
	  									HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8,0);
 8001c5e:	2200      	movs	r2, #0
 8001c60:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c64:	4826      	ldr	r0, [pc, #152]	@ (8001d00 <main+0x800>)
 8001c66:	f005 f8f1 	bl	8006e4c <HAL_GPIO_WritePin>
	  									state_Griper = 0;
 8001c6a:	4b24      	ldr	r3, [pc, #144]	@ (8001cfc <main+0x7fc>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	601a      	str	r2, [r3, #0]
										CountGriper = 0;
 8001c70:	4b25      	ldr	r3, [pc, #148]	@ (8001d08 <main+0x808>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	601a      	str	r2, [r3, #0]
										if(state_ALL_Old == 5 || state_ALL_Old == 7 || state_ALL_Old == 8)
 8001c76:	4b20      	ldr	r3, [pc, #128]	@ (8001cf8 <main+0x7f8>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	2b05      	cmp	r3, #5
 8001c7c:	d007      	beq.n	8001c8e <main+0x78e>
 8001c7e:	4b1e      	ldr	r3, [pc, #120]	@ (8001cf8 <main+0x7f8>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2b07      	cmp	r3, #7
 8001c84:	d003      	beq.n	8001c8e <main+0x78e>
 8001c86:	4b1c      	ldr	r3, [pc, #112]	@ (8001cf8 <main+0x7f8>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	2b08      	cmp	r3, #8
 8001c8c:	d103      	bne.n	8001c96 <main+0x796>
											state_ALL = 5;
 8001c8e:	4b19      	ldr	r3, [pc, #100]	@ (8001cf4 <main+0x7f4>)
 8001c90:	2205      	movs	r2, #5
 8001c92:	601a      	str	r2, [r3, #0]
 8001c94:	e019      	b.n	8001cca <main+0x7ca>
											state_ALL = 0;
 8001c96:	4b17      	ldr	r3, [pc, #92]	@ (8001cf4 <main+0x7f4>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	601a      	str	r2, [r3, #0]
											Mode = 0;
 8001c9c:	4b1d      	ldr	r3, [pc, #116]	@ (8001d14 <main+0x814>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	601a      	str	r2, [r3, #0]
	  						break;
 8001ca2:	e015      	b.n	8001cd0 <main+0x7d0>
										if(timeGriper < HAL_GetTick())
 8001ca4:	f002 fe72 	bl	800498c <HAL_GetTick>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	4b1b      	ldr	r3, [pc, #108]	@ (8001d18 <main+0x818>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	429a      	cmp	r2, r3
 8001cb0:	d90e      	bls.n	8001cd0 <main+0x7d0>
											CountGriper++;
 8001cb2:	4b15      	ldr	r3, [pc, #84]	@ (8001d08 <main+0x808>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	3301      	adds	r3, #1
 8001cb8:	4a13      	ldr	r2, [pc, #76]	@ (8001d08 <main+0x808>)
 8001cba:	6013      	str	r3, [r2, #0]
											timeGriper = HAL_GetTick()+10;
 8001cbc:	f002 fe66 	bl	800498c <HAL_GetTick>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	330a      	adds	r3, #10
 8001cc4:	4a14      	ldr	r2, [pc, #80]	@ (8001d18 <main+0x818>)
 8001cc6:	6013      	str	r3, [r2, #0]
	  						break;
 8001cc8:	e002      	b.n	8001cd0 <main+0x7d0>
 8001cca:	e001      	b.n	8001cd0 <main+0x7d0>
	  						break;
 8001ccc:	bf00      	nop
 8001cce:	e007      	b.n	8001ce0 <main+0x7e0>
	  						break;
 8001cd0:	bf00      	nop
	  				break;
 8001cd2:	e005      	b.n	8001ce0 <main+0x7e0>
	  				break;
 8001cd4:	bf00      	nop
 8001cd6:	e498      	b.n	800160a <main+0x10a>
	  				break;
 8001cd8:	bf00      	nop
 8001cda:	e496      	b.n	800160a <main+0x10a>
	  				break;
 8001cdc:	bf00      	nop
 8001cde:	e494      	b.n	800160a <main+0x10a>
	  				break;
 8001ce0:	bf00      	nop
 8001ce2:	e492      	b.n	800160a <main+0x10a>
  {
 8001ce4:	e491      	b.n	800160a <main+0x10a>
 8001ce6:	bf00      	nop
 8001ce8:	2000120c 	.word	0x2000120c
 8001cec:	200011f8 	.word	0x200011f8
 8001cf0:	200012c8 	.word	0x200012c8
 8001cf4:	20000204 	.word	0x20000204
 8001cf8:	200011b8 	.word	0x200011b8
 8001cfc:	200011bc 	.word	0x200011bc
 8001d00:	48000800 	.word	0x48000800
 8001d04:	200011e0 	.word	0x200011e0
 8001d08:	200011ec 	.word	0x200011ec
 8001d0c:	200011f4 	.word	0x200011f4
 8001d10:	200013b8 	.word	0x200013b8
 8001d14:	2000116c 	.word	0x2000116c
 8001d18:	200013bc 	.word	0x200013bc

08001d1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b094      	sub	sp, #80	@ 0x50
 8001d20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d22:	f107 0318 	add.w	r3, r7, #24
 8001d26:	2238      	movs	r2, #56	@ 0x38
 8001d28:	2100      	movs	r1, #0
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f00a f85a 	bl	800bde4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d30:	1d3b      	adds	r3, r7, #4
 8001d32:	2200      	movs	r2, #0
 8001d34:	601a      	str	r2, [r3, #0]
 8001d36:	605a      	str	r2, [r3, #4]
 8001d38:	609a      	str	r2, [r3, #8]
 8001d3a:	60da      	str	r2, [r3, #12]
 8001d3c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001d3e:	2000      	movs	r0, #0
 8001d40:	f005 f8ce 	bl	8006ee0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001d44:	2302      	movs	r3, #2
 8001d46:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d48:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d4c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d4e:	2340      	movs	r3, #64	@ 0x40
 8001d50:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d52:	2302      	movs	r3, #2
 8001d54:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001d56:	2302      	movs	r3, #2
 8001d58:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001d5a:	2304      	movs	r3, #4
 8001d5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001d5e:	2355      	movs	r3, #85	@ 0x55
 8001d60:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d62:	2302      	movs	r3, #2
 8001d64:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001d66:	2302      	movs	r3, #2
 8001d68:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d6e:	f107 0318 	add.w	r3, r7, #24
 8001d72:	4618      	mov	r0, r3
 8001d74:	f005 f968 	bl	8007048 <HAL_RCC_OscConfig>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001d7e:	f002 fa3b 	bl	80041f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d82:	230f      	movs	r3, #15
 8001d84:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d86:	2303      	movs	r3, #3
 8001d88:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d92:	2300      	movs	r3, #0
 8001d94:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001d96:	1d3b      	adds	r3, r7, #4
 8001d98:	2104      	movs	r1, #4
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f005 fc66 	bl	800766c <HAL_RCC_ClockConfig>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d001      	beq.n	8001daa <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001da6:	f002 fa27 	bl	80041f8 <Error_Handler>
  }
}
 8001daa:	bf00      	nop
 8001dac:	3750      	adds	r7, #80	@ 0x50
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
	...

08001db4 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b08c      	sub	sp, #48	@ 0x30
 8001db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001dba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	601a      	str	r2, [r3, #0]
 8001dc2:	605a      	str	r2, [r3, #4]
 8001dc4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001dc6:	1d3b      	adds	r3, r7, #4
 8001dc8:	2220      	movs	r2, #32
 8001dca:	2100      	movs	r1, #0
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f00a f809 	bl	800bde4 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8001dd2:	4b38      	ldr	r3, [pc, #224]	@ (8001eb4 <MX_ADC3_Init+0x100>)
 8001dd4:	4a38      	ldr	r2, [pc, #224]	@ (8001eb8 <MX_ADC3_Init+0x104>)
 8001dd6:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001dd8:	4b36      	ldr	r3, [pc, #216]	@ (8001eb4 <MX_ADC3_Init+0x100>)
 8001dda:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001dde:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001de0:	4b34      	ldr	r3, [pc, #208]	@ (8001eb4 <MX_ADC3_Init+0x100>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001de6:	4b33      	ldr	r3, [pc, #204]	@ (8001eb4 <MX_ADC3_Init+0x100>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	60da      	str	r2, [r3, #12]
  hadc3.Init.GainCompensation = 0;
 8001dec:	4b31      	ldr	r3, [pc, #196]	@ (8001eb4 <MX_ADC3_Init+0x100>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	611a      	str	r2, [r3, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001df2:	4b30      	ldr	r3, [pc, #192]	@ (8001eb4 <MX_ADC3_Init+0x100>)
 8001df4:	2201      	movs	r2, #1
 8001df6:	615a      	str	r2, [r3, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001df8:	4b2e      	ldr	r3, [pc, #184]	@ (8001eb4 <MX_ADC3_Init+0x100>)
 8001dfa:	2204      	movs	r2, #4
 8001dfc:	619a      	str	r2, [r3, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001dfe:	4b2d      	ldr	r3, [pc, #180]	@ (8001eb4 <MX_ADC3_Init+0x100>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8001e04:	4b2b      	ldr	r3, [pc, #172]	@ (8001eb4 <MX_ADC3_Init+0x100>)
 8001e06:	2201      	movs	r2, #1
 8001e08:	775a      	strb	r2, [r3, #29]
  hadc3.Init.NbrOfConversion = 2;
 8001e0a:	4b2a      	ldr	r3, [pc, #168]	@ (8001eb4 <MX_ADC3_Init+0x100>)
 8001e0c:	2202      	movs	r2, #2
 8001e0e:	621a      	str	r2, [r3, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001e10:	4b28      	ldr	r3, [pc, #160]	@ (8001eb4 <MX_ADC3_Init+0x100>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e18:	4b26      	ldr	r3, [pc, #152]	@ (8001eb4 <MX_ADC3_Init+0x100>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001e1e:	4b25      	ldr	r3, [pc, #148]	@ (8001eb4 <MX_ADC3_Init+0x100>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8001e24:	4b23      	ldr	r3, [pc, #140]	@ (8001eb4 <MX_ADC3_Init+0x100>)
 8001e26:	2201      	movs	r2, #1
 8001e28:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001e2c:	4b21      	ldr	r3, [pc, #132]	@ (8001eb4 <MX_ADC3_Init+0x100>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 8001e32:	4b20      	ldr	r3, [pc, #128]	@ (8001eb4 <MX_ADC3_Init+0x100>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001e3a:	481e      	ldr	r0, [pc, #120]	@ (8001eb4 <MX_ADC3_Init+0x100>)
 8001e3c:	f002 fff6 	bl	8004e2c <HAL_ADC_Init>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d001      	beq.n	8001e4a <MX_ADC3_Init+0x96>
  {
    Error_Handler();
 8001e46:	f002 f9d7 	bl	80041f8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8001e4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e52:	4619      	mov	r1, r3
 8001e54:	4817      	ldr	r0, [pc, #92]	@ (8001eb4 <MX_ADC3_Init+0x100>)
 8001e56:	f004 f915 	bl	8006084 <HAL_ADCEx_MultiModeConfigChannel>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <MX_ADC3_Init+0xb0>
  {
    Error_Handler();
 8001e60:	f002 f9ca 	bl	80041f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001e64:	4b15      	ldr	r3, [pc, #84]	@ (8001ebc <MX_ADC3_Init+0x108>)
 8001e66:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001e68:	2306      	movs	r3, #6
 8001e6a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001e70:	237f      	movs	r3, #127	@ 0x7f
 8001e72:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001e74:	2304      	movs	r3, #4
 8001e76:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001e7c:	1d3b      	adds	r3, r7, #4
 8001e7e:	4619      	mov	r1, r3
 8001e80:	480c      	ldr	r0, [pc, #48]	@ (8001eb4 <MX_ADC3_Init+0x100>)
 8001e82:	f003 fa81 	bl	8005388 <HAL_ADC_ConfigChannel>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d001      	beq.n	8001e90 <MX_ADC3_Init+0xdc>
  {
    Error_Handler();
 8001e8c:	f002 f9b4 	bl	80041f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001e90:	4b0b      	ldr	r3, [pc, #44]	@ (8001ec0 <MX_ADC3_Init+0x10c>)
 8001e92:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001e94:	230c      	movs	r3, #12
 8001e96:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001e98:	1d3b      	adds	r3, r7, #4
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4805      	ldr	r0, [pc, #20]	@ (8001eb4 <MX_ADC3_Init+0x100>)
 8001e9e:	f003 fa73 	bl	8005388 <HAL_ADC_ConfigChannel>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d001      	beq.n	8001eac <MX_ADC3_Init+0xf8>
  {
    Error_Handler();
 8001ea8:	f002 f9a6 	bl	80041f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001eac:	bf00      	nop
 8001eae:	3730      	adds	r7, #48	@ 0x30
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	20000248 	.word	0x20000248
 8001eb8:	50000400 	.word	0x50000400
 8001ebc:	04300002 	.word	0x04300002
 8001ec0:	14f00020 	.word	0x14f00020

08001ec4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b088      	sub	sp, #32
 8001ec8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eca:	f107 0310 	add.w	r3, r7, #16
 8001ece:	2200      	movs	r2, #0
 8001ed0:	601a      	str	r2, [r3, #0]
 8001ed2:	605a      	str	r2, [r3, #4]
 8001ed4:	609a      	str	r2, [r3, #8]
 8001ed6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ed8:	1d3b      	adds	r3, r7, #4
 8001eda:	2200      	movs	r2, #0
 8001edc:	601a      	str	r2, [r3, #0]
 8001ede:	605a      	str	r2, [r3, #4]
 8001ee0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ee2:	4b20      	ldr	r3, [pc, #128]	@ (8001f64 <MX_TIM1_Init+0xa0>)
 8001ee4:	4a20      	ldr	r2, [pc, #128]	@ (8001f68 <MX_TIM1_Init+0xa4>)
 8001ee6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001ee8:	4b1e      	ldr	r3, [pc, #120]	@ (8001f64 <MX_TIM1_Init+0xa0>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eee:	4b1d      	ldr	r3, [pc, #116]	@ (8001f64 <MX_TIM1_Init+0xa0>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001ef4:	4b1b      	ldr	r3, [pc, #108]	@ (8001f64 <MX_TIM1_Init+0xa0>)
 8001ef6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001efa:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001efc:	4b19      	ldr	r3, [pc, #100]	@ (8001f64 <MX_TIM1_Init+0xa0>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001f02:	4b18      	ldr	r3, [pc, #96]	@ (8001f64 <MX_TIM1_Init+0xa0>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f08:	4b16      	ldr	r3, [pc, #88]	@ (8001f64 <MX_TIM1_Init+0xa0>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001f0e:	4815      	ldr	r0, [pc, #84]	@ (8001f64 <MX_TIM1_Init+0xa0>)
 8001f10:	f006 f816 	bl	8007f40 <HAL_TIM_Base_Init>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d001      	beq.n	8001f1e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001f1a:	f002 f96d 	bl	80041f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f1e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f22:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001f24:	f107 0310 	add.w	r3, r7, #16
 8001f28:	4619      	mov	r1, r3
 8001f2a:	480e      	ldr	r0, [pc, #56]	@ (8001f64 <MX_TIM1_Init+0xa0>)
 8001f2c:	f006 ff9a 	bl	8008e64 <HAL_TIM_ConfigClockSource>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001f36:	f002 f95f 	bl	80041f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f42:	2300      	movs	r3, #0
 8001f44:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f46:	1d3b      	adds	r3, r7, #4
 8001f48:	4619      	mov	r1, r3
 8001f4a:	4806      	ldr	r0, [pc, #24]	@ (8001f64 <MX_TIM1_Init+0xa0>)
 8001f4c:	f007 ff70 	bl	8009e30 <HAL_TIMEx_MasterConfigSynchronization>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001f56:	f002 f94f 	bl	80041f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001f5a:	bf00      	nop
 8001f5c:	3720      	adds	r7, #32
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	20000314 	.word	0x20000314
 8001f68:	40012c00 	.word	0x40012c00

08001f6c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b088      	sub	sp, #32
 8001f70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f72:	f107 0310 	add.w	r3, r7, #16
 8001f76:	2200      	movs	r2, #0
 8001f78:	601a      	str	r2, [r3, #0]
 8001f7a:	605a      	str	r2, [r3, #4]
 8001f7c:	609a      	str	r2, [r3, #8]
 8001f7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f80:	1d3b      	adds	r3, r7, #4
 8001f82:	2200      	movs	r2, #0
 8001f84:	601a      	str	r2, [r3, #0]
 8001f86:	605a      	str	r2, [r3, #4]
 8001f88:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f8a:	4b1e      	ldr	r3, [pc, #120]	@ (8002004 <MX_TIM2_Init+0x98>)
 8001f8c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001f90:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001f92:	4b1c      	ldr	r3, [pc, #112]	@ (8002004 <MX_TIM2_Init+0x98>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f98:	4b1a      	ldr	r3, [pc, #104]	@ (8002004 <MX_TIM2_Init+0x98>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001f9e:	4b19      	ldr	r3, [pc, #100]	@ (8002004 <MX_TIM2_Init+0x98>)
 8001fa0:	f04f 32ff 	mov.w	r2, #4294967295
 8001fa4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fa6:	4b17      	ldr	r3, [pc, #92]	@ (8002004 <MX_TIM2_Init+0x98>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fac:	4b15      	ldr	r3, [pc, #84]	@ (8002004 <MX_TIM2_Init+0x98>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001fb2:	4814      	ldr	r0, [pc, #80]	@ (8002004 <MX_TIM2_Init+0x98>)
 8001fb4:	f005 ffc4 	bl	8007f40 <HAL_TIM_Base_Init>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001fbe:	f002 f91b 	bl	80041f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fc2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fc6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001fc8:	f107 0310 	add.w	r3, r7, #16
 8001fcc:	4619      	mov	r1, r3
 8001fce:	480d      	ldr	r0, [pc, #52]	@ (8002004 <MX_TIM2_Init+0x98>)
 8001fd0:	f006 ff48 	bl	8008e64 <HAL_TIM_ConfigClockSource>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001fda:	f002 f90d 	bl	80041f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001fe6:	1d3b      	adds	r3, r7, #4
 8001fe8:	4619      	mov	r1, r3
 8001fea:	4806      	ldr	r0, [pc, #24]	@ (8002004 <MX_TIM2_Init+0x98>)
 8001fec:	f007 ff20 	bl	8009e30 <HAL_TIMEx_MasterConfigSynchronization>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001ff6:	f002 f8ff 	bl	80041f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001ffa:	bf00      	nop
 8001ffc:	3720      	adds	r7, #32
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	200003e0 	.word	0x200003e0

08002008 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b08c      	sub	sp, #48	@ 0x30
 800200c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800200e:	f107 030c 	add.w	r3, r7, #12
 8002012:	2224      	movs	r2, #36	@ 0x24
 8002014:	2100      	movs	r1, #0
 8002016:	4618      	mov	r0, r3
 8002018:	f009 fee4 	bl	800bde4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800201c:	463b      	mov	r3, r7
 800201e:	2200      	movs	r2, #0
 8002020:	601a      	str	r2, [r3, #0]
 8002022:	605a      	str	r2, [r3, #4]
 8002024:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002026:	4b21      	ldr	r3, [pc, #132]	@ (80020ac <MX_TIM3_Init+0xa4>)
 8002028:	4a21      	ldr	r2, [pc, #132]	@ (80020b0 <MX_TIM3_Init+0xa8>)
 800202a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800202c:	4b1f      	ldr	r3, [pc, #124]	@ (80020ac <MX_TIM3_Init+0xa4>)
 800202e:	2200      	movs	r2, #0
 8002030:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002032:	4b1e      	ldr	r3, [pc, #120]	@ (80020ac <MX_TIM3_Init+0xa4>)
 8002034:	2200      	movs	r2, #0
 8002036:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002038:	4b1c      	ldr	r3, [pc, #112]	@ (80020ac <MX_TIM3_Init+0xa4>)
 800203a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800203e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002040:	4b1a      	ldr	r3, [pc, #104]	@ (80020ac <MX_TIM3_Init+0xa4>)
 8002042:	2200      	movs	r2, #0
 8002044:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002046:	4b19      	ldr	r3, [pc, #100]	@ (80020ac <MX_TIM3_Init+0xa4>)
 8002048:	2200      	movs	r2, #0
 800204a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800204c:	2303      	movs	r3, #3
 800204e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002050:	2300      	movs	r3, #0
 8002052:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002054:	2301      	movs	r3, #1
 8002056:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002058:	2300      	movs	r3, #0
 800205a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 2;
 800205c:	2302      	movs	r3, #2
 800205e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002060:	2300      	movs	r3, #0
 8002062:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002064:	2301      	movs	r3, #1
 8002066:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002068:	2300      	movs	r3, #0
 800206a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 2;
 800206c:	2302      	movs	r3, #2
 800206e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002070:	f107 030c 	add.w	r3, r7, #12
 8002074:	4619      	mov	r1, r3
 8002076:	480d      	ldr	r0, [pc, #52]	@ (80020ac <MX_TIM3_Init+0xa4>)
 8002078:	f006 fb24 	bl	80086c4 <HAL_TIM_Encoder_Init>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8002082:	f002 f8b9 	bl	80041f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002086:	2300      	movs	r3, #0
 8002088:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800208a:	2300      	movs	r3, #0
 800208c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800208e:	463b      	mov	r3, r7
 8002090:	4619      	mov	r1, r3
 8002092:	4806      	ldr	r0, [pc, #24]	@ (80020ac <MX_TIM3_Init+0xa4>)
 8002094:	f007 fecc 	bl	8009e30 <HAL_TIMEx_MasterConfigSynchronization>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d001      	beq.n	80020a2 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800209e:	f002 f8ab 	bl	80041f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80020a2:	bf00      	nop
 80020a4:	3730      	adds	r7, #48	@ 0x30
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	200004ac 	.word	0x200004ac
 80020b0:	40000400 	.word	0x40000400

080020b4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b08e      	sub	sp, #56	@ 0x38
 80020b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020ba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80020be:	2200      	movs	r2, #0
 80020c0:	601a      	str	r2, [r3, #0]
 80020c2:	605a      	str	r2, [r3, #4]
 80020c4:	609a      	str	r2, [r3, #8]
 80020c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020c8:	f107 031c 	add.w	r3, r7, #28
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
 80020d0:	605a      	str	r2, [r3, #4]
 80020d2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020d4:	463b      	mov	r3, r7
 80020d6:	2200      	movs	r2, #0
 80020d8:	601a      	str	r2, [r3, #0]
 80020da:	605a      	str	r2, [r3, #4]
 80020dc:	609a      	str	r2, [r3, #8]
 80020de:	60da      	str	r2, [r3, #12]
 80020e0:	611a      	str	r2, [r3, #16]
 80020e2:	615a      	str	r2, [r3, #20]
 80020e4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80020e6:	4b2d      	ldr	r3, [pc, #180]	@ (800219c <MX_TIM4_Init+0xe8>)
 80020e8:	4a2d      	ldr	r2, [pc, #180]	@ (80021a0 <MX_TIM4_Init+0xec>)
 80020ea:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1;
 80020ec:	4b2b      	ldr	r3, [pc, #172]	@ (800219c <MX_TIM4_Init+0xe8>)
 80020ee:	2201      	movs	r2, #1
 80020f0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020f2:	4b2a      	ldr	r3, [pc, #168]	@ (800219c <MX_TIM4_Init+0xe8>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 42499;
 80020f8:	4b28      	ldr	r3, [pc, #160]	@ (800219c <MX_TIM4_Init+0xe8>)
 80020fa:	f24a 6203 	movw	r2, #42499	@ 0xa603
 80020fe:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002100:	4b26      	ldr	r3, [pc, #152]	@ (800219c <MX_TIM4_Init+0xe8>)
 8002102:	2200      	movs	r2, #0
 8002104:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002106:	4b25      	ldr	r3, [pc, #148]	@ (800219c <MX_TIM4_Init+0xe8>)
 8002108:	2200      	movs	r2, #0
 800210a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800210c:	4823      	ldr	r0, [pc, #140]	@ (800219c <MX_TIM4_Init+0xe8>)
 800210e:	f005 ff17 	bl	8007f40 <HAL_TIM_Base_Init>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d001      	beq.n	800211c <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8002118:	f002 f86e 	bl	80041f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800211c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002120:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002122:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002126:	4619      	mov	r1, r3
 8002128:	481c      	ldr	r0, [pc, #112]	@ (800219c <MX_TIM4_Init+0xe8>)
 800212a:	f006 fe9b 	bl	8008e64 <HAL_TIM_ConfigClockSource>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d001      	beq.n	8002138 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8002134:	f002 f860 	bl	80041f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002138:	4818      	ldr	r0, [pc, #96]	@ (800219c <MX_TIM4_Init+0xe8>)
 800213a:	f006 f84d 	bl	80081d8 <HAL_TIM_PWM_Init>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d001      	beq.n	8002148 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8002144:	f002 f858 	bl	80041f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002148:	2300      	movs	r3, #0
 800214a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800214c:	2300      	movs	r3, #0
 800214e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002150:	f107 031c 	add.w	r3, r7, #28
 8002154:	4619      	mov	r1, r3
 8002156:	4811      	ldr	r0, [pc, #68]	@ (800219c <MX_TIM4_Init+0xe8>)
 8002158:	f007 fe6a 	bl	8009e30 <HAL_TIMEx_MasterConfigSynchronization>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d001      	beq.n	8002166 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8002162:	f002 f849 	bl	80041f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002166:	2360      	movs	r3, #96	@ 0x60
 8002168:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800216a:	2300      	movs	r3, #0
 800216c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800216e:	2300      	movs	r3, #0
 8002170:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002172:	2300      	movs	r3, #0
 8002174:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002176:	463b      	mov	r3, r7
 8002178:	2200      	movs	r2, #0
 800217a:	4619      	mov	r1, r3
 800217c:	4807      	ldr	r0, [pc, #28]	@ (800219c <MX_TIM4_Init+0xe8>)
 800217e:	f006 fd5d 	bl	8008c3c <HAL_TIM_PWM_ConfigChannel>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d001      	beq.n	800218c <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8002188:	f002 f836 	bl	80041f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800218c:	4803      	ldr	r0, [pc, #12]	@ (800219c <MX_TIM4_Init+0xe8>)
 800218e:	f002 f9d9 	bl	8004544 <HAL_TIM_MspPostInit>

}
 8002192:	bf00      	nop
 8002194:	3738      	adds	r7, #56	@ 0x38
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	20000578 	.word	0x20000578
 80021a0:	40000800 	.word	0x40000800

080021a4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b088      	sub	sp, #32
 80021a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021aa:	f107 0310 	add.w	r3, r7, #16
 80021ae:	2200      	movs	r2, #0
 80021b0:	601a      	str	r2, [r3, #0]
 80021b2:	605a      	str	r2, [r3, #4]
 80021b4:	609a      	str	r2, [r3, #8]
 80021b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021b8:	1d3b      	adds	r3, r7, #4
 80021ba:	2200      	movs	r2, #0
 80021bc:	601a      	str	r2, [r3, #0]
 80021be:	605a      	str	r2, [r3, #4]
 80021c0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80021c2:	4b1d      	ldr	r3, [pc, #116]	@ (8002238 <MX_TIM5_Init+0x94>)
 80021c4:	4a1d      	ldr	r2, [pc, #116]	@ (800223c <MX_TIM5_Init+0x98>)
 80021c6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 80021c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002238 <MX_TIM5_Init+0x94>)
 80021ca:	22a9      	movs	r2, #169	@ 0xa9
 80021cc:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021ce:	4b1a      	ldr	r3, [pc, #104]	@ (8002238 <MX_TIM5_Init+0x94>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80021d4:	4b18      	ldr	r3, [pc, #96]	@ (8002238 <MX_TIM5_Init+0x94>)
 80021d6:	f04f 32ff 	mov.w	r2, #4294967295
 80021da:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021dc:	4b16      	ldr	r3, [pc, #88]	@ (8002238 <MX_TIM5_Init+0x94>)
 80021de:	2200      	movs	r2, #0
 80021e0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021e2:	4b15      	ldr	r3, [pc, #84]	@ (8002238 <MX_TIM5_Init+0x94>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80021e8:	4813      	ldr	r0, [pc, #76]	@ (8002238 <MX_TIM5_Init+0x94>)
 80021ea:	f005 fea9 	bl	8007f40 <HAL_TIM_Base_Init>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d001      	beq.n	80021f8 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80021f4:	f002 f800 	bl	80041f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021fc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80021fe:	f107 0310 	add.w	r3, r7, #16
 8002202:	4619      	mov	r1, r3
 8002204:	480c      	ldr	r0, [pc, #48]	@ (8002238 <MX_TIM5_Init+0x94>)
 8002206:	f006 fe2d 	bl	8008e64 <HAL_TIM_ConfigClockSource>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d001      	beq.n	8002214 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8002210:	f001 fff2 	bl	80041f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002214:	2320      	movs	r3, #32
 8002216:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002218:	2300      	movs	r3, #0
 800221a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800221c:	1d3b      	adds	r3, r7, #4
 800221e:	4619      	mov	r1, r3
 8002220:	4805      	ldr	r0, [pc, #20]	@ (8002238 <MX_TIM5_Init+0x94>)
 8002222:	f007 fe05 	bl	8009e30 <HAL_TIMEx_MasterConfigSynchronization>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d001      	beq.n	8002230 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 800222c:	f001 ffe4 	bl	80041f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002230:	bf00      	nop
 8002232:	3720      	adds	r7, #32
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}
 8002238:	20000644 	.word	0x20000644
 800223c:	40000c00 	.word	0x40000c00

08002240 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b084      	sub	sp, #16
 8002244:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002246:	1d3b      	adds	r3, r7, #4
 8002248:	2200      	movs	r2, #0
 800224a:	601a      	str	r2, [r3, #0]
 800224c:	605a      	str	r2, [r3, #4]
 800224e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002250:	4b15      	ldr	r3, [pc, #84]	@ (80022a8 <MX_TIM6_Init+0x68>)
 8002252:	4a16      	ldr	r2, [pc, #88]	@ (80022ac <MX_TIM6_Init+0x6c>)
 8002254:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16999;
 8002256:	4b14      	ldr	r3, [pc, #80]	@ (80022a8 <MX_TIM6_Init+0x68>)
 8002258:	f244 2267 	movw	r2, #16999	@ 0x4267
 800225c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800225e:	4b12      	ldr	r3, [pc, #72]	@ (80022a8 <MX_TIM6_Init+0x68>)
 8002260:	2200      	movs	r2, #0
 8002262:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1999;
 8002264:	4b10      	ldr	r3, [pc, #64]	@ (80022a8 <MX_TIM6_Init+0x68>)
 8002266:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 800226a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800226c:	4b0e      	ldr	r3, [pc, #56]	@ (80022a8 <MX_TIM6_Init+0x68>)
 800226e:	2200      	movs	r2, #0
 8002270:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002272:	480d      	ldr	r0, [pc, #52]	@ (80022a8 <MX_TIM6_Init+0x68>)
 8002274:	f005 fe64 	bl	8007f40 <HAL_TIM_Base_Init>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d001      	beq.n	8002282 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800227e:	f001 ffbb 	bl	80041f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002282:	2300      	movs	r3, #0
 8002284:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002286:	2300      	movs	r3, #0
 8002288:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800228a:	1d3b      	adds	r3, r7, #4
 800228c:	4619      	mov	r1, r3
 800228e:	4806      	ldr	r0, [pc, #24]	@ (80022a8 <MX_TIM6_Init+0x68>)
 8002290:	f007 fdce 	bl	8009e30 <HAL_TIMEx_MasterConfigSynchronization>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 800229a:	f001 ffad 	bl	80041f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800229e:	bf00      	nop
 80022a0:	3710      	adds	r7, #16
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	20000710 	.word	0x20000710
 80022ac:	40001000 	.word	0x40001000

080022b0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b088      	sub	sp, #32
 80022b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022b6:	f107 0310 	add.w	r3, r7, #16
 80022ba:	2200      	movs	r2, #0
 80022bc:	601a      	str	r2, [r3, #0]
 80022be:	605a      	str	r2, [r3, #4]
 80022c0:	609a      	str	r2, [r3, #8]
 80022c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022c4:	1d3b      	adds	r3, r7, #4
 80022c6:	2200      	movs	r2, #0
 80022c8:	601a      	str	r2, [r3, #0]
 80022ca:	605a      	str	r2, [r3, #4]
 80022cc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80022ce:	4b20      	ldr	r3, [pc, #128]	@ (8002350 <MX_TIM8_Init+0xa0>)
 80022d0:	4a20      	ldr	r2, [pc, #128]	@ (8002354 <MX_TIM8_Init+0xa4>)
 80022d2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 169;
 80022d4:	4b1e      	ldr	r3, [pc, #120]	@ (8002350 <MX_TIM8_Init+0xa0>)
 80022d6:	22a9      	movs	r2, #169	@ 0xa9
 80022d8:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022da:	4b1d      	ldr	r3, [pc, #116]	@ (8002350 <MX_TIM8_Init+0xa0>)
 80022dc:	2200      	movs	r2, #0
 80022de:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80022e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002350 <MX_TIM8_Init+0xa0>)
 80022e2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80022e6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022e8:	4b19      	ldr	r3, [pc, #100]	@ (8002350 <MX_TIM8_Init+0xa0>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80022ee:	4b18      	ldr	r3, [pc, #96]	@ (8002350 <MX_TIM8_Init+0xa0>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022f4:	4b16      	ldr	r3, [pc, #88]	@ (8002350 <MX_TIM8_Init+0xa0>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80022fa:	4815      	ldr	r0, [pc, #84]	@ (8002350 <MX_TIM8_Init+0xa0>)
 80022fc:	f005 fe20 	bl	8007f40 <HAL_TIM_Base_Init>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d001      	beq.n	800230a <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8002306:	f001 ff77 	bl	80041f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800230a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800230e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002310:	f107 0310 	add.w	r3, r7, #16
 8002314:	4619      	mov	r1, r3
 8002316:	480e      	ldr	r0, [pc, #56]	@ (8002350 <MX_TIM8_Init+0xa0>)
 8002318:	f006 fda4 	bl	8008e64 <HAL_TIM_ConfigClockSource>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8002322:	f001 ff69 	bl	80041f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002326:	2300      	movs	r3, #0
 8002328:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800232a:	2300      	movs	r3, #0
 800232c:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800232e:	2300      	movs	r3, #0
 8002330:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002332:	1d3b      	adds	r3, r7, #4
 8002334:	4619      	mov	r1, r3
 8002336:	4806      	ldr	r0, [pc, #24]	@ (8002350 <MX_TIM8_Init+0xa0>)
 8002338:	f007 fd7a 	bl	8009e30 <HAL_TIMEx_MasterConfigSynchronization>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d001      	beq.n	8002346 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8002342:	f001 ff59 	bl	80041f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8002346:	bf00      	nop
 8002348:	3720      	adds	r7, #32
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	200007dc 	.word	0x200007dc
 8002354:	40013400 	.word	0x40013400

08002358 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800235c:	4b14      	ldr	r3, [pc, #80]	@ (80023b0 <MX_TIM16_Init+0x58>)
 800235e:	4a15      	ldr	r2, [pc, #84]	@ (80023b4 <MX_TIM16_Init+0x5c>)
 8002360:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 8002362:	4b13      	ldr	r3, [pc, #76]	@ (80023b0 <MX_TIM16_Init+0x58>)
 8002364:	22a9      	movs	r2, #169	@ 0xa9
 8002366:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002368:	4b11      	ldr	r3, [pc, #68]	@ (80023b0 <MX_TIM16_Init+0x58>)
 800236a:	2200      	movs	r2, #0
 800236c:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1145;
 800236e:	4b10      	ldr	r3, [pc, #64]	@ (80023b0 <MX_TIM16_Init+0x58>)
 8002370:	f240 4279 	movw	r2, #1145	@ 0x479
 8002374:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002376:	4b0e      	ldr	r3, [pc, #56]	@ (80023b0 <MX_TIM16_Init+0x58>)
 8002378:	2200      	movs	r2, #0
 800237a:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800237c:	4b0c      	ldr	r3, [pc, #48]	@ (80023b0 <MX_TIM16_Init+0x58>)
 800237e:	2200      	movs	r2, #0
 8002380:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002382:	4b0b      	ldr	r3, [pc, #44]	@ (80023b0 <MX_TIM16_Init+0x58>)
 8002384:	2200      	movs	r2, #0
 8002386:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8002388:	4809      	ldr	r0, [pc, #36]	@ (80023b0 <MX_TIM16_Init+0x58>)
 800238a:	f005 fdd9 	bl	8007f40 <HAL_TIM_Base_Init>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d001      	beq.n	8002398 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8002394:	f001 ff30 	bl	80041f8 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 8002398:	2108      	movs	r1, #8
 800239a:	4805      	ldr	r0, [pc, #20]	@ (80023b0 <MX_TIM16_Init+0x58>)
 800239c:	f006 f89c 	bl	80084d8 <HAL_TIM_OnePulse_Init>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d001      	beq.n	80023aa <MX_TIM16_Init+0x52>
  {
    Error_Handler();
 80023a6:	f001 ff27 	bl	80041f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80023aa:	bf00      	nop
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	200008a8 	.word	0x200008a8
 80023b4:	40014400 	.word	0x40014400

080023b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80023bc:	4b23      	ldr	r3, [pc, #140]	@ (800244c <MX_USART2_UART_Init+0x94>)
 80023be:	4a24      	ldr	r2, [pc, #144]	@ (8002450 <MX_USART2_UART_Init+0x98>)
 80023c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 80023c2:	4b22      	ldr	r3, [pc, #136]	@ (800244c <MX_USART2_UART_Init+0x94>)
 80023c4:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 80023c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 80023ca:	4b20      	ldr	r3, [pc, #128]	@ (800244c <MX_USART2_UART_Init+0x94>)
 80023cc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80023d0:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80023d2:	4b1e      	ldr	r3, [pc, #120]	@ (800244c <MX_USART2_UART_Init+0x94>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 80023d8:	4b1c      	ldr	r3, [pc, #112]	@ (800244c <MX_USART2_UART_Init+0x94>)
 80023da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80023de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80023e0:	4b1a      	ldr	r3, [pc, #104]	@ (800244c <MX_USART2_UART_Init+0x94>)
 80023e2:	220c      	movs	r2, #12
 80023e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023e6:	4b19      	ldr	r3, [pc, #100]	@ (800244c <MX_USART2_UART_Init+0x94>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80023ec:	4b17      	ldr	r3, [pc, #92]	@ (800244c <MX_USART2_UART_Init+0x94>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80023f2:	4b16      	ldr	r3, [pc, #88]	@ (800244c <MX_USART2_UART_Init+0x94>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80023f8:	4b14      	ldr	r3, [pc, #80]	@ (800244c <MX_USART2_UART_Init+0x94>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80023fe:	4b13      	ldr	r3, [pc, #76]	@ (800244c <MX_USART2_UART_Init+0x94>)
 8002400:	2200      	movs	r2, #0
 8002402:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002404:	4811      	ldr	r0, [pc, #68]	@ (800244c <MX_USART2_UART_Init+0x94>)
 8002406:	f007 fdf9 	bl	8009ffc <HAL_UART_Init>
 800240a:	4603      	mov	r3, r0
 800240c:	2b00      	cmp	r3, #0
 800240e:	d001      	beq.n	8002414 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 8002410:	f001 fef2 	bl	80041f8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002414:	2100      	movs	r1, #0
 8002416:	480d      	ldr	r0, [pc, #52]	@ (800244c <MX_USART2_UART_Init+0x94>)
 8002418:	f009 fc19 	bl	800bc4e <HAL_UARTEx_SetTxFifoThreshold>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	d001      	beq.n	8002426 <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 8002422:	f001 fee9 	bl	80041f8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002426:	2100      	movs	r1, #0
 8002428:	4808      	ldr	r0, [pc, #32]	@ (800244c <MX_USART2_UART_Init+0x94>)
 800242a:	f009 fc4e 	bl	800bcca <HAL_UARTEx_SetRxFifoThreshold>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d001      	beq.n	8002438 <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 8002434:	f001 fee0 	bl	80041f8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002438:	4804      	ldr	r0, [pc, #16]	@ (800244c <MX_USART2_UART_Init+0x94>)
 800243a:	f009 fbcf 	bl	800bbdc <HAL_UARTEx_DisableFifoMode>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d001      	beq.n	8002448 <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 8002444:	f001 fed8 	bl	80041f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002448:	bf00      	nop
 800244a:	bd80      	pop	{r7, pc}
 800244c:	20000974 	.word	0x20000974
 8002450:	40004400 	.word	0x40004400

08002454 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b082      	sub	sp, #8
 8002458:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800245a:	4b1a      	ldr	r3, [pc, #104]	@ (80024c4 <MX_DMA_Init+0x70>)
 800245c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800245e:	4a19      	ldr	r2, [pc, #100]	@ (80024c4 <MX_DMA_Init+0x70>)
 8002460:	f043 0304 	orr.w	r3, r3, #4
 8002464:	6493      	str	r3, [r2, #72]	@ 0x48
 8002466:	4b17      	ldr	r3, [pc, #92]	@ (80024c4 <MX_DMA_Init+0x70>)
 8002468:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800246a:	f003 0304 	and.w	r3, r3, #4
 800246e:	607b      	str	r3, [r7, #4]
 8002470:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002472:	4b14      	ldr	r3, [pc, #80]	@ (80024c4 <MX_DMA_Init+0x70>)
 8002474:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002476:	4a13      	ldr	r2, [pc, #76]	@ (80024c4 <MX_DMA_Init+0x70>)
 8002478:	f043 0301 	orr.w	r3, r3, #1
 800247c:	6493      	str	r3, [r2, #72]	@ 0x48
 800247e:	4b11      	ldr	r3, [pc, #68]	@ (80024c4 <MX_DMA_Init+0x70>)
 8002480:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002482:	f003 0301 	and.w	r3, r3, #1
 8002486:	603b      	str	r3, [r7, #0]
 8002488:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800248a:	2200      	movs	r2, #0
 800248c:	2100      	movs	r1, #0
 800248e:	200b      	movs	r0, #11
 8002490:	f003 ffdb 	bl	800644a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002494:	200b      	movs	r0, #11
 8002496:	f003 fff2 	bl	800647e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800249a:	2200      	movs	r2, #0
 800249c:	2100      	movs	r1, #0
 800249e:	200c      	movs	r0, #12
 80024a0:	f003 ffd3 	bl	800644a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80024a4:	200c      	movs	r0, #12
 80024a6:	f003 ffea 	bl	800647e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80024aa:	2200      	movs	r2, #0
 80024ac:	2100      	movs	r1, #0
 80024ae:	200d      	movs	r0, #13
 80024b0:	f003 ffcb 	bl	800644a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80024b4:	200d      	movs	r0, #13
 80024b6:	f003 ffe2 	bl	800647e <HAL_NVIC_EnableIRQ>

}
 80024ba:	bf00      	nop
 80024bc:	3708      	adds	r7, #8
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	40021000 	.word	0x40021000

080024c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b08a      	sub	sp, #40	@ 0x28
 80024cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ce:	f107 0314 	add.w	r3, r7, #20
 80024d2:	2200      	movs	r2, #0
 80024d4:	601a      	str	r2, [r3, #0]
 80024d6:	605a      	str	r2, [r3, #4]
 80024d8:	609a      	str	r2, [r3, #8]
 80024da:	60da      	str	r2, [r3, #12]
 80024dc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024de:	4b6b      	ldr	r3, [pc, #428]	@ (800268c <MX_GPIO_Init+0x1c4>)
 80024e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024e2:	4a6a      	ldr	r2, [pc, #424]	@ (800268c <MX_GPIO_Init+0x1c4>)
 80024e4:	f043 0304 	orr.w	r3, r3, #4
 80024e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024ea:	4b68      	ldr	r3, [pc, #416]	@ (800268c <MX_GPIO_Init+0x1c4>)
 80024ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024ee:	f003 0304 	and.w	r3, r3, #4
 80024f2:	613b      	str	r3, [r7, #16]
 80024f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80024f6:	4b65      	ldr	r3, [pc, #404]	@ (800268c <MX_GPIO_Init+0x1c4>)
 80024f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024fa:	4a64      	ldr	r2, [pc, #400]	@ (800268c <MX_GPIO_Init+0x1c4>)
 80024fc:	f043 0320 	orr.w	r3, r3, #32
 8002500:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002502:	4b62      	ldr	r3, [pc, #392]	@ (800268c <MX_GPIO_Init+0x1c4>)
 8002504:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002506:	f003 0320 	and.w	r3, r3, #32
 800250a:	60fb      	str	r3, [r7, #12]
 800250c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800250e:	4b5f      	ldr	r3, [pc, #380]	@ (800268c <MX_GPIO_Init+0x1c4>)
 8002510:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002512:	4a5e      	ldr	r2, [pc, #376]	@ (800268c <MX_GPIO_Init+0x1c4>)
 8002514:	f043 0301 	orr.w	r3, r3, #1
 8002518:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800251a:	4b5c      	ldr	r3, [pc, #368]	@ (800268c <MX_GPIO_Init+0x1c4>)
 800251c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800251e:	f003 0301 	and.w	r3, r3, #1
 8002522:	60bb      	str	r3, [r7, #8]
 8002524:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002526:	4b59      	ldr	r3, [pc, #356]	@ (800268c <MX_GPIO_Init+0x1c4>)
 8002528:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800252a:	4a58      	ldr	r2, [pc, #352]	@ (800268c <MX_GPIO_Init+0x1c4>)
 800252c:	f043 0302 	orr.w	r3, r3, #2
 8002530:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002532:	4b56      	ldr	r3, [pc, #344]	@ (800268c <MX_GPIO_Init+0x1c4>)
 8002534:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002536:	f003 0302 	and.w	r3, r3, #2
 800253a:	607b      	str	r3, [r7, #4]
 800253c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LAMP1_Pin|LAMP2_Pin|PUSH_Pin|Vacuum_Pin, GPIO_PIN_RESET);
 800253e:	2200      	movs	r2, #0
 8002540:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 8002544:	4852      	ldr	r0, [pc, #328]	@ (8002690 <MX_GPIO_Init+0x1c8>)
 8002546:	f004 fc81 	bl	8006e4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DirectionMotor_Pin|AnotherDMotor_Pin|LD2_Pin, GPIO_PIN_RESET);
 800254a:	2200      	movs	r2, #0
 800254c:	2123      	movs	r1, #35	@ 0x23
 800254e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002552:	f004 fc7b 	bl	8006e4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PULL_GPIO_Port, PULL_Pin, GPIO_PIN_SET);
 8002556:	2201      	movs	r2, #1
 8002558:	2120      	movs	r1, #32
 800255a:	484d      	ldr	r0, [pc, #308]	@ (8002690 <MX_GPIO_Init+0x1c8>)
 800255c:	f004 fc76 	bl	8006e4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002560:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002564:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002566:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800256a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800256c:	2300      	movs	r3, #0
 800256e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002570:	f107 0314 	add.w	r3, r7, #20
 8002574:	4619      	mov	r1, r3
 8002576:	4846      	ldr	r0, [pc, #280]	@ (8002690 <MX_GPIO_Init+0x1c8>)
 8002578:	f004 face 	bl	8006b18 <HAL_GPIO_Init>

  /*Configure GPIO pins : SWJoy_Pin LeadSW1_Pin Floor4_Pin */
  GPIO_InitStruct.Pin = SWJoy_Pin|LeadSW1_Pin|Floor4_Pin;
 800257c:	2383      	movs	r3, #131	@ 0x83
 800257e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002580:	2300      	movs	r3, #0
 8002582:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002584:	2301      	movs	r3, #1
 8002586:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002588:	f107 0314 	add.w	r3, r7, #20
 800258c:	4619      	mov	r1, r3
 800258e:	4840      	ldr	r0, [pc, #256]	@ (8002690 <MX_GPIO_Init+0x1c8>)
 8002590:	f004 fac2 	bl	8006b18 <HAL_GPIO_Init>

  /*Configure GPIO pins : LAMP1_Pin LAMP2_Pin PULL_Pin PUSH_Pin
                           Vacuum_Pin */
  GPIO_InitStruct.Pin = LAMP1_Pin|LAMP2_Pin|PULL_Pin|PUSH_Pin
 8002594:	f44f 73b6 	mov.w	r3, #364	@ 0x16c
 8002598:	617b      	str	r3, [r7, #20]
                          |Vacuum_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800259a:	2301      	movs	r3, #1
 800259c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800259e:	2300      	movs	r3, #0
 80025a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025a2:	2300      	movs	r3, #0
 80025a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025a6:	f107 0314 	add.w	r3, r7, #20
 80025aa:	4619      	mov	r1, r3
 80025ac:	4838      	ldr	r0, [pc, #224]	@ (8002690 <MX_GPIO_Init+0x1c8>)
 80025ae:	f004 fab3 	bl	8006b18 <HAL_GPIO_Init>

  /*Configure GPIO pins : DirectionMotor_Pin AnotherDMotor_Pin LD2_Pin */
  GPIO_InitStruct.Pin = DirectionMotor_Pin|AnotherDMotor_Pin|LD2_Pin;
 80025b2:	2323      	movs	r3, #35	@ 0x23
 80025b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025b6:	2301      	movs	r3, #1
 80025b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ba:	2300      	movs	r3, #0
 80025bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025be:	2300      	movs	r3, #0
 80025c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025c2:	f107 0314 	add.w	r3, r7, #20
 80025c6:	4619      	mov	r1, r3
 80025c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025cc:	f004 faa4 	bl	8006b18 <HAL_GPIO_Init>

  /*Configure GPIO pin : ResetSw_Pin */
  GPIO_InitStruct.Pin = ResetSw_Pin;
 80025d0:	2310      	movs	r3, #16
 80025d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025d4:	2300      	movs	r3, #0
 80025d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d8:	2300      	movs	r3, #0
 80025da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ResetSw_GPIO_Port, &GPIO_InitStruct);
 80025dc:	f107 0314 	add.w	r3, r7, #20
 80025e0:	4619      	mov	r1, r3
 80025e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025e6:	f004 fa97 	bl	8006b18 <HAL_GPIO_Init>

  /*Configure GPIO pins : LeadSW2_Pin Floor1_Pin Floor5_Pin */
  GPIO_InitStruct.Pin = LeadSW2_Pin|Floor1_Pin|Floor5_Pin;
 80025ea:	f240 4341 	movw	r3, #1089	@ 0x441
 80025ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025f0:	2300      	movs	r3, #0
 80025f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80025f4:	2301      	movs	r3, #1
 80025f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025f8:	f107 0314 	add.w	r3, r7, #20
 80025fc:	4619      	mov	r1, r3
 80025fe:	4825      	ldr	r0, [pc, #148]	@ (8002694 <MX_GPIO_Init+0x1cc>)
 8002600:	f004 fa8a 	bl	8006b18 <HAL_GPIO_Init>

  /*Configure GPIO pin : EmergencySw_Pin */
  GPIO_InitStruct.Pin = EmergencySw_Pin;
 8002604:	2304      	movs	r3, #4
 8002606:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002608:	2300      	movs	r3, #0
 800260a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800260c:	2300      	movs	r3, #0
 800260e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(EmergencySw_GPIO_Port, &GPIO_InitStruct);
 8002610:	f107 0314 	add.w	r3, r7, #20
 8002614:	4619      	mov	r1, r3
 8002616:	481f      	ldr	r0, [pc, #124]	@ (8002694 <MX_GPIO_Init+0x1cc>)
 8002618:	f004 fa7e 	bl	8006b18 <HAL_GPIO_Init>

  /*Configure GPIO pins : Floor2_Pin Floor3_Pin HomeButton_Pin */
  GPIO_InitStruct.Pin = Floor2_Pin|Floor3_Pin|HomeButton_Pin;
 800261c:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8002620:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002622:	2300      	movs	r3, #0
 8002624:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002626:	2301      	movs	r3, #1
 8002628:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800262a:	f107 0314 	add.w	r3, r7, #20
 800262e:	4619      	mov	r1, r3
 8002630:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002634:	f004 fa70 	bl	8006b18 <HAL_GPIO_Init>

  /*Configure GPIO pins : Lowerprox_Pin UpperProx_Pin */
  GPIO_InitStruct.Pin = Lowerprox_Pin|UpperProx_Pin;
 8002638:	2330      	movs	r3, #48	@ 0x30
 800263a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800263c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002640:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002642:	2301      	movs	r3, #1
 8002644:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002646:	f107 0314 	add.w	r3, r7, #20
 800264a:	4619      	mov	r1, r3
 800264c:	4811      	ldr	r0, [pc, #68]	@ (8002694 <MX_GPIO_Init+0x1cc>)
 800264e:	f004 fa63 	bl	8006b18 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8002652:	2200      	movs	r2, #0
 8002654:	2100      	movs	r1, #0
 8002656:	200a      	movs	r0, #10
 8002658:	f003 fef7 	bl	800644a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800265c:	200a      	movs	r0, #10
 800265e:	f003 ff0e 	bl	800647e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002662:	2200      	movs	r2, #0
 8002664:	2100      	movs	r1, #0
 8002666:	2017      	movs	r0, #23
 8002668:	f003 feef 	bl	800644a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800266c:	2017      	movs	r0, #23
 800266e:	f003 ff06 	bl	800647e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002672:	2200      	movs	r2, #0
 8002674:	2100      	movs	r1, #0
 8002676:	2028      	movs	r0, #40	@ 0x28
 8002678:	f003 fee7 	bl	800644a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800267c:	2028      	movs	r0, #40	@ 0x28
 800267e:	f003 fefe 	bl	800647e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002682:	bf00      	nop
 8002684:	3728      	adds	r7, #40	@ 0x28
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	40021000 	.word	0x40021000
 8002690:	48000800 	.word	0x48000800
 8002694:	48000400 	.word	0x48000400

08002698 <Joy_Averaged>:

/* USER CODE BEGIN 4 */
void Joy_Averaged()
{
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
	for (int i = 0; i < 20; i++)
 800269e:	2300      	movs	r3, #0
 80026a0:	607b      	str	r3, [r7, #4]
 80026a2:	e017      	b.n	80026d4 <Joy_Averaged+0x3c>
	{
		joySum[0] += joyAnalogRead[2*i];
 80026a4:	4b21      	ldr	r3, [pc, #132]	@ (800272c <Joy_Averaged+0x94>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	687a      	ldr	r2, [r7, #4]
 80026aa:	0052      	lsls	r2, r2, #1
 80026ac:	4920      	ldr	r1, [pc, #128]	@ (8002730 <Joy_Averaged+0x98>)
 80026ae:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80026b2:	4413      	add	r3, r2
 80026b4:	4a1d      	ldr	r2, [pc, #116]	@ (800272c <Joy_Averaged+0x94>)
 80026b6:	6013      	str	r3, [r2, #0]
		joySum[1] += joyAnalogRead[1+(2*i)];
 80026b8:	4b1c      	ldr	r3, [pc, #112]	@ (800272c <Joy_Averaged+0x94>)
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	0052      	lsls	r2, r2, #1
 80026c0:	3201      	adds	r2, #1
 80026c2:	491b      	ldr	r1, [pc, #108]	@ (8002730 <Joy_Averaged+0x98>)
 80026c4:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80026c8:	4413      	add	r3, r2
 80026ca:	4a18      	ldr	r2, [pc, #96]	@ (800272c <Joy_Averaged+0x94>)
 80026cc:	6053      	str	r3, [r2, #4]
	for (int i = 0; i < 20; i++)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	3301      	adds	r3, #1
 80026d2:	607b      	str	r3, [r7, #4]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2b13      	cmp	r3, #19
 80026d8:	dde4      	ble.n	80026a4 <Joy_Averaged+0xc>
	}

	for (int i = 0; i < 2; i++)
 80026da:	2300      	movs	r3, #0
 80026dc:	603b      	str	r3, [r7, #0]
 80026de:	e014      	b.n	800270a <Joy_Averaged+0x72>
	{
		joyAvg[i] = joySum[i] / 20;
 80026e0:	4a12      	ldr	r2, [pc, #72]	@ (800272c <Joy_Averaged+0x94>)
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026e8:	4a12      	ldr	r2, [pc, #72]	@ (8002734 <Joy_Averaged+0x9c>)
 80026ea:	fba2 2303 	umull	r2, r3, r2, r3
 80026ee:	091b      	lsrs	r3, r3, #4
 80026f0:	b299      	uxth	r1, r3
 80026f2:	4a11      	ldr	r2, [pc, #68]	@ (8002738 <Joy_Averaged+0xa0>)
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		joySum[i] = 0;
 80026fa:	4a0c      	ldr	r2, [pc, #48]	@ (800272c <Joy_Averaged+0x94>)
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	2100      	movs	r1, #0
 8002700:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 2; i++)
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	3301      	adds	r3, #1
 8002708:	603b      	str	r3, [r7, #0]
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	2b01      	cmp	r3, #1
 800270e:	dde7      	ble.n	80026e0 <Joy_Averaged+0x48>
	}

	joyX = joyAvg[0];
 8002710:	4b09      	ldr	r3, [pc, #36]	@ (8002738 <Joy_Averaged+0xa0>)
 8002712:	881a      	ldrh	r2, [r3, #0]
 8002714:	4b09      	ldr	r3, [pc, #36]	@ (800273c <Joy_Averaged+0xa4>)
 8002716:	801a      	strh	r2, [r3, #0]
	joyY = joyAvg[1];
 8002718:	4b07      	ldr	r3, [pc, #28]	@ (8002738 <Joy_Averaged+0xa0>)
 800271a:	885a      	ldrh	r2, [r3, #2]
 800271c:	4b08      	ldr	r3, [pc, #32]	@ (8002740 <Joy_Averaged+0xa8>)
 800271e:	801a      	strh	r2, [r3, #0]
}
 8002720:	bf00      	nop
 8002722:	370c      	adds	r7, #12
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr
 800272c:	20001340 	.word	0x20001340
 8002730:	200012e8 	.word	0x200012e8
 8002734:	cccccccd 	.word	0xcccccccd
 8002738:	2000133c 	.word	0x2000133c
 800273c:	20001348 	.word	0x20001348
 8002740:	2000134a 	.word	0x2000134a

08002744 <Joy_State>:
void Joy_State()
{
 8002744:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002748:	b086      	sub	sp, #24
 800274a:	af00      	add	r7, sp, #0
joySW = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0);
 800274c:	2101      	movs	r1, #1
 800274e:	48af      	ldr	r0, [pc, #700]	@ (8002a0c <Joy_State+0x2c8>)
 8002750:	f004 fb64 	bl	8006e1c <HAL_GPIO_ReadPin>
 8002754:	4603      	mov	r3, r0
 8002756:	4aae      	ldr	r2, [pc, #696]	@ (8002a10 <Joy_State+0x2cc>)
 8002758:	7013      	strb	r3, [r2, #0]
if(state == 0)
 800275a:	4bae      	ldr	r3, [pc, #696]	@ (8002a14 <Joy_State+0x2d0>)
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d14a      	bne.n	80027f8 <Joy_State+0xb4>
	if (joyY > 3000)
	{
//		__HAL_TIM_SET_COUNTER(&htim3, 0);
	}
	static uint64_t timestamp4 =0;
	if(timestamp4 < HAL_GetTick())
 8002762:	f002 f913 	bl	800498c <HAL_GetTick>
 8002766:	4603      	mov	r3, r0
 8002768:	2200      	movs	r2, #0
 800276a:	469a      	mov	sl, r3
 800276c:	4693      	mov	fp, r2
 800276e:	4baa      	ldr	r3, [pc, #680]	@ (8002a18 <Joy_State+0x2d4>)
 8002770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002774:	4552      	cmp	r2, sl
 8002776:	eb73 030b 	sbcs.w	r3, r3, fp
 800277a:	f080 8105 	bcs.w	8002988 <Joy_State+0x244>
	{
		if(joyX > 3000)
 800277e:	4ba7      	ldr	r3, [pc, #668]	@ (8002a1c <Joy_State+0x2d8>)
 8002780:	881b      	ldrh	r3, [r3, #0]
 8002782:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002786:	4293      	cmp	r3, r2
 8002788:	d909      	bls.n	800279e <Joy_State+0x5a>
		{
			X_Actual_Position = X_Actual_Position-10;
 800278a:	4ba5      	ldr	r3, [pc, #660]	@ (8002a20 <Joy_State+0x2dc>)
 800278c:	edd3 7a00 	vldr	s15, [r3]
 8002790:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002794:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002798:	4ba1      	ldr	r3, [pc, #644]	@ (8002a20 <Joy_State+0x2dc>)
 800279a:	edc3 7a00 	vstr	s15, [r3]
		}
		if(joyX < 1600)
 800279e:	4b9f      	ldr	r3, [pc, #636]	@ (8002a1c <Joy_State+0x2d8>)
 80027a0:	881b      	ldrh	r3, [r3, #0]
 80027a2:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80027a6:	d209      	bcs.n	80027bc <Joy_State+0x78>
		{
			X_Actual_Position = X_Actual_Position+10;
 80027a8:	4b9d      	ldr	r3, [pc, #628]	@ (8002a20 <Joy_State+0x2dc>)
 80027aa:	edd3 7a00 	vldr	s15, [r3]
 80027ae:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80027b2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80027b6:	4b9a      	ldr	r3, [pc, #616]	@ (8002a20 <Joy_State+0x2dc>)
 80027b8:	edc3 7a00 	vstr	s15, [r3]
		}
		if(X_Actual_Position <= 0)X_Actual_Position=0;
 80027bc:	4b98      	ldr	r3, [pc, #608]	@ (8002a20 <Joy_State+0x2dc>)
 80027be:	edd3 7a00 	vldr	s15, [r3]
 80027c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80027c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027ca:	d803      	bhi.n	80027d4 <Joy_State+0x90>
 80027cc:	4b94      	ldr	r3, [pc, #592]	@ (8002a20 <Joy_State+0x2dc>)
 80027ce:	f04f 0200 	mov.w	r2, #0
 80027d2:	601a      	str	r2, [r3, #0]
		timestamp4 = HAL_GetTick()+100;
 80027d4:	f002 f8da 	bl	800498c <HAL_GetTick>
 80027d8:	4603      	mov	r3, r0
 80027da:	3364      	adds	r3, #100	@ 0x64
 80027dc:	2200      	movs	r2, #0
 80027de:	613b      	str	r3, [r7, #16]
 80027e0:	617a      	str	r2, [r7, #20]
 80027e2:	4b8d      	ldr	r3, [pc, #564]	@ (8002a18 <Joy_State+0x2d4>)
 80027e4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80027e8:	e9c3 1200 	strd	r1, r2, [r3]
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80027ec:	2120      	movs	r1, #32
 80027ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80027f2:	f004 fb43 	bl	8006e7c <HAL_GPIO_TogglePin>
 80027f6:	e0c7      	b.n	8002988 <Joy_State+0x244>
	}
}

else if(state == 1)
 80027f8:	4b86      	ldr	r3, [pc, #536]	@ (8002a14 <Joy_State+0x2d0>)
 80027fa:	781b      	ldrb	r3, [r3, #0]
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d16e      	bne.n	80028de <Joy_State+0x19a>
{
	static uint64_t timestamp4 =0;
	if(timestamp4 < HAL_GetTick())
 8002800:	f002 f8c4 	bl	800498c <HAL_GetTick>
 8002804:	4603      	mov	r3, r0
 8002806:	2200      	movs	r2, #0
 8002808:	4698      	mov	r8, r3
 800280a:	4691      	mov	r9, r2
 800280c:	4b85      	ldr	r3, [pc, #532]	@ (8002a24 <Joy_State+0x2e0>)
 800280e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002812:	4542      	cmp	r2, r8
 8002814:	eb73 0309 	sbcs.w	r3, r3, r9
 8002818:	d22c      	bcs.n	8002874 <Joy_State+0x130>
	{
		if(joyX > 3000)
 800281a:	4b80      	ldr	r3, [pc, #512]	@ (8002a1c <Joy_State+0x2d8>)
 800281c:	881b      	ldrh	r3, [r3, #0]
 800281e:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002822:	4293      	cmp	r3, r2
 8002824:	d904      	bls.n	8002830 <Joy_State+0xec>
		{
			A = A-250;
 8002826:	4b80      	ldr	r3, [pc, #512]	@ (8002a28 <Joy_State+0x2e4>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	3bfa      	subs	r3, #250	@ 0xfa
 800282c:	4a7e      	ldr	r2, [pc, #504]	@ (8002a28 <Joy_State+0x2e4>)
 800282e:	6013      	str	r3, [r2, #0]
		}
		if(joyX < 1600)
 8002830:	4b7a      	ldr	r3, [pc, #488]	@ (8002a1c <Joy_State+0x2d8>)
 8002832:	881b      	ldrh	r3, [r3, #0]
 8002834:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8002838:	d204      	bcs.n	8002844 <Joy_State+0x100>
		{
			A = A+250;
 800283a:	4b7b      	ldr	r3, [pc, #492]	@ (8002a28 <Joy_State+0x2e4>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	33fa      	adds	r3, #250	@ 0xfa
 8002840:	4a79      	ldr	r2, [pc, #484]	@ (8002a28 <Joy_State+0x2e4>)
 8002842:	6013      	str	r3, [r2, #0]
		}
		if(A <= 0)A=0;
 8002844:	4b78      	ldr	r3, [pc, #480]	@ (8002a28 <Joy_State+0x2e4>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2b00      	cmp	r3, #0
 800284a:	dc02      	bgt.n	8002852 <Joy_State+0x10e>
 800284c:	4b76      	ldr	r3, [pc, #472]	@ (8002a28 <Joy_State+0x2e4>)
 800284e:	2200      	movs	r2, #0
 8002850:	601a      	str	r2, [r3, #0]
		timestamp4 = HAL_GetTick()+100;
 8002852:	f002 f89b 	bl	800498c <HAL_GetTick>
 8002856:	4603      	mov	r3, r0
 8002858:	3364      	adds	r3, #100	@ 0x64
 800285a:	2200      	movs	r2, #0
 800285c:	60bb      	str	r3, [r7, #8]
 800285e:	60fa      	str	r2, [r7, #12]
 8002860:	4b70      	ldr	r3, [pc, #448]	@ (8002a24 <Joy_State+0x2e0>)
 8002862:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8002866:	e9c3 1200 	strd	r1, r2, [r3]
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800286a:	2120      	movs	r1, #32
 800286c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002870:	f004 fb04 	bl	8006e7c <HAL_GPIO_TogglePin>
	}
	if(joyY > 3000 || joyY < 1600)
 8002874:	4b6d      	ldr	r3, [pc, #436]	@ (8002a2c <Joy_State+0x2e8>)
 8002876:	881b      	ldrh	r3, [r3, #0]
 8002878:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800287c:	4293      	cmp	r3, r2
 800287e:	d804      	bhi.n	800288a <Joy_State+0x146>
 8002880:	4b6a      	ldr	r3, [pc, #424]	@ (8002a2c <Joy_State+0x2e8>)
 8002882:	881b      	ldrh	r3, [r3, #0]
 8002884:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8002888:	d21d      	bcs.n	80028c6 <Joy_State+0x182>
	{
		if (joyY > 3000)
 800288a:	4b68      	ldr	r3, [pc, #416]	@ (8002a2c <Joy_State+0x2e8>)
 800288c:	881b      	ldrh	r3, [r3, #0]
 800288e:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002892:	4293      	cmp	r3, r2
 8002894:	d90b      	bls.n	80028ae <Joy_State+0x16a>
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 1);
 8002896:	2201      	movs	r2, #1
 8002898:	2101      	movs	r1, #1
 800289a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800289e:	f004 fad5 	bl	8006e4c <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, A);
 80028a2:	4b61      	ldr	r3, [pc, #388]	@ (8002a28 <Joy_State+0x2e4>)
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	4b62      	ldr	r3, [pc, #392]	@ (8002a30 <Joy_State+0x2ec>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	635a      	str	r2, [r3, #52]	@ 0x34
		if (joyY > 3000)
 80028ac:	e06c      	b.n	8002988 <Joy_State+0x244>
		}
		else
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 0);
 80028ae:	2200      	movs	r2, #0
 80028b0:	2101      	movs	r1, #1
 80028b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028b6:	f004 fac9 	bl	8006e4c <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, A);
 80028ba:	4b5b      	ldr	r3, [pc, #364]	@ (8002a28 <Joy_State+0x2e4>)
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	4b5c      	ldr	r3, [pc, #368]	@ (8002a30 <Joy_State+0x2ec>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	635a      	str	r2, [r3, #52]	@ 0x34
		if (joyY > 3000)
 80028c4:	e060      	b.n	8002988 <Joy_State+0x244>
		}
	}
	else
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 0);
 80028c6:	2200      	movs	r2, #0
 80028c8:	2101      	movs	r1, #1
 80028ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028ce:	f004 fabd 	bl	8006e4c <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 1000);
 80028d2:	4b57      	ldr	r3, [pc, #348]	@ (8002a30 <Joy_State+0x2ec>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80028da:	635a      	str	r2, [r3, #52]	@ 0x34
 80028dc:	e054      	b.n	8002988 <Joy_State+0x244>
	}
}

else if(state == 2)
 80028de:	4b4d      	ldr	r3, [pc, #308]	@ (8002a14 <Joy_State+0x2d0>)
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d145      	bne.n	8002972 <Joy_State+0x22e>
{
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5,1);
 80028e6:	2201      	movs	r2, #1
 80028e8:	2120      	movs	r1, #32
 80028ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028ee:	f004 faad 	bl	8006e4c <HAL_GPIO_WritePin>
	if(joyY > 3000 || joyY < 1600)
 80028f2:	4b4e      	ldr	r3, [pc, #312]	@ (8002a2c <Joy_State+0x2e8>)
 80028f4:	881b      	ldrh	r3, [r3, #0]
 80028f6:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d804      	bhi.n	8002908 <Joy_State+0x1c4>
 80028fe:	4b4b      	ldr	r3, [pc, #300]	@ (8002a2c <Joy_State+0x2e8>)
 8002900:	881b      	ldrh	r3, [r3, #0]
 8002902:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8002906:	d225      	bcs.n	8002954 <Joy_State+0x210>
	{
		if (joyY > 3000)
 8002908:	4b48      	ldr	r3, [pc, #288]	@ (8002a2c <Joy_State+0x2e8>)
 800290a:	881b      	ldrh	r3, [r3, #0]
 800290c:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002910:	4293      	cmp	r3, r2
 8002912:	d90f      	bls.n	8002934 <Joy_State+0x1f0>
		{
			A = 10625;
 8002914:	4b44      	ldr	r3, [pc, #272]	@ (8002a28 <Joy_State+0x2e4>)
 8002916:	f642 1281 	movw	r2, #10625	@ 0x2981
 800291a:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 1);
 800291c:	2201      	movs	r2, #1
 800291e:	2101      	movs	r1, #1
 8002920:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002924:	f004 fa92 	bl	8006e4c <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 10250);
 8002928:	4b41      	ldr	r3, [pc, #260]	@ (8002a30 <Joy_State+0x2ec>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f642 020a 	movw	r2, #10250	@ 0x280a
 8002930:	635a      	str	r2, [r3, #52]	@ 0x34
		if (joyY > 3000)
 8002932:	e029      	b.n	8002988 <Joy_State+0x244>
		}
		else
		{
			A = -10625;
 8002934:	4b3c      	ldr	r3, [pc, #240]	@ (8002a28 <Joy_State+0x2e4>)
 8002936:	f46f 5226 	mvn.w	r2, #10624	@ 0x2980
 800293a:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 0);
 800293c:	2200      	movs	r2, #0
 800293e:	2101      	movs	r1, #1
 8002940:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002944:	f004 fa82 	bl	8006e4c <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 10250);
 8002948:	4b39      	ldr	r3, [pc, #228]	@ (8002a30 <Joy_State+0x2ec>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f642 020a 	movw	r2, #10250	@ 0x280a
 8002950:	635a      	str	r2, [r3, #52]	@ 0x34
		if (joyY > 3000)
 8002952:	e019      	b.n	8002988 <Joy_State+0x244>
		}
	}
	else
	{
		A = 0;
 8002954:	4b34      	ldr	r3, [pc, #208]	@ (8002a28 <Joy_State+0x2e4>)
 8002956:	2200      	movs	r2, #0
 8002958:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 0);
 800295a:	2200      	movs	r2, #0
 800295c:	2101      	movs	r1, #1
 800295e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002962:	f004 fa73 	bl	8006e4c <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1,1000);
 8002966:	4b32      	ldr	r3, [pc, #200]	@ (8002a30 <Joy_State+0x2ec>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800296e:	635a      	str	r2, [r3, #52]	@ 0x34
 8002970:	e00a      	b.n	8002988 <Joy_State+0x244>
//	}
//	PIDposition2();
//}
	else
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 0);
 8002972:	2200      	movs	r2, #0
 8002974:	2101      	movs	r1, #1
 8002976:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800297a:	f004 fa67 	bl	8006e4c <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1,1000);
 800297e:	4b2c      	ldr	r3, [pc, #176]	@ (8002a30 <Joy_State+0x2ec>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002986:	635a      	str	r2, [r3, #52]	@ 0x34
	}
	static uint64_t timestamp2 =0;
	if(timestamp2 < HAL_GetTick())
 8002988:	f002 f800 	bl	800498c <HAL_GetTick>
 800298c:	4603      	mov	r3, r0
 800298e:	2200      	movs	r2, #0
 8002990:	461c      	mov	r4, r3
 8002992:	4615      	mov	r5, r2
 8002994:	4b27      	ldr	r3, [pc, #156]	@ (8002a34 <Joy_State+0x2f0>)
 8002996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800299a:	42a2      	cmp	r2, r4
 800299c:	41ab      	sbcs	r3, r5
 800299e:	d279      	bcs.n	8002a94 <Joy_State+0x350>
	{
		if (joySW == 0)
 80029a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002a10 <Joy_State+0x2cc>)
 80029a2:	781b      	ldrb	r3, [r3, #0]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d169      	bne.n	8002a7c <Joy_State+0x338>
		{
			switch (state)
 80029a8:	4b1a      	ldr	r3, [pc, #104]	@ (8002a14 <Joy_State+0x2d0>)
 80029aa:	781b      	ldrb	r3, [r3, #0]
 80029ac:	2b03      	cmp	r3, #3
 80029ae:	d865      	bhi.n	8002a7c <Joy_State+0x338>
 80029b0:	a201      	add	r2, pc, #4	@ (adr r2, 80029b8 <Joy_State+0x274>)
 80029b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029b6:	bf00      	nop
 80029b8:	080029c9 	.word	0x080029c9
 80029bc:	080029eb 	.word	0x080029eb
 80029c0:	08002a39 	.word	0x08002a39
 80029c4:	08002a5b 	.word	0x08002a5b
			{
			case 0:
				state = 1;
 80029c8:	4b12      	ldr	r3, [pc, #72]	@ (8002a14 <Joy_State+0x2d0>)
 80029ca:	2201      	movs	r2, #1
 80029cc:	701a      	strb	r2, [r3, #0]
				while(joySW == 0)
 80029ce:	e007      	b.n	80029e0 <Joy_State+0x29c>
				{
					joySW = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0);
 80029d0:	2101      	movs	r1, #1
 80029d2:	480e      	ldr	r0, [pc, #56]	@ (8002a0c <Joy_State+0x2c8>)
 80029d4:	f004 fa22 	bl	8006e1c <HAL_GPIO_ReadPin>
 80029d8:	4603      	mov	r3, r0
 80029da:	461a      	mov	r2, r3
 80029dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002a10 <Joy_State+0x2cc>)
 80029de:	701a      	strb	r2, [r3, #0]
				while(joySW == 0)
 80029e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002a10 <Joy_State+0x2cc>)
 80029e2:	781b      	ldrb	r3, [r3, #0]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d0f3      	beq.n	80029d0 <Joy_State+0x28c>
				}
				break;
 80029e8:	e048      	b.n	8002a7c <Joy_State+0x338>
			case 1:
				state = 2;
 80029ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002a14 <Joy_State+0x2d0>)
 80029ec:	2202      	movs	r2, #2
 80029ee:	701a      	strb	r2, [r3, #0]
				while(joySW == 0)
 80029f0:	e007      	b.n	8002a02 <Joy_State+0x2be>
				{
					joySW = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0);
 80029f2:	2101      	movs	r1, #1
 80029f4:	4805      	ldr	r0, [pc, #20]	@ (8002a0c <Joy_State+0x2c8>)
 80029f6:	f004 fa11 	bl	8006e1c <HAL_GPIO_ReadPin>
 80029fa:	4603      	mov	r3, r0
 80029fc:	461a      	mov	r2, r3
 80029fe:	4b04      	ldr	r3, [pc, #16]	@ (8002a10 <Joy_State+0x2cc>)
 8002a00:	701a      	strb	r2, [r3, #0]
				while(joySW == 0)
 8002a02:	4b03      	ldr	r3, [pc, #12]	@ (8002a10 <Joy_State+0x2cc>)
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d0f3      	beq.n	80029f2 <Joy_State+0x2ae>
				}
				break;
 8002a0a:	e037      	b.n	8002a7c <Joy_State+0x338>
 8002a0c:	48000800 	.word	0x48000800
 8002a10:	20001338 	.word	0x20001338
 8002a14:	20001339 	.word	0x20001339
 8002a18:	200013c0 	.word	0x200013c0
 8002a1c:	20001348 	.word	0x20001348
 8002a20:	20001168 	.word	0x20001168
 8002a24:	200013c8 	.word	0x200013c8
 8002a28:	20000200 	.word	0x20000200
 8002a2c:	2000134a 	.word	0x2000134a
 8002a30:	20000578 	.word	0x20000578
 8002a34:	200013d0 	.word	0x200013d0
			case 2:
				state = 3;
 8002a38:	4b1a      	ldr	r3, [pc, #104]	@ (8002aa4 <Joy_State+0x360>)
 8002a3a:	2203      	movs	r2, #3
 8002a3c:	701a      	strb	r2, [r3, #0]
				while(joySW == 0)
 8002a3e:	e007      	b.n	8002a50 <Joy_State+0x30c>
				{
					joySW = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0);
 8002a40:	2101      	movs	r1, #1
 8002a42:	4819      	ldr	r0, [pc, #100]	@ (8002aa8 <Joy_State+0x364>)
 8002a44:	f004 f9ea 	bl	8006e1c <HAL_GPIO_ReadPin>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	4b17      	ldr	r3, [pc, #92]	@ (8002aac <Joy_State+0x368>)
 8002a4e:	701a      	strb	r2, [r3, #0]
				while(joySW == 0)
 8002a50:	4b16      	ldr	r3, [pc, #88]	@ (8002aac <Joy_State+0x368>)
 8002a52:	781b      	ldrb	r3, [r3, #0]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d0f3      	beq.n	8002a40 <Joy_State+0x2fc>
				}
				break;
 8002a58:	e010      	b.n	8002a7c <Joy_State+0x338>
			case 3:
				state = 0;
 8002a5a:	4b12      	ldr	r3, [pc, #72]	@ (8002aa4 <Joy_State+0x360>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	701a      	strb	r2, [r3, #0]
				while(joySW == 0)
 8002a60:	e007      	b.n	8002a72 <Joy_State+0x32e>
				{
					joySW = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0);
 8002a62:	2101      	movs	r1, #1
 8002a64:	4810      	ldr	r0, [pc, #64]	@ (8002aa8 <Joy_State+0x364>)
 8002a66:	f004 f9d9 	bl	8006e1c <HAL_GPIO_ReadPin>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	461a      	mov	r2, r3
 8002a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8002aac <Joy_State+0x368>)
 8002a70:	701a      	strb	r2, [r3, #0]
				while(joySW == 0)
 8002a72:	4b0e      	ldr	r3, [pc, #56]	@ (8002aac <Joy_State+0x368>)
 8002a74:	781b      	ldrb	r3, [r3, #0]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d0f3      	beq.n	8002a62 <Joy_State+0x31e>
				}
				break;
 8002a7a:	bf00      	nop
			}
		}
		timestamp2 = HAL_GetTick() + 100;
 8002a7c:	f001 ff86 	bl	800498c <HAL_GetTick>
 8002a80:	4603      	mov	r3, r0
 8002a82:	3364      	adds	r3, #100	@ 0x64
 8002a84:	2200      	movs	r2, #0
 8002a86:	603b      	str	r3, [r7, #0]
 8002a88:	607a      	str	r2, [r7, #4]
 8002a8a:	4b09      	ldr	r3, [pc, #36]	@ (8002ab0 <Joy_State+0x36c>)
 8002a8c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002a90:	e9c3 1200 	strd	r1, r2, [r3]
	}
	Joy_Averaged();
 8002a94:	f7ff fe00 	bl	8002698 <Joy_Averaged>
}
 8002a98:	bf00      	nop
 8002a9a:	3718      	adds	r7, #24
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002aa2:	bf00      	nop
 8002aa4:	20001339 	.word	0x20001339
 8002aa8:	48000800 	.word	0x48000800
 8002aac:	20001338 	.word	0x20001338
 8002ab0:	200013d0 	.word	0x200013d0

08002ab4 <ButtonMem>:
void ButtonMem(){
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	af00      	add	r7, sp, #0
	if(Mode == 1)
 8002ab8:	4b62      	ldr	r3, [pc, #392]	@ (8002c44 <ButtonMem+0x190>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	2b01      	cmp	r3, #1
 8002abe:	f040 8087 	bne.w	8002bd0 <ButtonMem+0x11c>
		{
			if(ButtonTest[1] == 0)
 8002ac2:	4b61      	ldr	r3, [pc, #388]	@ (8002c48 <ButtonMem+0x194>)
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d112      	bne.n	8002af0 <ButtonMem+0x3c>
			{
				registerFrame[0x23].U16 = Pos*10;
 8002aca:	4b60      	ldr	r3, [pc, #384]	@ (8002c4c <ButtonMem+0x198>)
 8002acc:	edd3 7a00 	vldr	s15, [r3]
 8002ad0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002ad4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ad8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002adc:	ee17 3a90 	vmov	r3, s15
 8002ae0:	b29a      	uxth	r2, r3
 8002ae2:	4b5b      	ldr	r3, [pc, #364]	@ (8002c50 <ButtonMem+0x19c>)
 8002ae4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
				MemPos[0] = Pos;
 8002ae8:	4b58      	ldr	r3, [pc, #352]	@ (8002c4c <ButtonMem+0x198>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a59      	ldr	r2, [pc, #356]	@ (8002c54 <ButtonMem+0x1a0>)
 8002aee:	6013      	str	r3, [r2, #0]
			}
			if(ButtonTest[2] == 0)
 8002af0:	4b55      	ldr	r3, [pc, #340]	@ (8002c48 <ButtonMem+0x194>)
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d112      	bne.n	8002b1e <ButtonMem+0x6a>
			{
				registerFrame[0x24].U16 = Pos*10;
 8002af8:	4b54      	ldr	r3, [pc, #336]	@ (8002c4c <ButtonMem+0x198>)
 8002afa:	edd3 7a00 	vldr	s15, [r3]
 8002afe:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002b02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b0a:	ee17 3a90 	vmov	r3, s15
 8002b0e:	b29a      	uxth	r2, r3
 8002b10:	4b4f      	ldr	r3, [pc, #316]	@ (8002c50 <ButtonMem+0x19c>)
 8002b12:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
				MemPos[1] = Pos;
 8002b16:	4b4d      	ldr	r3, [pc, #308]	@ (8002c4c <ButtonMem+0x198>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a4e      	ldr	r2, [pc, #312]	@ (8002c54 <ButtonMem+0x1a0>)
 8002b1c:	6053      	str	r3, [r2, #4]
			}
			if(ButtonTest[3] == 0)
 8002b1e:	4b4a      	ldr	r3, [pc, #296]	@ (8002c48 <ButtonMem+0x194>)
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d112      	bne.n	8002b4c <ButtonMem+0x98>
			{
				registerFrame[0x25].U16 = Pos*10;
 8002b26:	4b49      	ldr	r3, [pc, #292]	@ (8002c4c <ButtonMem+0x198>)
 8002b28:	edd3 7a00 	vldr	s15, [r3]
 8002b2c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002b30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b38:	ee17 3a90 	vmov	r3, s15
 8002b3c:	b29a      	uxth	r2, r3
 8002b3e:	4b44      	ldr	r3, [pc, #272]	@ (8002c50 <ButtonMem+0x19c>)
 8002b40:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
				MemPos[2] = Pos;
 8002b44:	4b41      	ldr	r3, [pc, #260]	@ (8002c4c <ButtonMem+0x198>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a42      	ldr	r2, [pc, #264]	@ (8002c54 <ButtonMem+0x1a0>)
 8002b4a:	6093      	str	r3, [r2, #8]
			}
			if(ButtonTest[4] == 0)
 8002b4c:	4b3e      	ldr	r3, [pc, #248]	@ (8002c48 <ButtonMem+0x194>)
 8002b4e:	691b      	ldr	r3, [r3, #16]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d112      	bne.n	8002b7a <ButtonMem+0xc6>
			{
				registerFrame[0x26].U16 = Pos*10;
 8002b54:	4b3d      	ldr	r3, [pc, #244]	@ (8002c4c <ButtonMem+0x198>)
 8002b56:	edd3 7a00 	vldr	s15, [r3]
 8002b5a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002b5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b66:	ee17 3a90 	vmov	r3, s15
 8002b6a:	b29a      	uxth	r2, r3
 8002b6c:	4b38      	ldr	r3, [pc, #224]	@ (8002c50 <ButtonMem+0x19c>)
 8002b6e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
				MemPos[3] = Pos;
 8002b72:	4b36      	ldr	r3, [pc, #216]	@ (8002c4c <ButtonMem+0x198>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a37      	ldr	r2, [pc, #220]	@ (8002c54 <ButtonMem+0x1a0>)
 8002b78:	60d3      	str	r3, [r2, #12]
			}
			if(ButtonTest[5] == 0)
 8002b7a:	4b33      	ldr	r3, [pc, #204]	@ (8002c48 <ButtonMem+0x194>)
 8002b7c:	695b      	ldr	r3, [r3, #20]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d112      	bne.n	8002ba8 <ButtonMem+0xf4>
			{
				registerFrame[0x27].U16 = Pos*10;
 8002b82:	4b32      	ldr	r3, [pc, #200]	@ (8002c4c <ButtonMem+0x198>)
 8002b84:	edd3 7a00 	vldr	s15, [r3]
 8002b88:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002b8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b94:	ee17 3a90 	vmov	r3, s15
 8002b98:	b29a      	uxth	r2, r3
 8002b9a:	4b2d      	ldr	r3, [pc, #180]	@ (8002c50 <ButtonMem+0x19c>)
 8002b9c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
				MemPos[4] = Pos;
 8002ba0:	4b2a      	ldr	r3, [pc, #168]	@ (8002c4c <ButtonMem+0x198>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a2b      	ldr	r2, [pc, #172]	@ (8002c54 <ButtonMem+0x1a0>)
 8002ba6:	6113      	str	r3, [r2, #16]
			}
			if(ButtonTest[0] == 0)//HOME Button
 8002ba8:	4b27      	ldr	r3, [pc, #156]	@ (8002c48 <ButtonMem+0x194>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d147      	bne.n	8002c40 <ButtonMem+0x18c>
			{
				registerFrame[0x10].U16 = 0b0000;
 8002bb0:	4b27      	ldr	r3, [pc, #156]	@ (8002c50 <ButtonMem+0x19c>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	841a      	strh	r2, [r3, #32]
				resetHome();
 8002bb6:	f000 f8a3 	bl	8002d00 <resetHome>
				Pos_Target = 0;
 8002bba:	4b27      	ldr	r3, [pc, #156]	@ (8002c58 <ButtonMem+0x1a4>)
 8002bbc:	f04f 0200 	mov.w	r2, #0
 8002bc0:	601a      	str	r2, [r3, #0]
				Mode = 0;
 8002bc2:	4b20      	ldr	r3, [pc, #128]	@ (8002c44 <ButtonMem+0x190>)
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	601a      	str	r2, [r3, #0]
				state_ALL = 0;
 8002bc8:	4b24      	ldr	r3, [pc, #144]	@ (8002c5c <ButtonMem+0x1a8>)
 8002bca:	2200      	movs	r2, #0
 8002bcc:	601a      	str	r2, [r3, #0]
				Mode = 0;
				Pos_Target = 0;
				resetHome();
			}
		}
}
 8002bce:	e037      	b.n	8002c40 <ButtonMem+0x18c>
			if(ButtonTest[1] == 0)
 8002bd0:	4b1d      	ldr	r3, [pc, #116]	@ (8002c48 <ButtonMem+0x194>)
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d103      	bne.n	8002be0 <ButtonMem+0x12c>
				MemPos[0] = Pos;
 8002bd8:	4b1c      	ldr	r3, [pc, #112]	@ (8002c4c <ButtonMem+0x198>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a1d      	ldr	r2, [pc, #116]	@ (8002c54 <ButtonMem+0x1a0>)
 8002bde:	6013      	str	r3, [r2, #0]
			if(ButtonTest[2] == 0)
 8002be0:	4b19      	ldr	r3, [pc, #100]	@ (8002c48 <ButtonMem+0x194>)
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d103      	bne.n	8002bf0 <ButtonMem+0x13c>
				MemPos[1] = Pos;
 8002be8:	4b18      	ldr	r3, [pc, #96]	@ (8002c4c <ButtonMem+0x198>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a19      	ldr	r2, [pc, #100]	@ (8002c54 <ButtonMem+0x1a0>)
 8002bee:	6053      	str	r3, [r2, #4]
			if(ButtonTest[3] == 0)
 8002bf0:	4b15      	ldr	r3, [pc, #84]	@ (8002c48 <ButtonMem+0x194>)
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d103      	bne.n	8002c00 <ButtonMem+0x14c>
				MemPos[2] = Pos;
 8002bf8:	4b14      	ldr	r3, [pc, #80]	@ (8002c4c <ButtonMem+0x198>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a15      	ldr	r2, [pc, #84]	@ (8002c54 <ButtonMem+0x1a0>)
 8002bfe:	6093      	str	r3, [r2, #8]
			if(ButtonTest[4] == 0)
 8002c00:	4b11      	ldr	r3, [pc, #68]	@ (8002c48 <ButtonMem+0x194>)
 8002c02:	691b      	ldr	r3, [r3, #16]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d103      	bne.n	8002c10 <ButtonMem+0x15c>
				MemPos[3] = Pos;
 8002c08:	4b10      	ldr	r3, [pc, #64]	@ (8002c4c <ButtonMem+0x198>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a11      	ldr	r2, [pc, #68]	@ (8002c54 <ButtonMem+0x1a0>)
 8002c0e:	60d3      	str	r3, [r2, #12]
			if(ButtonTest[5] == 0)
 8002c10:	4b0d      	ldr	r3, [pc, #52]	@ (8002c48 <ButtonMem+0x194>)
 8002c12:	695b      	ldr	r3, [r3, #20]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d103      	bne.n	8002c20 <ButtonMem+0x16c>
				MemPos[4] = Pos;
 8002c18:	4b0c      	ldr	r3, [pc, #48]	@ (8002c4c <ButtonMem+0x198>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a0d      	ldr	r2, [pc, #52]	@ (8002c54 <ButtonMem+0x1a0>)
 8002c1e:	6113      	str	r3, [r2, #16]
			if(ButtonTest[0] == 0)//HOME Button
 8002c20:	4b09      	ldr	r3, [pc, #36]	@ (8002c48 <ButtonMem+0x194>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d10b      	bne.n	8002c40 <ButtonMem+0x18c>
				state_ALL = 0;
 8002c28:	4b0c      	ldr	r3, [pc, #48]	@ (8002c5c <ButtonMem+0x1a8>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	601a      	str	r2, [r3, #0]
				Mode = 0;
 8002c2e:	4b05      	ldr	r3, [pc, #20]	@ (8002c44 <ButtonMem+0x190>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	601a      	str	r2, [r3, #0]
				Pos_Target = 0;
 8002c34:	4b08      	ldr	r3, [pc, #32]	@ (8002c58 <ButtonMem+0x1a4>)
 8002c36:	f04f 0200 	mov.w	r2, #0
 8002c3a:	601a      	str	r2, [r3, #0]
				resetHome();
 8002c3c:	f000 f860 	bl	8002d00 <resetHome>
}
 8002c40:	bf00      	nop
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	2000116c 	.word	0x2000116c
 8002c48:	200011c8 	.word	0x200011c8
 8002c4c:	20001360 	.word	0x20001360
 8002c50:	20000fd8 	.word	0x20000fd8
 8002c54:	200011f8 	.word	0x200011f8
 8002c58:	200012c8 	.word	0x200012c8
 8002c5c:	20000204 	.word	0x20000204

08002c60 <reset>:

void reset(){
 8002c60:	b480      	push	{r7}
 8002c62:	af00      	add	r7, sp, #0
	Velocontrol.Error[NEW] = 0;
 8002c64:	4b20      	ldr	r3, [pc, #128]	@ (8002ce8 <reset+0x88>)
 8002c66:	f04f 0200 	mov.w	r2, #0
 8002c6a:	60da      	str	r2, [r3, #12]
	Velocontrol.Error[OLD] = 0;
 8002c6c:	4b1e      	ldr	r3, [pc, #120]	@ (8002ce8 <reset+0x88>)
 8002c6e:	f04f 0200 	mov.w	r2, #0
 8002c72:	611a      	str	r2, [r3, #16]
	Velocontrol.Error[OLDER] = 0;
 8002c74:	4b1c      	ldr	r3, [pc, #112]	@ (8002ce8 <reset+0x88>)
 8002c76:	f04f 0200 	mov.w	r2, #0
 8002c7a:	615a      	str	r2, [r3, #20]
	Velocontrol.Output[NEW] = 0;
 8002c7c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ce8 <reset+0x88>)
 8002c7e:	f04f 0200 	mov.w	r2, #0
 8002c82:	601a      	str	r2, [r3, #0]
	Velocontrol.Output[OLD] = 0;
 8002c84:	4b18      	ldr	r3, [pc, #96]	@ (8002ce8 <reset+0x88>)
 8002c86:	f04f 0200 	mov.w	r2, #0
 8002c8a:	605a      	str	r2, [r3, #4]
	Velocontrol.Output[OLDER] = 0;
 8002c8c:	4b16      	ldr	r3, [pc, #88]	@ (8002ce8 <reset+0x88>)
 8002c8e:	f04f 0200 	mov.w	r2, #0
 8002c92:	609a      	str	r2, [r3, #8]

	Poscontrol.Error[NEW] = 0;
 8002c94:	4b15      	ldr	r3, [pc, #84]	@ (8002cec <reset+0x8c>)
 8002c96:	f04f 0200 	mov.w	r2, #0
 8002c9a:	60da      	str	r2, [r3, #12]
	Poscontrol.Error[OLD] = 0;
 8002c9c:	4b13      	ldr	r3, [pc, #76]	@ (8002cec <reset+0x8c>)
 8002c9e:	f04f 0200 	mov.w	r2, #0
 8002ca2:	611a      	str	r2, [r3, #16]
	Poscontrol.Error[OLDER] = 0;
 8002ca4:	4b11      	ldr	r3, [pc, #68]	@ (8002cec <reset+0x8c>)
 8002ca6:	f04f 0200 	mov.w	r2, #0
 8002caa:	615a      	str	r2, [r3, #20]
	Poscontrol.Output[NEW] = 0;
 8002cac:	4b0f      	ldr	r3, [pc, #60]	@ (8002cec <reset+0x8c>)
 8002cae:	f04f 0200 	mov.w	r2, #0
 8002cb2:	601a      	str	r2, [r3, #0]
	Poscontrol.Output[OLD] = 0;
 8002cb4:	4b0d      	ldr	r3, [pc, #52]	@ (8002cec <reset+0x8c>)
 8002cb6:	f04f 0200 	mov.w	r2, #0
 8002cba:	605a      	str	r2, [r3, #4]
	Poscontrol.Output[OLDER] = 0;
 8002cbc:	4b0b      	ldr	r3, [pc, #44]	@ (8002cec <reset+0x8c>)
 8002cbe:	f04f 0200 	mov.w	r2, #0
 8002cc2:	609a      	str	r2, [r3, #8]

	Pos_Start = Pos;
 8002cc4:	4b0a      	ldr	r3, [pc, #40]	@ (8002cf0 <reset+0x90>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a0a      	ldr	r2, [pc, #40]	@ (8002cf4 <reset+0x94>)
 8002cca:	6013      	str	r3, [r2, #0]
	Velo_Start = 0;
 8002ccc:	4b0a      	ldr	r3, [pc, #40]	@ (8002cf8 <reset+0x98>)
 8002cce:	f04f 0200 	mov.w	r2, #0
 8002cd2:	601a      	str	r2, [r3, #0]
	t = 0;
 8002cd4:	4b09      	ldr	r3, [pc, #36]	@ (8002cfc <reset+0x9c>)
 8002cd6:	f04f 0200 	mov.w	r2, #0
 8002cda:	601a      	str	r2, [r3, #0]
}
 8002cdc:	bf00      	nop
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr
 8002ce6:	bf00      	nop
 8002ce8:	20001224 	.word	0x20001224
 8002cec:	2000124c 	.word	0x2000124c
 8002cf0:	20001360 	.word	0x20001360
 8002cf4:	200012c4 	.word	0x200012c4
 8002cf8:	200012d0 	.word	0x200012d0
 8002cfc:	200012e0 	.word	0x200012e0

08002d00 <resetHome>:
void resetHome(){
 8002d00:	b480      	push	{r7}
 8002d02:	af00      	add	r7, sp, #0
	Velocontrol.Error[NEW] = 0;
 8002d04:	4b38      	ldr	r3, [pc, #224]	@ (8002de8 <resetHome+0xe8>)
 8002d06:	f04f 0200 	mov.w	r2, #0
 8002d0a:	60da      	str	r2, [r3, #12]
	Velocontrol.Error[OLD] = 0;
 8002d0c:	4b36      	ldr	r3, [pc, #216]	@ (8002de8 <resetHome+0xe8>)
 8002d0e:	f04f 0200 	mov.w	r2, #0
 8002d12:	611a      	str	r2, [r3, #16]
	Velocontrol.Error[OLDER] = 0;
 8002d14:	4b34      	ldr	r3, [pc, #208]	@ (8002de8 <resetHome+0xe8>)
 8002d16:	f04f 0200 	mov.w	r2, #0
 8002d1a:	615a      	str	r2, [r3, #20]
	Velocontrol.Output[NEW] = 0;
 8002d1c:	4b32      	ldr	r3, [pc, #200]	@ (8002de8 <resetHome+0xe8>)
 8002d1e:	f04f 0200 	mov.w	r2, #0
 8002d22:	601a      	str	r2, [r3, #0]
	Velocontrol.Output[OLD] = 0;
 8002d24:	4b30      	ldr	r3, [pc, #192]	@ (8002de8 <resetHome+0xe8>)
 8002d26:	f04f 0200 	mov.w	r2, #0
 8002d2a:	605a      	str	r2, [r3, #4]
	Velocontrol.Output[OLDER] = 0;
 8002d2c:	4b2e      	ldr	r3, [pc, #184]	@ (8002de8 <resetHome+0xe8>)
 8002d2e:	f04f 0200 	mov.w	r2, #0
 8002d32:	609a      	str	r2, [r3, #8]

	Poscontrol.Error[NEW] = 0;
 8002d34:	4b2d      	ldr	r3, [pc, #180]	@ (8002dec <resetHome+0xec>)
 8002d36:	f04f 0200 	mov.w	r2, #0
 8002d3a:	60da      	str	r2, [r3, #12]
	Poscontrol.Error[OLD] = 0;
 8002d3c:	4b2b      	ldr	r3, [pc, #172]	@ (8002dec <resetHome+0xec>)
 8002d3e:	f04f 0200 	mov.w	r2, #0
 8002d42:	611a      	str	r2, [r3, #16]
	Poscontrol.Error[OLDER] = 0;
 8002d44:	4b29      	ldr	r3, [pc, #164]	@ (8002dec <resetHome+0xec>)
 8002d46:	f04f 0200 	mov.w	r2, #0
 8002d4a:	615a      	str	r2, [r3, #20]
	Poscontrol.Output[NEW] = 0;
 8002d4c:	4b27      	ldr	r3, [pc, #156]	@ (8002dec <resetHome+0xec>)
 8002d4e:	f04f 0200 	mov.w	r2, #0
 8002d52:	601a      	str	r2, [r3, #0]
	Poscontrol.Output[OLD] = 0;
 8002d54:	4b25      	ldr	r3, [pc, #148]	@ (8002dec <resetHome+0xec>)
 8002d56:	f04f 0200 	mov.w	r2, #0
 8002d5a:	605a      	str	r2, [r3, #4]
	Poscontrol.Output[OLDER] = 0;
 8002d5c:	4b23      	ldr	r3, [pc, #140]	@ (8002dec <resetHome+0xec>)
 8002d5e:	f04f 0200 	mov.w	r2, #0
 8002d62:	609a      	str	r2, [r3, #8]
	Velocontrol.Error[NEW] = 0;
 8002d64:	4b20      	ldr	r3, [pc, #128]	@ (8002de8 <resetHome+0xe8>)
 8002d66:	f04f 0200 	mov.w	r2, #0
 8002d6a:	60da      	str	r2, [r3, #12]

	Velocontrol2.Error[OLD] = 0;
 8002d6c:	4b20      	ldr	r3, [pc, #128]	@ (8002df0 <resetHome+0xf0>)
 8002d6e:	f04f 0200 	mov.w	r2, #0
 8002d72:	611a      	str	r2, [r3, #16]
	Velocontrol2.Error[OLDER] = 0;
 8002d74:	4b1e      	ldr	r3, [pc, #120]	@ (8002df0 <resetHome+0xf0>)
 8002d76:	f04f 0200 	mov.w	r2, #0
 8002d7a:	615a      	str	r2, [r3, #20]
	Velocontrol2.Output[NEW] = 0;
 8002d7c:	4b1c      	ldr	r3, [pc, #112]	@ (8002df0 <resetHome+0xf0>)
 8002d7e:	f04f 0200 	mov.w	r2, #0
 8002d82:	601a      	str	r2, [r3, #0]
	Velocontrol2.Output[OLD] = 0;
 8002d84:	4b1a      	ldr	r3, [pc, #104]	@ (8002df0 <resetHome+0xf0>)
 8002d86:	f04f 0200 	mov.w	r2, #0
 8002d8a:	605a      	str	r2, [r3, #4]
	Velocontrol2.Output[OLDER] = 0;
 8002d8c:	4b18      	ldr	r3, [pc, #96]	@ (8002df0 <resetHome+0xf0>)
 8002d8e:	f04f 0200 	mov.w	r2, #0
 8002d92:	609a      	str	r2, [r3, #8]

	Poscontrol2.Error[NEW] = 0;
 8002d94:	4b17      	ldr	r3, [pc, #92]	@ (8002df4 <resetHome+0xf4>)
 8002d96:	f04f 0200 	mov.w	r2, #0
 8002d9a:	60da      	str	r2, [r3, #12]
	Poscontrol2.Error[OLD] = 0;
 8002d9c:	4b15      	ldr	r3, [pc, #84]	@ (8002df4 <resetHome+0xf4>)
 8002d9e:	f04f 0200 	mov.w	r2, #0
 8002da2:	611a      	str	r2, [r3, #16]
	Poscontrol2.Error[OLDER] = 0;
 8002da4:	4b13      	ldr	r3, [pc, #76]	@ (8002df4 <resetHome+0xf4>)
 8002da6:	f04f 0200 	mov.w	r2, #0
 8002daa:	615a      	str	r2, [r3, #20]
	Poscontrol2.Output[NEW] = 0;
 8002dac:	4b11      	ldr	r3, [pc, #68]	@ (8002df4 <resetHome+0xf4>)
 8002dae:	f04f 0200 	mov.w	r2, #0
 8002db2:	601a      	str	r2, [r3, #0]
	Poscontrol2.Output[OLD] = 0;
 8002db4:	4b0f      	ldr	r3, [pc, #60]	@ (8002df4 <resetHome+0xf4>)
 8002db6:	f04f 0200 	mov.w	r2, #0
 8002dba:	605a      	str	r2, [r3, #4]
	Poscontrol2.Output[OLDER] = 0;
 8002dbc:	4b0d      	ldr	r3, [pc, #52]	@ (8002df4 <resetHome+0xf4>)
 8002dbe:	f04f 0200 	mov.w	r2, #0
 8002dc2:	609a      	str	r2, [r3, #8]
	Pos_Start = 0;
 8002dc4:	4b0c      	ldr	r3, [pc, #48]	@ (8002df8 <resetHome+0xf8>)
 8002dc6:	f04f 0200 	mov.w	r2, #0
 8002dca:	601a      	str	r2, [r3, #0]
	Velo_Start = 0;
 8002dcc:	4b0b      	ldr	r3, [pc, #44]	@ (8002dfc <resetHome+0xfc>)
 8002dce:	f04f 0200 	mov.w	r2, #0
 8002dd2:	601a      	str	r2, [r3, #0]
	t = 0;
 8002dd4:	4b0a      	ldr	r3, [pc, #40]	@ (8002e00 <resetHome+0x100>)
 8002dd6:	f04f 0200 	mov.w	r2, #0
 8002dda:	601a      	str	r2, [r3, #0]
}
 8002ddc:	bf00      	nop
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	20001224 	.word	0x20001224
 8002dec:	2000124c 	.word	0x2000124c
 8002df0:	20001274 	.word	0x20001274
 8002df4:	2000129c 	.word	0x2000129c
 8002df8:	200012c4 	.word	0x200012c4
 8002dfc:	200012d0 	.word	0x200012d0
 8002e00:	200012e0 	.word	0x200012e0

08002e04 <PIDreset>:
void PIDreset(){
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0
	Velocontrol.Error[NEW] = 0;
 8002e08:	4b1a      	ldr	r3, [pc, #104]	@ (8002e74 <PIDreset+0x70>)
 8002e0a:	f04f 0200 	mov.w	r2, #0
 8002e0e:	60da      	str	r2, [r3, #12]
	Velocontrol.Error[OLD] = 0;
 8002e10:	4b18      	ldr	r3, [pc, #96]	@ (8002e74 <PIDreset+0x70>)
 8002e12:	f04f 0200 	mov.w	r2, #0
 8002e16:	611a      	str	r2, [r3, #16]
	Velocontrol.Error[OLDER] = 0;
 8002e18:	4b16      	ldr	r3, [pc, #88]	@ (8002e74 <PIDreset+0x70>)
 8002e1a:	f04f 0200 	mov.w	r2, #0
 8002e1e:	615a      	str	r2, [r3, #20]
	Velocontrol.Output[NEW] = 0;
 8002e20:	4b14      	ldr	r3, [pc, #80]	@ (8002e74 <PIDreset+0x70>)
 8002e22:	f04f 0200 	mov.w	r2, #0
 8002e26:	601a      	str	r2, [r3, #0]
	Velocontrol.Output[OLD] = 0;
 8002e28:	4b12      	ldr	r3, [pc, #72]	@ (8002e74 <PIDreset+0x70>)
 8002e2a:	f04f 0200 	mov.w	r2, #0
 8002e2e:	605a      	str	r2, [r3, #4]
	Velocontrol.Output[OLDER] = 0;
 8002e30:	4b10      	ldr	r3, [pc, #64]	@ (8002e74 <PIDreset+0x70>)
 8002e32:	f04f 0200 	mov.w	r2, #0
 8002e36:	609a      	str	r2, [r3, #8]

	Poscontrol.Error[NEW] = 0;
 8002e38:	4b0f      	ldr	r3, [pc, #60]	@ (8002e78 <PIDreset+0x74>)
 8002e3a:	f04f 0200 	mov.w	r2, #0
 8002e3e:	60da      	str	r2, [r3, #12]
	Poscontrol.Error[OLD] = 0;
 8002e40:	4b0d      	ldr	r3, [pc, #52]	@ (8002e78 <PIDreset+0x74>)
 8002e42:	f04f 0200 	mov.w	r2, #0
 8002e46:	611a      	str	r2, [r3, #16]
	Poscontrol.Error[OLDER] = 0;
 8002e48:	4b0b      	ldr	r3, [pc, #44]	@ (8002e78 <PIDreset+0x74>)
 8002e4a:	f04f 0200 	mov.w	r2, #0
 8002e4e:	615a      	str	r2, [r3, #20]
	Poscontrol.Output[NEW] = 0;
 8002e50:	4b09      	ldr	r3, [pc, #36]	@ (8002e78 <PIDreset+0x74>)
 8002e52:	f04f 0200 	mov.w	r2, #0
 8002e56:	601a      	str	r2, [r3, #0]
	Poscontrol.Output[OLD] = 0;
 8002e58:	4b07      	ldr	r3, [pc, #28]	@ (8002e78 <PIDreset+0x74>)
 8002e5a:	f04f 0200 	mov.w	r2, #0
 8002e5e:	605a      	str	r2, [r3, #4]
	Poscontrol.Output[OLDER] = 0;
 8002e60:	4b05      	ldr	r3, [pc, #20]	@ (8002e78 <PIDreset+0x74>)
 8002e62:	f04f 0200 	mov.w	r2, #0
 8002e66:	609a      	str	r2, [r3, #8]
}
 8002e68:	bf00      	nop
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e70:	4770      	bx	lr
 8002e72:	bf00      	nop
 8002e74:	20001224 	.word	0x20001224
 8002e78:	2000124c 	.word	0x2000124c
 8002e7c:	00000000 	.word	0x00000000

08002e80 <QEIEncoderPos_Update>:
void QEIEncoderPos_Update()
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
	QEIReadRaw = __HAL_TIM_GET_COUNTER(&htim3);
 8002e84:	4b2e      	ldr	r3, [pc, #184]	@ (8002f40 <QEIEncoderPos_Update+0xc0>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e8a:	461a      	mov	r2, r3
 8002e8c:	4b2d      	ldr	r3, [pc, #180]	@ (8002f44 <QEIEncoderPos_Update+0xc4>)
 8002e8e:	601a      	str	r2, [r3, #0]
//	Pos = ((QEIReadRaw)*25*3.14)/8192;
	if(Count >= 0)
 8002e90:	4b2d      	ldr	r3, [pc, #180]	@ (8002f48 <QEIEncoderPos_Update+0xc8>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	db21      	blt.n	8002edc <QEIEncoderPos_Update+0x5c>
	{
//		Pos = ((QEIReadRaw+(Count*57344))*25*3.14)/8192;
		Pos = ((QEIReadRaw)*25*3.14)/8192;
 8002e98:	4b2a      	ldr	r3, [pc, #168]	@ (8002f44 <QEIEncoderPos_Update+0xc4>)
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	4613      	mov	r3, r2
 8002e9e:	009b      	lsls	r3, r3, #2
 8002ea0:	4413      	add	r3, r2
 8002ea2:	009a      	lsls	r2, r3, #2
 8002ea4:	4413      	add	r3, r2
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f7fd fb08 	bl	80004bc <__aeabi_i2d>
 8002eac:	a322      	add	r3, pc, #136	@ (adr r3, 8002f38 <QEIEncoderPos_Update+0xb8>)
 8002eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eb2:	f7fd fb6d 	bl	8000590 <__aeabi_dmul>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	460b      	mov	r3, r1
 8002eba:	4610      	mov	r0, r2
 8002ebc:	4619      	mov	r1, r3
 8002ebe:	f04f 0200 	mov.w	r2, #0
 8002ec2:	4b22      	ldr	r3, [pc, #136]	@ (8002f4c <QEIEncoderPos_Update+0xcc>)
 8002ec4:	f7fd fc8e 	bl	80007e4 <__aeabi_ddiv>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	460b      	mov	r3, r1
 8002ecc:	4610      	mov	r0, r2
 8002ece:	4619      	mov	r1, r3
 8002ed0:	f7fd fe18 	bl	8000b04 <__aeabi_d2f>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	4a1e      	ldr	r2, [pc, #120]	@ (8002f50 <QEIEncoderPos_Update+0xd0>)
 8002ed8:	6013      	str	r3, [r2, #0]
	else
	{
//		Pos	= ((QEIReadRaw-(fabs(Count)*57344))*25*3.14)/8192;
		Pos	= -(((65535-QEIReadRaw)*25*3.14)/8192);
	}
}
 8002eda:	e028      	b.n	8002f2e <QEIEncoderPos_Update+0xae>
		Pos	= -(((65535-QEIReadRaw)*25*3.14)/8192);
 8002edc:	4b19      	ldr	r3, [pc, #100]	@ (8002f44 <QEIEncoderPos_Update+0xc4>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f5c3 427f 	rsb	r2, r3, #65280	@ 0xff00
 8002ee4:	32ff      	adds	r2, #255	@ 0xff
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	009b      	lsls	r3, r3, #2
 8002eea:	4413      	add	r3, r2
 8002eec:	009a      	lsls	r2, r3, #2
 8002eee:	4413      	add	r3, r2
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f7fd fae3 	bl	80004bc <__aeabi_i2d>
 8002ef6:	a310      	add	r3, pc, #64	@ (adr r3, 8002f38 <QEIEncoderPos_Update+0xb8>)
 8002ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002efc:	f7fd fb48 	bl	8000590 <__aeabi_dmul>
 8002f00:	4602      	mov	r2, r0
 8002f02:	460b      	mov	r3, r1
 8002f04:	4610      	mov	r0, r2
 8002f06:	4619      	mov	r1, r3
 8002f08:	f04f 0200 	mov.w	r2, #0
 8002f0c:	4b0f      	ldr	r3, [pc, #60]	@ (8002f4c <QEIEncoderPos_Update+0xcc>)
 8002f0e:	f7fd fc69 	bl	80007e4 <__aeabi_ddiv>
 8002f12:	4602      	mov	r2, r0
 8002f14:	460b      	mov	r3, r1
 8002f16:	4610      	mov	r0, r2
 8002f18:	4619      	mov	r1, r3
 8002f1a:	f7fd fdf3 	bl	8000b04 <__aeabi_d2f>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	ee07 3a90 	vmov	s15, r3
 8002f24:	eef1 7a67 	vneg.f32	s15, s15
 8002f28:	4b09      	ldr	r3, [pc, #36]	@ (8002f50 <QEIEncoderPos_Update+0xd0>)
 8002f2a:	edc3 7a00 	vstr	s15, [r3]
}
 8002f2e:	bf00      	nop
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	f3af 8000 	nop.w
 8002f38:	51eb851f 	.word	0x51eb851f
 8002f3c:	40091eb8 	.word	0x40091eb8
 8002f40:	200004ac 	.word	0x200004ac
 8002f44:	2000136c 	.word	0x2000136c
 8002f48:	20001368 	.word	0x20001368
 8002f4c:	40c00000 	.word	0x40c00000
 8002f50:	20001360 	.word	0x20001360
 8002f54:	00000000 	.word	0x00000000

08002f58 <QEIEncoderVel_Update>:
void QEIEncoderVel_Update()
{
 8002f58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f5c:	b082      	sub	sp, #8
 8002f5e:	af00      	add	r7, sp, #0
//collect data
QEIdata.TimeStamp[NEW] = micros();
 8002f60:	f001 f91c 	bl	800419c <micros>
 8002f64:	4602      	mov	r2, r0
 8002f66:	460b      	mov	r3, r1
 8002f68:	49a1      	ldr	r1, [pc, #644]	@ (80031f0 <QEIEncoderVel_Update+0x298>)
 8002f6a:	e9c1 2302 	strd	r2, r3, [r1, #8]
QEIdata.Position[NEW] = __HAL_TIM_GET_COUNTER(&htim3);
 8002f6e:	4ba1      	ldr	r3, [pc, #644]	@ (80031f4 <QEIEncoderVel_Update+0x29c>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f74:	4a9e      	ldr	r2, [pc, #632]	@ (80031f0 <QEIEncoderVel_Update+0x298>)
 8002f76:	6013      	str	r3, [r2, #0]
//Postion 1 turn calculation
QEIdata.QEIPostion_1turn = QEIdata.Position[NEW] % 8192;
 8002f78:	4b9d      	ldr	r3, [pc, #628]	@ (80031f0 <QEIEncoderVel_Update+0x298>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002f80:	ee07 3a90 	vmov	s15, r3
 8002f84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f88:	4b99      	ldr	r3, [pc, #612]	@ (80031f0 <QEIEncoderVel_Update+0x298>)
 8002f8a:	edc3 7a06 	vstr	s15, [r3, #24]
//calculate dx
int32_t diffPosition = QEIdata.Position[NEW] - QEIdata.Position[OLD];
 8002f8e:	4b98      	ldr	r3, [pc, #608]	@ (80031f0 <QEIEncoderVel_Update+0x298>)
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	4b97      	ldr	r3, [pc, #604]	@ (80031f0 <QEIEncoderVel_Update+0x298>)
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	1ad3      	subs	r3, r2, r3
 8002f98:	607b      	str	r3, [r7, #4]
//Handle Warp around
if(diffPosition > 28672)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8002fa0:	dd08      	ble.n	8002fb4 <QEIEncoderVel_Update+0x5c>
{
diffPosition -=57344;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	f5a3 4360 	sub.w	r3, r3, #57344	@ 0xe000
 8002fa8:	607b      	str	r3, [r7, #4]
Count-=1;
 8002faa:	4b93      	ldr	r3, [pc, #588]	@ (80031f8 <QEIEncoderVel_Update+0x2a0>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	3b01      	subs	r3, #1
 8002fb0:	4a91      	ldr	r2, [pc, #580]	@ (80031f8 <QEIEncoderVel_Update+0x2a0>)
 8002fb2:	6013      	str	r3, [r2, #0]
}
if(diffPosition < -28672)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f513 4fe0 	cmn.w	r3, #28672	@ 0x7000
 8002fba:	da08      	bge.n	8002fce <QEIEncoderVel_Update+0x76>
{
diffPosition +=57344;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f503 4360 	add.w	r3, r3, #57344	@ 0xe000
 8002fc2:	607b      	str	r3, [r7, #4]
Count+=1;
 8002fc4:	4b8c      	ldr	r3, [pc, #560]	@ (80031f8 <QEIEncoderVel_Update+0x2a0>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	3301      	adds	r3, #1
 8002fca:	4a8b      	ldr	r2, [pc, #556]	@ (80031f8 <QEIEncoderVel_Update+0x2a0>)
 8002fcc:	6013      	str	r3, [r2, #0]
}
//calculate dt
float diffTime = (QEIdata.TimeStamp[NEW]-QEIdata.TimeStamp[OLD]) * 0.000001;
 8002fce:	4b88      	ldr	r3, [pc, #544]	@ (80031f0 <QEIEncoderVel_Update+0x298>)
 8002fd0:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002fd4:	4b86      	ldr	r3, [pc, #536]	@ (80031f0 <QEIEncoderVel_Update+0x298>)
 8002fd6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002fda:	ebb0 0802 	subs.w	r8, r0, r2
 8002fde:	eb61 0903 	sbc.w	r9, r1, r3
 8002fe2:	4640      	mov	r0, r8
 8002fe4:	4649      	mov	r1, r9
 8002fe6:	f7fd fa9d 	bl	8000524 <__aeabi_ul2d>
 8002fea:	a375      	add	r3, pc, #468	@ (adr r3, 80031c0 <QEIEncoderVel_Update+0x268>)
 8002fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ff0:	f7fd face 	bl	8000590 <__aeabi_dmul>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	460b      	mov	r3, r1
 8002ff8:	4610      	mov	r0, r2
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	f7fd fd82 	bl	8000b04 <__aeabi_d2f>
 8003000:	4603      	mov	r3, r0
 8003002:	603b      	str	r3, [r7, #0]
//calculate anglar velocity
QEIdata.QEIAngularVelocity = diffPosition / diffTime;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	ee07 3a90 	vmov	s15, r3
 800300a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800300e:	ed97 7a00 	vldr	s14, [r7]
 8003012:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003016:	4b76      	ldr	r3, [pc, #472]	@ (80031f0 <QEIEncoderVel_Update+0x298>)
 8003018:	edc3 7a07 	vstr	s15, [r3, #28]
speed = ((QEIdata.QEIAngularVelocity)/8192)*12.5*2*3.14;
 800301c:	4b74      	ldr	r3, [pc, #464]	@ (80031f0 <QEIEncoderVel_Update+0x298>)
 800301e:	edd3 7a07 	vldr	s15, [r3, #28]
 8003022:	ed9f 7a76 	vldr	s14, [pc, #472]	@ 80031fc <QEIEncoderVel_Update+0x2a4>
 8003026:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800302a:	ee16 0a90 	vmov	r0, s13
 800302e:	f7fd fa57 	bl	80004e0 <__aeabi_f2d>
 8003032:	f04f 0200 	mov.w	r2, #0
 8003036:	4b72      	ldr	r3, [pc, #456]	@ (8003200 <QEIEncoderVel_Update+0x2a8>)
 8003038:	f7fd faaa 	bl	8000590 <__aeabi_dmul>
 800303c:	4602      	mov	r2, r0
 800303e:	460b      	mov	r3, r1
 8003040:	4610      	mov	r0, r2
 8003042:	4619      	mov	r1, r3
 8003044:	4602      	mov	r2, r0
 8003046:	460b      	mov	r3, r1
 8003048:	f7fd f8ec 	bl	8000224 <__adddf3>
 800304c:	4602      	mov	r2, r0
 800304e:	460b      	mov	r3, r1
 8003050:	4610      	mov	r0, r2
 8003052:	4619      	mov	r1, r3
 8003054:	a35c      	add	r3, pc, #368	@ (adr r3, 80031c8 <QEIEncoderVel_Update+0x270>)
 8003056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800305a:	f7fd fa99 	bl	8000590 <__aeabi_dmul>
 800305e:	4602      	mov	r2, r0
 8003060:	460b      	mov	r3, r1
 8003062:	4610      	mov	r0, r2
 8003064:	4619      	mov	r1, r3
 8003066:	f7fd fd4d 	bl	8000b04 <__aeabi_d2f>
 800306a:	4603      	mov	r3, r0
 800306c:	4a65      	ldr	r2, [pc, #404]	@ (8003204 <QEIEncoderVel_Update+0x2ac>)
 800306e:	6013      	str	r3, [r2, #0]

speed_fill = (0.969*speed_fill_1)+(0.0155*speed)+(0.0155*speed_1);
 8003070:	4b65      	ldr	r3, [pc, #404]	@ (8003208 <QEIEncoderVel_Update+0x2b0>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4618      	mov	r0, r3
 8003076:	f7fd fa33 	bl	80004e0 <__aeabi_f2d>
 800307a:	a355      	add	r3, pc, #340	@ (adr r3, 80031d0 <QEIEncoderVel_Update+0x278>)
 800307c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003080:	f7fd fa86 	bl	8000590 <__aeabi_dmul>
 8003084:	4602      	mov	r2, r0
 8003086:	460b      	mov	r3, r1
 8003088:	4690      	mov	r8, r2
 800308a:	4699      	mov	r9, r3
 800308c:	4b5d      	ldr	r3, [pc, #372]	@ (8003204 <QEIEncoderVel_Update+0x2ac>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4618      	mov	r0, r3
 8003092:	f7fd fa25 	bl	80004e0 <__aeabi_f2d>
 8003096:	a350      	add	r3, pc, #320	@ (adr r3, 80031d8 <QEIEncoderVel_Update+0x280>)
 8003098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800309c:	f7fd fa78 	bl	8000590 <__aeabi_dmul>
 80030a0:	4602      	mov	r2, r0
 80030a2:	460b      	mov	r3, r1
 80030a4:	4640      	mov	r0, r8
 80030a6:	4649      	mov	r1, r9
 80030a8:	f7fd f8bc 	bl	8000224 <__adddf3>
 80030ac:	4602      	mov	r2, r0
 80030ae:	460b      	mov	r3, r1
 80030b0:	4690      	mov	r8, r2
 80030b2:	4699      	mov	r9, r3
 80030b4:	4b55      	ldr	r3, [pc, #340]	@ (800320c <QEIEncoderVel_Update+0x2b4>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4618      	mov	r0, r3
 80030ba:	f7fd fa11 	bl	80004e0 <__aeabi_f2d>
 80030be:	a346      	add	r3, pc, #280	@ (adr r3, 80031d8 <QEIEncoderVel_Update+0x280>)
 80030c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030c4:	f7fd fa64 	bl	8000590 <__aeabi_dmul>
 80030c8:	4602      	mov	r2, r0
 80030ca:	460b      	mov	r3, r1
 80030cc:	4640      	mov	r0, r8
 80030ce:	4649      	mov	r1, r9
 80030d0:	f7fd f8a8 	bl	8000224 <__adddf3>
 80030d4:	4602      	mov	r2, r0
 80030d6:	460b      	mov	r3, r1
 80030d8:	4610      	mov	r0, r2
 80030da:	4619      	mov	r1, r3
 80030dc:	f7fd fd12 	bl	8000b04 <__aeabi_d2f>
 80030e0:	4603      	mov	r3, r0
 80030e2:	4a4b      	ldr	r2, [pc, #300]	@ (8003210 <QEIEncoderVel_Update+0x2b8>)
 80030e4:	6013      	str	r3, [r2, #0]
speed_1 = speed;
 80030e6:	4b47      	ldr	r3, [pc, #284]	@ (8003204 <QEIEncoderVel_Update+0x2ac>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a48      	ldr	r2, [pc, #288]	@ (800320c <QEIEncoderVel_Update+0x2b4>)
 80030ec:	6013      	str	r3, [r2, #0]
speed_fill_1 = speed_fill;
 80030ee:	4b48      	ldr	r3, [pc, #288]	@ (8003210 <QEIEncoderVel_Update+0x2b8>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a45      	ldr	r2, [pc, #276]	@ (8003208 <QEIEncoderVel_Update+0x2b0>)
 80030f4:	6013      	str	r3, [r2, #0]
if(fabs(speed_fill) < 0.0001 )
 80030f6:	4b46      	ldr	r3, [pc, #280]	@ (8003210 <QEIEncoderVel_Update+0x2b8>)
 80030f8:	edd3 7a00 	vldr	s15, [r3]
 80030fc:	eef0 7ae7 	vabs.f32	s15, s15
 8003100:	ee17 0a90 	vmov	r0, s15
 8003104:	f7fd f9ec 	bl	80004e0 <__aeabi_f2d>
 8003108:	a335      	add	r3, pc, #212	@ (adr r3, 80031e0 <QEIEncoderVel_Update+0x288>)
 800310a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800310e:	f7fd fcb1 	bl	8000a74 <__aeabi_dcmplt>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d003      	beq.n	8003120 <QEIEncoderVel_Update+0x1c8>
{
	speed_fill = 0;
 8003118:	4b3d      	ldr	r3, [pc, #244]	@ (8003210 <QEIEncoderVel_Update+0x2b8>)
 800311a:	f04f 0200 	mov.w	r2, #0
 800311e:	601a      	str	r2, [r3, #0]
}
static uint64_t timestamp_Accelation =0;
if(timestamp_Accelation < HAL_GetTick())
 8003120:	f001 fc34 	bl	800498c <HAL_GetTick>
 8003124:	4603      	mov	r3, r0
 8003126:	2200      	movs	r2, #0
 8003128:	461c      	mov	r4, r3
 800312a:	4615      	mov	r5, r2
 800312c:	4b39      	ldr	r3, [pc, #228]	@ (8003214 <QEIEncoderVel_Update+0x2bc>)
 800312e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003132:	42a2      	cmp	r2, r4
 8003134:	41ab      	sbcs	r3, r5
 8003136:	d225      	bcs.n	8003184 <QEIEncoderVel_Update+0x22c>
{
Accelation = fabs(speed_fill-speed_fill_1)/0.01;
 8003138:	4b35      	ldr	r3, [pc, #212]	@ (8003210 <QEIEncoderVel_Update+0x2b8>)
 800313a:	ed93 7a00 	vldr	s14, [r3]
 800313e:	4b32      	ldr	r3, [pc, #200]	@ (8003208 <QEIEncoderVel_Update+0x2b0>)
 8003140:	edd3 7a00 	vldr	s15, [r3]
 8003144:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003148:	eef0 7ae7 	vabs.f32	s15, s15
 800314c:	ee17 0a90 	vmov	r0, s15
 8003150:	f7fd f9c6 	bl	80004e0 <__aeabi_f2d>
 8003154:	a324      	add	r3, pc, #144	@ (adr r3, 80031e8 <QEIEncoderVel_Update+0x290>)
 8003156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800315a:	f7fd fb43 	bl	80007e4 <__aeabi_ddiv>
 800315e:	4602      	mov	r2, r0
 8003160:	460b      	mov	r3, r1
 8003162:	4610      	mov	r0, r2
 8003164:	4619      	mov	r1, r3
 8003166:	f7fd fccd 	bl	8000b04 <__aeabi_d2f>
 800316a:	4603      	mov	r3, r0
 800316c:	4a2a      	ldr	r2, [pc, #168]	@ (8003218 <QEIEncoderVel_Update+0x2c0>)
 800316e:	6013      	str	r3, [r2, #0]
timestamp_Accelation = HAL_GetTick()+10;
 8003170:	f001 fc0c 	bl	800498c <HAL_GetTick>
 8003174:	4603      	mov	r3, r0
 8003176:	330a      	adds	r3, #10
 8003178:	2200      	movs	r2, #0
 800317a:	469a      	mov	sl, r3
 800317c:	4693      	mov	fp, r2
 800317e:	4b25      	ldr	r3, [pc, #148]	@ (8003214 <QEIEncoderVel_Update+0x2bc>)
 8003180:	e9c3 ab00 	strd	sl, fp, [r3]





if(speed_fill>MAXspeed)
 8003184:	4b22      	ldr	r3, [pc, #136]	@ (8003210 <QEIEncoderVel_Update+0x2b8>)
 8003186:	ed93 7a00 	vldr	s14, [r3]
 800318a:	4b24      	ldr	r3, [pc, #144]	@ (800321c <QEIEncoderVel_Update+0x2c4>)
 800318c:	edd3 7a00 	vldr	s15, [r3]
 8003190:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003194:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003198:	dd03      	ble.n	80031a2 <QEIEncoderVel_Update+0x24a>
{
	MAXspeed = speed_fill;
 800319a:	4b1d      	ldr	r3, [pc, #116]	@ (8003210 <QEIEncoderVel_Update+0x2b8>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a1f      	ldr	r2, [pc, #124]	@ (800321c <QEIEncoderVel_Update+0x2c4>)
 80031a0:	6013      	str	r3, [r2, #0]
}
//store value for next loop
QEIdata.Position[OLD] = QEIdata.Position[NEW];
 80031a2:	4b13      	ldr	r3, [pc, #76]	@ (80031f0 <QEIEncoderVel_Update+0x298>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a12      	ldr	r2, [pc, #72]	@ (80031f0 <QEIEncoderVel_Update+0x298>)
 80031a8:	6053      	str	r3, [r2, #4]
QEIdata.TimeStamp[OLD]=QEIdata.TimeStamp[NEW];
 80031aa:	4b11      	ldr	r3, [pc, #68]	@ (80031f0 <QEIEncoderVel_Update+0x298>)
 80031ac:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80031b0:	490f      	ldr	r1, [pc, #60]	@ (80031f0 <QEIEncoderVel_Update+0x298>)
 80031b2:	e9c1 2304 	strd	r2, r3, [r1, #16]
}
 80031b6:	bf00      	nop
 80031b8:	3708      	adds	r7, #8
 80031ba:	46bd      	mov	sp, r7
 80031bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031c0:	a0b5ed8d 	.word	0xa0b5ed8d
 80031c4:	3eb0c6f7 	.word	0x3eb0c6f7
 80031c8:	51eb851f 	.word	0x51eb851f
 80031cc:	40091eb8 	.word	0x40091eb8
 80031d0:	49ba5e35 	.word	0x49ba5e35
 80031d4:	3fef020c 	.word	0x3fef020c
 80031d8:	c8b43958 	.word	0xc8b43958
 80031dc:	3f8fbe76 	.word	0x3f8fbe76
 80031e0:	eb1c432d 	.word	0xeb1c432d
 80031e4:	3f1a36e2 	.word	0x3f1a36e2
 80031e8:	47ae147b 	.word	0x47ae147b
 80031ec:	3f847ae1 	.word	0x3f847ae1
 80031f0:	20001370 	.word	0x20001370
 80031f4:	200004ac 	.word	0x200004ac
 80031f8:	20001368 	.word	0x20001368
 80031fc:	46000000 	.word	0x46000000
 8003200:	40290000 	.word	0x40290000
 8003204:	2000134c 	.word	0x2000134c
 8003208:	2000135c 	.word	0x2000135c
 800320c:	20001350 	.word	0x20001350
 8003210:	20001358 	.word	0x20001358
 8003214:	200013d8 	.word	0x200013d8
 8003218:	20001364 	.word	0x20001364
 800321c:	20001354 	.word	0x20001354

08003220 <Trajectory>:

void Trajectory()
{
 8003220:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003224:	b082      	sub	sp, #8
 8003226:	af00      	add	r7, sp, #0
	static uint64_t timestamp_Traject =0;
		int64_t currentTime = micros();
 8003228:	f000 ffb8 	bl	800419c <micros>
 800322c:	4602      	mov	r2, r0
 800322e:	460b      	mov	r3, r1
 8003230:	e9c7 2300 	strd	r2, r3, [r7]
		  if(timestamp_Traject < currentTime)
 8003234:	4b99      	ldr	r3, [pc, #612]	@ (800349c <Trajectory+0x27c>)
 8003236:	e9d3 0100 	ldrd	r0, r1, [r3]
 800323a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800323e:	4290      	cmp	r0, r2
 8003240:	eb71 0303 	sbcs.w	r3, r1, r3
 8003244:	f080 8219 	bcs.w	800367a <Trajectory+0x45a>
		  {
			  switch(state_Tra)
 8003248:	4b95      	ldr	r3, [pc, #596]	@ (80034a0 <Trajectory+0x280>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	2b03      	cmp	r3, #3
 800324e:	f200 81f6 	bhi.w	800363e <Trajectory+0x41e>
 8003252:	a201      	add	r2, pc, #4	@ (adr r2, 8003258 <Trajectory+0x38>)
 8003254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003258:	08003269 	.word	0x08003269
 800325c:	0800340d 	.word	0x0800340d
 8003260:	080034d1 	.word	0x080034d1
 8003264:	080035e7 	.word	0x080035e7
			  	  		  {
			  	  		  case 0:
			  	  			  if(Pos_Start > Pos_Target)
 8003268:	4b8e      	ldr	r3, [pc, #568]	@ (80034a4 <Trajectory+0x284>)
 800326a:	ed93 7a00 	vldr	s14, [r3]
 800326e:	4b8e      	ldr	r3, [pc, #568]	@ (80034a8 <Trajectory+0x288>)
 8003270:	edd3 7a00 	vldr	s15, [r3]
 8003274:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003278:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800327c:	dd04      	ble.n	8003288 <Trajectory+0x68>
			  	  			  {
			  	  				  direction = -1;
 800327e:	4b8b      	ldr	r3, [pc, #556]	@ (80034ac <Trajectory+0x28c>)
 8003280:	f04f 32ff 	mov.w	r2, #4294967295
 8003284:	601a      	str	r2, [r3, #0]
 8003286:	e002      	b.n	800328e <Trajectory+0x6e>
			  	  			  }
			  	  			  else
			  	  			  {
			  	  				  direction = 1;
 8003288:	4b88      	ldr	r3, [pc, #544]	@ (80034ac <Trajectory+0x28c>)
 800328a:	2201      	movs	r2, #1
 800328c:	601a      	str	r2, [r3, #0]
			  	  			  }
			  	  			  	q_Pos = Pos_Start + (Velo_Start*t)+((direction*0.5*Max_Acc)*(t*t));
 800328e:	4b88      	ldr	r3, [pc, #544]	@ (80034b0 <Trajectory+0x290>)
 8003290:	ed93 7a00 	vldr	s14, [r3]
 8003294:	4b87      	ldr	r3, [pc, #540]	@ (80034b4 <Trajectory+0x294>)
 8003296:	edd3 7a00 	vldr	s15, [r3]
 800329a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800329e:	4b81      	ldr	r3, [pc, #516]	@ (80034a4 <Trajectory+0x284>)
 80032a0:	edd3 7a00 	vldr	s15, [r3]
 80032a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032a8:	ee17 0a90 	vmov	r0, s15
 80032ac:	f7fd f918 	bl	80004e0 <__aeabi_f2d>
 80032b0:	4680      	mov	r8, r0
 80032b2:	4689      	mov	r9, r1
 80032b4:	4b7d      	ldr	r3, [pc, #500]	@ (80034ac <Trajectory+0x28c>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4618      	mov	r0, r3
 80032ba:	f7fd f8ff 	bl	80004bc <__aeabi_i2d>
 80032be:	f04f 0200 	mov.w	r2, #0
 80032c2:	4b7d      	ldr	r3, [pc, #500]	@ (80034b8 <Trajectory+0x298>)
 80032c4:	f7fd f964 	bl	8000590 <__aeabi_dmul>
 80032c8:	4602      	mov	r2, r0
 80032ca:	460b      	mov	r3, r1
 80032cc:	4692      	mov	sl, r2
 80032ce:	469b      	mov	fp, r3
 80032d0:	4b7a      	ldr	r3, [pc, #488]	@ (80034bc <Trajectory+0x29c>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4618      	mov	r0, r3
 80032d6:	f7fd f903 	bl	80004e0 <__aeabi_f2d>
 80032da:	4602      	mov	r2, r0
 80032dc:	460b      	mov	r3, r1
 80032de:	4650      	mov	r0, sl
 80032e0:	4659      	mov	r1, fp
 80032e2:	f7fd f955 	bl	8000590 <__aeabi_dmul>
 80032e6:	4602      	mov	r2, r0
 80032e8:	460b      	mov	r3, r1
 80032ea:	4692      	mov	sl, r2
 80032ec:	469b      	mov	fp, r3
 80032ee:	4b71      	ldr	r3, [pc, #452]	@ (80034b4 <Trajectory+0x294>)
 80032f0:	ed93 7a00 	vldr	s14, [r3]
 80032f4:	4b6f      	ldr	r3, [pc, #444]	@ (80034b4 <Trajectory+0x294>)
 80032f6:	edd3 7a00 	vldr	s15, [r3]
 80032fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032fe:	ee17 0a90 	vmov	r0, s15
 8003302:	f7fd f8ed 	bl	80004e0 <__aeabi_f2d>
 8003306:	4602      	mov	r2, r0
 8003308:	460b      	mov	r3, r1
 800330a:	4650      	mov	r0, sl
 800330c:	4659      	mov	r1, fp
 800330e:	f7fd f93f 	bl	8000590 <__aeabi_dmul>
 8003312:	4602      	mov	r2, r0
 8003314:	460b      	mov	r3, r1
 8003316:	4640      	mov	r0, r8
 8003318:	4649      	mov	r1, r9
 800331a:	f7fc ff83 	bl	8000224 <__adddf3>
 800331e:	4602      	mov	r2, r0
 8003320:	460b      	mov	r3, r1
 8003322:	4610      	mov	r0, r2
 8003324:	4619      	mov	r1, r3
 8003326:	f7fd fbed 	bl	8000b04 <__aeabi_d2f>
 800332a:	4603      	mov	r3, r0
 800332c:	4a64      	ldr	r2, [pc, #400]	@ (80034c0 <Trajectory+0x2a0>)
 800332e:	6013      	str	r3, [r2, #0]
			  	  			  	q_Velo = Velo_Start + direction*Max_Acc*t;
 8003330:	4b5e      	ldr	r3, [pc, #376]	@ (80034ac <Trajectory+0x28c>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	ee07 3a90 	vmov	s15, r3
 8003338:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800333c:	4b5f      	ldr	r3, [pc, #380]	@ (80034bc <Trajectory+0x29c>)
 800333e:	edd3 7a00 	vldr	s15, [r3]
 8003342:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003346:	4b5b      	ldr	r3, [pc, #364]	@ (80034b4 <Trajectory+0x294>)
 8003348:	edd3 7a00 	vldr	s15, [r3]
 800334c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003350:	4b57      	ldr	r3, [pc, #348]	@ (80034b0 <Trajectory+0x290>)
 8003352:	edd3 7a00 	vldr	s15, [r3]
 8003356:	ee77 7a27 	vadd.f32	s15, s14, s15
 800335a:	4b5a      	ldr	r3, [pc, #360]	@ (80034c4 <Trajectory+0x2a4>)
 800335c:	edc3 7a00 	vstr	s15, [r3]
			  	  			  	q_Acc = Max_Acc*direction;
 8003360:	4b52      	ldr	r3, [pc, #328]	@ (80034ac <Trajectory+0x28c>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	ee07 3a90 	vmov	s15, r3
 8003368:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800336c:	4b53      	ldr	r3, [pc, #332]	@ (80034bc <Trajectory+0x29c>)
 800336e:	edd3 7a00 	vldr	s15, [r3]
 8003372:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003376:	4b54      	ldr	r3, [pc, #336]	@ (80034c8 <Trajectory+0x2a8>)
 8003378:	edc3 7a00 	vstr	s15, [r3]
			  	  			  if(fabs(q_Velo) >= Max_Velo)
 800337c:	4b51      	ldr	r3, [pc, #324]	@ (80034c4 <Trajectory+0x2a4>)
 800337e:	edd3 7a00 	vldr	s15, [r3]
 8003382:	eeb0 7ae7 	vabs.f32	s14, s15
 8003386:	4b51      	ldr	r3, [pc, #324]	@ (80034cc <Trajectory+0x2ac>)
 8003388:	edd3 7a00 	vldr	s15, [r3]
 800338c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003390:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003394:	db0e      	blt.n	80033b4 <Trajectory+0x194>
			  	  				{
			  	  					state_Tra = 1;
 8003396:	4b42      	ldr	r3, [pc, #264]	@ (80034a0 <Trajectory+0x280>)
 8003398:	2201      	movs	r2, #1
 800339a:	601a      	str	r2, [r3, #0]
			  	  					Pos_Start = q_Pos;
 800339c:	4b48      	ldr	r3, [pc, #288]	@ (80034c0 <Trajectory+0x2a0>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a40      	ldr	r2, [pc, #256]	@ (80034a4 <Trajectory+0x284>)
 80033a2:	6013      	str	r3, [r2, #0]
			  	  					Velo_Start = q_Velo;
 80033a4:	4b47      	ldr	r3, [pc, #284]	@ (80034c4 <Trajectory+0x2a4>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a41      	ldr	r2, [pc, #260]	@ (80034b0 <Trajectory+0x290>)
 80033aa:	6013      	str	r3, [r2, #0]
			  	  					t = 0;
 80033ac:	4b41      	ldr	r3, [pc, #260]	@ (80034b4 <Trajectory+0x294>)
 80033ae:	f04f 0200 	mov.w	r2, #0
 80033b2:	601a      	str	r2, [r3, #0]
			  	  				}
			  	  			  if(fabs((q_Pos-Pos_Start)*2) >= fabs(Pos_Target-Pos_Start))
 80033b4:	4b42      	ldr	r3, [pc, #264]	@ (80034c0 <Trajectory+0x2a0>)
 80033b6:	ed93 7a00 	vldr	s14, [r3]
 80033ba:	4b3a      	ldr	r3, [pc, #232]	@ (80034a4 <Trajectory+0x284>)
 80033bc:	edd3 7a00 	vldr	s15, [r3]
 80033c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033c4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80033c8:	eeb0 7ae7 	vabs.f32	s14, s15
 80033cc:	4b36      	ldr	r3, [pc, #216]	@ (80034a8 <Trajectory+0x288>)
 80033ce:	edd3 6a00 	vldr	s13, [r3]
 80033d2:	4b34      	ldr	r3, [pc, #208]	@ (80034a4 <Trajectory+0x284>)
 80033d4:	edd3 7a00 	vldr	s15, [r3]
 80033d8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80033dc:	eef0 7ae7 	vabs.f32	s15, s15
 80033e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033e8:	da00      	bge.n	80033ec <Trajectory+0x1cc>
			  	  				state_Tra = 2;
								Pos_Start = q_Pos;
								Velo_Start = q_Velo;
								t = 0;
			  	  			  }
			  	  			  	break;
 80033ea:	e128      	b.n	800363e <Trajectory+0x41e>
			  	  				state_Tra = 2;
 80033ec:	4b2c      	ldr	r3, [pc, #176]	@ (80034a0 <Trajectory+0x280>)
 80033ee:	2202      	movs	r2, #2
 80033f0:	601a      	str	r2, [r3, #0]
								Pos_Start = q_Pos;
 80033f2:	4b33      	ldr	r3, [pc, #204]	@ (80034c0 <Trajectory+0x2a0>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a2b      	ldr	r2, [pc, #172]	@ (80034a4 <Trajectory+0x284>)
 80033f8:	6013      	str	r3, [r2, #0]
								Velo_Start = q_Velo;
 80033fa:	4b32      	ldr	r3, [pc, #200]	@ (80034c4 <Trajectory+0x2a4>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a2c      	ldr	r2, [pc, #176]	@ (80034b0 <Trajectory+0x290>)
 8003400:	6013      	str	r3, [r2, #0]
								t = 0;
 8003402:	4b2c      	ldr	r3, [pc, #176]	@ (80034b4 <Trajectory+0x294>)
 8003404:	f04f 0200 	mov.w	r2, #0
 8003408:	601a      	str	r2, [r3, #0]
			  	  			  	break;
 800340a:	e118      	b.n	800363e <Trajectory+0x41e>
			  	  		  case 1:
			  	  			  	q_Pos = Pos_Start +(Velo_Start*t);
 800340c:	4b28      	ldr	r3, [pc, #160]	@ (80034b0 <Trajectory+0x290>)
 800340e:	ed93 7a00 	vldr	s14, [r3]
 8003412:	4b28      	ldr	r3, [pc, #160]	@ (80034b4 <Trajectory+0x294>)
 8003414:	edd3 7a00 	vldr	s15, [r3]
 8003418:	ee27 7a27 	vmul.f32	s14, s14, s15
 800341c:	4b21      	ldr	r3, [pc, #132]	@ (80034a4 <Trajectory+0x284>)
 800341e:	edd3 7a00 	vldr	s15, [r3]
 8003422:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003426:	4b26      	ldr	r3, [pc, #152]	@ (80034c0 <Trajectory+0x2a0>)
 8003428:	edc3 7a00 	vstr	s15, [r3]
			  	  			  	q_Velo = Velo_Start;
 800342c:	4b20      	ldr	r3, [pc, #128]	@ (80034b0 <Trajectory+0x290>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a24      	ldr	r2, [pc, #144]	@ (80034c4 <Trajectory+0x2a4>)
 8003432:	6013      	str	r3, [r2, #0]
			  	  			  	q_Acc = 0;
 8003434:	4b24      	ldr	r3, [pc, #144]	@ (80034c8 <Trajectory+0x2a8>)
 8003436:	f04f 0200 	mov.w	r2, #0
 800343a:	601a      	str	r2, [r3, #0]
			  	  			  if(fabs(Pos_Target-q_Pos) <= (q_Velo*q_Velo)/(2*Max_Acc))
 800343c:	4b1a      	ldr	r3, [pc, #104]	@ (80034a8 <Trajectory+0x288>)
 800343e:	ed93 7a00 	vldr	s14, [r3]
 8003442:	4b1f      	ldr	r3, [pc, #124]	@ (80034c0 <Trajectory+0x2a0>)
 8003444:	edd3 7a00 	vldr	s15, [r3]
 8003448:	ee77 7a67 	vsub.f32	s15, s14, s15
 800344c:	eeb0 7ae7 	vabs.f32	s14, s15
 8003450:	4b1c      	ldr	r3, [pc, #112]	@ (80034c4 <Trajectory+0x2a4>)
 8003452:	edd3 6a00 	vldr	s13, [r3]
 8003456:	4b1b      	ldr	r3, [pc, #108]	@ (80034c4 <Trajectory+0x2a4>)
 8003458:	edd3 7a00 	vldr	s15, [r3]
 800345c:	ee26 6aa7 	vmul.f32	s12, s13, s15
 8003460:	4b16      	ldr	r3, [pc, #88]	@ (80034bc <Trajectory+0x29c>)
 8003462:	edd3 7a00 	vldr	s15, [r3]
 8003466:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800346a:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800346e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003472:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003476:	d900      	bls.n	800347a <Trajectory+0x25a>
			  	  					state_Tra = 2;
			  	  					Pos_Start = q_Pos;
			  	  					Velo_Start = q_Velo;
			  	  					t = 0;
			  	  				}
			  	  			  	break;
 8003478:	e0e1      	b.n	800363e <Trajectory+0x41e>
			  	  					state_Tra = 2;
 800347a:	4b09      	ldr	r3, [pc, #36]	@ (80034a0 <Trajectory+0x280>)
 800347c:	2202      	movs	r2, #2
 800347e:	601a      	str	r2, [r3, #0]
			  	  					Pos_Start = q_Pos;
 8003480:	4b0f      	ldr	r3, [pc, #60]	@ (80034c0 <Trajectory+0x2a0>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a07      	ldr	r2, [pc, #28]	@ (80034a4 <Trajectory+0x284>)
 8003486:	6013      	str	r3, [r2, #0]
			  	  					Velo_Start = q_Velo;
 8003488:	4b0e      	ldr	r3, [pc, #56]	@ (80034c4 <Trajectory+0x2a4>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a08      	ldr	r2, [pc, #32]	@ (80034b0 <Trajectory+0x290>)
 800348e:	6013      	str	r3, [r2, #0]
			  	  					t = 0;
 8003490:	4b08      	ldr	r3, [pc, #32]	@ (80034b4 <Trajectory+0x294>)
 8003492:	f04f 0200 	mov.w	r2, #0
 8003496:	601a      	str	r2, [r3, #0]
			  	  			  	break;
 8003498:	e0d1      	b.n	800363e <Trajectory+0x41e>
 800349a:	bf00      	nop
 800349c:	200013e0 	.word	0x200013e0
 80034a0:	200012e4 	.word	0x200012e4
 80034a4:	200012c4 	.word	0x200012c4
 80034a8:	200012c8 	.word	0x200012c8
 80034ac:	20000214 	.word	0x20000214
 80034b0:	200012d0 	.word	0x200012d0
 80034b4:	200012e0 	.word	0x200012e0
 80034b8:	3fe00000 	.word	0x3fe00000
 80034bc:	20000210 	.word	0x20000210
 80034c0:	200012d4 	.word	0x200012d4
 80034c4:	200012d8 	.word	0x200012d8
 80034c8:	200012dc 	.word	0x200012dc
 80034cc:	2000020c 	.word	0x2000020c
			  	  		  case 2:
			  	  			  	q_Pos = Pos_Start + (Velo_Start*t)-((direction*0.5*Max_Acc)*(t*t));
 80034d0:	4b6f      	ldr	r3, [pc, #444]	@ (8003690 <Trajectory+0x470>)
 80034d2:	ed93 7a00 	vldr	s14, [r3]
 80034d6:	4b6f      	ldr	r3, [pc, #444]	@ (8003694 <Trajectory+0x474>)
 80034d8:	edd3 7a00 	vldr	s15, [r3]
 80034dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80034e0:	4b6d      	ldr	r3, [pc, #436]	@ (8003698 <Trajectory+0x478>)
 80034e2:	edd3 7a00 	vldr	s15, [r3]
 80034e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034ea:	ee17 0a90 	vmov	r0, s15
 80034ee:	f7fc fff7 	bl	80004e0 <__aeabi_f2d>
 80034f2:	4680      	mov	r8, r0
 80034f4:	4689      	mov	r9, r1
 80034f6:	4b69      	ldr	r3, [pc, #420]	@ (800369c <Trajectory+0x47c>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4618      	mov	r0, r3
 80034fc:	f7fc ffde 	bl	80004bc <__aeabi_i2d>
 8003500:	f04f 0200 	mov.w	r2, #0
 8003504:	4b66      	ldr	r3, [pc, #408]	@ (80036a0 <Trajectory+0x480>)
 8003506:	f7fd f843 	bl	8000590 <__aeabi_dmul>
 800350a:	4602      	mov	r2, r0
 800350c:	460b      	mov	r3, r1
 800350e:	4692      	mov	sl, r2
 8003510:	469b      	mov	fp, r3
 8003512:	4b64      	ldr	r3, [pc, #400]	@ (80036a4 <Trajectory+0x484>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4618      	mov	r0, r3
 8003518:	f7fc ffe2 	bl	80004e0 <__aeabi_f2d>
 800351c:	4602      	mov	r2, r0
 800351e:	460b      	mov	r3, r1
 8003520:	4650      	mov	r0, sl
 8003522:	4659      	mov	r1, fp
 8003524:	f7fd f834 	bl	8000590 <__aeabi_dmul>
 8003528:	4602      	mov	r2, r0
 800352a:	460b      	mov	r3, r1
 800352c:	4692      	mov	sl, r2
 800352e:	469b      	mov	fp, r3
 8003530:	4b58      	ldr	r3, [pc, #352]	@ (8003694 <Trajectory+0x474>)
 8003532:	ed93 7a00 	vldr	s14, [r3]
 8003536:	4b57      	ldr	r3, [pc, #348]	@ (8003694 <Trajectory+0x474>)
 8003538:	edd3 7a00 	vldr	s15, [r3]
 800353c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003540:	ee17 0a90 	vmov	r0, s15
 8003544:	f7fc ffcc 	bl	80004e0 <__aeabi_f2d>
 8003548:	4602      	mov	r2, r0
 800354a:	460b      	mov	r3, r1
 800354c:	4650      	mov	r0, sl
 800354e:	4659      	mov	r1, fp
 8003550:	f7fd f81e 	bl	8000590 <__aeabi_dmul>
 8003554:	4602      	mov	r2, r0
 8003556:	460b      	mov	r3, r1
 8003558:	4640      	mov	r0, r8
 800355a:	4649      	mov	r1, r9
 800355c:	f7fc fe60 	bl	8000220 <__aeabi_dsub>
 8003560:	4602      	mov	r2, r0
 8003562:	460b      	mov	r3, r1
 8003564:	4610      	mov	r0, r2
 8003566:	4619      	mov	r1, r3
 8003568:	f7fd facc 	bl	8000b04 <__aeabi_d2f>
 800356c:	4603      	mov	r3, r0
 800356e:	4a4e      	ldr	r2, [pc, #312]	@ (80036a8 <Trajectory+0x488>)
 8003570:	6013      	str	r3, [r2, #0]
			  	  			  	q_Velo = Velo_Start - direction*Max_Acc*t;
 8003572:	4b47      	ldr	r3, [pc, #284]	@ (8003690 <Trajectory+0x470>)
 8003574:	ed93 7a00 	vldr	s14, [r3]
 8003578:	4b48      	ldr	r3, [pc, #288]	@ (800369c <Trajectory+0x47c>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	ee07 3a90 	vmov	s15, r3
 8003580:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003584:	4b47      	ldr	r3, [pc, #284]	@ (80036a4 <Trajectory+0x484>)
 8003586:	edd3 7a00 	vldr	s15, [r3]
 800358a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800358e:	4b41      	ldr	r3, [pc, #260]	@ (8003694 <Trajectory+0x474>)
 8003590:	edd3 7a00 	vldr	s15, [r3]
 8003594:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003598:	ee77 7a67 	vsub.f32	s15, s14, s15
 800359c:	4b43      	ldr	r3, [pc, #268]	@ (80036ac <Trajectory+0x48c>)
 800359e:	edc3 7a00 	vstr	s15, [r3]
			  	  			  	q_Acc = -direction*Max_Acc;
 80035a2:	4b3e      	ldr	r3, [pc, #248]	@ (800369c <Trajectory+0x47c>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	425b      	negs	r3, r3
 80035a8:	ee07 3a90 	vmov	s15, r3
 80035ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80035b0:	4b3c      	ldr	r3, [pc, #240]	@ (80036a4 <Trajectory+0x484>)
 80035b2:	edd3 7a00 	vldr	s15, [r3]
 80035b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035ba:	4b3d      	ldr	r3, [pc, #244]	@ (80036b0 <Trajectory+0x490>)
 80035bc:	edc3 7a00 	vstr	s15, [r3]
			  	  			  if(fabs(q_Velo) <= 0)
 80035c0:	4b3a      	ldr	r3, [pc, #232]	@ (80036ac <Trajectory+0x48c>)
 80035c2:	edd3 7a00 	vldr	s15, [r3]
 80035c6:	eef0 7ae7 	vabs.f32	s15, s15
 80035ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80035ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035d2:	d900      	bls.n	80035d6 <Trajectory+0x3b6>
			  	  				{
			  	  					state_Tra = 3;
			  	  					t = 0;
			  	  				}
			  	  			  	break;
 80035d4:	e033      	b.n	800363e <Trajectory+0x41e>
			  	  					state_Tra = 3;
 80035d6:	4b37      	ldr	r3, [pc, #220]	@ (80036b4 <Trajectory+0x494>)
 80035d8:	2203      	movs	r2, #3
 80035da:	601a      	str	r2, [r3, #0]
			  	  					t = 0;
 80035dc:	4b2d      	ldr	r3, [pc, #180]	@ (8003694 <Trajectory+0x474>)
 80035de:	f04f 0200 	mov.w	r2, #0
 80035e2:	601a      	str	r2, [r3, #0]
			  	  			  	break;
 80035e4:	e02b      	b.n	800363e <Trajectory+0x41e>
			  	  		  case 3:
			  	  			  	if (FirstTraject == 1)
 80035e6:	4b34      	ldr	r3, [pc, #208]	@ (80036b8 <Trajectory+0x498>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d106      	bne.n	80035fc <Trajectory+0x3dc>
			  	  			  	{
			  	  			  	Old_Target = Pos_Target;
 80035ee:	4b33      	ldr	r3, [pc, #204]	@ (80036bc <Trajectory+0x49c>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a33      	ldr	r2, [pc, #204]	@ (80036c0 <Trajectory+0x4a0>)
 80035f4:	6013      	str	r3, [r2, #0]
			  	  			  	FirstTraject = 0;
 80035f6:	4b30      	ldr	r3, [pc, #192]	@ (80036b8 <Trajectory+0x498>)
 80035f8:	2200      	movs	r2, #0
 80035fa:	601a      	str	r2, [r3, #0]
			  	  			  	}
			  	  			  	if(Pos_Target != Old_Target)
 80035fc:	4b2f      	ldr	r3, [pc, #188]	@ (80036bc <Trajectory+0x49c>)
 80035fe:	ed93 7a00 	vldr	s14, [r3]
 8003602:	4b2f      	ldr	r3, [pc, #188]	@ (80036c0 <Trajectory+0x4a0>)
 8003604:	edd3 7a00 	vldr	s15, [r3]
 8003608:	eeb4 7a67 	vcmp.f32	s14, s15
 800360c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003610:	d014      	beq.n	800363c <Trajectory+0x41c>
			  	  			  	{
			  	  			  		state_Tra = 0;
 8003612:	4b28      	ldr	r3, [pc, #160]	@ (80036b4 <Trajectory+0x494>)
 8003614:	2200      	movs	r2, #0
 8003616:	601a      	str	r2, [r3, #0]
			  	  			  		t = 0;
 8003618:	4b1e      	ldr	r3, [pc, #120]	@ (8003694 <Trajectory+0x474>)
 800361a:	f04f 0200 	mov.w	r2, #0
 800361e:	601a      	str	r2, [r3, #0]
			  	  			  		Pos_Start = Pos;
 8003620:	4b28      	ldr	r3, [pc, #160]	@ (80036c4 <Trajectory+0x4a4>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a1c      	ldr	r2, [pc, #112]	@ (8003698 <Trajectory+0x478>)
 8003626:	6013      	str	r3, [r2, #0]
//			  	  			  		Pos_Start = q_Pos;
			  	  			  		Velo_Start = q_Velo;
 8003628:	4b20      	ldr	r3, [pc, #128]	@ (80036ac <Trajectory+0x48c>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a18      	ldr	r2, [pc, #96]	@ (8003690 <Trajectory+0x470>)
 800362e:	6013      	str	r3, [r2, #0]
			  	  			  		Old_Target = Pos_Target;
 8003630:	4b22      	ldr	r3, [pc, #136]	@ (80036bc <Trajectory+0x49c>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a22      	ldr	r2, [pc, #136]	@ (80036c0 <Trajectory+0x4a0>)
 8003636:	6013      	str	r3, [r2, #0]
			  	  			  		PIDreset();
 8003638:	f7ff fbe4 	bl	8002e04 <PIDreset>

			  	  			  	}
			  	  			  	break;
 800363c:	bf00      	nop
			  	  		  }
		  t = t+0.0001;
 800363e:	4b15      	ldr	r3, [pc, #84]	@ (8003694 <Trajectory+0x474>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4618      	mov	r0, r3
 8003644:	f7fc ff4c 	bl	80004e0 <__aeabi_f2d>
 8003648:	a30f      	add	r3, pc, #60	@ (adr r3, 8003688 <Trajectory+0x468>)
 800364a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800364e:	f7fc fde9 	bl	8000224 <__adddf3>
 8003652:	4602      	mov	r2, r0
 8003654:	460b      	mov	r3, r1
 8003656:	4610      	mov	r0, r2
 8003658:	4619      	mov	r1, r3
 800365a:	f7fd fa53 	bl	8000b04 <__aeabi_d2f>
 800365e:	4603      	mov	r3, r0
 8003660:	4a0c      	ldr	r2, [pc, #48]	@ (8003694 <Trajectory+0x474>)
 8003662:	6013      	str	r3, [r2, #0]
		  timestamp_Traject = currentTime + 100;
 8003664:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003668:	f112 0464 	adds.w	r4, r2, #100	@ 0x64
 800366c:	f143 0500 	adc.w	r5, r3, #0
 8003670:	4622      	mov	r2, r4
 8003672:	462b      	mov	r3, r5
 8003674:	4914      	ldr	r1, [pc, #80]	@ (80036c8 <Trajectory+0x4a8>)
 8003676:	e9c1 2300 	strd	r2, r3, [r1]
		  }
}
 800367a:	bf00      	nop
 800367c:	3708      	adds	r7, #8
 800367e:	46bd      	mov	sp, r7
 8003680:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003684:	f3af 8000 	nop.w
 8003688:	eb1c432d 	.word	0xeb1c432d
 800368c:	3f1a36e2 	.word	0x3f1a36e2
 8003690:	200012d0 	.word	0x200012d0
 8003694:	200012e0 	.word	0x200012e0
 8003698:	200012c4 	.word	0x200012c4
 800369c:	20000214 	.word	0x20000214
 80036a0:	3fe00000 	.word	0x3fe00000
 80036a4:	20000210 	.word	0x20000210
 80036a8:	200012d4 	.word	0x200012d4
 80036ac:	200012d8 	.word	0x200012d8
 80036b0:	200012dc 	.word	0x200012dc
 80036b4:	200012e4 	.word	0x200012e4
 80036b8:	20000208 	.word	0x20000208
 80036bc:	200012c8 	.word	0x200012c8
 80036c0:	200012cc 	.word	0x200012cc
 80036c4:	20001360 	.word	0x20001360
 80036c8:	200013e0 	.word	0x200013e0

080036cc <PIDposition>:

void PIDposition()
{
 80036cc:	b5b0      	push	{r4, r5, r7, lr}
 80036ce:	b082      	sub	sp, #8
 80036d0:	af00      	add	r7, sp, #0
	static uint64_t timestamp3 =0;
	int64_t currentTime = micros();
 80036d2:	f000 fd63 	bl	800419c <micros>
 80036d6:	4602      	mov	r2, r0
 80036d8:	460b      	mov	r3, r1
 80036da:	e9c7 2300 	strd	r2, r3, [r7]
	if(currentTime > timestamp3)
 80036de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80036e2:	49c5      	ldr	r1, [pc, #788]	@ (80039f8 <PIDposition+0x32c>)
 80036e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80036e8:	4290      	cmp	r0, r2
 80036ea:	eb71 0303 	sbcs.w	r3, r1, r3
 80036ee:	f080 8169 	bcs.w	80039c4 <PIDposition+0x2f8>
	  {
			Poscontrol.Error[NEW] = q_Pos - Pos;//
 80036f2:	4bc2      	ldr	r3, [pc, #776]	@ (80039fc <PIDposition+0x330>)
 80036f4:	ed93 7a00 	vldr	s14, [r3]
 80036f8:	4bc1      	ldr	r3, [pc, #772]	@ (8003a00 <PIDposition+0x334>)
 80036fa:	edd3 7a00 	vldr	s15, [r3]
 80036fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003702:	4bc0      	ldr	r3, [pc, #768]	@ (8003a04 <PIDposition+0x338>)
 8003704:	edc3 7a03 	vstr	s15, [r3, #12]
//			Poscontrol.Output[NEW] = ((((Poscontrol.kp*Poscontrol.T)+(Poscontrol.ki*Poscontrol.T*Poscontrol.T)+(Poscontrol.kd))*Poscontrol.Error[NEW])-(((Poscontrol.kp*Poscontrol.T)+(2*Poscontrol.kd))*Poscontrol.Error[OLD])+(Poscontrol.kd*Poscontrol.Error[OLDER])+(Poscontrol.Output[OLD]*Poscontrol.T))/Poscontrol.T;
			Poscontrol.Output[NEW] = ((((Poscontrol.kp*2*Poscontrol.T)+(Poscontrol.ki*Poscontrol.T*Poscontrol.T)+(2*Poscontrol.kd))*Poscontrol.Error[NEW])-(((Poscontrol.kp*2*Poscontrol.T)-(Poscontrol.ki*Poscontrol.T*Poscontrol.T)+(4*Poscontrol.kd))*Poscontrol.Error[OLD])+(2*Poscontrol.kd*Poscontrol.Error[OLDER])+(Poscontrol.Output[OLD]*2*Poscontrol.T))/(2*Poscontrol.T);
 8003708:	4bbe      	ldr	r3, [pc, #760]	@ (8003a04 <PIDposition+0x338>)
 800370a:	edd3 7a06 	vldr	s15, [r3, #24]
 800370e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003712:	4bbc      	ldr	r3, [pc, #752]	@ (8003a04 <PIDposition+0x338>)
 8003714:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003718:	ee27 7a27 	vmul.f32	s14, s14, s15
 800371c:	4bb9      	ldr	r3, [pc, #740]	@ (8003a04 <PIDposition+0x338>)
 800371e:	edd3 6a07 	vldr	s13, [r3, #28]
 8003722:	4bb8      	ldr	r3, [pc, #736]	@ (8003a04 <PIDposition+0x338>)
 8003724:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003728:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800372c:	4bb5      	ldr	r3, [pc, #724]	@ (8003a04 <PIDposition+0x338>)
 800372e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003732:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003736:	ee37 7a27 	vadd.f32	s14, s14, s15
 800373a:	4bb2      	ldr	r3, [pc, #712]	@ (8003a04 <PIDposition+0x338>)
 800373c:	edd3 7a08 	vldr	s15, [r3, #32]
 8003740:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003744:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003748:	4bae      	ldr	r3, [pc, #696]	@ (8003a04 <PIDposition+0x338>)
 800374a:	edd3 7a03 	vldr	s15, [r3, #12]
 800374e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003752:	4bac      	ldr	r3, [pc, #688]	@ (8003a04 <PIDposition+0x338>)
 8003754:	edd3 7a06 	vldr	s15, [r3, #24]
 8003758:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800375c:	4ba9      	ldr	r3, [pc, #676]	@ (8003a04 <PIDposition+0x338>)
 800375e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003762:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003766:	4ba7      	ldr	r3, [pc, #668]	@ (8003a04 <PIDposition+0x338>)
 8003768:	ed93 6a07 	vldr	s12, [r3, #28]
 800376c:	4ba5      	ldr	r3, [pc, #660]	@ (8003a04 <PIDposition+0x338>)
 800376e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003772:	ee26 6a27 	vmul.f32	s12, s12, s15
 8003776:	4ba3      	ldr	r3, [pc, #652]	@ (8003a04 <PIDposition+0x338>)
 8003778:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800377c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003780:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003784:	4b9f      	ldr	r3, [pc, #636]	@ (8003a04 <PIDposition+0x338>)
 8003786:	edd3 7a08 	vldr	s15, [r3, #32]
 800378a:	eeb1 6a00 	vmov.f32	s12, #16	@ 0x40800000  4.0
 800378e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003792:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003796:	4b9b      	ldr	r3, [pc, #620]	@ (8003a04 <PIDposition+0x338>)
 8003798:	edd3 7a04 	vldr	s15, [r3, #16]
 800379c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80037a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80037a4:	4b97      	ldr	r3, [pc, #604]	@ (8003a04 <PIDposition+0x338>)
 80037a6:	edd3 7a08 	vldr	s15, [r3, #32]
 80037aa:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80037ae:	4b95      	ldr	r3, [pc, #596]	@ (8003a04 <PIDposition+0x338>)
 80037b0:	edd3 7a05 	vldr	s15, [r3, #20]
 80037b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80037b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037bc:	4b91      	ldr	r3, [pc, #580]	@ (8003a04 <PIDposition+0x338>)
 80037be:	edd3 7a01 	vldr	s15, [r3, #4]
 80037c2:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80037c6:	4b8f      	ldr	r3, [pc, #572]	@ (8003a04 <PIDposition+0x338>)
 80037c8:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80037cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80037d0:	ee77 6a27 	vadd.f32	s13, s14, s15
 80037d4:	4b8b      	ldr	r3, [pc, #556]	@ (8003a04 <PIDposition+0x338>)
 80037d6:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80037da:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80037de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80037e2:	4b88      	ldr	r3, [pc, #544]	@ (8003a04 <PIDposition+0x338>)
 80037e4:	edc3 7a00 	vstr	s15, [r3]
			Poscontrol.Error[OLDER] = Poscontrol.Error[OLD];
 80037e8:	4b86      	ldr	r3, [pc, #536]	@ (8003a04 <PIDposition+0x338>)
 80037ea:	691b      	ldr	r3, [r3, #16]
 80037ec:	4a85      	ldr	r2, [pc, #532]	@ (8003a04 <PIDposition+0x338>)
 80037ee:	6153      	str	r3, [r2, #20]
			Poscontrol.Error[OLD] = Poscontrol.Error[NEW];
 80037f0:	4b84      	ldr	r3, [pc, #528]	@ (8003a04 <PIDposition+0x338>)
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	4a83      	ldr	r2, [pc, #524]	@ (8003a04 <PIDposition+0x338>)
 80037f6:	6113      	str	r3, [r2, #16]
			Poscontrol.Output[OLDER] = Poscontrol.Output[OLD];
 80037f8:	4b82      	ldr	r3, [pc, #520]	@ (8003a04 <PIDposition+0x338>)
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	4a81      	ldr	r2, [pc, #516]	@ (8003a04 <PIDposition+0x338>)
 80037fe:	6093      	str	r3, [r2, #8]
			Poscontrol.Output[OLD] = Poscontrol.Output[NEW];
 8003800:	4b80      	ldr	r3, [pc, #512]	@ (8003a04 <PIDposition+0x338>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a7f      	ldr	r2, [pc, #508]	@ (8003a04 <PIDposition+0x338>)
 8003806:	6053      	str	r3, [r2, #4]

			Velocontrol.Error[NEW] = Poscontrol.Output[NEW]+q_Velo-speed_fill;//-speed_fill
 8003808:	4b7e      	ldr	r3, [pc, #504]	@ (8003a04 <PIDposition+0x338>)
 800380a:	ed93 7a00 	vldr	s14, [r3]
 800380e:	4b7e      	ldr	r3, [pc, #504]	@ (8003a08 <PIDposition+0x33c>)
 8003810:	edd3 7a00 	vldr	s15, [r3]
 8003814:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003818:	4b7c      	ldr	r3, [pc, #496]	@ (8003a0c <PIDposition+0x340>)
 800381a:	edd3 7a00 	vldr	s15, [r3]
 800381e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003822:	4b7b      	ldr	r3, [pc, #492]	@ (8003a10 <PIDposition+0x344>)
 8003824:	edc3 7a03 	vstr	s15, [r3, #12]
			ONE = (((Velocontrol.kp*2*Velocontrol.T)+(Velocontrol.ki*Velocontrol.T*Velocontrol.T)+(2*Velocontrol.kd))*Velocontrol.Error[NEW])/(2*Velocontrol.T);
 8003828:	4b79      	ldr	r3, [pc, #484]	@ (8003a10 <PIDposition+0x344>)
 800382a:	edd3 7a06 	vldr	s15, [r3, #24]
 800382e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003832:	4b77      	ldr	r3, [pc, #476]	@ (8003a10 <PIDposition+0x344>)
 8003834:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003838:	ee27 7a27 	vmul.f32	s14, s14, s15
 800383c:	4b74      	ldr	r3, [pc, #464]	@ (8003a10 <PIDposition+0x344>)
 800383e:	edd3 6a07 	vldr	s13, [r3, #28]
 8003842:	4b73      	ldr	r3, [pc, #460]	@ (8003a10 <PIDposition+0x344>)
 8003844:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003848:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800384c:	4b70      	ldr	r3, [pc, #448]	@ (8003a10 <PIDposition+0x344>)
 800384e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003852:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003856:	ee37 7a27 	vadd.f32	s14, s14, s15
 800385a:	4b6d      	ldr	r3, [pc, #436]	@ (8003a10 <PIDposition+0x344>)
 800385c:	edd3 7a08 	vldr	s15, [r3, #32]
 8003860:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003864:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003868:	4b69      	ldr	r3, [pc, #420]	@ (8003a10 <PIDposition+0x344>)
 800386a:	edd3 7a03 	vldr	s15, [r3, #12]
 800386e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8003872:	4b67      	ldr	r3, [pc, #412]	@ (8003a10 <PIDposition+0x344>)
 8003874:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003878:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800387c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003880:	4b64      	ldr	r3, [pc, #400]	@ (8003a14 <PIDposition+0x348>)
 8003882:	edc3 7a00 	vstr	s15, [r3]
			TWO = (((Velocontrol.kp*2*Velocontrol.T)-(Velocontrol.ki*Velocontrol.T*Velocontrol.T)+(4*Velocontrol.kd))*Velocontrol.Error[OLD])/(2*Velocontrol.T);
 8003886:	4b62      	ldr	r3, [pc, #392]	@ (8003a10 <PIDposition+0x344>)
 8003888:	edd3 7a06 	vldr	s15, [r3, #24]
 800388c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003890:	4b5f      	ldr	r3, [pc, #380]	@ (8003a10 <PIDposition+0x344>)
 8003892:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003896:	ee27 7a27 	vmul.f32	s14, s14, s15
 800389a:	4b5d      	ldr	r3, [pc, #372]	@ (8003a10 <PIDposition+0x344>)
 800389c:	edd3 6a07 	vldr	s13, [r3, #28]
 80038a0:	4b5b      	ldr	r3, [pc, #364]	@ (8003a10 <PIDposition+0x344>)
 80038a2:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80038a6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80038aa:	4b59      	ldr	r3, [pc, #356]	@ (8003a10 <PIDposition+0x344>)
 80038ac:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80038b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038b4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80038b8:	4b55      	ldr	r3, [pc, #340]	@ (8003a10 <PIDposition+0x344>)
 80038ba:	edd3 7a08 	vldr	s15, [r3, #32]
 80038be:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80038c2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80038c6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80038ca:	4b51      	ldr	r3, [pc, #324]	@ (8003a10 <PIDposition+0x344>)
 80038cc:	edd3 7a04 	vldr	s15, [r3, #16]
 80038d0:	ee67 6a27 	vmul.f32	s13, s14, s15
 80038d4:	4b4e      	ldr	r3, [pc, #312]	@ (8003a10 <PIDposition+0x344>)
 80038d6:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80038da:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80038de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038e2:	4b4d      	ldr	r3, [pc, #308]	@ (8003a18 <PIDposition+0x34c>)
 80038e4:	edc3 7a00 	vstr	s15, [r3]
			THREE = (2*Velocontrol.kd*Velocontrol.Error[OLDER])/(2*Velocontrol.T);
 80038e8:	4b49      	ldr	r3, [pc, #292]	@ (8003a10 <PIDposition+0x344>)
 80038ea:	edd3 7a08 	vldr	s15, [r3, #32]
 80038ee:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80038f2:	4b47      	ldr	r3, [pc, #284]	@ (8003a10 <PIDposition+0x344>)
 80038f4:	edd3 7a05 	vldr	s15, [r3, #20]
 80038f8:	ee67 6a27 	vmul.f32	s13, s14, s15
 80038fc:	4b44      	ldr	r3, [pc, #272]	@ (8003a10 <PIDposition+0x344>)
 80038fe:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003902:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003906:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800390a:	4b44      	ldr	r3, [pc, #272]	@ (8003a1c <PIDposition+0x350>)
 800390c:	edc3 7a00 	vstr	s15, [r3]
			FOUR = (Velocontrol.Output[OLD]*2*Velocontrol.T)/(2*Velocontrol.T);
 8003910:	4b3f      	ldr	r3, [pc, #252]	@ (8003a10 <PIDposition+0x344>)
 8003912:	edd3 7a01 	vldr	s15, [r3, #4]
 8003916:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800391a:	4b3d      	ldr	r3, [pc, #244]	@ (8003a10 <PIDposition+0x344>)
 800391c:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003920:	ee67 6a27 	vmul.f32	s13, s14, s15
 8003924:	4b3a      	ldr	r3, [pc, #232]	@ (8003a10 <PIDposition+0x344>)
 8003926:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800392a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800392e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003932:	4b3b      	ldr	r3, [pc, #236]	@ (8003a20 <PIDposition+0x354>)
 8003934:	edc3 7a00 	vstr	s15, [r3]
			Velocontrol.Output[NEW] = (ONE-TWO+THREE+FOUR);//
 8003938:	4b36      	ldr	r3, [pc, #216]	@ (8003a14 <PIDposition+0x348>)
 800393a:	ed93 7a00 	vldr	s14, [r3]
 800393e:	4b36      	ldr	r3, [pc, #216]	@ (8003a18 <PIDposition+0x34c>)
 8003940:	edd3 7a00 	vldr	s15, [r3]
 8003944:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003948:	4b34      	ldr	r3, [pc, #208]	@ (8003a1c <PIDposition+0x350>)
 800394a:	edd3 7a00 	vldr	s15, [r3]
 800394e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003952:	4b33      	ldr	r3, [pc, #204]	@ (8003a20 <PIDposition+0x354>)
 8003954:	edd3 7a00 	vldr	s15, [r3]
 8003958:	ee77 7a27 	vadd.f32	s15, s14, s15
 800395c:	4b2c      	ldr	r3, [pc, #176]	@ (8003a10 <PIDposition+0x344>)
 800395e:	edc3 7a00 	vstr	s15, [r3]
//			test = (ONE-TWO+THREE+FOUR);
			if(Velocontrol.Output[NEW]>42500)Velocontrol.Output[NEW]=42500;
 8003962:	4b2b      	ldr	r3, [pc, #172]	@ (8003a10 <PIDposition+0x344>)
 8003964:	edd3 7a00 	vldr	s15, [r3]
 8003968:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8003a24 <PIDposition+0x358>
 800396c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003970:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003974:	dd02      	ble.n	800397c <PIDposition+0x2b0>
 8003976:	4b26      	ldr	r3, [pc, #152]	@ (8003a10 <PIDposition+0x344>)
 8003978:	4a2b      	ldr	r2, [pc, #172]	@ (8003a28 <PIDposition+0x35c>)
 800397a:	601a      	str	r2, [r3, #0]
			if(Velocontrol.Output[NEW]<-42500)Velocontrol.Output[NEW]=-42500;
 800397c:	4b24      	ldr	r3, [pc, #144]	@ (8003a10 <PIDposition+0x344>)
 800397e:	edd3 7a00 	vldr	s15, [r3]
 8003982:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8003a2c <PIDposition+0x360>
 8003986:	eef4 7ac7 	vcmpe.f32	s15, s14
 800398a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800398e:	d502      	bpl.n	8003996 <PIDposition+0x2ca>
 8003990:	4b1f      	ldr	r3, [pc, #124]	@ (8003a10 <PIDposition+0x344>)
 8003992:	4a27      	ldr	r2, [pc, #156]	@ (8003a30 <PIDposition+0x364>)
 8003994:	601a      	str	r2, [r3, #0]
			Velocontrol.Error[OLDER] = Velocontrol.Error[OLD];
 8003996:	4b1e      	ldr	r3, [pc, #120]	@ (8003a10 <PIDposition+0x344>)
 8003998:	691b      	ldr	r3, [r3, #16]
 800399a:	4a1d      	ldr	r2, [pc, #116]	@ (8003a10 <PIDposition+0x344>)
 800399c:	6153      	str	r3, [r2, #20]
			Velocontrol.Error[OLD] = Velocontrol.Error[NEW];
 800399e:	4b1c      	ldr	r3, [pc, #112]	@ (8003a10 <PIDposition+0x344>)
 80039a0:	68db      	ldr	r3, [r3, #12]
 80039a2:	4a1b      	ldr	r2, [pc, #108]	@ (8003a10 <PIDposition+0x344>)
 80039a4:	6113      	str	r3, [r2, #16]
			Velocontrol.Output[OLD] = Velocontrol.Output[NEW];
 80039a6:	4b1a      	ldr	r3, [pc, #104]	@ (8003a10 <PIDposition+0x344>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a19      	ldr	r2, [pc, #100]	@ (8003a10 <PIDposition+0x344>)
 80039ac:	6053      	str	r3, [r2, #4]
//			Velocontrol.Error[OLDER] = Velocontrol.Error[OLD];
//			Velocontrol.Error[OLD] = Velocontrol.Error[NEW];
//			Velocontrol.Output[OLDER] = Velocontrol.Output[OLD];
//			Velocontrol.Output[OLD] = Velocontrol.Output[NEW];
	//					if(fabs(Pos_Target-Pos) <= 0.1)start = 0;
			timestamp3 =currentTime + 100;
 80039ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80039b2:	f112 0464 	adds.w	r4, r2, #100	@ 0x64
 80039b6:	f143 0500 	adc.w	r5, r3, #0
 80039ba:	4622      	mov	r2, r4
 80039bc:	462b      	mov	r3, r5
 80039be:	490e      	ldr	r1, [pc, #56]	@ (80039f8 <PIDposition+0x32c>)
 80039c0:	e9c1 2300 	strd	r2, r3, [r1]
	  }
	  if(Velocontrol.Output[NEW] > 0)
 80039c4:	4b12      	ldr	r3, [pc, #72]	@ (8003a10 <PIDposition+0x344>)
 80039c6:	edd3 7a00 	vldr	s15, [r3]
 80039ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80039ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039d2:	dd31      	ble.n	8003a38 <PIDposition+0x36c>
	  {
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 0);
 80039d4:	2200      	movs	r2, #0
 80039d6:	2101      	movs	r1, #1
 80039d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80039dc:	f003 fa36 	bl	8006e4c <HAL_GPIO_WritePin>
		  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, Velocontrol.Output[NEW]);
 80039e0:	4b0b      	ldr	r3, [pc, #44]	@ (8003a10 <PIDposition+0x344>)
 80039e2:	edd3 7a00 	vldr	s15, [r3]
 80039e6:	4b13      	ldr	r3, [pc, #76]	@ (8003a34 <PIDposition+0x368>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80039ee:	ee17 2a90 	vmov	r2, s15
 80039f2:	635a      	str	r2, [r3, #52]	@ 0x34
	  else
	  {
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 1);
		  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, fabs(Velocontrol.Output[NEW]));
	  }
}
 80039f4:	e032      	b.n	8003a5c <PIDposition+0x390>
 80039f6:	bf00      	nop
 80039f8:	200013e8 	.word	0x200013e8
 80039fc:	200012d4 	.word	0x200012d4
 8003a00:	20001360 	.word	0x20001360
 8003a04:	2000124c 	.word	0x2000124c
 8003a08:	200012d8 	.word	0x200012d8
 8003a0c:	20001358 	.word	0x20001358
 8003a10:	20001224 	.word	0x20001224
 8003a14:	200011a4 	.word	0x200011a4
 8003a18:	200011a8 	.word	0x200011a8
 8003a1c:	200011ac 	.word	0x200011ac
 8003a20:	200011b0 	.word	0x200011b0
 8003a24:	47260400 	.word	0x47260400
 8003a28:	47260400 	.word	0x47260400
 8003a2c:	c7260400 	.word	0xc7260400
 8003a30:	c7260400 	.word	0xc7260400
 8003a34:	20000578 	.word	0x20000578
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 1);
 8003a38:	2201      	movs	r2, #1
 8003a3a:	2101      	movs	r1, #1
 8003a3c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003a40:	f003 fa04 	bl	8006e4c <HAL_GPIO_WritePin>
		  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, fabs(Velocontrol.Output[NEW]));
 8003a44:	4b07      	ldr	r3, [pc, #28]	@ (8003a64 <PIDposition+0x398>)
 8003a46:	edd3 7a00 	vldr	s15, [r3]
 8003a4a:	eef0 7ae7 	vabs.f32	s15, s15
 8003a4e:	4b06      	ldr	r3, [pc, #24]	@ (8003a68 <PIDposition+0x39c>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a56:	ee17 2a90 	vmov	r2, s15
 8003a5a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8003a5c:	bf00      	nop
 8003a5e:	3708      	adds	r7, #8
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bdb0      	pop	{r4, r5, r7, pc}
 8003a64:	20001224 	.word	0x20001224
 8003a68:	20000578 	.word	0x20000578

08003a6c <State_To_Mode>:
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 1);
		  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, fabs(Velocontrol2.Output[NEW]));
	  }
}

void State_To_Mode(){
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	af00      	add	r7, sp, #0
        if(registerFrame[0x01].U16 == 0b0001){
 8003a70:	4b42      	ldr	r3, [pc, #264]	@ (8003b7c <State_To_Mode+0x110>)
 8003a72:	885b      	ldrh	r3, [r3, #2]
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d115      	bne.n	8003aa4 <State_To_Mode+0x38>
        	registerFrame[0x01].U16 = 0b0000;
 8003a78:	4b40      	ldr	r3, [pc, #256]	@ (8003b7c <State_To_Mode+0x110>)
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	805a      	strh	r2, [r3, #2]
			registerFrame[0x10].U16 = 0b0001;
 8003a7e:	4b3f      	ldr	r3, [pc, #252]	@ (8003b7c <State_To_Mode+0x110>)
 8003a80:	2201      	movs	r2, #1
 8003a82:	841a      	strh	r2, [r3, #32]
        	Mode = 1;
 8003a84:	4b3e      	ldr	r3, [pc, #248]	@ (8003b80 <State_To_Mode+0x114>)
 8003a86:	2201      	movs	r2, #1
 8003a88:	601a      	str	r2, [r3, #0]
        	state_ALL = 4;
 8003a8a:	4b3e      	ldr	r3, [pc, #248]	@ (8003b84 <State_To_Mode+0x118>)
 8003a8c:	2204      	movs	r2, #4
 8003a8e:	601a      	str	r2, [r3, #0]
        	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3,0);
 8003a90:	2200      	movs	r2, #0
 8003a92:	2108      	movs	r1, #8
 8003a94:	483c      	ldr	r0, [pc, #240]	@ (8003b88 <State_To_Mode+0x11c>)
 8003a96:	f003 f9d9 	bl	8006e4c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2,1);
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	2104      	movs	r1, #4
 8003a9e:	483a      	ldr	r0, [pc, #232]	@ (8003b88 <State_To_Mode+0x11c>)
 8003aa0:	f003 f9d4 	bl	8006e4c <HAL_GPIO_WritePin>
        }
        if(registerFrame[0x01].U16 == 0b0010){
 8003aa4:	4b35      	ldr	r3, [pc, #212]	@ (8003b7c <State_To_Mode+0x110>)
 8003aa6:	885b      	ldrh	r3, [r3, #2]
 8003aa8:	2b02      	cmp	r3, #2
 8003aaa:	d10f      	bne.n	8003acc <State_To_Mode+0x60>
//            Mode = 2;
        	Mode = 1;
 8003aac:	4b34      	ldr	r3, [pc, #208]	@ (8003b80 <State_To_Mode+0x114>)
 8003aae:	2201      	movs	r2, #1
 8003ab0:	601a      	str	r2, [r3, #0]
            state_ALL = 0;
 8003ab2:	4b34      	ldr	r3, [pc, #208]	@ (8003b84 <State_To_Mode+0x118>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	601a      	str	r2, [r3, #0]
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3,0);
 8003ab8:	2200      	movs	r2, #0
 8003aba:	2108      	movs	r1, #8
 8003abc:	4832      	ldr	r0, [pc, #200]	@ (8003b88 <State_To_Mode+0x11c>)
 8003abe:	f003 f9c5 	bl	8006e4c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2,1);
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	2104      	movs	r1, #4
 8003ac6:	4830      	ldr	r0, [pc, #192]	@ (8003b88 <State_To_Mode+0x11c>)
 8003ac8:	f003 f9c0 	bl	8006e4c <HAL_GPIO_WritePin>
        }
        if(registerFrame[0x01].U16 == 0b0100){
 8003acc:	4b2b      	ldr	r3, [pc, #172]	@ (8003b7c <State_To_Mode+0x110>)
 8003ace:	885b      	ldrh	r3, [r3, #2]
 8003ad0:	2b04      	cmp	r3, #4
 8003ad2:	d120      	bne.n	8003b16 <State_To_Mode+0xaa>
//            Mode = 3;
        	Mode = 1;
 8003ad4:	4b2a      	ldr	r3, [pc, #168]	@ (8003b80 <State_To_Mode+0x114>)
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	601a      	str	r2, [r3, #0]
        	registerFrame[0x01].U16 = 0b0000;
 8003ada:	4b28      	ldr	r3, [pc, #160]	@ (8003b7c <State_To_Mode+0x110>)
 8003adc:	2200      	movs	r2, #0
 8003ade:	805a      	strh	r2, [r3, #2]
			splitInteger(registerFrame[0x21].U16, Pick_Order);
 8003ae0:	4b26      	ldr	r3, [pc, #152]	@ (8003b7c <State_To_Mode+0x110>)
 8003ae2:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8003ae6:	4929      	ldr	r1, [pc, #164]	@ (8003b8c <State_To_Mode+0x120>)
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f000 faa1 	bl	8004030 <splitInteger>
			splitInteger(registerFrame[0x22].U16, Place_Order);
 8003aee:	4b23      	ldr	r3, [pc, #140]	@ (8003b7c <State_To_Mode+0x110>)
 8003af0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003af4:	4926      	ldr	r1, [pc, #152]	@ (8003b90 <State_To_Mode+0x124>)
 8003af6:	4618      	mov	r0, r3
 8003af8:	f000 fa9a 	bl	8004030 <splitInteger>
			state_ALL = 5;
 8003afc:	4b21      	ldr	r3, [pc, #132]	@ (8003b84 <State_To_Mode+0x118>)
 8003afe:	2205      	movs	r2, #5
 8003b00:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3,0);
 8003b02:	2200      	movs	r2, #0
 8003b04:	2108      	movs	r1, #8
 8003b06:	4820      	ldr	r0, [pc, #128]	@ (8003b88 <State_To_Mode+0x11c>)
 8003b08:	f003 f9a0 	bl	8006e4c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2,1);
 8003b0c:	2201      	movs	r2, #1
 8003b0e:	2104      	movs	r1, #4
 8003b10:	481d      	ldr	r0, [pc, #116]	@ (8003b88 <State_To_Mode+0x11c>)
 8003b12:	f003 f99b 	bl	8006e4c <HAL_GPIO_WritePin>
        }
        if(registerFrame[0x01].U16 == 0b1000){
 8003b16:	4b19      	ldr	r3, [pc, #100]	@ (8003b7c <State_To_Mode+0x110>)
 8003b18:	885b      	ldrh	r3, [r3, #2]
 8003b1a:	2b08      	cmp	r3, #8
 8003b1c:	d12c      	bne.n	8003b78 <State_To_Mode+0x10c>
//          Point Mode
        	Mode = 1;
 8003b1e:	4b18      	ldr	r3, [pc, #96]	@ (8003b80 <State_To_Mode+0x114>)
 8003b20:	2201      	movs	r2, #1
 8003b22:	601a      	str	r2, [r3, #0]
        	registerFrame[0x01].U16 = 0b0000;
 8003b24:	4b15      	ldr	r3, [pc, #84]	@ (8003b7c <State_To_Mode+0x110>)
 8003b26:	2200      	movs	r2, #0
 8003b28:	805a      	strh	r2, [r3, #2]
			registerFrame[0x10].U16 = 0b00010000;
 8003b2a:	4b14      	ldr	r3, [pc, #80]	@ (8003b7c <State_To_Mode+0x110>)
 8003b2c:	2210      	movs	r2, #16
 8003b2e:	841a      	strh	r2, [r3, #32]
			Goal_Point = registerFrame[0x30].U16/10;
 8003b30:	4b12      	ldr	r3, [pc, #72]	@ (8003b7c <State_To_Mode+0x110>)
 8003b32:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8003b36:	4a17      	ldr	r2, [pc, #92]	@ (8003b94 <State_To_Mode+0x128>)
 8003b38:	fba2 2303 	umull	r2, r3, r2, r3
 8003b3c:	08db      	lsrs	r3, r3, #3
 8003b3e:	b29b      	uxth	r3, r3
 8003b40:	461a      	mov	r2, r3
 8003b42:	4b15      	ldr	r3, [pc, #84]	@ (8003b98 <State_To_Mode+0x12c>)
 8003b44:	601a      	str	r2, [r3, #0]
			Pos_Target = Goal_Point;
 8003b46:	4b14      	ldr	r3, [pc, #80]	@ (8003b98 <State_To_Mode+0x12c>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	ee07 3a90 	vmov	s15, r3
 8003b4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b52:	4b12      	ldr	r3, [pc, #72]	@ (8003b9c <State_To_Mode+0x130>)
 8003b54:	edc3 7a00 	vstr	s15, [r3]
			state_ALL = 3;
 8003b58:	4b0a      	ldr	r3, [pc, #40]	@ (8003b84 <State_To_Mode+0x118>)
 8003b5a:	2203      	movs	r2, #3
 8003b5c:	601a      	str	r2, [r3, #0]
			state_ALL_Old = 2;
 8003b5e:	4b10      	ldr	r3, [pc, #64]	@ (8003ba0 <State_To_Mode+0x134>)
 8003b60:	2202      	movs	r2, #2
 8003b62:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3,0);
 8003b64:	2200      	movs	r2, #0
 8003b66:	2108      	movs	r1, #8
 8003b68:	4807      	ldr	r0, [pc, #28]	@ (8003b88 <State_To_Mode+0x11c>)
 8003b6a:	f003 f96f 	bl	8006e4c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2,1);
 8003b6e:	2201      	movs	r2, #1
 8003b70:	2104      	movs	r1, #4
 8003b72:	4805      	ldr	r0, [pc, #20]	@ (8003b88 <State_To_Mode+0x11c>)
 8003b74:	f003 f96a 	bl	8006e4c <HAL_GPIO_WritePin>
        }
}
 8003b78:	bf00      	nop
 8003b7a:	bd80      	pop	{r7, pc}
 8003b7c:	20000fd8 	.word	0x20000fd8
 8003b80:	2000116c 	.word	0x2000116c
 8003b84:	20000204 	.word	0x20000204
 8003b88:	48000800 	.word	0x48000800
 8003b8c:	2000117c 	.word	0x2000117c
 8003b90:	20001190 	.word	0x20001190
 8003b94:	cccccccd 	.word	0xcccccccd
 8003b98:	20001178 	.word	0x20001178
 8003b9c:	200012c8 	.word	0x200012c8
 8003ba0:	200011b8 	.word	0x200011b8

08003ba4 <Heartbeat>:

void Heartbeat(){
 8003ba4:	b480      	push	{r7}
 8003ba6:	af00      	add	r7, sp, #0
        registerFrame[0x00].U16 =22881;
 8003ba8:	4b04      	ldr	r3, [pc, #16]	@ (8003bbc <Heartbeat+0x18>)
 8003baa:	f645 1261 	movw	r2, #22881	@ 0x5961
 8003bae:	801a      	strh	r2, [r3, #0]
    }
 8003bb0:	bf00      	nop
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb8:	4770      	bx	lr
 8003bba:	bf00      	nop
 8003bbc:	20000fd8 	.word	0x20000fd8

08003bc0 <Routine>:

void Routine () {
 8003bc0:	b480      	push	{r7}
 8003bc2:	af00      	add	r7, sp, #0
        if (registerFrame[0x00].U16 == 18537){
 8003bc4:	4b08      	ldr	r3, [pc, #32]	@ (8003be8 <Routine+0x28>)
 8003bc6:	881b      	ldrh	r3, [r3, #0]
 8003bc8:	f644 0269 	movw	r2, #18537	@ 0x4869
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d105      	bne.n	8003bdc <Routine+0x1c>
//            registerFrame[0x04].U16 = Gripper_Movement_Actual_Status;
            registerFrame[0x10].U16 = 0b0001;
 8003bd0:	4b05      	ldr	r3, [pc, #20]	@ (8003be8 <Routine+0x28>)
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	841a      	strh	r2, [r3, #32]
            registerFrame[0x10].U16 = 0b0000;
 8003bd6:	4b04      	ldr	r3, [pc, #16]	@ (8003be8 <Routine+0x28>)
 8003bd8:	2200      	movs	r2, #0
 8003bda:	841a      	strh	r2, [r3, #32]
        }
}
 8003bdc:	bf00      	nop
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr
 8003be6:	bf00      	nop
 8003be8:	20000fd8 	.word	0x20000fd8

08003bec <UpdatePosRoutine>:
void UpdatePosRoutine()
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	af00      	add	r7, sp, #0
	if(LeadSW[0] == 0)
 8003bf0:	4b30      	ldr	r3, [pc, #192]	@ (8003cb4 <UpdatePosRoutine+0xc8>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d103      	bne.n	8003c00 <UpdatePosRoutine+0x14>
	{
		registerFrame[0x04].U16 = 0b0001;
 8003bf8:	4b2f      	ldr	r3, [pc, #188]	@ (8003cb8 <UpdatePosRoutine+0xcc>)
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	811a      	strh	r2, [r3, #8]
 8003bfe:	e00a      	b.n	8003c16 <UpdatePosRoutine+0x2a>
	}
	else if(LeadSW[1] == 0)
 8003c00:	4b2c      	ldr	r3, [pc, #176]	@ (8003cb4 <UpdatePosRoutine+0xc8>)
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d103      	bne.n	8003c10 <UpdatePosRoutine+0x24>
	{
		registerFrame[0x04].U16 = 0b0010;
 8003c08:	4b2b      	ldr	r3, [pc, #172]	@ (8003cb8 <UpdatePosRoutine+0xcc>)
 8003c0a:	2202      	movs	r2, #2
 8003c0c:	811a      	strh	r2, [r3, #8]
 8003c0e:	e002      	b.n	8003c16 <UpdatePosRoutine+0x2a>
	}
	else
	{
		registerFrame[0x04].U16 = 0b0000;
 8003c10:	4b29      	ldr	r3, [pc, #164]	@ (8003cb8 <UpdatePosRoutine+0xcc>)
 8003c12:	2200      	movs	r2, #0
 8003c14:	811a      	strh	r2, [r3, #8]
	}
	registerFrame[0x11].U16 = fabs(Pos)*10;
 8003c16:	4b29      	ldr	r3, [pc, #164]	@ (8003cbc <UpdatePosRoutine+0xd0>)
 8003c18:	edd3 7a00 	vldr	s15, [r3]
 8003c1c:	eef0 7ae7 	vabs.f32	s15, s15
 8003c20:	ee17 0a90 	vmov	r0, s15
 8003c24:	f7fc fc5c 	bl	80004e0 <__aeabi_f2d>
 8003c28:	f04f 0200 	mov.w	r2, #0
 8003c2c:	4b24      	ldr	r3, [pc, #144]	@ (8003cc0 <UpdatePosRoutine+0xd4>)
 8003c2e:	f7fc fcaf 	bl	8000590 <__aeabi_dmul>
 8003c32:	4602      	mov	r2, r0
 8003c34:	460b      	mov	r3, r1
 8003c36:	4610      	mov	r0, r2
 8003c38:	4619      	mov	r1, r3
 8003c3a:	f7fc ff43 	bl	8000ac4 <__aeabi_d2uiz>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	b29a      	uxth	r2, r3
 8003c42:	4b1d      	ldr	r3, [pc, #116]	@ (8003cb8 <UpdatePosRoutine+0xcc>)
 8003c44:	845a      	strh	r2, [r3, #34]	@ 0x22
	registerFrame[0x12].U16 = fabs(speed_fill)*10;
 8003c46:	4b1f      	ldr	r3, [pc, #124]	@ (8003cc4 <UpdatePosRoutine+0xd8>)
 8003c48:	edd3 7a00 	vldr	s15, [r3]
 8003c4c:	eef0 7ae7 	vabs.f32	s15, s15
 8003c50:	ee17 0a90 	vmov	r0, s15
 8003c54:	f7fc fc44 	bl	80004e0 <__aeabi_f2d>
 8003c58:	f04f 0200 	mov.w	r2, #0
 8003c5c:	4b18      	ldr	r3, [pc, #96]	@ (8003cc0 <UpdatePosRoutine+0xd4>)
 8003c5e:	f7fc fc97 	bl	8000590 <__aeabi_dmul>
 8003c62:	4602      	mov	r2, r0
 8003c64:	460b      	mov	r3, r1
 8003c66:	4610      	mov	r0, r2
 8003c68:	4619      	mov	r1, r3
 8003c6a:	f7fc ff2b 	bl	8000ac4 <__aeabi_d2uiz>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	b29a      	uxth	r2, r3
 8003c72:	4b11      	ldr	r3, [pc, #68]	@ (8003cb8 <UpdatePosRoutine+0xcc>)
 8003c74:	849a      	strh	r2, [r3, #36]	@ 0x24
	registerFrame[0x13].U16 = Accelation*10;
 8003c76:	4b14      	ldr	r3, [pc, #80]	@ (8003cc8 <UpdatePosRoutine+0xdc>)
 8003c78:	edd3 7a00 	vldr	s15, [r3]
 8003c7c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003c80:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c84:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c88:	ee17 3a90 	vmov	r3, s15
 8003c8c:	b29a      	uxth	r2, r3
 8003c8e:	4b0a      	ldr	r3, [pc, #40]	@ (8003cb8 <UpdatePosRoutine+0xcc>)
 8003c90:	84da      	strh	r2, [r3, #38]	@ 0x26
	registerFrame[0x40].U16 = X_Actual_Position*10;
 8003c92:	4b0e      	ldr	r3, [pc, #56]	@ (8003ccc <UpdatePosRoutine+0xe0>)
 8003c94:	edd3 7a00 	vldr	s15, [r3]
 8003c98:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003c9c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ca0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ca4:	ee17 3a90 	vmov	r3, s15
 8003ca8:	b29a      	uxth	r2, r3
 8003caa:	4b03      	ldr	r3, [pc, #12]	@ (8003cb8 <UpdatePosRoutine+0xcc>)
 8003cac:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
}
 8003cb0:	bf00      	nop
 8003cb2:	bd80      	pop	{r7, pc}
 8003cb4:	200011e0 	.word	0x200011e0
 8003cb8:	20000fd8 	.word	0x20000fd8
 8003cbc:	20001360 	.word	0x20001360
 8003cc0:	40240000 	.word	0x40240000
 8003cc4:	20001358 	.word	0x20001358
 8003cc8:	20001364 	.word	0x20001364
 8003ccc:	20001168 	.word	0x20001168

08003cd0 <Vacuum>:
void Vacuum() {
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	af00      	add	r7, sp, #0
        Vacuum_Status = registerFrame[0x02].U16;
 8003cd4:	4b0a      	ldr	r3, [pc, #40]	@ (8003d00 <Vacuum+0x30>)
 8003cd6:	889b      	ldrh	r3, [r3, #4]
 8003cd8:	461a      	mov	r2, r3
 8003cda:	4b0a      	ldr	r3, [pc, #40]	@ (8003d04 <Vacuum+0x34>)
 8003cdc:	601a      	str	r2, [r3, #0]
        if(Vacuum_Status == 1)
 8003cde:	4b09      	ldr	r3, [pc, #36]	@ (8003d04 <Vacuum+0x34>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d105      	bne.n	8003cf2 <Vacuum+0x22>
        {
        	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6,1);
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	2140      	movs	r1, #64	@ 0x40
 8003cea:	4807      	ldr	r0, [pc, #28]	@ (8003d08 <Vacuum+0x38>)
 8003cec:	f003 f8ae 	bl	8006e4c <HAL_GPIO_WritePin>
        }
        else
        {
        	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6,0);
        }
}
 8003cf0:	e004      	b.n	8003cfc <Vacuum+0x2c>
        	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6,0);
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	2140      	movs	r1, #64	@ 0x40
 8003cf6:	4804      	ldr	r0, [pc, #16]	@ (8003d08 <Vacuum+0x38>)
 8003cf8:	f003 f8a8 	bl	8006e4c <HAL_GPIO_WritePin>
}
 8003cfc:	bf00      	nop
 8003cfe:	bd80      	pop	{r7, pc}
 8003d00:	20000fd8 	.word	0x20000fd8
 8003d04:	20001170 	.word	0x20001170
 8003d08:	48000800 	.word	0x48000800

08003d0c <GripperMovement>:
//Write Gripper Movement Status
void GripperMovement() {
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	af00      	add	r7, sp, #0
        Gripper_Movement_Status = registerFrame[0x03].U16;
 8003d10:	4b28      	ldr	r3, [pc, #160]	@ (8003db4 <GripperMovement+0xa8>)
 8003d12:	88db      	ldrh	r3, [r3, #6]
 8003d14:	461a      	mov	r2, r3
 8003d16:	4b28      	ldr	r3, [pc, #160]	@ (8003db8 <GripperMovement+0xac>)
 8003d18:	601a      	str	r2, [r3, #0]
        if( Gripper_Movement_Status == 1)
 8003d1a:	4b27      	ldr	r3, [pc, #156]	@ (8003db8 <GripperMovement+0xac>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	2b01      	cmp	r3, #1
 8003d20:	d11b      	bne.n	8003d5a <GripperMovement+0x4e>
	   {
        	if(LeadSW[1] == 0)
 8003d22:	4b26      	ldr	r3, [pc, #152]	@ (8003dbc <GripperMovement+0xb0>)
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d10b      	bne.n	8003d42 <GripperMovement+0x36>
			{
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5,0);
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	2120      	movs	r1, #32
 8003d2e:	4824      	ldr	r0, [pc, #144]	@ (8003dc0 <GripperMovement+0xb4>)
 8003d30:	f003 f88c 	bl	8006e4c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8,0);
 8003d34:	2200      	movs	r2, #0
 8003d36:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003d3a:	4821      	ldr	r0, [pc, #132]	@ (8003dc0 <GripperMovement+0xb4>)
 8003d3c:	f003 f886 	bl	8006e4c <HAL_GPIO_WritePin>
	   else
	   {
		   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5,0);
		   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8,0);
	   }
}
 8003d40:	e036      	b.n	8003db0 <GripperMovement+0xa4>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5,1);
 8003d42:	2201      	movs	r2, #1
 8003d44:	2120      	movs	r1, #32
 8003d46:	481e      	ldr	r0, [pc, #120]	@ (8003dc0 <GripperMovement+0xb4>)
 8003d48:	f003 f880 	bl	8006e4c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8,0);
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003d52:	481b      	ldr	r0, [pc, #108]	@ (8003dc0 <GripperMovement+0xb4>)
 8003d54:	f003 f87a 	bl	8006e4c <HAL_GPIO_WritePin>
}
 8003d58:	e02a      	b.n	8003db0 <GripperMovement+0xa4>
        else if(Gripper_Movement_Status == 0)
 8003d5a:	4b17      	ldr	r3, [pc, #92]	@ (8003db8 <GripperMovement+0xac>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d11b      	bne.n	8003d9a <GripperMovement+0x8e>
        	if(LeadSW[0] == 0)
 8003d62:	4b16      	ldr	r3, [pc, #88]	@ (8003dbc <GripperMovement+0xb0>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d10b      	bne.n	8003d82 <GripperMovement+0x76>
        		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5,0);
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	2120      	movs	r1, #32
 8003d6e:	4814      	ldr	r0, [pc, #80]	@ (8003dc0 <GripperMovement+0xb4>)
 8003d70:	f003 f86c 	bl	8006e4c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8,0);
 8003d74:	2200      	movs	r2, #0
 8003d76:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003d7a:	4811      	ldr	r0, [pc, #68]	@ (8003dc0 <GripperMovement+0xb4>)
 8003d7c:	f003 f866 	bl	8006e4c <HAL_GPIO_WritePin>
}
 8003d80:	e016      	b.n	8003db0 <GripperMovement+0xa4>
        		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5,0);
 8003d82:	2200      	movs	r2, #0
 8003d84:	2120      	movs	r1, #32
 8003d86:	480e      	ldr	r0, [pc, #56]	@ (8003dc0 <GripperMovement+0xb4>)
 8003d88:	f003 f860 	bl	8006e4c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8,1);
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003d92:	480b      	ldr	r0, [pc, #44]	@ (8003dc0 <GripperMovement+0xb4>)
 8003d94:	f003 f85a 	bl	8006e4c <HAL_GPIO_WritePin>
}
 8003d98:	e00a      	b.n	8003db0 <GripperMovement+0xa4>
		   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5,0);
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	2120      	movs	r1, #32
 8003d9e:	4808      	ldr	r0, [pc, #32]	@ (8003dc0 <GripperMovement+0xb4>)
 8003da0:	f003 f854 	bl	8006e4c <HAL_GPIO_WritePin>
		   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8,0);
 8003da4:	2200      	movs	r2, #0
 8003da6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003daa:	4805      	ldr	r0, [pc, #20]	@ (8003dc0 <GripperMovement+0xb4>)
 8003dac:	f003 f84e 	bl	8006e4c <HAL_GPIO_WritePin>
}
 8003db0:	bf00      	nop
 8003db2:	bd80      	pop	{r7, pc}
 8003db4:	20000fd8 	.word	0x20000fd8
 8003db8:	20001174 	.word	0x20001174
 8003dbc:	200011e0 	.word	0x200011e0
 8003dc0:	48000800 	.word	0x48000800

08003dc4 <SetHome>:
void SetHome() {
 8003dc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003dc8:	b082      	sub	sp, #8
 8003dca:	af00      	add	r7, sp, #0
	if(Mode == 1)
 8003dcc:	4b88      	ldr	r3, [pc, #544]	@ (8003ff0 <SetHome+0x22c>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	2b01      	cmp	r3, #1
 8003dd2:	f040 8089 	bne.w	8003ee8 <SetHome+0x124>
		{
			registerFrame[0x01].U16 = 0b0000;
 8003dd6:	4b87      	ldr	r3, [pc, #540]	@ (8003ff4 <SetHome+0x230>)
 8003dd8:	2200      	movs	r2, #0
 8003dda:	805a      	strh	r2, [r3, #2]
			registerFrame[0x10].U16 = 0b0010;
 8003ddc:	4b85      	ldr	r3, [pc, #532]	@ (8003ff4 <SetHome+0x230>)
 8003dde:	2202      	movs	r2, #2
 8003de0:	841a      	strh	r2, [r3, #32]
			if(HOME == 1||HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == 1)
 8003de2:	4b85      	ldr	r3, [pc, #532]	@ (8003ff8 <SetHome+0x234>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	2b01      	cmp	r3, #1
 8003de8:	d006      	beq.n	8003df8 <SetHome+0x34>
 8003dea:	2110      	movs	r1, #16
 8003dec:	4883      	ldr	r0, [pc, #524]	@ (8003ffc <SetHome+0x238>)
 8003dee:	f003 f815 	bl	8006e1c <HAL_GPIO_ReadPin>
 8003df2:	4603      	mov	r3, r0
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d168      	bne.n	8003eca <SetHome+0x106>
			{
				if(CountHome > 100)
 8003df8:	4b81      	ldr	r3, [pc, #516]	@ (8004000 <SetHome+0x23c>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	2b64      	cmp	r3, #100	@ 0x64
 8003dfe:	dd5e      	ble.n	8003ebe <SetHome+0xfa>
				{
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 1);
 8003e00:	2201      	movs	r2, #1
 8003e02:	2101      	movs	r1, #1
 8003e04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e08:	f003 f820 	bl	8006e4c <HAL_GPIO_WritePin>
					__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 2000);
 8003e0c:	4b7d      	ldr	r3, [pc, #500]	@ (8004004 <SetHome+0x240>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003e14:	635a      	str	r2, [r3, #52]	@ 0x34
					static uint64_t DelayTime = 0;
					if(DelayTime < HAL_GetTick())
 8003e16:	f000 fdb9 	bl	800498c <HAL_GetTick>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	4698      	mov	r8, r3
 8003e20:	4691      	mov	r9, r2
 8003e22:	4b79      	ldr	r3, [pc, #484]	@ (8004008 <SetHome+0x244>)
 8003e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e28:	4542      	cmp	r2, r8
 8003e2a:	eb73 0309 	sbcs.w	r3, r3, r9
 8003e2e:	d211      	bcs.n	8003e54 <SetHome+0x90>
					{
						 CountingDelay++;
 8003e30:	4b76      	ldr	r3, [pc, #472]	@ (800400c <SetHome+0x248>)
 8003e32:	881b      	ldrh	r3, [r3, #0]
 8003e34:	3301      	adds	r3, #1
 8003e36:	b29a      	uxth	r2, r3
 8003e38:	4b74      	ldr	r3, [pc, #464]	@ (800400c <SetHome+0x248>)
 8003e3a:	801a      	strh	r2, [r3, #0]
						 DelayTime = HAL_GetTick()+10;
 8003e3c:	f000 fda6 	bl	800498c <HAL_GetTick>
 8003e40:	4603      	mov	r3, r0
 8003e42:	330a      	adds	r3, #10
 8003e44:	2200      	movs	r2, #0
 8003e46:	603b      	str	r3, [r7, #0]
 8003e48:	607a      	str	r2, [r7, #4]
 8003e4a:	4b6f      	ldr	r3, [pc, #444]	@ (8004008 <SetHome+0x244>)
 8003e4c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003e50:	e9c3 1200 	strd	r1, r2, [r3]
					}
					//HAL_Delay(1000);
					if(CountingDelay > 100)
 8003e54:	4b6d      	ldr	r3, [pc, #436]	@ (800400c <SetHome+0x248>)
 8003e56:	881b      	ldrh	r3, [r3, #0]
 8003e58:	2b64      	cmp	r3, #100	@ 0x64
 8003e5a:	f240 80c1 	bls.w	8003fe0 <SetHome+0x21c>
					{
						HOME = 0;
 8003e5e:	4b66      	ldr	r3, [pc, #408]	@ (8003ff8 <SetHome+0x234>)
 8003e60:	2200      	movs	r2, #0
 8003e62:	601a      	str	r2, [r3, #0]
						__HAL_TIM_SET_COUNTER(&htim3,0);
 8003e64:	4b6a      	ldr	r3, [pc, #424]	@ (8004010 <SetHome+0x24c>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	625a      	str	r2, [r3, #36]	@ 0x24
						Count = 0;
 8003e6c:	4b69      	ldr	r3, [pc, #420]	@ (8004014 <SetHome+0x250>)
 8003e6e:	2200      	movs	r2, #0
 8003e70:	601a      	str	r2, [r3, #0]
						QEIdata.Position[NEW] = 0;
 8003e72:	4b69      	ldr	r3, [pc, #420]	@ (8004018 <SetHome+0x254>)
 8003e74:	2200      	movs	r2, #0
 8003e76:	601a      	str	r2, [r3, #0]
						QEIdata.Position[OLD] = 0;
 8003e78:	4b67      	ldr	r3, [pc, #412]	@ (8004018 <SetHome+0x254>)
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	605a      	str	r2, [r3, #4]
						Pos_Start = 0;
 8003e7e:	4b67      	ldr	r3, [pc, #412]	@ (800401c <SetHome+0x258>)
 8003e80:	f04f 0200 	mov.w	r2, #0
 8003e84:	601a      	str	r2, [r3, #0]
						state_ALL = 2;
 8003e86:	4b66      	ldr	r3, [pc, #408]	@ (8004020 <SetHome+0x25c>)
 8003e88:	2202      	movs	r2, #2
 8003e8a:	601a      	str	r2, [r3, #0]
						state_Tra = 0;
 8003e8c:	4b65      	ldr	r3, [pc, #404]	@ (8004024 <SetHome+0x260>)
 8003e8e:	2200      	movs	r2, #0
 8003e90:	601a      	str	r2, [r3, #0]
						CountHome = 0;
 8003e92:	4b5b      	ldr	r3, [pc, #364]	@ (8004000 <SetHome+0x23c>)
 8003e94:	2200      	movs	r2, #0
 8003e96:	601a      	str	r2, [r3, #0]
						registerFrame[0x10].U16 = 0b0000;//Reset ModBus
 8003e98:	4b56      	ldr	r3, [pc, #344]	@ (8003ff4 <SetHome+0x230>)
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	841a      	strh	r2, [r3, #32]
						HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3,1);
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	2108      	movs	r1, #8
 8003ea2:	4861      	ldr	r0, [pc, #388]	@ (8004028 <SetHome+0x264>)
 8003ea4:	f002 ffd2 	bl	8006e4c <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2,0);
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	2104      	movs	r1, #4
 8003eac:	485e      	ldr	r0, [pc, #376]	@ (8004028 <SetHome+0x264>)
 8003eae:	f002 ffcd 	bl	8006e4c <HAL_GPIO_WritePin>
						resetHome();
 8003eb2:	f7fe ff25 	bl	8002d00 <resetHome>
						CountingDelay = 0;
 8003eb6:	4b55      	ldr	r3, [pc, #340]	@ (800400c <SetHome+0x248>)
 8003eb8:	2200      	movs	r2, #0
 8003eba:	801a      	strh	r2, [r3, #0]
				if(CountHome > 100)
 8003ebc:	e090      	b.n	8003fe0 <SetHome+0x21c>
					}

				}
				else
				{
					CountHome++;
 8003ebe:	4b50      	ldr	r3, [pc, #320]	@ (8004000 <SetHome+0x23c>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	3301      	adds	r3, #1
 8003ec4:	4a4e      	ldr	r2, [pc, #312]	@ (8004000 <SetHome+0x23c>)
 8003ec6:	6013      	str	r3, [r2, #0]
				if(CountHome > 100)
 8003ec8:	e08a      	b.n	8003fe0 <SetHome+0x21c>
				}
			}
			else
			{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 1);
 8003eca:	2201      	movs	r2, #1
 8003ecc:	2101      	movs	r1, #1
 8003ece:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003ed2:	f002 ffbb 	bl	8006e4c <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 6000);
 8003ed6:	4b4b      	ldr	r3, [pc, #300]	@ (8004004 <SetHome+0x240>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f241 7270 	movw	r2, #6000	@ 0x1770
 8003ede:	635a      	str	r2, [r3, #52]	@ 0x34
			CountHome = 0;
 8003ee0:	4b47      	ldr	r3, [pc, #284]	@ (8004000 <SetHome+0x23c>)
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 1);
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 6000);
			CountHome = 0;
			}
		}
    }
 8003ee6:	e07e      	b.n	8003fe6 <SetHome+0x222>
			if(HOME == 1||HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == 1)
 8003ee8:	4b43      	ldr	r3, [pc, #268]	@ (8003ff8 <SetHome+0x234>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	2b01      	cmp	r3, #1
 8003eee:	d006      	beq.n	8003efe <SetHome+0x13a>
 8003ef0:	2110      	movs	r1, #16
 8003ef2:	4842      	ldr	r0, [pc, #264]	@ (8003ffc <SetHome+0x238>)
 8003ef4:	f002 ff92 	bl	8006e1c <HAL_GPIO_ReadPin>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	d161      	bne.n	8003fc2 <SetHome+0x1fe>
				if(CountHome > 100)
 8003efe:	4b40      	ldr	r3, [pc, #256]	@ (8004000 <SetHome+0x23c>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	2b64      	cmp	r3, #100	@ 0x64
 8003f04:	dd57      	ble.n	8003fb6 <SetHome+0x1f2>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 1);
 8003f06:	2201      	movs	r2, #1
 8003f08:	2101      	movs	r1, #1
 8003f0a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003f0e:	f002 ff9d 	bl	8006e4c <HAL_GPIO_WritePin>
					__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 2000);
 8003f12:	4b3c      	ldr	r3, [pc, #240]	@ (8004004 <SetHome+0x240>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003f1a:	635a      	str	r2, [r3, #52]	@ 0x34
					if(DelayTime < HAL_GetTick())
 8003f1c:	f000 fd36 	bl	800498c <HAL_GetTick>
 8003f20:	4603      	mov	r3, r0
 8003f22:	2200      	movs	r2, #0
 8003f24:	461c      	mov	r4, r3
 8003f26:	4615      	mov	r5, r2
 8003f28:	4b40      	ldr	r3, [pc, #256]	@ (800402c <SetHome+0x268>)
 8003f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f2e:	42a2      	cmp	r2, r4
 8003f30:	41ab      	sbcs	r3, r5
 8003f32:	d20f      	bcs.n	8003f54 <SetHome+0x190>
						 CountingDelay++;
 8003f34:	4b35      	ldr	r3, [pc, #212]	@ (800400c <SetHome+0x248>)
 8003f36:	881b      	ldrh	r3, [r3, #0]
 8003f38:	3301      	adds	r3, #1
 8003f3a:	b29a      	uxth	r2, r3
 8003f3c:	4b33      	ldr	r3, [pc, #204]	@ (800400c <SetHome+0x248>)
 8003f3e:	801a      	strh	r2, [r3, #0]
						 DelayTime = HAL_GetTick()+10;
 8003f40:	f000 fd24 	bl	800498c <HAL_GetTick>
 8003f44:	4603      	mov	r3, r0
 8003f46:	330a      	adds	r3, #10
 8003f48:	2200      	movs	r2, #0
 8003f4a:	469a      	mov	sl, r3
 8003f4c:	4693      	mov	fp, r2
 8003f4e:	4b37      	ldr	r3, [pc, #220]	@ (800402c <SetHome+0x268>)
 8003f50:	e9c3 ab00 	strd	sl, fp, [r3]
					if(CountingDelay > 100)
 8003f54:	4b2d      	ldr	r3, [pc, #180]	@ (800400c <SetHome+0x248>)
 8003f56:	881b      	ldrh	r3, [r3, #0]
 8003f58:	2b64      	cmp	r3, #100	@ 0x64
 8003f5a:	d943      	bls.n	8003fe4 <SetHome+0x220>
					HOME = 0;
 8003f5c:	4b26      	ldr	r3, [pc, #152]	@ (8003ff8 <SetHome+0x234>)
 8003f5e:	2200      	movs	r2, #0
 8003f60:	601a      	str	r2, [r3, #0]
					__HAL_TIM_SET_COUNTER(&htim3,0);
 8003f62:	4b2b      	ldr	r3, [pc, #172]	@ (8004010 <SetHome+0x24c>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	2200      	movs	r2, #0
 8003f68:	625a      	str	r2, [r3, #36]	@ 0x24
					Count = 0;
 8003f6a:	4b2a      	ldr	r3, [pc, #168]	@ (8004014 <SetHome+0x250>)
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	601a      	str	r2, [r3, #0]
					QEIdata.Position[NEW] = 0;
 8003f70:	4b29      	ldr	r3, [pc, #164]	@ (8004018 <SetHome+0x254>)
 8003f72:	2200      	movs	r2, #0
 8003f74:	601a      	str	r2, [r3, #0]
					QEIdata.Position[OLD] = 0;
 8003f76:	4b28      	ldr	r3, [pc, #160]	@ (8004018 <SetHome+0x254>)
 8003f78:	2200      	movs	r2, #0
 8003f7a:	605a      	str	r2, [r3, #4]
					Pos_Start = 0;
 8003f7c:	4b27      	ldr	r3, [pc, #156]	@ (800401c <SetHome+0x258>)
 8003f7e:	f04f 0200 	mov.w	r2, #0
 8003f82:	601a      	str	r2, [r3, #0]
					state_ALL = 2;
 8003f84:	4b26      	ldr	r3, [pc, #152]	@ (8004020 <SetHome+0x25c>)
 8003f86:	2202      	movs	r2, #2
 8003f88:	601a      	str	r2, [r3, #0]
					state_Tra = 0;
 8003f8a:	4b26      	ldr	r3, [pc, #152]	@ (8004024 <SetHome+0x260>)
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	601a      	str	r2, [r3, #0]
					CountHome = 0;
 8003f90:	4b1b      	ldr	r3, [pc, #108]	@ (8004000 <SetHome+0x23c>)
 8003f92:	2200      	movs	r2, #0
 8003f94:	601a      	str	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3,1);
 8003f96:	2201      	movs	r2, #1
 8003f98:	2108      	movs	r1, #8
 8003f9a:	4823      	ldr	r0, [pc, #140]	@ (8004028 <SetHome+0x264>)
 8003f9c:	f002 ff56 	bl	8006e4c <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2,0);
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	2104      	movs	r1, #4
 8003fa4:	4820      	ldr	r0, [pc, #128]	@ (8004028 <SetHome+0x264>)
 8003fa6:	f002 ff51 	bl	8006e4c <HAL_GPIO_WritePin>
					resetHome();
 8003faa:	f7fe fea9 	bl	8002d00 <resetHome>
					CountingDelay = 0;
 8003fae:	4b17      	ldr	r3, [pc, #92]	@ (800400c <SetHome+0x248>)
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	801a      	strh	r2, [r3, #0]
				if(CountHome > 100)
 8003fb4:	e016      	b.n	8003fe4 <SetHome+0x220>
					CountHome++;
 8003fb6:	4b12      	ldr	r3, [pc, #72]	@ (8004000 <SetHome+0x23c>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	3301      	adds	r3, #1
 8003fbc:	4a10      	ldr	r2, [pc, #64]	@ (8004000 <SetHome+0x23c>)
 8003fbe:	6013      	str	r3, [r2, #0]
				if(CountHome > 100)
 8003fc0:	e010      	b.n	8003fe4 <SetHome+0x220>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 1);
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	2101      	movs	r1, #1
 8003fc6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003fca:	f002 ff3f 	bl	8006e4c <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 6000);
 8003fce:	4b0d      	ldr	r3, [pc, #52]	@ (8004004 <SetHome+0x240>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f241 7270 	movw	r2, #6000	@ 0x1770
 8003fd6:	635a      	str	r2, [r3, #52]	@ 0x34
			CountHome = 0;
 8003fd8:	4b09      	ldr	r3, [pc, #36]	@ (8004000 <SetHome+0x23c>)
 8003fda:	2200      	movs	r2, #0
 8003fdc:	601a      	str	r2, [r3, #0]
    }
 8003fde:	e002      	b.n	8003fe6 <SetHome+0x222>
				if(CountHome > 100)
 8003fe0:	bf00      	nop
 8003fe2:	e000      	b.n	8003fe6 <SetHome+0x222>
				if(CountHome > 100)
 8003fe4:	bf00      	nop
    }
 8003fe6:	bf00      	nop
 8003fe8:	3708      	adds	r7, #8
 8003fea:	46bd      	mov	sp, r7
 8003fec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ff0:	2000116c 	.word	0x2000116c
 8003ff4:	20000fd8 	.word	0x20000fd8
 8003ff8:	200011c4 	.word	0x200011c4
 8003ffc:	48000400 	.word	0x48000400
 8004000:	200011f0 	.word	0x200011f0
 8004004:	20000578 	.word	0x20000578
 8004008:	200013f0 	.word	0x200013f0
 800400c:	20001220 	.word	0x20001220
 8004010:	200004ac 	.word	0x200004ac
 8004014:	20001368 	.word	0x20001368
 8004018:	20001370 	.word	0x20001370
 800401c:	200012c4 	.word	0x200012c4
 8004020:	20000204 	.word	0x20000204
 8004024:	200012e4 	.word	0x200012e4
 8004028:	48000800 	.word	0x48000800
 800402c:	200013f8 	.word	0x200013f8

08004030 <splitInteger>:

void splitInteger(int number, int *digitsArray) {
 8004030:	b480      	push	{r7}
 8004032:	b085      	sub	sp, #20
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
 8004038:	6039      	str	r1, [r7, #0]
    int temp = number;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	60fb      	str	r3, [r7, #12]
    for (int b = 0; b < 5; b++) {
 800403e:	2300      	movs	r3, #0
 8004040:	60bb      	str	r3, [r7, #8]
 8004042:	e01d      	b.n	8004080 <splitInteger+0x50>
        digitsArray[4 - b] = temp % 10;  // Getting the last digit
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	f1c3 0304 	rsb	r3, r3, #4
 800404a:	009b      	lsls	r3, r3, #2
 800404c:	683a      	ldr	r2, [r7, #0]
 800404e:	18d0      	adds	r0, r2, r3
 8004050:	68f9      	ldr	r1, [r7, #12]
 8004052:	4b10      	ldr	r3, [pc, #64]	@ (8004094 <splitInteger+0x64>)
 8004054:	fb83 2301 	smull	r2, r3, r3, r1
 8004058:	109a      	asrs	r2, r3, #2
 800405a:	17cb      	asrs	r3, r1, #31
 800405c:	1ad2      	subs	r2, r2, r3
 800405e:	4613      	mov	r3, r2
 8004060:	009b      	lsls	r3, r3, #2
 8004062:	4413      	add	r3, r2
 8004064:	005b      	lsls	r3, r3, #1
 8004066:	1aca      	subs	r2, r1, r3
 8004068:	6002      	str	r2, [r0, #0]
        temp /= 10;  // Removing the last digit
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	4a09      	ldr	r2, [pc, #36]	@ (8004094 <splitInteger+0x64>)
 800406e:	fb82 1203 	smull	r1, r2, r2, r3
 8004072:	1092      	asrs	r2, r2, #2
 8004074:	17db      	asrs	r3, r3, #31
 8004076:	1ad3      	subs	r3, r2, r3
 8004078:	60fb      	str	r3, [r7, #12]
    for (int b = 0; b < 5; b++) {
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	3301      	adds	r3, #1
 800407e:	60bb      	str	r3, [r7, #8]
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	2b04      	cmp	r3, #4
 8004084:	ddde      	ble.n	8004044 <splitInteger+0x14>
    }
}
 8004086:	bf00      	nop
 8004088:	bf00      	nop
 800408a:	3714      	adds	r7, #20
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr
 8004094:	66666667 	.word	0x66666667

08004098 <SensorRead>:
void SensorRead()
{
 8004098:	b580      	push	{r7, lr}
 800409a:	af00      	add	r7, sp, #0
	ButtonTest[0] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10);
 800409c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80040a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80040a4:	f002 feba 	bl	8006e1c <HAL_GPIO_ReadPin>
 80040a8:	4603      	mov	r3, r0
 80040aa:	461a      	mov	r2, r3
 80040ac:	4b28      	ldr	r3, [pc, #160]	@ (8004150 <SensorRead+0xb8>)
 80040ae:	601a      	str	r2, [r3, #0]
	ButtonTest[1] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10);
 80040b0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80040b4:	4827      	ldr	r0, [pc, #156]	@ (8004154 <SensorRead+0xbc>)
 80040b6:	f002 feb1 	bl	8006e1c <HAL_GPIO_ReadPin>
 80040ba:	4603      	mov	r3, r0
 80040bc:	461a      	mov	r2, r3
 80040be:	4b24      	ldr	r3, [pc, #144]	@ (8004150 <SensorRead+0xb8>)
 80040c0:	605a      	str	r2, [r3, #4]
	ButtonTest[2] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8);
 80040c2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80040c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80040ca:	f002 fea7 	bl	8006e1c <HAL_GPIO_ReadPin>
 80040ce:	4603      	mov	r3, r0
 80040d0:	461a      	mov	r2, r3
 80040d2:	4b1f      	ldr	r3, [pc, #124]	@ (8004150 <SensorRead+0xb8>)
 80040d4:	609a      	str	r2, [r3, #8]
	ButtonTest[3] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9);
 80040d6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80040da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80040de:	f002 fe9d 	bl	8006e1c <HAL_GPIO_ReadPin>
 80040e2:	4603      	mov	r3, r0
 80040e4:	461a      	mov	r2, r3
 80040e6:	4b1a      	ldr	r3, [pc, #104]	@ (8004150 <SensorRead+0xb8>)
 80040e8:	60da      	str	r2, [r3, #12]
	ButtonTest[4] = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7);
 80040ea:	2180      	movs	r1, #128	@ 0x80
 80040ec:	481a      	ldr	r0, [pc, #104]	@ (8004158 <SensorRead+0xc0>)
 80040ee:	f002 fe95 	bl	8006e1c <HAL_GPIO_ReadPin>
 80040f2:	4603      	mov	r3, r0
 80040f4:	461a      	mov	r2, r3
 80040f6:	4b16      	ldr	r3, [pc, #88]	@ (8004150 <SensorRead+0xb8>)
 80040f8:	611a      	str	r2, [r3, #16]
	ButtonTest[5] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6);
 80040fa:	2140      	movs	r1, #64	@ 0x40
 80040fc:	4815      	ldr	r0, [pc, #84]	@ (8004154 <SensorRead+0xbc>)
 80040fe:	f002 fe8d 	bl	8006e1c <HAL_GPIO_ReadPin>
 8004102:	4603      	mov	r3, r0
 8004104:	461a      	mov	r2, r3
 8004106:	4b12      	ldr	r3, [pc, #72]	@ (8004150 <SensorRead+0xb8>)
 8004108:	615a      	str	r2, [r3, #20]
	LeadSW[0] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0);
 800410a:	2101      	movs	r1, #1
 800410c:	4811      	ldr	r0, [pc, #68]	@ (8004154 <SensorRead+0xbc>)
 800410e:	f002 fe85 	bl	8006e1c <HAL_GPIO_ReadPin>
 8004112:	4603      	mov	r3, r0
 8004114:	461a      	mov	r2, r3
 8004116:	4b11      	ldr	r3, [pc, #68]	@ (800415c <SensorRead+0xc4>)
 8004118:	601a      	str	r2, [r3, #0]
	LeadSW[1] = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1);
 800411a:	2102      	movs	r1, #2
 800411c:	480e      	ldr	r0, [pc, #56]	@ (8004158 <SensorRead+0xc0>)
 800411e:	f002 fe7d 	bl	8006e1c <HAL_GPIO_ReadPin>
 8004122:	4603      	mov	r3, r0
 8004124:	461a      	mov	r2, r3
 8004126:	4b0d      	ldr	r3, [pc, #52]	@ (800415c <SensorRead+0xc4>)
 8004128:	605a      	str	r2, [r3, #4]
	emer = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4); //emer
 800412a:	2110      	movs	r1, #16
 800412c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004130:	f002 fe74 	bl	8006e1c <HAL_GPIO_ReadPin>
 8004134:	4603      	mov	r3, r0
 8004136:	461a      	mov	r2, r3
 8004138:	4b09      	ldr	r3, [pc, #36]	@ (8004160 <SensorRead+0xc8>)
 800413a:	601a      	str	r2, [r3, #0]
	resetBut = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2); //reset
 800413c:	2104      	movs	r1, #4
 800413e:	4805      	ldr	r0, [pc, #20]	@ (8004154 <SensorRead+0xbc>)
 8004140:	f002 fe6c 	bl	8006e1c <HAL_GPIO_ReadPin>
 8004144:	4603      	mov	r3, r0
 8004146:	461a      	mov	r2, r3
 8004148:	4b06      	ldr	r3, [pc, #24]	@ (8004164 <SensorRead+0xcc>)
 800414a:	601a      	str	r2, [r3, #0]
}
 800414c:	bf00      	nop
 800414e:	bd80      	pop	{r7, pc}
 8004150:	200011c8 	.word	0x200011c8
 8004154:	48000400 	.word	0x48000400
 8004158:	48000800 	.word	0x48000800
 800415c:	200011e0 	.word	0x200011e0
 8004160:	20001218 	.word	0x20001218
 8004164:	2000121c 	.word	0x2000121c

08004168 <HAL_TIM_PeriodElapsedCallback>:
//		CountProxi = 0;
//	}
//}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004168:	b4b0      	push	{r4, r5, r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
if(htim == &htim5)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	4a08      	ldr	r2, [pc, #32]	@ (8004194 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d108      	bne.n	800418a <HAL_TIM_PeriodElapsedCallback+0x22>
{
_micros += UINT32_MAX;
 8004178:	4b07      	ldr	r3, [pc, #28]	@ (8004198 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800417a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800417e:	1e54      	subs	r4, r2, #1
 8004180:	f143 0500 	adc.w	r5, r3, #0
 8004184:	4b04      	ldr	r3, [pc, #16]	@ (8004198 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8004186:	e9c3 4500 	strd	r4, r5, [r3]
if(htim == &htim6)
{
//	Heartbeat();
//	Routine();
}
}
 800418a:	bf00      	nop
 800418c:	370c      	adds	r7, #12
 800418e:	46bd      	mov	sp, r7
 8004190:	bcb0      	pop	{r4, r5, r7}
 8004192:	4770      	bx	lr
 8004194:	20000644 	.word	0x20000644
 8004198:	20001398 	.word	0x20001398

0800419c <micros>:
uint64_t micros()
{
 800419c:	b4b0      	push	{r4, r5, r7}
 800419e:	af00      	add	r7, sp, #0
return __HAL_TIM_GET_COUNTER(&htim5)+_micros;
 80041a0:	4b09      	ldr	r3, [pc, #36]	@ (80041c8 <micros+0x2c>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a6:	2200      	movs	r2, #0
 80041a8:	4618      	mov	r0, r3
 80041aa:	4611      	mov	r1, r2
 80041ac:	4b07      	ldr	r3, [pc, #28]	@ (80041cc <micros+0x30>)
 80041ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041b2:	1884      	adds	r4, r0, r2
 80041b4:	eb41 0503 	adc.w	r5, r1, r3
 80041b8:	4622      	mov	r2, r4
 80041ba:	462b      	mov	r3, r5
}
 80041bc:	4610      	mov	r0, r2
 80041be:	4619      	mov	r1, r3
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bcb0      	pop	{r4, r5, r7}
 80041c4:	4770      	bx	lr
 80041c6:	bf00      	nop
 80041c8:	20000644 	.word	0x20000644
 80041cc:	20001398 	.word	0x20001398

080041d0 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80041d0:	b480      	push	{r7}
 80041d2:	b083      	sub	sp, #12
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	4603      	mov	r3, r0
 80041d8:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_13)
 80041da:	88fb      	ldrh	r3, [r7, #6]
 80041dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041e0:	d102      	bne.n	80041e8 <HAL_GPIO_EXTI_Callback+0x18>
	{
		start  = 1;
 80041e2:	4b04      	ldr	r3, [pc, #16]	@ (80041f4 <HAL_GPIO_EXTI_Callback+0x24>)
 80041e4:	2201      	movs	r2, #1
 80041e6:	601a      	str	r2, [r3, #0]
//	if(GPIO_Pin == GPIO_PIN_5)
//	{
//		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
//		HOME = 2;
//	}
}
 80041e8:	bf00      	nop
 80041ea:	370c      	adds	r7, #12
 80041ec:	46bd      	mov	sp, r7
 80041ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f2:	4770      	bx	lr
 80041f4:	200011b4 	.word	0x200011b4

080041f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80041f8:	b480      	push	{r7}
 80041fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80041fc:	b672      	cpsid	i
}
 80041fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004200:	bf00      	nop
 8004202:	e7fd      	b.n	8004200 <Error_Handler+0x8>

08004204 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b082      	sub	sp, #8
 8004208:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800420a:	4b0f      	ldr	r3, [pc, #60]	@ (8004248 <HAL_MspInit+0x44>)
 800420c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800420e:	4a0e      	ldr	r2, [pc, #56]	@ (8004248 <HAL_MspInit+0x44>)
 8004210:	f043 0301 	orr.w	r3, r3, #1
 8004214:	6613      	str	r3, [r2, #96]	@ 0x60
 8004216:	4b0c      	ldr	r3, [pc, #48]	@ (8004248 <HAL_MspInit+0x44>)
 8004218:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800421a:	f003 0301 	and.w	r3, r3, #1
 800421e:	607b      	str	r3, [r7, #4]
 8004220:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004222:	4b09      	ldr	r3, [pc, #36]	@ (8004248 <HAL_MspInit+0x44>)
 8004224:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004226:	4a08      	ldr	r2, [pc, #32]	@ (8004248 <HAL_MspInit+0x44>)
 8004228:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800422c:	6593      	str	r3, [r2, #88]	@ 0x58
 800422e:	4b06      	ldr	r3, [pc, #24]	@ (8004248 <HAL_MspInit+0x44>)
 8004230:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004232:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004236:	603b      	str	r3, [r7, #0]
 8004238:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800423a:	f002 fef5 	bl	8007028 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800423e:	bf00      	nop
 8004240:	3708      	adds	r7, #8
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	40021000 	.word	0x40021000

0800424c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b09e      	sub	sp, #120	@ 0x78
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004254:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004258:	2200      	movs	r2, #0
 800425a:	601a      	str	r2, [r3, #0]
 800425c:	605a      	str	r2, [r3, #4]
 800425e:	609a      	str	r2, [r3, #8]
 8004260:	60da      	str	r2, [r3, #12]
 8004262:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004264:	f107 0310 	add.w	r3, r7, #16
 8004268:	2254      	movs	r2, #84	@ 0x54
 800426a:	2100      	movs	r1, #0
 800426c:	4618      	mov	r0, r3
 800426e:	f007 fdb9 	bl	800bde4 <memset>
  if(hadc->Instance==ADC3)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a33      	ldr	r2, [pc, #204]	@ (8004344 <HAL_ADC_MspInit+0xf8>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d15f      	bne.n	800433c <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 800427c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004280:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8004282:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8004286:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004288:	f107 0310 	add.w	r3, r7, #16
 800428c:	4618      	mov	r0, r3
 800428e:	f003 fc09 	bl	8007aa4 <HAL_RCCEx_PeriphCLKConfig>
 8004292:	4603      	mov	r3, r0
 8004294:	2b00      	cmp	r3, #0
 8004296:	d001      	beq.n	800429c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8004298:	f7ff ffae 	bl	80041f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC345_CLK_ENABLE();
 800429c:	4b2a      	ldr	r3, [pc, #168]	@ (8004348 <HAL_ADC_MspInit+0xfc>)
 800429e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042a0:	4a29      	ldr	r2, [pc, #164]	@ (8004348 <HAL_ADC_MspInit+0xfc>)
 80042a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80042a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80042a8:	4b27      	ldr	r3, [pc, #156]	@ (8004348 <HAL_ADC_MspInit+0xfc>)
 80042aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042b0:	60fb      	str	r3, [r7, #12]
 80042b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042b4:	4b24      	ldr	r3, [pc, #144]	@ (8004348 <HAL_ADC_MspInit+0xfc>)
 80042b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042b8:	4a23      	ldr	r2, [pc, #140]	@ (8004348 <HAL_ADC_MspInit+0xfc>)
 80042ba:	f043 0302 	orr.w	r3, r3, #2
 80042be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80042c0:	4b21      	ldr	r3, [pc, #132]	@ (8004348 <HAL_ADC_MspInit+0xfc>)
 80042c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042c4:	f003 0302 	and.w	r3, r3, #2
 80042c8:	60bb      	str	r3, [r7, #8]
 80042ca:	68bb      	ldr	r3, [r7, #8]
    /**ADC3 GPIO Configuration
    PB1     ------> ADC3_IN1
    PB13     ------> ADC3_IN5
    */
    GPIO_InitStruct.Pin = JOY_Y_Pin|JOY_X_Pin;
 80042cc:	f242 0302 	movw	r3, #8194	@ 0x2002
 80042d0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80042d2:	2303      	movs	r3, #3
 80042d4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042d6:	2300      	movs	r3, #0
 80042d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042da:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80042de:	4619      	mov	r1, r3
 80042e0:	481a      	ldr	r0, [pc, #104]	@ (800434c <HAL_ADC_MspInit+0x100>)
 80042e2:	f002 fc19 	bl	8006b18 <HAL_GPIO_Init>

    /* ADC3 DMA Init */
    /* ADC3 Init */
    hdma_adc3.Instance = DMA1_Channel3;
 80042e6:	4b1a      	ldr	r3, [pc, #104]	@ (8004350 <HAL_ADC_MspInit+0x104>)
 80042e8:	4a1a      	ldr	r2, [pc, #104]	@ (8004354 <HAL_ADC_MspInit+0x108>)
 80042ea:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 80042ec:	4b18      	ldr	r3, [pc, #96]	@ (8004350 <HAL_ADC_MspInit+0x104>)
 80042ee:	2225      	movs	r2, #37	@ 0x25
 80042f0:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80042f2:	4b17      	ldr	r3, [pc, #92]	@ (8004350 <HAL_ADC_MspInit+0x104>)
 80042f4:	2200      	movs	r2, #0
 80042f6:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 80042f8:	4b15      	ldr	r3, [pc, #84]	@ (8004350 <HAL_ADC_MspInit+0x104>)
 80042fa:	2200      	movs	r2, #0
 80042fc:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 80042fe:	4b14      	ldr	r3, [pc, #80]	@ (8004350 <HAL_ADC_MspInit+0x104>)
 8004300:	2280      	movs	r2, #128	@ 0x80
 8004302:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004304:	4b12      	ldr	r3, [pc, #72]	@ (8004350 <HAL_ADC_MspInit+0x104>)
 8004306:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800430a:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800430c:	4b10      	ldr	r3, [pc, #64]	@ (8004350 <HAL_ADC_MspInit+0x104>)
 800430e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004312:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8004314:	4b0e      	ldr	r3, [pc, #56]	@ (8004350 <HAL_ADC_MspInit+0x104>)
 8004316:	2220      	movs	r2, #32
 8004318:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 800431a:	4b0d      	ldr	r3, [pc, #52]	@ (8004350 <HAL_ADC_MspInit+0x104>)
 800431c:	2200      	movs	r2, #0
 800431e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8004320:	480b      	ldr	r0, [pc, #44]	@ (8004350 <HAL_ADC_MspInit+0x104>)
 8004322:	f002 f8c7 	bl	80064b4 <HAL_DMA_Init>
 8004326:	4603      	mov	r3, r0
 8004328:	2b00      	cmp	r3, #0
 800432a:	d001      	beq.n	8004330 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 800432c:	f7ff ff64 	bl	80041f8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	4a07      	ldr	r2, [pc, #28]	@ (8004350 <HAL_ADC_MspInit+0x104>)
 8004334:	655a      	str	r2, [r3, #84]	@ 0x54
 8004336:	4a06      	ldr	r2, [pc, #24]	@ (8004350 <HAL_ADC_MspInit+0x104>)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800433c:	bf00      	nop
 800433e:	3778      	adds	r7, #120	@ 0x78
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}
 8004344:	50000400 	.word	0x50000400
 8004348:	40021000 	.word	0x40021000
 800434c:	48000400 	.word	0x48000400
 8004350:	200002b4 	.word	0x200002b4
 8004354:	40020030 	.word	0x40020030

08004358 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b08a      	sub	sp, #40	@ 0x28
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a4f      	ldr	r2, [pc, #316]	@ (80044a4 <HAL_TIM_Base_MspInit+0x14c>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d114      	bne.n	8004394 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800436a:	4b4f      	ldr	r3, [pc, #316]	@ (80044a8 <HAL_TIM_Base_MspInit+0x150>)
 800436c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800436e:	4a4e      	ldr	r2, [pc, #312]	@ (80044a8 <HAL_TIM_Base_MspInit+0x150>)
 8004370:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004374:	6613      	str	r3, [r2, #96]	@ 0x60
 8004376:	4b4c      	ldr	r3, [pc, #304]	@ (80044a8 <HAL_TIM_Base_MspInit+0x150>)
 8004378:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800437a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800437e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8004382:	2200      	movs	r2, #0
 8004384:	2100      	movs	r1, #0
 8004386:	2019      	movs	r0, #25
 8004388:	f002 f85f 	bl	800644a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800438c:	2019      	movs	r0, #25
 800438e:	f002 f876 	bl	800647e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8004392:	e082      	b.n	800449a <HAL_TIM_Base_MspInit+0x142>
  else if(htim_base->Instance==TIM2)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800439c:	d10c      	bne.n	80043b8 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800439e:	4b42      	ldr	r3, [pc, #264]	@ (80044a8 <HAL_TIM_Base_MspInit+0x150>)
 80043a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043a2:	4a41      	ldr	r2, [pc, #260]	@ (80044a8 <HAL_TIM_Base_MspInit+0x150>)
 80043a4:	f043 0301 	orr.w	r3, r3, #1
 80043a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80043aa:	4b3f      	ldr	r3, [pc, #252]	@ (80044a8 <HAL_TIM_Base_MspInit+0x150>)
 80043ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043ae:	f003 0301 	and.w	r3, r3, #1
 80043b2:	623b      	str	r3, [r7, #32]
 80043b4:	6a3b      	ldr	r3, [r7, #32]
}
 80043b6:	e070      	b.n	800449a <HAL_TIM_Base_MspInit+0x142>
  else if(htim_base->Instance==TIM4)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a3b      	ldr	r2, [pc, #236]	@ (80044ac <HAL_TIM_Base_MspInit+0x154>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d10c      	bne.n	80043dc <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80043c2:	4b39      	ldr	r3, [pc, #228]	@ (80044a8 <HAL_TIM_Base_MspInit+0x150>)
 80043c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043c6:	4a38      	ldr	r2, [pc, #224]	@ (80044a8 <HAL_TIM_Base_MspInit+0x150>)
 80043c8:	f043 0304 	orr.w	r3, r3, #4
 80043cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80043ce:	4b36      	ldr	r3, [pc, #216]	@ (80044a8 <HAL_TIM_Base_MspInit+0x150>)
 80043d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043d2:	f003 0304 	and.w	r3, r3, #4
 80043d6:	61fb      	str	r3, [r7, #28]
 80043d8:	69fb      	ldr	r3, [r7, #28]
}
 80043da:	e05e      	b.n	800449a <HAL_TIM_Base_MspInit+0x142>
  else if(htim_base->Instance==TIM5)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a33      	ldr	r2, [pc, #204]	@ (80044b0 <HAL_TIM_Base_MspInit+0x158>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d114      	bne.n	8004410 <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80043e6:	4b30      	ldr	r3, [pc, #192]	@ (80044a8 <HAL_TIM_Base_MspInit+0x150>)
 80043e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043ea:	4a2f      	ldr	r2, [pc, #188]	@ (80044a8 <HAL_TIM_Base_MspInit+0x150>)
 80043ec:	f043 0308 	orr.w	r3, r3, #8
 80043f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80043f2:	4b2d      	ldr	r3, [pc, #180]	@ (80044a8 <HAL_TIM_Base_MspInit+0x150>)
 80043f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043f6:	f003 0308 	and.w	r3, r3, #8
 80043fa:	61bb      	str	r3, [r7, #24]
 80043fc:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80043fe:	2200      	movs	r2, #0
 8004400:	2100      	movs	r1, #0
 8004402:	2032      	movs	r0, #50	@ 0x32
 8004404:	f002 f821 	bl	800644a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8004408:	2032      	movs	r0, #50	@ 0x32
 800440a:	f002 f838 	bl	800647e <HAL_NVIC_EnableIRQ>
}
 800440e:	e044      	b.n	800449a <HAL_TIM_Base_MspInit+0x142>
  else if(htim_base->Instance==TIM6)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a27      	ldr	r2, [pc, #156]	@ (80044b4 <HAL_TIM_Base_MspInit+0x15c>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d114      	bne.n	8004444 <HAL_TIM_Base_MspInit+0xec>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800441a:	4b23      	ldr	r3, [pc, #140]	@ (80044a8 <HAL_TIM_Base_MspInit+0x150>)
 800441c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800441e:	4a22      	ldr	r2, [pc, #136]	@ (80044a8 <HAL_TIM_Base_MspInit+0x150>)
 8004420:	f043 0310 	orr.w	r3, r3, #16
 8004424:	6593      	str	r3, [r2, #88]	@ 0x58
 8004426:	4b20      	ldr	r3, [pc, #128]	@ (80044a8 <HAL_TIM_Base_MspInit+0x150>)
 8004428:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800442a:	f003 0310 	and.w	r3, r3, #16
 800442e:	617b      	str	r3, [r7, #20]
 8004430:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004432:	2200      	movs	r2, #0
 8004434:	2100      	movs	r1, #0
 8004436:	2036      	movs	r0, #54	@ 0x36
 8004438:	f002 f807 	bl	800644a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800443c:	2036      	movs	r0, #54	@ 0x36
 800443e:	f002 f81e 	bl	800647e <HAL_NVIC_EnableIRQ>
}
 8004442:	e02a      	b.n	800449a <HAL_TIM_Base_MspInit+0x142>
  else if(htim_base->Instance==TIM8)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a1b      	ldr	r2, [pc, #108]	@ (80044b8 <HAL_TIM_Base_MspInit+0x160>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d10c      	bne.n	8004468 <HAL_TIM_Base_MspInit+0x110>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800444e:	4b16      	ldr	r3, [pc, #88]	@ (80044a8 <HAL_TIM_Base_MspInit+0x150>)
 8004450:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004452:	4a15      	ldr	r2, [pc, #84]	@ (80044a8 <HAL_TIM_Base_MspInit+0x150>)
 8004454:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004458:	6613      	str	r3, [r2, #96]	@ 0x60
 800445a:	4b13      	ldr	r3, [pc, #76]	@ (80044a8 <HAL_TIM_Base_MspInit+0x150>)
 800445c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800445e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004462:	613b      	str	r3, [r7, #16]
 8004464:	693b      	ldr	r3, [r7, #16]
}
 8004466:	e018      	b.n	800449a <HAL_TIM_Base_MspInit+0x142>
  else if(htim_base->Instance==TIM16)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a13      	ldr	r2, [pc, #76]	@ (80044bc <HAL_TIM_Base_MspInit+0x164>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d113      	bne.n	800449a <HAL_TIM_Base_MspInit+0x142>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8004472:	4b0d      	ldr	r3, [pc, #52]	@ (80044a8 <HAL_TIM_Base_MspInit+0x150>)
 8004474:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004476:	4a0c      	ldr	r2, [pc, #48]	@ (80044a8 <HAL_TIM_Base_MspInit+0x150>)
 8004478:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800447c:	6613      	str	r3, [r2, #96]	@ 0x60
 800447e:	4b0a      	ldr	r3, [pc, #40]	@ (80044a8 <HAL_TIM_Base_MspInit+0x150>)
 8004480:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004482:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004486:	60fb      	str	r3, [r7, #12]
 8004488:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800448a:	2200      	movs	r2, #0
 800448c:	2100      	movs	r1, #0
 800448e:	2019      	movs	r0, #25
 8004490:	f001 ffdb 	bl	800644a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004494:	2019      	movs	r0, #25
 8004496:	f001 fff2 	bl	800647e <HAL_NVIC_EnableIRQ>
}
 800449a:	bf00      	nop
 800449c:	3728      	adds	r7, #40	@ 0x28
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}
 80044a2:	bf00      	nop
 80044a4:	40012c00 	.word	0x40012c00
 80044a8:	40021000 	.word	0x40021000
 80044ac:	40000800 	.word	0x40000800
 80044b0:	40000c00 	.word	0x40000c00
 80044b4:	40001000 	.word	0x40001000
 80044b8:	40013400 	.word	0x40013400
 80044bc:	40014400 	.word	0x40014400

080044c0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b08a      	sub	sp, #40	@ 0x28
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044c8:	f107 0314 	add.w	r3, r7, #20
 80044cc:	2200      	movs	r2, #0
 80044ce:	601a      	str	r2, [r3, #0]
 80044d0:	605a      	str	r2, [r3, #4]
 80044d2:	609a      	str	r2, [r3, #8]
 80044d4:	60da      	str	r2, [r3, #12]
 80044d6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a17      	ldr	r2, [pc, #92]	@ (800453c <HAL_TIM_Encoder_MspInit+0x7c>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d128      	bne.n	8004534 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80044e2:	4b17      	ldr	r3, [pc, #92]	@ (8004540 <HAL_TIM_Encoder_MspInit+0x80>)
 80044e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044e6:	4a16      	ldr	r2, [pc, #88]	@ (8004540 <HAL_TIM_Encoder_MspInit+0x80>)
 80044e8:	f043 0302 	orr.w	r3, r3, #2
 80044ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80044ee:	4b14      	ldr	r3, [pc, #80]	@ (8004540 <HAL_TIM_Encoder_MspInit+0x80>)
 80044f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044f2:	f003 0302 	and.w	r3, r3, #2
 80044f6:	613b      	str	r3, [r7, #16]
 80044f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044fa:	4b11      	ldr	r3, [pc, #68]	@ (8004540 <HAL_TIM_Encoder_MspInit+0x80>)
 80044fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044fe:	4a10      	ldr	r2, [pc, #64]	@ (8004540 <HAL_TIM_Encoder_MspInit+0x80>)
 8004500:	f043 0301 	orr.w	r3, r3, #1
 8004504:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004506:	4b0e      	ldr	r3, [pc, #56]	@ (8004540 <HAL_TIM_Encoder_MspInit+0x80>)
 8004508:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800450a:	f003 0301 	and.w	r3, r3, #1
 800450e:	60fb      	str	r3, [r7, #12]
 8004510:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = TIM3_Encoder_A_Pin|TIM3_Encoder_B_Pin;
 8004512:	23c0      	movs	r3, #192	@ 0xc0
 8004514:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004516:	2302      	movs	r3, #2
 8004518:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800451a:	2300      	movs	r3, #0
 800451c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800451e:	2300      	movs	r3, #0
 8004520:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004522:	2302      	movs	r3, #2
 8004524:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004526:	f107 0314 	add.w	r3, r7, #20
 800452a:	4619      	mov	r1, r3
 800452c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004530:	f002 faf2 	bl	8006b18 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004534:	bf00      	nop
 8004536:	3728      	adds	r7, #40	@ 0x28
 8004538:	46bd      	mov	sp, r7
 800453a:	bd80      	pop	{r7, pc}
 800453c:	40000400 	.word	0x40000400
 8004540:	40021000 	.word	0x40021000

08004544 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b088      	sub	sp, #32
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800454c:	f107 030c 	add.w	r3, r7, #12
 8004550:	2200      	movs	r2, #0
 8004552:	601a      	str	r2, [r3, #0]
 8004554:	605a      	str	r2, [r3, #4]
 8004556:	609a      	str	r2, [r3, #8]
 8004558:	60da      	str	r2, [r3, #12]
 800455a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a12      	ldr	r2, [pc, #72]	@ (80045ac <HAL_TIM_MspPostInit+0x68>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d11d      	bne.n	80045a2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004566:	4b12      	ldr	r3, [pc, #72]	@ (80045b0 <HAL_TIM_MspPostInit+0x6c>)
 8004568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800456a:	4a11      	ldr	r2, [pc, #68]	@ (80045b0 <HAL_TIM_MspPostInit+0x6c>)
 800456c:	f043 0301 	orr.w	r3, r3, #1
 8004570:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004572:	4b0f      	ldr	r3, [pc, #60]	@ (80045b0 <HAL_TIM_MspPostInit+0x6c>)
 8004574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004576:	f003 0301 	and.w	r3, r3, #1
 800457a:	60bb      	str	r3, [r7, #8]
 800457c:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PA11     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = TIM4_PWM_Pin;
 800457e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004582:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004584:	2302      	movs	r3, #2
 8004586:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004588:	2300      	movs	r3, #0
 800458a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800458c:	2300      	movs	r3, #0
 800458e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8004590:	230a      	movs	r3, #10
 8004592:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(TIM4_PWM_GPIO_Port, &GPIO_InitStruct);
 8004594:	f107 030c 	add.w	r3, r7, #12
 8004598:	4619      	mov	r1, r3
 800459a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800459e:	f002 fabb 	bl	8006b18 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80045a2:	bf00      	nop
 80045a4:	3720      	adds	r7, #32
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	bf00      	nop
 80045ac:	40000800 	.word	0x40000800
 80045b0:	40021000 	.word	0x40021000

080045b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b09e      	sub	sp, #120	@ 0x78
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045bc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80045c0:	2200      	movs	r2, #0
 80045c2:	601a      	str	r2, [r3, #0]
 80045c4:	605a      	str	r2, [r3, #4]
 80045c6:	609a      	str	r2, [r3, #8]
 80045c8:	60da      	str	r2, [r3, #12]
 80045ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80045cc:	f107 0310 	add.w	r3, r7, #16
 80045d0:	2254      	movs	r2, #84	@ 0x54
 80045d2:	2100      	movs	r1, #0
 80045d4:	4618      	mov	r0, r3
 80045d6:	f007 fc05 	bl	800bde4 <memset>
  if(huart->Instance==USART2)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a4d      	ldr	r2, [pc, #308]	@ (8004714 <HAL_UART_MspInit+0x160>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	f040 8092 	bne.w	800470a <HAL_UART_MspInit+0x156>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80045e6:	2302      	movs	r3, #2
 80045e8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80045ea:	2300      	movs	r3, #0
 80045ec:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80045ee:	f107 0310 	add.w	r3, r7, #16
 80045f2:	4618      	mov	r0, r3
 80045f4:	f003 fa56 	bl	8007aa4 <HAL_RCCEx_PeriphCLKConfig>
 80045f8:	4603      	mov	r3, r0
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d001      	beq.n	8004602 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80045fe:	f7ff fdfb 	bl	80041f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004602:	4b45      	ldr	r3, [pc, #276]	@ (8004718 <HAL_UART_MspInit+0x164>)
 8004604:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004606:	4a44      	ldr	r2, [pc, #272]	@ (8004718 <HAL_UART_MspInit+0x164>)
 8004608:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800460c:	6593      	str	r3, [r2, #88]	@ 0x58
 800460e:	4b42      	ldr	r3, [pc, #264]	@ (8004718 <HAL_UART_MspInit+0x164>)
 8004610:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004612:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004616:	60fb      	str	r3, [r7, #12]
 8004618:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800461a:	4b3f      	ldr	r3, [pc, #252]	@ (8004718 <HAL_UART_MspInit+0x164>)
 800461c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800461e:	4a3e      	ldr	r2, [pc, #248]	@ (8004718 <HAL_UART_MspInit+0x164>)
 8004620:	f043 0301 	orr.w	r3, r3, #1
 8004624:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004626:	4b3c      	ldr	r3, [pc, #240]	@ (8004718 <HAL_UART_MspInit+0x164>)
 8004628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800462a:	f003 0301 	and.w	r3, r3, #1
 800462e:	60bb      	str	r3, [r7, #8]
 8004630:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004632:	230c      	movs	r3, #12
 8004634:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004636:	2302      	movs	r3, #2
 8004638:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800463a:	2300      	movs	r3, #0
 800463c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800463e:	2300      	movs	r3, #0
 8004640:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004642:	2307      	movs	r3, #7
 8004644:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004646:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800464a:	4619      	mov	r1, r3
 800464c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004650:	f002 fa62 	bl	8006b18 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8004654:	4b31      	ldr	r3, [pc, #196]	@ (800471c <HAL_UART_MspInit+0x168>)
 8004656:	4a32      	ldr	r2, [pc, #200]	@ (8004720 <HAL_UART_MspInit+0x16c>)
 8004658:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 800465a:	4b30      	ldr	r3, [pc, #192]	@ (800471c <HAL_UART_MspInit+0x168>)
 800465c:	221a      	movs	r2, #26
 800465e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004660:	4b2e      	ldr	r3, [pc, #184]	@ (800471c <HAL_UART_MspInit+0x168>)
 8004662:	2200      	movs	r2, #0
 8004664:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004666:	4b2d      	ldr	r3, [pc, #180]	@ (800471c <HAL_UART_MspInit+0x168>)
 8004668:	2200      	movs	r2, #0
 800466a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800466c:	4b2b      	ldr	r3, [pc, #172]	@ (800471c <HAL_UART_MspInit+0x168>)
 800466e:	2280      	movs	r2, #128	@ 0x80
 8004670:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004672:	4b2a      	ldr	r3, [pc, #168]	@ (800471c <HAL_UART_MspInit+0x168>)
 8004674:	2200      	movs	r2, #0
 8004676:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004678:	4b28      	ldr	r3, [pc, #160]	@ (800471c <HAL_UART_MspInit+0x168>)
 800467a:	2200      	movs	r2, #0
 800467c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800467e:	4b27      	ldr	r3, [pc, #156]	@ (800471c <HAL_UART_MspInit+0x168>)
 8004680:	2200      	movs	r2, #0
 8004682:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004684:	4b25      	ldr	r3, [pc, #148]	@ (800471c <HAL_UART_MspInit+0x168>)
 8004686:	2200      	movs	r2, #0
 8004688:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800468a:	4824      	ldr	r0, [pc, #144]	@ (800471c <HAL_UART_MspInit+0x168>)
 800468c:	f001 ff12 	bl	80064b4 <HAL_DMA_Init>
 8004690:	4603      	mov	r3, r0
 8004692:	2b00      	cmp	r3, #0
 8004694:	d001      	beq.n	800469a <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8004696:	f7ff fdaf 	bl	80041f8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	4a1f      	ldr	r2, [pc, #124]	@ (800471c <HAL_UART_MspInit+0x168>)
 800469e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80046a2:	4a1e      	ldr	r2, [pc, #120]	@ (800471c <HAL_UART_MspInit+0x168>)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 80046a8:	4b1e      	ldr	r3, [pc, #120]	@ (8004724 <HAL_UART_MspInit+0x170>)
 80046aa:	4a1f      	ldr	r2, [pc, #124]	@ (8004728 <HAL_UART_MspInit+0x174>)
 80046ac:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80046ae:	4b1d      	ldr	r3, [pc, #116]	@ (8004724 <HAL_UART_MspInit+0x170>)
 80046b0:	221b      	movs	r2, #27
 80046b2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80046b4:	4b1b      	ldr	r3, [pc, #108]	@ (8004724 <HAL_UART_MspInit+0x170>)
 80046b6:	2210      	movs	r2, #16
 80046b8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80046ba:	4b1a      	ldr	r3, [pc, #104]	@ (8004724 <HAL_UART_MspInit+0x170>)
 80046bc:	2200      	movs	r2, #0
 80046be:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80046c0:	4b18      	ldr	r3, [pc, #96]	@ (8004724 <HAL_UART_MspInit+0x170>)
 80046c2:	2280      	movs	r2, #128	@ 0x80
 80046c4:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80046c6:	4b17      	ldr	r3, [pc, #92]	@ (8004724 <HAL_UART_MspInit+0x170>)
 80046c8:	2200      	movs	r2, #0
 80046ca:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80046cc:	4b15      	ldr	r3, [pc, #84]	@ (8004724 <HAL_UART_MspInit+0x170>)
 80046ce:	2200      	movs	r2, #0
 80046d0:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80046d2:	4b14      	ldr	r3, [pc, #80]	@ (8004724 <HAL_UART_MspInit+0x170>)
 80046d4:	2200      	movs	r2, #0
 80046d6:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80046d8:	4b12      	ldr	r3, [pc, #72]	@ (8004724 <HAL_UART_MspInit+0x170>)
 80046da:	2200      	movs	r2, #0
 80046dc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80046de:	4811      	ldr	r0, [pc, #68]	@ (8004724 <HAL_UART_MspInit+0x170>)
 80046e0:	f001 fee8 	bl	80064b4 <HAL_DMA_Init>
 80046e4:	4603      	mov	r3, r0
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d001      	beq.n	80046ee <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 80046ea:	f7ff fd85 	bl	80041f8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	4a0c      	ldr	r2, [pc, #48]	@ (8004724 <HAL_UART_MspInit+0x170>)
 80046f2:	67da      	str	r2, [r3, #124]	@ 0x7c
 80046f4:	4a0b      	ldr	r2, [pc, #44]	@ (8004724 <HAL_UART_MspInit+0x170>)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80046fa:	2200      	movs	r2, #0
 80046fc:	2100      	movs	r1, #0
 80046fe:	2026      	movs	r0, #38	@ 0x26
 8004700:	f001 fea3 	bl	800644a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004704:	2026      	movs	r0, #38	@ 0x26
 8004706:	f001 feba 	bl	800647e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800470a:	bf00      	nop
 800470c:	3778      	adds	r7, #120	@ 0x78
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}
 8004712:	bf00      	nop
 8004714:	40004400 	.word	0x40004400
 8004718:	40021000 	.word	0x40021000
 800471c:	20000a40 	.word	0x20000a40
 8004720:	40020008 	.word	0x40020008
 8004724:	20000aa0 	.word	0x20000aa0
 8004728:	4002001c 	.word	0x4002001c

0800472c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800472c:	b480      	push	{r7}
 800472e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004730:	bf00      	nop
 8004732:	e7fd      	b.n	8004730 <NMI_Handler+0x4>

08004734 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004734:	b480      	push	{r7}
 8004736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004738:	bf00      	nop
 800473a:	e7fd      	b.n	8004738 <HardFault_Handler+0x4>

0800473c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800473c:	b480      	push	{r7}
 800473e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004740:	bf00      	nop
 8004742:	e7fd      	b.n	8004740 <MemManage_Handler+0x4>

08004744 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004744:	b480      	push	{r7}
 8004746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004748:	bf00      	nop
 800474a:	e7fd      	b.n	8004748 <BusFault_Handler+0x4>

0800474c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800474c:	b480      	push	{r7}
 800474e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004750:	bf00      	nop
 8004752:	e7fd      	b.n	8004750 <UsageFault_Handler+0x4>

08004754 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004754:	b480      	push	{r7}
 8004756:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004758:	bf00      	nop
 800475a:	46bd      	mov	sp, r7
 800475c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004760:	4770      	bx	lr

08004762 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004762:	b480      	push	{r7}
 8004764:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004766:	bf00      	nop
 8004768:	46bd      	mov	sp, r7
 800476a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476e:	4770      	bx	lr

08004770 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004770:	b480      	push	{r7}
 8004772:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004774:	bf00      	nop
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr

0800477e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800477e:	b580      	push	{r7, lr}
 8004780:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004782:	f000 f8f1 	bl	8004968 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004786:	bf00      	nop
 8004788:	bd80      	pop	{r7, pc}

0800478a <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800478a:	b580      	push	{r7, lr}
 800478c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Lowerprox_Pin);
 800478e:	2010      	movs	r0, #16
 8004790:	f002 fb8e 	bl	8006eb0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004794:	bf00      	nop
 8004796:	bd80      	pop	{r7, pc}

08004798 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800479c:	4802      	ldr	r0, [pc, #8]	@ (80047a8 <DMA1_Channel1_IRQHandler+0x10>)
 800479e:	f002 f86c 	bl	800687a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80047a2:	bf00      	nop
 80047a4:	bd80      	pop	{r7, pc}
 80047a6:	bf00      	nop
 80047a8:	20000a40 	.word	0x20000a40

080047ac <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80047b0:	4802      	ldr	r0, [pc, #8]	@ (80047bc <DMA1_Channel2_IRQHandler+0x10>)
 80047b2:	f002 f862 	bl	800687a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80047b6:	bf00      	nop
 80047b8:	bd80      	pop	{r7, pc}
 80047ba:	bf00      	nop
 80047bc:	20000aa0 	.word	0x20000aa0

080047c0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 80047c4:	4802      	ldr	r0, [pc, #8]	@ (80047d0 <DMA1_Channel3_IRQHandler+0x10>)
 80047c6:	f002 f858 	bl	800687a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80047ca:	bf00      	nop
 80047cc:	bd80      	pop	{r7, pc}
 80047ce:	bf00      	nop
 80047d0:	200002b4 	.word	0x200002b4

080047d4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UpperProx_Pin);
 80047d8:	2020      	movs	r0, #32
 80047da:	f002 fb69 	bl	8006eb0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80047de:	bf00      	nop
 80047e0:	bd80      	pop	{r7, pc}
	...

080047e4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80047e8:	4803      	ldr	r0, [pc, #12]	@ (80047f8 <TIM1_UP_TIM16_IRQHandler+0x14>)
 80047ea:	f004 f8ad 	bl	8008948 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 80047ee:	4803      	ldr	r0, [pc, #12]	@ (80047fc <TIM1_UP_TIM16_IRQHandler+0x18>)
 80047f0:	f004 f8aa 	bl	8008948 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80047f4:	bf00      	nop
 80047f6:	bd80      	pop	{r7, pc}
 80047f8:	20000314 	.word	0x20000314
 80047fc:	200008a8 	.word	0x200008a8

08004800 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004804:	4802      	ldr	r0, [pc, #8]	@ (8004810 <USART2_IRQHandler+0x10>)
 8004806:	f005 fddf 	bl	800a3c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800480a:	bf00      	nop
 800480c:	bd80      	pop	{r7, pc}
 800480e:	bf00      	nop
 8004810:	20000974 	.word	0x20000974

08004814 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8004818:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800481c:	f002 fb48 	bl	8006eb0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004820:	bf00      	nop
 8004822:	bd80      	pop	{r7, pc}

08004824 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8004828:	4802      	ldr	r0, [pc, #8]	@ (8004834 <TIM5_IRQHandler+0x10>)
 800482a:	f004 f88d 	bl	8008948 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800482e:	bf00      	nop
 8004830:	bd80      	pop	{r7, pc}
 8004832:	bf00      	nop
 8004834:	20000644 	.word	0x20000644

08004838 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800483c:	4802      	ldr	r0, [pc, #8]	@ (8004848 <TIM6_DAC_IRQHandler+0x10>)
 800483e:	f004 f883 	bl	8008948 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004842:	bf00      	nop
 8004844:	bd80      	pop	{r7, pc}
 8004846:	bf00      	nop
 8004848:	20000710 	.word	0x20000710

0800484c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800484c:	b480      	push	{r7}
 800484e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004850:	4b06      	ldr	r3, [pc, #24]	@ (800486c <SystemInit+0x20>)
 8004852:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004856:	4a05      	ldr	r2, [pc, #20]	@ (800486c <SystemInit+0x20>)
 8004858:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800485c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004860:	bf00      	nop
 8004862:	46bd      	mov	sp, r7
 8004864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004868:	4770      	bx	lr
 800486a:	bf00      	nop
 800486c:	e000ed00 	.word	0xe000ed00

08004870 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004870:	480d      	ldr	r0, [pc, #52]	@ (80048a8 <LoopForever+0x2>)

  mov   sp, r0          /* set stack pointer */
 8004872:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004874:	f7ff ffea 	bl	800484c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004878:	480c      	ldr	r0, [pc, #48]	@ (80048ac <LoopForever+0x6>)
  ldr r1, =_edata
 800487a:	490d      	ldr	r1, [pc, #52]	@ (80048b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800487c:	4a0d      	ldr	r2, [pc, #52]	@ (80048b4 <LoopForever+0xe>)
  movs r3, #0
 800487e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004880:	e002      	b.n	8004888 <LoopCopyDataInit>

08004882 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004882:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004884:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004886:	3304      	adds	r3, #4

08004888 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004888:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800488a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800488c:	d3f9      	bcc.n	8004882 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800488e:	4a0a      	ldr	r2, [pc, #40]	@ (80048b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004890:	4c0a      	ldr	r4, [pc, #40]	@ (80048bc <LoopForever+0x16>)
  movs r3, #0
 8004892:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004894:	e001      	b.n	800489a <LoopFillZerobss>

08004896 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004896:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004898:	3204      	adds	r2, #4

0800489a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800489a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800489c:	d3fb      	bcc.n	8004896 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800489e:	f007 faa9 	bl	800bdf4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80048a2:	f7fc fe2d 	bl	8001500 <main>

080048a6 <LoopForever>:

LoopForever:
    b LoopForever
 80048a6:	e7fe      	b.n	80048a6 <LoopForever>
  ldr   r0, =_estack
 80048a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80048ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80048b0:	20000224 	.word	0x20000224
  ldr r2, =_sidata
 80048b4:	0800bec0 	.word	0x0800bec0
  ldr r2, =_sbss
 80048b8:	20000228 	.word	0x20000228
  ldr r4, =_ebss
 80048bc:	20001404 	.word	0x20001404

080048c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80048c0:	e7fe      	b.n	80048c0 <ADC1_2_IRQHandler>

080048c2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80048c2:	b580      	push	{r7, lr}
 80048c4:	b082      	sub	sp, #8
 80048c6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80048c8:	2300      	movs	r3, #0
 80048ca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80048cc:	2003      	movs	r0, #3
 80048ce:	f001 fdb1 	bl	8006434 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80048d2:	2000      	movs	r0, #0
 80048d4:	f000 f80e 	bl	80048f4 <HAL_InitTick>
 80048d8:	4603      	mov	r3, r0
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d002      	beq.n	80048e4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80048de:	2301      	movs	r3, #1
 80048e0:	71fb      	strb	r3, [r7, #7]
 80048e2:	e001      	b.n	80048e8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80048e4:	f7ff fc8e 	bl	8004204 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80048e8:	79fb      	ldrb	r3, [r7, #7]

}
 80048ea:	4618      	mov	r0, r3
 80048ec:	3708      	adds	r7, #8
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bd80      	pop	{r7, pc}
	...

080048f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b084      	sub	sp, #16
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80048fc:	2300      	movs	r3, #0
 80048fe:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004900:	4b16      	ldr	r3, [pc, #88]	@ (800495c <HAL_InitTick+0x68>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d022      	beq.n	800494e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004908:	4b15      	ldr	r3, [pc, #84]	@ (8004960 <HAL_InitTick+0x6c>)
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	4b13      	ldr	r3, [pc, #76]	@ (800495c <HAL_InitTick+0x68>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004914:	fbb1 f3f3 	udiv	r3, r1, r3
 8004918:	fbb2 f3f3 	udiv	r3, r2, r3
 800491c:	4618      	mov	r0, r3
 800491e:	f001 fdbc 	bl	800649a <HAL_SYSTICK_Config>
 8004922:	4603      	mov	r3, r0
 8004924:	2b00      	cmp	r3, #0
 8004926:	d10f      	bne.n	8004948 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2b0f      	cmp	r3, #15
 800492c:	d809      	bhi.n	8004942 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800492e:	2200      	movs	r2, #0
 8004930:	6879      	ldr	r1, [r7, #4]
 8004932:	f04f 30ff 	mov.w	r0, #4294967295
 8004936:	f001 fd88 	bl	800644a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800493a:	4a0a      	ldr	r2, [pc, #40]	@ (8004964 <HAL_InitTick+0x70>)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6013      	str	r3, [r2, #0]
 8004940:	e007      	b.n	8004952 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	73fb      	strb	r3, [r7, #15]
 8004946:	e004      	b.n	8004952 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	73fb      	strb	r3, [r7, #15]
 800494c:	e001      	b.n	8004952 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004952:	7bfb      	ldrb	r3, [r7, #15]
}
 8004954:	4618      	mov	r0, r3
 8004956:	3710      	adds	r7, #16
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}
 800495c:	20000220 	.word	0x20000220
 8004960:	20000218 	.word	0x20000218
 8004964:	2000021c 	.word	0x2000021c

08004968 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004968:	b480      	push	{r7}
 800496a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800496c:	4b05      	ldr	r3, [pc, #20]	@ (8004984 <HAL_IncTick+0x1c>)
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	4b05      	ldr	r3, [pc, #20]	@ (8004988 <HAL_IncTick+0x20>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4413      	add	r3, r2
 8004976:	4a03      	ldr	r2, [pc, #12]	@ (8004984 <HAL_IncTick+0x1c>)
 8004978:	6013      	str	r3, [r2, #0]
}
 800497a:	bf00      	nop
 800497c:	46bd      	mov	sp, r7
 800497e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004982:	4770      	bx	lr
 8004984:	20001400 	.word	0x20001400
 8004988:	20000220 	.word	0x20000220

0800498c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800498c:	b480      	push	{r7}
 800498e:	af00      	add	r7, sp, #0
  return uwTick;
 8004990:	4b03      	ldr	r3, [pc, #12]	@ (80049a0 <HAL_GetTick+0x14>)
 8004992:	681b      	ldr	r3, [r3, #0]
}
 8004994:	4618      	mov	r0, r3
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr
 800499e:	bf00      	nop
 80049a0:	20001400 	.word	0x20001400

080049a4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b083      	sub	sp, #12
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
 80049ac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	689b      	ldr	r3, [r3, #8]
 80049b2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	431a      	orrs	r2, r3
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	609a      	str	r2, [r3, #8]
}
 80049be:	bf00      	nop
 80049c0:	370c      	adds	r7, #12
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr

080049ca <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80049ca:	b480      	push	{r7}
 80049cc:	b083      	sub	sp, #12
 80049ce:	af00      	add	r7, sp, #0
 80049d0:	6078      	str	r0, [r7, #4]
 80049d2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	431a      	orrs	r2, r3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	609a      	str	r2, [r3, #8]
}
 80049e4:	bf00      	nop
 80049e6:	370c      	adds	r7, #12
 80049e8:	46bd      	mov	sp, r7
 80049ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ee:	4770      	bx	lr

080049f0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b083      	sub	sp, #12
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	689b      	ldr	r3, [r3, #8]
 80049fc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004a00:	4618      	mov	r0, r3
 8004a02:	370c      	adds	r7, #12
 8004a04:	46bd      	mov	sp, r7
 8004a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0a:	4770      	bx	lr

08004a0c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b087      	sub	sp, #28
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	60b9      	str	r1, [r7, #8]
 8004a16:	607a      	str	r2, [r7, #4]
 8004a18:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	3360      	adds	r3, #96	@ 0x60
 8004a1e:	461a      	mov	r2, r3
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	009b      	lsls	r3, r3, #2
 8004a24:	4413      	add	r3, r2
 8004a26:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	681a      	ldr	r2, [r3, #0]
 8004a2c:	4b08      	ldr	r3, [pc, #32]	@ (8004a50 <LL_ADC_SetOffset+0x44>)
 8004a2e:	4013      	ands	r3, r2
 8004a30:	687a      	ldr	r2, [r7, #4]
 8004a32:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8004a36:	683a      	ldr	r2, [r7, #0]
 8004a38:	430a      	orrs	r2, r1
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004a44:	bf00      	nop
 8004a46:	371c      	adds	r7, #28
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr
 8004a50:	03fff000 	.word	0x03fff000

08004a54 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004a54:	b480      	push	{r7}
 8004a56:	b085      	sub	sp, #20
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
 8004a5c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	3360      	adds	r3, #96	@ 0x60
 8004a62:	461a      	mov	r2, r3
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	4413      	add	r3, r2
 8004a6a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8004a74:	4618      	mov	r0, r3
 8004a76:	3714      	adds	r7, #20
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7e:	4770      	bx	lr

08004a80 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b087      	sub	sp, #28
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	60f8      	str	r0, [r7, #12]
 8004a88:	60b9      	str	r1, [r7, #8]
 8004a8a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	3360      	adds	r3, #96	@ 0x60
 8004a90:	461a      	mov	r2, r3
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	009b      	lsls	r3, r3, #2
 8004a96:	4413      	add	r3, r2
 8004a98:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	431a      	orrs	r2, r3
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004aaa:	bf00      	nop
 8004aac:	371c      	adds	r7, #28
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab4:	4770      	bx	lr

08004ab6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8004ab6:	b480      	push	{r7}
 8004ab8:	b087      	sub	sp, #28
 8004aba:	af00      	add	r7, sp, #0
 8004abc:	60f8      	str	r0, [r7, #12]
 8004abe:	60b9      	str	r1, [r7, #8]
 8004ac0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	3360      	adds	r3, #96	@ 0x60
 8004ac6:	461a      	mov	r2, r3
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	009b      	lsls	r3, r3, #2
 8004acc:	4413      	add	r3, r2
 8004ace:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	431a      	orrs	r2, r3
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8004ae0:	bf00      	nop
 8004ae2:	371c      	adds	r7, #28
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aea:	4770      	bx	lr

08004aec <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b087      	sub	sp, #28
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	60f8      	str	r0, [r7, #12]
 8004af4:	60b9      	str	r1, [r7, #8]
 8004af6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	3360      	adds	r3, #96	@ 0x60
 8004afc:	461a      	mov	r2, r3
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	009b      	lsls	r3, r3, #2
 8004b02:	4413      	add	r3, r2
 8004b04:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	431a      	orrs	r2, r3
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8004b16:	bf00      	nop
 8004b18:	371c      	adds	r7, #28
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b20:	4770      	bx	lr

08004b22 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8004b22:	b480      	push	{r7}
 8004b24:	b083      	sub	sp, #12
 8004b26:	af00      	add	r7, sp, #0
 8004b28:	6078      	str	r0, [r7, #4]
 8004b2a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	695b      	ldr	r3, [r3, #20]
 8004b30:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	431a      	orrs	r2, r3
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	615a      	str	r2, [r3, #20]
}
 8004b3c:	bf00      	nop
 8004b3e:	370c      	adds	r7, #12
 8004b40:	46bd      	mov	sp, r7
 8004b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b46:	4770      	bx	lr

08004b48 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b083      	sub	sp, #12
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	68db      	ldr	r3, [r3, #12]
 8004b54:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d101      	bne.n	8004b60 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e000      	b.n	8004b62 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004b60:	2300      	movs	r3, #0
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	370c      	adds	r7, #12
 8004b66:	46bd      	mov	sp, r7
 8004b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6c:	4770      	bx	lr

08004b6e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004b6e:	b480      	push	{r7}
 8004b70:	b087      	sub	sp, #28
 8004b72:	af00      	add	r7, sp, #0
 8004b74:	60f8      	str	r0, [r7, #12]
 8004b76:	60b9      	str	r1, [r7, #8]
 8004b78:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	3330      	adds	r3, #48	@ 0x30
 8004b7e:	461a      	mov	r2, r3
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	0a1b      	lsrs	r3, r3, #8
 8004b84:	009b      	lsls	r3, r3, #2
 8004b86:	f003 030c 	and.w	r3, r3, #12
 8004b8a:	4413      	add	r3, r2
 8004b8c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	f003 031f 	and.w	r3, r3, #31
 8004b98:	211f      	movs	r1, #31
 8004b9a:	fa01 f303 	lsl.w	r3, r1, r3
 8004b9e:	43db      	mvns	r3, r3
 8004ba0:	401a      	ands	r2, r3
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	0e9b      	lsrs	r3, r3, #26
 8004ba6:	f003 011f 	and.w	r1, r3, #31
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	f003 031f 	and.w	r3, r3, #31
 8004bb0:	fa01 f303 	lsl.w	r3, r1, r3
 8004bb4:	431a      	orrs	r2, r3
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004bba:	bf00      	nop
 8004bbc:	371c      	adds	r7, #28
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc4:	4770      	bx	lr

08004bc6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004bc6:	b480      	push	{r7}
 8004bc8:	b087      	sub	sp, #28
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	60f8      	str	r0, [r7, #12]
 8004bce:	60b9      	str	r1, [r7, #8]
 8004bd0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	3314      	adds	r3, #20
 8004bd6:	461a      	mov	r2, r3
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	0e5b      	lsrs	r3, r3, #25
 8004bdc:	009b      	lsls	r3, r3, #2
 8004bde:	f003 0304 	and.w	r3, r3, #4
 8004be2:	4413      	add	r3, r2
 8004be4:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	681a      	ldr	r2, [r3, #0]
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	0d1b      	lsrs	r3, r3, #20
 8004bee:	f003 031f 	and.w	r3, r3, #31
 8004bf2:	2107      	movs	r1, #7
 8004bf4:	fa01 f303 	lsl.w	r3, r1, r3
 8004bf8:	43db      	mvns	r3, r3
 8004bfa:	401a      	ands	r2, r3
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	0d1b      	lsrs	r3, r3, #20
 8004c00:	f003 031f 	and.w	r3, r3, #31
 8004c04:	6879      	ldr	r1, [r7, #4]
 8004c06:	fa01 f303 	lsl.w	r3, r1, r3
 8004c0a:	431a      	orrs	r2, r3
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004c10:	bf00      	nop
 8004c12:	371c      	adds	r7, #28
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr

08004c1c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b085      	sub	sp, #20
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	60f8      	str	r0, [r7, #12]
 8004c24:	60b9      	str	r1, [r7, #8]
 8004c26:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c34:	43db      	mvns	r3, r3
 8004c36:	401a      	ands	r2, r3
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	f003 0318 	and.w	r3, r3, #24
 8004c3e:	4908      	ldr	r1, [pc, #32]	@ (8004c60 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004c40:	40d9      	lsrs	r1, r3
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	400b      	ands	r3, r1
 8004c46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c4a:	431a      	orrs	r2, r3
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004c52:	bf00      	nop
 8004c54:	3714      	adds	r7, #20
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr
 8004c5e:	bf00      	nop
 8004c60:	0007ffff 	.word	0x0007ffff

08004c64 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b083      	sub	sp, #12
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	f003 031f 	and.w	r3, r3, #31
}
 8004c74:	4618      	mov	r0, r3
 8004c76:	370c      	adds	r7, #12
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7e:	4770      	bx	lr

08004c80 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b083      	sub	sp, #12
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004c90:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004c94:	687a      	ldr	r2, [r7, #4]
 8004c96:	6093      	str	r3, [r2, #8]
}
 8004c98:	bf00      	nop
 8004c9a:	370c      	adds	r7, #12
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr

08004ca4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b083      	sub	sp, #12
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004cb4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004cb8:	d101      	bne.n	8004cbe <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e000      	b.n	8004cc0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004cbe:	2300      	movs	r3, #0
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	370c      	adds	r7, #12
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cca:	4770      	bx	lr

08004ccc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b083      	sub	sp, #12
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	689b      	ldr	r3, [r3, #8]
 8004cd8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8004cdc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004ce0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004ce8:	bf00      	nop
 8004cea:	370c      	adds	r7, #12
 8004cec:	46bd      	mov	sp, r7
 8004cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf2:	4770      	bx	lr

08004cf4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b083      	sub	sp, #12
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d08:	d101      	bne.n	8004d0e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e000      	b.n	8004d10 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004d0e:	2300      	movs	r3, #0
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	370c      	adds	r7, #12
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	4770      	bx	lr

08004d1c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b083      	sub	sp, #12
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004d2c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004d30:	f043 0201 	orr.w	r2, r3, #1
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004d38:	bf00      	nop
 8004d3a:	370c      	adds	r7, #12
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d42:	4770      	bx	lr

08004d44 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b083      	sub	sp, #12
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004d54:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004d58:	f043 0202 	orr.w	r2, r3, #2
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004d60:	bf00      	nop
 8004d62:	370c      	adds	r7, #12
 8004d64:	46bd      	mov	sp, r7
 8004d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6a:	4770      	bx	lr

08004d6c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b083      	sub	sp, #12
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	f003 0301 	and.w	r3, r3, #1
 8004d7c:	2b01      	cmp	r3, #1
 8004d7e:	d101      	bne.n	8004d84 <LL_ADC_IsEnabled+0x18>
 8004d80:	2301      	movs	r3, #1
 8004d82:	e000      	b.n	8004d86 <LL_ADC_IsEnabled+0x1a>
 8004d84:	2300      	movs	r3, #0
}
 8004d86:	4618      	mov	r0, r3
 8004d88:	370c      	adds	r7, #12
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d90:	4770      	bx	lr

08004d92 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8004d92:	b480      	push	{r7}
 8004d94:	b083      	sub	sp, #12
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	689b      	ldr	r3, [r3, #8]
 8004d9e:	f003 0302 	and.w	r3, r3, #2
 8004da2:	2b02      	cmp	r3, #2
 8004da4:	d101      	bne.n	8004daa <LL_ADC_IsDisableOngoing+0x18>
 8004da6:	2301      	movs	r3, #1
 8004da8:	e000      	b.n	8004dac <LL_ADC_IsDisableOngoing+0x1a>
 8004daa:	2300      	movs	r3, #0
}
 8004dac:	4618      	mov	r0, r3
 8004dae:	370c      	adds	r7, #12
 8004db0:	46bd      	mov	sp, r7
 8004db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db6:	4770      	bx	lr

08004db8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b083      	sub	sp, #12
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004dc8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004dcc:	f043 0204 	orr.w	r2, r3, #4
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004dd4:	bf00      	nop
 8004dd6:	370c      	adds	r7, #12
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dde:	4770      	bx	lr

08004de0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b083      	sub	sp, #12
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	f003 0304 	and.w	r3, r3, #4
 8004df0:	2b04      	cmp	r3, #4
 8004df2:	d101      	bne.n	8004df8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004df4:	2301      	movs	r3, #1
 8004df6:	e000      	b.n	8004dfa <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004df8:	2300      	movs	r3, #0
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	370c      	adds	r7, #12
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr

08004e06 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004e06:	b480      	push	{r7}
 8004e08:	b083      	sub	sp, #12
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	689b      	ldr	r3, [r3, #8]
 8004e12:	f003 0308 	and.w	r3, r3, #8
 8004e16:	2b08      	cmp	r3, #8
 8004e18:	d101      	bne.n	8004e1e <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	e000      	b.n	8004e20 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004e1e:	2300      	movs	r3, #0
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	370c      	adds	r7, #12
 8004e24:	46bd      	mov	sp, r7
 8004e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2a:	4770      	bx	lr

08004e2c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004e2c:	b590      	push	{r4, r7, lr}
 8004e2e:	b089      	sub	sp, #36	@ 0x24
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004e34:	2300      	movs	r3, #0
 8004e36:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d101      	bne.n	8004e46 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	e1a9      	b.n	800519a <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	695b      	ldr	r3, [r3, #20]
 8004e4a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d109      	bne.n	8004e68 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004e54:	6878      	ldr	r0, [r7, #4]
 8004e56:	f7ff f9f9 	bl	800424c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2200      	movs	r2, #0
 8004e64:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	f7ff ff19 	bl	8004ca4 <LL_ADC_IsDeepPowerDownEnabled>
 8004e72:	4603      	mov	r3, r0
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d004      	beq.n	8004e82 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f7ff feff 	bl	8004c80 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4618      	mov	r0, r3
 8004e88:	f7ff ff34 	bl	8004cf4 <LL_ADC_IsInternalRegulatorEnabled>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d115      	bne.n	8004ebe <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4618      	mov	r0, r3
 8004e98:	f7ff ff18 	bl	8004ccc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004e9c:	4b9c      	ldr	r3, [pc, #624]	@ (8005110 <HAL_ADC_Init+0x2e4>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	099b      	lsrs	r3, r3, #6
 8004ea2:	4a9c      	ldr	r2, [pc, #624]	@ (8005114 <HAL_ADC_Init+0x2e8>)
 8004ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8004ea8:	099b      	lsrs	r3, r3, #6
 8004eaa:	3301      	adds	r3, #1
 8004eac:	005b      	lsls	r3, r3, #1
 8004eae:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004eb0:	e002      	b.n	8004eb8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	3b01      	subs	r3, #1
 8004eb6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d1f9      	bne.n	8004eb2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	f7ff ff16 	bl	8004cf4 <LL_ADC_IsInternalRegulatorEnabled>
 8004ec8:	4603      	mov	r3, r0
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d10d      	bne.n	8004eea <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ed2:	f043 0210 	orr.w	r2, r3, #16
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ede:	f043 0201 	orr.w	r2, r3, #1
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4618      	mov	r0, r3
 8004ef0:	f7ff ff76 	bl	8004de0 <LL_ADC_REG_IsConversionOngoing>
 8004ef4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004efa:	f003 0310 	and.w	r3, r3, #16
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	f040 8142 	bne.w	8005188 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	f040 813e 	bne.w	8005188 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f10:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004f14:	f043 0202 	orr.w	r2, r3, #2
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4618      	mov	r0, r3
 8004f22:	f7ff ff23 	bl	8004d6c <LL_ADC_IsEnabled>
 8004f26:	4603      	mov	r3, r0
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d141      	bne.n	8004fb0 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f34:	d004      	beq.n	8004f40 <HAL_ADC_Init+0x114>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a77      	ldr	r2, [pc, #476]	@ (8005118 <HAL_ADC_Init+0x2ec>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d10f      	bne.n	8004f60 <HAL_ADC_Init+0x134>
 8004f40:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004f44:	f7ff ff12 	bl	8004d6c <LL_ADC_IsEnabled>
 8004f48:	4604      	mov	r4, r0
 8004f4a:	4873      	ldr	r0, [pc, #460]	@ (8005118 <HAL_ADC_Init+0x2ec>)
 8004f4c:	f7ff ff0e 	bl	8004d6c <LL_ADC_IsEnabled>
 8004f50:	4603      	mov	r3, r0
 8004f52:	4323      	orrs	r3, r4
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	bf0c      	ite	eq
 8004f58:	2301      	moveq	r3, #1
 8004f5a:	2300      	movne	r3, #0
 8004f5c:	b2db      	uxtb	r3, r3
 8004f5e:	e012      	b.n	8004f86 <HAL_ADC_Init+0x15a>
 8004f60:	486e      	ldr	r0, [pc, #440]	@ (800511c <HAL_ADC_Init+0x2f0>)
 8004f62:	f7ff ff03 	bl	8004d6c <LL_ADC_IsEnabled>
 8004f66:	4604      	mov	r4, r0
 8004f68:	486d      	ldr	r0, [pc, #436]	@ (8005120 <HAL_ADC_Init+0x2f4>)
 8004f6a:	f7ff feff 	bl	8004d6c <LL_ADC_IsEnabled>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	431c      	orrs	r4, r3
 8004f72:	486c      	ldr	r0, [pc, #432]	@ (8005124 <HAL_ADC_Init+0x2f8>)
 8004f74:	f7ff fefa 	bl	8004d6c <LL_ADC_IsEnabled>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	4323      	orrs	r3, r4
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	bf0c      	ite	eq
 8004f80:	2301      	moveq	r3, #1
 8004f82:	2300      	movne	r3, #0
 8004f84:	b2db      	uxtb	r3, r3
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d012      	beq.n	8004fb0 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f92:	d004      	beq.n	8004f9e <HAL_ADC_Init+0x172>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4a5f      	ldr	r2, [pc, #380]	@ (8005118 <HAL_ADC_Init+0x2ec>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d101      	bne.n	8004fa2 <HAL_ADC_Init+0x176>
 8004f9e:	4a62      	ldr	r2, [pc, #392]	@ (8005128 <HAL_ADC_Init+0x2fc>)
 8004fa0:	e000      	b.n	8004fa4 <HAL_ADC_Init+0x178>
 8004fa2:	4a62      	ldr	r2, [pc, #392]	@ (800512c <HAL_ADC_Init+0x300>)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	4619      	mov	r1, r3
 8004faa:	4610      	mov	r0, r2
 8004fac:	f7ff fcfa 	bl	80049a4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	7f5b      	ldrb	r3, [r3, #29]
 8004fb4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004fba:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004fc0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8004fc6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004fce:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d106      	bne.n	8004fec <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fe2:	3b01      	subs	r3, #1
 8004fe4:	045b      	lsls	r3, r3, #17
 8004fe6:	69ba      	ldr	r2, [r7, #24]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d009      	beq.n	8005008 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ff8:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005000:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005002:	69ba      	ldr	r2, [r7, #24]
 8005004:	4313      	orrs	r3, r2
 8005006:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	68da      	ldr	r2, [r3, #12]
 800500e:	4b48      	ldr	r3, [pc, #288]	@ (8005130 <HAL_ADC_Init+0x304>)
 8005010:	4013      	ands	r3, r2
 8005012:	687a      	ldr	r2, [r7, #4]
 8005014:	6812      	ldr	r2, [r2, #0]
 8005016:	69b9      	ldr	r1, [r7, #24]
 8005018:	430b      	orrs	r3, r1
 800501a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	691b      	ldr	r3, [r3, #16]
 8005022:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	430a      	orrs	r2, r1
 8005030:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4618      	mov	r0, r3
 8005038:	f7ff fee5 	bl	8004e06 <LL_ADC_INJ_IsConversionOngoing>
 800503c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d17f      	bne.n	8005144 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d17c      	bne.n	8005144 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800504e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005056:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005058:	4313      	orrs	r3, r2
 800505a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	68db      	ldr	r3, [r3, #12]
 8005062:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005066:	f023 0302 	bic.w	r3, r3, #2
 800506a:	687a      	ldr	r2, [r7, #4]
 800506c:	6812      	ldr	r2, [r2, #0]
 800506e:	69b9      	ldr	r1, [r7, #24]
 8005070:	430b      	orrs	r3, r1
 8005072:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	691b      	ldr	r3, [r3, #16]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d017      	beq.n	80050ac <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	691a      	ldr	r2, [r3, #16]
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800508a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005094:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8005098:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800509c:	687a      	ldr	r2, [r7, #4]
 800509e:	6911      	ldr	r1, [r2, #16]
 80050a0:	687a      	ldr	r2, [r7, #4]
 80050a2:	6812      	ldr	r2, [r2, #0]
 80050a4:	430b      	orrs	r3, r1
 80050a6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80050aa:	e013      	b.n	80050d4 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	691a      	ldr	r2, [r3, #16]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80050ba:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80050c4:	687a      	ldr	r2, [r7, #4]
 80050c6:	6812      	ldr	r2, [r2, #0]
 80050c8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80050cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80050d0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80050da:	2b01      	cmp	r3, #1
 80050dc:	d12a      	bne.n	8005134 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	691b      	ldr	r3, [r3, #16]
 80050e4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80050e8:	f023 0304 	bic.w	r3, r3, #4
 80050ec:	687a      	ldr	r2, [r7, #4]
 80050ee:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80050f0:	687a      	ldr	r2, [r7, #4]
 80050f2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80050f4:	4311      	orrs	r1, r2
 80050f6:	687a      	ldr	r2, [r7, #4]
 80050f8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80050fa:	4311      	orrs	r1, r2
 80050fc:	687a      	ldr	r2, [r7, #4]
 80050fe:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005100:	430a      	orrs	r2, r1
 8005102:	431a      	orrs	r2, r3
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f042 0201 	orr.w	r2, r2, #1
 800510c:	611a      	str	r2, [r3, #16]
 800510e:	e019      	b.n	8005144 <HAL_ADC_Init+0x318>
 8005110:	20000218 	.word	0x20000218
 8005114:	053e2d63 	.word	0x053e2d63
 8005118:	50000100 	.word	0x50000100
 800511c:	50000400 	.word	0x50000400
 8005120:	50000500 	.word	0x50000500
 8005124:	50000600 	.word	0x50000600
 8005128:	50000300 	.word	0x50000300
 800512c:	50000700 	.word	0x50000700
 8005130:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	691a      	ldr	r2, [r3, #16]
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f022 0201 	bic.w	r2, r2, #1
 8005142:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	695b      	ldr	r3, [r3, #20]
 8005148:	2b01      	cmp	r3, #1
 800514a:	d10c      	bne.n	8005166 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005152:	f023 010f 	bic.w	r1, r3, #15
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6a1b      	ldr	r3, [r3, #32]
 800515a:	1e5a      	subs	r2, r3, #1
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	430a      	orrs	r2, r1
 8005162:	631a      	str	r2, [r3, #48]	@ 0x30
 8005164:	e007      	b.n	8005176 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f022 020f 	bic.w	r2, r2, #15
 8005174:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800517a:	f023 0303 	bic.w	r3, r3, #3
 800517e:	f043 0201 	orr.w	r2, r3, #1
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005186:	e007      	b.n	8005198 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800518c:	f043 0210 	orr.w	r2, r3, #16
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005194:	2301      	movs	r3, #1
 8005196:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005198:	7ffb      	ldrb	r3, [r7, #31]
}
 800519a:	4618      	mov	r0, r3
 800519c:	3724      	adds	r7, #36	@ 0x24
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd90      	pop	{r4, r7, pc}
 80051a2:	bf00      	nop

080051a4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b086      	sub	sp, #24
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	60f8      	str	r0, [r7, #12]
 80051ac:	60b9      	str	r1, [r7, #8]
 80051ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80051b8:	d004      	beq.n	80051c4 <HAL_ADC_Start_DMA+0x20>
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a5a      	ldr	r2, [pc, #360]	@ (8005328 <HAL_ADC_Start_DMA+0x184>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d101      	bne.n	80051c8 <HAL_ADC_Start_DMA+0x24>
 80051c4:	4b59      	ldr	r3, [pc, #356]	@ (800532c <HAL_ADC_Start_DMA+0x188>)
 80051c6:	e000      	b.n	80051ca <HAL_ADC_Start_DMA+0x26>
 80051c8:	4b59      	ldr	r3, [pc, #356]	@ (8005330 <HAL_ADC_Start_DMA+0x18c>)
 80051ca:	4618      	mov	r0, r3
 80051cc:	f7ff fd4a 	bl	8004c64 <LL_ADC_GetMultimode>
 80051d0:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4618      	mov	r0, r3
 80051d8:	f7ff fe02 	bl	8004de0 <LL_ADC_REG_IsConversionOngoing>
 80051dc:	4603      	mov	r3, r0
 80051de:	2b00      	cmp	r3, #0
 80051e0:	f040 809b 	bne.w	800531a <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80051ea:	2b01      	cmp	r3, #1
 80051ec:	d101      	bne.n	80051f2 <HAL_ADC_Start_DMA+0x4e>
 80051ee:	2302      	movs	r3, #2
 80051f0:	e096      	b.n	8005320 <HAL_ADC_Start_DMA+0x17c>
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2201      	movs	r2, #1
 80051f6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a4d      	ldr	r2, [pc, #308]	@ (8005334 <HAL_ADC_Start_DMA+0x190>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d008      	beq.n	8005216 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d005      	beq.n	8005216 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	2b05      	cmp	r3, #5
 800520e:	d002      	beq.n	8005216 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	2b09      	cmp	r3, #9
 8005214:	d17a      	bne.n	800530c <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8005216:	68f8      	ldr	r0, [r7, #12]
 8005218:	f000 fcf6 	bl	8005c08 <ADC_Enable>
 800521c:	4603      	mov	r3, r0
 800521e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8005220:	7dfb      	ldrb	r3, [r7, #23]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d16d      	bne.n	8005302 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800522a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800522e:	f023 0301 	bic.w	r3, r3, #1
 8005232:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4a3a      	ldr	r2, [pc, #232]	@ (8005328 <HAL_ADC_Start_DMA+0x184>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d009      	beq.n	8005258 <HAL_ADC_Start_DMA+0xb4>
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a3b      	ldr	r2, [pc, #236]	@ (8005338 <HAL_ADC_Start_DMA+0x194>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d002      	beq.n	8005254 <HAL_ADC_Start_DMA+0xb0>
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	e003      	b.n	800525c <HAL_ADC_Start_DMA+0xb8>
 8005254:	4b39      	ldr	r3, [pc, #228]	@ (800533c <HAL_ADC_Start_DMA+0x198>)
 8005256:	e001      	b.n	800525c <HAL_ADC_Start_DMA+0xb8>
 8005258:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800525c:	68fa      	ldr	r2, [r7, #12]
 800525e:	6812      	ldr	r2, [r2, #0]
 8005260:	4293      	cmp	r3, r2
 8005262:	d002      	beq.n	800526a <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d105      	bne.n	8005276 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800526e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800527a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800527e:	2b00      	cmp	r3, #0
 8005280:	d006      	beq.n	8005290 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005286:	f023 0206 	bic.w	r2, r3, #6
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	661a      	str	r2, [r3, #96]	@ 0x60
 800528e:	e002      	b.n	8005296 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	2200      	movs	r2, #0
 8005294:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800529a:	4a29      	ldr	r2, [pc, #164]	@ (8005340 <HAL_ADC_Start_DMA+0x19c>)
 800529c:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052a2:	4a28      	ldr	r2, [pc, #160]	@ (8005344 <HAL_ADC_Start_DMA+0x1a0>)
 80052a4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052aa:	4a27      	ldr	r2, [pc, #156]	@ (8005348 <HAL_ADC_Start_DMA+0x1a4>)
 80052ac:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	221c      	movs	r2, #28
 80052b4:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	2200      	movs	r2, #0
 80052ba:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	685a      	ldr	r2, [r3, #4]
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f042 0210 	orr.w	r2, r2, #16
 80052cc:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	68da      	ldr	r2, [r3, #12]
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f042 0201 	orr.w	r2, r2, #1
 80052dc:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	3340      	adds	r3, #64	@ 0x40
 80052e8:	4619      	mov	r1, r3
 80052ea:	68ba      	ldr	r2, [r7, #8]
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	f001 f989 	bl	8006604 <HAL_DMA_Start_IT>
 80052f2:	4603      	mov	r3, r0
 80052f4:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4618      	mov	r0, r3
 80052fc:	f7ff fd5c 	bl	8004db8 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8005300:	e00d      	b.n	800531e <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	2200      	movs	r2, #0
 8005306:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 800530a:	e008      	b.n	800531e <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800530c:	2301      	movs	r3, #1
 800530e:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2200      	movs	r2, #0
 8005314:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8005318:	e001      	b.n	800531e <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800531a:	2302      	movs	r3, #2
 800531c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800531e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005320:	4618      	mov	r0, r3
 8005322:	3718      	adds	r7, #24
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}
 8005328:	50000100 	.word	0x50000100
 800532c:	50000300 	.word	0x50000300
 8005330:	50000700 	.word	0x50000700
 8005334:	50000600 	.word	0x50000600
 8005338:	50000500 	.word	0x50000500
 800533c:	50000400 	.word	0x50000400
 8005340:	08005df3 	.word	0x08005df3
 8005344:	08005ecb 	.word	0x08005ecb
 8005348:	08005ee7 	.word	0x08005ee7

0800534c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800534c:	b480      	push	{r7}
 800534e:	b083      	sub	sp, #12
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8005354:	bf00      	nop
 8005356:	370c      	adds	r7, #12
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005360:	b480      	push	{r7}
 8005362:	b083      	sub	sp, #12
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005368:	bf00      	nop
 800536a:	370c      	adds	r7, #12
 800536c:	46bd      	mov	sp, r7
 800536e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005372:	4770      	bx	lr

08005374 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005374:	b480      	push	{r7}
 8005376:	b083      	sub	sp, #12
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800537c:	bf00      	nop
 800537e:	370c      	adds	r7, #12
 8005380:	46bd      	mov	sp, r7
 8005382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005386:	4770      	bx	lr

08005388 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b0b6      	sub	sp, #216	@ 0xd8
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
 8005390:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005392:	2300      	movs	r3, #0
 8005394:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005398:	2300      	movs	r3, #0
 800539a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d102      	bne.n	80053ac <HAL_ADC_ConfigChannel+0x24>
 80053a6:	2302      	movs	r3, #2
 80053a8:	f000 bc13 	b.w	8005bd2 <HAL_ADC_ConfigChannel+0x84a>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2201      	movs	r2, #1
 80053b0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4618      	mov	r0, r3
 80053ba:	f7ff fd11 	bl	8004de0 <LL_ADC_REG_IsConversionOngoing>
 80053be:	4603      	mov	r3, r0
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	f040 83f3 	bne.w	8005bac <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6818      	ldr	r0, [r3, #0]
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	6859      	ldr	r1, [r3, #4]
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	461a      	mov	r2, r3
 80053d4:	f7ff fbcb 	bl	8004b6e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4618      	mov	r0, r3
 80053de:	f7ff fcff 	bl	8004de0 <LL_ADC_REG_IsConversionOngoing>
 80053e2:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4618      	mov	r0, r3
 80053ec:	f7ff fd0b 	bl	8004e06 <LL_ADC_INJ_IsConversionOngoing>
 80053f0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80053f4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	f040 81d9 	bne.w	80057b0 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80053fe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005402:	2b00      	cmp	r3, #0
 8005404:	f040 81d4 	bne.w	80057b0 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	689b      	ldr	r3, [r3, #8]
 800540c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005410:	d10f      	bne.n	8005432 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6818      	ldr	r0, [r3, #0]
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	2200      	movs	r2, #0
 800541c:	4619      	mov	r1, r3
 800541e:	f7ff fbd2 	bl	8004bc6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800542a:	4618      	mov	r0, r3
 800542c:	f7ff fb79 	bl	8004b22 <LL_ADC_SetSamplingTimeCommonConfig>
 8005430:	e00e      	b.n	8005450 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6818      	ldr	r0, [r3, #0]
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	6819      	ldr	r1, [r3, #0]
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	689b      	ldr	r3, [r3, #8]
 800543e:	461a      	mov	r2, r3
 8005440:	f7ff fbc1 	bl	8004bc6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	2100      	movs	r1, #0
 800544a:	4618      	mov	r0, r3
 800544c:	f7ff fb69 	bl	8004b22 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	695a      	ldr	r2, [r3, #20]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	68db      	ldr	r3, [r3, #12]
 800545a:	08db      	lsrs	r3, r3, #3
 800545c:	f003 0303 	and.w	r3, r3, #3
 8005460:	005b      	lsls	r3, r3, #1
 8005462:	fa02 f303 	lsl.w	r3, r2, r3
 8005466:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	691b      	ldr	r3, [r3, #16]
 800546e:	2b04      	cmp	r3, #4
 8005470:	d022      	beq.n	80054b8 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6818      	ldr	r0, [r3, #0]
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	6919      	ldr	r1, [r3, #16]
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005482:	f7ff fac3 	bl	8004a0c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6818      	ldr	r0, [r3, #0]
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	6919      	ldr	r1, [r3, #16]
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	699b      	ldr	r3, [r3, #24]
 8005492:	461a      	mov	r2, r3
 8005494:	f7ff fb0f 	bl	8004ab6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6818      	ldr	r0, [r3, #0]
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d102      	bne.n	80054ae <HAL_ADC_ConfigChannel+0x126>
 80054a8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80054ac:	e000      	b.n	80054b0 <HAL_ADC_ConfigChannel+0x128>
 80054ae:	2300      	movs	r3, #0
 80054b0:	461a      	mov	r2, r3
 80054b2:	f7ff fb1b 	bl	8004aec <LL_ADC_SetOffsetSaturation>
 80054b6:	e17b      	b.n	80057b0 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	2100      	movs	r1, #0
 80054be:	4618      	mov	r0, r3
 80054c0:	f7ff fac8 	bl	8004a54 <LL_ADC_GetOffsetChannel>
 80054c4:	4603      	mov	r3, r0
 80054c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d10a      	bne.n	80054e4 <HAL_ADC_ConfigChannel+0x15c>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	2100      	movs	r1, #0
 80054d4:	4618      	mov	r0, r3
 80054d6:	f7ff fabd 	bl	8004a54 <LL_ADC_GetOffsetChannel>
 80054da:	4603      	mov	r3, r0
 80054dc:	0e9b      	lsrs	r3, r3, #26
 80054de:	f003 021f 	and.w	r2, r3, #31
 80054e2:	e01e      	b.n	8005522 <HAL_ADC_ConfigChannel+0x19a>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	2100      	movs	r1, #0
 80054ea:	4618      	mov	r0, r3
 80054ec:	f7ff fab2 	bl	8004a54 <LL_ADC_GetOffsetChannel>
 80054f0:	4603      	mov	r3, r0
 80054f2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054f6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80054fa:	fa93 f3a3 	rbit	r3, r3
 80054fe:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005502:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005506:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800550a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800550e:	2b00      	cmp	r3, #0
 8005510:	d101      	bne.n	8005516 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8005512:	2320      	movs	r3, #32
 8005514:	e004      	b.n	8005520 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8005516:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800551a:	fab3 f383 	clz	r3, r3
 800551e:	b2db      	uxtb	r3, r3
 8005520:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800552a:	2b00      	cmp	r3, #0
 800552c:	d105      	bne.n	800553a <HAL_ADC_ConfigChannel+0x1b2>
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	0e9b      	lsrs	r3, r3, #26
 8005534:	f003 031f 	and.w	r3, r3, #31
 8005538:	e018      	b.n	800556c <HAL_ADC_ConfigChannel+0x1e4>
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005542:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005546:	fa93 f3a3 	rbit	r3, r3
 800554a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800554e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005552:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8005556:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800555a:	2b00      	cmp	r3, #0
 800555c:	d101      	bne.n	8005562 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800555e:	2320      	movs	r3, #32
 8005560:	e004      	b.n	800556c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8005562:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005566:	fab3 f383 	clz	r3, r3
 800556a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800556c:	429a      	cmp	r2, r3
 800556e:	d106      	bne.n	800557e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	2200      	movs	r2, #0
 8005576:	2100      	movs	r1, #0
 8005578:	4618      	mov	r0, r3
 800557a:	f7ff fa81 	bl	8004a80 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	2101      	movs	r1, #1
 8005584:	4618      	mov	r0, r3
 8005586:	f7ff fa65 	bl	8004a54 <LL_ADC_GetOffsetChannel>
 800558a:	4603      	mov	r3, r0
 800558c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005590:	2b00      	cmp	r3, #0
 8005592:	d10a      	bne.n	80055aa <HAL_ADC_ConfigChannel+0x222>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	2101      	movs	r1, #1
 800559a:	4618      	mov	r0, r3
 800559c:	f7ff fa5a 	bl	8004a54 <LL_ADC_GetOffsetChannel>
 80055a0:	4603      	mov	r3, r0
 80055a2:	0e9b      	lsrs	r3, r3, #26
 80055a4:	f003 021f 	and.w	r2, r3, #31
 80055a8:	e01e      	b.n	80055e8 <HAL_ADC_ConfigChannel+0x260>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	2101      	movs	r1, #1
 80055b0:	4618      	mov	r0, r3
 80055b2:	f7ff fa4f 	bl	8004a54 <LL_ADC_GetOffsetChannel>
 80055b6:	4603      	mov	r3, r0
 80055b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055bc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80055c0:	fa93 f3a3 	rbit	r3, r3
 80055c4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80055c8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80055cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80055d0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d101      	bne.n	80055dc <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80055d8:	2320      	movs	r3, #32
 80055da:	e004      	b.n	80055e6 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80055dc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80055e0:	fab3 f383 	clz	r3, r3
 80055e4:	b2db      	uxtb	r3, r3
 80055e6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d105      	bne.n	8005600 <HAL_ADC_ConfigChannel+0x278>
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	0e9b      	lsrs	r3, r3, #26
 80055fa:	f003 031f 	and.w	r3, r3, #31
 80055fe:	e018      	b.n	8005632 <HAL_ADC_ConfigChannel+0x2aa>
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005608:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800560c:	fa93 f3a3 	rbit	r3, r3
 8005610:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8005614:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005618:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800561c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005620:	2b00      	cmp	r3, #0
 8005622:	d101      	bne.n	8005628 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8005624:	2320      	movs	r3, #32
 8005626:	e004      	b.n	8005632 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8005628:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800562c:	fab3 f383 	clz	r3, r3
 8005630:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005632:	429a      	cmp	r2, r3
 8005634:	d106      	bne.n	8005644 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	2200      	movs	r2, #0
 800563c:	2101      	movs	r1, #1
 800563e:	4618      	mov	r0, r3
 8005640:	f7ff fa1e 	bl	8004a80 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	2102      	movs	r1, #2
 800564a:	4618      	mov	r0, r3
 800564c:	f7ff fa02 	bl	8004a54 <LL_ADC_GetOffsetChannel>
 8005650:	4603      	mov	r3, r0
 8005652:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005656:	2b00      	cmp	r3, #0
 8005658:	d10a      	bne.n	8005670 <HAL_ADC_ConfigChannel+0x2e8>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	2102      	movs	r1, #2
 8005660:	4618      	mov	r0, r3
 8005662:	f7ff f9f7 	bl	8004a54 <LL_ADC_GetOffsetChannel>
 8005666:	4603      	mov	r3, r0
 8005668:	0e9b      	lsrs	r3, r3, #26
 800566a:	f003 021f 	and.w	r2, r3, #31
 800566e:	e01e      	b.n	80056ae <HAL_ADC_ConfigChannel+0x326>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	2102      	movs	r1, #2
 8005676:	4618      	mov	r0, r3
 8005678:	f7ff f9ec 	bl	8004a54 <LL_ADC_GetOffsetChannel>
 800567c:	4603      	mov	r3, r0
 800567e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005682:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005686:	fa93 f3a3 	rbit	r3, r3
 800568a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800568e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005692:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8005696:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800569a:	2b00      	cmp	r3, #0
 800569c:	d101      	bne.n	80056a2 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800569e:	2320      	movs	r3, #32
 80056a0:	e004      	b.n	80056ac <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80056a2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80056a6:	fab3 f383 	clz	r3, r3
 80056aa:	b2db      	uxtb	r3, r3
 80056ac:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d105      	bne.n	80056c6 <HAL_ADC_ConfigChannel+0x33e>
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	0e9b      	lsrs	r3, r3, #26
 80056c0:	f003 031f 	and.w	r3, r3, #31
 80056c4:	e016      	b.n	80056f4 <HAL_ADC_ConfigChannel+0x36c>
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056ce:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80056d2:	fa93 f3a3 	rbit	r3, r3
 80056d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80056d8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80056da:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80056de:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d101      	bne.n	80056ea <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80056e6:	2320      	movs	r3, #32
 80056e8:	e004      	b.n	80056f4 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80056ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80056ee:	fab3 f383 	clz	r3, r3
 80056f2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80056f4:	429a      	cmp	r2, r3
 80056f6:	d106      	bne.n	8005706 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	2200      	movs	r2, #0
 80056fe:	2102      	movs	r1, #2
 8005700:	4618      	mov	r0, r3
 8005702:	f7ff f9bd 	bl	8004a80 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	2103      	movs	r1, #3
 800570c:	4618      	mov	r0, r3
 800570e:	f7ff f9a1 	bl	8004a54 <LL_ADC_GetOffsetChannel>
 8005712:	4603      	mov	r3, r0
 8005714:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005718:	2b00      	cmp	r3, #0
 800571a:	d10a      	bne.n	8005732 <HAL_ADC_ConfigChannel+0x3aa>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	2103      	movs	r1, #3
 8005722:	4618      	mov	r0, r3
 8005724:	f7ff f996 	bl	8004a54 <LL_ADC_GetOffsetChannel>
 8005728:	4603      	mov	r3, r0
 800572a:	0e9b      	lsrs	r3, r3, #26
 800572c:	f003 021f 	and.w	r2, r3, #31
 8005730:	e017      	b.n	8005762 <HAL_ADC_ConfigChannel+0x3da>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	2103      	movs	r1, #3
 8005738:	4618      	mov	r0, r3
 800573a:	f7ff f98b 	bl	8004a54 <LL_ADC_GetOffsetChannel>
 800573e:	4603      	mov	r3, r0
 8005740:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005742:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005744:	fa93 f3a3 	rbit	r3, r3
 8005748:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800574a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800574c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800574e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005750:	2b00      	cmp	r3, #0
 8005752:	d101      	bne.n	8005758 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8005754:	2320      	movs	r3, #32
 8005756:	e003      	b.n	8005760 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8005758:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800575a:	fab3 f383 	clz	r3, r3
 800575e:	b2db      	uxtb	r3, r3
 8005760:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800576a:	2b00      	cmp	r3, #0
 800576c:	d105      	bne.n	800577a <HAL_ADC_ConfigChannel+0x3f2>
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	0e9b      	lsrs	r3, r3, #26
 8005774:	f003 031f 	and.w	r3, r3, #31
 8005778:	e011      	b.n	800579e <HAL_ADC_ConfigChannel+0x416>
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005780:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005782:	fa93 f3a3 	rbit	r3, r3
 8005786:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8005788:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800578a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800578c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800578e:	2b00      	cmp	r3, #0
 8005790:	d101      	bne.n	8005796 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8005792:	2320      	movs	r3, #32
 8005794:	e003      	b.n	800579e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8005796:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005798:	fab3 f383 	clz	r3, r3
 800579c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800579e:	429a      	cmp	r2, r3
 80057a0:	d106      	bne.n	80057b0 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	2200      	movs	r2, #0
 80057a8:	2103      	movs	r1, #3
 80057aa:	4618      	mov	r0, r3
 80057ac:	f7ff f968 	bl	8004a80 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4618      	mov	r0, r3
 80057b6:	f7ff fad9 	bl	8004d6c <LL_ADC_IsEnabled>
 80057ba:	4603      	mov	r3, r0
 80057bc:	2b00      	cmp	r3, #0
 80057be:	f040 813d 	bne.w	8005a3c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6818      	ldr	r0, [r3, #0]
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	6819      	ldr	r1, [r3, #0]
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	68db      	ldr	r3, [r3, #12]
 80057ce:	461a      	mov	r2, r3
 80057d0:	f7ff fa24 	bl	8004c1c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	68db      	ldr	r3, [r3, #12]
 80057d8:	4aa2      	ldr	r2, [pc, #648]	@ (8005a64 <HAL_ADC_ConfigChannel+0x6dc>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	f040 812e 	bne.w	8005a3c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d10b      	bne.n	8005808 <HAL_ADC_ConfigChannel+0x480>
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	0e9b      	lsrs	r3, r3, #26
 80057f6:	3301      	adds	r3, #1
 80057f8:	f003 031f 	and.w	r3, r3, #31
 80057fc:	2b09      	cmp	r3, #9
 80057fe:	bf94      	ite	ls
 8005800:	2301      	movls	r3, #1
 8005802:	2300      	movhi	r3, #0
 8005804:	b2db      	uxtb	r3, r3
 8005806:	e019      	b.n	800583c <HAL_ADC_ConfigChannel+0x4b4>
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800580e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005810:	fa93 f3a3 	rbit	r3, r3
 8005814:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8005816:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005818:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800581a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800581c:	2b00      	cmp	r3, #0
 800581e:	d101      	bne.n	8005824 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8005820:	2320      	movs	r3, #32
 8005822:	e003      	b.n	800582c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8005824:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005826:	fab3 f383 	clz	r3, r3
 800582a:	b2db      	uxtb	r3, r3
 800582c:	3301      	adds	r3, #1
 800582e:	f003 031f 	and.w	r3, r3, #31
 8005832:	2b09      	cmp	r3, #9
 8005834:	bf94      	ite	ls
 8005836:	2301      	movls	r3, #1
 8005838:	2300      	movhi	r3, #0
 800583a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800583c:	2b00      	cmp	r3, #0
 800583e:	d079      	beq.n	8005934 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005848:	2b00      	cmp	r3, #0
 800584a:	d107      	bne.n	800585c <HAL_ADC_ConfigChannel+0x4d4>
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	0e9b      	lsrs	r3, r3, #26
 8005852:	3301      	adds	r3, #1
 8005854:	069b      	lsls	r3, r3, #26
 8005856:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800585a:	e015      	b.n	8005888 <HAL_ADC_ConfigChannel+0x500>
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005862:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005864:	fa93 f3a3 	rbit	r3, r3
 8005868:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800586a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800586c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800586e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005870:	2b00      	cmp	r3, #0
 8005872:	d101      	bne.n	8005878 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8005874:	2320      	movs	r3, #32
 8005876:	e003      	b.n	8005880 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8005878:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800587a:	fab3 f383 	clz	r3, r3
 800587e:	b2db      	uxtb	r3, r3
 8005880:	3301      	adds	r3, #1
 8005882:	069b      	lsls	r3, r3, #26
 8005884:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005890:	2b00      	cmp	r3, #0
 8005892:	d109      	bne.n	80058a8 <HAL_ADC_ConfigChannel+0x520>
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	0e9b      	lsrs	r3, r3, #26
 800589a:	3301      	adds	r3, #1
 800589c:	f003 031f 	and.w	r3, r3, #31
 80058a0:	2101      	movs	r1, #1
 80058a2:	fa01 f303 	lsl.w	r3, r1, r3
 80058a6:	e017      	b.n	80058d8 <HAL_ADC_ConfigChannel+0x550>
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80058b0:	fa93 f3a3 	rbit	r3, r3
 80058b4:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80058b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80058b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80058ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d101      	bne.n	80058c4 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80058c0:	2320      	movs	r3, #32
 80058c2:	e003      	b.n	80058cc <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80058c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80058c6:	fab3 f383 	clz	r3, r3
 80058ca:	b2db      	uxtb	r3, r3
 80058cc:	3301      	adds	r3, #1
 80058ce:	f003 031f 	and.w	r3, r3, #31
 80058d2:	2101      	movs	r1, #1
 80058d4:	fa01 f303 	lsl.w	r3, r1, r3
 80058d8:	ea42 0103 	orr.w	r1, r2, r3
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d10a      	bne.n	80058fe <HAL_ADC_ConfigChannel+0x576>
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	0e9b      	lsrs	r3, r3, #26
 80058ee:	3301      	adds	r3, #1
 80058f0:	f003 021f 	and.w	r2, r3, #31
 80058f4:	4613      	mov	r3, r2
 80058f6:	005b      	lsls	r3, r3, #1
 80058f8:	4413      	add	r3, r2
 80058fa:	051b      	lsls	r3, r3, #20
 80058fc:	e018      	b.n	8005930 <HAL_ADC_ConfigChannel+0x5a8>
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005904:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005906:	fa93 f3a3 	rbit	r3, r3
 800590a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800590c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800590e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8005910:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005912:	2b00      	cmp	r3, #0
 8005914:	d101      	bne.n	800591a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8005916:	2320      	movs	r3, #32
 8005918:	e003      	b.n	8005922 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800591a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800591c:	fab3 f383 	clz	r3, r3
 8005920:	b2db      	uxtb	r3, r3
 8005922:	3301      	adds	r3, #1
 8005924:	f003 021f 	and.w	r2, r3, #31
 8005928:	4613      	mov	r3, r2
 800592a:	005b      	lsls	r3, r3, #1
 800592c:	4413      	add	r3, r2
 800592e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005930:	430b      	orrs	r3, r1
 8005932:	e07e      	b.n	8005a32 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800593c:	2b00      	cmp	r3, #0
 800593e:	d107      	bne.n	8005950 <HAL_ADC_ConfigChannel+0x5c8>
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	0e9b      	lsrs	r3, r3, #26
 8005946:	3301      	adds	r3, #1
 8005948:	069b      	lsls	r3, r3, #26
 800594a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800594e:	e015      	b.n	800597c <HAL_ADC_ConfigChannel+0x5f4>
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005958:	fa93 f3a3 	rbit	r3, r3
 800595c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800595e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005960:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8005962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005964:	2b00      	cmp	r3, #0
 8005966:	d101      	bne.n	800596c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8005968:	2320      	movs	r3, #32
 800596a:	e003      	b.n	8005974 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800596c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800596e:	fab3 f383 	clz	r3, r3
 8005972:	b2db      	uxtb	r3, r3
 8005974:	3301      	adds	r3, #1
 8005976:	069b      	lsls	r3, r3, #26
 8005978:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005984:	2b00      	cmp	r3, #0
 8005986:	d109      	bne.n	800599c <HAL_ADC_ConfigChannel+0x614>
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	0e9b      	lsrs	r3, r3, #26
 800598e:	3301      	adds	r3, #1
 8005990:	f003 031f 	and.w	r3, r3, #31
 8005994:	2101      	movs	r1, #1
 8005996:	fa01 f303 	lsl.w	r3, r1, r3
 800599a:	e017      	b.n	80059cc <HAL_ADC_ConfigChannel+0x644>
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059a2:	6a3b      	ldr	r3, [r7, #32]
 80059a4:	fa93 f3a3 	rbit	r3, r3
 80059a8:	61fb      	str	r3, [r7, #28]
  return result;
 80059aa:	69fb      	ldr	r3, [r7, #28]
 80059ac:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80059ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d101      	bne.n	80059b8 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80059b4:	2320      	movs	r3, #32
 80059b6:	e003      	b.n	80059c0 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80059b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ba:	fab3 f383 	clz	r3, r3
 80059be:	b2db      	uxtb	r3, r3
 80059c0:	3301      	adds	r3, #1
 80059c2:	f003 031f 	and.w	r3, r3, #31
 80059c6:	2101      	movs	r1, #1
 80059c8:	fa01 f303 	lsl.w	r3, r1, r3
 80059cc:	ea42 0103 	orr.w	r1, r2, r3
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d10d      	bne.n	80059f8 <HAL_ADC_ConfigChannel+0x670>
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	0e9b      	lsrs	r3, r3, #26
 80059e2:	3301      	adds	r3, #1
 80059e4:	f003 021f 	and.w	r2, r3, #31
 80059e8:	4613      	mov	r3, r2
 80059ea:	005b      	lsls	r3, r3, #1
 80059ec:	4413      	add	r3, r2
 80059ee:	3b1e      	subs	r3, #30
 80059f0:	051b      	lsls	r3, r3, #20
 80059f2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80059f6:	e01b      	b.n	8005a30 <HAL_ADC_ConfigChannel+0x6a8>
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059fe:	697b      	ldr	r3, [r7, #20]
 8005a00:	fa93 f3a3 	rbit	r3, r3
 8005a04:	613b      	str	r3, [r7, #16]
  return result;
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005a0a:	69bb      	ldr	r3, [r7, #24]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d101      	bne.n	8005a14 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8005a10:	2320      	movs	r3, #32
 8005a12:	e003      	b.n	8005a1c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8005a14:	69bb      	ldr	r3, [r7, #24]
 8005a16:	fab3 f383 	clz	r3, r3
 8005a1a:	b2db      	uxtb	r3, r3
 8005a1c:	3301      	adds	r3, #1
 8005a1e:	f003 021f 	and.w	r2, r3, #31
 8005a22:	4613      	mov	r3, r2
 8005a24:	005b      	lsls	r3, r3, #1
 8005a26:	4413      	add	r3, r2
 8005a28:	3b1e      	subs	r3, #30
 8005a2a:	051b      	lsls	r3, r3, #20
 8005a2c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005a30:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8005a32:	683a      	ldr	r2, [r7, #0]
 8005a34:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005a36:	4619      	mov	r1, r3
 8005a38:	f7ff f8c5 	bl	8004bc6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	681a      	ldr	r2, [r3, #0]
 8005a40:	4b09      	ldr	r3, [pc, #36]	@ (8005a68 <HAL_ADC_ConfigChannel+0x6e0>)
 8005a42:	4013      	ands	r3, r2
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	f000 80be 	beq.w	8005bc6 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005a52:	d004      	beq.n	8005a5e <HAL_ADC_ConfigChannel+0x6d6>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a04      	ldr	r2, [pc, #16]	@ (8005a6c <HAL_ADC_ConfigChannel+0x6e4>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d10a      	bne.n	8005a74 <HAL_ADC_ConfigChannel+0x6ec>
 8005a5e:	4b04      	ldr	r3, [pc, #16]	@ (8005a70 <HAL_ADC_ConfigChannel+0x6e8>)
 8005a60:	e009      	b.n	8005a76 <HAL_ADC_ConfigChannel+0x6ee>
 8005a62:	bf00      	nop
 8005a64:	407f0000 	.word	0x407f0000
 8005a68:	80080000 	.word	0x80080000
 8005a6c:	50000100 	.word	0x50000100
 8005a70:	50000300 	.word	0x50000300
 8005a74:	4b59      	ldr	r3, [pc, #356]	@ (8005bdc <HAL_ADC_ConfigChannel+0x854>)
 8005a76:	4618      	mov	r0, r3
 8005a78:	f7fe ffba 	bl	80049f0 <LL_ADC_GetCommonPathInternalCh>
 8005a7c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a56      	ldr	r2, [pc, #344]	@ (8005be0 <HAL_ADC_ConfigChannel+0x858>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d004      	beq.n	8005a94 <HAL_ADC_ConfigChannel+0x70c>
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4a55      	ldr	r2, [pc, #340]	@ (8005be4 <HAL_ADC_ConfigChannel+0x85c>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d13a      	bne.n	8005b0a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005a94:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005a98:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d134      	bne.n	8005b0a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005aa8:	d005      	beq.n	8005ab6 <HAL_ADC_ConfigChannel+0x72e>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4a4e      	ldr	r2, [pc, #312]	@ (8005be8 <HAL_ADC_ConfigChannel+0x860>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	f040 8085 	bne.w	8005bc0 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005abe:	d004      	beq.n	8005aca <HAL_ADC_ConfigChannel+0x742>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4a49      	ldr	r2, [pc, #292]	@ (8005bec <HAL_ADC_ConfigChannel+0x864>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d101      	bne.n	8005ace <HAL_ADC_ConfigChannel+0x746>
 8005aca:	4a49      	ldr	r2, [pc, #292]	@ (8005bf0 <HAL_ADC_ConfigChannel+0x868>)
 8005acc:	e000      	b.n	8005ad0 <HAL_ADC_ConfigChannel+0x748>
 8005ace:	4a43      	ldr	r2, [pc, #268]	@ (8005bdc <HAL_ADC_ConfigChannel+0x854>)
 8005ad0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005ad4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005ad8:	4619      	mov	r1, r3
 8005ada:	4610      	mov	r0, r2
 8005adc:	f7fe ff75 	bl	80049ca <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005ae0:	4b44      	ldr	r3, [pc, #272]	@ (8005bf4 <HAL_ADC_ConfigChannel+0x86c>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	099b      	lsrs	r3, r3, #6
 8005ae6:	4a44      	ldr	r2, [pc, #272]	@ (8005bf8 <HAL_ADC_ConfigChannel+0x870>)
 8005ae8:	fba2 2303 	umull	r2, r3, r2, r3
 8005aec:	099b      	lsrs	r3, r3, #6
 8005aee:	1c5a      	adds	r2, r3, #1
 8005af0:	4613      	mov	r3, r2
 8005af2:	005b      	lsls	r3, r3, #1
 8005af4:	4413      	add	r3, r2
 8005af6:	009b      	lsls	r3, r3, #2
 8005af8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005afa:	e002      	b.n	8005b02 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	3b01      	subs	r3, #1
 8005b00:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d1f9      	bne.n	8005afc <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005b08:	e05a      	b.n	8005bc0 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a3b      	ldr	r2, [pc, #236]	@ (8005bfc <HAL_ADC_ConfigChannel+0x874>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d125      	bne.n	8005b60 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005b14:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005b18:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d11f      	bne.n	8005b60 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a31      	ldr	r2, [pc, #196]	@ (8005bec <HAL_ADC_ConfigChannel+0x864>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d104      	bne.n	8005b34 <HAL_ADC_ConfigChannel+0x7ac>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4a34      	ldr	r2, [pc, #208]	@ (8005c00 <HAL_ADC_ConfigChannel+0x878>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d047      	beq.n	8005bc4 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005b3c:	d004      	beq.n	8005b48 <HAL_ADC_ConfigChannel+0x7c0>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a2a      	ldr	r2, [pc, #168]	@ (8005bec <HAL_ADC_ConfigChannel+0x864>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d101      	bne.n	8005b4c <HAL_ADC_ConfigChannel+0x7c4>
 8005b48:	4a29      	ldr	r2, [pc, #164]	@ (8005bf0 <HAL_ADC_ConfigChannel+0x868>)
 8005b4a:	e000      	b.n	8005b4e <HAL_ADC_ConfigChannel+0x7c6>
 8005b4c:	4a23      	ldr	r2, [pc, #140]	@ (8005bdc <HAL_ADC_ConfigChannel+0x854>)
 8005b4e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005b52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005b56:	4619      	mov	r1, r3
 8005b58:	4610      	mov	r0, r2
 8005b5a:	f7fe ff36 	bl	80049ca <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005b5e:	e031      	b.n	8005bc4 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a27      	ldr	r2, [pc, #156]	@ (8005c04 <HAL_ADC_ConfigChannel+0x87c>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d12d      	bne.n	8005bc6 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005b6a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005b6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d127      	bne.n	8005bc6 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a1c      	ldr	r2, [pc, #112]	@ (8005bec <HAL_ADC_ConfigChannel+0x864>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d022      	beq.n	8005bc6 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005b88:	d004      	beq.n	8005b94 <HAL_ADC_ConfigChannel+0x80c>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a17      	ldr	r2, [pc, #92]	@ (8005bec <HAL_ADC_ConfigChannel+0x864>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d101      	bne.n	8005b98 <HAL_ADC_ConfigChannel+0x810>
 8005b94:	4a16      	ldr	r2, [pc, #88]	@ (8005bf0 <HAL_ADC_ConfigChannel+0x868>)
 8005b96:	e000      	b.n	8005b9a <HAL_ADC_ConfigChannel+0x812>
 8005b98:	4a10      	ldr	r2, [pc, #64]	@ (8005bdc <HAL_ADC_ConfigChannel+0x854>)
 8005b9a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005b9e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005ba2:	4619      	mov	r1, r3
 8005ba4:	4610      	mov	r0, r2
 8005ba6:	f7fe ff10 	bl	80049ca <LL_ADC_SetCommonPathInternalCh>
 8005baa:	e00c      	b.n	8005bc6 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bb0:	f043 0220 	orr.w	r2, r3, #32
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8005bbe:	e002      	b.n	8005bc6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005bc0:	bf00      	nop
 8005bc2:	e000      	b.n	8005bc6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005bc4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005bce:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	37d8      	adds	r7, #216	@ 0xd8
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}
 8005bda:	bf00      	nop
 8005bdc:	50000700 	.word	0x50000700
 8005be0:	c3210000 	.word	0xc3210000
 8005be4:	90c00010 	.word	0x90c00010
 8005be8:	50000600 	.word	0x50000600
 8005bec:	50000100 	.word	0x50000100
 8005bf0:	50000300 	.word	0x50000300
 8005bf4:	20000218 	.word	0x20000218
 8005bf8:	053e2d63 	.word	0x053e2d63
 8005bfc:	c7520000 	.word	0xc7520000
 8005c00:	50000500 	.word	0x50000500
 8005c04:	cb840000 	.word	0xcb840000

08005c08 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b084      	sub	sp, #16
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005c10:	2300      	movs	r3, #0
 8005c12:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4618      	mov	r0, r3
 8005c1a:	f7ff f8a7 	bl	8004d6c <LL_ADC_IsEnabled>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d176      	bne.n	8005d12 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	689a      	ldr	r2, [r3, #8]
 8005c2a:	4b3c      	ldr	r3, [pc, #240]	@ (8005d1c <ADC_Enable+0x114>)
 8005c2c:	4013      	ands	r3, r2
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d00d      	beq.n	8005c4e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c36:	f043 0210 	orr.w	r2, r3, #16
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c42:	f043 0201 	orr.w	r2, r3, #1
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e062      	b.n	8005d14 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	4618      	mov	r0, r3
 8005c54:	f7ff f862 	bl	8004d1c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005c60:	d004      	beq.n	8005c6c <ADC_Enable+0x64>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a2e      	ldr	r2, [pc, #184]	@ (8005d20 <ADC_Enable+0x118>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d101      	bne.n	8005c70 <ADC_Enable+0x68>
 8005c6c:	4b2d      	ldr	r3, [pc, #180]	@ (8005d24 <ADC_Enable+0x11c>)
 8005c6e:	e000      	b.n	8005c72 <ADC_Enable+0x6a>
 8005c70:	4b2d      	ldr	r3, [pc, #180]	@ (8005d28 <ADC_Enable+0x120>)
 8005c72:	4618      	mov	r0, r3
 8005c74:	f7fe febc 	bl	80049f0 <LL_ADC_GetCommonPathInternalCh>
 8005c78:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8005c7a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d013      	beq.n	8005caa <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005c82:	4b2a      	ldr	r3, [pc, #168]	@ (8005d2c <ADC_Enable+0x124>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	099b      	lsrs	r3, r3, #6
 8005c88:	4a29      	ldr	r2, [pc, #164]	@ (8005d30 <ADC_Enable+0x128>)
 8005c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c8e:	099b      	lsrs	r3, r3, #6
 8005c90:	1c5a      	adds	r2, r3, #1
 8005c92:	4613      	mov	r3, r2
 8005c94:	005b      	lsls	r3, r3, #1
 8005c96:	4413      	add	r3, r2
 8005c98:	009b      	lsls	r3, r3, #2
 8005c9a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005c9c:	e002      	b.n	8005ca4 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	3b01      	subs	r3, #1
 8005ca2:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d1f9      	bne.n	8005c9e <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005caa:	f7fe fe6f 	bl	800498c <HAL_GetTick>
 8005cae:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005cb0:	e028      	b.n	8005d04 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	f7ff f858 	bl	8004d6c <LL_ADC_IsEnabled>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d104      	bne.n	8005ccc <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	f7ff f828 	bl	8004d1c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005ccc:	f7fe fe5e 	bl	800498c <HAL_GetTick>
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	1ad3      	subs	r3, r2, r3
 8005cd6:	2b02      	cmp	r3, #2
 8005cd8:	d914      	bls.n	8005d04 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f003 0301 	and.w	r3, r3, #1
 8005ce4:	2b01      	cmp	r3, #1
 8005ce6:	d00d      	beq.n	8005d04 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cec:	f043 0210 	orr.w	r2, r3, #16
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cf8:	f043 0201 	orr.w	r2, r3, #1
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005d00:	2301      	movs	r3, #1
 8005d02:	e007      	b.n	8005d14 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f003 0301 	and.w	r3, r3, #1
 8005d0e:	2b01      	cmp	r3, #1
 8005d10:	d1cf      	bne.n	8005cb2 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005d12:	2300      	movs	r3, #0
}
 8005d14:	4618      	mov	r0, r3
 8005d16:	3710      	adds	r7, #16
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bd80      	pop	{r7, pc}
 8005d1c:	8000003f 	.word	0x8000003f
 8005d20:	50000100 	.word	0x50000100
 8005d24:	50000300 	.word	0x50000300
 8005d28:	50000700 	.word	0x50000700
 8005d2c:	20000218 	.word	0x20000218
 8005d30:	053e2d63 	.word	0x053e2d63

08005d34 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b084      	sub	sp, #16
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4618      	mov	r0, r3
 8005d42:	f7ff f826 	bl	8004d92 <LL_ADC_IsDisableOngoing>
 8005d46:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f7ff f80d 	bl	8004d6c <LL_ADC_IsEnabled>
 8005d52:	4603      	mov	r3, r0
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d047      	beq.n	8005de8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d144      	bne.n	8005de8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	689b      	ldr	r3, [r3, #8]
 8005d64:	f003 030d 	and.w	r3, r3, #13
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d10c      	bne.n	8005d86 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4618      	mov	r0, r3
 8005d72:	f7fe ffe7 	bl	8004d44 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	2203      	movs	r2, #3
 8005d7c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005d7e:	f7fe fe05 	bl	800498c <HAL_GetTick>
 8005d82:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005d84:	e029      	b.n	8005dda <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d8a:	f043 0210 	orr.w	r2, r3, #16
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d96:	f043 0201 	orr.w	r2, r3, #1
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	e023      	b.n	8005dea <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005da2:	f7fe fdf3 	bl	800498c <HAL_GetTick>
 8005da6:	4602      	mov	r2, r0
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	1ad3      	subs	r3, r2, r3
 8005dac:	2b02      	cmp	r3, #2
 8005dae:	d914      	bls.n	8005dda <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	f003 0301 	and.w	r3, r3, #1
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d00d      	beq.n	8005dda <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005dc2:	f043 0210 	orr.w	r2, r3, #16
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005dce:	f043 0201 	orr.w	r2, r3, #1
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	e007      	b.n	8005dea <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	689b      	ldr	r3, [r3, #8]
 8005de0:	f003 0301 	and.w	r3, r3, #1
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d1dc      	bne.n	8005da2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005de8:	2300      	movs	r3, #0
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	3710      	adds	r7, #16
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}

08005df2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005df2:	b580      	push	{r7, lr}
 8005df4:	b084      	sub	sp, #16
 8005df6:	af00      	add	r7, sp, #0
 8005df8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dfe:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e04:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d14b      	bne.n	8005ea4 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e10:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f003 0308 	and.w	r3, r3, #8
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d021      	beq.n	8005e6a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f7fe fe8c 	bl	8004b48 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005e30:	4603      	mov	r3, r0
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d032      	beq.n	8005e9c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	68db      	ldr	r3, [r3, #12]
 8005e3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d12b      	bne.n	8005e9c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e48:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e54:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d11f      	bne.n	8005e9c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e60:	f043 0201 	orr.w	r2, r3, #1
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005e68:	e018      	b.n	8005e9c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	68db      	ldr	r3, [r3, #12]
 8005e70:	f003 0302 	and.w	r3, r3, #2
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d111      	bne.n	8005e9c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e7c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e88:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d105      	bne.n	8005e9c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e94:	f043 0201 	orr.w	r2, r3, #1
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005e9c:	68f8      	ldr	r0, [r7, #12]
 8005e9e:	f7ff fa55 	bl	800534c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005ea2:	e00e      	b.n	8005ec2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ea8:	f003 0310 	and.w	r3, r3, #16
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d003      	beq.n	8005eb8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005eb0:	68f8      	ldr	r0, [r7, #12]
 8005eb2:	f7ff fa5f 	bl	8005374 <HAL_ADC_ErrorCallback>
}
 8005eb6:	e004      	b.n	8005ec2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ebc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	4798      	blx	r3
}
 8005ec2:	bf00      	nop
 8005ec4:	3710      	adds	r7, #16
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}

08005eca <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005eca:	b580      	push	{r7, lr}
 8005ecc:	b084      	sub	sp, #16
 8005ece:	af00      	add	r7, sp, #0
 8005ed0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ed6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005ed8:	68f8      	ldr	r0, [r7, #12]
 8005eda:	f7ff fa41 	bl	8005360 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005ede:	bf00      	nop
 8005ee0:	3710      	adds	r7, #16
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bd80      	pop	{r7, pc}

08005ee6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005ee6:	b580      	push	{r7, lr}
 8005ee8:	b084      	sub	sp, #16
 8005eea:	af00      	add	r7, sp, #0
 8005eec:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ef2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ef8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f04:	f043 0204 	orr.w	r2, r3, #4
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005f0c:	68f8      	ldr	r0, [r7, #12]
 8005f0e:	f7ff fa31 	bl	8005374 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005f12:	bf00      	nop
 8005f14:	3710      	adds	r7, #16
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}

08005f1a <LL_ADC_IsEnabled>:
{
 8005f1a:	b480      	push	{r7}
 8005f1c:	b083      	sub	sp, #12
 8005f1e:	af00      	add	r7, sp, #0
 8005f20:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	689b      	ldr	r3, [r3, #8]
 8005f26:	f003 0301 	and.w	r3, r3, #1
 8005f2a:	2b01      	cmp	r3, #1
 8005f2c:	d101      	bne.n	8005f32 <LL_ADC_IsEnabled+0x18>
 8005f2e:	2301      	movs	r3, #1
 8005f30:	e000      	b.n	8005f34 <LL_ADC_IsEnabled+0x1a>
 8005f32:	2300      	movs	r3, #0
}
 8005f34:	4618      	mov	r0, r3
 8005f36:	370c      	adds	r7, #12
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3e:	4770      	bx	lr

08005f40 <LL_ADC_StartCalibration>:
{
 8005f40:	b480      	push	{r7}
 8005f42:	b083      	sub	sp, #12
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	689b      	ldr	r3, [r3, #8]
 8005f4e:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8005f52:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005f56:	683a      	ldr	r2, [r7, #0]
 8005f58:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	609a      	str	r2, [r3, #8]
}
 8005f66:	bf00      	nop
 8005f68:	370c      	adds	r7, #12
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f70:	4770      	bx	lr

08005f72 <LL_ADC_IsCalibrationOnGoing>:
{
 8005f72:	b480      	push	{r7}
 8005f74:	b083      	sub	sp, #12
 8005f76:	af00      	add	r7, sp, #0
 8005f78:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	689b      	ldr	r3, [r3, #8]
 8005f7e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f82:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f86:	d101      	bne.n	8005f8c <LL_ADC_IsCalibrationOnGoing+0x1a>
 8005f88:	2301      	movs	r3, #1
 8005f8a:	e000      	b.n	8005f8e <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005f8c:	2300      	movs	r3, #0
}
 8005f8e:	4618      	mov	r0, r3
 8005f90:	370c      	adds	r7, #12
 8005f92:	46bd      	mov	sp, r7
 8005f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f98:	4770      	bx	lr

08005f9a <LL_ADC_REG_IsConversionOngoing>:
{
 8005f9a:	b480      	push	{r7}
 8005f9c:	b083      	sub	sp, #12
 8005f9e:	af00      	add	r7, sp, #0
 8005fa0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	689b      	ldr	r3, [r3, #8]
 8005fa6:	f003 0304 	and.w	r3, r3, #4
 8005faa:	2b04      	cmp	r3, #4
 8005fac:	d101      	bne.n	8005fb2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e000      	b.n	8005fb4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005fb2:	2300      	movs	r3, #0
}
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	370c      	adds	r7, #12
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbe:	4770      	bx	lr

08005fc0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b084      	sub	sp, #16
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
 8005fc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005fd4:	2b01      	cmp	r3, #1
 8005fd6:	d101      	bne.n	8005fdc <HAL_ADCEx_Calibration_Start+0x1c>
 8005fd8:	2302      	movs	r3, #2
 8005fda:	e04d      	b.n	8006078 <HAL_ADCEx_Calibration_Start+0xb8>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2201      	movs	r2, #1
 8005fe0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005fe4:	6878      	ldr	r0, [r7, #4]
 8005fe6:	f7ff fea5 	bl	8005d34 <ADC_Disable>
 8005fea:	4603      	mov	r3, r0
 8005fec:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005fee:	7bfb      	ldrb	r3, [r7, #15]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d136      	bne.n	8006062 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ff8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005ffc:	f023 0302 	bic.w	r3, r3, #2
 8006000:	f043 0202 	orr.w	r2, r3, #2
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	6839      	ldr	r1, [r7, #0]
 800600e:	4618      	mov	r0, r3
 8006010:	f7ff ff96 	bl	8005f40 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8006014:	e014      	b.n	8006040 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	3301      	adds	r3, #1
 800601a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	4a18      	ldr	r2, [pc, #96]	@ (8006080 <HAL_ADCEx_Calibration_Start+0xc0>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d90d      	bls.n	8006040 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006028:	f023 0312 	bic.w	r3, r3, #18
 800602c:	f043 0210 	orr.w	r2, r3, #16
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2200      	movs	r2, #0
 8006038:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 800603c:	2301      	movs	r3, #1
 800603e:	e01b      	b.n	8006078 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4618      	mov	r0, r3
 8006046:	f7ff ff94 	bl	8005f72 <LL_ADC_IsCalibrationOnGoing>
 800604a:	4603      	mov	r3, r0
 800604c:	2b00      	cmp	r3, #0
 800604e:	d1e2      	bne.n	8006016 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006054:	f023 0303 	bic.w	r3, r3, #3
 8006058:	f043 0201 	orr.w	r2, r3, #1
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006060:	e005      	b.n	800606e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006066:	f043 0210 	orr.w	r2, r3, #16
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2200      	movs	r2, #0
 8006072:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8006076:	7bfb      	ldrb	r3, [r7, #15]
}
 8006078:	4618      	mov	r0, r3
 800607a:	3710      	adds	r7, #16
 800607c:	46bd      	mov	sp, r7
 800607e:	bd80      	pop	{r7, pc}
 8006080:	0004de01 	.word	0x0004de01

08006084 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8006084:	b590      	push	{r4, r7, lr}
 8006086:	b0a1      	sub	sp, #132	@ 0x84
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
 800608c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800608e:	2300      	movs	r3, #0
 8006090:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800609a:	2b01      	cmp	r3, #1
 800609c:	d101      	bne.n	80060a2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800609e:	2302      	movs	r3, #2
 80060a0:	e0e7      	b.n	8006272 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2201      	movs	r2, #1
 80060a6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80060aa:	2300      	movs	r3, #0
 80060ac:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80060ae:	2300      	movs	r3, #0
 80060b0:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80060ba:	d102      	bne.n	80060c2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80060bc:	4b6f      	ldr	r3, [pc, #444]	@ (800627c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80060be:	60bb      	str	r3, [r7, #8]
 80060c0:	e009      	b.n	80060d6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4a6e      	ldr	r2, [pc, #440]	@ (8006280 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d102      	bne.n	80060d2 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80060cc:	4b6d      	ldr	r3, [pc, #436]	@ (8006284 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80060ce:	60bb      	str	r3, [r7, #8]
 80060d0:	e001      	b.n	80060d6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80060d2:	2300      	movs	r3, #0
 80060d4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d10b      	bne.n	80060f4 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060e0:	f043 0220 	orr.w	r2, r3, #32
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2200      	movs	r2, #0
 80060ec:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80060f0:	2301      	movs	r3, #1
 80060f2:	e0be      	b.n	8006272 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	4618      	mov	r0, r3
 80060f8:	f7ff ff4f 	bl	8005f9a <LL_ADC_REG_IsConversionOngoing>
 80060fc:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4618      	mov	r0, r3
 8006104:	f7ff ff49 	bl	8005f9a <LL_ADC_REG_IsConversionOngoing>
 8006108:	4603      	mov	r3, r0
 800610a:	2b00      	cmp	r3, #0
 800610c:	f040 80a0 	bne.w	8006250 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8006110:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006112:	2b00      	cmp	r3, #0
 8006114:	f040 809c 	bne.w	8006250 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006120:	d004      	beq.n	800612c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4a55      	ldr	r2, [pc, #340]	@ (800627c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d101      	bne.n	8006130 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800612c:	4b56      	ldr	r3, [pc, #344]	@ (8006288 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800612e:	e000      	b.n	8006132 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8006130:	4b56      	ldr	r3, [pc, #344]	@ (800628c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8006132:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d04b      	beq.n	80061d4 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800613c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800613e:	689b      	ldr	r3, [r3, #8]
 8006140:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	6859      	ldr	r1, [r3, #4]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800614e:	035b      	lsls	r3, r3, #13
 8006150:	430b      	orrs	r3, r1
 8006152:	431a      	orrs	r2, r3
 8006154:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006156:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006160:	d004      	beq.n	800616c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4a45      	ldr	r2, [pc, #276]	@ (800627c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d10f      	bne.n	800618c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800616c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8006170:	f7ff fed3 	bl	8005f1a <LL_ADC_IsEnabled>
 8006174:	4604      	mov	r4, r0
 8006176:	4841      	ldr	r0, [pc, #260]	@ (800627c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006178:	f7ff fecf 	bl	8005f1a <LL_ADC_IsEnabled>
 800617c:	4603      	mov	r3, r0
 800617e:	4323      	orrs	r3, r4
 8006180:	2b00      	cmp	r3, #0
 8006182:	bf0c      	ite	eq
 8006184:	2301      	moveq	r3, #1
 8006186:	2300      	movne	r3, #0
 8006188:	b2db      	uxtb	r3, r3
 800618a:	e012      	b.n	80061b2 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800618c:	483c      	ldr	r0, [pc, #240]	@ (8006280 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800618e:	f7ff fec4 	bl	8005f1a <LL_ADC_IsEnabled>
 8006192:	4604      	mov	r4, r0
 8006194:	483b      	ldr	r0, [pc, #236]	@ (8006284 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8006196:	f7ff fec0 	bl	8005f1a <LL_ADC_IsEnabled>
 800619a:	4603      	mov	r3, r0
 800619c:	431c      	orrs	r4, r3
 800619e:	483c      	ldr	r0, [pc, #240]	@ (8006290 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80061a0:	f7ff febb 	bl	8005f1a <LL_ADC_IsEnabled>
 80061a4:	4603      	mov	r3, r0
 80061a6:	4323      	orrs	r3, r4
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	bf0c      	ite	eq
 80061ac:	2301      	moveq	r3, #1
 80061ae:	2300      	movne	r3, #0
 80061b0:	b2db      	uxtb	r3, r3
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d056      	beq.n	8006264 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80061b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80061b8:	689b      	ldr	r3, [r3, #8]
 80061ba:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80061be:	f023 030f 	bic.w	r3, r3, #15
 80061c2:	683a      	ldr	r2, [r7, #0]
 80061c4:	6811      	ldr	r1, [r2, #0]
 80061c6:	683a      	ldr	r2, [r7, #0]
 80061c8:	6892      	ldr	r2, [r2, #8]
 80061ca:	430a      	orrs	r2, r1
 80061cc:	431a      	orrs	r2, r3
 80061ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80061d0:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80061d2:	e047      	b.n	8006264 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80061d4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80061d6:	689b      	ldr	r3, [r3, #8]
 80061d8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80061dc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80061de:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80061e8:	d004      	beq.n	80061f4 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4a23      	ldr	r2, [pc, #140]	@ (800627c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d10f      	bne.n	8006214 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80061f4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80061f8:	f7ff fe8f 	bl	8005f1a <LL_ADC_IsEnabled>
 80061fc:	4604      	mov	r4, r0
 80061fe:	481f      	ldr	r0, [pc, #124]	@ (800627c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006200:	f7ff fe8b 	bl	8005f1a <LL_ADC_IsEnabled>
 8006204:	4603      	mov	r3, r0
 8006206:	4323      	orrs	r3, r4
 8006208:	2b00      	cmp	r3, #0
 800620a:	bf0c      	ite	eq
 800620c:	2301      	moveq	r3, #1
 800620e:	2300      	movne	r3, #0
 8006210:	b2db      	uxtb	r3, r3
 8006212:	e012      	b.n	800623a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8006214:	481a      	ldr	r0, [pc, #104]	@ (8006280 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8006216:	f7ff fe80 	bl	8005f1a <LL_ADC_IsEnabled>
 800621a:	4604      	mov	r4, r0
 800621c:	4819      	ldr	r0, [pc, #100]	@ (8006284 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800621e:	f7ff fe7c 	bl	8005f1a <LL_ADC_IsEnabled>
 8006222:	4603      	mov	r3, r0
 8006224:	431c      	orrs	r4, r3
 8006226:	481a      	ldr	r0, [pc, #104]	@ (8006290 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8006228:	f7ff fe77 	bl	8005f1a <LL_ADC_IsEnabled>
 800622c:	4603      	mov	r3, r0
 800622e:	4323      	orrs	r3, r4
 8006230:	2b00      	cmp	r3, #0
 8006232:	bf0c      	ite	eq
 8006234:	2301      	moveq	r3, #1
 8006236:	2300      	movne	r3, #0
 8006238:	b2db      	uxtb	r3, r3
 800623a:	2b00      	cmp	r3, #0
 800623c:	d012      	beq.n	8006264 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800623e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8006246:	f023 030f 	bic.w	r3, r3, #15
 800624a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800624c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800624e:	e009      	b.n	8006264 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006254:	f043 0220 	orr.w	r2, r3, #32
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800625c:	2301      	movs	r3, #1
 800625e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8006262:	e000      	b.n	8006266 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006264:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2200      	movs	r2, #0
 800626a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800626e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8006272:	4618      	mov	r0, r3
 8006274:	3784      	adds	r7, #132	@ 0x84
 8006276:	46bd      	mov	sp, r7
 8006278:	bd90      	pop	{r4, r7, pc}
 800627a:	bf00      	nop
 800627c:	50000100 	.word	0x50000100
 8006280:	50000400 	.word	0x50000400
 8006284:	50000500 	.word	0x50000500
 8006288:	50000300 	.word	0x50000300
 800628c:	50000700 	.word	0x50000700
 8006290:	50000600 	.word	0x50000600

08006294 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006294:	b480      	push	{r7}
 8006296:	b085      	sub	sp, #20
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	f003 0307 	and.w	r3, r3, #7
 80062a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80062a4:	4b0c      	ldr	r3, [pc, #48]	@ (80062d8 <__NVIC_SetPriorityGrouping+0x44>)
 80062a6:	68db      	ldr	r3, [r3, #12]
 80062a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80062aa:	68ba      	ldr	r2, [r7, #8]
 80062ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80062b0:	4013      	ands	r3, r2
 80062b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80062bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80062c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80062c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80062c6:	4a04      	ldr	r2, [pc, #16]	@ (80062d8 <__NVIC_SetPriorityGrouping+0x44>)
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	60d3      	str	r3, [r2, #12]
}
 80062cc:	bf00      	nop
 80062ce:	3714      	adds	r7, #20
 80062d0:	46bd      	mov	sp, r7
 80062d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d6:	4770      	bx	lr
 80062d8:	e000ed00 	.word	0xe000ed00

080062dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80062dc:	b480      	push	{r7}
 80062de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80062e0:	4b04      	ldr	r3, [pc, #16]	@ (80062f4 <__NVIC_GetPriorityGrouping+0x18>)
 80062e2:	68db      	ldr	r3, [r3, #12]
 80062e4:	0a1b      	lsrs	r3, r3, #8
 80062e6:	f003 0307 	and.w	r3, r3, #7
}
 80062ea:	4618      	mov	r0, r3
 80062ec:	46bd      	mov	sp, r7
 80062ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f2:	4770      	bx	lr
 80062f4:	e000ed00 	.word	0xe000ed00

080062f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	4603      	mov	r3, r0
 8006300:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006306:	2b00      	cmp	r3, #0
 8006308:	db0b      	blt.n	8006322 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800630a:	79fb      	ldrb	r3, [r7, #7]
 800630c:	f003 021f 	and.w	r2, r3, #31
 8006310:	4907      	ldr	r1, [pc, #28]	@ (8006330 <__NVIC_EnableIRQ+0x38>)
 8006312:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006316:	095b      	lsrs	r3, r3, #5
 8006318:	2001      	movs	r0, #1
 800631a:	fa00 f202 	lsl.w	r2, r0, r2
 800631e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006322:	bf00      	nop
 8006324:	370c      	adds	r7, #12
 8006326:	46bd      	mov	sp, r7
 8006328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632c:	4770      	bx	lr
 800632e:	bf00      	nop
 8006330:	e000e100 	.word	0xe000e100

08006334 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006334:	b480      	push	{r7}
 8006336:	b083      	sub	sp, #12
 8006338:	af00      	add	r7, sp, #0
 800633a:	4603      	mov	r3, r0
 800633c:	6039      	str	r1, [r7, #0]
 800633e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006340:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006344:	2b00      	cmp	r3, #0
 8006346:	db0a      	blt.n	800635e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	b2da      	uxtb	r2, r3
 800634c:	490c      	ldr	r1, [pc, #48]	@ (8006380 <__NVIC_SetPriority+0x4c>)
 800634e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006352:	0112      	lsls	r2, r2, #4
 8006354:	b2d2      	uxtb	r2, r2
 8006356:	440b      	add	r3, r1
 8006358:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800635c:	e00a      	b.n	8006374 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	b2da      	uxtb	r2, r3
 8006362:	4908      	ldr	r1, [pc, #32]	@ (8006384 <__NVIC_SetPriority+0x50>)
 8006364:	79fb      	ldrb	r3, [r7, #7]
 8006366:	f003 030f 	and.w	r3, r3, #15
 800636a:	3b04      	subs	r3, #4
 800636c:	0112      	lsls	r2, r2, #4
 800636e:	b2d2      	uxtb	r2, r2
 8006370:	440b      	add	r3, r1
 8006372:	761a      	strb	r2, [r3, #24]
}
 8006374:	bf00      	nop
 8006376:	370c      	adds	r7, #12
 8006378:	46bd      	mov	sp, r7
 800637a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637e:	4770      	bx	lr
 8006380:	e000e100 	.word	0xe000e100
 8006384:	e000ed00 	.word	0xe000ed00

08006388 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006388:	b480      	push	{r7}
 800638a:	b089      	sub	sp, #36	@ 0x24
 800638c:	af00      	add	r7, sp, #0
 800638e:	60f8      	str	r0, [r7, #12]
 8006390:	60b9      	str	r1, [r7, #8]
 8006392:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	f003 0307 	and.w	r3, r3, #7
 800639a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800639c:	69fb      	ldr	r3, [r7, #28]
 800639e:	f1c3 0307 	rsb	r3, r3, #7
 80063a2:	2b04      	cmp	r3, #4
 80063a4:	bf28      	it	cs
 80063a6:	2304      	movcs	r3, #4
 80063a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80063aa:	69fb      	ldr	r3, [r7, #28]
 80063ac:	3304      	adds	r3, #4
 80063ae:	2b06      	cmp	r3, #6
 80063b0:	d902      	bls.n	80063b8 <NVIC_EncodePriority+0x30>
 80063b2:	69fb      	ldr	r3, [r7, #28]
 80063b4:	3b03      	subs	r3, #3
 80063b6:	e000      	b.n	80063ba <NVIC_EncodePriority+0x32>
 80063b8:	2300      	movs	r3, #0
 80063ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80063bc:	f04f 32ff 	mov.w	r2, #4294967295
 80063c0:	69bb      	ldr	r3, [r7, #24]
 80063c2:	fa02 f303 	lsl.w	r3, r2, r3
 80063c6:	43da      	mvns	r2, r3
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	401a      	ands	r2, r3
 80063cc:	697b      	ldr	r3, [r7, #20]
 80063ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80063d0:	f04f 31ff 	mov.w	r1, #4294967295
 80063d4:	697b      	ldr	r3, [r7, #20]
 80063d6:	fa01 f303 	lsl.w	r3, r1, r3
 80063da:	43d9      	mvns	r1, r3
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80063e0:	4313      	orrs	r3, r2
         );
}
 80063e2:	4618      	mov	r0, r3
 80063e4:	3724      	adds	r7, #36	@ 0x24
 80063e6:	46bd      	mov	sp, r7
 80063e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ec:	4770      	bx	lr
	...

080063f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b082      	sub	sp, #8
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	3b01      	subs	r3, #1
 80063fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006400:	d301      	bcc.n	8006406 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006402:	2301      	movs	r3, #1
 8006404:	e00f      	b.n	8006426 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006406:	4a0a      	ldr	r2, [pc, #40]	@ (8006430 <SysTick_Config+0x40>)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	3b01      	subs	r3, #1
 800640c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800640e:	210f      	movs	r1, #15
 8006410:	f04f 30ff 	mov.w	r0, #4294967295
 8006414:	f7ff ff8e 	bl	8006334 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006418:	4b05      	ldr	r3, [pc, #20]	@ (8006430 <SysTick_Config+0x40>)
 800641a:	2200      	movs	r2, #0
 800641c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800641e:	4b04      	ldr	r3, [pc, #16]	@ (8006430 <SysTick_Config+0x40>)
 8006420:	2207      	movs	r2, #7
 8006422:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006424:	2300      	movs	r3, #0
}
 8006426:	4618      	mov	r0, r3
 8006428:	3708      	adds	r7, #8
 800642a:	46bd      	mov	sp, r7
 800642c:	bd80      	pop	{r7, pc}
 800642e:	bf00      	nop
 8006430:	e000e010 	.word	0xe000e010

08006434 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b082      	sub	sp, #8
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800643c:	6878      	ldr	r0, [r7, #4]
 800643e:	f7ff ff29 	bl	8006294 <__NVIC_SetPriorityGrouping>
}
 8006442:	bf00      	nop
 8006444:	3708      	adds	r7, #8
 8006446:	46bd      	mov	sp, r7
 8006448:	bd80      	pop	{r7, pc}

0800644a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800644a:	b580      	push	{r7, lr}
 800644c:	b086      	sub	sp, #24
 800644e:	af00      	add	r7, sp, #0
 8006450:	4603      	mov	r3, r0
 8006452:	60b9      	str	r1, [r7, #8]
 8006454:	607a      	str	r2, [r7, #4]
 8006456:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006458:	f7ff ff40 	bl	80062dc <__NVIC_GetPriorityGrouping>
 800645c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800645e:	687a      	ldr	r2, [r7, #4]
 8006460:	68b9      	ldr	r1, [r7, #8]
 8006462:	6978      	ldr	r0, [r7, #20]
 8006464:	f7ff ff90 	bl	8006388 <NVIC_EncodePriority>
 8006468:	4602      	mov	r2, r0
 800646a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800646e:	4611      	mov	r1, r2
 8006470:	4618      	mov	r0, r3
 8006472:	f7ff ff5f 	bl	8006334 <__NVIC_SetPriority>
}
 8006476:	bf00      	nop
 8006478:	3718      	adds	r7, #24
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}

0800647e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800647e:	b580      	push	{r7, lr}
 8006480:	b082      	sub	sp, #8
 8006482:	af00      	add	r7, sp, #0
 8006484:	4603      	mov	r3, r0
 8006486:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006488:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800648c:	4618      	mov	r0, r3
 800648e:	f7ff ff33 	bl	80062f8 <__NVIC_EnableIRQ>
}
 8006492:	bf00      	nop
 8006494:	3708      	adds	r7, #8
 8006496:	46bd      	mov	sp, r7
 8006498:	bd80      	pop	{r7, pc}

0800649a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800649a:	b580      	push	{r7, lr}
 800649c:	b082      	sub	sp, #8
 800649e:	af00      	add	r7, sp, #0
 80064a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80064a2:	6878      	ldr	r0, [r7, #4]
 80064a4:	f7ff ffa4 	bl	80063f0 <SysTick_Config>
 80064a8:	4603      	mov	r3, r0
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3708      	adds	r7, #8
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}
	...

080064b4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b084      	sub	sp, #16
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d101      	bne.n	80064c6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80064c2:	2301      	movs	r3, #1
 80064c4:	e08d      	b.n	80065e2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	461a      	mov	r2, r3
 80064cc:	4b47      	ldr	r3, [pc, #284]	@ (80065ec <HAL_DMA_Init+0x138>)
 80064ce:	429a      	cmp	r2, r3
 80064d0:	d80f      	bhi.n	80064f2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	461a      	mov	r2, r3
 80064d8:	4b45      	ldr	r3, [pc, #276]	@ (80065f0 <HAL_DMA_Init+0x13c>)
 80064da:	4413      	add	r3, r2
 80064dc:	4a45      	ldr	r2, [pc, #276]	@ (80065f4 <HAL_DMA_Init+0x140>)
 80064de:	fba2 2303 	umull	r2, r3, r2, r3
 80064e2:	091b      	lsrs	r3, r3, #4
 80064e4:	009a      	lsls	r2, r3, #2
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	4a42      	ldr	r2, [pc, #264]	@ (80065f8 <HAL_DMA_Init+0x144>)
 80064ee:	641a      	str	r2, [r3, #64]	@ 0x40
 80064f0:	e00e      	b.n	8006510 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	461a      	mov	r2, r3
 80064f8:	4b40      	ldr	r3, [pc, #256]	@ (80065fc <HAL_DMA_Init+0x148>)
 80064fa:	4413      	add	r3, r2
 80064fc:	4a3d      	ldr	r2, [pc, #244]	@ (80065f4 <HAL_DMA_Init+0x140>)
 80064fe:	fba2 2303 	umull	r2, r3, r2, r3
 8006502:	091b      	lsrs	r3, r3, #4
 8006504:	009a      	lsls	r2, r3, #2
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	4a3c      	ldr	r2, [pc, #240]	@ (8006600 <HAL_DMA_Init+0x14c>)
 800650e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2202      	movs	r2, #2
 8006514:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006526:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800652a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006534:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	691b      	ldr	r3, [r3, #16]
 800653a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006540:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	699b      	ldr	r3, [r3, #24]
 8006546:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800654c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6a1b      	ldr	r3, [r3, #32]
 8006552:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006554:	68fa      	ldr	r2, [r7, #12]
 8006556:	4313      	orrs	r3, r2
 8006558:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	68fa      	ldr	r2, [r7, #12]
 8006560:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f000 fa76 	bl	8006a54 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006570:	d102      	bne.n	8006578 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2200      	movs	r2, #0
 8006576:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	685a      	ldr	r2, [r3, #4]
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006580:	b2d2      	uxtb	r2, r2
 8006582:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006588:	687a      	ldr	r2, [r7, #4]
 800658a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800658c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	685b      	ldr	r3, [r3, #4]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d010      	beq.n	80065b8 <HAL_DMA_Init+0x104>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	2b04      	cmp	r3, #4
 800659c:	d80c      	bhi.n	80065b8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f000 fa96 	bl	8006ad0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065a8:	2200      	movs	r2, #0
 80065aa:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065b0:	687a      	ldr	r2, [r7, #4]
 80065b2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80065b4:	605a      	str	r2, [r3, #4]
 80065b6:	e008      	b.n	80065ca <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2200      	movs	r2, #0
 80065bc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2200      	movs	r2, #0
 80065c2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2200      	movs	r2, #0
 80065c8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2200      	movs	r2, #0
 80065ce:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2201      	movs	r2, #1
 80065d4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2200      	movs	r2, #0
 80065dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80065e0:	2300      	movs	r3, #0
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3710      	adds	r7, #16
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}
 80065ea:	bf00      	nop
 80065ec:	40020407 	.word	0x40020407
 80065f0:	bffdfff8 	.word	0xbffdfff8
 80065f4:	cccccccd 	.word	0xcccccccd
 80065f8:	40020000 	.word	0x40020000
 80065fc:	bffdfbf8 	.word	0xbffdfbf8
 8006600:	40020400 	.word	0x40020400

08006604 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b086      	sub	sp, #24
 8006608:	af00      	add	r7, sp, #0
 800660a:	60f8      	str	r0, [r7, #12]
 800660c:	60b9      	str	r1, [r7, #8]
 800660e:	607a      	str	r2, [r7, #4]
 8006610:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006612:	2300      	movs	r3, #0
 8006614:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800661c:	2b01      	cmp	r3, #1
 800661e:	d101      	bne.n	8006624 <HAL_DMA_Start_IT+0x20>
 8006620:	2302      	movs	r3, #2
 8006622:	e066      	b.n	80066f2 <HAL_DMA_Start_IT+0xee>
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	2201      	movs	r2, #1
 8006628:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006632:	b2db      	uxtb	r3, r3
 8006634:	2b01      	cmp	r3, #1
 8006636:	d155      	bne.n	80066e4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2202      	movs	r2, #2
 800663c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	2200      	movs	r2, #0
 8006644:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	681a      	ldr	r2, [r3, #0]
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f022 0201 	bic.w	r2, r2, #1
 8006654:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	687a      	ldr	r2, [r7, #4]
 800665a:	68b9      	ldr	r1, [r7, #8]
 800665c:	68f8      	ldr	r0, [r7, #12]
 800665e:	f000 f9bb 	bl	80069d8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006666:	2b00      	cmp	r3, #0
 8006668:	d008      	beq.n	800667c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	681a      	ldr	r2, [r3, #0]
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f042 020e 	orr.w	r2, r2, #14
 8006678:	601a      	str	r2, [r3, #0]
 800667a:	e00f      	b.n	800669c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	681a      	ldr	r2, [r3, #0]
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f022 0204 	bic.w	r2, r2, #4
 800668a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	681a      	ldr	r2, [r3, #0]
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f042 020a 	orr.w	r2, r2, #10
 800669a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d007      	beq.n	80066ba <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066ae:	681a      	ldr	r2, [r3, #0]
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80066b8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d007      	beq.n	80066d2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066c6:	681a      	ldr	r2, [r3, #0]
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80066d0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	681a      	ldr	r2, [r3, #0]
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f042 0201 	orr.w	r2, r2, #1
 80066e0:	601a      	str	r2, [r3, #0]
 80066e2:	e005      	b.n	80066f0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2200      	movs	r2, #0
 80066e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80066ec:	2302      	movs	r3, #2
 80066ee:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80066f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	3718      	adds	r7, #24
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd80      	pop	{r7, pc}

080066fa <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80066fa:	b480      	push	{r7}
 80066fc:	b085      	sub	sp, #20
 80066fe:	af00      	add	r7, sp, #0
 8006700:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006702:	2300      	movs	r3, #0
 8006704:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800670c:	b2db      	uxtb	r3, r3
 800670e:	2b02      	cmp	r3, #2
 8006710:	d005      	beq.n	800671e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2204      	movs	r2, #4
 8006716:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8006718:	2301      	movs	r3, #1
 800671a:	73fb      	strb	r3, [r7, #15]
 800671c:	e037      	b.n	800678e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	681a      	ldr	r2, [r3, #0]
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f022 020e 	bic.w	r2, r2, #14
 800672c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006732:	681a      	ldr	r2, [r3, #0]
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006738:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800673c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	681a      	ldr	r2, [r3, #0]
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f022 0201 	bic.w	r2, r2, #1
 800674c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006752:	f003 021f 	and.w	r2, r3, #31
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800675a:	2101      	movs	r1, #1
 800675c:	fa01 f202 	lsl.w	r2, r1, r2
 8006760:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006766:	687a      	ldr	r2, [r7, #4]
 8006768:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800676a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006770:	2b00      	cmp	r3, #0
 8006772:	d00c      	beq.n	800678e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006778:	681a      	ldr	r2, [r3, #0]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800677e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006782:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006788:	687a      	ldr	r2, [r7, #4]
 800678a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800678c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2201      	movs	r2, #1
 8006792:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2200      	movs	r2, #0
 800679a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800679e:	7bfb      	ldrb	r3, [r7, #15]
}
 80067a0:	4618      	mov	r0, r3
 80067a2:	3714      	adds	r7, #20
 80067a4:	46bd      	mov	sp, r7
 80067a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067aa:	4770      	bx	lr

080067ac <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b084      	sub	sp, #16
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80067b4:	2300      	movs	r3, #0
 80067b6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80067be:	b2db      	uxtb	r3, r3
 80067c0:	2b02      	cmp	r3, #2
 80067c2:	d00d      	beq.n	80067e0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2204      	movs	r2, #4
 80067c8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2201      	movs	r2, #1
 80067ce:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2200      	movs	r2, #0
 80067d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80067da:	2301      	movs	r3, #1
 80067dc:	73fb      	strb	r3, [r7, #15]
 80067de:	e047      	b.n	8006870 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	681a      	ldr	r2, [r3, #0]
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f022 020e 	bic.w	r2, r2, #14
 80067ee:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	681a      	ldr	r2, [r3, #0]
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f022 0201 	bic.w	r2, r2, #1
 80067fe:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006804:	681a      	ldr	r2, [r3, #0]
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800680a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800680e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006814:	f003 021f 	and.w	r2, r3, #31
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800681c:	2101      	movs	r1, #1
 800681e:	fa01 f202 	lsl.w	r2, r1, r2
 8006822:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006828:	687a      	ldr	r2, [r7, #4]
 800682a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800682c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006832:	2b00      	cmp	r3, #0
 8006834:	d00c      	beq.n	8006850 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800683a:	681a      	ldr	r2, [r3, #0]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006840:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006844:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800684a:	687a      	ldr	r2, [r7, #4]
 800684c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800684e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2201      	movs	r2, #1
 8006854:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2200      	movs	r2, #0
 800685c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006864:	2b00      	cmp	r3, #0
 8006866:	d003      	beq.n	8006870 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800686c:	6878      	ldr	r0, [r7, #4]
 800686e:	4798      	blx	r3
    }
  }
  return status;
 8006870:	7bfb      	ldrb	r3, [r7, #15]
}
 8006872:	4618      	mov	r0, r3
 8006874:	3710      	adds	r7, #16
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}

0800687a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800687a:	b580      	push	{r7, lr}
 800687c:	b084      	sub	sp, #16
 800687e:	af00      	add	r7, sp, #0
 8006880:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006896:	f003 031f 	and.w	r3, r3, #31
 800689a:	2204      	movs	r2, #4
 800689c:	409a      	lsls	r2, r3
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	4013      	ands	r3, r2
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d026      	beq.n	80068f4 <HAL_DMA_IRQHandler+0x7a>
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	f003 0304 	and.w	r3, r3, #4
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d021      	beq.n	80068f4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f003 0320 	and.w	r3, r3, #32
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d107      	bne.n	80068ce <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	681a      	ldr	r2, [r3, #0]
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f022 0204 	bic.w	r2, r2, #4
 80068cc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068d2:	f003 021f 	and.w	r2, r3, #31
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068da:	2104      	movs	r1, #4
 80068dc:	fa01 f202 	lsl.w	r2, r1, r2
 80068e0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d071      	beq.n	80069ce <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80068f2:	e06c      	b.n	80069ce <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068f8:	f003 031f 	and.w	r3, r3, #31
 80068fc:	2202      	movs	r2, #2
 80068fe:	409a      	lsls	r2, r3
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	4013      	ands	r3, r2
 8006904:	2b00      	cmp	r3, #0
 8006906:	d02e      	beq.n	8006966 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	f003 0302 	and.w	r3, r3, #2
 800690e:	2b00      	cmp	r3, #0
 8006910:	d029      	beq.n	8006966 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f003 0320 	and.w	r3, r3, #32
 800691c:	2b00      	cmp	r3, #0
 800691e:	d10b      	bne.n	8006938 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	681a      	ldr	r2, [r3, #0]
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f022 020a 	bic.w	r2, r2, #10
 800692e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2201      	movs	r2, #1
 8006934:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800693c:	f003 021f 	and.w	r2, r3, #31
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006944:	2102      	movs	r1, #2
 8006946:	fa01 f202 	lsl.w	r2, r1, r2
 800694a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2200      	movs	r2, #0
 8006950:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006958:	2b00      	cmp	r3, #0
 800695a:	d038      	beq.n	80069ce <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006960:	6878      	ldr	r0, [r7, #4]
 8006962:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006964:	e033      	b.n	80069ce <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800696a:	f003 031f 	and.w	r3, r3, #31
 800696e:	2208      	movs	r2, #8
 8006970:	409a      	lsls	r2, r3
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	4013      	ands	r3, r2
 8006976:	2b00      	cmp	r3, #0
 8006978:	d02a      	beq.n	80069d0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	f003 0308 	and.w	r3, r3, #8
 8006980:	2b00      	cmp	r3, #0
 8006982:	d025      	beq.n	80069d0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	681a      	ldr	r2, [r3, #0]
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f022 020e 	bic.w	r2, r2, #14
 8006992:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006998:	f003 021f 	and.w	r2, r3, #31
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069a0:	2101      	movs	r1, #1
 80069a2:	fa01 f202 	lsl.w	r2, r1, r2
 80069a6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2201      	movs	r2, #1
 80069ac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2201      	movs	r2, #1
 80069b2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2200      	movs	r2, #0
 80069ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d004      	beq.n	80069d0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069ca:	6878      	ldr	r0, [r7, #4]
 80069cc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80069ce:	bf00      	nop
 80069d0:	bf00      	nop
}
 80069d2:	3710      	adds	r7, #16
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bd80      	pop	{r7, pc}

080069d8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80069d8:	b480      	push	{r7}
 80069da:	b085      	sub	sp, #20
 80069dc:	af00      	add	r7, sp, #0
 80069de:	60f8      	str	r0, [r7, #12]
 80069e0:	60b9      	str	r1, [r7, #8]
 80069e2:	607a      	str	r2, [r7, #4]
 80069e4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069ea:	68fa      	ldr	r2, [r7, #12]
 80069ec:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80069ee:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d004      	beq.n	8006a02 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069fc:	68fa      	ldr	r2, [r7, #12]
 80069fe:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006a00:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a06:	f003 021f 	and.w	r2, r3, #31
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a0e:	2101      	movs	r1, #1
 8006a10:	fa01 f202 	lsl.w	r2, r1, r2
 8006a14:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	683a      	ldr	r2, [r7, #0]
 8006a1c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	689b      	ldr	r3, [r3, #8]
 8006a22:	2b10      	cmp	r3, #16
 8006a24:	d108      	bne.n	8006a38 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	687a      	ldr	r2, [r7, #4]
 8006a2c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	68ba      	ldr	r2, [r7, #8]
 8006a34:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006a36:	e007      	b.n	8006a48 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	68ba      	ldr	r2, [r7, #8]
 8006a3e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	687a      	ldr	r2, [r7, #4]
 8006a46:	60da      	str	r2, [r3, #12]
}
 8006a48:	bf00      	nop
 8006a4a:	3714      	adds	r7, #20
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a52:	4770      	bx	lr

08006a54 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006a54:	b480      	push	{r7}
 8006a56:	b087      	sub	sp, #28
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	461a      	mov	r2, r3
 8006a62:	4b16      	ldr	r3, [pc, #88]	@ (8006abc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8006a64:	429a      	cmp	r2, r3
 8006a66:	d802      	bhi.n	8006a6e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8006a68:	4b15      	ldr	r3, [pc, #84]	@ (8006ac0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8006a6a:	617b      	str	r3, [r7, #20]
 8006a6c:	e001      	b.n	8006a72 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8006a6e:	4b15      	ldr	r3, [pc, #84]	@ (8006ac4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8006a70:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8006a72:	697b      	ldr	r3, [r7, #20]
 8006a74:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	b2db      	uxtb	r3, r3
 8006a7c:	3b08      	subs	r3, #8
 8006a7e:	4a12      	ldr	r2, [pc, #72]	@ (8006ac8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8006a80:	fba2 2303 	umull	r2, r3, r2, r3
 8006a84:	091b      	lsrs	r3, r3, #4
 8006a86:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a8c:	089b      	lsrs	r3, r3, #2
 8006a8e:	009a      	lsls	r2, r3, #2
 8006a90:	693b      	ldr	r3, [r7, #16]
 8006a92:	4413      	add	r3, r2
 8006a94:	461a      	mov	r2, r3
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	4a0b      	ldr	r2, [pc, #44]	@ (8006acc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8006a9e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	f003 031f 	and.w	r3, r3, #31
 8006aa6:	2201      	movs	r2, #1
 8006aa8:	409a      	lsls	r2, r3
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006aae:	bf00      	nop
 8006ab0:	371c      	adds	r7, #28
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab8:	4770      	bx	lr
 8006aba:	bf00      	nop
 8006abc:	40020407 	.word	0x40020407
 8006ac0:	40020800 	.word	0x40020800
 8006ac4:	40020820 	.word	0x40020820
 8006ac8:	cccccccd 	.word	0xcccccccd
 8006acc:	40020880 	.word	0x40020880

08006ad0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b085      	sub	sp, #20
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	b2db      	uxtb	r3, r3
 8006ade:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006ae0:	68fa      	ldr	r2, [r7, #12]
 8006ae2:	4b0b      	ldr	r3, [pc, #44]	@ (8006b10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8006ae4:	4413      	add	r3, r2
 8006ae6:	009b      	lsls	r3, r3, #2
 8006ae8:	461a      	mov	r2, r3
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	4a08      	ldr	r2, [pc, #32]	@ (8006b14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8006af2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	3b01      	subs	r3, #1
 8006af8:	f003 031f 	and.w	r3, r3, #31
 8006afc:	2201      	movs	r2, #1
 8006afe:	409a      	lsls	r2, r3
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8006b04:	bf00      	nop
 8006b06:	3714      	adds	r7, #20
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0e:	4770      	bx	lr
 8006b10:	1000823f 	.word	0x1000823f
 8006b14:	40020940 	.word	0x40020940

08006b18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006b18:	b480      	push	{r7}
 8006b1a:	b087      	sub	sp, #28
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
 8006b20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006b22:	2300      	movs	r3, #0
 8006b24:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006b26:	e15a      	b.n	8006dde <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	681a      	ldr	r2, [r3, #0]
 8006b2c:	2101      	movs	r1, #1
 8006b2e:	697b      	ldr	r3, [r7, #20]
 8006b30:	fa01 f303 	lsl.w	r3, r1, r3
 8006b34:	4013      	ands	r3, r2
 8006b36:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	f000 814c 	beq.w	8006dd8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	685b      	ldr	r3, [r3, #4]
 8006b44:	f003 0303 	and.w	r3, r3, #3
 8006b48:	2b01      	cmp	r3, #1
 8006b4a:	d005      	beq.n	8006b58 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	685b      	ldr	r3, [r3, #4]
 8006b50:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006b54:	2b02      	cmp	r3, #2
 8006b56:	d130      	bne.n	8006bba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	689b      	ldr	r3, [r3, #8]
 8006b5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	005b      	lsls	r3, r3, #1
 8006b62:	2203      	movs	r2, #3
 8006b64:	fa02 f303 	lsl.w	r3, r2, r3
 8006b68:	43db      	mvns	r3, r3
 8006b6a:	693a      	ldr	r2, [r7, #16]
 8006b6c:	4013      	ands	r3, r2
 8006b6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	68da      	ldr	r2, [r3, #12]
 8006b74:	697b      	ldr	r3, [r7, #20]
 8006b76:	005b      	lsls	r3, r3, #1
 8006b78:	fa02 f303 	lsl.w	r3, r2, r3
 8006b7c:	693a      	ldr	r2, [r7, #16]
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	693a      	ldr	r2, [r7, #16]
 8006b86:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	685b      	ldr	r3, [r3, #4]
 8006b8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006b8e:	2201      	movs	r2, #1
 8006b90:	697b      	ldr	r3, [r7, #20]
 8006b92:	fa02 f303 	lsl.w	r3, r2, r3
 8006b96:	43db      	mvns	r3, r3
 8006b98:	693a      	ldr	r2, [r7, #16]
 8006b9a:	4013      	ands	r3, r2
 8006b9c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	685b      	ldr	r3, [r3, #4]
 8006ba2:	091b      	lsrs	r3, r3, #4
 8006ba4:	f003 0201 	and.w	r2, r3, #1
 8006ba8:	697b      	ldr	r3, [r7, #20]
 8006baa:	fa02 f303 	lsl.w	r3, r2, r3
 8006bae:	693a      	ldr	r2, [r7, #16]
 8006bb0:	4313      	orrs	r3, r2
 8006bb2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	693a      	ldr	r2, [r7, #16]
 8006bb8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006bba:	683b      	ldr	r3, [r7, #0]
 8006bbc:	685b      	ldr	r3, [r3, #4]
 8006bbe:	f003 0303 	and.w	r3, r3, #3
 8006bc2:	2b03      	cmp	r3, #3
 8006bc4:	d017      	beq.n	8006bf6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	68db      	ldr	r3, [r3, #12]
 8006bca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006bcc:	697b      	ldr	r3, [r7, #20]
 8006bce:	005b      	lsls	r3, r3, #1
 8006bd0:	2203      	movs	r2, #3
 8006bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8006bd6:	43db      	mvns	r3, r3
 8006bd8:	693a      	ldr	r2, [r7, #16]
 8006bda:	4013      	ands	r3, r2
 8006bdc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	689a      	ldr	r2, [r3, #8]
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	005b      	lsls	r3, r3, #1
 8006be6:	fa02 f303 	lsl.w	r3, r2, r3
 8006bea:	693a      	ldr	r2, [r7, #16]
 8006bec:	4313      	orrs	r3, r2
 8006bee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	693a      	ldr	r2, [r7, #16]
 8006bf4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	f003 0303 	and.w	r3, r3, #3
 8006bfe:	2b02      	cmp	r3, #2
 8006c00:	d123      	bne.n	8006c4a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	08da      	lsrs	r2, r3, #3
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	3208      	adds	r2, #8
 8006c0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c0e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	f003 0307 	and.w	r3, r3, #7
 8006c16:	009b      	lsls	r3, r3, #2
 8006c18:	220f      	movs	r2, #15
 8006c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8006c1e:	43db      	mvns	r3, r3
 8006c20:	693a      	ldr	r2, [r7, #16]
 8006c22:	4013      	ands	r3, r2
 8006c24:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	691a      	ldr	r2, [r3, #16]
 8006c2a:	697b      	ldr	r3, [r7, #20]
 8006c2c:	f003 0307 	and.w	r3, r3, #7
 8006c30:	009b      	lsls	r3, r3, #2
 8006c32:	fa02 f303 	lsl.w	r3, r2, r3
 8006c36:	693a      	ldr	r2, [r7, #16]
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	08da      	lsrs	r2, r3, #3
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	3208      	adds	r2, #8
 8006c44:	6939      	ldr	r1, [r7, #16]
 8006c46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006c50:	697b      	ldr	r3, [r7, #20]
 8006c52:	005b      	lsls	r3, r3, #1
 8006c54:	2203      	movs	r2, #3
 8006c56:	fa02 f303 	lsl.w	r3, r2, r3
 8006c5a:	43db      	mvns	r3, r3
 8006c5c:	693a      	ldr	r2, [r7, #16]
 8006c5e:	4013      	ands	r3, r2
 8006c60:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	685b      	ldr	r3, [r3, #4]
 8006c66:	f003 0203 	and.w	r2, r3, #3
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	005b      	lsls	r3, r3, #1
 8006c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8006c72:	693a      	ldr	r2, [r7, #16]
 8006c74:	4313      	orrs	r3, r2
 8006c76:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	693a      	ldr	r2, [r7, #16]
 8006c7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	685b      	ldr	r3, [r3, #4]
 8006c82:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	f000 80a6 	beq.w	8006dd8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006c8c:	4b5b      	ldr	r3, [pc, #364]	@ (8006dfc <HAL_GPIO_Init+0x2e4>)
 8006c8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c90:	4a5a      	ldr	r2, [pc, #360]	@ (8006dfc <HAL_GPIO_Init+0x2e4>)
 8006c92:	f043 0301 	orr.w	r3, r3, #1
 8006c96:	6613      	str	r3, [r2, #96]	@ 0x60
 8006c98:	4b58      	ldr	r3, [pc, #352]	@ (8006dfc <HAL_GPIO_Init+0x2e4>)
 8006c9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c9c:	f003 0301 	and.w	r3, r3, #1
 8006ca0:	60bb      	str	r3, [r7, #8]
 8006ca2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006ca4:	4a56      	ldr	r2, [pc, #344]	@ (8006e00 <HAL_GPIO_Init+0x2e8>)
 8006ca6:	697b      	ldr	r3, [r7, #20]
 8006ca8:	089b      	lsrs	r3, r3, #2
 8006caa:	3302      	adds	r3, #2
 8006cac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cb0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006cb2:	697b      	ldr	r3, [r7, #20]
 8006cb4:	f003 0303 	and.w	r3, r3, #3
 8006cb8:	009b      	lsls	r3, r3, #2
 8006cba:	220f      	movs	r2, #15
 8006cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8006cc0:	43db      	mvns	r3, r3
 8006cc2:	693a      	ldr	r2, [r7, #16]
 8006cc4:	4013      	ands	r3, r2
 8006cc6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006cce:	d01f      	beq.n	8006d10 <HAL_GPIO_Init+0x1f8>
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	4a4c      	ldr	r2, [pc, #304]	@ (8006e04 <HAL_GPIO_Init+0x2ec>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d019      	beq.n	8006d0c <HAL_GPIO_Init+0x1f4>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	4a4b      	ldr	r2, [pc, #300]	@ (8006e08 <HAL_GPIO_Init+0x2f0>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d013      	beq.n	8006d08 <HAL_GPIO_Init+0x1f0>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	4a4a      	ldr	r2, [pc, #296]	@ (8006e0c <HAL_GPIO_Init+0x2f4>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d00d      	beq.n	8006d04 <HAL_GPIO_Init+0x1ec>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	4a49      	ldr	r2, [pc, #292]	@ (8006e10 <HAL_GPIO_Init+0x2f8>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d007      	beq.n	8006d00 <HAL_GPIO_Init+0x1e8>
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	4a48      	ldr	r2, [pc, #288]	@ (8006e14 <HAL_GPIO_Init+0x2fc>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d101      	bne.n	8006cfc <HAL_GPIO_Init+0x1e4>
 8006cf8:	2305      	movs	r3, #5
 8006cfa:	e00a      	b.n	8006d12 <HAL_GPIO_Init+0x1fa>
 8006cfc:	2306      	movs	r3, #6
 8006cfe:	e008      	b.n	8006d12 <HAL_GPIO_Init+0x1fa>
 8006d00:	2304      	movs	r3, #4
 8006d02:	e006      	b.n	8006d12 <HAL_GPIO_Init+0x1fa>
 8006d04:	2303      	movs	r3, #3
 8006d06:	e004      	b.n	8006d12 <HAL_GPIO_Init+0x1fa>
 8006d08:	2302      	movs	r3, #2
 8006d0a:	e002      	b.n	8006d12 <HAL_GPIO_Init+0x1fa>
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	e000      	b.n	8006d12 <HAL_GPIO_Init+0x1fa>
 8006d10:	2300      	movs	r3, #0
 8006d12:	697a      	ldr	r2, [r7, #20]
 8006d14:	f002 0203 	and.w	r2, r2, #3
 8006d18:	0092      	lsls	r2, r2, #2
 8006d1a:	4093      	lsls	r3, r2
 8006d1c:	693a      	ldr	r2, [r7, #16]
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006d22:	4937      	ldr	r1, [pc, #220]	@ (8006e00 <HAL_GPIO_Init+0x2e8>)
 8006d24:	697b      	ldr	r3, [r7, #20]
 8006d26:	089b      	lsrs	r3, r3, #2
 8006d28:	3302      	adds	r3, #2
 8006d2a:	693a      	ldr	r2, [r7, #16]
 8006d2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006d30:	4b39      	ldr	r3, [pc, #228]	@ (8006e18 <HAL_GPIO_Init+0x300>)
 8006d32:	689b      	ldr	r3, [r3, #8]
 8006d34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	43db      	mvns	r3, r3
 8006d3a:	693a      	ldr	r2, [r7, #16]
 8006d3c:	4013      	ands	r3, r2
 8006d3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	685b      	ldr	r3, [r3, #4]
 8006d44:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d003      	beq.n	8006d54 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006d4c:	693a      	ldr	r2, [r7, #16]
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	4313      	orrs	r3, r2
 8006d52:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006d54:	4a30      	ldr	r2, [pc, #192]	@ (8006e18 <HAL_GPIO_Init+0x300>)
 8006d56:	693b      	ldr	r3, [r7, #16]
 8006d58:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006d5a:	4b2f      	ldr	r3, [pc, #188]	@ (8006e18 <HAL_GPIO_Init+0x300>)
 8006d5c:	68db      	ldr	r3, [r3, #12]
 8006d5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	43db      	mvns	r3, r3
 8006d64:	693a      	ldr	r2, [r7, #16]
 8006d66:	4013      	ands	r3, r2
 8006d68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	685b      	ldr	r3, [r3, #4]
 8006d6e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d003      	beq.n	8006d7e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006d76:	693a      	ldr	r2, [r7, #16]
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	4313      	orrs	r3, r2
 8006d7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006d7e:	4a26      	ldr	r2, [pc, #152]	@ (8006e18 <HAL_GPIO_Init+0x300>)
 8006d80:	693b      	ldr	r3, [r7, #16]
 8006d82:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006d84:	4b24      	ldr	r3, [pc, #144]	@ (8006e18 <HAL_GPIO_Init+0x300>)
 8006d86:	685b      	ldr	r3, [r3, #4]
 8006d88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	43db      	mvns	r3, r3
 8006d8e:	693a      	ldr	r2, [r7, #16]
 8006d90:	4013      	ands	r3, r2
 8006d92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	685b      	ldr	r3, [r3, #4]
 8006d98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d003      	beq.n	8006da8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006da0:	693a      	ldr	r2, [r7, #16]
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	4313      	orrs	r3, r2
 8006da6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006da8:	4a1b      	ldr	r2, [pc, #108]	@ (8006e18 <HAL_GPIO_Init+0x300>)
 8006daa:	693b      	ldr	r3, [r7, #16]
 8006dac:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006dae:	4b1a      	ldr	r3, [pc, #104]	@ (8006e18 <HAL_GPIO_Init+0x300>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	43db      	mvns	r3, r3
 8006db8:	693a      	ldr	r2, [r7, #16]
 8006dba:	4013      	ands	r3, r2
 8006dbc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d003      	beq.n	8006dd2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006dca:	693a      	ldr	r2, [r7, #16]
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006dd2:	4a11      	ldr	r2, [pc, #68]	@ (8006e18 <HAL_GPIO_Init+0x300>)
 8006dd4:	693b      	ldr	r3, [r7, #16]
 8006dd6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006dd8:	697b      	ldr	r3, [r7, #20]
 8006dda:	3301      	adds	r3, #1
 8006ddc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	681a      	ldr	r2, [r3, #0]
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	fa22 f303 	lsr.w	r3, r2, r3
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	f47f ae9d 	bne.w	8006b28 <HAL_GPIO_Init+0x10>
  }
}
 8006dee:	bf00      	nop
 8006df0:	bf00      	nop
 8006df2:	371c      	adds	r7, #28
 8006df4:	46bd      	mov	sp, r7
 8006df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfa:	4770      	bx	lr
 8006dfc:	40021000 	.word	0x40021000
 8006e00:	40010000 	.word	0x40010000
 8006e04:	48000400 	.word	0x48000400
 8006e08:	48000800 	.word	0x48000800
 8006e0c:	48000c00 	.word	0x48000c00
 8006e10:	48001000 	.word	0x48001000
 8006e14:	48001400 	.word	0x48001400
 8006e18:	40010400 	.word	0x40010400

08006e1c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b085      	sub	sp, #20
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
 8006e24:	460b      	mov	r3, r1
 8006e26:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	691a      	ldr	r2, [r3, #16]
 8006e2c:	887b      	ldrh	r3, [r7, #2]
 8006e2e:	4013      	ands	r3, r2
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d002      	beq.n	8006e3a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006e34:	2301      	movs	r3, #1
 8006e36:	73fb      	strb	r3, [r7, #15]
 8006e38:	e001      	b.n	8006e3e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006e3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	3714      	adds	r7, #20
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr

08006e4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006e4c:	b480      	push	{r7}
 8006e4e:	b083      	sub	sp, #12
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
 8006e54:	460b      	mov	r3, r1
 8006e56:	807b      	strh	r3, [r7, #2]
 8006e58:	4613      	mov	r3, r2
 8006e5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006e5c:	787b      	ldrb	r3, [r7, #1]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d003      	beq.n	8006e6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006e62:	887a      	ldrh	r2, [r7, #2]
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006e68:	e002      	b.n	8006e70 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006e6a:	887a      	ldrh	r2, [r7, #2]
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006e70:	bf00      	nop
 8006e72:	370c      	adds	r7, #12
 8006e74:	46bd      	mov	sp, r7
 8006e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7a:	4770      	bx	lr

08006e7c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006e7c:	b480      	push	{r7}
 8006e7e:	b085      	sub	sp, #20
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
 8006e84:	460b      	mov	r3, r1
 8006e86:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	695b      	ldr	r3, [r3, #20]
 8006e8c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006e8e:	887a      	ldrh	r2, [r7, #2]
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	4013      	ands	r3, r2
 8006e94:	041a      	lsls	r2, r3, #16
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	43d9      	mvns	r1, r3
 8006e9a:	887b      	ldrh	r3, [r7, #2]
 8006e9c:	400b      	ands	r3, r1
 8006e9e:	431a      	orrs	r2, r3
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	619a      	str	r2, [r3, #24]
}
 8006ea4:	bf00      	nop
 8006ea6:	3714      	adds	r7, #20
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eae:	4770      	bx	lr

08006eb0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b082      	sub	sp, #8
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	4603      	mov	r3, r0
 8006eb8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006eba:	4b08      	ldr	r3, [pc, #32]	@ (8006edc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006ebc:	695a      	ldr	r2, [r3, #20]
 8006ebe:	88fb      	ldrh	r3, [r7, #6]
 8006ec0:	4013      	ands	r3, r2
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d006      	beq.n	8006ed4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006ec6:	4a05      	ldr	r2, [pc, #20]	@ (8006edc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006ec8:	88fb      	ldrh	r3, [r7, #6]
 8006eca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006ecc:	88fb      	ldrh	r3, [r7, #6]
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f7fd f97e 	bl	80041d0 <HAL_GPIO_EXTI_Callback>
  }
}
 8006ed4:	bf00      	nop
 8006ed6:	3708      	adds	r7, #8
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	bd80      	pop	{r7, pc}
 8006edc:	40010400 	.word	0x40010400

08006ee0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b085      	sub	sp, #20
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d141      	bne.n	8006f72 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006eee:	4b4b      	ldr	r3, [pc, #300]	@ (800701c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006ef6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006efa:	d131      	bne.n	8006f60 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006efc:	4b47      	ldr	r3, [pc, #284]	@ (800701c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006efe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f02:	4a46      	ldr	r2, [pc, #280]	@ (800701c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f08:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006f0c:	4b43      	ldr	r3, [pc, #268]	@ (800701c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006f14:	4a41      	ldr	r2, [pc, #260]	@ (800701c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006f1a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006f1c:	4b40      	ldr	r3, [pc, #256]	@ (8007020 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	2232      	movs	r2, #50	@ 0x32
 8006f22:	fb02 f303 	mul.w	r3, r2, r3
 8006f26:	4a3f      	ldr	r2, [pc, #252]	@ (8007024 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006f28:	fba2 2303 	umull	r2, r3, r2, r3
 8006f2c:	0c9b      	lsrs	r3, r3, #18
 8006f2e:	3301      	adds	r3, #1
 8006f30:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006f32:	e002      	b.n	8006f3a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	3b01      	subs	r3, #1
 8006f38:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006f3a:	4b38      	ldr	r3, [pc, #224]	@ (800701c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f3c:	695b      	ldr	r3, [r3, #20]
 8006f3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f46:	d102      	bne.n	8006f4e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d1f2      	bne.n	8006f34 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006f4e:	4b33      	ldr	r3, [pc, #204]	@ (800701c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f50:	695b      	ldr	r3, [r3, #20]
 8006f52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f5a:	d158      	bne.n	800700e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006f5c:	2303      	movs	r3, #3
 8006f5e:	e057      	b.n	8007010 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006f60:	4b2e      	ldr	r3, [pc, #184]	@ (800701c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f66:	4a2d      	ldr	r2, [pc, #180]	@ (800701c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f6c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006f70:	e04d      	b.n	800700e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f78:	d141      	bne.n	8006ffe <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006f7a:	4b28      	ldr	r3, [pc, #160]	@ (800701c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006f82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f86:	d131      	bne.n	8006fec <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006f88:	4b24      	ldr	r3, [pc, #144]	@ (800701c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f8e:	4a23      	ldr	r2, [pc, #140]	@ (800701c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f94:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006f98:	4b20      	ldr	r3, [pc, #128]	@ (800701c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006fa0:	4a1e      	ldr	r2, [pc, #120]	@ (800701c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006fa2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006fa6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006fa8:	4b1d      	ldr	r3, [pc, #116]	@ (8007020 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	2232      	movs	r2, #50	@ 0x32
 8006fae:	fb02 f303 	mul.w	r3, r2, r3
 8006fb2:	4a1c      	ldr	r2, [pc, #112]	@ (8007024 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8006fb8:	0c9b      	lsrs	r3, r3, #18
 8006fba:	3301      	adds	r3, #1
 8006fbc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006fbe:	e002      	b.n	8006fc6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	3b01      	subs	r3, #1
 8006fc4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006fc6:	4b15      	ldr	r3, [pc, #84]	@ (800701c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006fc8:	695b      	ldr	r3, [r3, #20]
 8006fca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006fce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006fd2:	d102      	bne.n	8006fda <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d1f2      	bne.n	8006fc0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006fda:	4b10      	ldr	r3, [pc, #64]	@ (800701c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006fdc:	695b      	ldr	r3, [r3, #20]
 8006fde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006fe2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006fe6:	d112      	bne.n	800700e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006fe8:	2303      	movs	r3, #3
 8006fea:	e011      	b.n	8007010 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006fec:	4b0b      	ldr	r3, [pc, #44]	@ (800701c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006fee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ff2:	4a0a      	ldr	r2, [pc, #40]	@ (800701c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ff4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ff8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006ffc:	e007      	b.n	800700e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006ffe:	4b07      	ldr	r3, [pc, #28]	@ (800701c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007006:	4a05      	ldr	r2, [pc, #20]	@ (800701c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007008:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800700c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800700e:	2300      	movs	r3, #0
}
 8007010:	4618      	mov	r0, r3
 8007012:	3714      	adds	r7, #20
 8007014:	46bd      	mov	sp, r7
 8007016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701a:	4770      	bx	lr
 800701c:	40007000 	.word	0x40007000
 8007020:	20000218 	.word	0x20000218
 8007024:	431bde83 	.word	0x431bde83

08007028 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8007028:	b480      	push	{r7}
 800702a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800702c:	4b05      	ldr	r3, [pc, #20]	@ (8007044 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800702e:	689b      	ldr	r3, [r3, #8]
 8007030:	4a04      	ldr	r2, [pc, #16]	@ (8007044 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007032:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007036:	6093      	str	r3, [r2, #8]
}
 8007038:	bf00      	nop
 800703a:	46bd      	mov	sp, r7
 800703c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007040:	4770      	bx	lr
 8007042:	bf00      	nop
 8007044:	40007000 	.word	0x40007000

08007048 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b088      	sub	sp, #32
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d101      	bne.n	800705a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007056:	2301      	movs	r3, #1
 8007058:	e2fe      	b.n	8007658 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f003 0301 	and.w	r3, r3, #1
 8007062:	2b00      	cmp	r3, #0
 8007064:	d075      	beq.n	8007152 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007066:	4b97      	ldr	r3, [pc, #604]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 8007068:	689b      	ldr	r3, [r3, #8]
 800706a:	f003 030c 	and.w	r3, r3, #12
 800706e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007070:	4b94      	ldr	r3, [pc, #592]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 8007072:	68db      	ldr	r3, [r3, #12]
 8007074:	f003 0303 	and.w	r3, r3, #3
 8007078:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800707a:	69bb      	ldr	r3, [r7, #24]
 800707c:	2b0c      	cmp	r3, #12
 800707e:	d102      	bne.n	8007086 <HAL_RCC_OscConfig+0x3e>
 8007080:	697b      	ldr	r3, [r7, #20]
 8007082:	2b03      	cmp	r3, #3
 8007084:	d002      	beq.n	800708c <HAL_RCC_OscConfig+0x44>
 8007086:	69bb      	ldr	r3, [r7, #24]
 8007088:	2b08      	cmp	r3, #8
 800708a:	d10b      	bne.n	80070a4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800708c:	4b8d      	ldr	r3, [pc, #564]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007094:	2b00      	cmp	r3, #0
 8007096:	d05b      	beq.n	8007150 <HAL_RCC_OscConfig+0x108>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d157      	bne.n	8007150 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80070a0:	2301      	movs	r3, #1
 80070a2:	e2d9      	b.n	8007658 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	685b      	ldr	r3, [r3, #4]
 80070a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070ac:	d106      	bne.n	80070bc <HAL_RCC_OscConfig+0x74>
 80070ae:	4b85      	ldr	r3, [pc, #532]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	4a84      	ldr	r2, [pc, #528]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 80070b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070b8:	6013      	str	r3, [r2, #0]
 80070ba:	e01d      	b.n	80070f8 <HAL_RCC_OscConfig+0xb0>
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	685b      	ldr	r3, [r3, #4]
 80070c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80070c4:	d10c      	bne.n	80070e0 <HAL_RCC_OscConfig+0x98>
 80070c6:	4b7f      	ldr	r3, [pc, #508]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	4a7e      	ldr	r2, [pc, #504]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 80070cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80070d0:	6013      	str	r3, [r2, #0]
 80070d2:	4b7c      	ldr	r3, [pc, #496]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	4a7b      	ldr	r2, [pc, #492]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 80070d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070dc:	6013      	str	r3, [r2, #0]
 80070de:	e00b      	b.n	80070f8 <HAL_RCC_OscConfig+0xb0>
 80070e0:	4b78      	ldr	r3, [pc, #480]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4a77      	ldr	r2, [pc, #476]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 80070e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070ea:	6013      	str	r3, [r2, #0]
 80070ec:	4b75      	ldr	r3, [pc, #468]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	4a74      	ldr	r2, [pc, #464]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 80070f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80070f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	685b      	ldr	r3, [r3, #4]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d013      	beq.n	8007128 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007100:	f7fd fc44 	bl	800498c <HAL_GetTick>
 8007104:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007106:	e008      	b.n	800711a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007108:	f7fd fc40 	bl	800498c <HAL_GetTick>
 800710c:	4602      	mov	r2, r0
 800710e:	693b      	ldr	r3, [r7, #16]
 8007110:	1ad3      	subs	r3, r2, r3
 8007112:	2b64      	cmp	r3, #100	@ 0x64
 8007114:	d901      	bls.n	800711a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007116:	2303      	movs	r3, #3
 8007118:	e29e      	b.n	8007658 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800711a:	4b6a      	ldr	r3, [pc, #424]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007122:	2b00      	cmp	r3, #0
 8007124:	d0f0      	beq.n	8007108 <HAL_RCC_OscConfig+0xc0>
 8007126:	e014      	b.n	8007152 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007128:	f7fd fc30 	bl	800498c <HAL_GetTick>
 800712c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800712e:	e008      	b.n	8007142 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007130:	f7fd fc2c 	bl	800498c <HAL_GetTick>
 8007134:	4602      	mov	r2, r0
 8007136:	693b      	ldr	r3, [r7, #16]
 8007138:	1ad3      	subs	r3, r2, r3
 800713a:	2b64      	cmp	r3, #100	@ 0x64
 800713c:	d901      	bls.n	8007142 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800713e:	2303      	movs	r3, #3
 8007140:	e28a      	b.n	8007658 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007142:	4b60      	ldr	r3, [pc, #384]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800714a:	2b00      	cmp	r3, #0
 800714c:	d1f0      	bne.n	8007130 <HAL_RCC_OscConfig+0xe8>
 800714e:	e000      	b.n	8007152 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007150:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f003 0302 	and.w	r3, r3, #2
 800715a:	2b00      	cmp	r3, #0
 800715c:	d075      	beq.n	800724a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800715e:	4b59      	ldr	r3, [pc, #356]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 8007160:	689b      	ldr	r3, [r3, #8]
 8007162:	f003 030c 	and.w	r3, r3, #12
 8007166:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007168:	4b56      	ldr	r3, [pc, #344]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 800716a:	68db      	ldr	r3, [r3, #12]
 800716c:	f003 0303 	and.w	r3, r3, #3
 8007170:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8007172:	69bb      	ldr	r3, [r7, #24]
 8007174:	2b0c      	cmp	r3, #12
 8007176:	d102      	bne.n	800717e <HAL_RCC_OscConfig+0x136>
 8007178:	697b      	ldr	r3, [r7, #20]
 800717a:	2b02      	cmp	r3, #2
 800717c:	d002      	beq.n	8007184 <HAL_RCC_OscConfig+0x13c>
 800717e:	69bb      	ldr	r3, [r7, #24]
 8007180:	2b04      	cmp	r3, #4
 8007182:	d11f      	bne.n	80071c4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007184:	4b4f      	ldr	r3, [pc, #316]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800718c:	2b00      	cmp	r3, #0
 800718e:	d005      	beq.n	800719c <HAL_RCC_OscConfig+0x154>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	68db      	ldr	r3, [r3, #12]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d101      	bne.n	800719c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8007198:	2301      	movs	r3, #1
 800719a:	e25d      	b.n	8007658 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800719c:	4b49      	ldr	r3, [pc, #292]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 800719e:	685b      	ldr	r3, [r3, #4]
 80071a0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	691b      	ldr	r3, [r3, #16]
 80071a8:	061b      	lsls	r3, r3, #24
 80071aa:	4946      	ldr	r1, [pc, #280]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 80071ac:	4313      	orrs	r3, r2
 80071ae:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80071b0:	4b45      	ldr	r3, [pc, #276]	@ (80072c8 <HAL_RCC_OscConfig+0x280>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4618      	mov	r0, r3
 80071b6:	f7fd fb9d 	bl	80048f4 <HAL_InitTick>
 80071ba:	4603      	mov	r3, r0
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d043      	beq.n	8007248 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80071c0:	2301      	movs	r3, #1
 80071c2:	e249      	b.n	8007658 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	68db      	ldr	r3, [r3, #12]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d023      	beq.n	8007214 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80071cc:	4b3d      	ldr	r3, [pc, #244]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	4a3c      	ldr	r2, [pc, #240]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 80071d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80071d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071d8:	f7fd fbd8 	bl	800498c <HAL_GetTick>
 80071dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80071de:	e008      	b.n	80071f2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80071e0:	f7fd fbd4 	bl	800498c <HAL_GetTick>
 80071e4:	4602      	mov	r2, r0
 80071e6:	693b      	ldr	r3, [r7, #16]
 80071e8:	1ad3      	subs	r3, r2, r3
 80071ea:	2b02      	cmp	r3, #2
 80071ec:	d901      	bls.n	80071f2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80071ee:	2303      	movs	r3, #3
 80071f0:	e232      	b.n	8007658 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80071f2:	4b34      	ldr	r3, [pc, #208]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d0f0      	beq.n	80071e0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071fe:	4b31      	ldr	r3, [pc, #196]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 8007200:	685b      	ldr	r3, [r3, #4]
 8007202:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	691b      	ldr	r3, [r3, #16]
 800720a:	061b      	lsls	r3, r3, #24
 800720c:	492d      	ldr	r1, [pc, #180]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 800720e:	4313      	orrs	r3, r2
 8007210:	604b      	str	r3, [r1, #4]
 8007212:	e01a      	b.n	800724a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007214:	4b2b      	ldr	r3, [pc, #172]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	4a2a      	ldr	r2, [pc, #168]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 800721a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800721e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007220:	f7fd fbb4 	bl	800498c <HAL_GetTick>
 8007224:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007226:	e008      	b.n	800723a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007228:	f7fd fbb0 	bl	800498c <HAL_GetTick>
 800722c:	4602      	mov	r2, r0
 800722e:	693b      	ldr	r3, [r7, #16]
 8007230:	1ad3      	subs	r3, r2, r3
 8007232:	2b02      	cmp	r3, #2
 8007234:	d901      	bls.n	800723a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8007236:	2303      	movs	r3, #3
 8007238:	e20e      	b.n	8007658 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800723a:	4b22      	ldr	r3, [pc, #136]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007242:	2b00      	cmp	r3, #0
 8007244:	d1f0      	bne.n	8007228 <HAL_RCC_OscConfig+0x1e0>
 8007246:	e000      	b.n	800724a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007248:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f003 0308 	and.w	r3, r3, #8
 8007252:	2b00      	cmp	r3, #0
 8007254:	d041      	beq.n	80072da <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	695b      	ldr	r3, [r3, #20]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d01c      	beq.n	8007298 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800725e:	4b19      	ldr	r3, [pc, #100]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 8007260:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007264:	4a17      	ldr	r2, [pc, #92]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 8007266:	f043 0301 	orr.w	r3, r3, #1
 800726a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800726e:	f7fd fb8d 	bl	800498c <HAL_GetTick>
 8007272:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007274:	e008      	b.n	8007288 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007276:	f7fd fb89 	bl	800498c <HAL_GetTick>
 800727a:	4602      	mov	r2, r0
 800727c:	693b      	ldr	r3, [r7, #16]
 800727e:	1ad3      	subs	r3, r2, r3
 8007280:	2b02      	cmp	r3, #2
 8007282:	d901      	bls.n	8007288 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007284:	2303      	movs	r3, #3
 8007286:	e1e7      	b.n	8007658 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007288:	4b0e      	ldr	r3, [pc, #56]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 800728a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800728e:	f003 0302 	and.w	r3, r3, #2
 8007292:	2b00      	cmp	r3, #0
 8007294:	d0ef      	beq.n	8007276 <HAL_RCC_OscConfig+0x22e>
 8007296:	e020      	b.n	80072da <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007298:	4b0a      	ldr	r3, [pc, #40]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 800729a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800729e:	4a09      	ldr	r2, [pc, #36]	@ (80072c4 <HAL_RCC_OscConfig+0x27c>)
 80072a0:	f023 0301 	bic.w	r3, r3, #1
 80072a4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80072a8:	f7fd fb70 	bl	800498c <HAL_GetTick>
 80072ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80072ae:	e00d      	b.n	80072cc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80072b0:	f7fd fb6c 	bl	800498c <HAL_GetTick>
 80072b4:	4602      	mov	r2, r0
 80072b6:	693b      	ldr	r3, [r7, #16]
 80072b8:	1ad3      	subs	r3, r2, r3
 80072ba:	2b02      	cmp	r3, #2
 80072bc:	d906      	bls.n	80072cc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80072be:	2303      	movs	r3, #3
 80072c0:	e1ca      	b.n	8007658 <HAL_RCC_OscConfig+0x610>
 80072c2:	bf00      	nop
 80072c4:	40021000 	.word	0x40021000
 80072c8:	2000021c 	.word	0x2000021c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80072cc:	4b8c      	ldr	r3, [pc, #560]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 80072ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80072d2:	f003 0302 	and.w	r3, r3, #2
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d1ea      	bne.n	80072b0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f003 0304 	and.w	r3, r3, #4
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	f000 80a6 	beq.w	8007434 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80072e8:	2300      	movs	r3, #0
 80072ea:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80072ec:	4b84      	ldr	r3, [pc, #528]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 80072ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d101      	bne.n	80072fc <HAL_RCC_OscConfig+0x2b4>
 80072f8:	2301      	movs	r3, #1
 80072fa:	e000      	b.n	80072fe <HAL_RCC_OscConfig+0x2b6>
 80072fc:	2300      	movs	r3, #0
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d00d      	beq.n	800731e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007302:	4b7f      	ldr	r3, [pc, #508]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 8007304:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007306:	4a7e      	ldr	r2, [pc, #504]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 8007308:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800730c:	6593      	str	r3, [r2, #88]	@ 0x58
 800730e:	4b7c      	ldr	r3, [pc, #496]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 8007310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007312:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007316:	60fb      	str	r3, [r7, #12]
 8007318:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800731a:	2301      	movs	r3, #1
 800731c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800731e:	4b79      	ldr	r3, [pc, #484]	@ (8007504 <HAL_RCC_OscConfig+0x4bc>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007326:	2b00      	cmp	r3, #0
 8007328:	d118      	bne.n	800735c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800732a:	4b76      	ldr	r3, [pc, #472]	@ (8007504 <HAL_RCC_OscConfig+0x4bc>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	4a75      	ldr	r2, [pc, #468]	@ (8007504 <HAL_RCC_OscConfig+0x4bc>)
 8007330:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007334:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007336:	f7fd fb29 	bl	800498c <HAL_GetTick>
 800733a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800733c:	e008      	b.n	8007350 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800733e:	f7fd fb25 	bl	800498c <HAL_GetTick>
 8007342:	4602      	mov	r2, r0
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	1ad3      	subs	r3, r2, r3
 8007348:	2b02      	cmp	r3, #2
 800734a:	d901      	bls.n	8007350 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800734c:	2303      	movs	r3, #3
 800734e:	e183      	b.n	8007658 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007350:	4b6c      	ldr	r3, [pc, #432]	@ (8007504 <HAL_RCC_OscConfig+0x4bc>)
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007358:	2b00      	cmp	r3, #0
 800735a:	d0f0      	beq.n	800733e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	689b      	ldr	r3, [r3, #8]
 8007360:	2b01      	cmp	r3, #1
 8007362:	d108      	bne.n	8007376 <HAL_RCC_OscConfig+0x32e>
 8007364:	4b66      	ldr	r3, [pc, #408]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 8007366:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800736a:	4a65      	ldr	r2, [pc, #404]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 800736c:	f043 0301 	orr.w	r3, r3, #1
 8007370:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007374:	e024      	b.n	80073c0 <HAL_RCC_OscConfig+0x378>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	689b      	ldr	r3, [r3, #8]
 800737a:	2b05      	cmp	r3, #5
 800737c:	d110      	bne.n	80073a0 <HAL_RCC_OscConfig+0x358>
 800737e:	4b60      	ldr	r3, [pc, #384]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 8007380:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007384:	4a5e      	ldr	r2, [pc, #376]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 8007386:	f043 0304 	orr.w	r3, r3, #4
 800738a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800738e:	4b5c      	ldr	r3, [pc, #368]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 8007390:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007394:	4a5a      	ldr	r2, [pc, #360]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 8007396:	f043 0301 	orr.w	r3, r3, #1
 800739a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800739e:	e00f      	b.n	80073c0 <HAL_RCC_OscConfig+0x378>
 80073a0:	4b57      	ldr	r3, [pc, #348]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 80073a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073a6:	4a56      	ldr	r2, [pc, #344]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 80073a8:	f023 0301 	bic.w	r3, r3, #1
 80073ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80073b0:	4b53      	ldr	r3, [pc, #332]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 80073b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073b6:	4a52      	ldr	r2, [pc, #328]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 80073b8:	f023 0304 	bic.w	r3, r3, #4
 80073bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	689b      	ldr	r3, [r3, #8]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d016      	beq.n	80073f6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073c8:	f7fd fae0 	bl	800498c <HAL_GetTick>
 80073cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80073ce:	e00a      	b.n	80073e6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073d0:	f7fd fadc 	bl	800498c <HAL_GetTick>
 80073d4:	4602      	mov	r2, r0
 80073d6:	693b      	ldr	r3, [r7, #16]
 80073d8:	1ad3      	subs	r3, r2, r3
 80073da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80073de:	4293      	cmp	r3, r2
 80073e0:	d901      	bls.n	80073e6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80073e2:	2303      	movs	r3, #3
 80073e4:	e138      	b.n	8007658 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80073e6:	4b46      	ldr	r3, [pc, #280]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 80073e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073ec:	f003 0302 	and.w	r3, r3, #2
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d0ed      	beq.n	80073d0 <HAL_RCC_OscConfig+0x388>
 80073f4:	e015      	b.n	8007422 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073f6:	f7fd fac9 	bl	800498c <HAL_GetTick>
 80073fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80073fc:	e00a      	b.n	8007414 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073fe:	f7fd fac5 	bl	800498c <HAL_GetTick>
 8007402:	4602      	mov	r2, r0
 8007404:	693b      	ldr	r3, [r7, #16]
 8007406:	1ad3      	subs	r3, r2, r3
 8007408:	f241 3288 	movw	r2, #5000	@ 0x1388
 800740c:	4293      	cmp	r3, r2
 800740e:	d901      	bls.n	8007414 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007410:	2303      	movs	r3, #3
 8007412:	e121      	b.n	8007658 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007414:	4b3a      	ldr	r3, [pc, #232]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 8007416:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800741a:	f003 0302 	and.w	r3, r3, #2
 800741e:	2b00      	cmp	r3, #0
 8007420:	d1ed      	bne.n	80073fe <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007422:	7ffb      	ldrb	r3, [r7, #31]
 8007424:	2b01      	cmp	r3, #1
 8007426:	d105      	bne.n	8007434 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007428:	4b35      	ldr	r3, [pc, #212]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 800742a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800742c:	4a34      	ldr	r2, [pc, #208]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 800742e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007432:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f003 0320 	and.w	r3, r3, #32
 800743c:	2b00      	cmp	r3, #0
 800743e:	d03c      	beq.n	80074ba <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	699b      	ldr	r3, [r3, #24]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d01c      	beq.n	8007482 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007448:	4b2d      	ldr	r3, [pc, #180]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 800744a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800744e:	4a2c      	ldr	r2, [pc, #176]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 8007450:	f043 0301 	orr.w	r3, r3, #1
 8007454:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007458:	f7fd fa98 	bl	800498c <HAL_GetTick>
 800745c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800745e:	e008      	b.n	8007472 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007460:	f7fd fa94 	bl	800498c <HAL_GetTick>
 8007464:	4602      	mov	r2, r0
 8007466:	693b      	ldr	r3, [r7, #16]
 8007468:	1ad3      	subs	r3, r2, r3
 800746a:	2b02      	cmp	r3, #2
 800746c:	d901      	bls.n	8007472 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800746e:	2303      	movs	r3, #3
 8007470:	e0f2      	b.n	8007658 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007472:	4b23      	ldr	r3, [pc, #140]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 8007474:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007478:	f003 0302 	and.w	r3, r3, #2
 800747c:	2b00      	cmp	r3, #0
 800747e:	d0ef      	beq.n	8007460 <HAL_RCC_OscConfig+0x418>
 8007480:	e01b      	b.n	80074ba <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007482:	4b1f      	ldr	r3, [pc, #124]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 8007484:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007488:	4a1d      	ldr	r2, [pc, #116]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 800748a:	f023 0301 	bic.w	r3, r3, #1
 800748e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007492:	f7fd fa7b 	bl	800498c <HAL_GetTick>
 8007496:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007498:	e008      	b.n	80074ac <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800749a:	f7fd fa77 	bl	800498c <HAL_GetTick>
 800749e:	4602      	mov	r2, r0
 80074a0:	693b      	ldr	r3, [r7, #16]
 80074a2:	1ad3      	subs	r3, r2, r3
 80074a4:	2b02      	cmp	r3, #2
 80074a6:	d901      	bls.n	80074ac <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80074a8:	2303      	movs	r3, #3
 80074aa:	e0d5      	b.n	8007658 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80074ac:	4b14      	ldr	r3, [pc, #80]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 80074ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80074b2:	f003 0302 	and.w	r3, r3, #2
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d1ef      	bne.n	800749a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	69db      	ldr	r3, [r3, #28]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	f000 80c9 	beq.w	8007656 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80074c4:	4b0e      	ldr	r3, [pc, #56]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 80074c6:	689b      	ldr	r3, [r3, #8]
 80074c8:	f003 030c 	and.w	r3, r3, #12
 80074cc:	2b0c      	cmp	r3, #12
 80074ce:	f000 8083 	beq.w	80075d8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	69db      	ldr	r3, [r3, #28]
 80074d6:	2b02      	cmp	r3, #2
 80074d8:	d15e      	bne.n	8007598 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80074da:	4b09      	ldr	r3, [pc, #36]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	4a08      	ldr	r2, [pc, #32]	@ (8007500 <HAL_RCC_OscConfig+0x4b8>)
 80074e0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80074e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074e6:	f7fd fa51 	bl	800498c <HAL_GetTick>
 80074ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80074ec:	e00c      	b.n	8007508 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80074ee:	f7fd fa4d 	bl	800498c <HAL_GetTick>
 80074f2:	4602      	mov	r2, r0
 80074f4:	693b      	ldr	r3, [r7, #16]
 80074f6:	1ad3      	subs	r3, r2, r3
 80074f8:	2b02      	cmp	r3, #2
 80074fa:	d905      	bls.n	8007508 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80074fc:	2303      	movs	r3, #3
 80074fe:	e0ab      	b.n	8007658 <HAL_RCC_OscConfig+0x610>
 8007500:	40021000 	.word	0x40021000
 8007504:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007508:	4b55      	ldr	r3, [pc, #340]	@ (8007660 <HAL_RCC_OscConfig+0x618>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007510:	2b00      	cmp	r3, #0
 8007512:	d1ec      	bne.n	80074ee <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007514:	4b52      	ldr	r3, [pc, #328]	@ (8007660 <HAL_RCC_OscConfig+0x618>)
 8007516:	68da      	ldr	r2, [r3, #12]
 8007518:	4b52      	ldr	r3, [pc, #328]	@ (8007664 <HAL_RCC_OscConfig+0x61c>)
 800751a:	4013      	ands	r3, r2
 800751c:	687a      	ldr	r2, [r7, #4]
 800751e:	6a11      	ldr	r1, [r2, #32]
 8007520:	687a      	ldr	r2, [r7, #4]
 8007522:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007524:	3a01      	subs	r2, #1
 8007526:	0112      	lsls	r2, r2, #4
 8007528:	4311      	orrs	r1, r2
 800752a:	687a      	ldr	r2, [r7, #4]
 800752c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800752e:	0212      	lsls	r2, r2, #8
 8007530:	4311      	orrs	r1, r2
 8007532:	687a      	ldr	r2, [r7, #4]
 8007534:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007536:	0852      	lsrs	r2, r2, #1
 8007538:	3a01      	subs	r2, #1
 800753a:	0552      	lsls	r2, r2, #21
 800753c:	4311      	orrs	r1, r2
 800753e:	687a      	ldr	r2, [r7, #4]
 8007540:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007542:	0852      	lsrs	r2, r2, #1
 8007544:	3a01      	subs	r2, #1
 8007546:	0652      	lsls	r2, r2, #25
 8007548:	4311      	orrs	r1, r2
 800754a:	687a      	ldr	r2, [r7, #4]
 800754c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800754e:	06d2      	lsls	r2, r2, #27
 8007550:	430a      	orrs	r2, r1
 8007552:	4943      	ldr	r1, [pc, #268]	@ (8007660 <HAL_RCC_OscConfig+0x618>)
 8007554:	4313      	orrs	r3, r2
 8007556:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007558:	4b41      	ldr	r3, [pc, #260]	@ (8007660 <HAL_RCC_OscConfig+0x618>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4a40      	ldr	r2, [pc, #256]	@ (8007660 <HAL_RCC_OscConfig+0x618>)
 800755e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007562:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007564:	4b3e      	ldr	r3, [pc, #248]	@ (8007660 <HAL_RCC_OscConfig+0x618>)
 8007566:	68db      	ldr	r3, [r3, #12]
 8007568:	4a3d      	ldr	r2, [pc, #244]	@ (8007660 <HAL_RCC_OscConfig+0x618>)
 800756a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800756e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007570:	f7fd fa0c 	bl	800498c <HAL_GetTick>
 8007574:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007576:	e008      	b.n	800758a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007578:	f7fd fa08 	bl	800498c <HAL_GetTick>
 800757c:	4602      	mov	r2, r0
 800757e:	693b      	ldr	r3, [r7, #16]
 8007580:	1ad3      	subs	r3, r2, r3
 8007582:	2b02      	cmp	r3, #2
 8007584:	d901      	bls.n	800758a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8007586:	2303      	movs	r3, #3
 8007588:	e066      	b.n	8007658 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800758a:	4b35      	ldr	r3, [pc, #212]	@ (8007660 <HAL_RCC_OscConfig+0x618>)
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007592:	2b00      	cmp	r3, #0
 8007594:	d0f0      	beq.n	8007578 <HAL_RCC_OscConfig+0x530>
 8007596:	e05e      	b.n	8007656 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007598:	4b31      	ldr	r3, [pc, #196]	@ (8007660 <HAL_RCC_OscConfig+0x618>)
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	4a30      	ldr	r2, [pc, #192]	@ (8007660 <HAL_RCC_OscConfig+0x618>)
 800759e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80075a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075a4:	f7fd f9f2 	bl	800498c <HAL_GetTick>
 80075a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80075aa:	e008      	b.n	80075be <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80075ac:	f7fd f9ee 	bl	800498c <HAL_GetTick>
 80075b0:	4602      	mov	r2, r0
 80075b2:	693b      	ldr	r3, [r7, #16]
 80075b4:	1ad3      	subs	r3, r2, r3
 80075b6:	2b02      	cmp	r3, #2
 80075b8:	d901      	bls.n	80075be <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80075ba:	2303      	movs	r3, #3
 80075bc:	e04c      	b.n	8007658 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80075be:	4b28      	ldr	r3, [pc, #160]	@ (8007660 <HAL_RCC_OscConfig+0x618>)
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d1f0      	bne.n	80075ac <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80075ca:	4b25      	ldr	r3, [pc, #148]	@ (8007660 <HAL_RCC_OscConfig+0x618>)
 80075cc:	68da      	ldr	r2, [r3, #12]
 80075ce:	4924      	ldr	r1, [pc, #144]	@ (8007660 <HAL_RCC_OscConfig+0x618>)
 80075d0:	4b25      	ldr	r3, [pc, #148]	@ (8007668 <HAL_RCC_OscConfig+0x620>)
 80075d2:	4013      	ands	r3, r2
 80075d4:	60cb      	str	r3, [r1, #12]
 80075d6:	e03e      	b.n	8007656 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	69db      	ldr	r3, [r3, #28]
 80075dc:	2b01      	cmp	r3, #1
 80075de:	d101      	bne.n	80075e4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80075e0:	2301      	movs	r3, #1
 80075e2:	e039      	b.n	8007658 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80075e4:	4b1e      	ldr	r3, [pc, #120]	@ (8007660 <HAL_RCC_OscConfig+0x618>)
 80075e6:	68db      	ldr	r3, [r3, #12]
 80075e8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80075ea:	697b      	ldr	r3, [r7, #20]
 80075ec:	f003 0203 	and.w	r2, r3, #3
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	6a1b      	ldr	r3, [r3, #32]
 80075f4:	429a      	cmp	r2, r3
 80075f6:	d12c      	bne.n	8007652 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80075f8:	697b      	ldr	r3, [r7, #20]
 80075fa:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007602:	3b01      	subs	r3, #1
 8007604:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007606:	429a      	cmp	r2, r3
 8007608:	d123      	bne.n	8007652 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800760a:	697b      	ldr	r3, [r7, #20]
 800760c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007614:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007616:	429a      	cmp	r2, r3
 8007618:	d11b      	bne.n	8007652 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800761a:	697b      	ldr	r3, [r7, #20]
 800761c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007624:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007626:	429a      	cmp	r2, r3
 8007628:	d113      	bne.n	8007652 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007634:	085b      	lsrs	r3, r3, #1
 8007636:	3b01      	subs	r3, #1
 8007638:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800763a:	429a      	cmp	r2, r3
 800763c:	d109      	bne.n	8007652 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007648:	085b      	lsrs	r3, r3, #1
 800764a:	3b01      	subs	r3, #1
 800764c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800764e:	429a      	cmp	r2, r3
 8007650:	d001      	beq.n	8007656 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8007652:	2301      	movs	r3, #1
 8007654:	e000      	b.n	8007658 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8007656:	2300      	movs	r3, #0
}
 8007658:	4618      	mov	r0, r3
 800765a:	3720      	adds	r7, #32
 800765c:	46bd      	mov	sp, r7
 800765e:	bd80      	pop	{r7, pc}
 8007660:	40021000 	.word	0x40021000
 8007664:	019f800c 	.word	0x019f800c
 8007668:	feeefffc 	.word	0xfeeefffc

0800766c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b086      	sub	sp, #24
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
 8007674:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007676:	2300      	movs	r3, #0
 8007678:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d101      	bne.n	8007684 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007680:	2301      	movs	r3, #1
 8007682:	e11e      	b.n	80078c2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007684:	4b91      	ldr	r3, [pc, #580]	@ (80078cc <HAL_RCC_ClockConfig+0x260>)
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f003 030f 	and.w	r3, r3, #15
 800768c:	683a      	ldr	r2, [r7, #0]
 800768e:	429a      	cmp	r2, r3
 8007690:	d910      	bls.n	80076b4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007692:	4b8e      	ldr	r3, [pc, #568]	@ (80078cc <HAL_RCC_ClockConfig+0x260>)
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f023 020f 	bic.w	r2, r3, #15
 800769a:	498c      	ldr	r1, [pc, #560]	@ (80078cc <HAL_RCC_ClockConfig+0x260>)
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	4313      	orrs	r3, r2
 80076a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80076a2:	4b8a      	ldr	r3, [pc, #552]	@ (80078cc <HAL_RCC_ClockConfig+0x260>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f003 030f 	and.w	r3, r3, #15
 80076aa:	683a      	ldr	r2, [r7, #0]
 80076ac:	429a      	cmp	r2, r3
 80076ae:	d001      	beq.n	80076b4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80076b0:	2301      	movs	r3, #1
 80076b2:	e106      	b.n	80078c2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f003 0301 	and.w	r3, r3, #1
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d073      	beq.n	80077a8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	685b      	ldr	r3, [r3, #4]
 80076c4:	2b03      	cmp	r3, #3
 80076c6:	d129      	bne.n	800771c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80076c8:	4b81      	ldr	r3, [pc, #516]	@ (80078d0 <HAL_RCC_ClockConfig+0x264>)
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d101      	bne.n	80076d8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80076d4:	2301      	movs	r3, #1
 80076d6:	e0f4      	b.n	80078c2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80076d8:	f000 f99e 	bl	8007a18 <RCC_GetSysClockFreqFromPLLSource>
 80076dc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80076de:	693b      	ldr	r3, [r7, #16]
 80076e0:	4a7c      	ldr	r2, [pc, #496]	@ (80078d4 <HAL_RCC_ClockConfig+0x268>)
 80076e2:	4293      	cmp	r3, r2
 80076e4:	d93f      	bls.n	8007766 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80076e6:	4b7a      	ldr	r3, [pc, #488]	@ (80078d0 <HAL_RCC_ClockConfig+0x264>)
 80076e8:	689b      	ldr	r3, [r3, #8]
 80076ea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d009      	beq.n	8007706 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d033      	beq.n	8007766 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007702:	2b00      	cmp	r3, #0
 8007704:	d12f      	bne.n	8007766 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007706:	4b72      	ldr	r3, [pc, #456]	@ (80078d0 <HAL_RCC_ClockConfig+0x264>)
 8007708:	689b      	ldr	r3, [r3, #8]
 800770a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800770e:	4a70      	ldr	r2, [pc, #448]	@ (80078d0 <HAL_RCC_ClockConfig+0x264>)
 8007710:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007714:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007716:	2380      	movs	r3, #128	@ 0x80
 8007718:	617b      	str	r3, [r7, #20]
 800771a:	e024      	b.n	8007766 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	685b      	ldr	r3, [r3, #4]
 8007720:	2b02      	cmp	r3, #2
 8007722:	d107      	bne.n	8007734 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007724:	4b6a      	ldr	r3, [pc, #424]	@ (80078d0 <HAL_RCC_ClockConfig+0x264>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800772c:	2b00      	cmp	r3, #0
 800772e:	d109      	bne.n	8007744 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007730:	2301      	movs	r3, #1
 8007732:	e0c6      	b.n	80078c2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007734:	4b66      	ldr	r3, [pc, #408]	@ (80078d0 <HAL_RCC_ClockConfig+0x264>)
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800773c:	2b00      	cmp	r3, #0
 800773e:	d101      	bne.n	8007744 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007740:	2301      	movs	r3, #1
 8007742:	e0be      	b.n	80078c2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007744:	f000 f8ce 	bl	80078e4 <HAL_RCC_GetSysClockFreq>
 8007748:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800774a:	693b      	ldr	r3, [r7, #16]
 800774c:	4a61      	ldr	r2, [pc, #388]	@ (80078d4 <HAL_RCC_ClockConfig+0x268>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d909      	bls.n	8007766 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007752:	4b5f      	ldr	r3, [pc, #380]	@ (80078d0 <HAL_RCC_ClockConfig+0x264>)
 8007754:	689b      	ldr	r3, [r3, #8]
 8007756:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800775a:	4a5d      	ldr	r2, [pc, #372]	@ (80078d0 <HAL_RCC_ClockConfig+0x264>)
 800775c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007760:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007762:	2380      	movs	r3, #128	@ 0x80
 8007764:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007766:	4b5a      	ldr	r3, [pc, #360]	@ (80078d0 <HAL_RCC_ClockConfig+0x264>)
 8007768:	689b      	ldr	r3, [r3, #8]
 800776a:	f023 0203 	bic.w	r2, r3, #3
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	685b      	ldr	r3, [r3, #4]
 8007772:	4957      	ldr	r1, [pc, #348]	@ (80078d0 <HAL_RCC_ClockConfig+0x264>)
 8007774:	4313      	orrs	r3, r2
 8007776:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007778:	f7fd f908 	bl	800498c <HAL_GetTick>
 800777c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800777e:	e00a      	b.n	8007796 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007780:	f7fd f904 	bl	800498c <HAL_GetTick>
 8007784:	4602      	mov	r2, r0
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	1ad3      	subs	r3, r2, r3
 800778a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800778e:	4293      	cmp	r3, r2
 8007790:	d901      	bls.n	8007796 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007792:	2303      	movs	r3, #3
 8007794:	e095      	b.n	80078c2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007796:	4b4e      	ldr	r3, [pc, #312]	@ (80078d0 <HAL_RCC_ClockConfig+0x264>)
 8007798:	689b      	ldr	r3, [r3, #8]
 800779a:	f003 020c 	and.w	r2, r3, #12
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	009b      	lsls	r3, r3, #2
 80077a4:	429a      	cmp	r2, r3
 80077a6:	d1eb      	bne.n	8007780 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f003 0302 	and.w	r3, r3, #2
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d023      	beq.n	80077fc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f003 0304 	and.w	r3, r3, #4
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d005      	beq.n	80077cc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80077c0:	4b43      	ldr	r3, [pc, #268]	@ (80078d0 <HAL_RCC_ClockConfig+0x264>)
 80077c2:	689b      	ldr	r3, [r3, #8]
 80077c4:	4a42      	ldr	r2, [pc, #264]	@ (80078d0 <HAL_RCC_ClockConfig+0x264>)
 80077c6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80077ca:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f003 0308 	and.w	r3, r3, #8
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d007      	beq.n	80077e8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80077d8:	4b3d      	ldr	r3, [pc, #244]	@ (80078d0 <HAL_RCC_ClockConfig+0x264>)
 80077da:	689b      	ldr	r3, [r3, #8]
 80077dc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80077e0:	4a3b      	ldr	r2, [pc, #236]	@ (80078d0 <HAL_RCC_ClockConfig+0x264>)
 80077e2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80077e6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80077e8:	4b39      	ldr	r3, [pc, #228]	@ (80078d0 <HAL_RCC_ClockConfig+0x264>)
 80077ea:	689b      	ldr	r3, [r3, #8]
 80077ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	689b      	ldr	r3, [r3, #8]
 80077f4:	4936      	ldr	r1, [pc, #216]	@ (80078d0 <HAL_RCC_ClockConfig+0x264>)
 80077f6:	4313      	orrs	r3, r2
 80077f8:	608b      	str	r3, [r1, #8]
 80077fa:	e008      	b.n	800780e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	2b80      	cmp	r3, #128	@ 0x80
 8007800:	d105      	bne.n	800780e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007802:	4b33      	ldr	r3, [pc, #204]	@ (80078d0 <HAL_RCC_ClockConfig+0x264>)
 8007804:	689b      	ldr	r3, [r3, #8]
 8007806:	4a32      	ldr	r2, [pc, #200]	@ (80078d0 <HAL_RCC_ClockConfig+0x264>)
 8007808:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800780c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800780e:	4b2f      	ldr	r3, [pc, #188]	@ (80078cc <HAL_RCC_ClockConfig+0x260>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f003 030f 	and.w	r3, r3, #15
 8007816:	683a      	ldr	r2, [r7, #0]
 8007818:	429a      	cmp	r2, r3
 800781a:	d21d      	bcs.n	8007858 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800781c:	4b2b      	ldr	r3, [pc, #172]	@ (80078cc <HAL_RCC_ClockConfig+0x260>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f023 020f 	bic.w	r2, r3, #15
 8007824:	4929      	ldr	r1, [pc, #164]	@ (80078cc <HAL_RCC_ClockConfig+0x260>)
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	4313      	orrs	r3, r2
 800782a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800782c:	f7fd f8ae 	bl	800498c <HAL_GetTick>
 8007830:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007832:	e00a      	b.n	800784a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007834:	f7fd f8aa 	bl	800498c <HAL_GetTick>
 8007838:	4602      	mov	r2, r0
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	1ad3      	subs	r3, r2, r3
 800783e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007842:	4293      	cmp	r3, r2
 8007844:	d901      	bls.n	800784a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007846:	2303      	movs	r3, #3
 8007848:	e03b      	b.n	80078c2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800784a:	4b20      	ldr	r3, [pc, #128]	@ (80078cc <HAL_RCC_ClockConfig+0x260>)
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f003 030f 	and.w	r3, r3, #15
 8007852:	683a      	ldr	r2, [r7, #0]
 8007854:	429a      	cmp	r2, r3
 8007856:	d1ed      	bne.n	8007834 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f003 0304 	and.w	r3, r3, #4
 8007860:	2b00      	cmp	r3, #0
 8007862:	d008      	beq.n	8007876 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007864:	4b1a      	ldr	r3, [pc, #104]	@ (80078d0 <HAL_RCC_ClockConfig+0x264>)
 8007866:	689b      	ldr	r3, [r3, #8]
 8007868:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	68db      	ldr	r3, [r3, #12]
 8007870:	4917      	ldr	r1, [pc, #92]	@ (80078d0 <HAL_RCC_ClockConfig+0x264>)
 8007872:	4313      	orrs	r3, r2
 8007874:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f003 0308 	and.w	r3, r3, #8
 800787e:	2b00      	cmp	r3, #0
 8007880:	d009      	beq.n	8007896 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007882:	4b13      	ldr	r3, [pc, #76]	@ (80078d0 <HAL_RCC_ClockConfig+0x264>)
 8007884:	689b      	ldr	r3, [r3, #8]
 8007886:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	691b      	ldr	r3, [r3, #16]
 800788e:	00db      	lsls	r3, r3, #3
 8007890:	490f      	ldr	r1, [pc, #60]	@ (80078d0 <HAL_RCC_ClockConfig+0x264>)
 8007892:	4313      	orrs	r3, r2
 8007894:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007896:	f000 f825 	bl	80078e4 <HAL_RCC_GetSysClockFreq>
 800789a:	4602      	mov	r2, r0
 800789c:	4b0c      	ldr	r3, [pc, #48]	@ (80078d0 <HAL_RCC_ClockConfig+0x264>)
 800789e:	689b      	ldr	r3, [r3, #8]
 80078a0:	091b      	lsrs	r3, r3, #4
 80078a2:	f003 030f 	and.w	r3, r3, #15
 80078a6:	490c      	ldr	r1, [pc, #48]	@ (80078d8 <HAL_RCC_ClockConfig+0x26c>)
 80078a8:	5ccb      	ldrb	r3, [r1, r3]
 80078aa:	f003 031f 	and.w	r3, r3, #31
 80078ae:	fa22 f303 	lsr.w	r3, r2, r3
 80078b2:	4a0a      	ldr	r2, [pc, #40]	@ (80078dc <HAL_RCC_ClockConfig+0x270>)
 80078b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80078b6:	4b0a      	ldr	r3, [pc, #40]	@ (80078e0 <HAL_RCC_ClockConfig+0x274>)
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	4618      	mov	r0, r3
 80078bc:	f7fd f81a 	bl	80048f4 <HAL_InitTick>
 80078c0:	4603      	mov	r3, r0
}
 80078c2:	4618      	mov	r0, r3
 80078c4:	3718      	adds	r7, #24
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bd80      	pop	{r7, pc}
 80078ca:	bf00      	nop
 80078cc:	40022000 	.word	0x40022000
 80078d0:	40021000 	.word	0x40021000
 80078d4:	04c4b400 	.word	0x04c4b400
 80078d8:	0800be70 	.word	0x0800be70
 80078dc:	20000218 	.word	0x20000218
 80078e0:	2000021c 	.word	0x2000021c

080078e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80078e4:	b480      	push	{r7}
 80078e6:	b087      	sub	sp, #28
 80078e8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80078ea:	4b2c      	ldr	r3, [pc, #176]	@ (800799c <HAL_RCC_GetSysClockFreq+0xb8>)
 80078ec:	689b      	ldr	r3, [r3, #8]
 80078ee:	f003 030c 	and.w	r3, r3, #12
 80078f2:	2b04      	cmp	r3, #4
 80078f4:	d102      	bne.n	80078fc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80078f6:	4b2a      	ldr	r3, [pc, #168]	@ (80079a0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80078f8:	613b      	str	r3, [r7, #16]
 80078fa:	e047      	b.n	800798c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80078fc:	4b27      	ldr	r3, [pc, #156]	@ (800799c <HAL_RCC_GetSysClockFreq+0xb8>)
 80078fe:	689b      	ldr	r3, [r3, #8]
 8007900:	f003 030c 	and.w	r3, r3, #12
 8007904:	2b08      	cmp	r3, #8
 8007906:	d102      	bne.n	800790e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007908:	4b26      	ldr	r3, [pc, #152]	@ (80079a4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800790a:	613b      	str	r3, [r7, #16]
 800790c:	e03e      	b.n	800798c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800790e:	4b23      	ldr	r3, [pc, #140]	@ (800799c <HAL_RCC_GetSysClockFreq+0xb8>)
 8007910:	689b      	ldr	r3, [r3, #8]
 8007912:	f003 030c 	and.w	r3, r3, #12
 8007916:	2b0c      	cmp	r3, #12
 8007918:	d136      	bne.n	8007988 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800791a:	4b20      	ldr	r3, [pc, #128]	@ (800799c <HAL_RCC_GetSysClockFreq+0xb8>)
 800791c:	68db      	ldr	r3, [r3, #12]
 800791e:	f003 0303 	and.w	r3, r3, #3
 8007922:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007924:	4b1d      	ldr	r3, [pc, #116]	@ (800799c <HAL_RCC_GetSysClockFreq+0xb8>)
 8007926:	68db      	ldr	r3, [r3, #12]
 8007928:	091b      	lsrs	r3, r3, #4
 800792a:	f003 030f 	and.w	r3, r3, #15
 800792e:	3301      	adds	r3, #1
 8007930:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	2b03      	cmp	r3, #3
 8007936:	d10c      	bne.n	8007952 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007938:	4a1a      	ldr	r2, [pc, #104]	@ (80079a4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007940:	4a16      	ldr	r2, [pc, #88]	@ (800799c <HAL_RCC_GetSysClockFreq+0xb8>)
 8007942:	68d2      	ldr	r2, [r2, #12]
 8007944:	0a12      	lsrs	r2, r2, #8
 8007946:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800794a:	fb02 f303 	mul.w	r3, r2, r3
 800794e:	617b      	str	r3, [r7, #20]
      break;
 8007950:	e00c      	b.n	800796c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007952:	4a13      	ldr	r2, [pc, #76]	@ (80079a0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	fbb2 f3f3 	udiv	r3, r2, r3
 800795a:	4a10      	ldr	r2, [pc, #64]	@ (800799c <HAL_RCC_GetSysClockFreq+0xb8>)
 800795c:	68d2      	ldr	r2, [r2, #12]
 800795e:	0a12      	lsrs	r2, r2, #8
 8007960:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007964:	fb02 f303 	mul.w	r3, r2, r3
 8007968:	617b      	str	r3, [r7, #20]
      break;
 800796a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800796c:	4b0b      	ldr	r3, [pc, #44]	@ (800799c <HAL_RCC_GetSysClockFreq+0xb8>)
 800796e:	68db      	ldr	r3, [r3, #12]
 8007970:	0e5b      	lsrs	r3, r3, #25
 8007972:	f003 0303 	and.w	r3, r3, #3
 8007976:	3301      	adds	r3, #1
 8007978:	005b      	lsls	r3, r3, #1
 800797a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800797c:	697a      	ldr	r2, [r7, #20]
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	fbb2 f3f3 	udiv	r3, r2, r3
 8007984:	613b      	str	r3, [r7, #16]
 8007986:	e001      	b.n	800798c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007988:	2300      	movs	r3, #0
 800798a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800798c:	693b      	ldr	r3, [r7, #16]
}
 800798e:	4618      	mov	r0, r3
 8007990:	371c      	adds	r7, #28
 8007992:	46bd      	mov	sp, r7
 8007994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007998:	4770      	bx	lr
 800799a:	bf00      	nop
 800799c:	40021000 	.word	0x40021000
 80079a0:	00f42400 	.word	0x00f42400
 80079a4:	016e3600 	.word	0x016e3600

080079a8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80079a8:	b480      	push	{r7}
 80079aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80079ac:	4b03      	ldr	r3, [pc, #12]	@ (80079bc <HAL_RCC_GetHCLKFreq+0x14>)
 80079ae:	681b      	ldr	r3, [r3, #0]
}
 80079b0:	4618      	mov	r0, r3
 80079b2:	46bd      	mov	sp, r7
 80079b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b8:	4770      	bx	lr
 80079ba:	bf00      	nop
 80079bc:	20000218 	.word	0x20000218

080079c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80079c4:	f7ff fff0 	bl	80079a8 <HAL_RCC_GetHCLKFreq>
 80079c8:	4602      	mov	r2, r0
 80079ca:	4b06      	ldr	r3, [pc, #24]	@ (80079e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80079cc:	689b      	ldr	r3, [r3, #8]
 80079ce:	0a1b      	lsrs	r3, r3, #8
 80079d0:	f003 0307 	and.w	r3, r3, #7
 80079d4:	4904      	ldr	r1, [pc, #16]	@ (80079e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80079d6:	5ccb      	ldrb	r3, [r1, r3]
 80079d8:	f003 031f 	and.w	r3, r3, #31
 80079dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	bd80      	pop	{r7, pc}
 80079e4:	40021000 	.word	0x40021000
 80079e8:	0800be80 	.word	0x0800be80

080079ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80079f0:	f7ff ffda 	bl	80079a8 <HAL_RCC_GetHCLKFreq>
 80079f4:	4602      	mov	r2, r0
 80079f6:	4b06      	ldr	r3, [pc, #24]	@ (8007a10 <HAL_RCC_GetPCLK2Freq+0x24>)
 80079f8:	689b      	ldr	r3, [r3, #8]
 80079fa:	0adb      	lsrs	r3, r3, #11
 80079fc:	f003 0307 	and.w	r3, r3, #7
 8007a00:	4904      	ldr	r1, [pc, #16]	@ (8007a14 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007a02:	5ccb      	ldrb	r3, [r1, r3]
 8007a04:	f003 031f 	and.w	r3, r3, #31
 8007a08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	bd80      	pop	{r7, pc}
 8007a10:	40021000 	.word	0x40021000
 8007a14:	0800be80 	.word	0x0800be80

08007a18 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007a18:	b480      	push	{r7}
 8007a1a:	b087      	sub	sp, #28
 8007a1c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007a1e:	4b1e      	ldr	r3, [pc, #120]	@ (8007a98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007a20:	68db      	ldr	r3, [r3, #12]
 8007a22:	f003 0303 	and.w	r3, r3, #3
 8007a26:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007a28:	4b1b      	ldr	r3, [pc, #108]	@ (8007a98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007a2a:	68db      	ldr	r3, [r3, #12]
 8007a2c:	091b      	lsrs	r3, r3, #4
 8007a2e:	f003 030f 	and.w	r3, r3, #15
 8007a32:	3301      	adds	r3, #1
 8007a34:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007a36:	693b      	ldr	r3, [r7, #16]
 8007a38:	2b03      	cmp	r3, #3
 8007a3a:	d10c      	bne.n	8007a56 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007a3c:	4a17      	ldr	r2, [pc, #92]	@ (8007a9c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a44:	4a14      	ldr	r2, [pc, #80]	@ (8007a98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007a46:	68d2      	ldr	r2, [r2, #12]
 8007a48:	0a12      	lsrs	r2, r2, #8
 8007a4a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007a4e:	fb02 f303 	mul.w	r3, r2, r3
 8007a52:	617b      	str	r3, [r7, #20]
    break;
 8007a54:	e00c      	b.n	8007a70 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007a56:	4a12      	ldr	r2, [pc, #72]	@ (8007aa0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a5e:	4a0e      	ldr	r2, [pc, #56]	@ (8007a98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007a60:	68d2      	ldr	r2, [r2, #12]
 8007a62:	0a12      	lsrs	r2, r2, #8
 8007a64:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007a68:	fb02 f303 	mul.w	r3, r2, r3
 8007a6c:	617b      	str	r3, [r7, #20]
    break;
 8007a6e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007a70:	4b09      	ldr	r3, [pc, #36]	@ (8007a98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007a72:	68db      	ldr	r3, [r3, #12]
 8007a74:	0e5b      	lsrs	r3, r3, #25
 8007a76:	f003 0303 	and.w	r3, r3, #3
 8007a7a:	3301      	adds	r3, #1
 8007a7c:	005b      	lsls	r3, r3, #1
 8007a7e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007a80:	697a      	ldr	r2, [r7, #20]
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a88:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007a8a:	687b      	ldr	r3, [r7, #4]
}
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	371c      	adds	r7, #28
 8007a90:	46bd      	mov	sp, r7
 8007a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a96:	4770      	bx	lr
 8007a98:	40021000 	.word	0x40021000
 8007a9c:	016e3600 	.word	0x016e3600
 8007aa0:	00f42400 	.word	0x00f42400

08007aa4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b086      	sub	sp, #24
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007aac:	2300      	movs	r3, #0
 8007aae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	f000 8098 	beq.w	8007bf2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007ac6:	4b43      	ldr	r3, [pc, #268]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ac8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007aca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d10d      	bne.n	8007aee <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007ad2:	4b40      	ldr	r3, [pc, #256]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ad4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ad6:	4a3f      	ldr	r2, [pc, #252]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ad8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007adc:	6593      	str	r3, [r2, #88]	@ 0x58
 8007ade:	4b3d      	ldr	r3, [pc, #244]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ae0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ae2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007ae6:	60bb      	str	r3, [r7, #8]
 8007ae8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007aea:	2301      	movs	r3, #1
 8007aec:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007aee:	4b3a      	ldr	r3, [pc, #232]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	4a39      	ldr	r2, [pc, #228]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007af4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007af8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007afa:	f7fc ff47 	bl	800498c <HAL_GetTick>
 8007afe:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007b00:	e009      	b.n	8007b16 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007b02:	f7fc ff43 	bl	800498c <HAL_GetTick>
 8007b06:	4602      	mov	r2, r0
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	1ad3      	subs	r3, r2, r3
 8007b0c:	2b02      	cmp	r3, #2
 8007b0e:	d902      	bls.n	8007b16 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007b10:	2303      	movs	r3, #3
 8007b12:	74fb      	strb	r3, [r7, #19]
        break;
 8007b14:	e005      	b.n	8007b22 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007b16:	4b30      	ldr	r3, [pc, #192]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d0ef      	beq.n	8007b02 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007b22:	7cfb      	ldrb	r3, [r7, #19]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d159      	bne.n	8007bdc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007b28:	4b2a      	ldr	r3, [pc, #168]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b32:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007b34:	697b      	ldr	r3, [r7, #20]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d01e      	beq.n	8007b78 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b3e:	697a      	ldr	r2, [r7, #20]
 8007b40:	429a      	cmp	r2, r3
 8007b42:	d019      	beq.n	8007b78 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007b44:	4b23      	ldr	r3, [pc, #140]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b4e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007b50:	4b20      	ldr	r3, [pc, #128]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b56:	4a1f      	ldr	r2, [pc, #124]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007b5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007b60:	4b1c      	ldr	r3, [pc, #112]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b66:	4a1b      	ldr	r2, [pc, #108]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007b6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007b70:	4a18      	ldr	r2, [pc, #96]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b72:	697b      	ldr	r3, [r7, #20]
 8007b74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007b78:	697b      	ldr	r3, [r7, #20]
 8007b7a:	f003 0301 	and.w	r3, r3, #1
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d016      	beq.n	8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b82:	f7fc ff03 	bl	800498c <HAL_GetTick>
 8007b86:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007b88:	e00b      	b.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b8a:	f7fc feff 	bl	800498c <HAL_GetTick>
 8007b8e:	4602      	mov	r2, r0
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	1ad3      	subs	r3, r2, r3
 8007b94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d902      	bls.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8007b9c:	2303      	movs	r3, #3
 8007b9e:	74fb      	strb	r3, [r7, #19]
            break;
 8007ba0:	e006      	b.n	8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007ba2:	4b0c      	ldr	r3, [pc, #48]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ba4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ba8:	f003 0302 	and.w	r3, r3, #2
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d0ec      	beq.n	8007b8a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007bb0:	7cfb      	ldrb	r3, [r7, #19]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d10b      	bne.n	8007bce <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007bb6:	4b07      	ldr	r3, [pc, #28]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007bb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bbc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007bc4:	4903      	ldr	r1, [pc, #12]	@ (8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007bcc:	e008      	b.n	8007be0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007bce:	7cfb      	ldrb	r3, [r7, #19]
 8007bd0:	74bb      	strb	r3, [r7, #18]
 8007bd2:	e005      	b.n	8007be0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007bd4:	40021000 	.word	0x40021000
 8007bd8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bdc:	7cfb      	ldrb	r3, [r7, #19]
 8007bde:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007be0:	7c7b      	ldrb	r3, [r7, #17]
 8007be2:	2b01      	cmp	r3, #1
 8007be4:	d105      	bne.n	8007bf2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007be6:	4ba7      	ldr	r3, [pc, #668]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bea:	4aa6      	ldr	r2, [pc, #664]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007bec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007bf0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f003 0301 	and.w	r3, r3, #1
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d00a      	beq.n	8007c14 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007bfe:	4ba1      	ldr	r3, [pc, #644]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c04:	f023 0203 	bic.w	r2, r3, #3
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	685b      	ldr	r3, [r3, #4]
 8007c0c:	499d      	ldr	r1, [pc, #628]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c0e:	4313      	orrs	r3, r2
 8007c10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	f003 0302 	and.w	r3, r3, #2
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d00a      	beq.n	8007c36 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007c20:	4b98      	ldr	r3, [pc, #608]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c26:	f023 020c 	bic.w	r2, r3, #12
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	689b      	ldr	r3, [r3, #8]
 8007c2e:	4995      	ldr	r1, [pc, #596]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c30:	4313      	orrs	r3, r2
 8007c32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f003 0304 	and.w	r3, r3, #4
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d00a      	beq.n	8007c58 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007c42:	4b90      	ldr	r3, [pc, #576]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c48:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	68db      	ldr	r3, [r3, #12]
 8007c50:	498c      	ldr	r1, [pc, #560]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c52:	4313      	orrs	r3, r2
 8007c54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f003 0308 	and.w	r3, r3, #8
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d00a      	beq.n	8007c7a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007c64:	4b87      	ldr	r3, [pc, #540]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c6a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	691b      	ldr	r3, [r3, #16]
 8007c72:	4984      	ldr	r1, [pc, #528]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c74:	4313      	orrs	r3, r2
 8007c76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f003 0310 	and.w	r3, r3, #16
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d00a      	beq.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007c86:	4b7f      	ldr	r3, [pc, #508]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c8c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	695b      	ldr	r3, [r3, #20]
 8007c94:	497b      	ldr	r1, [pc, #492]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c96:	4313      	orrs	r3, r2
 8007c98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f003 0320 	and.w	r3, r3, #32
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d00a      	beq.n	8007cbe <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007ca8:	4b76      	ldr	r3, [pc, #472]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007caa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cae:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	699b      	ldr	r3, [r3, #24]
 8007cb6:	4973      	ldr	r1, [pc, #460]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d00a      	beq.n	8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007cca:	4b6e      	ldr	r3, [pc, #440]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cd0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	69db      	ldr	r3, [r3, #28]
 8007cd8:	496a      	ldr	r1, [pc, #424]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007cda:	4313      	orrs	r3, r2
 8007cdc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d00a      	beq.n	8007d02 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007cec:	4b65      	ldr	r3, [pc, #404]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cf2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6a1b      	ldr	r3, [r3, #32]
 8007cfa:	4962      	ldr	r1, [pc, #392]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007cfc:	4313      	orrs	r3, r2
 8007cfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d00a      	beq.n	8007d24 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007d0e:	4b5d      	ldr	r3, [pc, #372]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d14:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d1c:	4959      	ldr	r1, [pc, #356]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d1e:	4313      	orrs	r3, r2
 8007d20:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d00a      	beq.n	8007d46 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007d30:	4b54      	ldr	r3, [pc, #336]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d32:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007d36:	f023 0203 	bic.w	r2, r3, #3
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d3e:	4951      	ldr	r1, [pc, #324]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d40:	4313      	orrs	r3, r2
 8007d42:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d00a      	beq.n	8007d68 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007d52:	4b4c      	ldr	r3, [pc, #304]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d58:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d60:	4948      	ldr	r1, [pc, #288]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d62:	4313      	orrs	r3, r2
 8007d64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d015      	beq.n	8007da0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007d74:	4b43      	ldr	r3, [pc, #268]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d7a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d82:	4940      	ldr	r1, [pc, #256]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d84:	4313      	orrs	r3, r2
 8007d86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d92:	d105      	bne.n	8007da0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007d94:	4b3b      	ldr	r3, [pc, #236]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d96:	68db      	ldr	r3, [r3, #12]
 8007d98:	4a3a      	ldr	r2, [pc, #232]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007d9e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d015      	beq.n	8007dd8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007dac:	4b35      	ldr	r3, [pc, #212]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007dae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007db2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007dba:	4932      	ldr	r1, [pc, #200]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007dbc:	4313      	orrs	r3, r2
 8007dbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007dc6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007dca:	d105      	bne.n	8007dd8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007dcc:	4b2d      	ldr	r3, [pc, #180]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007dce:	68db      	ldr	r3, [r3, #12]
 8007dd0:	4a2c      	ldr	r2, [pc, #176]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007dd2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007dd6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d015      	beq.n	8007e10 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007de4:	4b27      	ldr	r3, [pc, #156]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dea:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007df2:	4924      	ldr	r1, [pc, #144]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007df4:	4313      	orrs	r3, r2
 8007df6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dfe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007e02:	d105      	bne.n	8007e10 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007e04:	4b1f      	ldr	r3, [pc, #124]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e06:	68db      	ldr	r3, [r3, #12]
 8007e08:	4a1e      	ldr	r2, [pc, #120]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007e0e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d015      	beq.n	8007e48 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007e1c:	4b19      	ldr	r3, [pc, #100]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e22:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e2a:	4916      	ldr	r1, [pc, #88]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e2c:	4313      	orrs	r3, r2
 8007e2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e36:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e3a:	d105      	bne.n	8007e48 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007e3c:	4b11      	ldr	r3, [pc, #68]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e3e:	68db      	ldr	r3, [r3, #12]
 8007e40:	4a10      	ldr	r2, [pc, #64]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007e46:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d019      	beq.n	8007e88 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007e54:	4b0b      	ldr	r3, [pc, #44]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e5a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e62:	4908      	ldr	r1, [pc, #32]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e64:	4313      	orrs	r3, r2
 8007e66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e6e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e72:	d109      	bne.n	8007e88 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007e74:	4b03      	ldr	r3, [pc, #12]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e76:	68db      	ldr	r3, [r3, #12]
 8007e78:	4a02      	ldr	r2, [pc, #8]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007e7e:	60d3      	str	r3, [r2, #12]
 8007e80:	e002      	b.n	8007e88 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8007e82:	bf00      	nop
 8007e84:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d015      	beq.n	8007ec0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007e94:	4b29      	ldr	r3, [pc, #164]	@ (8007f3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e9a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ea2:	4926      	ldr	r1, [pc, #152]	@ (8007f3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007ea4:	4313      	orrs	r3, r2
 8007ea6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007eae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007eb2:	d105      	bne.n	8007ec0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007eb4:	4b21      	ldr	r3, [pc, #132]	@ (8007f3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007eb6:	68db      	ldr	r3, [r3, #12]
 8007eb8:	4a20      	ldr	r2, [pc, #128]	@ (8007f3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007eba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ebe:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d015      	beq.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007ecc:	4b1b      	ldr	r3, [pc, #108]	@ (8007f3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ed2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007eda:	4918      	ldr	r1, [pc, #96]	@ (8007f3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007edc:	4313      	orrs	r3, r2
 8007ede:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007ee6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007eea:	d105      	bne.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007eec:	4b13      	ldr	r3, [pc, #76]	@ (8007f3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007eee:	68db      	ldr	r3, [r3, #12]
 8007ef0:	4a12      	ldr	r2, [pc, #72]	@ (8007f3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007ef2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ef6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d015      	beq.n	8007f30 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007f04:	4b0d      	ldr	r3, [pc, #52]	@ (8007f3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007f06:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007f0a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f12:	490a      	ldr	r1, [pc, #40]	@ (8007f3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007f14:	4313      	orrs	r3, r2
 8007f16:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f1e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007f22:	d105      	bne.n	8007f30 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007f24:	4b05      	ldr	r3, [pc, #20]	@ (8007f3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007f26:	68db      	ldr	r3, [r3, #12]
 8007f28:	4a04      	ldr	r2, [pc, #16]	@ (8007f3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007f2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007f2e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007f30:	7cbb      	ldrb	r3, [r7, #18]
}
 8007f32:	4618      	mov	r0, r3
 8007f34:	3718      	adds	r7, #24
 8007f36:	46bd      	mov	sp, r7
 8007f38:	bd80      	pop	{r7, pc}
 8007f3a:	bf00      	nop
 8007f3c:	40021000 	.word	0x40021000

08007f40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b082      	sub	sp, #8
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d101      	bne.n	8007f52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007f4e:	2301      	movs	r3, #1
 8007f50:	e054      	b.n	8007ffc <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007f58:	b2db      	uxtb	r3, r3
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d111      	bne.n	8007f82 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2200      	movs	r2, #0
 8007f62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8007f66:	6878      	ldr	r0, [r7, #4]
 8007f68:	f001 feec 	bl	8009d44 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d102      	bne.n	8007f7a <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	4a23      	ldr	r2, [pc, #140]	@ (8008004 <HAL_TIM_Base_Init+0xc4>)
 8007f78:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f7e:	6878      	ldr	r0, [r7, #4]
 8007f80:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	2202      	movs	r2, #2
 8007f86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681a      	ldr	r2, [r3, #0]
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	3304      	adds	r3, #4
 8007f92:	4619      	mov	r1, r3
 8007f94:	4610      	mov	r0, r2
 8007f96:	f001 fa35 	bl	8009404 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2201      	movs	r2, #1
 8007f9e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2201      	movs	r2, #1
 8007fae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2201      	movs	r2, #1
 8007fb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	2201      	movs	r2, #1
 8007fbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2201      	movs	r2, #1
 8007fc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2201      	movs	r2, #1
 8007fce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	2201      	movs	r2, #1
 8007fd6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	2201      	movs	r2, #1
 8007fde:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	2201      	movs	r2, #1
 8007fe6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	2201      	movs	r2, #1
 8007fee:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2201      	movs	r2, #1
 8007ff6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007ffa:	2300      	movs	r3, #0
}
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	3708      	adds	r7, #8
 8008000:	46bd      	mov	sp, r7
 8008002:	bd80      	pop	{r7, pc}
 8008004:	08004359 	.word	0x08004359

08008008 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008008:	b480      	push	{r7}
 800800a:	b085      	sub	sp, #20
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008016:	b2db      	uxtb	r3, r3
 8008018:	2b01      	cmp	r3, #1
 800801a:	d001      	beq.n	8008020 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800801c:	2301      	movs	r3, #1
 800801e:	e04c      	b.n	80080ba <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2202      	movs	r2, #2
 8008024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4a26      	ldr	r2, [pc, #152]	@ (80080c8 <HAL_TIM_Base_Start+0xc0>)
 800802e:	4293      	cmp	r3, r2
 8008030:	d022      	beq.n	8008078 <HAL_TIM_Base_Start+0x70>
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800803a:	d01d      	beq.n	8008078 <HAL_TIM_Base_Start+0x70>
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	4a22      	ldr	r2, [pc, #136]	@ (80080cc <HAL_TIM_Base_Start+0xc4>)
 8008042:	4293      	cmp	r3, r2
 8008044:	d018      	beq.n	8008078 <HAL_TIM_Base_Start+0x70>
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	4a21      	ldr	r2, [pc, #132]	@ (80080d0 <HAL_TIM_Base_Start+0xc8>)
 800804c:	4293      	cmp	r3, r2
 800804e:	d013      	beq.n	8008078 <HAL_TIM_Base_Start+0x70>
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	4a1f      	ldr	r2, [pc, #124]	@ (80080d4 <HAL_TIM_Base_Start+0xcc>)
 8008056:	4293      	cmp	r3, r2
 8008058:	d00e      	beq.n	8008078 <HAL_TIM_Base_Start+0x70>
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	4a1e      	ldr	r2, [pc, #120]	@ (80080d8 <HAL_TIM_Base_Start+0xd0>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d009      	beq.n	8008078 <HAL_TIM_Base_Start+0x70>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	4a1c      	ldr	r2, [pc, #112]	@ (80080dc <HAL_TIM_Base_Start+0xd4>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d004      	beq.n	8008078 <HAL_TIM_Base_Start+0x70>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	4a1b      	ldr	r2, [pc, #108]	@ (80080e0 <HAL_TIM_Base_Start+0xd8>)
 8008074:	4293      	cmp	r3, r2
 8008076:	d115      	bne.n	80080a4 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	689a      	ldr	r2, [r3, #8]
 800807e:	4b19      	ldr	r3, [pc, #100]	@ (80080e4 <HAL_TIM_Base_Start+0xdc>)
 8008080:	4013      	ands	r3, r2
 8008082:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	2b06      	cmp	r3, #6
 8008088:	d015      	beq.n	80080b6 <HAL_TIM_Base_Start+0xae>
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008090:	d011      	beq.n	80080b6 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	681a      	ldr	r2, [r3, #0]
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	f042 0201 	orr.w	r2, r2, #1
 80080a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080a2:	e008      	b.n	80080b6 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	681a      	ldr	r2, [r3, #0]
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f042 0201 	orr.w	r2, r2, #1
 80080b2:	601a      	str	r2, [r3, #0]
 80080b4:	e000      	b.n	80080b8 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080b6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80080b8:	2300      	movs	r3, #0
}
 80080ba:	4618      	mov	r0, r3
 80080bc:	3714      	adds	r7, #20
 80080be:	46bd      	mov	sp, r7
 80080c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c4:	4770      	bx	lr
 80080c6:	bf00      	nop
 80080c8:	40012c00 	.word	0x40012c00
 80080cc:	40000400 	.word	0x40000400
 80080d0:	40000800 	.word	0x40000800
 80080d4:	40000c00 	.word	0x40000c00
 80080d8:	40013400 	.word	0x40013400
 80080dc:	40014000 	.word	0x40014000
 80080e0:	40015000 	.word	0x40015000
 80080e4:	00010007 	.word	0x00010007

080080e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80080e8:	b480      	push	{r7}
 80080ea:	b085      	sub	sp, #20
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80080f6:	b2db      	uxtb	r3, r3
 80080f8:	2b01      	cmp	r3, #1
 80080fa:	d001      	beq.n	8008100 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80080fc:	2301      	movs	r3, #1
 80080fe:	e054      	b.n	80081aa <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2202      	movs	r2, #2
 8008104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	68da      	ldr	r2, [r3, #12]
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f042 0201 	orr.w	r2, r2, #1
 8008116:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	4a26      	ldr	r2, [pc, #152]	@ (80081b8 <HAL_TIM_Base_Start_IT+0xd0>)
 800811e:	4293      	cmp	r3, r2
 8008120:	d022      	beq.n	8008168 <HAL_TIM_Base_Start_IT+0x80>
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800812a:	d01d      	beq.n	8008168 <HAL_TIM_Base_Start_IT+0x80>
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	4a22      	ldr	r2, [pc, #136]	@ (80081bc <HAL_TIM_Base_Start_IT+0xd4>)
 8008132:	4293      	cmp	r3, r2
 8008134:	d018      	beq.n	8008168 <HAL_TIM_Base_Start_IT+0x80>
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	4a21      	ldr	r2, [pc, #132]	@ (80081c0 <HAL_TIM_Base_Start_IT+0xd8>)
 800813c:	4293      	cmp	r3, r2
 800813e:	d013      	beq.n	8008168 <HAL_TIM_Base_Start_IT+0x80>
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	4a1f      	ldr	r2, [pc, #124]	@ (80081c4 <HAL_TIM_Base_Start_IT+0xdc>)
 8008146:	4293      	cmp	r3, r2
 8008148:	d00e      	beq.n	8008168 <HAL_TIM_Base_Start_IT+0x80>
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	4a1e      	ldr	r2, [pc, #120]	@ (80081c8 <HAL_TIM_Base_Start_IT+0xe0>)
 8008150:	4293      	cmp	r3, r2
 8008152:	d009      	beq.n	8008168 <HAL_TIM_Base_Start_IT+0x80>
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	4a1c      	ldr	r2, [pc, #112]	@ (80081cc <HAL_TIM_Base_Start_IT+0xe4>)
 800815a:	4293      	cmp	r3, r2
 800815c:	d004      	beq.n	8008168 <HAL_TIM_Base_Start_IT+0x80>
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	4a1b      	ldr	r2, [pc, #108]	@ (80081d0 <HAL_TIM_Base_Start_IT+0xe8>)
 8008164:	4293      	cmp	r3, r2
 8008166:	d115      	bne.n	8008194 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	689a      	ldr	r2, [r3, #8]
 800816e:	4b19      	ldr	r3, [pc, #100]	@ (80081d4 <HAL_TIM_Base_Start_IT+0xec>)
 8008170:	4013      	ands	r3, r2
 8008172:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	2b06      	cmp	r3, #6
 8008178:	d015      	beq.n	80081a6 <HAL_TIM_Base_Start_IT+0xbe>
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008180:	d011      	beq.n	80081a6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	681a      	ldr	r2, [r3, #0]
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f042 0201 	orr.w	r2, r2, #1
 8008190:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008192:	e008      	b.n	80081a6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	681a      	ldr	r2, [r3, #0]
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	f042 0201 	orr.w	r2, r2, #1
 80081a2:	601a      	str	r2, [r3, #0]
 80081a4:	e000      	b.n	80081a8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80081a6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80081a8:	2300      	movs	r3, #0
}
 80081aa:	4618      	mov	r0, r3
 80081ac:	3714      	adds	r7, #20
 80081ae:	46bd      	mov	sp, r7
 80081b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b4:	4770      	bx	lr
 80081b6:	bf00      	nop
 80081b8:	40012c00 	.word	0x40012c00
 80081bc:	40000400 	.word	0x40000400
 80081c0:	40000800 	.word	0x40000800
 80081c4:	40000c00 	.word	0x40000c00
 80081c8:	40013400 	.word	0x40013400
 80081cc:	40014000 	.word	0x40014000
 80081d0:	40015000 	.word	0x40015000
 80081d4:	00010007 	.word	0x00010007

080081d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b082      	sub	sp, #8
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d101      	bne.n	80081ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80081e6:	2301      	movs	r3, #1
 80081e8:	e054      	b.n	8008294 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80081f0:	b2db      	uxtb	r3, r3
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d111      	bne.n	800821a <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	2200      	movs	r2, #0
 80081fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80081fe:	6878      	ldr	r0, [r7, #4]
 8008200:	f001 fda0 	bl	8009d44 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008208:	2b00      	cmp	r3, #0
 800820a:	d102      	bne.n	8008212 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	4a23      	ldr	r2, [pc, #140]	@ (800829c <HAL_TIM_PWM_Init+0xc4>)
 8008210:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008216:	6878      	ldr	r0, [r7, #4]
 8008218:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2202      	movs	r2, #2
 800821e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681a      	ldr	r2, [r3, #0]
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	3304      	adds	r3, #4
 800822a:	4619      	mov	r1, r3
 800822c:	4610      	mov	r0, r2
 800822e:	f001 f8e9 	bl	8009404 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2201      	movs	r2, #1
 8008236:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2201      	movs	r2, #1
 800823e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2201      	movs	r2, #1
 8008246:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	2201      	movs	r2, #1
 800824e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	2201      	movs	r2, #1
 8008256:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2201      	movs	r2, #1
 800825e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2201      	movs	r2, #1
 8008266:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	2201      	movs	r2, #1
 800826e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2201      	movs	r2, #1
 8008276:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	2201      	movs	r2, #1
 800827e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2201      	movs	r2, #1
 8008286:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2201      	movs	r2, #1
 800828e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008292:	2300      	movs	r3, #0
}
 8008294:	4618      	mov	r0, r3
 8008296:	3708      	adds	r7, #8
 8008298:	46bd      	mov	sp, r7
 800829a:	bd80      	pop	{r7, pc}
 800829c:	080082a1 	.word	0x080082a1

080082a0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80082a0:	b480      	push	{r7}
 80082a2:	b083      	sub	sp, #12
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80082a8:	bf00      	nop
 80082aa:	370c      	adds	r7, #12
 80082ac:	46bd      	mov	sp, r7
 80082ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b2:	4770      	bx	lr

080082b4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b084      	sub	sp, #16
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
 80082bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d109      	bne.n	80082d8 <HAL_TIM_PWM_Start+0x24>
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80082ca:	b2db      	uxtb	r3, r3
 80082cc:	2b01      	cmp	r3, #1
 80082ce:	bf14      	ite	ne
 80082d0:	2301      	movne	r3, #1
 80082d2:	2300      	moveq	r3, #0
 80082d4:	b2db      	uxtb	r3, r3
 80082d6:	e03c      	b.n	8008352 <HAL_TIM_PWM_Start+0x9e>
 80082d8:	683b      	ldr	r3, [r7, #0]
 80082da:	2b04      	cmp	r3, #4
 80082dc:	d109      	bne.n	80082f2 <HAL_TIM_PWM_Start+0x3e>
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80082e4:	b2db      	uxtb	r3, r3
 80082e6:	2b01      	cmp	r3, #1
 80082e8:	bf14      	ite	ne
 80082ea:	2301      	movne	r3, #1
 80082ec:	2300      	moveq	r3, #0
 80082ee:	b2db      	uxtb	r3, r3
 80082f0:	e02f      	b.n	8008352 <HAL_TIM_PWM_Start+0x9e>
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	2b08      	cmp	r3, #8
 80082f6:	d109      	bne.n	800830c <HAL_TIM_PWM_Start+0x58>
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80082fe:	b2db      	uxtb	r3, r3
 8008300:	2b01      	cmp	r3, #1
 8008302:	bf14      	ite	ne
 8008304:	2301      	movne	r3, #1
 8008306:	2300      	moveq	r3, #0
 8008308:	b2db      	uxtb	r3, r3
 800830a:	e022      	b.n	8008352 <HAL_TIM_PWM_Start+0x9e>
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	2b0c      	cmp	r3, #12
 8008310:	d109      	bne.n	8008326 <HAL_TIM_PWM_Start+0x72>
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008318:	b2db      	uxtb	r3, r3
 800831a:	2b01      	cmp	r3, #1
 800831c:	bf14      	ite	ne
 800831e:	2301      	movne	r3, #1
 8008320:	2300      	moveq	r3, #0
 8008322:	b2db      	uxtb	r3, r3
 8008324:	e015      	b.n	8008352 <HAL_TIM_PWM_Start+0x9e>
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	2b10      	cmp	r3, #16
 800832a:	d109      	bne.n	8008340 <HAL_TIM_PWM_Start+0x8c>
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008332:	b2db      	uxtb	r3, r3
 8008334:	2b01      	cmp	r3, #1
 8008336:	bf14      	ite	ne
 8008338:	2301      	movne	r3, #1
 800833a:	2300      	moveq	r3, #0
 800833c:	b2db      	uxtb	r3, r3
 800833e:	e008      	b.n	8008352 <HAL_TIM_PWM_Start+0x9e>
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008346:	b2db      	uxtb	r3, r3
 8008348:	2b01      	cmp	r3, #1
 800834a:	bf14      	ite	ne
 800834c:	2301      	movne	r3, #1
 800834e:	2300      	moveq	r3, #0
 8008350:	b2db      	uxtb	r3, r3
 8008352:	2b00      	cmp	r3, #0
 8008354:	d001      	beq.n	800835a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008356:	2301      	movs	r3, #1
 8008358:	e0a6      	b.n	80084a8 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d104      	bne.n	800836a <HAL_TIM_PWM_Start+0xb6>
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2202      	movs	r2, #2
 8008364:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008368:	e023      	b.n	80083b2 <HAL_TIM_PWM_Start+0xfe>
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	2b04      	cmp	r3, #4
 800836e:	d104      	bne.n	800837a <HAL_TIM_PWM_Start+0xc6>
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2202      	movs	r2, #2
 8008374:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008378:	e01b      	b.n	80083b2 <HAL_TIM_PWM_Start+0xfe>
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	2b08      	cmp	r3, #8
 800837e:	d104      	bne.n	800838a <HAL_TIM_PWM_Start+0xd6>
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2202      	movs	r2, #2
 8008384:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008388:	e013      	b.n	80083b2 <HAL_TIM_PWM_Start+0xfe>
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	2b0c      	cmp	r3, #12
 800838e:	d104      	bne.n	800839a <HAL_TIM_PWM_Start+0xe6>
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2202      	movs	r2, #2
 8008394:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008398:	e00b      	b.n	80083b2 <HAL_TIM_PWM_Start+0xfe>
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	2b10      	cmp	r3, #16
 800839e:	d104      	bne.n	80083aa <HAL_TIM_PWM_Start+0xf6>
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2202      	movs	r2, #2
 80083a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80083a8:	e003      	b.n	80083b2 <HAL_TIM_PWM_Start+0xfe>
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2202      	movs	r2, #2
 80083ae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	2201      	movs	r2, #1
 80083b8:	6839      	ldr	r1, [r7, #0]
 80083ba:	4618      	mov	r0, r3
 80083bc:	f001 fc9c 	bl	8009cf8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	4a3a      	ldr	r2, [pc, #232]	@ (80084b0 <HAL_TIM_PWM_Start+0x1fc>)
 80083c6:	4293      	cmp	r3, r2
 80083c8:	d018      	beq.n	80083fc <HAL_TIM_PWM_Start+0x148>
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	4a39      	ldr	r2, [pc, #228]	@ (80084b4 <HAL_TIM_PWM_Start+0x200>)
 80083d0:	4293      	cmp	r3, r2
 80083d2:	d013      	beq.n	80083fc <HAL_TIM_PWM_Start+0x148>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	4a37      	ldr	r2, [pc, #220]	@ (80084b8 <HAL_TIM_PWM_Start+0x204>)
 80083da:	4293      	cmp	r3, r2
 80083dc:	d00e      	beq.n	80083fc <HAL_TIM_PWM_Start+0x148>
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	4a36      	ldr	r2, [pc, #216]	@ (80084bc <HAL_TIM_PWM_Start+0x208>)
 80083e4:	4293      	cmp	r3, r2
 80083e6:	d009      	beq.n	80083fc <HAL_TIM_PWM_Start+0x148>
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	4a34      	ldr	r2, [pc, #208]	@ (80084c0 <HAL_TIM_PWM_Start+0x20c>)
 80083ee:	4293      	cmp	r3, r2
 80083f0:	d004      	beq.n	80083fc <HAL_TIM_PWM_Start+0x148>
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	4a33      	ldr	r2, [pc, #204]	@ (80084c4 <HAL_TIM_PWM_Start+0x210>)
 80083f8:	4293      	cmp	r3, r2
 80083fa:	d101      	bne.n	8008400 <HAL_TIM_PWM_Start+0x14c>
 80083fc:	2301      	movs	r3, #1
 80083fe:	e000      	b.n	8008402 <HAL_TIM_PWM_Start+0x14e>
 8008400:	2300      	movs	r3, #0
 8008402:	2b00      	cmp	r3, #0
 8008404:	d007      	beq.n	8008416 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008414:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	4a25      	ldr	r2, [pc, #148]	@ (80084b0 <HAL_TIM_PWM_Start+0x1fc>)
 800841c:	4293      	cmp	r3, r2
 800841e:	d022      	beq.n	8008466 <HAL_TIM_PWM_Start+0x1b2>
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008428:	d01d      	beq.n	8008466 <HAL_TIM_PWM_Start+0x1b2>
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	4a26      	ldr	r2, [pc, #152]	@ (80084c8 <HAL_TIM_PWM_Start+0x214>)
 8008430:	4293      	cmp	r3, r2
 8008432:	d018      	beq.n	8008466 <HAL_TIM_PWM_Start+0x1b2>
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	4a24      	ldr	r2, [pc, #144]	@ (80084cc <HAL_TIM_PWM_Start+0x218>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d013      	beq.n	8008466 <HAL_TIM_PWM_Start+0x1b2>
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	4a23      	ldr	r2, [pc, #140]	@ (80084d0 <HAL_TIM_PWM_Start+0x21c>)
 8008444:	4293      	cmp	r3, r2
 8008446:	d00e      	beq.n	8008466 <HAL_TIM_PWM_Start+0x1b2>
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	4a19      	ldr	r2, [pc, #100]	@ (80084b4 <HAL_TIM_PWM_Start+0x200>)
 800844e:	4293      	cmp	r3, r2
 8008450:	d009      	beq.n	8008466 <HAL_TIM_PWM_Start+0x1b2>
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	4a18      	ldr	r2, [pc, #96]	@ (80084b8 <HAL_TIM_PWM_Start+0x204>)
 8008458:	4293      	cmp	r3, r2
 800845a:	d004      	beq.n	8008466 <HAL_TIM_PWM_Start+0x1b2>
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	4a18      	ldr	r2, [pc, #96]	@ (80084c4 <HAL_TIM_PWM_Start+0x210>)
 8008462:	4293      	cmp	r3, r2
 8008464:	d115      	bne.n	8008492 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	689a      	ldr	r2, [r3, #8]
 800846c:	4b19      	ldr	r3, [pc, #100]	@ (80084d4 <HAL_TIM_PWM_Start+0x220>)
 800846e:	4013      	ands	r3, r2
 8008470:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	2b06      	cmp	r3, #6
 8008476:	d015      	beq.n	80084a4 <HAL_TIM_PWM_Start+0x1f0>
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800847e:	d011      	beq.n	80084a4 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	681a      	ldr	r2, [r3, #0]
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f042 0201 	orr.w	r2, r2, #1
 800848e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008490:	e008      	b.n	80084a4 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	681a      	ldr	r2, [r3, #0]
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	f042 0201 	orr.w	r2, r2, #1
 80084a0:	601a      	str	r2, [r3, #0]
 80084a2:	e000      	b.n	80084a6 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084a4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80084a6:	2300      	movs	r3, #0
}
 80084a8:	4618      	mov	r0, r3
 80084aa:	3710      	adds	r7, #16
 80084ac:	46bd      	mov	sp, r7
 80084ae:	bd80      	pop	{r7, pc}
 80084b0:	40012c00 	.word	0x40012c00
 80084b4:	40013400 	.word	0x40013400
 80084b8:	40014000 	.word	0x40014000
 80084bc:	40014400 	.word	0x40014400
 80084c0:	40014800 	.word	0x40014800
 80084c4:	40015000 	.word	0x40015000
 80084c8:	40000400 	.word	0x40000400
 80084cc:	40000800 	.word	0x40000800
 80084d0:	40000c00 	.word	0x40000c00
 80084d4:	00010007 	.word	0x00010007

080084d8 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b082      	sub	sp, #8
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
 80084e0:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d101      	bne.n	80084ec <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 80084e8:	2301      	movs	r3, #1
 80084ea:	e04c      	b.n	8008586 <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80084f2:	b2db      	uxtb	r3, r3
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d111      	bne.n	800851c <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	2200      	movs	r2, #0
 80084fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8008500:	6878      	ldr	r0, [r7, #4]
 8008502:	f001 fc1f 	bl	8009d44 <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800850a:	2b00      	cmp	r3, #0
 800850c:	d102      	bne.n	8008514 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	4a1f      	ldr	r2, [pc, #124]	@ (8008590 <HAL_TIM_OnePulse_Init+0xb8>)
 8008512:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008518:	6878      	ldr	r0, [r7, #4]
 800851a:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2202      	movs	r2, #2
 8008520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681a      	ldr	r2, [r3, #0]
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	3304      	adds	r3, #4
 800852c:	4619      	mov	r1, r3
 800852e:	4610      	mov	r0, r2
 8008530:	f000 ff68 	bl	8009404 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	681a      	ldr	r2, [r3, #0]
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f022 0208 	bic.w	r2, r2, #8
 8008542:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	6819      	ldr	r1, [r3, #0]
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	683a      	ldr	r2, [r7, #0]
 8008550:	430a      	orrs	r2, r1
 8008552:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	2201      	movs	r2, #1
 8008558:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	2201      	movs	r2, #1
 8008560:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2201      	movs	r2, #1
 8008568:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2201      	movs	r2, #1
 8008570:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2201      	movs	r2, #1
 8008578:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2201      	movs	r2, #1
 8008580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008584:	2300      	movs	r3, #0
}
 8008586:	4618      	mov	r0, r3
 8008588:	3708      	adds	r7, #8
 800858a:	46bd      	mov	sp, r7
 800858c:	bd80      	pop	{r7, pc}
 800858e:	bf00      	nop
 8008590:	08008595 	.word	0x08008595

08008594 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8008594:	b480      	push	{r7}
 8008596:	b083      	sub	sp, #12
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 800859c:	bf00      	nop
 800859e:	370c      	adds	r7, #12
 80085a0:	46bd      	mov	sp, r7
 80085a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a6:	4770      	bx	lr

080085a8 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b084      	sub	sp, #16
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
 80085b0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80085b8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80085c0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80085c8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80085d0:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80085d2:	7bfb      	ldrb	r3, [r7, #15]
 80085d4:	2b01      	cmp	r3, #1
 80085d6:	d108      	bne.n	80085ea <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80085d8:	7bbb      	ldrb	r3, [r7, #14]
 80085da:	2b01      	cmp	r3, #1
 80085dc:	d105      	bne.n	80085ea <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80085de:	7b7b      	ldrb	r3, [r7, #13]
 80085e0:	2b01      	cmp	r3, #1
 80085e2:	d102      	bne.n	80085ea <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80085e4:	7b3b      	ldrb	r3, [r7, #12]
 80085e6:	2b01      	cmp	r3, #1
 80085e8:	d001      	beq.n	80085ee <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 80085ea:	2301      	movs	r3, #1
 80085ec:	e059      	b.n	80086a2 <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	2202      	movs	r2, #2
 80085f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	2202      	movs	r2, #2
 80085fa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2202      	movs	r2, #2
 8008602:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	2202      	movs	r2, #2
 800860a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	68da      	ldr	r2, [r3, #12]
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f042 0202 	orr.w	r2, r2, #2
 800861c:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	68da      	ldr	r2, [r3, #12]
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	f042 0204 	orr.w	r2, r2, #4
 800862c:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	2201      	movs	r2, #1
 8008634:	2100      	movs	r1, #0
 8008636:	4618      	mov	r0, r3
 8008638:	f001 fb5e 	bl	8009cf8 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	2201      	movs	r2, #1
 8008642:	2104      	movs	r1, #4
 8008644:	4618      	mov	r0, r3
 8008646:	f001 fb57 	bl	8009cf8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	4a17      	ldr	r2, [pc, #92]	@ (80086ac <HAL_TIM_OnePulse_Start_IT+0x104>)
 8008650:	4293      	cmp	r3, r2
 8008652:	d018      	beq.n	8008686 <HAL_TIM_OnePulse_Start_IT+0xde>
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	4a15      	ldr	r2, [pc, #84]	@ (80086b0 <HAL_TIM_OnePulse_Start_IT+0x108>)
 800865a:	4293      	cmp	r3, r2
 800865c:	d013      	beq.n	8008686 <HAL_TIM_OnePulse_Start_IT+0xde>
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	4a14      	ldr	r2, [pc, #80]	@ (80086b4 <HAL_TIM_OnePulse_Start_IT+0x10c>)
 8008664:	4293      	cmp	r3, r2
 8008666:	d00e      	beq.n	8008686 <HAL_TIM_OnePulse_Start_IT+0xde>
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	4a12      	ldr	r2, [pc, #72]	@ (80086b8 <HAL_TIM_OnePulse_Start_IT+0x110>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d009      	beq.n	8008686 <HAL_TIM_OnePulse_Start_IT+0xde>
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	4a11      	ldr	r2, [pc, #68]	@ (80086bc <HAL_TIM_OnePulse_Start_IT+0x114>)
 8008678:	4293      	cmp	r3, r2
 800867a:	d004      	beq.n	8008686 <HAL_TIM_OnePulse_Start_IT+0xde>
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	4a0f      	ldr	r2, [pc, #60]	@ (80086c0 <HAL_TIM_OnePulse_Start_IT+0x118>)
 8008682:	4293      	cmp	r3, r2
 8008684:	d101      	bne.n	800868a <HAL_TIM_OnePulse_Start_IT+0xe2>
 8008686:	2301      	movs	r3, #1
 8008688:	e000      	b.n	800868c <HAL_TIM_OnePulse_Start_IT+0xe4>
 800868a:	2300      	movs	r3, #0
 800868c:	2b00      	cmp	r3, #0
 800868e:	d007      	beq.n	80086a0 <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800869e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80086a0:	2300      	movs	r3, #0
}
 80086a2:	4618      	mov	r0, r3
 80086a4:	3710      	adds	r7, #16
 80086a6:	46bd      	mov	sp, r7
 80086a8:	bd80      	pop	{r7, pc}
 80086aa:	bf00      	nop
 80086ac:	40012c00 	.word	0x40012c00
 80086b0:	40013400 	.word	0x40013400
 80086b4:	40014000 	.word	0x40014000
 80086b8:	40014400 	.word	0x40014400
 80086bc:	40014800 	.word	0x40014800
 80086c0:	40015000 	.word	0x40015000

080086c4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b086      	sub	sp, #24
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
 80086cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d101      	bne.n	80086d8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80086d4:	2301      	movs	r3, #1
 80086d6:	e0a2      	b.n	800881e <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80086de:	b2db      	uxtb	r3, r3
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d111      	bne.n	8008708 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2200      	movs	r2, #0
 80086e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80086ec:	6878      	ldr	r0, [r7, #4]
 80086ee:	f001 fb29 	bl	8009d44 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d102      	bne.n	8008700 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	4a4a      	ldr	r2, [pc, #296]	@ (8008828 <HAL_TIM_Encoder_Init+0x164>)
 80086fe:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008704:	6878      	ldr	r0, [r7, #4]
 8008706:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2202      	movs	r2, #2
 800870c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	689b      	ldr	r3, [r3, #8]
 8008716:	687a      	ldr	r2, [r7, #4]
 8008718:	6812      	ldr	r2, [r2, #0]
 800871a:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800871e:	f023 0307 	bic.w	r3, r3, #7
 8008722:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681a      	ldr	r2, [r3, #0]
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	3304      	adds	r3, #4
 800872c:	4619      	mov	r1, r3
 800872e:	4610      	mov	r0, r2
 8008730:	f000 fe68 	bl	8009404 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	689b      	ldr	r3, [r3, #8]
 800873a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	699b      	ldr	r3, [r3, #24]
 8008742:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	6a1b      	ldr	r3, [r3, #32]
 800874a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	697a      	ldr	r2, [r7, #20]
 8008752:	4313      	orrs	r3, r2
 8008754:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008756:	693b      	ldr	r3, [r7, #16]
 8008758:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800875c:	f023 0303 	bic.w	r3, r3, #3
 8008760:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	689a      	ldr	r2, [r3, #8]
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	699b      	ldr	r3, [r3, #24]
 800876a:	021b      	lsls	r3, r3, #8
 800876c:	4313      	orrs	r3, r2
 800876e:	693a      	ldr	r2, [r7, #16]
 8008770:	4313      	orrs	r3, r2
 8008772:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008774:	693b      	ldr	r3, [r7, #16]
 8008776:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800877a:	f023 030c 	bic.w	r3, r3, #12
 800877e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008780:	693b      	ldr	r3, [r7, #16]
 8008782:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008786:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800878a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	68da      	ldr	r2, [r3, #12]
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	69db      	ldr	r3, [r3, #28]
 8008794:	021b      	lsls	r3, r3, #8
 8008796:	4313      	orrs	r3, r2
 8008798:	693a      	ldr	r2, [r7, #16]
 800879a:	4313      	orrs	r3, r2
 800879c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	691b      	ldr	r3, [r3, #16]
 80087a2:	011a      	lsls	r2, r3, #4
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	6a1b      	ldr	r3, [r3, #32]
 80087a8:	031b      	lsls	r3, r3, #12
 80087aa:	4313      	orrs	r3, r2
 80087ac:	693a      	ldr	r2, [r7, #16]
 80087ae:	4313      	orrs	r3, r2
 80087b0:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80087b8:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80087c0:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	685a      	ldr	r2, [r3, #4]
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	695b      	ldr	r3, [r3, #20]
 80087ca:	011b      	lsls	r3, r3, #4
 80087cc:	4313      	orrs	r3, r2
 80087ce:	68fa      	ldr	r2, [r7, #12]
 80087d0:	4313      	orrs	r3, r2
 80087d2:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	697a      	ldr	r2, [r7, #20]
 80087da:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	693a      	ldr	r2, [r7, #16]
 80087e2:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	68fa      	ldr	r2, [r7, #12]
 80087ea:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2201      	movs	r2, #1
 80087f0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2201      	movs	r2, #1
 80087f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2201      	movs	r2, #1
 8008800:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2201      	movs	r2, #1
 8008808:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2201      	movs	r2, #1
 8008810:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2201      	movs	r2, #1
 8008818:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800881c:	2300      	movs	r3, #0
}
 800881e:	4618      	mov	r0, r3
 8008820:	3718      	adds	r7, #24
 8008822:	46bd      	mov	sp, r7
 8008824:	bd80      	pop	{r7, pc}
 8008826:	bf00      	nop
 8008828:	080044c1 	.word	0x080044c1

0800882c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800882c:	b580      	push	{r7, lr}
 800882e:	b084      	sub	sp, #16
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
 8008834:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800883c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008844:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800884c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008854:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008856:	683b      	ldr	r3, [r7, #0]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d110      	bne.n	800887e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800885c:	7bfb      	ldrb	r3, [r7, #15]
 800885e:	2b01      	cmp	r3, #1
 8008860:	d102      	bne.n	8008868 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008862:	7b7b      	ldrb	r3, [r7, #13]
 8008864:	2b01      	cmp	r3, #1
 8008866:	d001      	beq.n	800886c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008868:	2301      	movs	r3, #1
 800886a:	e069      	b.n	8008940 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2202      	movs	r2, #2
 8008870:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2202      	movs	r2, #2
 8008878:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800887c:	e031      	b.n	80088e2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	2b04      	cmp	r3, #4
 8008882:	d110      	bne.n	80088a6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008884:	7bbb      	ldrb	r3, [r7, #14]
 8008886:	2b01      	cmp	r3, #1
 8008888:	d102      	bne.n	8008890 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800888a:	7b3b      	ldrb	r3, [r7, #12]
 800888c:	2b01      	cmp	r3, #1
 800888e:	d001      	beq.n	8008894 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008890:	2301      	movs	r3, #1
 8008892:	e055      	b.n	8008940 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2202      	movs	r2, #2
 8008898:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2202      	movs	r2, #2
 80088a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80088a4:	e01d      	b.n	80088e2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80088a6:	7bfb      	ldrb	r3, [r7, #15]
 80088a8:	2b01      	cmp	r3, #1
 80088aa:	d108      	bne.n	80088be <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80088ac:	7bbb      	ldrb	r3, [r7, #14]
 80088ae:	2b01      	cmp	r3, #1
 80088b0:	d105      	bne.n	80088be <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80088b2:	7b7b      	ldrb	r3, [r7, #13]
 80088b4:	2b01      	cmp	r3, #1
 80088b6:	d102      	bne.n	80088be <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80088b8:	7b3b      	ldrb	r3, [r7, #12]
 80088ba:	2b01      	cmp	r3, #1
 80088bc:	d001      	beq.n	80088c2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80088be:	2301      	movs	r3, #1
 80088c0:	e03e      	b.n	8008940 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2202      	movs	r2, #2
 80088c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2202      	movs	r2, #2
 80088ce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2202      	movs	r2, #2
 80088d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2202      	movs	r2, #2
 80088de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d003      	beq.n	80088f0 <HAL_TIM_Encoder_Start+0xc4>
 80088e8:	683b      	ldr	r3, [r7, #0]
 80088ea:	2b04      	cmp	r3, #4
 80088ec:	d008      	beq.n	8008900 <HAL_TIM_Encoder_Start+0xd4>
 80088ee:	e00f      	b.n	8008910 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	2201      	movs	r2, #1
 80088f6:	2100      	movs	r1, #0
 80088f8:	4618      	mov	r0, r3
 80088fa:	f001 f9fd 	bl	8009cf8 <TIM_CCxChannelCmd>
      break;
 80088fe:	e016      	b.n	800892e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	2201      	movs	r2, #1
 8008906:	2104      	movs	r1, #4
 8008908:	4618      	mov	r0, r3
 800890a:	f001 f9f5 	bl	8009cf8 <TIM_CCxChannelCmd>
      break;
 800890e:	e00e      	b.n	800892e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	2201      	movs	r2, #1
 8008916:	2100      	movs	r1, #0
 8008918:	4618      	mov	r0, r3
 800891a:	f001 f9ed 	bl	8009cf8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	2201      	movs	r2, #1
 8008924:	2104      	movs	r1, #4
 8008926:	4618      	mov	r0, r3
 8008928:	f001 f9e6 	bl	8009cf8 <TIM_CCxChannelCmd>
      break;
 800892c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	681a      	ldr	r2, [r3, #0]
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	f042 0201 	orr.w	r2, r2, #1
 800893c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800893e:	2300      	movs	r3, #0
}
 8008940:	4618      	mov	r0, r3
 8008942:	3710      	adds	r7, #16
 8008944:	46bd      	mov	sp, r7
 8008946:	bd80      	pop	{r7, pc}

08008948 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b084      	sub	sp, #16
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	68db      	ldr	r3, [r3, #12]
 8008956:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	691b      	ldr	r3, [r3, #16]
 800895e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	f003 0302 	and.w	r3, r3, #2
 8008966:	2b00      	cmp	r3, #0
 8008968:	d026      	beq.n	80089b8 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	f003 0302 	and.w	r3, r3, #2
 8008970:	2b00      	cmp	r3, #0
 8008972:	d021      	beq.n	80089b8 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f06f 0202 	mvn.w	r2, #2
 800897c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2201      	movs	r2, #1
 8008982:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	699b      	ldr	r3, [r3, #24]
 800898a:	f003 0303 	and.w	r3, r3, #3
 800898e:	2b00      	cmp	r3, #0
 8008990:	d005      	beq.n	800899e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008998:	6878      	ldr	r0, [r7, #4]
 800899a:	4798      	blx	r3
 800899c:	e009      	b.n	80089b2 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80089a4:	6878      	ldr	r0, [r7, #4]
 80089a6:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80089ae:	6878      	ldr	r0, [r7, #4]
 80089b0:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2200      	movs	r2, #0
 80089b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80089b8:	68bb      	ldr	r3, [r7, #8]
 80089ba:	f003 0304 	and.w	r3, r3, #4
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d026      	beq.n	8008a10 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	f003 0304 	and.w	r3, r3, #4
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d021      	beq.n	8008a10 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	f06f 0204 	mvn.w	r2, #4
 80089d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2202      	movs	r2, #2
 80089da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	699b      	ldr	r3, [r3, #24]
 80089e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d005      	beq.n	80089f6 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80089f0:	6878      	ldr	r0, [r7, #4]
 80089f2:	4798      	blx	r3
 80089f4:	e009      	b.n	8008a0a <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80089fc:	6878      	ldr	r0, [r7, #4]
 80089fe:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008a06:	6878      	ldr	r0, [r7, #4]
 8008a08:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008a10:	68bb      	ldr	r3, [r7, #8]
 8008a12:	f003 0308 	and.w	r3, r3, #8
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d026      	beq.n	8008a68 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	f003 0308 	and.w	r3, r3, #8
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d021      	beq.n	8008a68 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f06f 0208 	mvn.w	r2, #8
 8008a2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2204      	movs	r2, #4
 8008a32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	69db      	ldr	r3, [r3, #28]
 8008a3a:	f003 0303 	and.w	r3, r3, #3
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d005      	beq.n	8008a4e <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008a48:	6878      	ldr	r0, [r7, #4]
 8008a4a:	4798      	blx	r3
 8008a4c:	e009      	b.n	8008a62 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008a54:	6878      	ldr	r0, [r7, #4]
 8008a56:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	2200      	movs	r2, #0
 8008a66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	f003 0310 	and.w	r3, r3, #16
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d026      	beq.n	8008ac0 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	f003 0310 	and.w	r3, r3, #16
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d021      	beq.n	8008ac0 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f06f 0210 	mvn.w	r2, #16
 8008a84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	2208      	movs	r2, #8
 8008a8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	69db      	ldr	r3, [r3, #28]
 8008a92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d005      	beq.n	8008aa6 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008aa0:	6878      	ldr	r0, [r7, #4]
 8008aa2:	4798      	blx	r3
 8008aa4:	e009      	b.n	8008aba <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008aac:	6878      	ldr	r0, [r7, #4]
 8008aae:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	2200      	movs	r2, #0
 8008abe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008ac0:	68bb      	ldr	r3, [r7, #8]
 8008ac2:	f003 0301 	and.w	r3, r3, #1
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d00e      	beq.n	8008ae8 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	f003 0301 	and.w	r3, r3, #1
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d009      	beq.n	8008ae8 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	f06f 0201 	mvn.w	r2, #1
 8008adc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008ae4:	6878      	ldr	r0, [r7, #4]
 8008ae6:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d104      	bne.n	8008afc <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d00e      	beq.n	8008b1a <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d009      	beq.n	8008b1a <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008b0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008b1a:	68bb      	ldr	r3, [r7, #8]
 8008b1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d00e      	beq.n	8008b42 <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d009      	beq.n	8008b42 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008b36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8008b3e:	6878      	ldr	r0, [r7, #4]
 8008b40:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d00e      	beq.n	8008b6a <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d009      	beq.n	8008b6a <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008b5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b66:	6878      	ldr	r0, [r7, #4]
 8008b68:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008b6a:	68bb      	ldr	r3, [r7, #8]
 8008b6c:	f003 0320 	and.w	r3, r3, #32
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d00e      	beq.n	8008b92 <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	f003 0320 	and.w	r3, r3, #32
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d009      	beq.n	8008b92 <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	f06f 0220 	mvn.w	r2, #32
 8008b86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008b8e:	6878      	ldr	r0, [r7, #4]
 8008b90:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8008b92:	68bb      	ldr	r3, [r7, #8]
 8008b94:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d00e      	beq.n	8008bba <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d009      	beq.n	8008bba <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8008bae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008bb6:	6878      	ldr	r0, [r7, #4]
 8008bb8:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d00e      	beq.n	8008be2 <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d009      	beq.n	8008be2 <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8008bd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008bde:	6878      	ldr	r0, [r7, #4]
 8008be0:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8008be2:	68bb      	ldr	r3, [r7, #8]
 8008be4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d00e      	beq.n	8008c0a <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d009      	beq.n	8008c0a <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8008bfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8008c06:	6878      	ldr	r0, [r7, #4]
 8008c08:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8008c0a:	68bb      	ldr	r3, [r7, #8]
 8008c0c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d00e      	beq.n	8008c32 <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d009      	beq.n	8008c32 <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8008c26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8008c2e:	6878      	ldr	r0, [r7, #4]
 8008c30:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008c32:	bf00      	nop
 8008c34:	3710      	adds	r7, #16
 8008c36:	46bd      	mov	sp, r7
 8008c38:	bd80      	pop	{r7, pc}
	...

08008c3c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b086      	sub	sp, #24
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	60f8      	str	r0, [r7, #12]
 8008c44:	60b9      	str	r1, [r7, #8]
 8008c46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008c48:	2300      	movs	r3, #0
 8008c4a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008c52:	2b01      	cmp	r3, #1
 8008c54:	d101      	bne.n	8008c5a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008c56:	2302      	movs	r3, #2
 8008c58:	e0ff      	b.n	8008e5a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	2201      	movs	r2, #1
 8008c5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	2b14      	cmp	r3, #20
 8008c66:	f200 80f0 	bhi.w	8008e4a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008c6a:	a201      	add	r2, pc, #4	@ (adr r2, 8008c70 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008c6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c70:	08008cc5 	.word	0x08008cc5
 8008c74:	08008e4b 	.word	0x08008e4b
 8008c78:	08008e4b 	.word	0x08008e4b
 8008c7c:	08008e4b 	.word	0x08008e4b
 8008c80:	08008d05 	.word	0x08008d05
 8008c84:	08008e4b 	.word	0x08008e4b
 8008c88:	08008e4b 	.word	0x08008e4b
 8008c8c:	08008e4b 	.word	0x08008e4b
 8008c90:	08008d47 	.word	0x08008d47
 8008c94:	08008e4b 	.word	0x08008e4b
 8008c98:	08008e4b 	.word	0x08008e4b
 8008c9c:	08008e4b 	.word	0x08008e4b
 8008ca0:	08008d87 	.word	0x08008d87
 8008ca4:	08008e4b 	.word	0x08008e4b
 8008ca8:	08008e4b 	.word	0x08008e4b
 8008cac:	08008e4b 	.word	0x08008e4b
 8008cb0:	08008dc9 	.word	0x08008dc9
 8008cb4:	08008e4b 	.word	0x08008e4b
 8008cb8:	08008e4b 	.word	0x08008e4b
 8008cbc:	08008e4b 	.word	0x08008e4b
 8008cc0:	08008e09 	.word	0x08008e09
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	68b9      	ldr	r1, [r7, #8]
 8008cca:	4618      	mov	r0, r3
 8008ccc:	f000 fc4e 	bl	800956c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	699a      	ldr	r2, [r3, #24]
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	f042 0208 	orr.w	r2, r2, #8
 8008cde:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	699a      	ldr	r2, [r3, #24]
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	f022 0204 	bic.w	r2, r2, #4
 8008cee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	6999      	ldr	r1, [r3, #24]
 8008cf6:	68bb      	ldr	r3, [r7, #8]
 8008cf8:	691a      	ldr	r2, [r3, #16]
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	430a      	orrs	r2, r1
 8008d00:	619a      	str	r2, [r3, #24]
      break;
 8008d02:	e0a5      	b.n	8008e50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	68b9      	ldr	r1, [r7, #8]
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	f000 fcc8 	bl	80096a0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	699a      	ldr	r2, [r3, #24]
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008d1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	699a      	ldr	r2, [r3, #24]
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008d2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	6999      	ldr	r1, [r3, #24]
 8008d36:	68bb      	ldr	r3, [r7, #8]
 8008d38:	691b      	ldr	r3, [r3, #16]
 8008d3a:	021a      	lsls	r2, r3, #8
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	430a      	orrs	r2, r1
 8008d42:	619a      	str	r2, [r3, #24]
      break;
 8008d44:	e084      	b.n	8008e50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	68b9      	ldr	r1, [r7, #8]
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	f000 fd3b 	bl	80097c8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	69da      	ldr	r2, [r3, #28]
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	f042 0208 	orr.w	r2, r2, #8
 8008d60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	69da      	ldr	r2, [r3, #28]
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	f022 0204 	bic.w	r2, r2, #4
 8008d70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	69d9      	ldr	r1, [r3, #28]
 8008d78:	68bb      	ldr	r3, [r7, #8]
 8008d7a:	691a      	ldr	r2, [r3, #16]
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	430a      	orrs	r2, r1
 8008d82:	61da      	str	r2, [r3, #28]
      break;
 8008d84:	e064      	b.n	8008e50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	68b9      	ldr	r1, [r7, #8]
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	f000 fdad 	bl	80098ec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	69da      	ldr	r2, [r3, #28]
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008da0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	69da      	ldr	r2, [r3, #28]
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008db0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	69d9      	ldr	r1, [r3, #28]
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	691b      	ldr	r3, [r3, #16]
 8008dbc:	021a      	lsls	r2, r3, #8
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	430a      	orrs	r2, r1
 8008dc4:	61da      	str	r2, [r3, #28]
      break;
 8008dc6:	e043      	b.n	8008e50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	68b9      	ldr	r1, [r7, #8]
 8008dce:	4618      	mov	r0, r3
 8008dd0:	f000 fe20 	bl	8009a14 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	f042 0208 	orr.w	r2, r2, #8
 8008de2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f022 0204 	bic.w	r2, r2, #4
 8008df2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008dfa:	68bb      	ldr	r3, [r7, #8]
 8008dfc:	691a      	ldr	r2, [r3, #16]
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	430a      	orrs	r2, r1
 8008e04:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008e06:	e023      	b.n	8008e50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	68b9      	ldr	r1, [r7, #8]
 8008e0e:	4618      	mov	r0, r3
 8008e10:	f000 fe6a 	bl	8009ae8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008e22:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008e32:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	691b      	ldr	r3, [r3, #16]
 8008e3e:	021a      	lsls	r2, r3, #8
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	430a      	orrs	r2, r1
 8008e46:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008e48:	e002      	b.n	8008e50 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008e4a:	2301      	movs	r3, #1
 8008e4c:	75fb      	strb	r3, [r7, #23]
      break;
 8008e4e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	2200      	movs	r2, #0
 8008e54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008e58:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	3718      	adds	r7, #24
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	bd80      	pop	{r7, pc}
 8008e62:	bf00      	nop

08008e64 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b084      	sub	sp, #16
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
 8008e6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008e6e:	2300      	movs	r3, #0
 8008e70:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008e78:	2b01      	cmp	r3, #1
 8008e7a:	d101      	bne.n	8008e80 <HAL_TIM_ConfigClockSource+0x1c>
 8008e7c:	2302      	movs	r3, #2
 8008e7e:	e0f6      	b.n	800906e <HAL_TIM_ConfigClockSource+0x20a>
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2201      	movs	r2, #1
 8008e84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2202      	movs	r2, #2
 8008e8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	689b      	ldr	r3, [r3, #8]
 8008e96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008e98:	68bb      	ldr	r3, [r7, #8]
 8008e9a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8008e9e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008ea2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008ea4:	68bb      	ldr	r3, [r7, #8]
 8008ea6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008eaa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	68ba      	ldr	r2, [r7, #8]
 8008eb2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008eb4:	683b      	ldr	r3, [r7, #0]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	4a6f      	ldr	r2, [pc, #444]	@ (8009078 <HAL_TIM_ConfigClockSource+0x214>)
 8008eba:	4293      	cmp	r3, r2
 8008ebc:	f000 80c1 	beq.w	8009042 <HAL_TIM_ConfigClockSource+0x1de>
 8008ec0:	4a6d      	ldr	r2, [pc, #436]	@ (8009078 <HAL_TIM_ConfigClockSource+0x214>)
 8008ec2:	4293      	cmp	r3, r2
 8008ec4:	f200 80c6 	bhi.w	8009054 <HAL_TIM_ConfigClockSource+0x1f0>
 8008ec8:	4a6c      	ldr	r2, [pc, #432]	@ (800907c <HAL_TIM_ConfigClockSource+0x218>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	f000 80b9 	beq.w	8009042 <HAL_TIM_ConfigClockSource+0x1de>
 8008ed0:	4a6a      	ldr	r2, [pc, #424]	@ (800907c <HAL_TIM_ConfigClockSource+0x218>)
 8008ed2:	4293      	cmp	r3, r2
 8008ed4:	f200 80be 	bhi.w	8009054 <HAL_TIM_ConfigClockSource+0x1f0>
 8008ed8:	4a69      	ldr	r2, [pc, #420]	@ (8009080 <HAL_TIM_ConfigClockSource+0x21c>)
 8008eda:	4293      	cmp	r3, r2
 8008edc:	f000 80b1 	beq.w	8009042 <HAL_TIM_ConfigClockSource+0x1de>
 8008ee0:	4a67      	ldr	r2, [pc, #412]	@ (8009080 <HAL_TIM_ConfigClockSource+0x21c>)
 8008ee2:	4293      	cmp	r3, r2
 8008ee4:	f200 80b6 	bhi.w	8009054 <HAL_TIM_ConfigClockSource+0x1f0>
 8008ee8:	4a66      	ldr	r2, [pc, #408]	@ (8009084 <HAL_TIM_ConfigClockSource+0x220>)
 8008eea:	4293      	cmp	r3, r2
 8008eec:	f000 80a9 	beq.w	8009042 <HAL_TIM_ConfigClockSource+0x1de>
 8008ef0:	4a64      	ldr	r2, [pc, #400]	@ (8009084 <HAL_TIM_ConfigClockSource+0x220>)
 8008ef2:	4293      	cmp	r3, r2
 8008ef4:	f200 80ae 	bhi.w	8009054 <HAL_TIM_ConfigClockSource+0x1f0>
 8008ef8:	4a63      	ldr	r2, [pc, #396]	@ (8009088 <HAL_TIM_ConfigClockSource+0x224>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	f000 80a1 	beq.w	8009042 <HAL_TIM_ConfigClockSource+0x1de>
 8008f00:	4a61      	ldr	r2, [pc, #388]	@ (8009088 <HAL_TIM_ConfigClockSource+0x224>)
 8008f02:	4293      	cmp	r3, r2
 8008f04:	f200 80a6 	bhi.w	8009054 <HAL_TIM_ConfigClockSource+0x1f0>
 8008f08:	4a60      	ldr	r2, [pc, #384]	@ (800908c <HAL_TIM_ConfigClockSource+0x228>)
 8008f0a:	4293      	cmp	r3, r2
 8008f0c:	f000 8099 	beq.w	8009042 <HAL_TIM_ConfigClockSource+0x1de>
 8008f10:	4a5e      	ldr	r2, [pc, #376]	@ (800908c <HAL_TIM_ConfigClockSource+0x228>)
 8008f12:	4293      	cmp	r3, r2
 8008f14:	f200 809e 	bhi.w	8009054 <HAL_TIM_ConfigClockSource+0x1f0>
 8008f18:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008f1c:	f000 8091 	beq.w	8009042 <HAL_TIM_ConfigClockSource+0x1de>
 8008f20:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008f24:	f200 8096 	bhi.w	8009054 <HAL_TIM_ConfigClockSource+0x1f0>
 8008f28:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f2c:	f000 8089 	beq.w	8009042 <HAL_TIM_ConfigClockSource+0x1de>
 8008f30:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f34:	f200 808e 	bhi.w	8009054 <HAL_TIM_ConfigClockSource+0x1f0>
 8008f38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f3c:	d03e      	beq.n	8008fbc <HAL_TIM_ConfigClockSource+0x158>
 8008f3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f42:	f200 8087 	bhi.w	8009054 <HAL_TIM_ConfigClockSource+0x1f0>
 8008f46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f4a:	f000 8086 	beq.w	800905a <HAL_TIM_ConfigClockSource+0x1f6>
 8008f4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f52:	d87f      	bhi.n	8009054 <HAL_TIM_ConfigClockSource+0x1f0>
 8008f54:	2b70      	cmp	r3, #112	@ 0x70
 8008f56:	d01a      	beq.n	8008f8e <HAL_TIM_ConfigClockSource+0x12a>
 8008f58:	2b70      	cmp	r3, #112	@ 0x70
 8008f5a:	d87b      	bhi.n	8009054 <HAL_TIM_ConfigClockSource+0x1f0>
 8008f5c:	2b60      	cmp	r3, #96	@ 0x60
 8008f5e:	d050      	beq.n	8009002 <HAL_TIM_ConfigClockSource+0x19e>
 8008f60:	2b60      	cmp	r3, #96	@ 0x60
 8008f62:	d877      	bhi.n	8009054 <HAL_TIM_ConfigClockSource+0x1f0>
 8008f64:	2b50      	cmp	r3, #80	@ 0x50
 8008f66:	d03c      	beq.n	8008fe2 <HAL_TIM_ConfigClockSource+0x17e>
 8008f68:	2b50      	cmp	r3, #80	@ 0x50
 8008f6a:	d873      	bhi.n	8009054 <HAL_TIM_ConfigClockSource+0x1f0>
 8008f6c:	2b40      	cmp	r3, #64	@ 0x40
 8008f6e:	d058      	beq.n	8009022 <HAL_TIM_ConfigClockSource+0x1be>
 8008f70:	2b40      	cmp	r3, #64	@ 0x40
 8008f72:	d86f      	bhi.n	8009054 <HAL_TIM_ConfigClockSource+0x1f0>
 8008f74:	2b30      	cmp	r3, #48	@ 0x30
 8008f76:	d064      	beq.n	8009042 <HAL_TIM_ConfigClockSource+0x1de>
 8008f78:	2b30      	cmp	r3, #48	@ 0x30
 8008f7a:	d86b      	bhi.n	8009054 <HAL_TIM_ConfigClockSource+0x1f0>
 8008f7c:	2b20      	cmp	r3, #32
 8008f7e:	d060      	beq.n	8009042 <HAL_TIM_ConfigClockSource+0x1de>
 8008f80:	2b20      	cmp	r3, #32
 8008f82:	d867      	bhi.n	8009054 <HAL_TIM_ConfigClockSource+0x1f0>
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d05c      	beq.n	8009042 <HAL_TIM_ConfigClockSource+0x1de>
 8008f88:	2b10      	cmp	r3, #16
 8008f8a:	d05a      	beq.n	8009042 <HAL_TIM_ConfigClockSource+0x1de>
 8008f8c:	e062      	b.n	8009054 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008f92:	683b      	ldr	r3, [r7, #0]
 8008f94:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008f9a:	683b      	ldr	r3, [r7, #0]
 8008f9c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008f9e:	f000 fe8b 	bl	8009cb8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	689b      	ldr	r3, [r3, #8]
 8008fa8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008faa:	68bb      	ldr	r3, [r7, #8]
 8008fac:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008fb0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	68ba      	ldr	r2, [r7, #8]
 8008fb8:	609a      	str	r2, [r3, #8]
      break;
 8008fba:	e04f      	b.n	800905c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008fc0:	683b      	ldr	r3, [r7, #0]
 8008fc2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008fc8:	683b      	ldr	r3, [r7, #0]
 8008fca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008fcc:	f000 fe74 	bl	8009cb8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	689a      	ldr	r2, [r3, #8]
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008fde:	609a      	str	r2, [r3, #8]
      break;
 8008fe0:	e03c      	b.n	800905c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008fe6:	683b      	ldr	r3, [r7, #0]
 8008fe8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008fea:	683b      	ldr	r3, [r7, #0]
 8008fec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008fee:	461a      	mov	r2, r3
 8008ff0:	f000 fde6 	bl	8009bc0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	2150      	movs	r1, #80	@ 0x50
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	f000 fe3f 	bl	8009c7e <TIM_ITRx_SetConfig>
      break;
 8009000:	e02c      	b.n	800905c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800900e:	461a      	mov	r2, r3
 8009010:	f000 fe05 	bl	8009c1e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	2160      	movs	r1, #96	@ 0x60
 800901a:	4618      	mov	r0, r3
 800901c:	f000 fe2f 	bl	8009c7e <TIM_ITRx_SetConfig>
      break;
 8009020:	e01c      	b.n	800905c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800902a:	683b      	ldr	r3, [r7, #0]
 800902c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800902e:	461a      	mov	r2, r3
 8009030:	f000 fdc6 	bl	8009bc0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	2140      	movs	r1, #64	@ 0x40
 800903a:	4618      	mov	r0, r3
 800903c:	f000 fe1f 	bl	8009c7e <TIM_ITRx_SetConfig>
      break;
 8009040:	e00c      	b.n	800905c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681a      	ldr	r2, [r3, #0]
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	4619      	mov	r1, r3
 800904c:	4610      	mov	r0, r2
 800904e:	f000 fe16 	bl	8009c7e <TIM_ITRx_SetConfig>
      break;
 8009052:	e003      	b.n	800905c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8009054:	2301      	movs	r3, #1
 8009056:	73fb      	strb	r3, [r7, #15]
      break;
 8009058:	e000      	b.n	800905c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800905a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	2201      	movs	r2, #1
 8009060:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2200      	movs	r2, #0
 8009068:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800906c:	7bfb      	ldrb	r3, [r7, #15]
}
 800906e:	4618      	mov	r0, r3
 8009070:	3710      	adds	r7, #16
 8009072:	46bd      	mov	sp, r7
 8009074:	bd80      	pop	{r7, pc}
 8009076:	bf00      	nop
 8009078:	00100070 	.word	0x00100070
 800907c:	00100060 	.word	0x00100060
 8009080:	00100050 	.word	0x00100050
 8009084:	00100040 	.word	0x00100040
 8009088:	00100030 	.word	0x00100030
 800908c:	00100020 	.word	0x00100020

08009090 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009090:	b480      	push	{r7}
 8009092:	b083      	sub	sp, #12
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8009098:	bf00      	nop
 800909a:	370c      	adds	r7, #12
 800909c:	46bd      	mov	sp, r7
 800909e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a2:	4770      	bx	lr

080090a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80090a4:	b480      	push	{r7}
 80090a6:	b083      	sub	sp, #12
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80090ac:	bf00      	nop
 80090ae:	370c      	adds	r7, #12
 80090b0:	46bd      	mov	sp, r7
 80090b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b6:	4770      	bx	lr

080090b8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80090b8:	b480      	push	{r7}
 80090ba:	b083      	sub	sp, #12
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80090c0:	bf00      	nop
 80090c2:	370c      	adds	r7, #12
 80090c4:	46bd      	mov	sp, r7
 80090c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ca:	4770      	bx	lr

080090cc <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80090cc:	b480      	push	{r7}
 80090ce:	b083      	sub	sp, #12
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 80090d4:	bf00      	nop
 80090d6:	370c      	adds	r7, #12
 80090d8:	46bd      	mov	sp, r7
 80090da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090de:	4770      	bx	lr

080090e0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80090e0:	b480      	push	{r7}
 80090e2:	b083      	sub	sp, #12
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80090e8:	bf00      	nop
 80090ea:	370c      	adds	r7, #12
 80090ec:	46bd      	mov	sp, r7
 80090ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f2:	4770      	bx	lr

080090f4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80090f4:	b480      	push	{r7}
 80090f6:	b083      	sub	sp, #12
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80090fc:	bf00      	nop
 80090fe:	370c      	adds	r7, #12
 8009100:	46bd      	mov	sp, r7
 8009102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009106:	4770      	bx	lr

08009108 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009108:	b480      	push	{r7}
 800910a:	b083      	sub	sp, #12
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009110:	bf00      	nop
 8009112:	370c      	adds	r7, #12
 8009114:	46bd      	mov	sp, r7
 8009116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911a:	4770      	bx	lr

0800911c <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800911c:	b480      	push	{r7}
 800911e:	b083      	sub	sp, #12
 8009120:	af00      	add	r7, sp, #0
 8009122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8009124:	bf00      	nop
 8009126:	370c      	adds	r7, #12
 8009128:	46bd      	mov	sp, r7
 800912a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912e:	4770      	bx	lr

08009130 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8009130:	b480      	push	{r7}
 8009132:	b083      	sub	sp, #12
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8009138:	bf00      	nop
 800913a:	370c      	adds	r7, #12
 800913c:	46bd      	mov	sp, r7
 800913e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009142:	4770      	bx	lr

08009144 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8009144:	b480      	push	{r7}
 8009146:	b087      	sub	sp, #28
 8009148:	af00      	add	r7, sp, #0
 800914a:	60f8      	str	r0, [r7, #12]
 800914c:	460b      	mov	r3, r1
 800914e:	607a      	str	r2, [r7, #4]
 8009150:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8009152:	2300      	movs	r3, #0
 8009154:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d101      	bne.n	8009160 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800915c:	2301      	movs	r3, #1
 800915e:	e14a      	b.n	80093f6 <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009166:	b2db      	uxtb	r3, r3
 8009168:	2b01      	cmp	r3, #1
 800916a:	f040 80dd 	bne.w	8009328 <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 800916e:	7afb      	ldrb	r3, [r7, #11]
 8009170:	2b1f      	cmp	r3, #31
 8009172:	f200 80d6 	bhi.w	8009322 <HAL_TIM_RegisterCallback+0x1de>
 8009176:	a201      	add	r2, pc, #4	@ (adr r2, 800917c <HAL_TIM_RegisterCallback+0x38>)
 8009178:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800917c:	080091fd 	.word	0x080091fd
 8009180:	08009205 	.word	0x08009205
 8009184:	0800920d 	.word	0x0800920d
 8009188:	08009215 	.word	0x08009215
 800918c:	0800921d 	.word	0x0800921d
 8009190:	08009225 	.word	0x08009225
 8009194:	0800922d 	.word	0x0800922d
 8009198:	08009235 	.word	0x08009235
 800919c:	0800923d 	.word	0x0800923d
 80091a0:	08009245 	.word	0x08009245
 80091a4:	0800924d 	.word	0x0800924d
 80091a8:	08009255 	.word	0x08009255
 80091ac:	0800925d 	.word	0x0800925d
 80091b0:	08009265 	.word	0x08009265
 80091b4:	0800926f 	.word	0x0800926f
 80091b8:	08009279 	.word	0x08009279
 80091bc:	08009283 	.word	0x08009283
 80091c0:	0800928d 	.word	0x0800928d
 80091c4:	08009297 	.word	0x08009297
 80091c8:	080092a1 	.word	0x080092a1
 80091cc:	080092ab 	.word	0x080092ab
 80091d0:	080092b5 	.word	0x080092b5
 80091d4:	080092bf 	.word	0x080092bf
 80091d8:	080092c9 	.word	0x080092c9
 80091dc:	080092d3 	.word	0x080092d3
 80091e0:	080092dd 	.word	0x080092dd
 80091e4:	080092e7 	.word	0x080092e7
 80091e8:	080092f1 	.word	0x080092f1
 80091ec:	080092fb 	.word	0x080092fb
 80091f0:	08009305 	.word	0x08009305
 80091f4:	0800930f 	.word	0x0800930f
 80091f8:	08009319 	.word	0x08009319
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	687a      	ldr	r2, [r7, #4]
 8009200:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8009202:	e0f7      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	687a      	ldr	r2, [r7, #4]
 8009208:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800920a:	e0f3      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	687a      	ldr	r2, [r7, #4]
 8009210:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8009212:	e0ef      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	687a      	ldr	r2, [r7, #4]
 8009218:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800921a:	e0eb      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	687a      	ldr	r2, [r7, #4]
 8009220:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8009222:	e0e7      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	687a      	ldr	r2, [r7, #4]
 8009228:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800922a:	e0e3      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	687a      	ldr	r2, [r7, #4]
 8009230:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8009232:	e0df      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	687a      	ldr	r2, [r7, #4]
 8009238:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800923a:	e0db      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	687a      	ldr	r2, [r7, #4]
 8009240:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8009242:	e0d7      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	687a      	ldr	r2, [r7, #4]
 8009248:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800924a:	e0d3      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	687a      	ldr	r2, [r7, #4]
 8009250:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8009252:	e0cf      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	687a      	ldr	r2, [r7, #4]
 8009258:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800925a:	e0cb      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	687a      	ldr	r2, [r7, #4]
 8009260:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8009262:	e0c7      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	687a      	ldr	r2, [r7, #4]
 8009268:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800926c:	e0c2      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	687a      	ldr	r2, [r7, #4]
 8009272:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 8009276:	e0bd      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	687a      	ldr	r2, [r7, #4]
 800927c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 8009280:	e0b8      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	687a      	ldr	r2, [r7, #4]
 8009286:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 800928a:	e0b3      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	687a      	ldr	r2, [r7, #4]
 8009290:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 8009294:	e0ae      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	687a      	ldr	r2, [r7, #4]
 800929a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800929e:	e0a9      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	687a      	ldr	r2, [r7, #4]
 80092a4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 80092a8:	e0a4      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	687a      	ldr	r2, [r7, #4]
 80092ae:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 80092b2:	e09f      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	687a      	ldr	r2, [r7, #4]
 80092b8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 80092bc:	e09a      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	687a      	ldr	r2, [r7, #4]
 80092c2:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 80092c6:	e095      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	687a      	ldr	r2, [r7, #4]
 80092cc:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 80092d0:	e090      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	687a      	ldr	r2, [r7, #4]
 80092d6:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 80092da:	e08b      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	687a      	ldr	r2, [r7, #4]
 80092e0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 80092e4:	e086      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	687a      	ldr	r2, [r7, #4]
 80092ea:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 80092ee:	e081      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	687a      	ldr	r2, [r7, #4]
 80092f4:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 80092f8:	e07c      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	687a      	ldr	r2, [r7, #4]
 80092fe:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8009302:	e077      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	687a      	ldr	r2, [r7, #4]
 8009308:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 800930c:	e072      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	687a      	ldr	r2, [r7, #4]
 8009312:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 8009316:	e06d      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	687a      	ldr	r2, [r7, #4]
 800931c:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8009320:	e068      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8009322:	2301      	movs	r3, #1
 8009324:	75fb      	strb	r3, [r7, #23]
        break;
 8009326:	e065      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800932e:	b2db      	uxtb	r3, r3
 8009330:	2b00      	cmp	r3, #0
 8009332:	d15d      	bne.n	80093f0 <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 8009334:	7afb      	ldrb	r3, [r7, #11]
 8009336:	2b0d      	cmp	r3, #13
 8009338:	d857      	bhi.n	80093ea <HAL_TIM_RegisterCallback+0x2a6>
 800933a:	a201      	add	r2, pc, #4	@ (adr r2, 8009340 <HAL_TIM_RegisterCallback+0x1fc>)
 800933c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009340:	08009379 	.word	0x08009379
 8009344:	08009381 	.word	0x08009381
 8009348:	08009389 	.word	0x08009389
 800934c:	08009391 	.word	0x08009391
 8009350:	08009399 	.word	0x08009399
 8009354:	080093a1 	.word	0x080093a1
 8009358:	080093a9 	.word	0x080093a9
 800935c:	080093b1 	.word	0x080093b1
 8009360:	080093b9 	.word	0x080093b9
 8009364:	080093c1 	.word	0x080093c1
 8009368:	080093c9 	.word	0x080093c9
 800936c:	080093d1 	.word	0x080093d1
 8009370:	080093d9 	.word	0x080093d9
 8009374:	080093e1 	.word	0x080093e1
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	687a      	ldr	r2, [r7, #4]
 800937c:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800937e:	e039      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	687a      	ldr	r2, [r7, #4]
 8009384:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8009386:	e035      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	687a      	ldr	r2, [r7, #4]
 800938c:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800938e:	e031      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	687a      	ldr	r2, [r7, #4]
 8009394:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8009396:	e02d      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	687a      	ldr	r2, [r7, #4]
 800939c:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800939e:	e029      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	687a      	ldr	r2, [r7, #4]
 80093a4:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 80093a6:	e025      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	687a      	ldr	r2, [r7, #4]
 80093ac:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 80093ae:	e021      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	687a      	ldr	r2, [r7, #4]
 80093b4:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 80093b6:	e01d      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	687a      	ldr	r2, [r7, #4]
 80093bc:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 80093be:	e019      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	687a      	ldr	r2, [r7, #4]
 80093c4:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 80093c6:	e015      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	687a      	ldr	r2, [r7, #4]
 80093cc:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 80093ce:	e011      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	687a      	ldr	r2, [r7, #4]
 80093d4:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 80093d6:	e00d      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	687a      	ldr	r2, [r7, #4]
 80093dc:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 80093de:	e009      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	687a      	ldr	r2, [r7, #4]
 80093e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 80093e8:	e004      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 80093ea:	2301      	movs	r3, #1
 80093ec:	75fb      	strb	r3, [r7, #23]
        break;
 80093ee:	e001      	b.n	80093f4 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 80093f0:	2301      	movs	r3, #1
 80093f2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80093f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80093f6:	4618      	mov	r0, r3
 80093f8:	371c      	adds	r7, #28
 80093fa:	46bd      	mov	sp, r7
 80093fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009400:	4770      	bx	lr
 8009402:	bf00      	nop

08009404 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009404:	b480      	push	{r7}
 8009406:	b085      	sub	sp, #20
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
 800940c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	4a4c      	ldr	r2, [pc, #304]	@ (8009548 <TIM_Base_SetConfig+0x144>)
 8009418:	4293      	cmp	r3, r2
 800941a:	d017      	beq.n	800944c <TIM_Base_SetConfig+0x48>
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009422:	d013      	beq.n	800944c <TIM_Base_SetConfig+0x48>
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	4a49      	ldr	r2, [pc, #292]	@ (800954c <TIM_Base_SetConfig+0x148>)
 8009428:	4293      	cmp	r3, r2
 800942a:	d00f      	beq.n	800944c <TIM_Base_SetConfig+0x48>
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	4a48      	ldr	r2, [pc, #288]	@ (8009550 <TIM_Base_SetConfig+0x14c>)
 8009430:	4293      	cmp	r3, r2
 8009432:	d00b      	beq.n	800944c <TIM_Base_SetConfig+0x48>
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	4a47      	ldr	r2, [pc, #284]	@ (8009554 <TIM_Base_SetConfig+0x150>)
 8009438:	4293      	cmp	r3, r2
 800943a:	d007      	beq.n	800944c <TIM_Base_SetConfig+0x48>
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	4a46      	ldr	r2, [pc, #280]	@ (8009558 <TIM_Base_SetConfig+0x154>)
 8009440:	4293      	cmp	r3, r2
 8009442:	d003      	beq.n	800944c <TIM_Base_SetConfig+0x48>
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	4a45      	ldr	r2, [pc, #276]	@ (800955c <TIM_Base_SetConfig+0x158>)
 8009448:	4293      	cmp	r3, r2
 800944a:	d108      	bne.n	800945e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009452:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009454:	683b      	ldr	r3, [r7, #0]
 8009456:	685b      	ldr	r3, [r3, #4]
 8009458:	68fa      	ldr	r2, [r7, #12]
 800945a:	4313      	orrs	r3, r2
 800945c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	4a39      	ldr	r2, [pc, #228]	@ (8009548 <TIM_Base_SetConfig+0x144>)
 8009462:	4293      	cmp	r3, r2
 8009464:	d023      	beq.n	80094ae <TIM_Base_SetConfig+0xaa>
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800946c:	d01f      	beq.n	80094ae <TIM_Base_SetConfig+0xaa>
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	4a36      	ldr	r2, [pc, #216]	@ (800954c <TIM_Base_SetConfig+0x148>)
 8009472:	4293      	cmp	r3, r2
 8009474:	d01b      	beq.n	80094ae <TIM_Base_SetConfig+0xaa>
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	4a35      	ldr	r2, [pc, #212]	@ (8009550 <TIM_Base_SetConfig+0x14c>)
 800947a:	4293      	cmp	r3, r2
 800947c:	d017      	beq.n	80094ae <TIM_Base_SetConfig+0xaa>
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	4a34      	ldr	r2, [pc, #208]	@ (8009554 <TIM_Base_SetConfig+0x150>)
 8009482:	4293      	cmp	r3, r2
 8009484:	d013      	beq.n	80094ae <TIM_Base_SetConfig+0xaa>
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	4a33      	ldr	r2, [pc, #204]	@ (8009558 <TIM_Base_SetConfig+0x154>)
 800948a:	4293      	cmp	r3, r2
 800948c:	d00f      	beq.n	80094ae <TIM_Base_SetConfig+0xaa>
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	4a33      	ldr	r2, [pc, #204]	@ (8009560 <TIM_Base_SetConfig+0x15c>)
 8009492:	4293      	cmp	r3, r2
 8009494:	d00b      	beq.n	80094ae <TIM_Base_SetConfig+0xaa>
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	4a32      	ldr	r2, [pc, #200]	@ (8009564 <TIM_Base_SetConfig+0x160>)
 800949a:	4293      	cmp	r3, r2
 800949c:	d007      	beq.n	80094ae <TIM_Base_SetConfig+0xaa>
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	4a31      	ldr	r2, [pc, #196]	@ (8009568 <TIM_Base_SetConfig+0x164>)
 80094a2:	4293      	cmp	r3, r2
 80094a4:	d003      	beq.n	80094ae <TIM_Base_SetConfig+0xaa>
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	4a2c      	ldr	r2, [pc, #176]	@ (800955c <TIM_Base_SetConfig+0x158>)
 80094aa:	4293      	cmp	r3, r2
 80094ac:	d108      	bne.n	80094c0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80094b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	68db      	ldr	r3, [r3, #12]
 80094ba:	68fa      	ldr	r2, [r7, #12]
 80094bc:	4313      	orrs	r3, r2
 80094be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	695b      	ldr	r3, [r3, #20]
 80094ca:	4313      	orrs	r3, r2
 80094cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	68fa      	ldr	r2, [r7, #12]
 80094d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80094d4:	683b      	ldr	r3, [r7, #0]
 80094d6:	689a      	ldr	r2, [r3, #8]
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	681a      	ldr	r2, [r3, #0]
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	4a18      	ldr	r2, [pc, #96]	@ (8009548 <TIM_Base_SetConfig+0x144>)
 80094e8:	4293      	cmp	r3, r2
 80094ea:	d013      	beq.n	8009514 <TIM_Base_SetConfig+0x110>
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	4a1a      	ldr	r2, [pc, #104]	@ (8009558 <TIM_Base_SetConfig+0x154>)
 80094f0:	4293      	cmp	r3, r2
 80094f2:	d00f      	beq.n	8009514 <TIM_Base_SetConfig+0x110>
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	4a1a      	ldr	r2, [pc, #104]	@ (8009560 <TIM_Base_SetConfig+0x15c>)
 80094f8:	4293      	cmp	r3, r2
 80094fa:	d00b      	beq.n	8009514 <TIM_Base_SetConfig+0x110>
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	4a19      	ldr	r2, [pc, #100]	@ (8009564 <TIM_Base_SetConfig+0x160>)
 8009500:	4293      	cmp	r3, r2
 8009502:	d007      	beq.n	8009514 <TIM_Base_SetConfig+0x110>
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	4a18      	ldr	r2, [pc, #96]	@ (8009568 <TIM_Base_SetConfig+0x164>)
 8009508:	4293      	cmp	r3, r2
 800950a:	d003      	beq.n	8009514 <TIM_Base_SetConfig+0x110>
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	4a13      	ldr	r2, [pc, #76]	@ (800955c <TIM_Base_SetConfig+0x158>)
 8009510:	4293      	cmp	r3, r2
 8009512:	d103      	bne.n	800951c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009514:	683b      	ldr	r3, [r7, #0]
 8009516:	691a      	ldr	r2, [r3, #16]
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	2201      	movs	r2, #1
 8009520:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	691b      	ldr	r3, [r3, #16]
 8009526:	f003 0301 	and.w	r3, r3, #1
 800952a:	2b01      	cmp	r3, #1
 800952c:	d105      	bne.n	800953a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	691b      	ldr	r3, [r3, #16]
 8009532:	f023 0201 	bic.w	r2, r3, #1
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	611a      	str	r2, [r3, #16]
  }
}
 800953a:	bf00      	nop
 800953c:	3714      	adds	r7, #20
 800953e:	46bd      	mov	sp, r7
 8009540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009544:	4770      	bx	lr
 8009546:	bf00      	nop
 8009548:	40012c00 	.word	0x40012c00
 800954c:	40000400 	.word	0x40000400
 8009550:	40000800 	.word	0x40000800
 8009554:	40000c00 	.word	0x40000c00
 8009558:	40013400 	.word	0x40013400
 800955c:	40015000 	.word	0x40015000
 8009560:	40014000 	.word	0x40014000
 8009564:	40014400 	.word	0x40014400
 8009568:	40014800 	.word	0x40014800

0800956c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800956c:	b480      	push	{r7}
 800956e:	b087      	sub	sp, #28
 8009570:	af00      	add	r7, sp, #0
 8009572:	6078      	str	r0, [r7, #4]
 8009574:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	6a1b      	ldr	r3, [r3, #32]
 800957a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	6a1b      	ldr	r3, [r3, #32]
 8009580:	f023 0201 	bic.w	r2, r3, #1
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	685b      	ldr	r3, [r3, #4]
 800958c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	699b      	ldr	r3, [r3, #24]
 8009592:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800959a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800959e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	f023 0303 	bic.w	r3, r3, #3
 80095a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	68fa      	ldr	r2, [r7, #12]
 80095ae:	4313      	orrs	r3, r2
 80095b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80095b2:	697b      	ldr	r3, [r7, #20]
 80095b4:	f023 0302 	bic.w	r3, r3, #2
 80095b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	689b      	ldr	r3, [r3, #8]
 80095be:	697a      	ldr	r2, [r7, #20]
 80095c0:	4313      	orrs	r3, r2
 80095c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	4a30      	ldr	r2, [pc, #192]	@ (8009688 <TIM_OC1_SetConfig+0x11c>)
 80095c8:	4293      	cmp	r3, r2
 80095ca:	d013      	beq.n	80095f4 <TIM_OC1_SetConfig+0x88>
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	4a2f      	ldr	r2, [pc, #188]	@ (800968c <TIM_OC1_SetConfig+0x120>)
 80095d0:	4293      	cmp	r3, r2
 80095d2:	d00f      	beq.n	80095f4 <TIM_OC1_SetConfig+0x88>
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	4a2e      	ldr	r2, [pc, #184]	@ (8009690 <TIM_OC1_SetConfig+0x124>)
 80095d8:	4293      	cmp	r3, r2
 80095da:	d00b      	beq.n	80095f4 <TIM_OC1_SetConfig+0x88>
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	4a2d      	ldr	r2, [pc, #180]	@ (8009694 <TIM_OC1_SetConfig+0x128>)
 80095e0:	4293      	cmp	r3, r2
 80095e2:	d007      	beq.n	80095f4 <TIM_OC1_SetConfig+0x88>
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	4a2c      	ldr	r2, [pc, #176]	@ (8009698 <TIM_OC1_SetConfig+0x12c>)
 80095e8:	4293      	cmp	r3, r2
 80095ea:	d003      	beq.n	80095f4 <TIM_OC1_SetConfig+0x88>
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	4a2b      	ldr	r2, [pc, #172]	@ (800969c <TIM_OC1_SetConfig+0x130>)
 80095f0:	4293      	cmp	r3, r2
 80095f2:	d10c      	bne.n	800960e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80095f4:	697b      	ldr	r3, [r7, #20]
 80095f6:	f023 0308 	bic.w	r3, r3, #8
 80095fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80095fc:	683b      	ldr	r3, [r7, #0]
 80095fe:	68db      	ldr	r3, [r3, #12]
 8009600:	697a      	ldr	r2, [r7, #20]
 8009602:	4313      	orrs	r3, r2
 8009604:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009606:	697b      	ldr	r3, [r7, #20]
 8009608:	f023 0304 	bic.w	r3, r3, #4
 800960c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	4a1d      	ldr	r2, [pc, #116]	@ (8009688 <TIM_OC1_SetConfig+0x11c>)
 8009612:	4293      	cmp	r3, r2
 8009614:	d013      	beq.n	800963e <TIM_OC1_SetConfig+0xd2>
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	4a1c      	ldr	r2, [pc, #112]	@ (800968c <TIM_OC1_SetConfig+0x120>)
 800961a:	4293      	cmp	r3, r2
 800961c:	d00f      	beq.n	800963e <TIM_OC1_SetConfig+0xd2>
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	4a1b      	ldr	r2, [pc, #108]	@ (8009690 <TIM_OC1_SetConfig+0x124>)
 8009622:	4293      	cmp	r3, r2
 8009624:	d00b      	beq.n	800963e <TIM_OC1_SetConfig+0xd2>
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	4a1a      	ldr	r2, [pc, #104]	@ (8009694 <TIM_OC1_SetConfig+0x128>)
 800962a:	4293      	cmp	r3, r2
 800962c:	d007      	beq.n	800963e <TIM_OC1_SetConfig+0xd2>
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	4a19      	ldr	r2, [pc, #100]	@ (8009698 <TIM_OC1_SetConfig+0x12c>)
 8009632:	4293      	cmp	r3, r2
 8009634:	d003      	beq.n	800963e <TIM_OC1_SetConfig+0xd2>
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	4a18      	ldr	r2, [pc, #96]	@ (800969c <TIM_OC1_SetConfig+0x130>)
 800963a:	4293      	cmp	r3, r2
 800963c:	d111      	bne.n	8009662 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800963e:	693b      	ldr	r3, [r7, #16]
 8009640:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009644:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009646:	693b      	ldr	r3, [r7, #16]
 8009648:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800964c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800964e:	683b      	ldr	r3, [r7, #0]
 8009650:	695b      	ldr	r3, [r3, #20]
 8009652:	693a      	ldr	r2, [r7, #16]
 8009654:	4313      	orrs	r3, r2
 8009656:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009658:	683b      	ldr	r3, [r7, #0]
 800965a:	699b      	ldr	r3, [r3, #24]
 800965c:	693a      	ldr	r2, [r7, #16]
 800965e:	4313      	orrs	r3, r2
 8009660:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	693a      	ldr	r2, [r7, #16]
 8009666:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	68fa      	ldr	r2, [r7, #12]
 800966c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800966e:	683b      	ldr	r3, [r7, #0]
 8009670:	685a      	ldr	r2, [r3, #4]
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	697a      	ldr	r2, [r7, #20]
 800967a:	621a      	str	r2, [r3, #32]
}
 800967c:	bf00      	nop
 800967e:	371c      	adds	r7, #28
 8009680:	46bd      	mov	sp, r7
 8009682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009686:	4770      	bx	lr
 8009688:	40012c00 	.word	0x40012c00
 800968c:	40013400 	.word	0x40013400
 8009690:	40014000 	.word	0x40014000
 8009694:	40014400 	.word	0x40014400
 8009698:	40014800 	.word	0x40014800
 800969c:	40015000 	.word	0x40015000

080096a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80096a0:	b480      	push	{r7}
 80096a2:	b087      	sub	sp, #28
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
 80096a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	6a1b      	ldr	r3, [r3, #32]
 80096ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	6a1b      	ldr	r3, [r3, #32]
 80096b4:	f023 0210 	bic.w	r2, r3, #16
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	685b      	ldr	r3, [r3, #4]
 80096c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	699b      	ldr	r3, [r3, #24]
 80096c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80096ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80096d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80096da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80096dc:	683b      	ldr	r3, [r7, #0]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	021b      	lsls	r3, r3, #8
 80096e2:	68fa      	ldr	r2, [r7, #12]
 80096e4:	4313      	orrs	r3, r2
 80096e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80096e8:	697b      	ldr	r3, [r7, #20]
 80096ea:	f023 0320 	bic.w	r3, r3, #32
 80096ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80096f0:	683b      	ldr	r3, [r7, #0]
 80096f2:	689b      	ldr	r3, [r3, #8]
 80096f4:	011b      	lsls	r3, r3, #4
 80096f6:	697a      	ldr	r2, [r7, #20]
 80096f8:	4313      	orrs	r3, r2
 80096fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	4a2c      	ldr	r2, [pc, #176]	@ (80097b0 <TIM_OC2_SetConfig+0x110>)
 8009700:	4293      	cmp	r3, r2
 8009702:	d007      	beq.n	8009714 <TIM_OC2_SetConfig+0x74>
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	4a2b      	ldr	r2, [pc, #172]	@ (80097b4 <TIM_OC2_SetConfig+0x114>)
 8009708:	4293      	cmp	r3, r2
 800970a:	d003      	beq.n	8009714 <TIM_OC2_SetConfig+0x74>
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	4a2a      	ldr	r2, [pc, #168]	@ (80097b8 <TIM_OC2_SetConfig+0x118>)
 8009710:	4293      	cmp	r3, r2
 8009712:	d10d      	bne.n	8009730 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009714:	697b      	ldr	r3, [r7, #20]
 8009716:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800971a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800971c:	683b      	ldr	r3, [r7, #0]
 800971e:	68db      	ldr	r3, [r3, #12]
 8009720:	011b      	lsls	r3, r3, #4
 8009722:	697a      	ldr	r2, [r7, #20]
 8009724:	4313      	orrs	r3, r2
 8009726:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009728:	697b      	ldr	r3, [r7, #20]
 800972a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800972e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	4a1f      	ldr	r2, [pc, #124]	@ (80097b0 <TIM_OC2_SetConfig+0x110>)
 8009734:	4293      	cmp	r3, r2
 8009736:	d013      	beq.n	8009760 <TIM_OC2_SetConfig+0xc0>
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	4a1e      	ldr	r2, [pc, #120]	@ (80097b4 <TIM_OC2_SetConfig+0x114>)
 800973c:	4293      	cmp	r3, r2
 800973e:	d00f      	beq.n	8009760 <TIM_OC2_SetConfig+0xc0>
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	4a1e      	ldr	r2, [pc, #120]	@ (80097bc <TIM_OC2_SetConfig+0x11c>)
 8009744:	4293      	cmp	r3, r2
 8009746:	d00b      	beq.n	8009760 <TIM_OC2_SetConfig+0xc0>
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	4a1d      	ldr	r2, [pc, #116]	@ (80097c0 <TIM_OC2_SetConfig+0x120>)
 800974c:	4293      	cmp	r3, r2
 800974e:	d007      	beq.n	8009760 <TIM_OC2_SetConfig+0xc0>
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	4a1c      	ldr	r2, [pc, #112]	@ (80097c4 <TIM_OC2_SetConfig+0x124>)
 8009754:	4293      	cmp	r3, r2
 8009756:	d003      	beq.n	8009760 <TIM_OC2_SetConfig+0xc0>
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	4a17      	ldr	r2, [pc, #92]	@ (80097b8 <TIM_OC2_SetConfig+0x118>)
 800975c:	4293      	cmp	r3, r2
 800975e:	d113      	bne.n	8009788 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009760:	693b      	ldr	r3, [r7, #16]
 8009762:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009766:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009768:	693b      	ldr	r3, [r7, #16]
 800976a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800976e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009770:	683b      	ldr	r3, [r7, #0]
 8009772:	695b      	ldr	r3, [r3, #20]
 8009774:	009b      	lsls	r3, r3, #2
 8009776:	693a      	ldr	r2, [r7, #16]
 8009778:	4313      	orrs	r3, r2
 800977a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	699b      	ldr	r3, [r3, #24]
 8009780:	009b      	lsls	r3, r3, #2
 8009782:	693a      	ldr	r2, [r7, #16]
 8009784:	4313      	orrs	r3, r2
 8009786:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	693a      	ldr	r2, [r7, #16]
 800978c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	68fa      	ldr	r2, [r7, #12]
 8009792:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	685a      	ldr	r2, [r3, #4]
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	697a      	ldr	r2, [r7, #20]
 80097a0:	621a      	str	r2, [r3, #32]
}
 80097a2:	bf00      	nop
 80097a4:	371c      	adds	r7, #28
 80097a6:	46bd      	mov	sp, r7
 80097a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ac:	4770      	bx	lr
 80097ae:	bf00      	nop
 80097b0:	40012c00 	.word	0x40012c00
 80097b4:	40013400 	.word	0x40013400
 80097b8:	40015000 	.word	0x40015000
 80097bc:	40014000 	.word	0x40014000
 80097c0:	40014400 	.word	0x40014400
 80097c4:	40014800 	.word	0x40014800

080097c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80097c8:	b480      	push	{r7}
 80097ca:	b087      	sub	sp, #28
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
 80097d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	6a1b      	ldr	r3, [r3, #32]
 80097d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	6a1b      	ldr	r3, [r3, #32]
 80097dc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	685b      	ldr	r3, [r3, #4]
 80097e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	69db      	ldr	r3, [r3, #28]
 80097ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80097f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80097fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	f023 0303 	bic.w	r3, r3, #3
 8009802:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	68fa      	ldr	r2, [r7, #12]
 800980a:	4313      	orrs	r3, r2
 800980c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800980e:	697b      	ldr	r3, [r7, #20]
 8009810:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009814:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	689b      	ldr	r3, [r3, #8]
 800981a:	021b      	lsls	r3, r3, #8
 800981c:	697a      	ldr	r2, [r7, #20]
 800981e:	4313      	orrs	r3, r2
 8009820:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	4a2b      	ldr	r2, [pc, #172]	@ (80098d4 <TIM_OC3_SetConfig+0x10c>)
 8009826:	4293      	cmp	r3, r2
 8009828:	d007      	beq.n	800983a <TIM_OC3_SetConfig+0x72>
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	4a2a      	ldr	r2, [pc, #168]	@ (80098d8 <TIM_OC3_SetConfig+0x110>)
 800982e:	4293      	cmp	r3, r2
 8009830:	d003      	beq.n	800983a <TIM_OC3_SetConfig+0x72>
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	4a29      	ldr	r2, [pc, #164]	@ (80098dc <TIM_OC3_SetConfig+0x114>)
 8009836:	4293      	cmp	r3, r2
 8009838:	d10d      	bne.n	8009856 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800983a:	697b      	ldr	r3, [r7, #20]
 800983c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009840:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009842:	683b      	ldr	r3, [r7, #0]
 8009844:	68db      	ldr	r3, [r3, #12]
 8009846:	021b      	lsls	r3, r3, #8
 8009848:	697a      	ldr	r2, [r7, #20]
 800984a:	4313      	orrs	r3, r2
 800984c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800984e:	697b      	ldr	r3, [r7, #20]
 8009850:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009854:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	4a1e      	ldr	r2, [pc, #120]	@ (80098d4 <TIM_OC3_SetConfig+0x10c>)
 800985a:	4293      	cmp	r3, r2
 800985c:	d013      	beq.n	8009886 <TIM_OC3_SetConfig+0xbe>
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	4a1d      	ldr	r2, [pc, #116]	@ (80098d8 <TIM_OC3_SetConfig+0x110>)
 8009862:	4293      	cmp	r3, r2
 8009864:	d00f      	beq.n	8009886 <TIM_OC3_SetConfig+0xbe>
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	4a1d      	ldr	r2, [pc, #116]	@ (80098e0 <TIM_OC3_SetConfig+0x118>)
 800986a:	4293      	cmp	r3, r2
 800986c:	d00b      	beq.n	8009886 <TIM_OC3_SetConfig+0xbe>
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	4a1c      	ldr	r2, [pc, #112]	@ (80098e4 <TIM_OC3_SetConfig+0x11c>)
 8009872:	4293      	cmp	r3, r2
 8009874:	d007      	beq.n	8009886 <TIM_OC3_SetConfig+0xbe>
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	4a1b      	ldr	r2, [pc, #108]	@ (80098e8 <TIM_OC3_SetConfig+0x120>)
 800987a:	4293      	cmp	r3, r2
 800987c:	d003      	beq.n	8009886 <TIM_OC3_SetConfig+0xbe>
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	4a16      	ldr	r2, [pc, #88]	@ (80098dc <TIM_OC3_SetConfig+0x114>)
 8009882:	4293      	cmp	r3, r2
 8009884:	d113      	bne.n	80098ae <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009886:	693b      	ldr	r3, [r7, #16]
 8009888:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800988c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800988e:	693b      	ldr	r3, [r7, #16]
 8009890:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009894:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009896:	683b      	ldr	r3, [r7, #0]
 8009898:	695b      	ldr	r3, [r3, #20]
 800989a:	011b      	lsls	r3, r3, #4
 800989c:	693a      	ldr	r2, [r7, #16]
 800989e:	4313      	orrs	r3, r2
 80098a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80098a2:	683b      	ldr	r3, [r7, #0]
 80098a4:	699b      	ldr	r3, [r3, #24]
 80098a6:	011b      	lsls	r3, r3, #4
 80098a8:	693a      	ldr	r2, [r7, #16]
 80098aa:	4313      	orrs	r3, r2
 80098ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	693a      	ldr	r2, [r7, #16]
 80098b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	68fa      	ldr	r2, [r7, #12]
 80098b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80098ba:	683b      	ldr	r3, [r7, #0]
 80098bc:	685a      	ldr	r2, [r3, #4]
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	697a      	ldr	r2, [r7, #20]
 80098c6:	621a      	str	r2, [r3, #32]
}
 80098c8:	bf00      	nop
 80098ca:	371c      	adds	r7, #28
 80098cc:	46bd      	mov	sp, r7
 80098ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d2:	4770      	bx	lr
 80098d4:	40012c00 	.word	0x40012c00
 80098d8:	40013400 	.word	0x40013400
 80098dc:	40015000 	.word	0x40015000
 80098e0:	40014000 	.word	0x40014000
 80098e4:	40014400 	.word	0x40014400
 80098e8:	40014800 	.word	0x40014800

080098ec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80098ec:	b480      	push	{r7}
 80098ee:	b087      	sub	sp, #28
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	6078      	str	r0, [r7, #4]
 80098f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	6a1b      	ldr	r3, [r3, #32]
 80098fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	6a1b      	ldr	r3, [r3, #32]
 8009900:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	685b      	ldr	r3, [r3, #4]
 800990c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	69db      	ldr	r3, [r3, #28]
 8009912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800991a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800991e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009926:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009928:	683b      	ldr	r3, [r7, #0]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	021b      	lsls	r3, r3, #8
 800992e:	68fa      	ldr	r2, [r7, #12]
 8009930:	4313      	orrs	r3, r2
 8009932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009934:	697b      	ldr	r3, [r7, #20]
 8009936:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800993a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800993c:	683b      	ldr	r3, [r7, #0]
 800993e:	689b      	ldr	r3, [r3, #8]
 8009940:	031b      	lsls	r3, r3, #12
 8009942:	697a      	ldr	r2, [r7, #20]
 8009944:	4313      	orrs	r3, r2
 8009946:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	4a2c      	ldr	r2, [pc, #176]	@ (80099fc <TIM_OC4_SetConfig+0x110>)
 800994c:	4293      	cmp	r3, r2
 800994e:	d007      	beq.n	8009960 <TIM_OC4_SetConfig+0x74>
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	4a2b      	ldr	r2, [pc, #172]	@ (8009a00 <TIM_OC4_SetConfig+0x114>)
 8009954:	4293      	cmp	r3, r2
 8009956:	d003      	beq.n	8009960 <TIM_OC4_SetConfig+0x74>
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	4a2a      	ldr	r2, [pc, #168]	@ (8009a04 <TIM_OC4_SetConfig+0x118>)
 800995c:	4293      	cmp	r3, r2
 800995e:	d10d      	bne.n	800997c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8009960:	697b      	ldr	r3, [r7, #20]
 8009962:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009966:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009968:	683b      	ldr	r3, [r7, #0]
 800996a:	68db      	ldr	r3, [r3, #12]
 800996c:	031b      	lsls	r3, r3, #12
 800996e:	697a      	ldr	r2, [r7, #20]
 8009970:	4313      	orrs	r3, r2
 8009972:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8009974:	697b      	ldr	r3, [r7, #20]
 8009976:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800997a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	4a1f      	ldr	r2, [pc, #124]	@ (80099fc <TIM_OC4_SetConfig+0x110>)
 8009980:	4293      	cmp	r3, r2
 8009982:	d013      	beq.n	80099ac <TIM_OC4_SetConfig+0xc0>
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	4a1e      	ldr	r2, [pc, #120]	@ (8009a00 <TIM_OC4_SetConfig+0x114>)
 8009988:	4293      	cmp	r3, r2
 800998a:	d00f      	beq.n	80099ac <TIM_OC4_SetConfig+0xc0>
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	4a1e      	ldr	r2, [pc, #120]	@ (8009a08 <TIM_OC4_SetConfig+0x11c>)
 8009990:	4293      	cmp	r3, r2
 8009992:	d00b      	beq.n	80099ac <TIM_OC4_SetConfig+0xc0>
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	4a1d      	ldr	r2, [pc, #116]	@ (8009a0c <TIM_OC4_SetConfig+0x120>)
 8009998:	4293      	cmp	r3, r2
 800999a:	d007      	beq.n	80099ac <TIM_OC4_SetConfig+0xc0>
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	4a1c      	ldr	r2, [pc, #112]	@ (8009a10 <TIM_OC4_SetConfig+0x124>)
 80099a0:	4293      	cmp	r3, r2
 80099a2:	d003      	beq.n	80099ac <TIM_OC4_SetConfig+0xc0>
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	4a17      	ldr	r2, [pc, #92]	@ (8009a04 <TIM_OC4_SetConfig+0x118>)
 80099a8:	4293      	cmp	r3, r2
 80099aa:	d113      	bne.n	80099d4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80099ac:	693b      	ldr	r3, [r7, #16]
 80099ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80099b2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80099b4:	693b      	ldr	r3, [r7, #16]
 80099b6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80099ba:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	695b      	ldr	r3, [r3, #20]
 80099c0:	019b      	lsls	r3, r3, #6
 80099c2:	693a      	ldr	r2, [r7, #16]
 80099c4:	4313      	orrs	r3, r2
 80099c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	699b      	ldr	r3, [r3, #24]
 80099cc:	019b      	lsls	r3, r3, #6
 80099ce:	693a      	ldr	r2, [r7, #16]
 80099d0:	4313      	orrs	r3, r2
 80099d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	693a      	ldr	r2, [r7, #16]
 80099d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	68fa      	ldr	r2, [r7, #12]
 80099de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80099e0:	683b      	ldr	r3, [r7, #0]
 80099e2:	685a      	ldr	r2, [r3, #4]
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	697a      	ldr	r2, [r7, #20]
 80099ec:	621a      	str	r2, [r3, #32]
}
 80099ee:	bf00      	nop
 80099f0:	371c      	adds	r7, #28
 80099f2:	46bd      	mov	sp, r7
 80099f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f8:	4770      	bx	lr
 80099fa:	bf00      	nop
 80099fc:	40012c00 	.word	0x40012c00
 8009a00:	40013400 	.word	0x40013400
 8009a04:	40015000 	.word	0x40015000
 8009a08:	40014000 	.word	0x40014000
 8009a0c:	40014400 	.word	0x40014400
 8009a10:	40014800 	.word	0x40014800

08009a14 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009a14:	b480      	push	{r7}
 8009a16:	b087      	sub	sp, #28
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
 8009a1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	6a1b      	ldr	r3, [r3, #32]
 8009a22:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	6a1b      	ldr	r3, [r3, #32]
 8009a28:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	685b      	ldr	r3, [r3, #4]
 8009a34:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009a42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009a48:	683b      	ldr	r3, [r7, #0]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	68fa      	ldr	r2, [r7, #12]
 8009a4e:	4313      	orrs	r3, r2
 8009a50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009a52:	693b      	ldr	r3, [r7, #16]
 8009a54:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009a58:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009a5a:	683b      	ldr	r3, [r7, #0]
 8009a5c:	689b      	ldr	r3, [r3, #8]
 8009a5e:	041b      	lsls	r3, r3, #16
 8009a60:	693a      	ldr	r2, [r7, #16]
 8009a62:	4313      	orrs	r3, r2
 8009a64:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	4a19      	ldr	r2, [pc, #100]	@ (8009ad0 <TIM_OC5_SetConfig+0xbc>)
 8009a6a:	4293      	cmp	r3, r2
 8009a6c:	d013      	beq.n	8009a96 <TIM_OC5_SetConfig+0x82>
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	4a18      	ldr	r2, [pc, #96]	@ (8009ad4 <TIM_OC5_SetConfig+0xc0>)
 8009a72:	4293      	cmp	r3, r2
 8009a74:	d00f      	beq.n	8009a96 <TIM_OC5_SetConfig+0x82>
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	4a17      	ldr	r2, [pc, #92]	@ (8009ad8 <TIM_OC5_SetConfig+0xc4>)
 8009a7a:	4293      	cmp	r3, r2
 8009a7c:	d00b      	beq.n	8009a96 <TIM_OC5_SetConfig+0x82>
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	4a16      	ldr	r2, [pc, #88]	@ (8009adc <TIM_OC5_SetConfig+0xc8>)
 8009a82:	4293      	cmp	r3, r2
 8009a84:	d007      	beq.n	8009a96 <TIM_OC5_SetConfig+0x82>
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	4a15      	ldr	r2, [pc, #84]	@ (8009ae0 <TIM_OC5_SetConfig+0xcc>)
 8009a8a:	4293      	cmp	r3, r2
 8009a8c:	d003      	beq.n	8009a96 <TIM_OC5_SetConfig+0x82>
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	4a14      	ldr	r2, [pc, #80]	@ (8009ae4 <TIM_OC5_SetConfig+0xd0>)
 8009a92:	4293      	cmp	r3, r2
 8009a94:	d109      	bne.n	8009aaa <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009a96:	697b      	ldr	r3, [r7, #20]
 8009a98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009a9c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009a9e:	683b      	ldr	r3, [r7, #0]
 8009aa0:	695b      	ldr	r3, [r3, #20]
 8009aa2:	021b      	lsls	r3, r3, #8
 8009aa4:	697a      	ldr	r2, [r7, #20]
 8009aa6:	4313      	orrs	r3, r2
 8009aa8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	697a      	ldr	r2, [r7, #20]
 8009aae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	68fa      	ldr	r2, [r7, #12]
 8009ab4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009ab6:	683b      	ldr	r3, [r7, #0]
 8009ab8:	685a      	ldr	r2, [r3, #4]
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	693a      	ldr	r2, [r7, #16]
 8009ac2:	621a      	str	r2, [r3, #32]
}
 8009ac4:	bf00      	nop
 8009ac6:	371c      	adds	r7, #28
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ace:	4770      	bx	lr
 8009ad0:	40012c00 	.word	0x40012c00
 8009ad4:	40013400 	.word	0x40013400
 8009ad8:	40014000 	.word	0x40014000
 8009adc:	40014400 	.word	0x40014400
 8009ae0:	40014800 	.word	0x40014800
 8009ae4:	40015000 	.word	0x40015000

08009ae8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009ae8:	b480      	push	{r7}
 8009aea:	b087      	sub	sp, #28
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
 8009af0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	6a1b      	ldr	r3, [r3, #32]
 8009af6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	6a1b      	ldr	r3, [r3, #32]
 8009afc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	685b      	ldr	r3, [r3, #4]
 8009b08:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009b0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009b16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009b1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009b1c:	683b      	ldr	r3, [r7, #0]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	021b      	lsls	r3, r3, #8
 8009b22:	68fa      	ldr	r2, [r7, #12]
 8009b24:	4313      	orrs	r3, r2
 8009b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009b28:	693b      	ldr	r3, [r7, #16]
 8009b2a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009b2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	689b      	ldr	r3, [r3, #8]
 8009b34:	051b      	lsls	r3, r3, #20
 8009b36:	693a      	ldr	r2, [r7, #16]
 8009b38:	4313      	orrs	r3, r2
 8009b3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	4a1a      	ldr	r2, [pc, #104]	@ (8009ba8 <TIM_OC6_SetConfig+0xc0>)
 8009b40:	4293      	cmp	r3, r2
 8009b42:	d013      	beq.n	8009b6c <TIM_OC6_SetConfig+0x84>
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	4a19      	ldr	r2, [pc, #100]	@ (8009bac <TIM_OC6_SetConfig+0xc4>)
 8009b48:	4293      	cmp	r3, r2
 8009b4a:	d00f      	beq.n	8009b6c <TIM_OC6_SetConfig+0x84>
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	4a18      	ldr	r2, [pc, #96]	@ (8009bb0 <TIM_OC6_SetConfig+0xc8>)
 8009b50:	4293      	cmp	r3, r2
 8009b52:	d00b      	beq.n	8009b6c <TIM_OC6_SetConfig+0x84>
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	4a17      	ldr	r2, [pc, #92]	@ (8009bb4 <TIM_OC6_SetConfig+0xcc>)
 8009b58:	4293      	cmp	r3, r2
 8009b5a:	d007      	beq.n	8009b6c <TIM_OC6_SetConfig+0x84>
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	4a16      	ldr	r2, [pc, #88]	@ (8009bb8 <TIM_OC6_SetConfig+0xd0>)
 8009b60:	4293      	cmp	r3, r2
 8009b62:	d003      	beq.n	8009b6c <TIM_OC6_SetConfig+0x84>
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	4a15      	ldr	r2, [pc, #84]	@ (8009bbc <TIM_OC6_SetConfig+0xd4>)
 8009b68:	4293      	cmp	r3, r2
 8009b6a:	d109      	bne.n	8009b80 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009b6c:	697b      	ldr	r3, [r7, #20]
 8009b6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009b72:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009b74:	683b      	ldr	r3, [r7, #0]
 8009b76:	695b      	ldr	r3, [r3, #20]
 8009b78:	029b      	lsls	r3, r3, #10
 8009b7a:	697a      	ldr	r2, [r7, #20]
 8009b7c:	4313      	orrs	r3, r2
 8009b7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	697a      	ldr	r2, [r7, #20]
 8009b84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	68fa      	ldr	r2, [r7, #12]
 8009b8a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009b8c:	683b      	ldr	r3, [r7, #0]
 8009b8e:	685a      	ldr	r2, [r3, #4]
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	693a      	ldr	r2, [r7, #16]
 8009b98:	621a      	str	r2, [r3, #32]
}
 8009b9a:	bf00      	nop
 8009b9c:	371c      	adds	r7, #28
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba4:	4770      	bx	lr
 8009ba6:	bf00      	nop
 8009ba8:	40012c00 	.word	0x40012c00
 8009bac:	40013400 	.word	0x40013400
 8009bb0:	40014000 	.word	0x40014000
 8009bb4:	40014400 	.word	0x40014400
 8009bb8:	40014800 	.word	0x40014800
 8009bbc:	40015000 	.word	0x40015000

08009bc0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009bc0:	b480      	push	{r7}
 8009bc2:	b087      	sub	sp, #28
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	60f8      	str	r0, [r7, #12]
 8009bc8:	60b9      	str	r1, [r7, #8]
 8009bca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	6a1b      	ldr	r3, [r3, #32]
 8009bd0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	6a1b      	ldr	r3, [r3, #32]
 8009bd6:	f023 0201 	bic.w	r2, r3, #1
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	699b      	ldr	r3, [r3, #24]
 8009be2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009be4:	693b      	ldr	r3, [r7, #16]
 8009be6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009bea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	011b      	lsls	r3, r3, #4
 8009bf0:	693a      	ldr	r2, [r7, #16]
 8009bf2:	4313      	orrs	r3, r2
 8009bf4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009bf6:	697b      	ldr	r3, [r7, #20]
 8009bf8:	f023 030a 	bic.w	r3, r3, #10
 8009bfc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009bfe:	697a      	ldr	r2, [r7, #20]
 8009c00:	68bb      	ldr	r3, [r7, #8]
 8009c02:	4313      	orrs	r3, r2
 8009c04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	693a      	ldr	r2, [r7, #16]
 8009c0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	697a      	ldr	r2, [r7, #20]
 8009c10:	621a      	str	r2, [r3, #32]
}
 8009c12:	bf00      	nop
 8009c14:	371c      	adds	r7, #28
 8009c16:	46bd      	mov	sp, r7
 8009c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1c:	4770      	bx	lr

08009c1e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009c1e:	b480      	push	{r7}
 8009c20:	b087      	sub	sp, #28
 8009c22:	af00      	add	r7, sp, #0
 8009c24:	60f8      	str	r0, [r7, #12]
 8009c26:	60b9      	str	r1, [r7, #8]
 8009c28:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	6a1b      	ldr	r3, [r3, #32]
 8009c2e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	6a1b      	ldr	r3, [r3, #32]
 8009c34:	f023 0210 	bic.w	r2, r3, #16
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	699b      	ldr	r3, [r3, #24]
 8009c40:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009c42:	693b      	ldr	r3, [r7, #16]
 8009c44:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009c48:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	031b      	lsls	r3, r3, #12
 8009c4e:	693a      	ldr	r2, [r7, #16]
 8009c50:	4313      	orrs	r3, r2
 8009c52:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009c54:	697b      	ldr	r3, [r7, #20]
 8009c56:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009c5a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009c5c:	68bb      	ldr	r3, [r7, #8]
 8009c5e:	011b      	lsls	r3, r3, #4
 8009c60:	697a      	ldr	r2, [r7, #20]
 8009c62:	4313      	orrs	r3, r2
 8009c64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	693a      	ldr	r2, [r7, #16]
 8009c6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	697a      	ldr	r2, [r7, #20]
 8009c70:	621a      	str	r2, [r3, #32]
}
 8009c72:	bf00      	nop
 8009c74:	371c      	adds	r7, #28
 8009c76:	46bd      	mov	sp, r7
 8009c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7c:	4770      	bx	lr

08009c7e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009c7e:	b480      	push	{r7}
 8009c80:	b085      	sub	sp, #20
 8009c82:	af00      	add	r7, sp, #0
 8009c84:	6078      	str	r0, [r7, #4]
 8009c86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	689b      	ldr	r3, [r3, #8]
 8009c8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009c94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009c98:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009c9a:	683a      	ldr	r2, [r7, #0]
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	4313      	orrs	r3, r2
 8009ca0:	f043 0307 	orr.w	r3, r3, #7
 8009ca4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	68fa      	ldr	r2, [r7, #12]
 8009caa:	609a      	str	r2, [r3, #8]
}
 8009cac:	bf00      	nop
 8009cae:	3714      	adds	r7, #20
 8009cb0:	46bd      	mov	sp, r7
 8009cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb6:	4770      	bx	lr

08009cb8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009cb8:	b480      	push	{r7}
 8009cba:	b087      	sub	sp, #28
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	60f8      	str	r0, [r7, #12]
 8009cc0:	60b9      	str	r1, [r7, #8]
 8009cc2:	607a      	str	r2, [r7, #4]
 8009cc4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	689b      	ldr	r3, [r3, #8]
 8009cca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009ccc:	697b      	ldr	r3, [r7, #20]
 8009cce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009cd2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009cd4:	683b      	ldr	r3, [r7, #0]
 8009cd6:	021a      	lsls	r2, r3, #8
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	431a      	orrs	r2, r3
 8009cdc:	68bb      	ldr	r3, [r7, #8]
 8009cde:	4313      	orrs	r3, r2
 8009ce0:	697a      	ldr	r2, [r7, #20]
 8009ce2:	4313      	orrs	r3, r2
 8009ce4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	697a      	ldr	r2, [r7, #20]
 8009cea:	609a      	str	r2, [r3, #8]
}
 8009cec:	bf00      	nop
 8009cee:	371c      	adds	r7, #28
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf6:	4770      	bx	lr

08009cf8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	b087      	sub	sp, #28
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	60f8      	str	r0, [r7, #12]
 8009d00:	60b9      	str	r1, [r7, #8]
 8009d02:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009d04:	68bb      	ldr	r3, [r7, #8]
 8009d06:	f003 031f 	and.w	r3, r3, #31
 8009d0a:	2201      	movs	r2, #1
 8009d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8009d10:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	6a1a      	ldr	r2, [r3, #32]
 8009d16:	697b      	ldr	r3, [r7, #20]
 8009d18:	43db      	mvns	r3, r3
 8009d1a:	401a      	ands	r2, r3
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	6a1a      	ldr	r2, [r3, #32]
 8009d24:	68bb      	ldr	r3, [r7, #8]
 8009d26:	f003 031f 	and.w	r3, r3, #31
 8009d2a:	6879      	ldr	r1, [r7, #4]
 8009d2c:	fa01 f303 	lsl.w	r3, r1, r3
 8009d30:	431a      	orrs	r2, r3
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	621a      	str	r2, [r3, #32]
}
 8009d36:	bf00      	nop
 8009d38:	371c      	adds	r7, #28
 8009d3a:	46bd      	mov	sp, r7
 8009d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d40:	4770      	bx	lr
	...

08009d44 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8009d44:	b480      	push	{r7}
 8009d46:	b083      	sub	sp, #12
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	4a26      	ldr	r2, [pc, #152]	@ (8009de8 <TIM_ResetCallback+0xa4>)
 8009d50:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	4a25      	ldr	r2, [pc, #148]	@ (8009dec <TIM_ResetCallback+0xa8>)
 8009d58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	4a24      	ldr	r2, [pc, #144]	@ (8009df0 <TIM_ResetCallback+0xac>)
 8009d60:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	4a23      	ldr	r2, [pc, #140]	@ (8009df4 <TIM_ResetCallback+0xb0>)
 8009d68:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	4a22      	ldr	r2, [pc, #136]	@ (8009df8 <TIM_ResetCallback+0xb4>)
 8009d70:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	4a21      	ldr	r2, [pc, #132]	@ (8009dfc <TIM_ResetCallback+0xb8>)
 8009d78:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	4a20      	ldr	r2, [pc, #128]	@ (8009e00 <TIM_ResetCallback+0xbc>)
 8009d80:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	4a1f      	ldr	r2, [pc, #124]	@ (8009e04 <TIM_ResetCallback+0xc0>)
 8009d88:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	4a1e      	ldr	r2, [pc, #120]	@ (8009e08 <TIM_ResetCallback+0xc4>)
 8009d90:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	4a1d      	ldr	r2, [pc, #116]	@ (8009e0c <TIM_ResetCallback+0xc8>)
 8009d98:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	4a1c      	ldr	r2, [pc, #112]	@ (8009e10 <TIM_ResetCallback+0xcc>)
 8009da0:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	4a1b      	ldr	r2, [pc, #108]	@ (8009e14 <TIM_ResetCallback+0xd0>)
 8009da8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	4a1a      	ldr	r2, [pc, #104]	@ (8009e18 <TIM_ResetCallback+0xd4>)
 8009db0:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	4a19      	ldr	r2, [pc, #100]	@ (8009e1c <TIM_ResetCallback+0xd8>)
 8009db8:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	4a18      	ldr	r2, [pc, #96]	@ (8009e20 <TIM_ResetCallback+0xdc>)
 8009dc0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	4a17      	ldr	r2, [pc, #92]	@ (8009e24 <TIM_ResetCallback+0xe0>)
 8009dc8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	4a16      	ldr	r2, [pc, #88]	@ (8009e28 <TIM_ResetCallback+0xe4>)
 8009dd0:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	4a15      	ldr	r2, [pc, #84]	@ (8009e2c <TIM_ResetCallback+0xe8>)
 8009dd8:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8009ddc:	bf00      	nop
 8009dde:	370c      	adds	r7, #12
 8009de0:	46bd      	mov	sp, r7
 8009de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de6:	4770      	bx	lr
 8009de8:	08004169 	.word	0x08004169
 8009dec:	08009091 	.word	0x08009091
 8009df0:	08009109 	.word	0x08009109
 8009df4:	0800911d 	.word	0x0800911d
 8009df8:	080090b9 	.word	0x080090b9
 8009dfc:	080090cd 	.word	0x080090cd
 8009e00:	080090a5 	.word	0x080090a5
 8009e04:	080090e1 	.word	0x080090e1
 8009e08:	080090f5 	.word	0x080090f5
 8009e0c:	08009131 	.word	0x08009131
 8009e10:	08009f5d 	.word	0x08009f5d
 8009e14:	08009f71 	.word	0x08009f71
 8009e18:	08009f85 	.word	0x08009f85
 8009e1c:	08009f99 	.word	0x08009f99
 8009e20:	08009fad 	.word	0x08009fad
 8009e24:	08009fc1 	.word	0x08009fc1
 8009e28:	08009fd5 	.word	0x08009fd5
 8009e2c:	08009fe9 	.word	0x08009fe9

08009e30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009e30:	b480      	push	{r7}
 8009e32:	b085      	sub	sp, #20
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
 8009e38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009e40:	2b01      	cmp	r3, #1
 8009e42:	d101      	bne.n	8009e48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009e44:	2302      	movs	r3, #2
 8009e46:	e074      	b.n	8009f32 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	2201      	movs	r2, #1
 8009e4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	2202      	movs	r2, #2
 8009e54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	685b      	ldr	r3, [r3, #4]
 8009e5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	689b      	ldr	r3, [r3, #8]
 8009e66:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	4a34      	ldr	r2, [pc, #208]	@ (8009f40 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009e6e:	4293      	cmp	r3, r2
 8009e70:	d009      	beq.n	8009e86 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	4a33      	ldr	r2, [pc, #204]	@ (8009f44 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009e78:	4293      	cmp	r3, r2
 8009e7a:	d004      	beq.n	8009e86 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	4a31      	ldr	r2, [pc, #196]	@ (8009f48 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009e82:	4293      	cmp	r3, r2
 8009e84:	d108      	bne.n	8009e98 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009e8c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009e8e:	683b      	ldr	r3, [r7, #0]
 8009e90:	685b      	ldr	r3, [r3, #4]
 8009e92:	68fa      	ldr	r2, [r7, #12]
 8009e94:	4313      	orrs	r3, r2
 8009e96:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009e9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ea2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009ea4:	683b      	ldr	r3, [r7, #0]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	68fa      	ldr	r2, [r7, #12]
 8009eaa:	4313      	orrs	r3, r2
 8009eac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	68fa      	ldr	r2, [r7, #12]
 8009eb4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	4a21      	ldr	r2, [pc, #132]	@ (8009f40 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009ebc:	4293      	cmp	r3, r2
 8009ebe:	d022      	beq.n	8009f06 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ec8:	d01d      	beq.n	8009f06 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	4a1f      	ldr	r2, [pc, #124]	@ (8009f4c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8009ed0:	4293      	cmp	r3, r2
 8009ed2:	d018      	beq.n	8009f06 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	4a1d      	ldr	r2, [pc, #116]	@ (8009f50 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8009eda:	4293      	cmp	r3, r2
 8009edc:	d013      	beq.n	8009f06 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	4a1c      	ldr	r2, [pc, #112]	@ (8009f54 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8009ee4:	4293      	cmp	r3, r2
 8009ee6:	d00e      	beq.n	8009f06 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	4a15      	ldr	r2, [pc, #84]	@ (8009f44 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009eee:	4293      	cmp	r3, r2
 8009ef0:	d009      	beq.n	8009f06 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	4a18      	ldr	r2, [pc, #96]	@ (8009f58 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8009ef8:	4293      	cmp	r3, r2
 8009efa:	d004      	beq.n	8009f06 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	4a11      	ldr	r2, [pc, #68]	@ (8009f48 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009f02:	4293      	cmp	r3, r2
 8009f04:	d10c      	bne.n	8009f20 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009f06:	68bb      	ldr	r3, [r7, #8]
 8009f08:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009f0c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009f0e:	683b      	ldr	r3, [r7, #0]
 8009f10:	689b      	ldr	r3, [r3, #8]
 8009f12:	68ba      	ldr	r2, [r7, #8]
 8009f14:	4313      	orrs	r3, r2
 8009f16:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	68ba      	ldr	r2, [r7, #8]
 8009f1e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	2201      	movs	r2, #1
 8009f24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009f30:	2300      	movs	r3, #0
}
 8009f32:	4618      	mov	r0, r3
 8009f34:	3714      	adds	r7, #20
 8009f36:	46bd      	mov	sp, r7
 8009f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3c:	4770      	bx	lr
 8009f3e:	bf00      	nop
 8009f40:	40012c00 	.word	0x40012c00
 8009f44:	40013400 	.word	0x40013400
 8009f48:	40015000 	.word	0x40015000
 8009f4c:	40000400 	.word	0x40000400
 8009f50:	40000800 	.word	0x40000800
 8009f54:	40000c00 	.word	0x40000c00
 8009f58:	40014000 	.word	0x40014000

08009f5c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009f5c:	b480      	push	{r7}
 8009f5e:	b083      	sub	sp, #12
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009f64:	bf00      	nop
 8009f66:	370c      	adds	r7, #12
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6e:	4770      	bx	lr

08009f70 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009f70:	b480      	push	{r7}
 8009f72:	b083      	sub	sp, #12
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8009f78:	bf00      	nop
 8009f7a:	370c      	adds	r7, #12
 8009f7c:	46bd      	mov	sp, r7
 8009f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f82:	4770      	bx	lr

08009f84 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009f84:	b480      	push	{r7}
 8009f86:	b083      	sub	sp, #12
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009f8c:	bf00      	nop
 8009f8e:	370c      	adds	r7, #12
 8009f90:	46bd      	mov	sp, r7
 8009f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f96:	4770      	bx	lr

08009f98 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009f98:	b480      	push	{r7}
 8009f9a:	b083      	sub	sp, #12
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009fa0:	bf00      	nop
 8009fa2:	370c      	adds	r7, #12
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009faa:	4770      	bx	lr

08009fac <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8009fac:	b480      	push	{r7}
 8009fae:	b083      	sub	sp, #12
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8009fb4:	bf00      	nop
 8009fb6:	370c      	adds	r7, #12
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbe:	4770      	bx	lr

08009fc0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8009fc0:	b480      	push	{r7}
 8009fc2:	b083      	sub	sp, #12
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8009fc8:	bf00      	nop
 8009fca:	370c      	adds	r7, #12
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd2:	4770      	bx	lr

08009fd4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8009fd4:	b480      	push	{r7}
 8009fd6:	b083      	sub	sp, #12
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8009fdc:	bf00      	nop
 8009fde:	370c      	adds	r7, #12
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe6:	4770      	bx	lr

08009fe8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8009fe8:	b480      	push	{r7}
 8009fea:	b083      	sub	sp, #12
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8009ff0:	bf00      	nop
 8009ff2:	370c      	adds	r7, #12
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffa:	4770      	bx	lr

08009ffc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b082      	sub	sp, #8
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	2b00      	cmp	r3, #0
 800a008:	d101      	bne.n	800a00e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a00a:	2301      	movs	r3, #1
 800a00c:	e050      	b.n	800a0b0 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a014:	2b00      	cmp	r3, #0
 800a016:	d114      	bne.n	800a042 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2200      	movs	r2, #0
 800a01c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800a020:	6878      	ldr	r0, [r7, #4]
 800a022:	f000 fdc5 	bl	800abb0 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d103      	bne.n	800a038 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	4a21      	ldr	r2, [pc, #132]	@ (800a0b8 <HAL_UART_Init+0xbc>)
 800a034:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800a03e:	6878      	ldr	r0, [r7, #4]
 800a040:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	2224      	movs	r2, #36	@ 0x24
 800a046:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	681a      	ldr	r2, [r3, #0]
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	f022 0201 	bic.w	r2, r2, #1
 800a058:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d002      	beq.n	800a068 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 800a062:	6878      	ldr	r0, [r7, #4]
 800a064:	f001 f8f2 	bl	800b24c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f000 fdf3 	bl	800ac54 <UART_SetConfig>
 800a06e:	4603      	mov	r3, r0
 800a070:	2b01      	cmp	r3, #1
 800a072:	d101      	bne.n	800a078 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 800a074:	2301      	movs	r3, #1
 800a076:	e01b      	b.n	800a0b0 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	685a      	ldr	r2, [r3, #4]
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a086:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	689a      	ldr	r2, [r3, #8]
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a096:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	681a      	ldr	r2, [r3, #0]
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	f042 0201 	orr.w	r2, r2, #1
 800a0a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a0a8:	6878      	ldr	r0, [r7, #4]
 800a0aa:	f001 f971 	bl	800b390 <UART_CheckIdleState>
 800a0ae:	4603      	mov	r3, r0
}
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	3708      	adds	r7, #8
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	bd80      	pop	{r7, pc}
 800a0b8:	080045b5 	.word	0x080045b5

0800a0bc <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 800a0bc:	b480      	push	{r7}
 800a0be:	b087      	sub	sp, #28
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	60f8      	str	r0, [r7, #12]
 800a0c4:	460b      	mov	r3, r1
 800a0c6:	607a      	str	r2, [r7, #4]
 800a0c8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d109      	bne.n	800a0e8 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0da:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 800a0e4:	2301      	movs	r3, #1
 800a0e6:	e09c      	b.n	800a222 <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0ee:	2b20      	cmp	r3, #32
 800a0f0:	d16c      	bne.n	800a1cc <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 800a0f2:	7afb      	ldrb	r3, [r7, #11]
 800a0f4:	2b0c      	cmp	r3, #12
 800a0f6:	d85e      	bhi.n	800a1b6 <HAL_UART_RegisterCallback+0xfa>
 800a0f8:	a201      	add	r2, pc, #4	@ (adr r2, 800a100 <HAL_UART_RegisterCallback+0x44>)
 800a0fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0fe:	bf00      	nop
 800a100:	0800a135 	.word	0x0800a135
 800a104:	0800a13f 	.word	0x0800a13f
 800a108:	0800a149 	.word	0x0800a149
 800a10c:	0800a153 	.word	0x0800a153
 800a110:	0800a15d 	.word	0x0800a15d
 800a114:	0800a167 	.word	0x0800a167
 800a118:	0800a171 	.word	0x0800a171
 800a11c:	0800a17b 	.word	0x0800a17b
 800a120:	0800a185 	.word	0x0800a185
 800a124:	0800a18f 	.word	0x0800a18f
 800a128:	0800a199 	.word	0x0800a199
 800a12c:	0800a1a3 	.word	0x0800a1a3
 800a130:	0800a1ad 	.word	0x0800a1ad
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	687a      	ldr	r2, [r7, #4]
 800a138:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800a13c:	e070      	b.n	800a220 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	687a      	ldr	r2, [r7, #4]
 800a142:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800a146:	e06b      	b.n	800a220 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	687a      	ldr	r2, [r7, #4]
 800a14c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800a150:	e066      	b.n	800a220 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	687a      	ldr	r2, [r7, #4]
 800a156:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800a15a:	e061      	b.n	800a220 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	687a      	ldr	r2, [r7, #4]
 800a160:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800a164:	e05c      	b.n	800a220 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	687a      	ldr	r2, [r7, #4]
 800a16a:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800a16e:	e057      	b.n	800a220 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	687a      	ldr	r2, [r7, #4]
 800a174:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800a178:	e052      	b.n	800a220 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	687a      	ldr	r2, [r7, #4]
 800a17e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800a182:	e04d      	b.n	800a220 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	687a      	ldr	r2, [r7, #4]
 800a188:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800a18c:	e048      	b.n	800a220 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	687a      	ldr	r2, [r7, #4]
 800a192:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800a196:	e043      	b.n	800a220 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	687a      	ldr	r2, [r7, #4]
 800a19c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800a1a0:	e03e      	b.n	800a220 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	687a      	ldr	r2, [r7, #4]
 800a1a6:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800a1aa:	e039      	b.n	800a220 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	687a      	ldr	r2, [r7, #4]
 800a1b0:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800a1b4:	e034      	b.n	800a220 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1bc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800a1c6:	2301      	movs	r3, #1
 800a1c8:	75fb      	strb	r3, [r7, #23]
        break;
 800a1ca:	e029      	b.n	800a220 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d11a      	bne.n	800a20c <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 800a1d6:	7afb      	ldrb	r3, [r7, #11]
 800a1d8:	2b0b      	cmp	r3, #11
 800a1da:	d002      	beq.n	800a1e2 <HAL_UART_RegisterCallback+0x126>
 800a1dc:	2b0c      	cmp	r3, #12
 800a1de:	d005      	beq.n	800a1ec <HAL_UART_RegisterCallback+0x130>
 800a1e0:	e009      	b.n	800a1f6 <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	687a      	ldr	r2, [r7, #4]
 800a1e6:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800a1ea:	e019      	b.n	800a220 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	687a      	ldr	r2, [r7, #4]
 800a1f0:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800a1f4:	e014      	b.n	800a220 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1fc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800a206:	2301      	movs	r3, #1
 800a208:	75fb      	strb	r3, [r7, #23]
        break;
 800a20a:	e009      	b.n	800a220 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a212:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 800a21c:	2301      	movs	r3, #1
 800a21e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800a220:	7dfb      	ldrb	r3, [r7, #23]
}
 800a222:	4618      	mov	r0, r3
 800a224:	371c      	adds	r7, #28
 800a226:	46bd      	mov	sp, r7
 800a228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22c:	4770      	bx	lr
 800a22e:	bf00      	nop

0800a230 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a230:	b580      	push	{r7, lr}
 800a232:	b08a      	sub	sp, #40	@ 0x28
 800a234:	af00      	add	r7, sp, #0
 800a236:	60f8      	str	r0, [r7, #12]
 800a238:	60b9      	str	r1, [r7, #8]
 800a23a:	4613      	mov	r3, r2
 800a23c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a244:	2b20      	cmp	r3, #32
 800a246:	d167      	bne.n	800a318 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800a248:	68bb      	ldr	r3, [r7, #8]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d002      	beq.n	800a254 <HAL_UART_Transmit_DMA+0x24>
 800a24e:	88fb      	ldrh	r3, [r7, #6]
 800a250:	2b00      	cmp	r3, #0
 800a252:	d101      	bne.n	800a258 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800a254:	2301      	movs	r3, #1
 800a256:	e060      	b.n	800a31a <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	68ba      	ldr	r2, [r7, #8]
 800a25c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	88fa      	ldrh	r2, [r7, #6]
 800a262:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	88fa      	ldrh	r2, [r7, #6]
 800a26a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	2200      	movs	r2, #0
 800a272:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	2221      	movs	r2, #33	@ 0x21
 800a27a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a282:	2b00      	cmp	r3, #0
 800a284:	d028      	beq.n	800a2d8 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a28a:	4a26      	ldr	r2, [pc, #152]	@ (800a324 <HAL_UART_Transmit_DMA+0xf4>)
 800a28c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a292:	4a25      	ldr	r2, [pc, #148]	@ (800a328 <HAL_UART_Transmit_DMA+0xf8>)
 800a294:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a29a:	4a24      	ldr	r2, [pc, #144]	@ (800a32c <HAL_UART_Transmit_DMA+0xfc>)
 800a29c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a2ae:	4619      	mov	r1, r3
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	3328      	adds	r3, #40	@ 0x28
 800a2b6:	461a      	mov	r2, r3
 800a2b8:	88fb      	ldrh	r3, [r7, #6]
 800a2ba:	f7fc f9a3 	bl	8006604 <HAL_DMA_Start_IT>
 800a2be:	4603      	mov	r3, r0
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d009      	beq.n	800a2d8 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	2210      	movs	r2, #16
 800a2c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	2220      	movs	r2, #32
 800a2d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800a2d4:	2301      	movs	r3, #1
 800a2d6:	e020      	b.n	800a31a <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	2240      	movs	r2, #64	@ 0x40
 800a2de:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	3308      	adds	r3, #8
 800a2e6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2e8:	697b      	ldr	r3, [r7, #20]
 800a2ea:	e853 3f00 	ldrex	r3, [r3]
 800a2ee:	613b      	str	r3, [r7, #16]
   return(result);
 800a2f0:	693b      	ldr	r3, [r7, #16]
 800a2f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a2f6:	627b      	str	r3, [r7, #36]	@ 0x24
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	3308      	adds	r3, #8
 800a2fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a300:	623a      	str	r2, [r7, #32]
 800a302:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a304:	69f9      	ldr	r1, [r7, #28]
 800a306:	6a3a      	ldr	r2, [r7, #32]
 800a308:	e841 2300 	strex	r3, r2, [r1]
 800a30c:	61bb      	str	r3, [r7, #24]
   return(result);
 800a30e:	69bb      	ldr	r3, [r7, #24]
 800a310:	2b00      	cmp	r3, #0
 800a312:	d1e5      	bne.n	800a2e0 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800a314:	2300      	movs	r3, #0
 800a316:	e000      	b.n	800a31a <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800a318:	2302      	movs	r3, #2
  }
}
 800a31a:	4618      	mov	r0, r3
 800a31c:	3728      	adds	r7, #40	@ 0x28
 800a31e:	46bd      	mov	sp, r7
 800a320:	bd80      	pop	{r7, pc}
 800a322:	bf00      	nop
 800a324:	0800b85b 	.word	0x0800b85b
 800a328:	0800b8f9 	.word	0x0800b8f9
 800a32c:	0800ba93 	.word	0x0800ba93

0800a330 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a330:	b580      	push	{r7, lr}
 800a332:	b08a      	sub	sp, #40	@ 0x28
 800a334:	af00      	add	r7, sp, #0
 800a336:	60f8      	str	r0, [r7, #12]
 800a338:	60b9      	str	r1, [r7, #8]
 800a33a:	4613      	mov	r3, r2
 800a33c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a344:	2b20      	cmp	r3, #32
 800a346:	d137      	bne.n	800a3b8 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800a348:	68bb      	ldr	r3, [r7, #8]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d002      	beq.n	800a354 <HAL_UART_Receive_DMA+0x24>
 800a34e:	88fb      	ldrh	r3, [r7, #6]
 800a350:	2b00      	cmp	r3, #0
 800a352:	d101      	bne.n	800a358 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800a354:	2301      	movs	r3, #1
 800a356:	e030      	b.n	800a3ba <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	2200      	movs	r2, #0
 800a35c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	4a18      	ldr	r2, [pc, #96]	@ (800a3c4 <HAL_UART_Receive_DMA+0x94>)
 800a364:	4293      	cmp	r3, r2
 800a366:	d01f      	beq.n	800a3a8 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	685b      	ldr	r3, [r3, #4]
 800a36e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a372:	2b00      	cmp	r3, #0
 800a374:	d018      	beq.n	800a3a8 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a37c:	697b      	ldr	r3, [r7, #20]
 800a37e:	e853 3f00 	ldrex	r3, [r3]
 800a382:	613b      	str	r3, [r7, #16]
   return(result);
 800a384:	693b      	ldr	r3, [r7, #16]
 800a386:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a38a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	461a      	mov	r2, r3
 800a392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a394:	623b      	str	r3, [r7, #32]
 800a396:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a398:	69f9      	ldr	r1, [r7, #28]
 800a39a:	6a3a      	ldr	r2, [r7, #32]
 800a39c:	e841 2300 	strex	r3, r2, [r1]
 800a3a0:	61bb      	str	r3, [r7, #24]
   return(result);
 800a3a2:	69bb      	ldr	r3, [r7, #24]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d1e6      	bne.n	800a376 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800a3a8:	88fb      	ldrh	r3, [r7, #6]
 800a3aa:	461a      	mov	r2, r3
 800a3ac:	68b9      	ldr	r1, [r7, #8]
 800a3ae:	68f8      	ldr	r0, [r7, #12]
 800a3b0:	f001 f906 	bl	800b5c0 <UART_Start_Receive_DMA>
 800a3b4:	4603      	mov	r3, r0
 800a3b6:	e000      	b.n	800a3ba <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a3b8:	2302      	movs	r3, #2
  }
}
 800a3ba:	4618      	mov	r0, r3
 800a3bc:	3728      	adds	r7, #40	@ 0x28
 800a3be:	46bd      	mov	sp, r7
 800a3c0:	bd80      	pop	{r7, pc}
 800a3c2:	bf00      	nop
 800a3c4:	40008000 	.word	0x40008000

0800a3c8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b0ba      	sub	sp, #232	@ 0xe8
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	69db      	ldr	r3, [r3, #28]
 800a3d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	689b      	ldr	r3, [r3, #8]
 800a3ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a3ee:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a3f2:	f640 030f 	movw	r3, #2063	@ 0x80f
 800a3f6:	4013      	ands	r3, r2
 800a3f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800a3fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a400:	2b00      	cmp	r3, #0
 800a402:	d11b      	bne.n	800a43c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a404:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a408:	f003 0320 	and.w	r3, r3, #32
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d015      	beq.n	800a43c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a410:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a414:	f003 0320 	and.w	r3, r3, #32
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d105      	bne.n	800a428 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a41c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a420:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a424:	2b00      	cmp	r3, #0
 800a426:	d009      	beq.n	800a43c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	f000 82f3 	beq.w	800aa18 <HAL_UART_IRQHandler+0x650>
      {
        huart->RxISR(huart);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a436:	6878      	ldr	r0, [r7, #4]
 800a438:	4798      	blx	r3
      }
      return;
 800a43a:	e2ed      	b.n	800aa18 <HAL_UART_IRQHandler+0x650>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a43c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a440:	2b00      	cmp	r3, #0
 800a442:	f000 8129 	beq.w	800a698 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a446:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a44a:	4b90      	ldr	r3, [pc, #576]	@ (800a68c <HAL_UART_IRQHandler+0x2c4>)
 800a44c:	4013      	ands	r3, r2
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d106      	bne.n	800a460 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a452:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800a456:	4b8e      	ldr	r3, [pc, #568]	@ (800a690 <HAL_UART_IRQHandler+0x2c8>)
 800a458:	4013      	ands	r3, r2
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	f000 811c 	beq.w	800a698 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a460:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a464:	f003 0301 	and.w	r3, r3, #1
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d011      	beq.n	800a490 <HAL_UART_IRQHandler+0xc8>
 800a46c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a470:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a474:	2b00      	cmp	r3, #0
 800a476:	d00b      	beq.n	800a490 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	2201      	movs	r2, #1
 800a47e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a486:	f043 0201 	orr.w	r2, r3, #1
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a490:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a494:	f003 0302 	and.w	r3, r3, #2
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d011      	beq.n	800a4c0 <HAL_UART_IRQHandler+0xf8>
 800a49c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a4a0:	f003 0301 	and.w	r3, r3, #1
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d00b      	beq.n	800a4c0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	2202      	movs	r2, #2
 800a4ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a4b6:	f043 0204 	orr.w	r2, r3, #4
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a4c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a4c4:	f003 0304 	and.w	r3, r3, #4
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d011      	beq.n	800a4f0 <HAL_UART_IRQHandler+0x128>
 800a4cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a4d0:	f003 0301 	and.w	r3, r3, #1
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d00b      	beq.n	800a4f0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	2204      	movs	r2, #4
 800a4de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a4e6:	f043 0202 	orr.w	r2, r3, #2
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a4f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a4f4:	f003 0308 	and.w	r3, r3, #8
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d017      	beq.n	800a52c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a4fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a500:	f003 0320 	and.w	r3, r3, #32
 800a504:	2b00      	cmp	r3, #0
 800a506:	d105      	bne.n	800a514 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a508:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a50c:	4b5f      	ldr	r3, [pc, #380]	@ (800a68c <HAL_UART_IRQHandler+0x2c4>)
 800a50e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a510:	2b00      	cmp	r3, #0
 800a512:	d00b      	beq.n	800a52c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	2208      	movs	r2, #8
 800a51a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a522:	f043 0208 	orr.w	r2, r3, #8
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a52c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a530:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a534:	2b00      	cmp	r3, #0
 800a536:	d012      	beq.n	800a55e <HAL_UART_IRQHandler+0x196>
 800a538:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a53c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a540:	2b00      	cmp	r3, #0
 800a542:	d00c      	beq.n	800a55e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a54c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a554:	f043 0220 	orr.w	r2, r3, #32
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a564:	2b00      	cmp	r3, #0
 800a566:	f000 8259 	beq.w	800aa1c <HAL_UART_IRQHandler+0x654>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a56a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a56e:	f003 0320 	and.w	r3, r3, #32
 800a572:	2b00      	cmp	r3, #0
 800a574:	d013      	beq.n	800a59e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a576:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a57a:	f003 0320 	and.w	r3, r3, #32
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d105      	bne.n	800a58e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a582:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a586:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d007      	beq.n	800a59e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a592:	2b00      	cmp	r3, #0
 800a594:	d003      	beq.n	800a59e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a59a:	6878      	ldr	r0, [r7, #4]
 800a59c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a5a4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	689b      	ldr	r3, [r3, #8]
 800a5ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5b2:	2b40      	cmp	r3, #64	@ 0x40
 800a5b4:	d005      	beq.n	800a5c2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a5b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a5ba:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d058      	beq.n	800a674 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a5c2:	6878      	ldr	r0, [r7, #4]
 800a5c4:	f001 f8e3 	bl	800b78e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	689b      	ldr	r3, [r3, #8]
 800a5ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5d2:	2b40      	cmp	r3, #64	@ 0x40
 800a5d4:	d148      	bne.n	800a668 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	3308      	adds	r3, #8
 800a5dc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a5e4:	e853 3f00 	ldrex	r3, [r3]
 800a5e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a5ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a5f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a5f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	3308      	adds	r3, #8
 800a5fe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a602:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a606:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a60a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a60e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a612:	e841 2300 	strex	r3, r2, [r1]
 800a616:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a61a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d1d9      	bne.n	800a5d6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d017      	beq.n	800a65c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a632:	4a18      	ldr	r2, [pc, #96]	@ (800a694 <HAL_UART_IRQHandler+0x2cc>)
 800a634:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a63c:	4618      	mov	r0, r3
 800a63e:	f7fc f8b5 	bl	80067ac <HAL_DMA_Abort_IT>
 800a642:	4603      	mov	r3, r0
 800a644:	2b00      	cmp	r3, #0
 800a646:	d01f      	beq.n	800a688 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a64e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a650:	687a      	ldr	r2, [r7, #4]
 800a652:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800a656:	4610      	mov	r0, r2
 800a658:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a65a:	e015      	b.n	800a688 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a662:	6878      	ldr	r0, [r7, #4]
 800a664:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a666:	e00f      	b.n	800a688 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a66e:	6878      	ldr	r0, [r7, #4]
 800a670:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a672:	e009      	b.n	800a688 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a67a:	6878      	ldr	r0, [r7, #4]
 800a67c:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	2200      	movs	r2, #0
 800a682:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800a686:	e1c9      	b.n	800aa1c <HAL_UART_IRQHandler+0x654>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a688:	bf00      	nop
    return;
 800a68a:	e1c7      	b.n	800aa1c <HAL_UART_IRQHandler+0x654>
 800a68c:	10000001 	.word	0x10000001
 800a690:	04000120 	.word	0x04000120
 800a694:	0800bb17 	.word	0x0800bb17

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a69c:	2b01      	cmp	r3, #1
 800a69e:	f040 8157 	bne.w	800a950 <HAL_UART_IRQHandler+0x588>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a6a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a6a6:	f003 0310 	and.w	r3, r3, #16
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	f000 8150 	beq.w	800a950 <HAL_UART_IRQHandler+0x588>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a6b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a6b4:	f003 0310 	and.w	r3, r3, #16
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	f000 8149 	beq.w	800a950 <HAL_UART_IRQHandler+0x588>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	2210      	movs	r2, #16
 800a6c4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	689b      	ldr	r3, [r3, #8]
 800a6cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6d0:	2b40      	cmp	r3, #64	@ 0x40
 800a6d2:	f040 80bd 	bne.w	800a850 <HAL_UART_IRQHandler+0x488>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	685b      	ldr	r3, [r3, #4]
 800a6e0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a6e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	f000 8199 	beq.w	800aa20 <HAL_UART_IRQHandler+0x658>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a6f4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a6f8:	429a      	cmp	r2, r3
 800a6fa:	f080 8191 	bcs.w	800aa20 <HAL_UART_IRQHandler+0x658>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a704:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	f003 0320 	and.w	r3, r3, #32
 800a716:	2b00      	cmp	r3, #0
 800a718:	f040 8087 	bne.w	800a82a <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a724:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a728:	e853 3f00 	ldrex	r3, [r3]
 800a72c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a730:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a734:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a738:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	461a      	mov	r2, r3
 800a742:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a746:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a74a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a74e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a752:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a756:	e841 2300 	strex	r3, r2, [r1]
 800a75a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a75e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a762:	2b00      	cmp	r3, #0
 800a764:	d1da      	bne.n	800a71c <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	3308      	adds	r3, #8
 800a76c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a76e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a770:	e853 3f00 	ldrex	r3, [r3]
 800a774:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a776:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a778:	f023 0301 	bic.w	r3, r3, #1
 800a77c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	3308      	adds	r3, #8
 800a786:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a78a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a78e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a790:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a792:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a796:	e841 2300 	strex	r3, r2, [r1]
 800a79a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a79c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d1e1      	bne.n	800a766 <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	3308      	adds	r3, #8
 800a7a8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a7ac:	e853 3f00 	ldrex	r3, [r3]
 800a7b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a7b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a7b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a7b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	3308      	adds	r3, #8
 800a7c2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a7c6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a7c8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7ca:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a7cc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a7ce:	e841 2300 	strex	r3, r2, [r1]
 800a7d2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a7d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d1e3      	bne.n	800a7a2 <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	2220      	movs	r2, #32
 800a7de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a7f0:	e853 3f00 	ldrex	r3, [r3]
 800a7f4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a7f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a7f8:	f023 0310 	bic.w	r3, r3, #16
 800a7fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	461a      	mov	r2, r3
 800a806:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a80a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a80c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a80e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a810:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a812:	e841 2300 	strex	r3, r2, [r1]
 800a816:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a818:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d1e4      	bne.n	800a7e8 <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a824:	4618      	mov	r0, r3
 800a826:	f7fb ff68 	bl	80066fa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	2202      	movs	r2, #2
 800a82e:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a836:	687a      	ldr	r2, [r7, #4]
 800a838:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 800a83c:	687a      	ldr	r2, [r7, #4]
 800a83e:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 800a842:	b292      	uxth	r2, r2
 800a844:	1a8a      	subs	r2, r1, r2
 800a846:	b292      	uxth	r2, r2
 800a848:	4611      	mov	r1, r2
 800a84a:	6878      	ldr	r0, [r7, #4]
 800a84c:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a84e:	e0e7      	b.n	800aa20 <HAL_UART_IRQHandler+0x658>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a85c:	b29b      	uxth	r3, r3
 800a85e:	1ad3      	subs	r3, r2, r3
 800a860:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a86a:	b29b      	uxth	r3, r3
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	f000 80d9 	beq.w	800aa24 <HAL_UART_IRQHandler+0x65c>
          && (nb_rx_data > 0U))
 800a872:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a876:	2b00      	cmp	r3, #0
 800a878:	f000 80d4 	beq.w	800aa24 <HAL_UART_IRQHandler+0x65c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a884:	e853 3f00 	ldrex	r3, [r3]
 800a888:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a88a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a88c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a890:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	461a      	mov	r2, r3
 800a89a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a89e:	647b      	str	r3, [r7, #68]	@ 0x44
 800a8a0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8a2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a8a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a8a6:	e841 2300 	strex	r3, r2, [r1]
 800a8aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a8ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d1e4      	bne.n	800a87c <HAL_UART_IRQHandler+0x4b4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	3308      	adds	r3, #8
 800a8b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8bc:	e853 3f00 	ldrex	r3, [r3]
 800a8c0:	623b      	str	r3, [r7, #32]
   return(result);
 800a8c2:	6a3b      	ldr	r3, [r7, #32]
 800a8c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a8c8:	f023 0301 	bic.w	r3, r3, #1
 800a8cc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	3308      	adds	r3, #8
 800a8d6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a8da:	633a      	str	r2, [r7, #48]	@ 0x30
 800a8dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a8e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a8e2:	e841 2300 	strex	r3, r2, [r1]
 800a8e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a8e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d1e1      	bne.n	800a8b2 <HAL_UART_IRQHandler+0x4ea>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	2220      	movs	r2, #32
 800a8f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	2200      	movs	r2, #0
 800a900:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a908:	693b      	ldr	r3, [r7, #16]
 800a90a:	e853 3f00 	ldrex	r3, [r3]
 800a90e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	f023 0310 	bic.w	r3, r3, #16
 800a916:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	461a      	mov	r2, r3
 800a920:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a924:	61fb      	str	r3, [r7, #28]
 800a926:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a928:	69b9      	ldr	r1, [r7, #24]
 800a92a:	69fa      	ldr	r2, [r7, #28]
 800a92c:	e841 2300 	strex	r3, r2, [r1]
 800a930:	617b      	str	r3, [r7, #20]
   return(result);
 800a932:	697b      	ldr	r3, [r7, #20]
 800a934:	2b00      	cmp	r3, #0
 800a936:	d1e4      	bne.n	800a902 <HAL_UART_IRQHandler+0x53a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	2202      	movs	r2, #2
 800a93c:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a944:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 800a948:	4611      	mov	r1, r2
 800a94a:	6878      	ldr	r0, [r7, #4]
 800a94c:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a94e:	e069      	b.n	800aa24 <HAL_UART_IRQHandler+0x65c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a950:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a954:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d010      	beq.n	800a97e <HAL_UART_IRQHandler+0x5b6>
 800a95c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a960:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a964:	2b00      	cmp	r3, #0
 800a966:	d00a      	beq.n	800a97e <HAL_UART_IRQHandler+0x5b6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a970:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a978:	6878      	ldr	r0, [r7, #4]
 800a97a:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a97c:	e055      	b.n	800aa2a <HAL_UART_IRQHandler+0x662>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a97e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a982:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a986:	2b00      	cmp	r3, #0
 800a988:	d014      	beq.n	800a9b4 <HAL_UART_IRQHandler+0x5ec>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a98a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a98e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a992:	2b00      	cmp	r3, #0
 800a994:	d105      	bne.n	800a9a2 <HAL_UART_IRQHandler+0x5da>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a996:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a99a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d008      	beq.n	800a9b4 <HAL_UART_IRQHandler+0x5ec>
  {
    if (huart->TxISR != NULL)
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d03e      	beq.n	800aa28 <HAL_UART_IRQHandler+0x660>
    {
      huart->TxISR(huart);
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a9ae:	6878      	ldr	r0, [r7, #4]
 800a9b0:	4798      	blx	r3
    }
    return;
 800a9b2:	e039      	b.n	800aa28 <HAL_UART_IRQHandler+0x660>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a9b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a9b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d009      	beq.n	800a9d4 <HAL_UART_IRQHandler+0x60c>
 800a9c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a9c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d003      	beq.n	800a9d4 <HAL_UART_IRQHandler+0x60c>
  {
    UART_EndTransmit_IT(huart);
 800a9cc:	6878      	ldr	r0, [r7, #4]
 800a9ce:	f001 f8ba 	bl	800bb46 <UART_EndTransmit_IT>
    return;
 800a9d2:	e02a      	b.n	800aa2a <HAL_UART_IRQHandler+0x662>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a9d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a9d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d00b      	beq.n	800a9f8 <HAL_UART_IRQHandler+0x630>
 800a9e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a9e4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d005      	beq.n	800a9f8 <HAL_UART_IRQHandler+0x630>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a9f2:	6878      	ldr	r0, [r7, #4]
 800a9f4:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a9f6:	e018      	b.n	800aa2a <HAL_UART_IRQHandler+0x662>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a9f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a9fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d012      	beq.n	800aa2a <HAL_UART_IRQHandler+0x662>
 800aa04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	da0e      	bge.n	800aa2a <HAL_UART_IRQHandler+0x662>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800aa12:	6878      	ldr	r0, [r7, #4]
 800aa14:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800aa16:	e008      	b.n	800aa2a <HAL_UART_IRQHandler+0x662>
      return;
 800aa18:	bf00      	nop
 800aa1a:	e006      	b.n	800aa2a <HAL_UART_IRQHandler+0x662>
    return;
 800aa1c:	bf00      	nop
 800aa1e:	e004      	b.n	800aa2a <HAL_UART_IRQHandler+0x662>
      return;
 800aa20:	bf00      	nop
 800aa22:	e002      	b.n	800aa2a <HAL_UART_IRQHandler+0x662>
      return;
 800aa24:	bf00      	nop
 800aa26:	e000      	b.n	800aa2a <HAL_UART_IRQHandler+0x662>
    return;
 800aa28:	bf00      	nop
  }
}
 800aa2a:	37e8      	adds	r7, #232	@ 0xe8
 800aa2c:	46bd      	mov	sp, r7
 800aa2e:	bd80      	pop	{r7, pc}

0800aa30 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800aa30:	b480      	push	{r7}
 800aa32:	b083      	sub	sp, #12
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800aa38:	bf00      	nop
 800aa3a:	370c      	adds	r7, #12
 800aa3c:	46bd      	mov	sp, r7
 800aa3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa42:	4770      	bx	lr

0800aa44 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800aa44:	b480      	push	{r7}
 800aa46:	b083      	sub	sp, #12
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800aa4c:	bf00      	nop
 800aa4e:	370c      	adds	r7, #12
 800aa50:	46bd      	mov	sp, r7
 800aa52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa56:	4770      	bx	lr

0800aa58 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800aa58:	b480      	push	{r7}
 800aa5a:	b083      	sub	sp, #12
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800aa60:	bf00      	nop
 800aa62:	370c      	adds	r7, #12
 800aa64:	46bd      	mov	sp, r7
 800aa66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa6a:	4770      	bx	lr

0800aa6c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800aa6c:	b480      	push	{r7}
 800aa6e:	b083      	sub	sp, #12
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800aa74:	bf00      	nop
 800aa76:	370c      	adds	r7, #12
 800aa78:	46bd      	mov	sp, r7
 800aa7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7e:	4770      	bx	lr

0800aa80 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800aa80:	b480      	push	{r7}
 800aa82:	b083      	sub	sp, #12
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800aa88:	bf00      	nop
 800aa8a:	370c      	adds	r7, #12
 800aa8c:	46bd      	mov	sp, r7
 800aa8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa92:	4770      	bx	lr

0800aa94 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800aa94:	b480      	push	{r7}
 800aa96:	b083      	sub	sp, #12
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800aa9c:	bf00      	nop
 800aa9e:	370c      	adds	r7, #12
 800aaa0:	46bd      	mov	sp, r7
 800aaa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa6:	4770      	bx	lr

0800aaa8 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800aaa8:	b480      	push	{r7}
 800aaaa:	b083      	sub	sp, #12
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800aab0:	bf00      	nop
 800aab2:	370c      	adds	r7, #12
 800aab4:	46bd      	mov	sp, r7
 800aab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaba:	4770      	bx	lr

0800aabc <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800aabc:	b480      	push	{r7}
 800aabe:	b083      	sub	sp, #12
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800aac4:	bf00      	nop
 800aac6:	370c      	adds	r7, #12
 800aac8:	46bd      	mov	sp, r7
 800aaca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aace:	4770      	bx	lr

0800aad0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800aad0:	b480      	push	{r7}
 800aad2:	b083      	sub	sp, #12
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	6078      	str	r0, [r7, #4]
 800aad8:	460b      	mov	r3, r1
 800aada:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800aadc:	bf00      	nop
 800aade:	370c      	adds	r7, #12
 800aae0:	46bd      	mov	sp, r7
 800aae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae6:	4770      	bx	lr

0800aae8 <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
 800aae8:	b480      	push	{r7}
 800aaea:	b083      	sub	sp, #12
 800aaec:	af00      	add	r7, sp, #0
 800aaee:	6078      	str	r0, [r7, #4]
 800aaf0:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	4a09      	ldr	r2, [pc, #36]	@ (800ab1c <HAL_UART_ReceiverTimeout_Config+0x34>)
 800aaf8:	4293      	cmp	r3, r2
 800aafa:	d009      	beq.n	800ab10 <HAL_UART_ReceiverTimeout_Config+0x28>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	695b      	ldr	r3, [r3, #20]
 800ab02:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	683a      	ldr	r2, [r7, #0]
 800ab0c:	430a      	orrs	r2, r1
 800ab0e:	615a      	str	r2, [r3, #20]
  }
}
 800ab10:	bf00      	nop
 800ab12:	370c      	adds	r7, #12
 800ab14:	46bd      	mov	sp, r7
 800ab16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab1a:	4770      	bx	lr
 800ab1c:	40008000 	.word	0x40008000

0800ab20 <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 800ab20:	b480      	push	{r7}
 800ab22:	b083      	sub	sp, #12
 800ab24:	af00      	add	r7, sp, #0
 800ab26:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	4a18      	ldr	r2, [pc, #96]	@ (800ab90 <HAL_UART_EnableReceiverTimeout+0x70>)
 800ab2e:	4293      	cmp	r3, r2
 800ab30:	d027      	beq.n	800ab82 <HAL_UART_EnableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab38:	2b20      	cmp	r3, #32
 800ab3a:	d120      	bne.n	800ab7e <HAL_UART_EnableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ab42:	2b01      	cmp	r3, #1
 800ab44:	d101      	bne.n	800ab4a <HAL_UART_EnableReceiverTimeout+0x2a>
 800ab46:	2302      	movs	r3, #2
 800ab48:	e01c      	b.n	800ab84 <HAL_UART_EnableReceiverTimeout+0x64>
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	2201      	movs	r2, #1
 800ab4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	2224      	movs	r2, #36	@ 0x24
 800ab56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	685a      	ldr	r2, [r3, #4]
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800ab68:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	2220      	movs	r2, #32
 800ab6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	2200      	movs	r2, #0
 800ab76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	e002      	b.n	800ab84 <HAL_UART_EnableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 800ab7e:	2302      	movs	r3, #2
 800ab80:	e000      	b.n	800ab84 <HAL_UART_EnableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 800ab82:	2301      	movs	r3, #1
  }
}
 800ab84:	4618      	mov	r0, r3
 800ab86:	370c      	adds	r7, #12
 800ab88:	46bd      	mov	sp, r7
 800ab8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab8e:	4770      	bx	lr
 800ab90:	40008000 	.word	0x40008000

0800ab94 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 800ab94:	b480      	push	{r7}
 800ab96:	b083      	sub	sp, #12
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 800aba2:	4618      	mov	r0, r3
 800aba4:	370c      	adds	r7, #12
 800aba6:	46bd      	mov	sp, r7
 800aba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abac:	4770      	bx	lr
	...

0800abb0 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800abb0:	b480      	push	{r7}
 800abb2:	b083      	sub	sp, #12
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	4a1a      	ldr	r2, [pc, #104]	@ (800ac24 <UART_InitCallbacksToDefault+0x74>)
 800abbc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	4a19      	ldr	r2, [pc, #100]	@ (800ac28 <UART_InitCallbacksToDefault+0x78>)
 800abc4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	4a18      	ldr	r2, [pc, #96]	@ (800ac2c <UART_InitCallbacksToDefault+0x7c>)
 800abcc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	4a17      	ldr	r2, [pc, #92]	@ (800ac30 <UART_InitCallbacksToDefault+0x80>)
 800abd4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	4a16      	ldr	r2, [pc, #88]	@ (800ac34 <UART_InitCallbacksToDefault+0x84>)
 800abdc:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	4a15      	ldr	r2, [pc, #84]	@ (800ac38 <UART_InitCallbacksToDefault+0x88>)
 800abe4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	4a14      	ldr	r2, [pc, #80]	@ (800ac3c <UART_InitCallbacksToDefault+0x8c>)
 800abec:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	4a13      	ldr	r2, [pc, #76]	@ (800ac40 <UART_InitCallbacksToDefault+0x90>)
 800abf4:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	4a12      	ldr	r2, [pc, #72]	@ (800ac44 <UART_InitCallbacksToDefault+0x94>)
 800abfc:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	4a11      	ldr	r2, [pc, #68]	@ (800ac48 <UART_InitCallbacksToDefault+0x98>)
 800ac04:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	4a10      	ldr	r2, [pc, #64]	@ (800ac4c <UART_InitCallbacksToDefault+0x9c>)
 800ac0c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	4a0f      	ldr	r2, [pc, #60]	@ (800ac50 <UART_InitCallbacksToDefault+0xa0>)
 800ac14:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 800ac18:	bf00      	nop
 800ac1a:	370c      	adds	r7, #12
 800ac1c:	46bd      	mov	sp, r7
 800ac1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac22:	4770      	bx	lr
 800ac24:	0800aa45 	.word	0x0800aa45
 800ac28:	0800aa31 	.word	0x0800aa31
 800ac2c:	0800aa6d 	.word	0x0800aa6d
 800ac30:	0800aa59 	.word	0x0800aa59
 800ac34:	0800aa81 	.word	0x0800aa81
 800ac38:	0800aa95 	.word	0x0800aa95
 800ac3c:	0800aaa9 	.word	0x0800aaa9
 800ac40:	0800aabd 	.word	0x0800aabd
 800ac44:	0800bba1 	.word	0x0800bba1
 800ac48:	0800bbb5 	.word	0x0800bbb5
 800ac4c:	0800bbc9 	.word	0x0800bbc9
 800ac50:	0800aad1 	.word	0x0800aad1

0800ac54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ac54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ac58:	b08c      	sub	sp, #48	@ 0x30
 800ac5a:	af00      	add	r7, sp, #0
 800ac5c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ac5e:	2300      	movs	r3, #0
 800ac60:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ac64:	697b      	ldr	r3, [r7, #20]
 800ac66:	689a      	ldr	r2, [r3, #8]
 800ac68:	697b      	ldr	r3, [r7, #20]
 800ac6a:	691b      	ldr	r3, [r3, #16]
 800ac6c:	431a      	orrs	r2, r3
 800ac6e:	697b      	ldr	r3, [r7, #20]
 800ac70:	695b      	ldr	r3, [r3, #20]
 800ac72:	431a      	orrs	r2, r3
 800ac74:	697b      	ldr	r3, [r7, #20]
 800ac76:	69db      	ldr	r3, [r3, #28]
 800ac78:	4313      	orrs	r3, r2
 800ac7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ac7c:	697b      	ldr	r3, [r7, #20]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	681a      	ldr	r2, [r3, #0]
 800ac82:	4baa      	ldr	r3, [pc, #680]	@ (800af2c <UART_SetConfig+0x2d8>)
 800ac84:	4013      	ands	r3, r2
 800ac86:	697a      	ldr	r2, [r7, #20]
 800ac88:	6812      	ldr	r2, [r2, #0]
 800ac8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ac8c:	430b      	orrs	r3, r1
 800ac8e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ac90:	697b      	ldr	r3, [r7, #20]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	685b      	ldr	r3, [r3, #4]
 800ac96:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ac9a:	697b      	ldr	r3, [r7, #20]
 800ac9c:	68da      	ldr	r2, [r3, #12]
 800ac9e:	697b      	ldr	r3, [r7, #20]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	430a      	orrs	r2, r1
 800aca4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800aca6:	697b      	ldr	r3, [r7, #20]
 800aca8:	699b      	ldr	r3, [r3, #24]
 800acaa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800acac:	697b      	ldr	r3, [r7, #20]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	4a9f      	ldr	r2, [pc, #636]	@ (800af30 <UART_SetConfig+0x2dc>)
 800acb2:	4293      	cmp	r3, r2
 800acb4:	d004      	beq.n	800acc0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800acb6:	697b      	ldr	r3, [r7, #20]
 800acb8:	6a1b      	ldr	r3, [r3, #32]
 800acba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800acbc:	4313      	orrs	r3, r2
 800acbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800acc0:	697b      	ldr	r3, [r7, #20]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	689b      	ldr	r3, [r3, #8]
 800acc6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800acca:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800acce:	697a      	ldr	r2, [r7, #20]
 800acd0:	6812      	ldr	r2, [r2, #0]
 800acd2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800acd4:	430b      	orrs	r3, r1
 800acd6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800acd8:	697b      	ldr	r3, [r7, #20]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acde:	f023 010f 	bic.w	r1, r3, #15
 800ace2:	697b      	ldr	r3, [r7, #20]
 800ace4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ace6:	697b      	ldr	r3, [r7, #20]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	430a      	orrs	r2, r1
 800acec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800acee:	697b      	ldr	r3, [r7, #20]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	4a90      	ldr	r2, [pc, #576]	@ (800af34 <UART_SetConfig+0x2e0>)
 800acf4:	4293      	cmp	r3, r2
 800acf6:	d125      	bne.n	800ad44 <UART_SetConfig+0xf0>
 800acf8:	4b8f      	ldr	r3, [pc, #572]	@ (800af38 <UART_SetConfig+0x2e4>)
 800acfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800acfe:	f003 0303 	and.w	r3, r3, #3
 800ad02:	2b03      	cmp	r3, #3
 800ad04:	d81a      	bhi.n	800ad3c <UART_SetConfig+0xe8>
 800ad06:	a201      	add	r2, pc, #4	@ (adr r2, 800ad0c <UART_SetConfig+0xb8>)
 800ad08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad0c:	0800ad1d 	.word	0x0800ad1d
 800ad10:	0800ad2d 	.word	0x0800ad2d
 800ad14:	0800ad25 	.word	0x0800ad25
 800ad18:	0800ad35 	.word	0x0800ad35
 800ad1c:	2301      	movs	r3, #1
 800ad1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad22:	e116      	b.n	800af52 <UART_SetConfig+0x2fe>
 800ad24:	2302      	movs	r3, #2
 800ad26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad2a:	e112      	b.n	800af52 <UART_SetConfig+0x2fe>
 800ad2c:	2304      	movs	r3, #4
 800ad2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad32:	e10e      	b.n	800af52 <UART_SetConfig+0x2fe>
 800ad34:	2308      	movs	r3, #8
 800ad36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad3a:	e10a      	b.n	800af52 <UART_SetConfig+0x2fe>
 800ad3c:	2310      	movs	r3, #16
 800ad3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad42:	e106      	b.n	800af52 <UART_SetConfig+0x2fe>
 800ad44:	697b      	ldr	r3, [r7, #20]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	4a7c      	ldr	r2, [pc, #496]	@ (800af3c <UART_SetConfig+0x2e8>)
 800ad4a:	4293      	cmp	r3, r2
 800ad4c:	d138      	bne.n	800adc0 <UART_SetConfig+0x16c>
 800ad4e:	4b7a      	ldr	r3, [pc, #488]	@ (800af38 <UART_SetConfig+0x2e4>)
 800ad50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ad54:	f003 030c 	and.w	r3, r3, #12
 800ad58:	2b0c      	cmp	r3, #12
 800ad5a:	d82d      	bhi.n	800adb8 <UART_SetConfig+0x164>
 800ad5c:	a201      	add	r2, pc, #4	@ (adr r2, 800ad64 <UART_SetConfig+0x110>)
 800ad5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad62:	bf00      	nop
 800ad64:	0800ad99 	.word	0x0800ad99
 800ad68:	0800adb9 	.word	0x0800adb9
 800ad6c:	0800adb9 	.word	0x0800adb9
 800ad70:	0800adb9 	.word	0x0800adb9
 800ad74:	0800ada9 	.word	0x0800ada9
 800ad78:	0800adb9 	.word	0x0800adb9
 800ad7c:	0800adb9 	.word	0x0800adb9
 800ad80:	0800adb9 	.word	0x0800adb9
 800ad84:	0800ada1 	.word	0x0800ada1
 800ad88:	0800adb9 	.word	0x0800adb9
 800ad8c:	0800adb9 	.word	0x0800adb9
 800ad90:	0800adb9 	.word	0x0800adb9
 800ad94:	0800adb1 	.word	0x0800adb1
 800ad98:	2300      	movs	r3, #0
 800ad9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad9e:	e0d8      	b.n	800af52 <UART_SetConfig+0x2fe>
 800ada0:	2302      	movs	r3, #2
 800ada2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ada6:	e0d4      	b.n	800af52 <UART_SetConfig+0x2fe>
 800ada8:	2304      	movs	r3, #4
 800adaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800adae:	e0d0      	b.n	800af52 <UART_SetConfig+0x2fe>
 800adb0:	2308      	movs	r3, #8
 800adb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800adb6:	e0cc      	b.n	800af52 <UART_SetConfig+0x2fe>
 800adb8:	2310      	movs	r3, #16
 800adba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800adbe:	e0c8      	b.n	800af52 <UART_SetConfig+0x2fe>
 800adc0:	697b      	ldr	r3, [r7, #20]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	4a5e      	ldr	r2, [pc, #376]	@ (800af40 <UART_SetConfig+0x2ec>)
 800adc6:	4293      	cmp	r3, r2
 800adc8:	d125      	bne.n	800ae16 <UART_SetConfig+0x1c2>
 800adca:	4b5b      	ldr	r3, [pc, #364]	@ (800af38 <UART_SetConfig+0x2e4>)
 800adcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800add0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800add4:	2b30      	cmp	r3, #48	@ 0x30
 800add6:	d016      	beq.n	800ae06 <UART_SetConfig+0x1b2>
 800add8:	2b30      	cmp	r3, #48	@ 0x30
 800adda:	d818      	bhi.n	800ae0e <UART_SetConfig+0x1ba>
 800addc:	2b20      	cmp	r3, #32
 800adde:	d00a      	beq.n	800adf6 <UART_SetConfig+0x1a2>
 800ade0:	2b20      	cmp	r3, #32
 800ade2:	d814      	bhi.n	800ae0e <UART_SetConfig+0x1ba>
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d002      	beq.n	800adee <UART_SetConfig+0x19a>
 800ade8:	2b10      	cmp	r3, #16
 800adea:	d008      	beq.n	800adfe <UART_SetConfig+0x1aa>
 800adec:	e00f      	b.n	800ae0e <UART_SetConfig+0x1ba>
 800adee:	2300      	movs	r3, #0
 800adf0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800adf4:	e0ad      	b.n	800af52 <UART_SetConfig+0x2fe>
 800adf6:	2302      	movs	r3, #2
 800adf8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800adfc:	e0a9      	b.n	800af52 <UART_SetConfig+0x2fe>
 800adfe:	2304      	movs	r3, #4
 800ae00:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae04:	e0a5      	b.n	800af52 <UART_SetConfig+0x2fe>
 800ae06:	2308      	movs	r3, #8
 800ae08:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae0c:	e0a1      	b.n	800af52 <UART_SetConfig+0x2fe>
 800ae0e:	2310      	movs	r3, #16
 800ae10:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae14:	e09d      	b.n	800af52 <UART_SetConfig+0x2fe>
 800ae16:	697b      	ldr	r3, [r7, #20]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	4a4a      	ldr	r2, [pc, #296]	@ (800af44 <UART_SetConfig+0x2f0>)
 800ae1c:	4293      	cmp	r3, r2
 800ae1e:	d125      	bne.n	800ae6c <UART_SetConfig+0x218>
 800ae20:	4b45      	ldr	r3, [pc, #276]	@ (800af38 <UART_SetConfig+0x2e4>)
 800ae22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae26:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ae2a:	2bc0      	cmp	r3, #192	@ 0xc0
 800ae2c:	d016      	beq.n	800ae5c <UART_SetConfig+0x208>
 800ae2e:	2bc0      	cmp	r3, #192	@ 0xc0
 800ae30:	d818      	bhi.n	800ae64 <UART_SetConfig+0x210>
 800ae32:	2b80      	cmp	r3, #128	@ 0x80
 800ae34:	d00a      	beq.n	800ae4c <UART_SetConfig+0x1f8>
 800ae36:	2b80      	cmp	r3, #128	@ 0x80
 800ae38:	d814      	bhi.n	800ae64 <UART_SetConfig+0x210>
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d002      	beq.n	800ae44 <UART_SetConfig+0x1f0>
 800ae3e:	2b40      	cmp	r3, #64	@ 0x40
 800ae40:	d008      	beq.n	800ae54 <UART_SetConfig+0x200>
 800ae42:	e00f      	b.n	800ae64 <UART_SetConfig+0x210>
 800ae44:	2300      	movs	r3, #0
 800ae46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae4a:	e082      	b.n	800af52 <UART_SetConfig+0x2fe>
 800ae4c:	2302      	movs	r3, #2
 800ae4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae52:	e07e      	b.n	800af52 <UART_SetConfig+0x2fe>
 800ae54:	2304      	movs	r3, #4
 800ae56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae5a:	e07a      	b.n	800af52 <UART_SetConfig+0x2fe>
 800ae5c:	2308      	movs	r3, #8
 800ae5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae62:	e076      	b.n	800af52 <UART_SetConfig+0x2fe>
 800ae64:	2310      	movs	r3, #16
 800ae66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae6a:	e072      	b.n	800af52 <UART_SetConfig+0x2fe>
 800ae6c:	697b      	ldr	r3, [r7, #20]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	4a35      	ldr	r2, [pc, #212]	@ (800af48 <UART_SetConfig+0x2f4>)
 800ae72:	4293      	cmp	r3, r2
 800ae74:	d12a      	bne.n	800aecc <UART_SetConfig+0x278>
 800ae76:	4b30      	ldr	r3, [pc, #192]	@ (800af38 <UART_SetConfig+0x2e4>)
 800ae78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae7c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ae80:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ae84:	d01a      	beq.n	800aebc <UART_SetConfig+0x268>
 800ae86:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ae8a:	d81b      	bhi.n	800aec4 <UART_SetConfig+0x270>
 800ae8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ae90:	d00c      	beq.n	800aeac <UART_SetConfig+0x258>
 800ae92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ae96:	d815      	bhi.n	800aec4 <UART_SetConfig+0x270>
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d003      	beq.n	800aea4 <UART_SetConfig+0x250>
 800ae9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aea0:	d008      	beq.n	800aeb4 <UART_SetConfig+0x260>
 800aea2:	e00f      	b.n	800aec4 <UART_SetConfig+0x270>
 800aea4:	2300      	movs	r3, #0
 800aea6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aeaa:	e052      	b.n	800af52 <UART_SetConfig+0x2fe>
 800aeac:	2302      	movs	r3, #2
 800aeae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aeb2:	e04e      	b.n	800af52 <UART_SetConfig+0x2fe>
 800aeb4:	2304      	movs	r3, #4
 800aeb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aeba:	e04a      	b.n	800af52 <UART_SetConfig+0x2fe>
 800aebc:	2308      	movs	r3, #8
 800aebe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aec2:	e046      	b.n	800af52 <UART_SetConfig+0x2fe>
 800aec4:	2310      	movs	r3, #16
 800aec6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aeca:	e042      	b.n	800af52 <UART_SetConfig+0x2fe>
 800aecc:	697b      	ldr	r3, [r7, #20]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	4a17      	ldr	r2, [pc, #92]	@ (800af30 <UART_SetConfig+0x2dc>)
 800aed2:	4293      	cmp	r3, r2
 800aed4:	d13a      	bne.n	800af4c <UART_SetConfig+0x2f8>
 800aed6:	4b18      	ldr	r3, [pc, #96]	@ (800af38 <UART_SetConfig+0x2e4>)
 800aed8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aedc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800aee0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800aee4:	d01a      	beq.n	800af1c <UART_SetConfig+0x2c8>
 800aee6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800aeea:	d81b      	bhi.n	800af24 <UART_SetConfig+0x2d0>
 800aeec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aef0:	d00c      	beq.n	800af0c <UART_SetConfig+0x2b8>
 800aef2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aef6:	d815      	bhi.n	800af24 <UART_SetConfig+0x2d0>
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d003      	beq.n	800af04 <UART_SetConfig+0x2b0>
 800aefc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800af00:	d008      	beq.n	800af14 <UART_SetConfig+0x2c0>
 800af02:	e00f      	b.n	800af24 <UART_SetConfig+0x2d0>
 800af04:	2300      	movs	r3, #0
 800af06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af0a:	e022      	b.n	800af52 <UART_SetConfig+0x2fe>
 800af0c:	2302      	movs	r3, #2
 800af0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af12:	e01e      	b.n	800af52 <UART_SetConfig+0x2fe>
 800af14:	2304      	movs	r3, #4
 800af16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af1a:	e01a      	b.n	800af52 <UART_SetConfig+0x2fe>
 800af1c:	2308      	movs	r3, #8
 800af1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af22:	e016      	b.n	800af52 <UART_SetConfig+0x2fe>
 800af24:	2310      	movs	r3, #16
 800af26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af2a:	e012      	b.n	800af52 <UART_SetConfig+0x2fe>
 800af2c:	cfff69f3 	.word	0xcfff69f3
 800af30:	40008000 	.word	0x40008000
 800af34:	40013800 	.word	0x40013800
 800af38:	40021000 	.word	0x40021000
 800af3c:	40004400 	.word	0x40004400
 800af40:	40004800 	.word	0x40004800
 800af44:	40004c00 	.word	0x40004c00
 800af48:	40005000 	.word	0x40005000
 800af4c:	2310      	movs	r3, #16
 800af4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800af52:	697b      	ldr	r3, [r7, #20]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	4aae      	ldr	r2, [pc, #696]	@ (800b210 <UART_SetConfig+0x5bc>)
 800af58:	4293      	cmp	r3, r2
 800af5a:	f040 8097 	bne.w	800b08c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800af5e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800af62:	2b08      	cmp	r3, #8
 800af64:	d823      	bhi.n	800afae <UART_SetConfig+0x35a>
 800af66:	a201      	add	r2, pc, #4	@ (adr r2, 800af6c <UART_SetConfig+0x318>)
 800af68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af6c:	0800af91 	.word	0x0800af91
 800af70:	0800afaf 	.word	0x0800afaf
 800af74:	0800af99 	.word	0x0800af99
 800af78:	0800afaf 	.word	0x0800afaf
 800af7c:	0800af9f 	.word	0x0800af9f
 800af80:	0800afaf 	.word	0x0800afaf
 800af84:	0800afaf 	.word	0x0800afaf
 800af88:	0800afaf 	.word	0x0800afaf
 800af8c:	0800afa7 	.word	0x0800afa7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800af90:	f7fc fd16 	bl	80079c0 <HAL_RCC_GetPCLK1Freq>
 800af94:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800af96:	e010      	b.n	800afba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800af98:	4b9e      	ldr	r3, [pc, #632]	@ (800b214 <UART_SetConfig+0x5c0>)
 800af9a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800af9c:	e00d      	b.n	800afba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800af9e:	f7fc fca1 	bl	80078e4 <HAL_RCC_GetSysClockFreq>
 800afa2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800afa4:	e009      	b.n	800afba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800afa6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800afaa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800afac:	e005      	b.n	800afba <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800afae:	2300      	movs	r3, #0
 800afb0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800afb2:	2301      	movs	r3, #1
 800afb4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800afb8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800afba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	f000 8130 	beq.w	800b222 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800afc2:	697b      	ldr	r3, [r7, #20]
 800afc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afc6:	4a94      	ldr	r2, [pc, #592]	@ (800b218 <UART_SetConfig+0x5c4>)
 800afc8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800afcc:	461a      	mov	r2, r3
 800afce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afd0:	fbb3 f3f2 	udiv	r3, r3, r2
 800afd4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800afd6:	697b      	ldr	r3, [r7, #20]
 800afd8:	685a      	ldr	r2, [r3, #4]
 800afda:	4613      	mov	r3, r2
 800afdc:	005b      	lsls	r3, r3, #1
 800afde:	4413      	add	r3, r2
 800afe0:	69ba      	ldr	r2, [r7, #24]
 800afe2:	429a      	cmp	r2, r3
 800afe4:	d305      	bcc.n	800aff2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800afe6:	697b      	ldr	r3, [r7, #20]
 800afe8:	685b      	ldr	r3, [r3, #4]
 800afea:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800afec:	69ba      	ldr	r2, [r7, #24]
 800afee:	429a      	cmp	r2, r3
 800aff0:	d903      	bls.n	800affa <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800aff2:	2301      	movs	r3, #1
 800aff4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800aff8:	e113      	b.n	800b222 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800affa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800affc:	2200      	movs	r2, #0
 800affe:	60bb      	str	r3, [r7, #8]
 800b000:	60fa      	str	r2, [r7, #12]
 800b002:	697b      	ldr	r3, [r7, #20]
 800b004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b006:	4a84      	ldr	r2, [pc, #528]	@ (800b218 <UART_SetConfig+0x5c4>)
 800b008:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b00c:	b29b      	uxth	r3, r3
 800b00e:	2200      	movs	r2, #0
 800b010:	603b      	str	r3, [r7, #0]
 800b012:	607a      	str	r2, [r7, #4]
 800b014:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b018:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b01c:	f7f5 fdc2 	bl	8000ba4 <__aeabi_uldivmod>
 800b020:	4602      	mov	r2, r0
 800b022:	460b      	mov	r3, r1
 800b024:	4610      	mov	r0, r2
 800b026:	4619      	mov	r1, r3
 800b028:	f04f 0200 	mov.w	r2, #0
 800b02c:	f04f 0300 	mov.w	r3, #0
 800b030:	020b      	lsls	r3, r1, #8
 800b032:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b036:	0202      	lsls	r2, r0, #8
 800b038:	6979      	ldr	r1, [r7, #20]
 800b03a:	6849      	ldr	r1, [r1, #4]
 800b03c:	0849      	lsrs	r1, r1, #1
 800b03e:	2000      	movs	r0, #0
 800b040:	460c      	mov	r4, r1
 800b042:	4605      	mov	r5, r0
 800b044:	eb12 0804 	adds.w	r8, r2, r4
 800b048:	eb43 0905 	adc.w	r9, r3, r5
 800b04c:	697b      	ldr	r3, [r7, #20]
 800b04e:	685b      	ldr	r3, [r3, #4]
 800b050:	2200      	movs	r2, #0
 800b052:	469a      	mov	sl, r3
 800b054:	4693      	mov	fp, r2
 800b056:	4652      	mov	r2, sl
 800b058:	465b      	mov	r3, fp
 800b05a:	4640      	mov	r0, r8
 800b05c:	4649      	mov	r1, r9
 800b05e:	f7f5 fda1 	bl	8000ba4 <__aeabi_uldivmod>
 800b062:	4602      	mov	r2, r0
 800b064:	460b      	mov	r3, r1
 800b066:	4613      	mov	r3, r2
 800b068:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b06a:	6a3b      	ldr	r3, [r7, #32]
 800b06c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b070:	d308      	bcc.n	800b084 <UART_SetConfig+0x430>
 800b072:	6a3b      	ldr	r3, [r7, #32]
 800b074:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b078:	d204      	bcs.n	800b084 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800b07a:	697b      	ldr	r3, [r7, #20]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	6a3a      	ldr	r2, [r7, #32]
 800b080:	60da      	str	r2, [r3, #12]
 800b082:	e0ce      	b.n	800b222 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800b084:	2301      	movs	r3, #1
 800b086:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b08a:	e0ca      	b.n	800b222 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b08c:	697b      	ldr	r3, [r7, #20]
 800b08e:	69db      	ldr	r3, [r3, #28]
 800b090:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b094:	d166      	bne.n	800b164 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800b096:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b09a:	2b08      	cmp	r3, #8
 800b09c:	d827      	bhi.n	800b0ee <UART_SetConfig+0x49a>
 800b09e:	a201      	add	r2, pc, #4	@ (adr r2, 800b0a4 <UART_SetConfig+0x450>)
 800b0a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0a4:	0800b0c9 	.word	0x0800b0c9
 800b0a8:	0800b0d1 	.word	0x0800b0d1
 800b0ac:	0800b0d9 	.word	0x0800b0d9
 800b0b0:	0800b0ef 	.word	0x0800b0ef
 800b0b4:	0800b0df 	.word	0x0800b0df
 800b0b8:	0800b0ef 	.word	0x0800b0ef
 800b0bc:	0800b0ef 	.word	0x0800b0ef
 800b0c0:	0800b0ef 	.word	0x0800b0ef
 800b0c4:	0800b0e7 	.word	0x0800b0e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b0c8:	f7fc fc7a 	bl	80079c0 <HAL_RCC_GetPCLK1Freq>
 800b0cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b0ce:	e014      	b.n	800b0fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b0d0:	f7fc fc8c 	bl	80079ec <HAL_RCC_GetPCLK2Freq>
 800b0d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b0d6:	e010      	b.n	800b0fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b0d8:	4b4e      	ldr	r3, [pc, #312]	@ (800b214 <UART_SetConfig+0x5c0>)
 800b0da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b0dc:	e00d      	b.n	800b0fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b0de:	f7fc fc01 	bl	80078e4 <HAL_RCC_GetSysClockFreq>
 800b0e2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b0e4:	e009      	b.n	800b0fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b0e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b0ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b0ec:	e005      	b.n	800b0fa <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800b0ee:	2300      	movs	r3, #0
 800b0f0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b0f2:	2301      	movs	r3, #1
 800b0f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b0f8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b0fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	f000 8090 	beq.w	800b222 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b102:	697b      	ldr	r3, [r7, #20]
 800b104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b106:	4a44      	ldr	r2, [pc, #272]	@ (800b218 <UART_SetConfig+0x5c4>)
 800b108:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b10c:	461a      	mov	r2, r3
 800b10e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b110:	fbb3 f3f2 	udiv	r3, r3, r2
 800b114:	005a      	lsls	r2, r3, #1
 800b116:	697b      	ldr	r3, [r7, #20]
 800b118:	685b      	ldr	r3, [r3, #4]
 800b11a:	085b      	lsrs	r3, r3, #1
 800b11c:	441a      	add	r2, r3
 800b11e:	697b      	ldr	r3, [r7, #20]
 800b120:	685b      	ldr	r3, [r3, #4]
 800b122:	fbb2 f3f3 	udiv	r3, r2, r3
 800b126:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b128:	6a3b      	ldr	r3, [r7, #32]
 800b12a:	2b0f      	cmp	r3, #15
 800b12c:	d916      	bls.n	800b15c <UART_SetConfig+0x508>
 800b12e:	6a3b      	ldr	r3, [r7, #32]
 800b130:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b134:	d212      	bcs.n	800b15c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b136:	6a3b      	ldr	r3, [r7, #32]
 800b138:	b29b      	uxth	r3, r3
 800b13a:	f023 030f 	bic.w	r3, r3, #15
 800b13e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b140:	6a3b      	ldr	r3, [r7, #32]
 800b142:	085b      	lsrs	r3, r3, #1
 800b144:	b29b      	uxth	r3, r3
 800b146:	f003 0307 	and.w	r3, r3, #7
 800b14a:	b29a      	uxth	r2, r3
 800b14c:	8bfb      	ldrh	r3, [r7, #30]
 800b14e:	4313      	orrs	r3, r2
 800b150:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800b152:	697b      	ldr	r3, [r7, #20]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	8bfa      	ldrh	r2, [r7, #30]
 800b158:	60da      	str	r2, [r3, #12]
 800b15a:	e062      	b.n	800b222 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800b15c:	2301      	movs	r3, #1
 800b15e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b162:	e05e      	b.n	800b222 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b164:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b168:	2b08      	cmp	r3, #8
 800b16a:	d828      	bhi.n	800b1be <UART_SetConfig+0x56a>
 800b16c:	a201      	add	r2, pc, #4	@ (adr r2, 800b174 <UART_SetConfig+0x520>)
 800b16e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b172:	bf00      	nop
 800b174:	0800b199 	.word	0x0800b199
 800b178:	0800b1a1 	.word	0x0800b1a1
 800b17c:	0800b1a9 	.word	0x0800b1a9
 800b180:	0800b1bf 	.word	0x0800b1bf
 800b184:	0800b1af 	.word	0x0800b1af
 800b188:	0800b1bf 	.word	0x0800b1bf
 800b18c:	0800b1bf 	.word	0x0800b1bf
 800b190:	0800b1bf 	.word	0x0800b1bf
 800b194:	0800b1b7 	.word	0x0800b1b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b198:	f7fc fc12 	bl	80079c0 <HAL_RCC_GetPCLK1Freq>
 800b19c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b19e:	e014      	b.n	800b1ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b1a0:	f7fc fc24 	bl	80079ec <HAL_RCC_GetPCLK2Freq>
 800b1a4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b1a6:	e010      	b.n	800b1ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b1a8:	4b1a      	ldr	r3, [pc, #104]	@ (800b214 <UART_SetConfig+0x5c0>)
 800b1aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b1ac:	e00d      	b.n	800b1ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b1ae:	f7fc fb99 	bl	80078e4 <HAL_RCC_GetSysClockFreq>
 800b1b2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b1b4:	e009      	b.n	800b1ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b1b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b1ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b1bc:	e005      	b.n	800b1ca <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800b1be:	2300      	movs	r3, #0
 800b1c0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b1c2:	2301      	movs	r3, #1
 800b1c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b1c8:	bf00      	nop
    }

    if (pclk != 0U)
 800b1ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d028      	beq.n	800b222 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b1d0:	697b      	ldr	r3, [r7, #20]
 800b1d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1d4:	4a10      	ldr	r2, [pc, #64]	@ (800b218 <UART_SetConfig+0x5c4>)
 800b1d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b1da:	461a      	mov	r2, r3
 800b1dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1de:	fbb3 f2f2 	udiv	r2, r3, r2
 800b1e2:	697b      	ldr	r3, [r7, #20]
 800b1e4:	685b      	ldr	r3, [r3, #4]
 800b1e6:	085b      	lsrs	r3, r3, #1
 800b1e8:	441a      	add	r2, r3
 800b1ea:	697b      	ldr	r3, [r7, #20]
 800b1ec:	685b      	ldr	r3, [r3, #4]
 800b1ee:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1f2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b1f4:	6a3b      	ldr	r3, [r7, #32]
 800b1f6:	2b0f      	cmp	r3, #15
 800b1f8:	d910      	bls.n	800b21c <UART_SetConfig+0x5c8>
 800b1fa:	6a3b      	ldr	r3, [r7, #32]
 800b1fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b200:	d20c      	bcs.n	800b21c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b202:	6a3b      	ldr	r3, [r7, #32]
 800b204:	b29a      	uxth	r2, r3
 800b206:	697b      	ldr	r3, [r7, #20]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	60da      	str	r2, [r3, #12]
 800b20c:	e009      	b.n	800b222 <UART_SetConfig+0x5ce>
 800b20e:	bf00      	nop
 800b210:	40008000 	.word	0x40008000
 800b214:	00f42400 	.word	0x00f42400
 800b218:	0800be88 	.word	0x0800be88
      }
      else
      {
        ret = HAL_ERROR;
 800b21c:	2301      	movs	r3, #1
 800b21e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b222:	697b      	ldr	r3, [r7, #20]
 800b224:	2201      	movs	r2, #1
 800b226:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b22a:	697b      	ldr	r3, [r7, #20]
 800b22c:	2201      	movs	r2, #1
 800b22e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b232:	697b      	ldr	r3, [r7, #20]
 800b234:	2200      	movs	r2, #0
 800b236:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b238:	697b      	ldr	r3, [r7, #20]
 800b23a:	2200      	movs	r2, #0
 800b23c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b23e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800b242:	4618      	mov	r0, r3
 800b244:	3730      	adds	r7, #48	@ 0x30
 800b246:	46bd      	mov	sp, r7
 800b248:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800b24c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b24c:	b480      	push	{r7}
 800b24e:	b083      	sub	sp, #12
 800b250:	af00      	add	r7, sp, #0
 800b252:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b258:	f003 0308 	and.w	r3, r3, #8
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d00a      	beq.n	800b276 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	685b      	ldr	r3, [r3, #4]
 800b266:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	430a      	orrs	r2, r1
 800b274:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b27a:	f003 0301 	and.w	r3, r3, #1
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d00a      	beq.n	800b298 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	685b      	ldr	r3, [r3, #4]
 800b288:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	430a      	orrs	r2, r1
 800b296:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b29c:	f003 0302 	and.w	r3, r3, #2
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d00a      	beq.n	800b2ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	685b      	ldr	r3, [r3, #4]
 800b2aa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	430a      	orrs	r2, r1
 800b2b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2be:	f003 0304 	and.w	r3, r3, #4
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d00a      	beq.n	800b2dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	685b      	ldr	r3, [r3, #4]
 800b2cc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	430a      	orrs	r2, r1
 800b2da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2e0:	f003 0310 	and.w	r3, r3, #16
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d00a      	beq.n	800b2fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	689b      	ldr	r3, [r3, #8]
 800b2ee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	430a      	orrs	r2, r1
 800b2fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b302:	f003 0320 	and.w	r3, r3, #32
 800b306:	2b00      	cmp	r3, #0
 800b308:	d00a      	beq.n	800b320 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	689b      	ldr	r3, [r3, #8]
 800b310:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	430a      	orrs	r2, r1
 800b31e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b324:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d01a      	beq.n	800b362 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	685b      	ldr	r3, [r3, #4]
 800b332:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	430a      	orrs	r2, r1
 800b340:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b346:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b34a:	d10a      	bne.n	800b362 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	685b      	ldr	r3, [r3, #4]
 800b352:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	430a      	orrs	r2, r1
 800b360:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b366:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d00a      	beq.n	800b384 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	685b      	ldr	r3, [r3, #4]
 800b374:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	430a      	orrs	r2, r1
 800b382:	605a      	str	r2, [r3, #4]
  }
}
 800b384:	bf00      	nop
 800b386:	370c      	adds	r7, #12
 800b388:	46bd      	mov	sp, r7
 800b38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b38e:	4770      	bx	lr

0800b390 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b390:	b580      	push	{r7, lr}
 800b392:	b098      	sub	sp, #96	@ 0x60
 800b394:	af02      	add	r7, sp, #8
 800b396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	2200      	movs	r2, #0
 800b39c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b3a0:	f7f9 faf4 	bl	800498c <HAL_GetTick>
 800b3a4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	f003 0308 	and.w	r3, r3, #8
 800b3b0:	2b08      	cmp	r3, #8
 800b3b2:	d12f      	bne.n	800b414 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b3b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b3b8:	9300      	str	r3, [sp, #0]
 800b3ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b3bc:	2200      	movs	r2, #0
 800b3be:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b3c2:	6878      	ldr	r0, [r7, #4]
 800b3c4:	f000 f88e 	bl	800b4e4 <UART_WaitOnFlagUntilTimeout>
 800b3c8:	4603      	mov	r3, r0
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d022      	beq.n	800b414 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3d6:	e853 3f00 	ldrex	r3, [r3]
 800b3da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b3dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b3e2:	653b      	str	r3, [r7, #80]	@ 0x50
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	461a      	mov	r2, r3
 800b3ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b3ec:	647b      	str	r3, [r7, #68]	@ 0x44
 800b3ee:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b3f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b3f4:	e841 2300 	strex	r3, r2, [r1]
 800b3f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b3fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d1e6      	bne.n	800b3ce <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	2220      	movs	r2, #32
 800b404:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	2200      	movs	r2, #0
 800b40c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b410:	2303      	movs	r3, #3
 800b412:	e063      	b.n	800b4dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	f003 0304 	and.w	r3, r3, #4
 800b41e:	2b04      	cmp	r3, #4
 800b420:	d149      	bne.n	800b4b6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b422:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b426:	9300      	str	r3, [sp, #0]
 800b428:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b42a:	2200      	movs	r2, #0
 800b42c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b430:	6878      	ldr	r0, [r7, #4]
 800b432:	f000 f857 	bl	800b4e4 <UART_WaitOnFlagUntilTimeout>
 800b436:	4603      	mov	r3, r0
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d03c      	beq.n	800b4b6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b444:	e853 3f00 	ldrex	r3, [r3]
 800b448:	623b      	str	r3, [r7, #32]
   return(result);
 800b44a:	6a3b      	ldr	r3, [r7, #32]
 800b44c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b450:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	461a      	mov	r2, r3
 800b458:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b45a:	633b      	str	r3, [r7, #48]	@ 0x30
 800b45c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b45e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b460:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b462:	e841 2300 	strex	r3, r2, [r1]
 800b466:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d1e6      	bne.n	800b43c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	3308      	adds	r3, #8
 800b474:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b476:	693b      	ldr	r3, [r7, #16]
 800b478:	e853 3f00 	ldrex	r3, [r3]
 800b47c:	60fb      	str	r3, [r7, #12]
   return(result);
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	f023 0301 	bic.w	r3, r3, #1
 800b484:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	3308      	adds	r3, #8
 800b48c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b48e:	61fa      	str	r2, [r7, #28]
 800b490:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b492:	69b9      	ldr	r1, [r7, #24]
 800b494:	69fa      	ldr	r2, [r7, #28]
 800b496:	e841 2300 	strex	r3, r2, [r1]
 800b49a:	617b      	str	r3, [r7, #20]
   return(result);
 800b49c:	697b      	ldr	r3, [r7, #20]
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d1e5      	bne.n	800b46e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	2220      	movs	r2, #32
 800b4a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	2200      	movs	r2, #0
 800b4ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b4b2:	2303      	movs	r3, #3
 800b4b4:	e012      	b.n	800b4dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	2220      	movs	r2, #32
 800b4ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	2220      	movs	r2, #32
 800b4c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	2200      	movs	r2, #0
 800b4ca:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	2200      	movs	r2, #0
 800b4d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b4da:	2300      	movs	r3, #0
}
 800b4dc:	4618      	mov	r0, r3
 800b4de:	3758      	adds	r7, #88	@ 0x58
 800b4e0:	46bd      	mov	sp, r7
 800b4e2:	bd80      	pop	{r7, pc}

0800b4e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b4e4:	b580      	push	{r7, lr}
 800b4e6:	b084      	sub	sp, #16
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	60f8      	str	r0, [r7, #12]
 800b4ec:	60b9      	str	r1, [r7, #8]
 800b4ee:	603b      	str	r3, [r7, #0]
 800b4f0:	4613      	mov	r3, r2
 800b4f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b4f4:	e04f      	b.n	800b596 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b4f6:	69bb      	ldr	r3, [r7, #24]
 800b4f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4fc:	d04b      	beq.n	800b596 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b4fe:	f7f9 fa45 	bl	800498c <HAL_GetTick>
 800b502:	4602      	mov	r2, r0
 800b504:	683b      	ldr	r3, [r7, #0]
 800b506:	1ad3      	subs	r3, r2, r3
 800b508:	69ba      	ldr	r2, [r7, #24]
 800b50a:	429a      	cmp	r2, r3
 800b50c:	d302      	bcc.n	800b514 <UART_WaitOnFlagUntilTimeout+0x30>
 800b50e:	69bb      	ldr	r3, [r7, #24]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d101      	bne.n	800b518 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b514:	2303      	movs	r3, #3
 800b516:	e04e      	b.n	800b5b6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	f003 0304 	and.w	r3, r3, #4
 800b522:	2b00      	cmp	r3, #0
 800b524:	d037      	beq.n	800b596 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b526:	68bb      	ldr	r3, [r7, #8]
 800b528:	2b80      	cmp	r3, #128	@ 0x80
 800b52a:	d034      	beq.n	800b596 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b52c:	68bb      	ldr	r3, [r7, #8]
 800b52e:	2b40      	cmp	r3, #64	@ 0x40
 800b530:	d031      	beq.n	800b596 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	69db      	ldr	r3, [r3, #28]
 800b538:	f003 0308 	and.w	r3, r3, #8
 800b53c:	2b08      	cmp	r3, #8
 800b53e:	d110      	bne.n	800b562 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	2208      	movs	r2, #8
 800b546:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b548:	68f8      	ldr	r0, [r7, #12]
 800b54a:	f000 f920 	bl	800b78e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	2208      	movs	r2, #8
 800b552:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	2200      	movs	r2, #0
 800b55a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b55e:	2301      	movs	r3, #1
 800b560:	e029      	b.n	800b5b6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	69db      	ldr	r3, [r3, #28]
 800b568:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b56c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b570:	d111      	bne.n	800b596 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b57a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b57c:	68f8      	ldr	r0, [r7, #12]
 800b57e:	f000 f906 	bl	800b78e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	2220      	movs	r2, #32
 800b586:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	2200      	movs	r2, #0
 800b58e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b592:	2303      	movs	r3, #3
 800b594:	e00f      	b.n	800b5b6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	69da      	ldr	r2, [r3, #28]
 800b59c:	68bb      	ldr	r3, [r7, #8]
 800b59e:	4013      	ands	r3, r2
 800b5a0:	68ba      	ldr	r2, [r7, #8]
 800b5a2:	429a      	cmp	r2, r3
 800b5a4:	bf0c      	ite	eq
 800b5a6:	2301      	moveq	r3, #1
 800b5a8:	2300      	movne	r3, #0
 800b5aa:	b2db      	uxtb	r3, r3
 800b5ac:	461a      	mov	r2, r3
 800b5ae:	79fb      	ldrb	r3, [r7, #7]
 800b5b0:	429a      	cmp	r2, r3
 800b5b2:	d0a0      	beq.n	800b4f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b5b4:	2300      	movs	r3, #0
}
 800b5b6:	4618      	mov	r0, r3
 800b5b8:	3710      	adds	r7, #16
 800b5ba:	46bd      	mov	sp, r7
 800b5bc:	bd80      	pop	{r7, pc}
	...

0800b5c0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b5c0:	b580      	push	{r7, lr}
 800b5c2:	b096      	sub	sp, #88	@ 0x58
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	60f8      	str	r0, [r7, #12]
 800b5c8:	60b9      	str	r1, [r7, #8]
 800b5ca:	4613      	mov	r3, r2
 800b5cc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	68ba      	ldr	r2, [r7, #8]
 800b5d2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	88fa      	ldrh	r2, [r7, #6]
 800b5d8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	2200      	movs	r2, #0
 800b5e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	2222      	movs	r2, #34	@ 0x22
 800b5e8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d02d      	beq.n	800b652 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b5fc:	4a40      	ldr	r2, [pc, #256]	@ (800b700 <UART_Start_Receive_DMA+0x140>)
 800b5fe:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b606:	4a3f      	ldr	r2, [pc, #252]	@ (800b704 <UART_Start_Receive_DMA+0x144>)
 800b608:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b610:	4a3d      	ldr	r2, [pc, #244]	@ (800b708 <UART_Start_Receive_DMA+0x148>)
 800b612:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b61a:	2200      	movs	r2, #0
 800b61c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	3324      	adds	r3, #36	@ 0x24
 800b62a:	4619      	mov	r1, r3
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b630:	461a      	mov	r2, r3
 800b632:	88fb      	ldrh	r3, [r7, #6]
 800b634:	f7fa ffe6 	bl	8006604 <HAL_DMA_Start_IT>
 800b638:	4603      	mov	r3, r0
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d009      	beq.n	800b652 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	2210      	movs	r2, #16
 800b642:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	2220      	movs	r2, #32
 800b64a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800b64e:	2301      	movs	r3, #1
 800b650:	e051      	b.n	800b6f6 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	691b      	ldr	r3, [r3, #16]
 800b656:	2b00      	cmp	r3, #0
 800b658:	d018      	beq.n	800b68c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b660:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b662:	e853 3f00 	ldrex	r3, [r3]
 800b666:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b66a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b66e:	657b      	str	r3, [r7, #84]	@ 0x54
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	461a      	mov	r2, r3
 800b676:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b678:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b67a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b67c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b67e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b680:	e841 2300 	strex	r3, r2, [r1]
 800b684:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b686:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d1e6      	bne.n	800b65a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	3308      	adds	r3, #8
 800b692:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b696:	e853 3f00 	ldrex	r3, [r3]
 800b69a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b69c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b69e:	f043 0301 	orr.w	r3, r3, #1
 800b6a2:	653b      	str	r3, [r7, #80]	@ 0x50
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	3308      	adds	r3, #8
 800b6aa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b6ac:	637a      	str	r2, [r7, #52]	@ 0x34
 800b6ae:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6b0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b6b2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b6b4:	e841 2300 	strex	r3, r2, [r1]
 800b6b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b6ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d1e5      	bne.n	800b68c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	3308      	adds	r3, #8
 800b6c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6c8:	697b      	ldr	r3, [r7, #20]
 800b6ca:	e853 3f00 	ldrex	r3, [r3]
 800b6ce:	613b      	str	r3, [r7, #16]
   return(result);
 800b6d0:	693b      	ldr	r3, [r7, #16]
 800b6d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b6d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	3308      	adds	r3, #8
 800b6de:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b6e0:	623a      	str	r2, [r7, #32]
 800b6e2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6e4:	69f9      	ldr	r1, [r7, #28]
 800b6e6:	6a3a      	ldr	r2, [r7, #32]
 800b6e8:	e841 2300 	strex	r3, r2, [r1]
 800b6ec:	61bb      	str	r3, [r7, #24]
   return(result);
 800b6ee:	69bb      	ldr	r3, [r7, #24]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d1e5      	bne.n	800b6c0 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800b6f4:	2300      	movs	r3, #0
}
 800b6f6:	4618      	mov	r0, r3
 800b6f8:	3758      	adds	r7, #88	@ 0x58
 800b6fa:	46bd      	mov	sp, r7
 800b6fc:	bd80      	pop	{r7, pc}
 800b6fe:	bf00      	nop
 800b700:	0800b919 	.word	0x0800b919
 800b704:	0800ba4d 	.word	0x0800ba4d
 800b708:	0800ba93 	.word	0x0800ba93

0800b70c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b70c:	b480      	push	{r7}
 800b70e:	b08f      	sub	sp, #60	@ 0x3c
 800b710:	af00      	add	r7, sp, #0
 800b712:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b71a:	6a3b      	ldr	r3, [r7, #32]
 800b71c:	e853 3f00 	ldrex	r3, [r3]
 800b720:	61fb      	str	r3, [r7, #28]
   return(result);
 800b722:	69fb      	ldr	r3, [r7, #28]
 800b724:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b728:	637b      	str	r3, [r7, #52]	@ 0x34
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	461a      	mov	r2, r3
 800b730:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b732:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b734:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b736:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b738:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b73a:	e841 2300 	strex	r3, r2, [r1]
 800b73e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b742:	2b00      	cmp	r3, #0
 800b744:	d1e6      	bne.n	800b714 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	3308      	adds	r3, #8
 800b74c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	e853 3f00 	ldrex	r3, [r3]
 800b754:	60bb      	str	r3, [r7, #8]
   return(result);
 800b756:	68bb      	ldr	r3, [r7, #8]
 800b758:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b75c:	633b      	str	r3, [r7, #48]	@ 0x30
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	3308      	adds	r3, #8
 800b764:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b766:	61ba      	str	r2, [r7, #24]
 800b768:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b76a:	6979      	ldr	r1, [r7, #20]
 800b76c:	69ba      	ldr	r2, [r7, #24]
 800b76e:	e841 2300 	strex	r3, r2, [r1]
 800b772:	613b      	str	r3, [r7, #16]
   return(result);
 800b774:	693b      	ldr	r3, [r7, #16]
 800b776:	2b00      	cmp	r3, #0
 800b778:	d1e5      	bne.n	800b746 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	2220      	movs	r2, #32
 800b77e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800b782:	bf00      	nop
 800b784:	373c      	adds	r7, #60	@ 0x3c
 800b786:	46bd      	mov	sp, r7
 800b788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b78c:	4770      	bx	lr

0800b78e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b78e:	b480      	push	{r7}
 800b790:	b095      	sub	sp, #84	@ 0x54
 800b792:	af00      	add	r7, sp, #0
 800b794:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b79c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b79e:	e853 3f00 	ldrex	r3, [r3]
 800b7a2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b7a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b7aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	461a      	mov	r2, r3
 800b7b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b7b4:	643b      	str	r3, [r7, #64]	@ 0x40
 800b7b6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7b8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b7ba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b7bc:	e841 2300 	strex	r3, r2, [r1]
 800b7c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b7c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d1e6      	bne.n	800b796 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	3308      	adds	r3, #8
 800b7ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7d0:	6a3b      	ldr	r3, [r7, #32]
 800b7d2:	e853 3f00 	ldrex	r3, [r3]
 800b7d6:	61fb      	str	r3, [r7, #28]
   return(result);
 800b7d8:	69fb      	ldr	r3, [r7, #28]
 800b7da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b7de:	f023 0301 	bic.w	r3, r3, #1
 800b7e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	3308      	adds	r3, #8
 800b7ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b7ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b7ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b7f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b7f4:	e841 2300 	strex	r3, r2, [r1]
 800b7f8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b7fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d1e3      	bne.n	800b7c8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b804:	2b01      	cmp	r3, #1
 800b806:	d118      	bne.n	800b83a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	e853 3f00 	ldrex	r3, [r3]
 800b814:	60bb      	str	r3, [r7, #8]
   return(result);
 800b816:	68bb      	ldr	r3, [r7, #8]
 800b818:	f023 0310 	bic.w	r3, r3, #16
 800b81c:	647b      	str	r3, [r7, #68]	@ 0x44
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	461a      	mov	r2, r3
 800b824:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b826:	61bb      	str	r3, [r7, #24]
 800b828:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b82a:	6979      	ldr	r1, [r7, #20]
 800b82c:	69ba      	ldr	r2, [r7, #24]
 800b82e:	e841 2300 	strex	r3, r2, [r1]
 800b832:	613b      	str	r3, [r7, #16]
   return(result);
 800b834:	693b      	ldr	r3, [r7, #16]
 800b836:	2b00      	cmp	r3, #0
 800b838:	d1e6      	bne.n	800b808 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	2220      	movs	r2, #32
 800b83e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	2200      	movs	r2, #0
 800b846:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	2200      	movs	r2, #0
 800b84c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b84e:	bf00      	nop
 800b850:	3754      	adds	r7, #84	@ 0x54
 800b852:	46bd      	mov	sp, r7
 800b854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b858:	4770      	bx	lr

0800b85a <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b85a:	b580      	push	{r7, lr}
 800b85c:	b090      	sub	sp, #64	@ 0x40
 800b85e:	af00      	add	r7, sp, #0
 800b860:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b866:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	f003 0320 	and.w	r3, r3, #32
 800b872:	2b00      	cmp	r3, #0
 800b874:	d137      	bne.n	800b8e6 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800b876:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b878:	2200      	movs	r2, #0
 800b87a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b87e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	3308      	adds	r3, #8
 800b884:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b888:	e853 3f00 	ldrex	r3, [r3]
 800b88c:	623b      	str	r3, [r7, #32]
   return(result);
 800b88e:	6a3b      	ldr	r3, [r7, #32]
 800b890:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b894:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b896:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	3308      	adds	r3, #8
 800b89c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b89e:	633a      	str	r2, [r7, #48]	@ 0x30
 800b8a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b8a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b8a6:	e841 2300 	strex	r3, r2, [r1]
 800b8aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b8ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d1e5      	bne.n	800b87e <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b8b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8b8:	693b      	ldr	r3, [r7, #16]
 800b8ba:	e853 3f00 	ldrex	r3, [r3]
 800b8be:	60fb      	str	r3, [r7, #12]
   return(result);
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b8c6:	637b      	str	r3, [r7, #52]	@ 0x34
 800b8c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	461a      	mov	r2, r3
 800b8ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8d0:	61fb      	str	r3, [r7, #28]
 800b8d2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8d4:	69b9      	ldr	r1, [r7, #24]
 800b8d6:	69fa      	ldr	r2, [r7, #28]
 800b8d8:	e841 2300 	strex	r3, r2, [r1]
 800b8dc:	617b      	str	r3, [r7, #20]
   return(result);
 800b8de:	697b      	ldr	r3, [r7, #20]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d1e6      	bne.n	800b8b2 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b8e4:	e004      	b.n	800b8f0 <UART_DMATransmitCplt+0x96>
    huart->TxCpltCallback(huart);
 800b8e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b8e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b8ec:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800b8ee:	4798      	blx	r3
}
 800b8f0:	bf00      	nop
 800b8f2:	3740      	adds	r7, #64	@ 0x40
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	bd80      	pop	{r7, pc}

0800b8f8 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b8f8:	b580      	push	{r7, lr}
 800b8fa:	b084      	sub	sp, #16
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b904:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b90c:	68f8      	ldr	r0, [r7, #12]
 800b90e:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b910:	bf00      	nop
 800b912:	3710      	adds	r7, #16
 800b914:	46bd      	mov	sp, r7
 800b916:	bd80      	pop	{r7, pc}

0800b918 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b918:	b580      	push	{r7, lr}
 800b91a:	b09c      	sub	sp, #112	@ 0x70
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b924:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	f003 0320 	and.w	r3, r3, #32
 800b930:	2b00      	cmp	r3, #0
 800b932:	d171      	bne.n	800ba18 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800b934:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b936:	2200      	movs	r2, #0
 800b938:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b93c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b942:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b944:	e853 3f00 	ldrex	r3, [r3]
 800b948:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b94a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b94c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b950:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b952:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	461a      	mov	r2, r3
 800b958:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b95a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b95c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b95e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b960:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b962:	e841 2300 	strex	r3, r2, [r1]
 800b966:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b968:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d1e6      	bne.n	800b93c <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b96e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	3308      	adds	r3, #8
 800b974:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b976:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b978:	e853 3f00 	ldrex	r3, [r3]
 800b97c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b97e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b980:	f023 0301 	bic.w	r3, r3, #1
 800b984:	667b      	str	r3, [r7, #100]	@ 0x64
 800b986:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	3308      	adds	r3, #8
 800b98c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b98e:	647a      	str	r2, [r7, #68]	@ 0x44
 800b990:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b992:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b994:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b996:	e841 2300 	strex	r3, r2, [r1]
 800b99a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b99c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d1e5      	bne.n	800b96e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b9a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	3308      	adds	r3, #8
 800b9a8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9ac:	e853 3f00 	ldrex	r3, [r3]
 800b9b0:	623b      	str	r3, [r7, #32]
   return(result);
 800b9b2:	6a3b      	ldr	r3, [r7, #32]
 800b9b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b9b8:	663b      	str	r3, [r7, #96]	@ 0x60
 800b9ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	3308      	adds	r3, #8
 800b9c0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b9c2:	633a      	str	r2, [r7, #48]	@ 0x30
 800b9c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b9c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9ca:	e841 2300 	strex	r3, r2, [r1]
 800b9ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b9d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d1e5      	bne.n	800b9a2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b9d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9d8:	2220      	movs	r2, #32
 800b9da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b9de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b9e2:	2b01      	cmp	r3, #1
 800b9e4:	d118      	bne.n	800ba18 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b9e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9ec:	693b      	ldr	r3, [r7, #16]
 800b9ee:	e853 3f00 	ldrex	r3, [r3]
 800b9f2:	60fb      	str	r3, [r7, #12]
   return(result);
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	f023 0310 	bic.w	r3, r3, #16
 800b9fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b9fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	461a      	mov	r2, r3
 800ba02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ba04:	61fb      	str	r3, [r7, #28]
 800ba06:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba08:	69b9      	ldr	r1, [r7, #24]
 800ba0a:	69fa      	ldr	r2, [r7, #28]
 800ba0c:	e841 2300 	strex	r3, r2, [r1]
 800ba10:	617b      	str	r3, [r7, #20]
   return(result);
 800ba12:	697b      	ldr	r3, [r7, #20]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d1e6      	bne.n	800b9e6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ba18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ba1a:	2200      	movs	r2, #0
 800ba1c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ba1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ba20:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ba22:	2b01      	cmp	r3, #1
 800ba24:	d109      	bne.n	800ba3a <UART_DMAReceiveCplt+0x122>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800ba26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ba28:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800ba2c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ba2e:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800ba32:	4611      	mov	r1, r2
 800ba34:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ba36:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ba38:	e004      	b.n	800ba44 <UART_DMAReceiveCplt+0x12c>
    huart->RxCpltCallback(huart);
 800ba3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ba3c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ba40:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ba42:	4798      	blx	r3
}
 800ba44:	bf00      	nop
 800ba46:	3770      	adds	r7, #112	@ 0x70
 800ba48:	46bd      	mov	sp, r7
 800ba4a:	bd80      	pop	{r7, pc}

0800ba4c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ba4c:	b580      	push	{r7, lr}
 800ba4e:	b084      	sub	sp, #16
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba58:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	2201      	movs	r2, #1
 800ba5e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ba64:	2b01      	cmp	r3, #1
 800ba66:	d10b      	bne.n	800ba80 <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800ba6e:	68fa      	ldr	r2, [r7, #12]
 800ba70:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800ba74:	0852      	lsrs	r2, r2, #1
 800ba76:	b292      	uxth	r2, r2
 800ba78:	4611      	mov	r1, r2
 800ba7a:	68f8      	ldr	r0, [r7, #12]
 800ba7c:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ba7e:	e004      	b.n	800ba8a <UART_DMARxHalfCplt+0x3e>
    huart->RxHalfCpltCallback(huart);
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ba86:	68f8      	ldr	r0, [r7, #12]
 800ba88:	4798      	blx	r3
}
 800ba8a:	bf00      	nop
 800ba8c:	3710      	adds	r7, #16
 800ba8e:	46bd      	mov	sp, r7
 800ba90:	bd80      	pop	{r7, pc}

0800ba92 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ba92:	b580      	push	{r7, lr}
 800ba94:	b086      	sub	sp, #24
 800ba96:	af00      	add	r7, sp, #0
 800ba98:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba9e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800baa0:	697b      	ldr	r3, [r7, #20]
 800baa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800baa6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800baa8:	697b      	ldr	r3, [r7, #20]
 800baaa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800baae:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800bab0:	697b      	ldr	r3, [r7, #20]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	689b      	ldr	r3, [r3, #8]
 800bab6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800baba:	2b80      	cmp	r3, #128	@ 0x80
 800babc:	d109      	bne.n	800bad2 <UART_DMAError+0x40>
 800babe:	693b      	ldr	r3, [r7, #16]
 800bac0:	2b21      	cmp	r3, #33	@ 0x21
 800bac2:	d106      	bne.n	800bad2 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800bac4:	697b      	ldr	r3, [r7, #20]
 800bac6:	2200      	movs	r2, #0
 800bac8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800bacc:	6978      	ldr	r0, [r7, #20]
 800bace:	f7ff fe1d 	bl	800b70c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800bad2:	697b      	ldr	r3, [r7, #20]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	689b      	ldr	r3, [r3, #8]
 800bad8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800badc:	2b40      	cmp	r3, #64	@ 0x40
 800bade:	d109      	bne.n	800baf4 <UART_DMAError+0x62>
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	2b22      	cmp	r3, #34	@ 0x22
 800bae4:	d106      	bne.n	800baf4 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800bae6:	697b      	ldr	r3, [r7, #20]
 800bae8:	2200      	movs	r2, #0
 800baea:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800baee:	6978      	ldr	r0, [r7, #20]
 800baf0:	f7ff fe4d 	bl	800b78e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800baf4:	697b      	ldr	r3, [r7, #20]
 800baf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bafa:	f043 0210 	orr.w	r2, r3, #16
 800bafe:	697b      	ldr	r3, [r7, #20]
 800bb00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800bb04:	697b      	ldr	r3, [r7, #20]
 800bb06:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800bb0a:	6978      	ldr	r0, [r7, #20]
 800bb0c:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bb0e:	bf00      	nop
 800bb10:	3718      	adds	r7, #24
 800bb12:	46bd      	mov	sp, r7
 800bb14:	bd80      	pop	{r7, pc}

0800bb16 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bb16:	b580      	push	{r7, lr}
 800bb18:	b084      	sub	sp, #16
 800bb1a:	af00      	add	r7, sp, #0
 800bb1c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb22:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	2200      	movs	r2, #0
 800bb28:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	2200      	movs	r2, #0
 800bb30:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800bb3a:	68f8      	ldr	r0, [r7, #12]
 800bb3c:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bb3e:	bf00      	nop
 800bb40:	3710      	adds	r7, #16
 800bb42:	46bd      	mov	sp, r7
 800bb44:	bd80      	pop	{r7, pc}

0800bb46 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bb46:	b580      	push	{r7, lr}
 800bb48:	b088      	sub	sp, #32
 800bb4a:	af00      	add	r7, sp, #0
 800bb4c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	e853 3f00 	ldrex	r3, [r3]
 800bb5a:	60bb      	str	r3, [r7, #8]
   return(result);
 800bb5c:	68bb      	ldr	r3, [r7, #8]
 800bb5e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bb62:	61fb      	str	r3, [r7, #28]
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	461a      	mov	r2, r3
 800bb6a:	69fb      	ldr	r3, [r7, #28]
 800bb6c:	61bb      	str	r3, [r7, #24]
 800bb6e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb70:	6979      	ldr	r1, [r7, #20]
 800bb72:	69ba      	ldr	r2, [r7, #24]
 800bb74:	e841 2300 	strex	r3, r2, [r1]
 800bb78:	613b      	str	r3, [r7, #16]
   return(result);
 800bb7a:	693b      	ldr	r3, [r7, #16]
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d1e6      	bne.n	800bb4e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	2220      	movs	r2, #32
 800bb84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	2200      	movs	r2, #0
 800bb8c:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bb94:	6878      	ldr	r0, [r7, #4]
 800bb96:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bb98:	bf00      	nop
 800bb9a:	3720      	adds	r7, #32
 800bb9c:	46bd      	mov	sp, r7
 800bb9e:	bd80      	pop	{r7, pc}

0800bba0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800bba0:	b480      	push	{r7}
 800bba2:	b083      	sub	sp, #12
 800bba4:	af00      	add	r7, sp, #0
 800bba6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800bba8:	bf00      	nop
 800bbaa:	370c      	adds	r7, #12
 800bbac:	46bd      	mov	sp, r7
 800bbae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb2:	4770      	bx	lr

0800bbb4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800bbb4:	b480      	push	{r7}
 800bbb6:	b083      	sub	sp, #12
 800bbb8:	af00      	add	r7, sp, #0
 800bbba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800bbbc:	bf00      	nop
 800bbbe:	370c      	adds	r7, #12
 800bbc0:	46bd      	mov	sp, r7
 800bbc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc6:	4770      	bx	lr

0800bbc8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800bbc8:	b480      	push	{r7}
 800bbca:	b083      	sub	sp, #12
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800bbd0:	bf00      	nop
 800bbd2:	370c      	adds	r7, #12
 800bbd4:	46bd      	mov	sp, r7
 800bbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbda:	4770      	bx	lr

0800bbdc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800bbdc:	b480      	push	{r7}
 800bbde:	b085      	sub	sp, #20
 800bbe0:	af00      	add	r7, sp, #0
 800bbe2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bbea:	2b01      	cmp	r3, #1
 800bbec:	d101      	bne.n	800bbf2 <HAL_UARTEx_DisableFifoMode+0x16>
 800bbee:	2302      	movs	r3, #2
 800bbf0:	e027      	b.n	800bc42 <HAL_UARTEx_DisableFifoMode+0x66>
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	2201      	movs	r2, #1
 800bbf6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	2224      	movs	r2, #36	@ 0x24
 800bbfe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	681a      	ldr	r2, [r3, #0]
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	f022 0201 	bic.w	r2, r2, #1
 800bc18:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800bc20:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	2200      	movs	r2, #0
 800bc26:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	68fa      	ldr	r2, [r7, #12]
 800bc2e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	2220      	movs	r2, #32
 800bc34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	2200      	movs	r2, #0
 800bc3c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bc40:	2300      	movs	r3, #0
}
 800bc42:	4618      	mov	r0, r3
 800bc44:	3714      	adds	r7, #20
 800bc46:	46bd      	mov	sp, r7
 800bc48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc4c:	4770      	bx	lr

0800bc4e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bc4e:	b580      	push	{r7, lr}
 800bc50:	b084      	sub	sp, #16
 800bc52:	af00      	add	r7, sp, #0
 800bc54:	6078      	str	r0, [r7, #4]
 800bc56:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bc5e:	2b01      	cmp	r3, #1
 800bc60:	d101      	bne.n	800bc66 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800bc62:	2302      	movs	r3, #2
 800bc64:	e02d      	b.n	800bcc2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	2201      	movs	r2, #1
 800bc6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	2224      	movs	r2, #36	@ 0x24
 800bc72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	681a      	ldr	r2, [r3, #0]
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	f022 0201 	bic.w	r2, r2, #1
 800bc8c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	689b      	ldr	r3, [r3, #8]
 800bc94:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	683a      	ldr	r2, [r7, #0]
 800bc9e:	430a      	orrs	r2, r1
 800bca0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bca2:	6878      	ldr	r0, [r7, #4]
 800bca4:	f000 f850 	bl	800bd48 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	68fa      	ldr	r2, [r7, #12]
 800bcae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	2220      	movs	r2, #32
 800bcb4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	2200      	movs	r2, #0
 800bcbc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bcc0:	2300      	movs	r3, #0
}
 800bcc2:	4618      	mov	r0, r3
 800bcc4:	3710      	adds	r7, #16
 800bcc6:	46bd      	mov	sp, r7
 800bcc8:	bd80      	pop	{r7, pc}

0800bcca <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bcca:	b580      	push	{r7, lr}
 800bccc:	b084      	sub	sp, #16
 800bcce:	af00      	add	r7, sp, #0
 800bcd0:	6078      	str	r0, [r7, #4]
 800bcd2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bcda:	2b01      	cmp	r3, #1
 800bcdc:	d101      	bne.n	800bce2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800bcde:	2302      	movs	r3, #2
 800bce0:	e02d      	b.n	800bd3e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	2201      	movs	r2, #1
 800bce6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	2224      	movs	r2, #36	@ 0x24
 800bcee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	681a      	ldr	r2, [r3, #0]
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	f022 0201 	bic.w	r2, r2, #1
 800bd08:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	689b      	ldr	r3, [r3, #8]
 800bd10:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	683a      	ldr	r2, [r7, #0]
 800bd1a:	430a      	orrs	r2, r1
 800bd1c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bd1e:	6878      	ldr	r0, [r7, #4]
 800bd20:	f000 f812 	bl	800bd48 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	68fa      	ldr	r2, [r7, #12]
 800bd2a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	2220      	movs	r2, #32
 800bd30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	2200      	movs	r2, #0
 800bd38:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bd3c:	2300      	movs	r3, #0
}
 800bd3e:	4618      	mov	r0, r3
 800bd40:	3710      	adds	r7, #16
 800bd42:	46bd      	mov	sp, r7
 800bd44:	bd80      	pop	{r7, pc}
	...

0800bd48 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800bd48:	b480      	push	{r7}
 800bd4a:	b085      	sub	sp, #20
 800bd4c:	af00      	add	r7, sp, #0
 800bd4e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d108      	bne.n	800bd6a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	2201      	movs	r2, #1
 800bd5c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	2201      	movs	r2, #1
 800bd64:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800bd68:	e031      	b.n	800bdce <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800bd6a:	2308      	movs	r3, #8
 800bd6c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800bd6e:	2308      	movs	r3, #8
 800bd70:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	689b      	ldr	r3, [r3, #8]
 800bd78:	0e5b      	lsrs	r3, r3, #25
 800bd7a:	b2db      	uxtb	r3, r3
 800bd7c:	f003 0307 	and.w	r3, r3, #7
 800bd80:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	689b      	ldr	r3, [r3, #8]
 800bd88:	0f5b      	lsrs	r3, r3, #29
 800bd8a:	b2db      	uxtb	r3, r3
 800bd8c:	f003 0307 	and.w	r3, r3, #7
 800bd90:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bd92:	7bbb      	ldrb	r3, [r7, #14]
 800bd94:	7b3a      	ldrb	r2, [r7, #12]
 800bd96:	4911      	ldr	r1, [pc, #68]	@ (800bddc <UARTEx_SetNbDataToProcess+0x94>)
 800bd98:	5c8a      	ldrb	r2, [r1, r2]
 800bd9a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800bd9e:	7b3a      	ldrb	r2, [r7, #12]
 800bda0:	490f      	ldr	r1, [pc, #60]	@ (800bde0 <UARTEx_SetNbDataToProcess+0x98>)
 800bda2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bda4:	fb93 f3f2 	sdiv	r3, r3, r2
 800bda8:	b29a      	uxth	r2, r3
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bdb0:	7bfb      	ldrb	r3, [r7, #15]
 800bdb2:	7b7a      	ldrb	r2, [r7, #13]
 800bdb4:	4909      	ldr	r1, [pc, #36]	@ (800bddc <UARTEx_SetNbDataToProcess+0x94>)
 800bdb6:	5c8a      	ldrb	r2, [r1, r2]
 800bdb8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800bdbc:	7b7a      	ldrb	r2, [r7, #13]
 800bdbe:	4908      	ldr	r1, [pc, #32]	@ (800bde0 <UARTEx_SetNbDataToProcess+0x98>)
 800bdc0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bdc2:	fb93 f3f2 	sdiv	r3, r3, r2
 800bdc6:	b29a      	uxth	r2, r3
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800bdce:	bf00      	nop
 800bdd0:	3714      	adds	r7, #20
 800bdd2:	46bd      	mov	sp, r7
 800bdd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd8:	4770      	bx	lr
 800bdda:	bf00      	nop
 800bddc:	0800bea0 	.word	0x0800bea0
 800bde0:	0800bea8 	.word	0x0800bea8

0800bde4 <memset>:
 800bde4:	4402      	add	r2, r0
 800bde6:	4603      	mov	r3, r0
 800bde8:	4293      	cmp	r3, r2
 800bdea:	d100      	bne.n	800bdee <memset+0xa>
 800bdec:	4770      	bx	lr
 800bdee:	f803 1b01 	strb.w	r1, [r3], #1
 800bdf2:	e7f9      	b.n	800bde8 <memset+0x4>

0800bdf4 <__libc_init_array>:
 800bdf4:	b570      	push	{r4, r5, r6, lr}
 800bdf6:	4d0d      	ldr	r5, [pc, #52]	@ (800be2c <__libc_init_array+0x38>)
 800bdf8:	4c0d      	ldr	r4, [pc, #52]	@ (800be30 <__libc_init_array+0x3c>)
 800bdfa:	1b64      	subs	r4, r4, r5
 800bdfc:	10a4      	asrs	r4, r4, #2
 800bdfe:	2600      	movs	r6, #0
 800be00:	42a6      	cmp	r6, r4
 800be02:	d109      	bne.n	800be18 <__libc_init_array+0x24>
 800be04:	4d0b      	ldr	r5, [pc, #44]	@ (800be34 <__libc_init_array+0x40>)
 800be06:	4c0c      	ldr	r4, [pc, #48]	@ (800be38 <__libc_init_array+0x44>)
 800be08:	f000 f826 	bl	800be58 <_init>
 800be0c:	1b64      	subs	r4, r4, r5
 800be0e:	10a4      	asrs	r4, r4, #2
 800be10:	2600      	movs	r6, #0
 800be12:	42a6      	cmp	r6, r4
 800be14:	d105      	bne.n	800be22 <__libc_init_array+0x2e>
 800be16:	bd70      	pop	{r4, r5, r6, pc}
 800be18:	f855 3b04 	ldr.w	r3, [r5], #4
 800be1c:	4798      	blx	r3
 800be1e:	3601      	adds	r6, #1
 800be20:	e7ee      	b.n	800be00 <__libc_init_array+0xc>
 800be22:	f855 3b04 	ldr.w	r3, [r5], #4
 800be26:	4798      	blx	r3
 800be28:	3601      	adds	r6, #1
 800be2a:	e7f2      	b.n	800be12 <__libc_init_array+0x1e>
 800be2c:	0800beb8 	.word	0x0800beb8
 800be30:	0800beb8 	.word	0x0800beb8
 800be34:	0800beb8 	.word	0x0800beb8
 800be38:	0800bebc 	.word	0x0800bebc

0800be3c <memcpy>:
 800be3c:	440a      	add	r2, r1
 800be3e:	4291      	cmp	r1, r2
 800be40:	f100 33ff 	add.w	r3, r0, #4294967295
 800be44:	d100      	bne.n	800be48 <memcpy+0xc>
 800be46:	4770      	bx	lr
 800be48:	b510      	push	{r4, lr}
 800be4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800be4e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800be52:	4291      	cmp	r1, r2
 800be54:	d1f9      	bne.n	800be4a <memcpy+0xe>
 800be56:	bd10      	pop	{r4, pc}

0800be58 <_init>:
 800be58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be5a:	bf00      	nop
 800be5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be5e:	bc08      	pop	{r3}
 800be60:	469e      	mov	lr, r3
 800be62:	4770      	bx	lr

0800be64 <_fini>:
 800be64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be66:	bf00      	nop
 800be68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be6a:	bc08      	pop	{r3}
 800be6c:	469e      	mov	lr, r3
 800be6e:	4770      	bx	lr
