Design exploration of hybrid caches with disparate memory technologies