module flopr_tb();
	logic clk = 0,reset,enable = 1;
	logic [32:0]d = '0,q;
	int data = 1;
	flopre #(32)test(clk,reset,enable,d,q);
	initial begin 
		reset = 1; #50;
		reset = 0; #50;
		$stop;
	end
	always @(negedge clk) begin
		if (data == 4)
			enable = 0;
		d = data;
		data++;
	end	
	always #5 clk = ~clk;
endmodule
	