---
hidden: true
title: "647 RO and counter"
weight: 161
---

## 647 : RO and counter

* Author: akita11
* Description: 8 inv and counter.
* [GitHub repository](https://github.com/akita11/tt05-verilog-demo)
* [GDS submitted](https://github.com/akita11/tt05-verilog-demo/actions/runs/6513532791)
* HDL project
* [Extra docs]()
* Clock: 10000000 Hz
* External hardware: 



### How it works

This is a blink.


### How to test

Check reset, ena, counter function.


### IO

| # | Input        | Output       | Bidirectional      |
|---|--------------|--------------| -------------------|
| 0 | inv1  | counter[15] | output of inv1 |
| 1 | inv2  | counter[14] | output of inv2 |
| 2 | inv3  | counter[13] | output of inv3 |
| 3 | inv4  | counter[12] | output of inv4 |
| 4 | inv5  | counter[11] | output of inv5 |
| 5 | inv6  | counter[10] | output of inv6 |
| 6 | inv7  | counter[9] | output of inv7 |
| 7 | inv8  | counter[8] | output of inv8 |
