==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.radare2librbinpdbtpi.c_init_stype_info_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:10 ; elapsed = 00:02:05 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21662 ; free virtual = 44506
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:10 ; elapsed = 00:02:05 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21662 ; free virtual = 44506
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:11 ; elapsed = 00:02:07 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21666 ; free virtual = 44509
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:11 ; elapsed = 00:02:07 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21666 ; free virtual = 44509
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (extr_.radare2librbinpdbtpi.c_init_stype_info_with_main.c:114:62) to (extr_.radare2librbinpdbtpi.c_init_stype_info_with_main.c:275:1) in function 'init_stype_info'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:11 ; elapsed = 00:02:07 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21666 ; free virtual = 44509
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:11 ; elapsed = 00:02:07 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21666 ; free virtual = 44509
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.83 seconds; current allocated memory: 114.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 114.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 114.490 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:12 ; elapsed = 00:02:07 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21664 ; free virtual = 44507
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.linuxdriversvideofbdevpxa168fb.c_set_pix_fmt_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.linuxdriversvideofbdevpxa168fb.c_set_pix_fmt_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.linuxdriversvideofbdevpxa168fb.c_set_pix_fmt_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.radare2librbinpdbtpi.c_init_stype_info_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:55 ; elapsed = 00:11:07 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26893 ; free virtual = 37449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:55 ; elapsed = 00:11:07 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26893 ; free virtual = 37449
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function 'init_stype_info' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.radare2librbinpdbtpi.c_init_stype_info_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:09 ; elapsed = 00:12:29 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26893 ; free virtual = 37449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:09 ; elapsed = 00:12:29 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26893 ; free virtual = 37449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:11 ; elapsed = 00:12:30 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26893 ; free virtual = 37449
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:11 ; elapsed = 00:12:30 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26893 ; free virtual = 37450
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (extr_.radare2librbinpdbtpi.c_init_stype_info_with_main.c:275:1) in function 'init_stype_info'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:11 ; elapsed = 00:12:30 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26882 ; free virtual = 37438
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:11 ; elapsed = 00:12:31 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26882 ; free virtual = 37438
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'init_stype_info' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_stype_info' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 750.62 seconds; current allocated memory: 101.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 101.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_stype_info' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_leaf_type' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_print_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_mlist' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_index' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_arglist' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_this_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_class_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_return_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_utype' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_vshape' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_derived' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_base_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_index_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_element_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_arg_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_members' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_name_len' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_val' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_name' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_free_s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_is_fwdref' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_modified_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'init_stype_info' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'init_stype_info/type_info_leaf_type' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_stype_info'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 102.039 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:12 ; elapsed = 00:12:32 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26877 ; free virtual = 37434
INFO: [VHDL 208-304] Generating VHDL RTL for init_stype_info.
INFO: [VLOG 209-307] Generating Verilog RTL for init_stype_info.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.radare2librbinpdbtpi.c_init_stype_info_with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.radare2librbinpdbtpi.c_init_stype_info_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.radare2librbinpdbtpi.c_init_stype_info_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:25 ; elapsed = 00:15:35 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26879 ; free virtual = 37436
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:25 ; elapsed = 00:15:35 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26879 ; free virtual = 37436
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:27 ; elapsed = 00:15:37 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26879 ; free virtual = 37436
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:27 ; elapsed = 00:15:37 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26879 ; free virtual = 37437
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (extr_.radare2librbinpdbtpi.c_init_stype_info_with_main.c:275:1) in function 'init_stype_info'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:27 ; elapsed = 00:15:37 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26869 ; free virtual = 37426
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:27 ; elapsed = 00:15:37 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26868 ; free virtual = 37426
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'init_stype_info' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_stype_info' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 186.71 seconds; current allocated memory: 111.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 111.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_stype_info' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_leaf_type' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_print_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_mlist' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_index' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_arglist' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_this_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_class_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_return_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_utype' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_vshape' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_derived' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_base_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_index_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_element_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_arg_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_members' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_name_len' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_val' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_name' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_free_s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_is_fwdref' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_modified_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'init_stype_info' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'init_stype_info/type_info_leaf_type' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_stype_info'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 111.803 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:28 ; elapsed = 00:15:39 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26865 ; free virtual = 37422
INFO: [VHDL 208-304] Generating VHDL RTL for init_stype_info.
INFO: [VLOG 209-307] Generating Verilog RTL for init_stype_info.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.radare2librbinpdbtpi.c_init_stype_info_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:40 ; elapsed = 00:17:01 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26863 ; free virtual = 37420
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:40 ; elapsed = 00:17:01 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26863 ; free virtual = 37420
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:42 ; elapsed = 00:17:03 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26863 ; free virtual = 37421
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:42 ; elapsed = 00:17:03 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26863 ; free virtual = 37421
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (extr_.radare2librbinpdbtpi.c_init_stype_info_with_main.c:275:1) in function 'init_stype_info'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:42 ; elapsed = 00:17:03 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26863 ; free virtual = 37421
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:42 ; elapsed = 00:17:03 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26863 ; free virtual = 37421
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'init_stype_info' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_stype_info' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 85.92 seconds; current allocated memory: 113.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 113.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_stype_info' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_leaf_type' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_print_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_mlist' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_index' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_arglist' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_this_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_class_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_return_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_utype' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_vshape' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_derived' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_base_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_index_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_element_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_arg_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_members' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_name_len' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_val' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_name' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_free_s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_is_fwdref' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'init_stype_info/type_info_get_modified_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'init_stype_info' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'init_stype_info/type_info_leaf_type' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_stype_info'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 113.743 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:43 ; elapsed = 00:17:05 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26862 ; free virtual = 37420
INFO: [VHDL 208-304] Generating VHDL RTL for init_stype_info.
INFO: [VLOG 209-307] Generating Verilog RTL for init_stype_info.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.reactosdllcpldeskpreview.c_CalculateItemSize_with_main.c'.
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.reactosdllcpldeskpreview.c_CalculateItemSize_with_main.c/proj_extr_.reactosdllcpldeskpreview.c_CalculateItemSize_with_main.c'.
