$date
	Tue Jun 18 21:58:10 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testebench $end
$var wire 1 ! reset $end
$var wire 6 " counter [5:0] $end
$var wire 1 # clk $end
$var wire 32 $ T_DATA [31:0] $end
$var wire 16 % RD_DATA [15:0] $end
$var wire 1 & MDIO_START $end
$var wire 1 ' MDIO_OUT $end
$var wire 1 ( MDIO_OE $end
$var wire 1 ) MDIO_IN $end
$var wire 1 * MDC $end
$var wire 1 + DATA_RDY $end
$scope module DUT $end
$var wire 6 , counter [5:0] $end
$var wire 1 ! reset $end
$var wire 1 # clk $end
$var wire 32 - T_DATA [31:0] $end
$var wire 1 & MDIO_START $end
$var wire 1 ) MDIO_IN $end
$var reg 1 + DATA_RDY $end
$var reg 1 * MDC $end
$var reg 1 ( MDIO_OE $end
$var reg 1 ' MDIO_OUT $end
$var reg 16 . RD_DATA [15:0] $end
$var reg 6 / count [5:0] $end
$var reg 1 0 mdio_start_d $end
$upscope $end
$scope module TESTER $end
$var wire 1 + DATA_RDY $end
$var wire 1 * MDC $end
$var wire 1 ( MDIO_OE $end
$var wire 1 ' MDIO_OUT $end
$var wire 16 1 RD_DATA [15:0] $end
$var wire 6 2 counter [5:0] $end
$var reg 1 ) MDIO_IN $end
$var reg 1 & MDIO_START $end
$var reg 32 3 T_DATA [31:0] $end
$var reg 1 # clk $end
$var reg 1 ! reset $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 3
bx 2
bx 1
x0
bx /
bx .
b0 -
bx ,
x+
x*
x)
x(
x'
0&
bx %
b0 $
0#
bx "
0!
$end
#5000
00
b100000 "
b100000 ,
b100000 2
b100000 /
0+
b0 %
b0 .
b0 1
0(
0'
0*
1#
#10000
0#
b10001100011010101111010110110101 $
b10001100011010101111010110110101 -
b10001100011010101111010110110101 3
1!
#15000
1(
1*
1#
#20000
0#
1&
#25000
10
0*
1#
#30000
0#
0&
#35000
b11111 "
b11111 ,
b11111 2
b11111 /
1'
1*
1#
#40000
0#
#45000
b11110 "
b11110 ,
b11110 2
b11110 /
0'
0*
1#
#50000
0#
#55000
b11101 "
b11101 ,
b11101 2
b11101 /
1*
1#
#60000
0#
#65000
b11100 "
b11100 ,
b11100 2
b11100 /
0*
1#
#70000
0#
#75000
b11011 "
b11011 ,
b11011 2
b11011 /
1'
1*
1#
#80000
0#
#85000
b11010 "
b11010 ,
b11010 2
b11010 /
0*
1#
#90000
0#
#95000
b11001 "
b11001 ,
b11001 2
b11001 /
0'
1*
1#
#100000
0#
#105000
b11000 "
b11000 ,
b11000 2
b11000 /
0*
1#
#110000
0#
#115000
b10111 "
b10111 ,
b10111 2
b10111 /
1*
1#
#120000
0#
#125000
b10110 "
b10110 ,
b10110 2
b10110 /
1'
0*
1#
#130000
0#
#135000
b10101 "
b10101 ,
b10101 2
b10101 /
1*
1#
#140000
0#
#145000
b10100 "
b10100 ,
b10100 2
b10100 /
0'
0*
1#
#150000
0#
#155000
b10011 "
b10011 ,
b10011 2
b10011 /
1'
1*
1#
#160000
0#
#165000
b10010 "
b10010 ,
b10010 2
b10010 /
0'
0*
1#
#170000
0#
#175000
b10001 "
b10001 ,
b10001 2
b10001 /
1'
1*
1#
#180000
0#
#185000
b10000 "
b10000 ,
b10000 2
b10000 /
0'
0*
1#
#190000
0#
#195000
b1111 "
b1111 ,
b1111 2
b1111 /
1'
1*
1#
#200000
0#
#205000
b1110 "
b1110 ,
b1110 2
b1110 /
0*
1#
#210000
0#
#215000
b1101 "
b1101 ,
b1101 2
b1101 /
1*
1#
#220000
0#
#225000
b1100 "
b1100 ,
b1100 2
b1100 /
0*
1#
#230000
0#
#235000
b1011 "
b1011 ,
b1011 2
b1011 /
0'
1*
1#
#240000
0#
#245000
b1010 "
b1010 ,
b1010 2
b1010 /
1'
0*
1#
#250000
0#
#255000
b1001 "
b1001 ,
b1001 2
b1001 /
0'
1*
1#
#260000
0#
#265000
b1000 "
b1000 ,
b1000 2
b1000 /
1'
0*
1#
#270000
0#
#275000
b111 "
b111 ,
b111 2
b111 /
1*
1#
#280000
0#
#285000
b110 "
b110 ,
b110 2
b110 /
0'
0*
1#
#290000
0#
#295000
b101 "
b101 ,
b101 2
b101 /
1'
1*
1#
#300000
0#
#305000
b100 "
b100 ,
b100 2
b100 /
0*
1#
#310000
0#
#315000
b11 "
b11 ,
b11 2
b11 /
0'
1*
1#
#320000
0#
#325000
b10 "
b10 ,
b10 2
b10 /
1'
0*
1#
#330000
0#
#335000
b1 "
b1 ,
b1 2
b1 /
0'
1*
1#
#340000
0#
#345000
b0 "
b0 ,
b0 2
b0 /
1'
0*
1#
#350000
0#
#355000
b100000 "
b100000 ,
b100000 2
b100000 /
0(
1*
00
1#
#360000
0#
#365000
1(
0*
1#
#370000
0#
#375000
1*
1#
#380000
0#
#385000
0*
1#
#390000
0#
#395000
1*
1#
#400000
0#
#405000
0*
1#
#410000
0#
#415000
1*
1#
#420000
0#
#425000
0*
1#
#430000
0#
