

================================================================
== Vitis HLS Report for 'gsm_mult_r'
================================================================
* Date:           Wed Jul  9 03:57:17 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  0.996 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  24.000 ns|  24.000 ns|    3|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     1|        -|       -|    -|
|Expression           |        -|     -|        0|      66|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      35|    -|
|Register             |        -|     -|       22|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     1|       22|     101|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_15ns_31_4_1_U4  |mac_muladd_16s_16s_15ns_31_4_1  |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |and_ln55_fu_58_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln55_1_fu_44_p2  |      icmp|   0|  0|  24|          16|          17|
    |icmp_ln55_fu_38_p2    |      icmp|   0|  0|  24|          16|          17|
    |select_ln55_fu_71_p3  |    select|   0|  0|  16|           1|          15|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  66|          34|          50|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  26|          5|    1|          5|
    |ap_return  |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+
    |Total      |  35|          7|   17|         37|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   4|   0|    4|          0|
    |ap_return_preg      |  16|   0|   16|          0|
    |icmp_ln55_1_reg_93  |   1|   0|    1|          0|
    |icmp_ln55_reg_88    |   1|   0|    1|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  22|   0|   22|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|    gsm_mult_r|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|    gsm_mult_r|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|    gsm_mult_r|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|    gsm_mult_r|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|    gsm_mult_r|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|    gsm_mult_r|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|    gsm_mult_r|  return value|
|a          |   in|   16|     ap_none|             a|        scalar|
|b          |   in|   16|     ap_none|             b|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.99>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%b_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b" [data/benchmarks/gsm/gsm_add.c:55]   --->   Operation 5 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a" [data/benchmarks/gsm/gsm_add.c:55]   --->   Operation 6 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.78ns)   --->   "%icmp_ln55 = icmp_eq  i16 %b_read, i16 32768" [data/benchmarks/gsm/gsm_add.c:55]   --->   Operation 7 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.78ns)   --->   "%icmp_ln55_1 = icmp_eq  i16 %a_read, i16 32768" [data/benchmarks/gsm/gsm_add.c:55]   --->   Operation 8 'icmp' 'icmp_ln55_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i16 %a_read" [data/benchmarks/gsm/gsm_add.c:59]   --->   Operation 9 'sext' 'sext_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln59_1 = sext i16 %b_read" [data/benchmarks/gsm/gsm_add.c:59]   --->   Operation 10 'sext' 'sext_ln59_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [3/3] (0.99ns) (grouped into DSP with root node prod)   --->   "%mul_ln59 = mul i31 %sext_ln59_1, i31 %sext_ln59" [data/benchmarks/gsm/gsm_add.c:59]   --->   Operation 11 'mul' 'mul_ln59' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 12 [2/3] (0.99ns) (grouped into DSP with root node prod)   --->   "%mul_ln59 = mul i31 %sext_ln59_1, i31 %sext_ln59" [data/benchmarks/gsm/gsm_add.c:59]   --->   Operation 12 'mul' 'mul_ln59' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 13 [1/3] (0.00ns) (grouped into DSP with root node prod)   --->   "%mul_ln59 = mul i31 %sext_ln59_1, i31 %sext_ln59" [data/benchmarks/gsm/gsm_add.c:59]   --->   Operation 13 'mul' 'mul_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 14 [2/2] (0.64ns) (root node of the DSP)   --->   "%prod = add i31 %mul_ln59, i31 16384" [data/benchmarks/gsm/gsm_add.c:59]   --->   Operation 14 'add' 'prod' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.88>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/gsm.tcl:20]   --->   Operation 15 'specpipeline' 'specpipeline_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%and_ln55 = and i1 %icmp_ln55, i1 %icmp_ln55_1" [data/benchmarks/gsm/gsm_add.c:55]   --->   Operation 16 'and' 'and_ln55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 17 [1/2] (0.64ns) (root node of the DSP)   --->   "%prod = add i31 %mul_ln59, i31 16384" [data/benchmarks/gsm/gsm_add.c:59]   --->   Operation 17 'add' 'prod' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %prod, i32 15, i32 30" [data/benchmarks/gsm/gsm_add.c:61]   --->   Operation 18 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln55 = select i1 %and_ln55, i16 32767, i16 %trunc_ln" [data/benchmarks/gsm/gsm_add.c:55]   --->   Operation 19 'select' 'select_ln55' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln63 = ret i16 %select_ln55" [data/benchmarks/gsm/gsm_add.c:63]   --->   Operation 20 'ret' 'ret_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_read            (read        ) [ 00000]
a_read            (read        ) [ 00000]
icmp_ln55         (icmp        ) [ 00111]
icmp_ln55_1       (icmp        ) [ 00111]
sext_ln59         (sext        ) [ 00110]
sext_ln59_1       (sext        ) [ 00110]
mul_ln59          (mul         ) [ 00001]
specpipeline_ln20 (specpipeline) [ 00000]
and_ln55          (and         ) [ 00000]
prod              (add         ) [ 00000]
trunc_ln          (partselect  ) [ 00000]
select_ln55       (select      ) [ 00000]
ret_ln63          (ret         ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="b_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="16" slack="0"/>
<pin id="28" dir="0" index="1" bw="16" slack="0"/>
<pin id="29" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="a_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="16" slack="0"/>
<pin id="34" dir="0" index="1" bw="16" slack="0"/>
<pin id="35" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="icmp_ln55_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="16" slack="0"/>
<pin id="40" dir="0" index="1" bw="16" slack="0"/>
<pin id="41" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="icmp_ln55_1_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="16" slack="0"/>
<pin id="46" dir="0" index="1" bw="16" slack="0"/>
<pin id="47" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="sext_ln59_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sext_ln59_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="and_ln55_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="3"/>
<pin id="60" dir="0" index="1" bw="1" slack="3"/>
<pin id="61" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln55/4 "/>
</bind>
</comp>

<comp id="62" class="1004" name="trunc_ln_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="31" slack="0"/>
<pin id="65" dir="0" index="2" bw="5" slack="0"/>
<pin id="66" dir="0" index="3" bw="6" slack="0"/>
<pin id="67" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="71" class="1004" name="select_ln55_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="0"/>
<pin id="73" dir="0" index="1" bw="16" slack="0"/>
<pin id="74" dir="0" index="2" bw="16" slack="0"/>
<pin id="75" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/4 "/>
</bind>
</comp>

<comp id="79" class="1007" name="grp_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="16" slack="0"/>
<pin id="81" dir="0" index="1" bw="16" slack="0"/>
<pin id="82" dir="0" index="2" bw="15" slack="0"/>
<pin id="83" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln59/1 prod/3 "/>
</bind>
</comp>

<comp id="88" class="1005" name="icmp_ln55_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="3"/>
<pin id="90" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="93" class="1005" name="icmp_ln55_1_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="3"/>
<pin id="95" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln55_1 "/>
</bind>
</comp>

<comp id="98" class="1005" name="sext_ln59_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="31" slack="1"/>
<pin id="100" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln59 "/>
</bind>
</comp>

<comp id="103" class="1005" name="sext_ln59_1_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="31" slack="1"/>
<pin id="105" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln59_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="4" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="2" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="26" pin="2"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="32" pin="2"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="53"><net_src comp="32" pin="2"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="26" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="20" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="70"><net_src comp="22" pin="0"/><net_sink comp="62" pin=3"/></net>

<net id="76"><net_src comp="58" pin="2"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="78"><net_src comp="62" pin="4"/><net_sink comp="71" pin=2"/></net>

<net id="84"><net_src comp="54" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="50" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="87"><net_src comp="79" pin="3"/><net_sink comp="62" pin=1"/></net>

<net id="91"><net_src comp="38" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="96"><net_src comp="44" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="101"><net_src comp="50" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="106"><net_src comp="54" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="79" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: gsm_mult_r : a | {1 }
	Port: gsm_mult_r : b | {1 }
  - Chain level:
	State 1
		mul_ln59 : 1
	State 2
	State 3
		prod : 1
	State 4
		trunc_ln : 1
		select_ln55 : 2
		ret_ln63 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|   icmp   |  icmp_ln55_fu_38  |    0    |    0    |    23   |
|          | icmp_ln55_1_fu_44 |    0    |    0    |    23   |
|----------|-------------------|---------|---------|---------|
|  select  | select_ln55_fu_71 |    0    |    0    |    16   |
|----------|-------------------|---------|---------|---------|
|    and   |   and_ln55_fu_58  |    0    |    0    |    2    |
|----------|-------------------|---------|---------|---------|
|  muladd  |     grp_fu_79     |    1    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   read   | b_read_read_fu_26 |    0    |    0    |    0    |
|          | a_read_read_fu_32 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   sext   |  sext_ln59_fu_50  |    0    |    0    |    0    |
|          | sext_ln59_1_fu_54 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|partselect|   trunc_ln_fu_62  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    1    |    0    |    64   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| icmp_ln55_1_reg_93|    1   |
|  icmp_ln55_reg_88 |    1   |
|sext_ln59_1_reg_103|   31   |
|  sext_ln59_reg_98 |   31   |
+-------------------+--------+
|       Total       |   64   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_79 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_79 |  p1  |   2  |  16  |   32   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   64   ||  0.774  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   64   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   64   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   64   |   82   |
+-----------+--------+--------+--------+--------+
