# Generated by Yosys 0.7+627 (git sha1 e275692e, clang 3.8.1-24+rpi1 -fPIC -Os)

.model sdram_test
.inputs master_clk_i sdram_clk_i pb_i
.outputs sdram_clk_o led_status[0] led_status[1] led_status[2] led_status[3] o_uart_tx SdramCntl0_sd_intf_cke SdramCntl0_sd_intf_we SdramCntl0_sd_intf_addr[0] SdramCntl0_sd_intf_addr[1] SdramCntl0_sd_intf_addr[2] SdramCntl0_sd_intf_addr[3] SdramCntl0_sd_intf_addr[4] SdramCntl0_sd_intf_addr[5] SdramCntl0_sd_intf_addr[6] SdramCntl0_sd_intf_addr[7] SdramCntl0_sd_intf_addr[8] SdramCntl0_sd_intf_addr[9] SdramCntl0_sd_intf_addr[10] SdramCntl0_sd_intf_addr[11] SdramCntl0_sd_intf_addr[12] SdramCntl0_sd_intf_dqml SdramCntl0_sd_intf_cas SdramCntl0_sd_intf_dqmh SdramCntl0_sd_intf_ras SdramCntl0_sd_intf_bs[0] SdramCntl0_sd_intf_bs[1] SdramCntl0_sd_intf_cs SdramCntl0_sd_intf_dq[0] SdramCntl0_sd_intf_dq[1] SdramCntl0_sd_intf_dq[2] SdramCntl0_sd_intf_dq[3] SdramCntl0_sd_intf_dq[4] SdramCntl0_sd_intf_dq[5] SdramCntl0_sd_intf_dq[6] SdramCntl0_sd_intf_dq[7] SdramCntl0_sd_intf_dq[8] SdramCntl0_sd_intf_dq[9] SdramCntl0_sd_intf_dq[10] SdramCntl0_sd_intf_dq[11] SdramCntl0_sd_intf_dq[12] SdramCntl0_sd_intf_dq[13] SdramCntl0_sd_intf_dq[14] SdramCntl0_sd_intf_dq[15]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=initialized I1=pb_debounced I2=$false I3=$false O=$abc$17694$n17
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n633 I1=$abc$17694$n17 I2=$abc$17694$n1366 I3=$false O=$abc$17694$n18
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$17694$n634 I1=memory_test0_endoftest I2=memory_test0_error I3=$false O=$abc$17694$n633
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$17694$n635_1 I1=$abc$17694$n637 I2=$false I3=$false O=$abc$17694$n634
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=memory_test0_char2xmit[2] I1=memory_test0_char2xmit[3] I2=$abc$17694$n636 I3=$false O=$abc$17694$n635_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=memory_test0_char2xmit[1] I1=memory_test0_char2xmit[4] I2=memory_test0_char2xmit[0] I3=$false O=$abc$17694$n636
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=memory_test0_char2xmit[4] I1=memory_test0_char2xmit[0] I2=$false I3=$false O=$abc$17694$n637
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test0_test_state[1] I1=memory_test0_test_state[0] I2=$false I3=$false O=$abc$17694$n1366
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$17694$n17 I1=memory_test0_test_state[0] I2=$false I3=$false O=$abc$17694$n19
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$0\memory_test0_rand_enable[0:0] I1=$abc$17694$n642 I2=$abc$17694$n657 I3=$abc$17694$n641 O=$abc$17694$n38
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$0\memory_test0_rd_enable[0:0] I1=$abc$17694$n642 I2=$abc$17694$n86 I3=$abc$17694$n652 O=$abc$17694$n641
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$17694$n643 I1=$abc$17694$n647 I2=$abc$17694$n650 I3=$abc$17694$n651 O=$abc$17694$n642
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$17694$n644_1 I1=$abc$17694$n645 I2=$abc$17694$n646 I3=$false O=$abc$17694$n643
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=memory_test0_address[2] I1=memory_test0_address[3] I2=memory_test0_address[6] I3=memory_test0_address[7] O=$abc$17694$n644_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=memory_test0_address[24] I1=memory_test0_address[25] I2=memory_test0_address[26] I3=$false O=$abc$17694$n645
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=SdramCntl0_activeRow_x[0][10] I1=SdramCntl0_activeRow_x[0][11] I2=SdramCntl0_activeRow_x[0][12] I3=memory_test0_address[5] O=$abc$17694$n646
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=memory_test0_address[0] I1=memory_test0_address[1] I2=$abc$17694$n648 I3=$abc$17694$n649_1 O=$abc$17694$n647
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=memory_test0_address[4] I1=memory_test0_address[8] I2=SdramCntl0_activeRow_x[0][0] I3=SdramCntl0_activeRow_x[0][1] O=$abc$17694$n648
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=SdramCntl0_activeBank_x[0] I1=SdramCntl0_activeBank_x[1] I2=$false I3=$false O=$abc$17694$n649_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=SdramCntl0_activeRow_x[0][6] I1=SdramCntl0_activeRow_x[0][7] I2=SdramCntl0_activeRow_x[0][8] I3=SdramCntl0_activeRow_x[0][9] O=$abc$17694$n650
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=SdramCntl0_activeRow_x[0][2] I1=SdramCntl0_activeRow_x[0][3] I2=SdramCntl0_activeRow_x[0][4] I3=SdramCntl0_activeRow_x[0][5] O=$abc$17694$n651
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=w_TX_Done I1=$abc$17694$n17 I2=$abc$17694$n653_1 I3=$false O=$abc$17694$n652
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$17694$n654 I1=$abc$17694$n1366 I2=$false I3=$false O=$abc$17694$n653_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=memory_test0_error I1=memory_test0_endoftest I2=$false I3=$false O=$abc$17694$n654
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test0_test_state[0] I1=memory_test0_test_state[1] I2=$abc$17694$n17 I3=$false O=$abc$17694$n86
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=SdramCntl0_rdPipeline_r[0] I1=SdramCntl0_wrPipeline_r[0] I2=$false I3=$false O=$0\memory_test0_rd_enable[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$17694$n654 I1=memory_test0_test_state[1] I2=memory_test0_test_state[0] I3=$abc$17694$n17 O=$abc$17694$n657
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011111111
.gate SB_LUT4 I0=$abc$17694$n641 I1=$abc$17694$n660 I2=$false I3=$false O=$abc$17694$n66
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n17 I1=$abc$17694$n661 I2=$abc$17694$n657 I3=memory_test0_char2xmit[0] O=$abc$17694$n660
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101110000110000
.gate SB_LUT4 I0=$0\memory_test0_rd_enable[0:0] I1=$abc$17694$n86 I2=$false I3=$false O=$abc$17694$n661
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test0_char2xmit[2] I1=$abc$17694$n84 I2=$abc$17694$n38 I3=$false O=$abc$17694$n76
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$0\memory_test0_rd_enable[0:0] I1=$abc$17694$n19 I2=$abc$17694$n642 I3=$false O=$abc$17694$n84
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$17694$n642 I1=$abc$17694$n661 I2=$false I3=$false O=$abc$17694$n82
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$0\memory_test0_rand_enable[0:0] I1=$abc$17694$n17 I2=$false I3=$false O=$abc$17694$n92
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$17694$n1366 I1=$0\memory_test0_rd_enable[0:0] I2=$false I3=$false O=$0\memory_test0_rand_enable[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$17694$n1363 I1=$abc$17694$n17 I2=$false I3=$false O=$abc$17694$n95
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=memory_test0_error I1=$abc$17694$n1366 I2=$false I3=$false O=$abc$17694$n1363
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test0_uniform_rand_gen0_shfreg[15] I1=SdramCntl0_sdramData_r[15] I2=SdramCntl0_sdramData_r[13] I3=memory_test0_uniform_rand_gen0_shfreg[13] O=$abc$17694$n674
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=memory_test0_uniform_rand_gen0_shfreg[3] I1=SdramCntl0_sdramData_r[3] I2=memory_test0_uniform_rand_gen0_shfreg[9] I3=SdramCntl0_sdramData_r[9] O=$abc$17694$n675
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=memory_test0_uniform_rand_gen0_shfreg[8] I1=SdramCntl0_sdramData_r[8] I2=$abc$17694$n681 I3=$false O=$abc$17694$n680
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=memory_test0_uniform_rand_gen0_shfreg[6] I1=SdramCntl0_sdramData_r[6] I2=$abc$17694$n682_1 I3=$false O=$abc$17694$n681
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=memory_test0_uniform_rand_gen0_shfreg[2] I1=SdramCntl0_sdramData_r[2] I2=SdramCntl0_sdramData_r[1] I3=memory_test0_uniform_rand_gen0_shfreg[1] O=$abc$17694$n682_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=memory_test0_uniform_rand_gen0_shfreg[5] I1=SdramCntl0_sdramData_r[5] I2=memory_test0_uniform_rand_gen0_shfreg[11] I3=SdramCntl0_sdramData_r[11] O=$abc$17694$n683
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=memory_test0_uniform_rand_gen0_shfreg[7] I1=SdramCntl0_sdramData_r[7] I2=memory_test0_uniform_rand_gen0_shfreg[10] I3=SdramCntl0_sdramData_r[10] O=$abc$17694$n684
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$17694$n686 I1=$abc$17694$n19 I2=$abc$17694$n92 I3=$false O=$abc$17694$n685
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$17694$n687 I1=$abc$17694$n689 I2=$abc$17694$n644_1 I3=$abc$17694$n927 O=$abc$17694$n686
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$17694$n645 I1=$abc$17694$n688 I2=$false I3=$false O=$abc$17694$n687
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SdramCntl0_activeRow_x[0][10] I1=SdramCntl0_activeRow_x[0][11] I2=SdramCntl0_activeRow_x[0][12] I3=memory_test0_address[5] O=$abc$17694$n688
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$17694$n690 I1=$abc$17694$n691 I2=$false I3=$false O=$abc$17694$n689
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SdramCntl0_activeRow_x[0][6] I1=SdramCntl0_activeRow_x[0][7] I2=SdramCntl0_activeRow_x[0][8] I3=SdramCntl0_activeRow_x[0][9] O=$abc$17694$n690
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=SdramCntl0_activeRow_x[0][2] I1=SdramCntl0_activeRow_x[0][3] I2=SdramCntl0_activeRow_x[0][4] I3=SdramCntl0_activeRow_x[0][5] O=$abc$17694$n691
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=SdramCntl0_activeBank_x[0] I1=SdramCntl0_activeBank_x[1] I2=$false I3=$false O=$abc$17694$n694_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=memory_test0_rand_load I1=memory_test0_rand_enable I2=$false I3=$false O=$abc$17694$n106
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=state_tx[1] I1=w_TX_DV I2=$abc$17694$n989 I3=$false O=$abc$17694$n111
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=state_tx[2] I1=state_tx[0] I2=$false I3=$false O=$abc$17694$n989
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=pb_i I1=pb_prev I2=$false I3=$false O=$abc$17694$n112
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$17694$n112 I1=$abc$17694$n700 I2=$false I3=$false O=$abc$17694$n116
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=debounce_cntr[0] I1=debounce_cntr[1] I2=$abc$17694$n701 I3=$false O=$abc$17694$n700
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=debounce_cntr[2] I1=debounce_cntr[3] I2=debounce_cntr[4] I3=debounce_cntr[5] O=$abc$17694$n701
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$17694$n112 I1=debounce_cntr[0] I2=$false I3=$false O=$abc$17694$n119
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$17694$n704_1 I1=SdramCntl0_state_r[5] I2=$false I3=$false O=$abc$17694$n122
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SdramCntl0_timer_r[0] I1=SdramCntl0_timer_r[1] I2=$abc$17694$n705 I3=$abc$17694$n706 O=$abc$17694$n704_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=SdramCntl0_timer_r[6] I1=SdramCntl0_timer_r[7] I2=SdramCntl0_timer_r[8] I3=SdramCntl0_timer_r[9] O=$abc$17694$n705
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=SdramCntl0_timer_r[2] I1=SdramCntl0_timer_r[3] I2=SdramCntl0_timer_r[4] I3=SdramCntl0_timer_r[5] O=$abc$17694$n706
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$17694$n708 I1=$abc$17694$n704_1 I2=$false I3=$false O=$abc$17694$n124
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=SdramCntl0_state_r[1] I1=SdramCntl0_state_r[5] I2=SdramCntl0_state_r[4] I3=SdramCntl0_state_r[2] O=$abc$17694$n708
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$17694$n1201 I1=$abc$17694$n738 I2=$false I3=$false O=$abc$17694$n711
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n717 I1=$abc$17694$n718 I2=$abc$17694$n714 I3=SdramCntl0_activeRow_x[0][2] O=$abc$17694$n713
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100001000
.gate SB_LUT4 I0=$abc$17694$n716 I1=$abc$17694$n715 I2=SdramCntl0_activeRow_x[0][11] I3=$false O=$abc$17694$n714
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[1][11] I1=SdramCntl0_activeRow_r[3][11] I2=SdramCntl0_activeBank_x[1] I3=SdramCntl0_activeBank_x[0] O=$abc$17694$n715
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[0][11] I1=SdramCntl0_activeRow_r[2][11] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$17694$n716
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[0][2] I1=SdramCntl0_activeRow_r[3][2] I2=SdramCntl0_activeBank_x[1] I3=SdramCntl0_activeBank_x[0] O=$abc$17694$n717
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[2][2] I1=SdramCntl0_activeRow_r[1][2] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$17694$n718
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[1][3] I1=SdramCntl0_activeRow_r[3][3] I2=SdramCntl0_activeBank_x[1] I3=SdramCntl0_activeBank_x[0] O=$abc$17694$n724
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[0][3] I1=SdramCntl0_activeRow_r[2][3] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$17694$n725
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[1][7] I1=SdramCntl0_activeRow_r[3][7] I2=SdramCntl0_activeBank_x[1] I3=SdramCntl0_activeBank_x[0] O=$abc$17694$n727
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[0][7] I1=SdramCntl0_activeRow_r[2][7] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$17694$n728
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$17694$n734 I1=$abc$17694$n733 I2=SdramCntl0_activeRow_x[0][0] I3=$false O=$abc$17694$n732
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[2][0] I1=SdramCntl0_activeRow_r[3][0] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$17694$n733
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[0][0] I1=SdramCntl0_activeRow_r[1][0] I2=SdramCntl0_activeBank_x[1] I3=SdramCntl0_activeBank_x[0] O=$abc$17694$n734
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$17694$n736 I1=$abc$17694$n737 I2=SdramCntl0_activeRow_x[0][9] I3=$false O=$abc$17694$n735
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[0][9] I1=SdramCntl0_activeRow_r[3][9] I2=SdramCntl0_activeBank_x[1] I3=SdramCntl0_activeBank_x[0] O=$abc$17694$n736
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[2][9] I1=SdramCntl0_activeRow_r[1][9] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$17694$n737
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=$abc$17694$n739 I1=$abc$17694$n752 I2=$abc$17694$n1206_1 I3=$abc$17694$n764 O=$abc$17694$n738
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$17694$n740 I1=$abc$17694$n743 I2=$abc$17694$n746 I3=$abc$17694$n749 O=$abc$17694$n739
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$17694$n741 I1=$abc$17694$n742 I2=SdramCntl0_activeRow_x[0][4] I3=$false O=$abc$17694$n740
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000111
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[2][4] I1=SdramCntl0_activeRow_r[3][4] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$17694$n741
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[0][4] I1=SdramCntl0_activeRow_r[1][4] I2=SdramCntl0_activeBank_x[1] I3=SdramCntl0_activeBank_x[0] O=$abc$17694$n742
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$17694$n744 I1=$abc$17694$n745 I2=SdramCntl0_activeRow_x[0][8] I3=$false O=$abc$17694$n743
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000111
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[1][8] I1=SdramCntl0_activeRow_r[3][8] I2=SdramCntl0_activeBank_x[1] I3=SdramCntl0_activeBank_x[0] O=$abc$17694$n744
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[0][8] I1=SdramCntl0_activeRow_r[2][8] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$17694$n745
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$17694$n747 I1=$abc$17694$n748 I2=SdramCntl0_activeRow_x[0][5] I3=$false O=$abc$17694$n746
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000111
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[2][5] I1=SdramCntl0_activeRow_r[3][5] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$17694$n747
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[0][5] I1=SdramCntl0_activeRow_r[1][5] I2=SdramCntl0_activeBank_x[1] I3=SdramCntl0_activeBank_x[0] O=$abc$17694$n748
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$17694$n750 I1=$abc$17694$n751 I2=SdramCntl0_activeRow_x[0][10] I3=$false O=$abc$17694$n749
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000111
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[2][10] I1=SdramCntl0_activeRow_r[3][10] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$17694$n750
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[0][10] I1=SdramCntl0_activeRow_r[1][10] I2=SdramCntl0_activeBank_x[1] I3=SdramCntl0_activeBank_x[0] O=$abc$17694$n751
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$17694$n756 I1=$abc$17694$n757 I2=SdramCntl0_activeRow_x[0][1] I3=$abc$17694$n753 O=$abc$17694$n752
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=$abc$17694$n754 I1=$abc$17694$n755 I2=SdramCntl0_activeRow_x[0][12] I3=$false O=$abc$17694$n753
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[1][12] I1=SdramCntl0_activeRow_r[3][12] I2=SdramCntl0_activeBank_x[1] I3=SdramCntl0_activeBank_x[0] O=$abc$17694$n754
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[0][12] I1=SdramCntl0_activeRow_r[2][12] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$17694$n755
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[2][1] I1=SdramCntl0_activeRow_r[3][1] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$17694$n756
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[0][1] I1=SdramCntl0_activeRow_r[1][1] I2=SdramCntl0_activeBank_x[1] I3=SdramCntl0_activeBank_x[0] O=$abc$17694$n757
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$17694$n715 I1=$abc$17694$n716 I2=$false I3=$false O=$abc$17694$n759
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SdramCntl0_activeBank_x[0] I1=SdramCntl0_activeBank_r[0] I2=SdramCntl0_activeBank_x[1] I3=SdramCntl0_activeBank_r[1] O=$abc$17694$n763
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$17694$n766 I1=SdramCntl0_activeRow_x[0][9] I2=$abc$17694$n765 I3=SdramCntl0_activeRow_x[0][0] O=$abc$17694$n764
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=$abc$17694$n733 I1=$abc$17694$n734 I2=$false I3=$false O=$abc$17694$n765
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n736 I1=$abc$17694$n737 I2=$false I3=$false O=$abc$17694$n766
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SdramCntl0_rdPipeline_r[1] I1=SdramCntl0_rdPipeline_r[2] I2=SdramCntl0_rdPipeline_r[3] I3=SdramCntl0_rdPipeline_r[4] O=$abc$17694$n767
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$17694$n814 I1=$abc$17694$n767 I2=$abc$17694$n711 I3=$false O=$abc$17694$n178
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=memory_test0_rd_enable I1=$abc$17694$n776 I2=$abc$17694$n777 I3=$abc$17694$n771 O=$abc$17694$n770
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[1] I1=SdramCntl0_rfshCntr_r[0] I2=$abc$17694$n772 I3=$abc$17694$n775 O=$abc$17694$n771
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[4] I1=SdramCntl0_rfshCntr_r[5] I2=$abc$17694$n773 I3=$abc$17694$n774 O=$abc$17694$n772
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[10] I1=SdramCntl0_rfshCntr_r[11] I2=SdramCntl0_rfshCntr_r[12] I3=SdramCntl0_rfshCntr_r[13] O=$abc$17694$n773
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[6] I1=SdramCntl0_rfshCntr_r[7] I2=SdramCntl0_rfshCntr_r[8] I3=SdramCntl0_rfshCntr_r[9] O=$abc$17694$n774
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[2] I1=SdramCntl0_rfshCntr_r[3] I2=$false I3=$false O=$abc$17694$n775
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$17694$n704_1 I1=SdramCntl0_state_r[1] I2=$false I3=$false O=$abc$17694$n776
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$0\memory_test0_rd_enable[0:0] I1=memory_test0_wr_enable I2=$false I3=$false O=$abc$17694$n777
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SdramCntl0_activeBank_x[0] I1=SdramCntl0_ba_r[0] I2=SdramCntl0_activeBank_x[1] I3=SdramCntl0_ba_r[1] O=$abc$17694$n778
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=SdramCntl0_sDataDir_x I1=$abc$17694$n704_1 I2=$abc$17694$n771 I3=SdramCntl0_state_r[1] O=$abc$17694$n780
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$0\memory_test0_rd_enable[0:0] I1=memory_test0_rd_enable I2=$false I3=$false O=SdramCntl0_sDataDir_x
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$17694$n777 I1=SdramCntl0_sDataDir_x I2=$false I3=$false O=$abc$17694$n783
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=SdramCntl0_state_r[0] I1=$abc$17694$n708 I2=$abc$17694$n787 I3=$false O=$abc$17694$n185
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=SdramCntl0_state_r[6] I1=SdramCntl0_state_r[3] I2=$abc$17694$n704_1 I3=$false O=$abc$17694$n787
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=SdramCntl0_timer_r[0] I1=$abc$17694$n185 I2=$false I3=$false O=$abc$17694$n186
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n122 I1=$abc$17694$n649_1 I2=$false I3=$false O=$abc$17694$n188
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n122 I1=$abc$17694$n791 I2=$false I3=$false O=$abc$17694$n196
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SdramCntl0_activeBank_x[1] I1=SdramCntl0_activeBank_x[0] I2=$false I3=$false O=$abc$17694$n791
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n122 I1=$abc$17694$n793 I2=$false I3=$false O=$abc$17694$n199
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SdramCntl0_activeBank_x[0] I1=SdramCntl0_activeBank_x[1] I2=$false I3=$false O=$abc$17694$n793
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n122 I1=$abc$17694$n694_1 I2=$false I3=$false O=$abc$17694$n205
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n122 I1=$abc$17694$n776 I2=$false I3=$false O=$abc$17694$n208
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$17694$n797 I1=memory_test0_test_state[0] I2=$abc$17694$n17 I3=$false O=$abc$17694$n212
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$0\memory_test0_rd_enable[0:0] I1=$abc$17694$n686 I2=$false I3=$false O=$abc$17694$n797
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n783 I1=$abc$17694$n771 I2=$false I3=$false O=$abc$17694$n800
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n803 I1=$abc$17694$n778 I2=$false I3=$false O=$abc$17694$n802
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n767 I1=$abc$17694$n804 I2=$false I3=$false O=$abc$17694$n803
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SdramCntl0_rasTimer_r[0] I1=SdramCntl0_rasTimer_r[1] I2=SdramCntl0_wrTimer_r[0] I3=SdramCntl0_wrTimer_r[1] O=$abc$17694$n804
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=memory_test0_test_state[1] I1=memory_test0_test_state[0] I2=$abc$17694$n797 I3=$abc$17694$n17 O=$abc$17694$n341
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$17694$n704_1 I1=SdramCntl0_state_r[3] I2=$abc$17694$n807 I3=$false O=$abc$17694$n467
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$17694$n771 I1=$abc$17694$n776 I2=$abc$17694$n803 I3=$false O=$abc$17694$n807
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$17694$n704_1 I1=SdramCntl0_state_r[4] I2=$abc$17694$n809 I3=SdramCntl0_state_r[6] O=$abc$17694$n472
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$17694$n704_1 I1=$abc$17694$n772 I2=$abc$17694$n810 I3=$false O=$abc$17694$n809
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[1] I1=$abc$17694$n775 I2=SdramCntl0_rfshCntr_r[0] I3=$false O=$abc$17694$n810
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$17694$n842 I1=$abc$17694$n812 I2=$false I3=$false O=$abc$17694$n504
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$17694$n856 I1=$abc$17694$n711 I2=$abc$17694$n814 I3=$abc$17694$n817 O=$abc$17694$n812
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$17694$n770 I1=$abc$17694$n780 I2=$abc$17694$n778 I3=$false O=$abc$17694$n814
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$17694$n776 I1=$abc$17694$n818 I2=$abc$17694$n819 I3=$abc$17694$n820 O=$abc$17694$n817
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$17694$n771 I1=$abc$17694$n803 I2=$false I3=$false O=$abc$17694$n818
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$17694$n783 I1=$abc$17694$n771 I2=$abc$17694$n704_1 I3=SdramCntl0_state_r[1] O=$abc$17694$n819
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=SdramCntl0_state_r[2] I1=SdramCntl0_state_r[5] I2=SdramCntl0_state_r[3] I3=$abc$17694$n704_1 O=$abc$17694$n820
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000111111111
.gate SB_LUT4 I0=$abc$17694$n704_1 I1=SdramCntl0_state_r[2] I2=$abc$17694$n809 I3=SdramCntl0_state_r[6] O=$abc$17694$n546
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=state_tx[2] I1=state_tx[0] I2=state_tx[1] I3=$false O=$abc$17694$n548
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000001
.gate SB_LUT4 I0=SdramCntl0_state_r[4] I1=SdramCntl0_state_r[0] I2=$abc$17694$n704_1 I3=$false O=$abc$17694$n704
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$17694$n828 I1=$abc$17694$n800 I2=$false I3=$false O=$abc$17694$n827
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n738 I1=$abc$17694$n1201 I2=$abc$17694$n802 I3=$false O=$abc$17694$n828
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$17694$n803 I1=$abc$17694$n771 I2=SdramCntl0_state_r[1] I3=$false O=$abc$17694$n830
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=SdramCntl0_activeRow_x[0][12] I1=SdramCntl0_state_r[5] I2=$abc$17694$n842 I3=SdramCntl0_sAddr_r[12] O=SdramCntl0_sAddr_x[12]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$17694$n843 I1=$abc$17694$n844 I2=$abc$17694$n771 I3=$abc$17694$n830 O=$abc$17694$n842
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$17694$n767 I1=$abc$17694$n738 I2=$abc$17694$n1201 I3=$abc$17694$n803 O=$abc$17694$n843
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$17694$n783 I1=$abc$17694$n778 I2=$false I3=$false O=$abc$17694$n844
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=SdramCntl0_activeRow_x[0][11] I1=SdramCntl0_state_r[5] I2=$abc$17694$n842 I3=SdramCntl0_sAddr_r[11] O=SdramCntl0_sAddr_x[11]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=SdramCntl0_activeRow_x[0][10] I1=SdramCntl0_state_r[5] I2=$abc$17694$n842 I3=SdramCntl0_sAddr_r[10] O=SdramCntl0_sAddr_x[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$17694$n842 I1=$abc$17694$n771 I2=$abc$17694$n849 I3=$abc$17694$n850 O=SdramCntl0_sAddr_x[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$17694$n771 I1=$abc$17694$n803 I2=SdramCntl0_sAddr_r[9] I3=SdramCntl0_state_r[1] O=$abc$17694$n849
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=SdramCntl0_activeRow_x[0][9] I1=SdramCntl0_state_r[5] I2=SdramCntl0_state_r[4] I3=$false O=$abc$17694$n850
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_state_r[1] I1=$abc$17694$n852 I2=$abc$17694$n857 I3=$abc$17694$n855 O=SdramCntl0_sAddr_x[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=memory_test0_address[8] I1=$abc$17694$n854 I2=$abc$17694$n800 I3=$abc$17694$n853 O=$abc$17694$n852
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$17694$n818 I1=SdramCntl0_sAddr_r[8] I2=$false I3=$false O=$abc$17694$n853
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n1201 I1=$abc$17694$n738 I2=$abc$17694$n778 I3=$abc$17694$n767 O=$abc$17694$n854
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$17694$n844 I1=$abc$17694$n843 I2=$abc$17694$n856 I3=SdramCntl0_sAddr_r[8] O=$abc$17694$n855
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=$abc$17694$n771 I1=SdramCntl0_state_r[1] I2=$false I3=$false O=$abc$17694$n856
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SdramCntl0_state_r[5] I1=SdramCntl0_activeRow_x[0][8] I2=$false I3=$false O=$abc$17694$n857
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SdramCntl0_state_r[1] I1=$abc$17694$n859 I2=$abc$17694$n862 I3=$abc$17694$n861 O=SdramCntl0_sAddr_x[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=memory_test0_address[7] I1=$abc$17694$n854 I2=$abc$17694$n800 I3=$abc$17694$n860 O=$abc$17694$n859
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$17694$n818 I1=SdramCntl0_sAddr_r[7] I2=$false I3=$false O=$abc$17694$n860
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n844 I1=$abc$17694$n843 I2=$abc$17694$n856 I3=SdramCntl0_sAddr_r[7] O=$abc$17694$n861
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=SdramCntl0_state_r[5] I1=SdramCntl0_activeRow_x[0][7] I2=$false I3=$false O=$abc$17694$n862
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SdramCntl0_state_r[1] I1=$abc$17694$n864 I2=$abc$17694$n867 I3=$abc$17694$n866 O=SdramCntl0_sAddr_x[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=memory_test0_address[6] I1=$abc$17694$n854 I2=$abc$17694$n800 I3=$abc$17694$n865 O=$abc$17694$n864
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$17694$n818 I1=SdramCntl0_sAddr_r[6] I2=$false I3=$false O=$abc$17694$n865
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n844 I1=$abc$17694$n843 I2=$abc$17694$n856 I3=SdramCntl0_sAddr_r[6] O=$abc$17694$n866
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=SdramCntl0_state_r[5] I1=SdramCntl0_activeRow_x[0][6] I2=$false I3=$false O=$abc$17694$n867
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SdramCntl0_state_r[1] I1=$abc$17694$n869 I2=$abc$17694$n871 I3=$abc$17694$n872 O=SdramCntl0_sAddr_x[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=memory_test0_address[5] I1=$abc$17694$n854 I2=$abc$17694$n800 I3=$abc$17694$n870 O=$abc$17694$n869
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$17694$n818 I1=SdramCntl0_sAddr_r[5] I2=$false I3=$false O=$abc$17694$n870
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n844 I1=$abc$17694$n843 I2=$abc$17694$n856 I3=SdramCntl0_sAddr_r[5] O=$abc$17694$n871
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=SdramCntl0_activeRow_x[0][5] I1=SdramCntl0_state_r[5] I2=SdramCntl0_state_r[2] I3=$false O=$abc$17694$n872
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=SdramCntl0_state_r[1] I1=$abc$17694$n874 I2=$abc$17694$n876 I3=$abc$17694$n877 O=SdramCntl0_sAddr_x[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=memory_test0_address[4] I1=$abc$17694$n854 I2=$abc$17694$n800 I3=$abc$17694$n875 O=$abc$17694$n874
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$17694$n818 I1=SdramCntl0_sAddr_r[4] I2=$false I3=$false O=$abc$17694$n875
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n844 I1=$abc$17694$n843 I2=$abc$17694$n856 I3=SdramCntl0_sAddr_r[4] O=$abc$17694$n876
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=SdramCntl0_activeRow_x[0][4] I1=SdramCntl0_state_r[5] I2=SdramCntl0_state_r[2] I3=$false O=$abc$17694$n877
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=SdramCntl0_state_r[1] I1=$abc$17694$n879 I2=$abc$17694$n882 I3=$abc$17694$n881 O=SdramCntl0_sAddr_x[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=memory_test0_address[3] I1=$abc$17694$n854 I2=$abc$17694$n800 I3=$abc$17694$n880 O=$abc$17694$n879
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$17694$n818 I1=SdramCntl0_sAddr_r[3] I2=$false I3=$false O=$abc$17694$n880
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n844 I1=$abc$17694$n843 I2=$abc$17694$n856 I3=SdramCntl0_sAddr_r[3] O=$abc$17694$n881
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=SdramCntl0_state_r[5] I1=SdramCntl0_activeRow_x[0][3] I2=$false I3=$false O=$abc$17694$n882
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SdramCntl0_state_r[1] I1=$abc$17694$n884 I2=$abc$17694$n887 I3=$abc$17694$n886 O=SdramCntl0_sAddr_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=memory_test0_address[2] I1=$abc$17694$n854 I2=$abc$17694$n800 I3=$abc$17694$n885 O=$abc$17694$n884
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$17694$n818 I1=SdramCntl0_sAddr_r[2] I2=$false I3=$false O=$abc$17694$n885
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n844 I1=$abc$17694$n843 I2=$abc$17694$n856 I3=SdramCntl0_sAddr_r[2] O=$abc$17694$n886
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=SdramCntl0_state_r[5] I1=SdramCntl0_activeRow_x[0][2] I2=$false I3=$false O=$abc$17694$n887
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SdramCntl0_state_r[1] I1=$abc$17694$n889 I2=$abc$17694$n892 I3=$abc$17694$n891 O=SdramCntl0_sAddr_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=memory_test0_address[1] I1=$abc$17694$n854 I2=$abc$17694$n800 I3=$abc$17694$n890 O=$abc$17694$n889
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$17694$n818 I1=SdramCntl0_sAddr_r[1] I2=$false I3=$false O=$abc$17694$n890
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n844 I1=$abc$17694$n843 I2=$abc$17694$n856 I3=SdramCntl0_sAddr_r[1] O=$abc$17694$n891
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=SdramCntl0_state_r[5] I1=SdramCntl0_activeRow_x[0][1] I2=$false I3=$false O=$abc$17694$n892
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SdramCntl0_state_r[1] I1=$abc$17694$n894_1 I2=$abc$17694$n897 I3=$abc$17694$n896 O=SdramCntl0_sAddr_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=memory_test0_address[0] I1=$abc$17694$n854 I2=$abc$17694$n800 I3=$abc$17694$n895 O=$abc$17694$n894_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$17694$n818 I1=SdramCntl0_sAddr_r[0] I2=$false I3=$false O=$abc$17694$n895
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n844 I1=$abc$17694$n843 I2=$abc$17694$n856 I3=SdramCntl0_sAddr_r[0] O=$abc$17694$n896
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=SdramCntl0_state_r[5] I1=SdramCntl0_activeRow_x[0][0] I2=$false I3=$false O=$abc$17694$n897
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n1999 I1=$abc$17694$n904 I2=$false I3=$false O=$0\uart_tx0_0_r_TX_Done[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$17694$n900 I1=state_tx[2] I2=state_tx[0] I3=state_tx[1] O=$abc$17694$n1999
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$17694$n901 I1=$abc$17694$n902 I2=$abc$17694$n903 I3=$abc$17694$n1865 O=$abc$17694$n900
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[11] I1=uart_tx0_0_r_Clock_Count[7] I2=uart_tx0_0_r_Clock_Count[9] I3=uart_tx0_0_r_Clock_Count[4] O=$abc$17694$n901
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[1] I1=uart_tx0_0_r_Clock_Count[2] I2=uart_tx0_0_r_Clock_Count[3] I3=uart_tx0_0_r_Clock_Count[0] O=$abc$17694$n902
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[6] I1=uart_tx0_0_r_Clock_Count[8] I2=uart_tx0_0_r_Clock_Count[10] I3=uart_tx0_0_r_Clock_Count[5] O=$abc$17694$n903
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=uart_tx0_0_r_TX_Done I1=state_tx[2] I2=state_tx[1] I3=state_tx[0] O=$abc$17694$n904
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101111111110011
.gate SB_LUT4 I0=state_tx[2] I1=state_tx[0] I2=state_tx[1] I3=$false O=$abc$17694$n985
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000011
.gate SB_LUT4 I0=uart_tx0_0_r_TX_Active I1=$abc$17694$n111 I2=$abc$17694$n907 I3=$false O=$0\uart_tx0_0_r_TX_Active[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$17694$n900 I1=state_tx[2] I2=state_tx[0] I3=state_tx[1] O=$abc$17694$n907
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101111111111100
.gate SB_LUT4 I0=$abc$17694$n900 I1=state_tx[0] I2=state_tx[2] I3=state_tx[1] O=$abc$17694$n994
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000100
.gate SB_LUT4 I0=$abc$17694$n900 I1=$abc$17694$n911 I2=$abc$17694$n1741 I3=$abc$17694$n910 O=$abc$17694$n1000
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=state_tx[2] I1=$abc$17694$n900 I2=state_tx[0] I3=$abc$17694$n111 O=$abc$17694$n910
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$17694$n989 I1=state_tx[1] I2=$false I3=$false O=$abc$17694$n911
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n921 I1=memory_test0_endoftest I2=w_TX_Active I3=$false O=$abc$17694$n1059
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=memory_test0_char2xmit[2] I1=memory_test0_char2xmit[3] I2=$abc$17694$n922 I3=$false O=$abc$17694$n921
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=memory_test0_char2xmit[4] I1=memory_test0_char2xmit[1] I2=memory_test0_char2xmit[0] I3=$false O=$abc$17694$n922
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$17694$n924 I1=$abc$17694$n1060 I2=$false I3=$false O=$abc$17694$n1114
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test0_test_state[0] I1=$abc$17694$n686 I2=$false I3=$false O=$abc$17694$n924
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n694_1 I1=$abc$17694$n928 I2=memory_test0_address[4] I3=SdramCntl0_activeRow_x[0][1] O=$abc$17694$n927
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=memory_test0_address[0] I1=memory_test0_address[1] I2=memory_test0_address[8] I3=SdramCntl0_activeRow_x[0][0] O=$abc$17694$n928
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=memory_test0_address[0] I1=memory_test0_address[1] I2=$false I3=$false O=$abc$17694$n1115
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$17694$n924 I1=$abc$17694$n1064 I2=$false I3=$false O=$abc$17694$n1116
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n924 I1=$abc$17694$n1066 I2=$false I3=$false O=$abc$17694$n1117
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n924 I1=$abc$17694$n1068 I2=$false I3=$false O=$abc$17694$n1118
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n924 I1=$abc$17694$n1070 I2=$false I3=$false O=$abc$17694$n1119
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n924 I1=$abc$17694$n1072 I2=$false I3=$false O=$abc$17694$n1120
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n924 I1=$abc$17694$n1074 I2=$false I3=$false O=$abc$17694$n1121
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n924 I1=$abc$17694$n1076 I2=$false I3=$false O=$abc$17694$n1122
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n924 I1=$abc$17694$n1078 I2=$false I3=$false O=$abc$17694$n1123
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n924 I1=$abc$17694$n1080 I2=$false I3=$false O=$abc$17694$n1124
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n924 I1=$abc$17694$n1082 I2=$false I3=$false O=$abc$17694$n1125
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n924 I1=$abc$17694$n1084 I2=$false I3=$false O=$abc$17694$n1126
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n924 I1=$abc$17694$n1086 I2=$false I3=$false O=$abc$17694$n1127
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n924 I1=$abc$17694$n1088 I2=$false I3=$false O=$abc$17694$n1128
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n924 I1=$abc$17694$n1090 I2=$false I3=$false O=$abc$17694$n1129
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n924 I1=$abc$17694$n1092 I2=$false I3=$false O=$abc$17694$n1130
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n924 I1=$abc$17694$n1094 I2=$false I3=$false O=$abc$17694$n1131
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n924 I1=$abc$17694$n1096 I2=$false I3=$false O=$abc$17694$n1132
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n924 I1=$abc$17694$n1098 I2=$false I3=$false O=$abc$17694$n1133
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n924 I1=$abc$17694$n1100 I2=$false I3=$false O=$abc$17694$n1134
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n924 I1=$abc$17694$n1102 I2=$false I3=$false O=$abc$17694$n1135
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n924 I1=$abc$17694$n1104 I2=$false I3=$false O=$abc$17694$n1136
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n924 I1=$abc$17694$n1106 I2=$false I3=$false O=$abc$17694$n1137
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n924 I1=$abc$17694$n1108 I2=$false I3=$false O=$abc$17694$n1138
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n924 I1=$abc$17694$n1110 I2=$false I3=$false O=$abc$17694$n1139
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n924 I1=$abc$17694$n1112 I2=$false I3=$false O=$abc$17694$n1140
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n797 I1=memory_test0_test_state[0] I2=$false I3=$false O=$abc$17694$n1144
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=memory_test0_test_state[0] I1=$abc$17694$n1157 I2=$abc$17694$n957 I3=$false O=$abc$17694$n1158
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$17694$n1145 I1=$abc$17694$n1146 I2=memory_test0_test_state[0] I3=memory_test0_test_state[1] O=$abc$17694$n957
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=memory_test0_char2xmit[2] I1=memory_test0_test_state[0] I2=$abc$17694$n959_1 I3=$false O=$abc$17694$n1160
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$17694$n1148 I1=$abc$17694$n1149 I2=memory_test0_test_state[0] I3=memory_test0_test_state[1] O=$abc$17694$n959_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=memory_test0_char2xmit[3] I1=memory_test0_test_state[0] I2=$abc$17694$n961 I3=$false O=$abc$17694$n1162
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$17694$n1151 I1=$abc$17694$n1152 I2=memory_test0_test_state[0] I3=memory_test0_test_state[1] O=$abc$17694$n961
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=memory_test0_test_state[0] I1=$abc$17694$n1163 I2=$abc$17694$n963_1 I3=$false O=$abc$17694$n1164
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$17694$n1154 I1=$abc$17694$n1155 I2=memory_test0_test_state[0] I3=memory_test0_test_state[1] O=$abc$17694$n963_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$17694$n634 I1=w_TX_Byte[0] I2=$abc$17694$n965 I3=$abc$17694$n1365 O=$abc$17694$n1350
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$17694$n995 I1=memory_test0_test_state[1] I2=$abc$17694$n966 I3=$abc$17694$n983_1 O=$abc$17694$n965
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$17694$n967_1 I1=$abc$17694$n971 I2=$abc$17694$n975 I3=$abc$17694$n979_1 O=$abc$17694$n966
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$17694$n1217 I1=$abc$17694$n1216 I2=$abc$17694$n968 I3=$abc$17694$n970_1 O=$abc$17694$n967_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$17694$n969 I1=$abc$17694$n1869 I2=$false I3=$false O=$abc$17694$n968
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test0_datafrsd_hi_lo[1] I1=memory_test0_datafrsd_hi_lo[2] I2=memory_test0_datafrsd_hi_lo[3] I3=memory_test0_datafrsd_hi_lo[0] O=$abc$17694$n969
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=memory_test0_char2xmit[3] I1=memory_test0_char2xmit[2] I2=$abc$17694$n922 I3=$false O=$abc$17694$n970_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$17694$n1200 I1=$abc$17694$n1199 I2=$abc$17694$n972 I3=$abc$17694$n974 O=$abc$17694$n971
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$17694$n973_1 I1=$abc$17694$n1868 I2=$false I3=$false O=$abc$17694$n972
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test0_datafrsd_lo_hi[1] I1=memory_test0_datafrsd_lo_hi[2] I2=memory_test0_datafrsd_lo_hi[3] I3=memory_test0_datafrsd_lo_hi[0] O=$abc$17694$n973_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=memory_test0_char2xmit[2] I1=memory_test0_char2xmit[3] I2=$abc$17694$n637 I3=memory_test0_char2xmit[1] O=$abc$17694$n974
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$17694$n1234 I1=$abc$17694$n1233 I2=$abc$17694$n977 I3=$abc$17694$n976_1 O=$abc$17694$n975
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=memory_test0_char2xmit[3] I1=memory_test0_char2xmit[2] I2=$abc$17694$n637 I3=memory_test0_char2xmit[1] O=$abc$17694$n976_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$17694$n978 I1=$abc$17694$n1870 I2=$false I3=$false O=$abc$17694$n977
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test0_datafrsd_hi_hi[1] I1=memory_test0_datafrsd_hi_hi[2] I2=memory_test0_datafrsd_hi_hi[3] I3=memory_test0_datafrsd_hi_hi[0] O=$abc$17694$n978
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$17694$n1268 I1=$abc$17694$n1267 I2=$abc$17694$n981 I3=$abc$17694$n980 O=$abc$17694$n979_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$17694$n922 I1=memory_test0_char2xmit[2] I2=memory_test0_char2xmit[3] I3=$false O=$abc$17694$n980
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$17694$n982 I1=$abc$17694$n1872 I2=$false I3=$false O=$abc$17694$n981
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test0_data2sd_lo_hi[1] I1=memory_test0_data2sd_lo_hi[2] I2=memory_test0_data2sd_lo_hi[3] I3=memory_test0_data2sd_lo_hi[0] O=$abc$17694$n982
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$17694$n984 I1=$abc$17694$n988_1 I2=$abc$17694$n991 I3=memory_test0_endoftest O=$abc$17694$n983_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$17694$n1285 I1=$abc$17694$n1284 I2=$abc$17694$n986 I3=$abc$17694$n985_1 O=$abc$17694$n984
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$17694$n637 I1=memory_test0_char2xmit[2] I2=memory_test0_char2xmit[3] I3=memory_test0_char2xmit[1] O=$abc$17694$n985_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$17694$n987 I1=$abc$17694$n1873 I2=$false I3=$false O=$abc$17694$n986
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test0_data2sd_hi_lo[1] I1=memory_test0_data2sd_hi_lo[2] I2=memory_test0_data2sd_hi_lo[3] I3=memory_test0_data2sd_hi_lo[0] O=$abc$17694$n987
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$17694$n1182 I1=$abc$17694$n1181 I2=$abc$17694$n989_1 I3=$abc$17694$n921 O=$abc$17694$n988_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$17694$n990_1 I1=$abc$17694$n1867 I2=$false I3=$false O=$abc$17694$n989_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test0_datafrsd_lo_lo[1] I1=memory_test0_datafrsd_lo_lo[2] I2=memory_test0_datafrsd_lo_lo[3] I3=memory_test0_datafrsd_lo_lo[0] O=$abc$17694$n990_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$17694$n1251 I1=$abc$17694$n1250 I2=$abc$17694$n992 I3=$abc$17694$n994_1 O=$abc$17694$n991
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$17694$n993 I1=$abc$17694$n1871 I2=$false I3=$false O=$abc$17694$n992
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test0_data2sd_lo_lo[1] I1=memory_test0_data2sd_lo_lo[2] I2=memory_test0_data2sd_lo_lo[3] I3=memory_test0_data2sd_lo_lo[0] O=$abc$17694$n993
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=memory_test0_char2xmit[2] I1=$abc$17694$n637 I2=memory_test0_char2xmit[3] I3=memory_test0_char2xmit[1] O=$abc$17694$n994_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$17694$n1302 I1=$abc$17694$n1301 I2=$abc$17694$n996 I3=$abc$17694$n635_1 O=$abc$17694$n995
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$17694$n997 I1=$abc$17694$n1874 I2=$false I3=$false O=$abc$17694$n996
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test0_data2sd_hi_hi[1] I1=memory_test0_data2sd_hi_hi[2] I2=memory_test0_data2sd_hi_hi[3] I3=memory_test0_data2sd_hi_hi[0] O=$abc$17694$n997
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=memory_test0_error I1=memory_test0_test_state[1] I2=memory_test0_test_state[0] I3=$false O=$abc$17694$n1365
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$17694$n1000_1 I1=$abc$17694$n1004_1 I2=$abc$17694$n1009 I3=$false O=$abc$17694$n1351
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=$abc$17694$n1001 I1=$abc$17694$n1002 I2=$abc$17694$n1003 I3=$false O=$abc$17694$n1000_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=memory_test0_data2sd_lo_hi[0] I1=$abc$17694$n1872 I2=memory_test0_data2sd_lo_hi[1] I3=$abc$17694$n980 O=$abc$17694$n1001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011010000000000
.gate SB_LUT4 I0=memory_test0_datafrsd_hi_hi[0] I1=$abc$17694$n1870 I2=memory_test0_datafrsd_hi_hi[1] I3=$abc$17694$n976_1 O=$abc$17694$n1002
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011010000000000
.gate SB_LUT4 I0=memory_test0_datafrsd_lo_lo[0] I1=$abc$17694$n1867 I2=memory_test0_datafrsd_lo_lo[1] I3=$abc$17694$n921 O=$abc$17694$n1003
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011010000000000
.gate SB_LUT4 I0=$abc$17694$n1005 I1=$abc$17694$n1006_1 I2=$abc$17694$n1007_1 I3=$abc$17694$n1008_1 O=$abc$17694$n1004_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=memory_test0_datafrsd_lo_hi[0] I1=$abc$17694$n1868 I2=memory_test0_datafrsd_lo_hi[1] I3=$abc$17694$n974 O=$abc$17694$n1005
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011010000000000
.gate SB_LUT4 I0=memory_test0_data2sd_hi_hi[0] I1=$abc$17694$n1874 I2=memory_test0_data2sd_hi_hi[1] I3=$abc$17694$n635_1 O=$abc$17694$n1006_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011010000000000
.gate SB_LUT4 I0=memory_test0_datafrsd_hi_lo[0] I1=$abc$17694$n1869 I2=memory_test0_datafrsd_hi_lo[1] I3=$abc$17694$n970_1 O=$abc$17694$n1007_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011010000000000
.gate SB_LUT4 I0=memory_test0_data2sd_lo_lo[0] I1=$abc$17694$n1871 I2=memory_test0_data2sd_lo_lo[1] I3=$abc$17694$n994_1 O=$abc$17694$n1008_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011010000000000
.gate SB_LUT4 I0=w_TX_Byte[1] I1=$abc$17694$n634 I2=$abc$17694$n1010_1 I3=$abc$17694$n653_1 O=$abc$17694$n1009
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=memory_test0_data2sd_hi_lo[0] I1=$abc$17694$n1873 I2=memory_test0_data2sd_hi_lo[1] I3=$abc$17694$n985_1 O=$abc$17694$n1010_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011010000000000
.gate SB_LUT4 I0=$abc$17694$n1020 I1=$abc$17694$n1012 I2=$abc$17694$n1366 I3=$false O=$abc$17694$n1352
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$17694$n1017 I1=$abc$17694$n1018 I2=$abc$17694$n1019 I3=$abc$17694$n1013_1 O=$abc$17694$n1012
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$17694$n1014_1 I1=$abc$17694$n1015 I2=$abc$17694$n1016 I3=$abc$17694$n654 O=$abc$17694$n1013_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=memory_test0_data2sd_hi_hi[2] I1=$abc$17694$n1307 I2=$abc$17694$n996 I3=$abc$17694$n635_1 O=$abc$17694$n1014_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=memory_test0_datafrsd_hi_lo[2] I1=$abc$17694$n1222 I2=$abc$17694$n968 I3=$abc$17694$n970_1 O=$abc$17694$n1015
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=memory_test0_datafrsd_lo_lo[2] I1=$abc$17694$n1187 I2=$abc$17694$n989_1 I3=$abc$17694$n921 O=$abc$17694$n1016
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=memory_test0_data2sd_lo_hi[2] I1=$abc$17694$n1273 I2=$abc$17694$n981 I3=$abc$17694$n980 O=$abc$17694$n1017
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=memory_test0_datafrsd_lo_hi[2] I1=$abc$17694$n1205 I2=$abc$17694$n972 I3=$abc$17694$n974 O=$abc$17694$n1018
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=memory_test0_data2sd_hi_lo[2] I1=$abc$17694$n1290 I2=$abc$17694$n986 I3=$abc$17694$n985_1 O=$abc$17694$n1019
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=w_TX_Byte[2] I1=$abc$17694$n634 I2=$abc$17694$n1022_1 I3=$abc$17694$n1021 O=$abc$17694$n1020
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=memory_test0_data2sd_lo_lo[2] I1=$abc$17694$n1256 I2=$abc$17694$n992 I3=$abc$17694$n994_1 O=$abc$17694$n1021
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=memory_test0_datafrsd_hi_hi[2] I1=$abc$17694$n1239 I2=$abc$17694$n977 I3=$abc$17694$n976_1 O=$abc$17694$n1022_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$17694$n1869 I1=memory_test0_datafrsd_hi_lo[3] I2=$abc$17694$n970_1 I3=$false O=$abc$17694$n1028
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$17694$n1047 I1=$abc$17694$n1044 I2=$abc$17694$n654 I3=$abc$17694$n1366 O=$abc$17694$n1354
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$17694$n1192 I1=$abc$17694$n989_1 I2=$abc$17694$n921 I3=$abc$17694$n1045 O=$abc$17694$n1044
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$17694$n1244 I1=$abc$17694$n977 I2=$abc$17694$n976_1 I3=$abc$17694$n1046 O=$abc$17694$n1045
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$17694$n1312 I1=$abc$17694$n996 I2=$abc$17694$n635_1 I3=$false O=$abc$17694$n1046
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$17694$n1052 I1=$abc$17694$n1053_1 I2=$abc$17694$n1048 I3=$abc$17694$n1050_1 O=$abc$17694$n1047
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=w_TX_Byte[4] I1=$abc$17694$n634 I2=$abc$17694$n1049_1 I3=$false O=$abc$17694$n1048
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$17694$n1210 I1=$abc$17694$n972 I2=$abc$17694$n974 I3=$false O=$abc$17694$n1049_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$17694$n1261 I1=$abc$17694$n992 I2=$abc$17694$n994_1 I3=$abc$17694$n1051 O=$abc$17694$n1050_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$17694$n1278 I1=$abc$17694$n981 I2=$abc$17694$n980 I3=$false O=$abc$17694$n1051
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$17694$n1227 I1=$abc$17694$n968 I2=$abc$17694$n970_1 I3=$false O=$abc$17694$n1052
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$17694$n1295 I1=$abc$17694$n986 I2=$abc$17694$n985_1 I3=$false O=$abc$17694$n1053_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$17694$n922 I1=$abc$17694$n1060_1 I2=$abc$17694$n1059_1 I3=$abc$17694$n1057 O=$abc$17694$n1056_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$17694$n972 I1=$abc$17694$n1214 I2=$abc$17694$n974 I3=$abc$17694$n1058 O=$abc$17694$n1057
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$17694$n1299 I1=$abc$17694$n986 I2=$abc$17694$n985_1 I3=$false O=$abc$17694$n1058
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$17694$n1282 I1=$abc$17694$n981 I2=$abc$17694$n980 I3=$false O=$abc$17694$n1059_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$17694$n968 I1=$abc$17694$n1231 I2=memory_test0_char2xmit[2] I3=memory_test0_char2xmit[3] O=$abc$17694$n1060_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001111
.gate SB_LUT4 I0=$abc$17694$n989_1 I1=$abc$17694$n1196 I2=$abc$17694$n921 I3=$abc$17694$n1062 O=$abc$17694$n1061
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$17694$n992 I1=$abc$17694$n1265 I2=$abc$17694$n994_1 I3=$abc$17694$n1063 O=$abc$17694$n1062
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$17694$n1248 I1=$abc$17694$n977 I2=$abc$17694$n976_1 I3=$false O=$abc$17694$n1063
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$17694$n1073 I1=$abc$17694$n1067 I2=$abc$17694$n1366 I3=$false O=$abc$17694$n1356
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$17694$n1072_1 I1=$abc$17694$n1068_1 I2=$abc$17694$n654 I3=$false O=$abc$17694$n1067
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=w_TX_Byte[6] I1=$abc$17694$n634 I2=$abc$17694$n1071 I3=$abc$17694$n1069 O=$abc$17694$n1068_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$17694$n1248 I1=$abc$17694$n976_1 I2=$abc$17694$n977 I3=$abc$17694$n1070_1 O=$abc$17694$n1069
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$17694$n635_1 I1=$abc$17694$n996 I2=$abc$17694$n1316 I3=$false O=$abc$17694$n1070_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$17694$n980 I1=$abc$17694$n981 I2=$abc$17694$n1282 I3=$false O=$abc$17694$n1071
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$17694$n968 I1=$abc$17694$n970_1 I2=$abc$17694$n1231 I3=$false O=$abc$17694$n1072_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$17694$n1074_1 I1=$abc$17694$n1075 I2=$abc$17694$n1076_1 I3=$abc$17694$n1077 O=$abc$17694$n1073
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$17694$n985_1 I1=$abc$17694$n986 I2=$abc$17694$n1299 I3=$false O=$abc$17694$n1074_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$17694$n921 I1=$abc$17694$n989_1 I2=$abc$17694$n1196 I3=$false O=$abc$17694$n1075
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$17694$n992 I1=$abc$17694$n994_1 I2=$abc$17694$n1265 I3=$false O=$abc$17694$n1076_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$17694$n972 I1=$abc$17694$n974 I2=$abc$17694$n1214 I3=$false O=$abc$17694$n1077
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$17694$n634 I1=$abc$17694$n653_1 I2=w_TX_Byte[7] I3=$false O=$abc$17694$n1357
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=memory_test0_error I1=memory_test0_test_state[1] I2=memory_test0_test_state[0] I3=$false O=$abc$17694$n1364
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=$abc$17694$n842 I1=$abc$17694$n1081 I2=$false I3=$false O=SdramCntl0_cmd_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$17694$n828 I1=SdramCntl0_sDataDir_x I2=$abc$17694$n830 I3=$abc$17694$n1082_1 O=$abc$17694$n1081
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$17694$n708 I1=SdramCntl0_state_r[5] I2=$abc$17694$n787 I3=$false O=$abc$17694$n1082_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$17694$n800 I1=$abc$17694$n854 I2=SdramCntl0_state_r[1] I3=$abc$17694$n1084_1 O=SdramCntl0_cmd_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=SdramCntl0_state_r[5] I1=SdramCntl0_state_r[4] I2=$abc$17694$n1085 I3=$false O=$abc$17694$n1084_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=SdramCntl0_state_r[6] I1=SdramCntl0_state_r[3] I2=$abc$17694$n708 I3=$abc$17694$n704_1 O=$abc$17694$n1085
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$17694$n827 I1=$abc$17694$n830 I2=$abc$17694$n1085 I3=$false O=SdramCntl0_cmd_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$17694$n827 I1=$abc$17694$n830 I2=$abc$17694$n776 I3=$abc$17694$n1089 O=SdramCntl0_timer_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=SdramCntl0_state_r[5] I1=SdramCntl0_state_r[4] I2=$abc$17694$n1629 I3=$abc$17694$n704_1 O=$abc$17694$n1089
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=SdramCntl0_state_r[2] I1=$abc$17694$n704_1 I2=SdramCntl0_timer_r[1] I3=$false O=SdramCntl0_timer_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$17694$n1633 I1=$abc$17694$n704_1 I2=$abc$17694$n787 I3=$false O=SdramCntl0_timer_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$17694$n1635 I1=SdramCntl0_state_r[0] I2=$abc$17694$n704_1 I3=$false O=SdramCntl0_timer_x[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$17694$n704_1 I1=$abc$17694$n1638 I2=$false I3=$false O=SdramCntl0_timer_x[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n1640 I1=SdramCntl0_state_r[0] I2=$abc$17694$n704_1 I3=$false O=SdramCntl0_timer_x[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$17694$n1642 I1=SdramCntl0_state_r[0] I2=$abc$17694$n704_1 I3=$false O=SdramCntl0_timer_x[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$17694$n1644 I1=SdramCntl0_state_r[0] I2=$abc$17694$n704_1 I3=$false O=SdramCntl0_timer_x[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$17694$n1646 I1=SdramCntl0_state_r[0] I2=$abc$17694$n704_1 I3=$false O=SdramCntl0_timer_x[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$17694$n1648 I1=SdramCntl0_state_r[0] I2=$abc$17694$n704_1 I3=$false O=SdramCntl0_timer_x[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=SdramCntl0_rasTimer_r[0] I1=SdramCntl0_rasTimer_r[1] I2=$abc$17694$n122 I3=$false O=SdramCntl0_rasTimer_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=SdramCntl0_rasTimer_r[0] I1=SdramCntl0_rasTimer_r[1] I2=$abc$17694$n122 I3=$false O=SdramCntl0_rasTimer_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_wrPipeline_x I1=SdramCntl0_wrTimer_r[0] I2=SdramCntl0_wrTimer_r[1] I3=$false O=SdramCntl0_wrTimer_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$17694$n854 I1=$abc$17694$n770 I2=$false I3=$false O=SdramCntl0_wrPipeline_x
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SdramCntl0_wrTimer_r[0] I1=SdramCntl0_wrTimer_r[1] I2=SdramCntl0_wrPipeline_x I3=$false O=SdramCntl0_wrTimer_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$17694$n854 I1=$abc$17694$n780 I2=$false I3=$false O=SdramCntl0_rdPipeline_x[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n1108_1 I1=$abc$17694$n1971 I2=$abc$17694$n1106_1 I3=$false O=SdramCntl0_rfshCntr_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[0] I1=$abc$17694$n1698 I2=$abc$17694$n1109 I3=$abc$17694$n1107 O=$abc$17694$n1106_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=SdramCntl0_state_r[4] I1=$abc$17694$n704_1 I2=$abc$17694$n1108_1 I3=$false O=$abc$17694$n1107
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=SdramCntl0_state_r[3] I1=SdramCntl0_state_r[6] I2=$abc$17694$n704_1 I3=$false O=$abc$17694$n1108_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=SdramCntl0_refTimer_r[3] I1=SdramCntl0_refTimer_r[4] I2=$abc$17694$n1110_1 I3=$false O=$abc$17694$n1109
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=SdramCntl0_refTimer_r[6] I1=SdramCntl0_refTimer_r[7] I2=SdramCntl0_refTimer_r[8] I3=$abc$17694$n1111 O=$abc$17694$n1110_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=SdramCntl0_refTimer_r[0] I1=SdramCntl0_refTimer_r[1] I2=SdramCntl0_refTimer_r[2] I3=SdramCntl0_refTimer_r[5] O=$abc$17694$n1111
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$17694$n1113 I1=SdramCntl0_rfshCntr_r[1] I2=SdramCntl0_rfshCntr_r[0] I3=$abc$17694$n1108_1 O=SdramCntl0_rfshCntr_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101110101010
.gate SB_LUT4 I0=$abc$17694$n1109 I1=SdramCntl0_rfshCntr_r[0] I2=SdramCntl0_rfshCntr_r[1] I3=$abc$17694$n1107 O=$abc$17694$n1113
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=$abc$17694$n1108_1 I1=$abc$17694$n1972 I2=$abc$17694$n1115_1 I3=$false O=SdramCntl0_rfshCntr_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[2] I1=$abc$17694$n1700 I2=$abc$17694$n1109 I3=$abc$17694$n1107 O=$abc$17694$n1115_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=SdramCntl0_state_r[4] I1=$abc$17694$n1973 I2=$abc$17694$n1108_1 I3=$abc$17694$n1117_1 O=SdramCntl0_rfshCntr_x[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[3] I1=$abc$17694$n1701 I2=$abc$17694$n1109 I3=$abc$17694$n1107 O=$abc$17694$n1117_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$17694$n1108_1 I1=$abc$17694$n1974 I2=$abc$17694$n1119_1 I3=$false O=SdramCntl0_rfshCntr_x[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[4] I1=$abc$17694$n1702 I2=$abc$17694$n1109 I3=$abc$17694$n1107 O=$abc$17694$n1119_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$17694$n1108_1 I1=$abc$17694$n1975 I2=$abc$17694$n1121_1 I3=$false O=SdramCntl0_rfshCntr_x[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[5] I1=$abc$17694$n1703 I2=$abc$17694$n1109 I3=$abc$17694$n1107 O=$abc$17694$n1121_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$17694$n1108_1 I1=$abc$17694$n1976 I2=$abc$17694$n1123_1 I3=$false O=SdramCntl0_rfshCntr_x[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[6] I1=$abc$17694$n1704 I2=$abc$17694$n1109 I3=$abc$17694$n1107 O=$abc$17694$n1123_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$17694$n1108_1 I1=$abc$17694$n1977 I2=$abc$17694$n1125_1 I3=$false O=SdramCntl0_rfshCntr_x[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[7] I1=$abc$17694$n1705 I2=$abc$17694$n1109 I3=$abc$17694$n1107 O=$abc$17694$n1125_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$17694$n1108_1 I1=$abc$17694$n1978 I2=$abc$17694$n1127_1 I3=$false O=SdramCntl0_rfshCntr_x[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[8] I1=$abc$17694$n1706 I2=$abc$17694$n1109 I3=$abc$17694$n1107 O=$abc$17694$n1127_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$17694$n1108_1 I1=$abc$17694$n1979 I2=$abc$17694$n1129_1 I3=$false O=SdramCntl0_rfshCntr_x[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[9] I1=$abc$17694$n1707 I2=$abc$17694$n1109 I3=$abc$17694$n1107 O=$abc$17694$n1129_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$17694$n1108_1 I1=$abc$17694$n1980 I2=$abc$17694$n1131_1 I3=$false O=SdramCntl0_rfshCntr_x[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[10] I1=$abc$17694$n1708 I2=$abc$17694$n1109 I3=$abc$17694$n1107 O=$abc$17694$n1131_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$17694$n1108_1 I1=$abc$17694$n1981 I2=$abc$17694$n1133_1 I3=$false O=SdramCntl0_rfshCntr_x[11]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[11] I1=$abc$17694$n1709 I2=$abc$17694$n1109 I3=$abc$17694$n1107 O=$abc$17694$n1133_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$17694$n1108_1 I1=$abc$17694$n1982 I2=$abc$17694$n1135_1 I3=$false O=SdramCntl0_rfshCntr_x[12]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[12] I1=$abc$17694$n1710 I2=$abc$17694$n1109 I3=$abc$17694$n1107 O=$abc$17694$n1135_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$17694$n1108_1 I1=$abc$17694$n1983 I2=$abc$17694$n1137_1 I3=$false O=SdramCntl0_rfshCntr_x[13]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[13] I1=$abc$17694$n1711 I2=$abc$17694$n1109 I3=$abc$17694$n1107 O=$abc$17694$n1137_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$17694$n1109 I1=$abc$17694$n1712 I2=$false I3=$false O=SdramCntl0_refTimer_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$17694$n1109 I1=$abc$17694$n1716 I2=$false I3=$false O=SdramCntl0_refTimer_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$17694$n1109 I1=$abc$17694$n1718 I2=$false I3=$false O=SdramCntl0_refTimer_x[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n1109 I1=$abc$17694$n1720 I2=$false I3=$false O=SdramCntl0_refTimer_x[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n1109 I1=$abc$17694$n1722 I2=$false I3=$false O=SdramCntl0_refTimer_x[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n1109 I1=$abc$17694$n1724 I2=$false I3=$false O=SdramCntl0_refTimer_x[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n1109 I1=$abc$17694$n1726 I2=$false I3=$false O=SdramCntl0_refTimer_x[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$17694$n1109 I1=$abc$17694$n1728 I2=$false I3=$false O=SdramCntl0_refTimer_x[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$17694$n700 I1=$abc$17694$n1779 I2=$false I3=$false O=$abc$17694$n1780
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$17694$n700 I1=debounce_cntr[1] I2=$false I3=$false O=$abc$17694$n1782
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$17694$n700 I1=$abc$17694$n1783 I2=$false I3=$false O=$abc$17694$n1784
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n700 I1=$abc$17694$n1785 I2=$false I3=$false O=$abc$17694$n1786
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n700 I1=$abc$17694$n1787 I2=$false I3=$false O=$abc$17694$n1788
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17694$n700 I1=$abc$17694$n1789 I2=$false I3=$false O=$abc$17694$n1790
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=w_TX_Serial I1=w_TX_Active I2=$false I3=$false O=o_uart_tx
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$17694$n704_1 I1=SdramCntl0_state_r[0] I2=$false I3=$false O=$abc$17694$n1892
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test0_uniform_rand_gen0_shfreg[3] I1=memory_test0_uniform_rand_gen0_shfreg[12] I2=memory_test0_uniform_rand_gen0_shfreg[14] I3=memory_test0_uniform_rand_gen0_shfreg[15] O=$0\SDRAM_TEST_MEMORY_TEST0_UNIFORM_RAND_GEN0_RAND_SHIFT.xor_bit[31:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$abc$17694$n1740 I1=uart_tx0_0_r_Bit_Index[0] I2=$abc$17694$n900 I3=$abc$17694$n1156 O=$0\uart_tx0_0_r_Bit_Index[2:0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$17694$n1741 I1=$abc$17694$n900 I2=$abc$17694$n911 I3=$false O=$abc$17694$n1156
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$17694$n900 I1=uart_tx0_0_r_Bit_Index[0] I2=uart_tx0_0_r_Bit_Index[1] I3=$abc$17694$n1156 O=$0\uart_tx0_0_r_Bit_Index[2:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011010000000000
.gate SB_LUT4 I0=$abc$17694$n1745 I1=uart_tx0_0_r_Bit_Index[2] I2=$abc$17694$n900 I3=$abc$17694$n1156 O=$0\uart_tx0_0_r_Bit_Index[2:0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$17694$n1160_1 I1=$abc$17694$n1753 I2=$false I3=$false O=$0\uart_tx0_0_r_Clock_Count[11:0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=state_tx[1] I1=state_tx[0] I2=state_tx[2] I3=$abc$17694$n900 O=$abc$17694$n1160_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[1] I1=uart_tx0_0_r_Clock_Count[0] I2=$abc$17694$n1160_1 I3=$false O=$0\uart_tx0_0_r_Clock_Count[11:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=$abc$17694$n1160_1 I1=$abc$17694$n1757 I2=$false I3=$false O=$0\uart_tx0_0_r_Clock_Count[11:0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n1160_1 I1=$abc$17694$n1759 I2=$false I3=$false O=$0\uart_tx0_0_r_Clock_Count[11:0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n1160_1 I1=$abc$17694$n1761 I2=$false I3=$false O=$0\uart_tx0_0_r_Clock_Count[11:0][4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n1160_1 I1=$abc$17694$n1763 I2=$false I3=$false O=$0\uart_tx0_0_r_Clock_Count[11:0][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n1160_1 I1=$abc$17694$n1765 I2=$false I3=$false O=$0\uart_tx0_0_r_Clock_Count[11:0][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n1160_1 I1=$abc$17694$n1767 I2=$false I3=$false O=$0\uart_tx0_0_r_Clock_Count[11:0][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n1160_1 I1=$abc$17694$n1769 I2=$false I3=$false O=$0\uart_tx0_0_r_Clock_Count[11:0][8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n1160_1 I1=$abc$17694$n1771 I2=$false I3=$false O=$0\uart_tx0_0_r_Clock_Count[11:0][9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n1160_1 I1=$abc$17694$n1773 I2=$false I3=$false O=$0\uart_tx0_0_r_Clock_Count[11:0][10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n1160_1 I1=$abc$17694$n1775 I2=$false I3=$false O=$0\uart_tx0_0_r_Clock_Count[11:0][11]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17694$n17 I1=$false I2=$false I3=$false O=memory_test0_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=SdramCntl0_refTimer_r[0] I1=$false I2=$false I3=$false O=$abc$17694$n181
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[11] I1=$false I2=$false I3=$false O=$abc$17694$n563
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[10] I1=$false I2=$false I3=$false O=$abc$17694$n564
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[9] I1=$false I2=$false I3=$false O=$abc$17694$n566
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[8] I1=$false I2=$false I3=$false O=$abc$17694$n567
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[7] I1=$false I2=$false I3=$false O=$abc$17694$n569
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[6] I1=$false I2=$false I3=$false O=$abc$17694$n570
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[3] I1=$false I2=$false I3=$false O=$abc$17694$n575
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[2] I1=$false I2=$false I3=$false O=$abc$17694$n576
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[1] I1=$false I2=$false I3=$false O=$abc$17694$n578
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=state_tx[2] I1=$false I2=$false I3=$false O=$abc$17694$n990
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=initialized I1=$false I2=$false I3=$false O=$abc$17694$n1023
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=clk50MHz I1=$false I2=$false I3=$false O=$0\clk50MHz[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=memory_test0_test_state[0] I1=$false I2=$false I3=$false O=$abc$17694$n1055
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=w_TX_Active I1=$false I2=$false I3=$false O=$0\w_TX_DV[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=SdramCntl0_refTimer_r[1] I1=$false I2=$false I3=$false O=SdramCntl0_refTimer_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=memory_test0_char2xmit[1] I1=$false I2=$false I3=$false O=$abc$17694$n1855
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[5] I1=$false I2=$false I3=$false O=$abc$17694$n1879
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[4] I1=$false I2=$false I3=$false O=$abc$17694$n1885
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=state_tx[2] I1=$false I2=$false I3=$false O=$abc$17694$n1006
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=SdramCntl0_sdramData_r[2] I1=memory_test0_uniform_rand_gen0_shfreg[2] I2=memory_test0_uniform_rand_gen0_shfreg[4] I3=SdramCntl0_sdramData_r[4] O=$abc$17694$n1194
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=$abc$17694$n674 I1=$abc$17694$n675 I2=$abc$17694$n683 I3=$abc$17694$n684 O=$abc$17694$n1195
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$17694$n724 I1=$abc$17694$n725 I2=$abc$17694$n732 I3=SdramCntl0_activeRow_x[0][3] O=$abc$17694$n1198
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100001000
.gate SB_LUT4 I0=SdramCntl0_activeRow_x[0][6] I1=$abc$17694$n1203_1 I2=$false I3=$false O=$abc$17694$n1199_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$17694$n727 I1=$abc$17694$n728 I2=$abc$17694$n735 I3=SdramCntl0_activeRow_x[0][7] O=$abc$17694$n1200_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100001000
.gate SB_LUT4 I0=$abc$17694$n1198 I1=$abc$17694$n1199_1 I2=$abc$17694$n1200_1 I3=$abc$17694$n713 O=$abc$17694$n1201
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[1][6] I1=SdramCntl0_activeRow_r[3][6] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$17694$n1202
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[0][6] I1=SdramCntl0_activeRow_r[2][6] I2=SdramCntl0_activeBank_x[0] I3=$abc$17694$n1202 O=$abc$17694$n1203_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=SdramCntl0_activeFlag_r[1] I1=SdramCntl0_activeFlag_r[3] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$17694$n1204
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=SdramCntl0_activeFlag_r[0] I1=SdramCntl0_activeFlag_r[2] I2=SdramCntl0_activeBank_x[0] I3=$abc$17694$n1204 O=$abc$17694$n1205_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$17694$n759 I1=SdramCntl0_activeRow_x[0][11] I2=$abc$17694$n1205_1 I3=$abc$17694$n763 O=$abc$17694$n1206_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$17694$n711 I1=SdramCntl0_state_r[1] I2=$abc$17694$n800 I3=$abc$17694$n802 O=$abc$17694$n1207
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=SdramCntl0_state_r[5] I1=$abc$17694$n1207 I2=$abc$17694$n704_1 I3=$false O=$abc$17694$n258
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$17694$n830 I1=SdramCntl0_state_r[5] I2=SdramCntl0_activeFlag_r[3] I3=$false O=$abc$17694$n1209
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00101100
.gate SB_LUT4 I0=$abc$17694$n827 I1=$abc$17694$n1209 I2=$abc$17694$n694_1 I3=SdramCntl0_state_r[5] O=SdramCntl0_activeFlag_x[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001101001100
.gate SB_LUT4 I0=$abc$17694$n830 I1=SdramCntl0_state_r[5] I2=SdramCntl0_activeFlag_r[2] I3=$false O=$abc$17694$n1211
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00101100
.gate SB_LUT4 I0=$abc$17694$n827 I1=$abc$17694$n1211 I2=$abc$17694$n793 I3=SdramCntl0_state_r[5] O=SdramCntl0_activeFlag_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001101001100
.gate SB_LUT4 I0=$abc$17694$n830 I1=SdramCntl0_state_r[5] I2=SdramCntl0_activeFlag_r[1] I3=$false O=$abc$17694$n1213
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00101100
.gate SB_LUT4 I0=$abc$17694$n827 I1=$abc$17694$n1213 I2=$abc$17694$n791 I3=SdramCntl0_state_r[5] O=SdramCntl0_activeFlag_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001101001100
.gate SB_LUT4 I0=$abc$17694$n830 I1=SdramCntl0_state_r[5] I2=SdramCntl0_activeFlag_r[0] I3=$false O=$abc$17694$n1215
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00101100
.gate SB_LUT4 I0=$abc$17694$n827 I1=$abc$17694$n1215 I2=$abc$17694$n649_1 I3=SdramCntl0_state_r[5] O=SdramCntl0_activeFlag_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001101001100
.gate SB_LUT4 I0=uart_tx0_0_r_TX_data[3] I1=uart_tx0_0_r_TX_data[7] I2=uart_tx0_0_r_Bit_Index[0] I3=uart_tx0_0_r_Bit_Index[2] O=$abc$17694$n1217_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=uart_tx0_0_r_TX_data[2] I1=uart_tx0_0_r_TX_data[6] I2=uart_tx0_0_r_Bit_Index[0] I3=$abc$17694$n1217_1 O=$abc$17694$n1218
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$17694$n1222_1 I1=$abc$17694$n1218 I2=uart_tx0_0_r_Bit_Index[1] I3=$abc$17694$n911 O=$abc$17694$n1219
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101011111111
.gate SB_LUT4 I0=$abc$17694$n548 I1=$abc$17694$n1219 I2=$false I3=$false O=$0\w_TX_Serial[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=uart_tx0_0_r_TX_data[1] I1=uart_tx0_0_r_TX_data[5] I2=uart_tx0_0_r_Bit_Index[0] I3=uart_tx0_0_r_Bit_Index[2] O=$abc$17694$n1221
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=uart_tx0_0_r_TX_data[0] I1=uart_tx0_0_r_TX_data[4] I2=uart_tx0_0_r_Bit_Index[0] I3=$abc$17694$n1221 O=$abc$17694$n1222_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$17694$n1293 I1=$abc$17694$n987 I2=memory_test0_data2sd_hi_lo[3] I3=$abc$17694$n1873 O=$abc$17694$n1223_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=$abc$17694$n1190 I1=$abc$17694$n990_1 I2=memory_test0_datafrsd_lo_lo[3] I3=$abc$17694$n1867 O=$abc$17694$n1226
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=$abc$17694$n1276 I1=$abc$17694$n982 I2=memory_test0_data2sd_lo_hi[3] I3=$abc$17694$n1872 O=$abc$17694$n1227_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=$abc$17694$n1227_1 I1=$abc$17694$n980 I2=$abc$17694$n1226 I3=$abc$17694$n921 O=$abc$17694$n1228
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$17694$n1225 I1=$abc$17694$n968 I2=$abc$17694$n1028 I3=$abc$17694$n1228 O=$abc$17694$n1229
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$17694$n1208 I1=$abc$17694$n973_1 I2=memory_test0_datafrsd_lo_hi[3] I3=$abc$17694$n1868 O=$abc$17694$n1230
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=$abc$17694$n1259 I1=$abc$17694$n993 I2=memory_test0_data2sd_lo_lo[3] I3=$abc$17694$n1871 O=$abc$17694$n1231_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=$abc$17694$n1231_1 I1=$abc$17694$n994_1 I2=$abc$17694$n1230 I3=$abc$17694$n974 O=$abc$17694$n1232
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$17694$n637 I1=w_TX_Byte[5] I2=$abc$17694$n1316 I3=$abc$17694$n635_1 O=$abc$17694$n1234_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=$abc$17694$n996 I1=$abc$17694$n635_1 I2=$abc$17694$n1056_1 I3=$abc$17694$n1061 O=$abc$17694$n1235
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$abc$17694$n1235 I1=$abc$17694$n1234_1 I2=$abc$17694$n654 I3=$abc$17694$n1366 O=$abc$17694$n1355
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=memory_test0_uniform_rand_gen0_shfreg[12] I1=SdramCntl0_sdramData_r[12] I2=memory_test0_uniform_rand_gen0_shfreg[14] I3=SdramCntl0_sdramData_r[14] O=$abc$17694$n1237_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=memory_test0_uniform_rand_gen0_shfreg[1] I1=SdramCntl0_sdramData_r[1] I2=memory_test0_uniform_rand_gen0_shfreg[0] I3=SdramCntl0_sdramData_r[0] O=$abc$17694$n1238
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=$abc$17694$n1237_1 I1=$abc$17694$n1238 I2=$abc$17694$n1194 I3=$abc$17694$n1195 O=$abc$17694$n1239_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$17694$n661 I1=$abc$17694$n680 I2=$abc$17694$n1239_1 I3=$abc$17694$n685 O=$abc$17694$n103
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$17694$n1242 I1=$abc$17694$n978 I2=memory_test0_datafrsd_hi_hi[3] I3=$abc$17694$n1870 O=$abc$17694$n1241
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=$abc$17694$n1310 I1=$abc$17694$n997 I2=memory_test0_data2sd_hi_hi[3] I3=$abc$17694$n1874 O=$abc$17694$n1242_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=$abc$17694$n637 I1=w_TX_Byte[3] I2=$abc$17694$n1242_1 I3=$abc$17694$n635_1 O=$abc$17694$n1245
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$17694$n1223_1 I1=$abc$17694$n985_1 I2=$abc$17694$n976_1 I3=$abc$17694$n1241 O=$abc$17694$n1246
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=memory_test0_endoftest I1=$abc$17694$n1245 I2=$abc$17694$n1246 I3=$abc$17694$n1232 O=$abc$17694$n1247
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$17694$n1229 I1=$abc$17694$n1247 I2=$abc$17694$n1363 I3=$false O=$abc$17694$n1353
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_CARRY CI=uart_tx0_0_r_Bit_Index[0] CO=$auto$alumacc.cc:474:replace_alu$4164.C[2] I0=uart_tx0_0_r_Bit_Index[1] I1=$false
.attr src "sdram_test.v:241|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4164.C[2] CO=$abc$17694$n1741 I0=uart_tx0_0_r_Bit_Index[2] I1=$false
.attr src "sdram_test.v:241|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4169.C[10] CO=$auto$alumacc.cc:474:replace_alu$4169.C[11] I0=$false I1=$abc$17694$n564
.attr src "sdram_test.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4169.C[11] CO=$abc$17694$n1865 I0=$false I1=$abc$17694$n563
.attr src "sdram_test.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$17694$n578 CO=$auto$alumacc.cc:474:replace_alu$4169.C[3] I0=$false I1=$abc$17694$n576
.attr src "sdram_test.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4169.C[3] CO=$auto$alumacc.cc:474:replace_alu$4169.C[4] I0=$false I1=$abc$17694$n575
.attr src "sdram_test.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4169.C[4] CO=$auto$alumacc.cc:474:replace_alu$4169.C[5] I0=$true I1=$abc$17694$n1885
.attr src "sdram_test.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4169.C[5] CO=$auto$alumacc.cc:474:replace_alu$4169.C[6] I0=$true I1=$abc$17694$n1879
.attr src "sdram_test.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4169.C[6] CO=$auto$alumacc.cc:474:replace_alu$4169.C[7] I0=$false I1=$abc$17694$n570
.attr src "sdram_test.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4169.C[7] CO=$auto$alumacc.cc:474:replace_alu$4169.C[8] I0=$false I1=$abc$17694$n569
.attr src "sdram_test.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4169.C[8] CO=$auto$alumacc.cc:474:replace_alu$4169.C[9] I0=$false I1=$abc$17694$n567
.attr src "sdram_test.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4169.C[9] CO=$auto$alumacc.cc:474:replace_alu$4169.C[10] I0=$false I1=$abc$17694$n566
.attr src "sdram_test.v:222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=memory_test0_datafrsd_lo_lo[0] CO=$auto$alumacc.cc:474:replace_alu$4180.C[2] I0=memory_test0_datafrsd_lo_lo[1] I1=$true
.attr src "sdram_test.v:810|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4180.C[2] CO=$auto$alumacc.cc:474:replace_alu$4180.C[3] I0=memory_test0_datafrsd_lo_lo[2] I1=$true
.attr src "sdram_test.v:810|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4180.C[3] CO=$abc$17694$n1867 I0=memory_test0_datafrsd_lo_lo[3] I1=$false
.attr src "sdram_test.v:810|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=memory_test0_datafrsd_lo_hi[0] CO=$auto$alumacc.cc:474:replace_alu$4189.C[2] I0=memory_test0_datafrsd_lo_hi[1] I1=$true
.attr src "sdram_test.v:796|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4189.C[2] CO=$auto$alumacc.cc:474:replace_alu$4189.C[3] I0=memory_test0_datafrsd_lo_hi[2] I1=$true
.attr src "sdram_test.v:796|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4189.C[3] CO=$abc$17694$n1868 I0=memory_test0_datafrsd_lo_hi[3] I1=$false
.attr src "sdram_test.v:796|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=memory_test0_datafrsd_hi_lo[0] CO=$auto$alumacc.cc:474:replace_alu$4198.C[2] I0=memory_test0_datafrsd_hi_lo[1] I1=$true
.attr src "sdram_test.v:780|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4198.C[2] CO=$auto$alumacc.cc:474:replace_alu$4198.C[3] I0=memory_test0_datafrsd_hi_lo[2] I1=$true
.attr src "sdram_test.v:780|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4198.C[3] CO=$abc$17694$n1869 I0=memory_test0_datafrsd_hi_lo[3] I1=$false
.attr src "sdram_test.v:780|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=memory_test0_datafrsd_hi_hi[0] CO=$auto$alumacc.cc:474:replace_alu$4207.C[2] I0=memory_test0_datafrsd_hi_hi[1] I1=$true
.attr src "sdram_test.v:764|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4207.C[2] CO=$auto$alumacc.cc:474:replace_alu$4207.C[3] I0=memory_test0_datafrsd_hi_hi[2] I1=$true
.attr src "sdram_test.v:764|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4207.C[3] CO=$abc$17694$n1870 I0=memory_test0_datafrsd_hi_hi[3] I1=$false
.attr src "sdram_test.v:764|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=memory_test0_data2sd_lo_lo[0] CO=$auto$alumacc.cc:474:replace_alu$4216.C[2] I0=memory_test0_data2sd_lo_lo[1] I1=$true
.attr src "sdram_test.v:741|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4216.C[2] CO=$auto$alumacc.cc:474:replace_alu$4216.C[3] I0=memory_test0_data2sd_lo_lo[2] I1=$true
.attr src "sdram_test.v:741|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4216.C[3] CO=$abc$17694$n1871 I0=memory_test0_data2sd_lo_lo[3] I1=$false
.attr src "sdram_test.v:741|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=memory_test0_data2sd_lo_hi[0] CO=$auto$alumacc.cc:474:replace_alu$4225.C[2] I0=memory_test0_data2sd_lo_hi[1] I1=$true
.attr src "sdram_test.v:727|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4225.C[2] CO=$auto$alumacc.cc:474:replace_alu$4225.C[3] I0=memory_test0_data2sd_lo_hi[2] I1=$true
.attr src "sdram_test.v:727|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4225.C[3] CO=$abc$17694$n1872 I0=memory_test0_data2sd_lo_hi[3] I1=$false
.attr src "sdram_test.v:727|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=memory_test0_data2sd_hi_lo[0] CO=$auto$alumacc.cc:474:replace_alu$4234.C[2] I0=memory_test0_data2sd_hi_lo[1] I1=$true
.attr src "sdram_test.v:713|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4234.C[2] CO=$auto$alumacc.cc:474:replace_alu$4234.C[3] I0=memory_test0_data2sd_hi_lo[2] I1=$true
.attr src "sdram_test.v:713|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4234.C[3] CO=$abc$17694$n1873 I0=memory_test0_data2sd_hi_lo[3] I1=$false
.attr src "sdram_test.v:713|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=memory_test0_data2sd_hi_hi[0] CO=$auto$alumacc.cc:474:replace_alu$4243.C[2] I0=memory_test0_data2sd_hi_hi[1] I1=$true
.attr src "sdram_test.v:699|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4243.C[2] CO=$auto$alumacc.cc:474:replace_alu$4243.C[3] I0=memory_test0_data2sd_hi_hi[2] I1=$true
.attr src "sdram_test.v:699|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4243.C[3] CO=$abc$17694$n1874 I0=memory_test0_data2sd_hi_hi[3] I1=$false
.attr src "sdram_test.v:699|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=uart_tx0_0_r_Clock_Count[0] I3=$false O=$abc$17694$n1753
.attr src "sdram_test.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx0_0_r_Clock_Count[10] I3=$auto$alumacc.cc:474:replace_alu$4252.C[10] O=$abc$17694$n1773
.attr src "sdram_test.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4252.C[10] CO=$auto$alumacc.cc:474:replace_alu$4252.C[11] I0=$false I1=uart_tx0_0_r_Clock_Count[10]
.attr src "sdram_test.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx0_0_r_Clock_Count[11] I3=$auto$alumacc.cc:474:replace_alu$4252.C[11] O=$abc$17694$n1775
.attr src "sdram_test.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=uart_tx0_0_r_Clock_Count[0] CO=$auto$alumacc.cc:474:replace_alu$4252.C[2] I0=$false I1=uart_tx0_0_r_Clock_Count[1]
.attr src "sdram_test.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx0_0_r_Clock_Count[2] I3=$auto$alumacc.cc:474:replace_alu$4252.C[2] O=$abc$17694$n1757
.attr src "sdram_test.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4252.C[2] CO=$auto$alumacc.cc:474:replace_alu$4252.C[3] I0=$false I1=uart_tx0_0_r_Clock_Count[2]
.attr src "sdram_test.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx0_0_r_Clock_Count[3] I3=$auto$alumacc.cc:474:replace_alu$4252.C[3] O=$abc$17694$n1759
.attr src "sdram_test.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4252.C[3] CO=$auto$alumacc.cc:474:replace_alu$4252.C[4] I0=$false I1=uart_tx0_0_r_Clock_Count[3]
.attr src "sdram_test.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx0_0_r_Clock_Count[4] I3=$auto$alumacc.cc:474:replace_alu$4252.C[4] O=$abc$17694$n1761
.attr src "sdram_test.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4252.C[4] CO=$auto$alumacc.cc:474:replace_alu$4252.C[5] I0=$false I1=uart_tx0_0_r_Clock_Count[4]
.attr src "sdram_test.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx0_0_r_Clock_Count[5] I3=$auto$alumacc.cc:474:replace_alu$4252.C[5] O=$abc$17694$n1763
.attr src "sdram_test.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4252.C[5] CO=$auto$alumacc.cc:474:replace_alu$4252.C[6] I0=$false I1=uart_tx0_0_r_Clock_Count[5]
.attr src "sdram_test.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx0_0_r_Clock_Count[6] I3=$auto$alumacc.cc:474:replace_alu$4252.C[6] O=$abc$17694$n1765
.attr src "sdram_test.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4252.C[6] CO=$auto$alumacc.cc:474:replace_alu$4252.C[7] I0=$false I1=uart_tx0_0_r_Clock_Count[6]
.attr src "sdram_test.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx0_0_r_Clock_Count[7] I3=$auto$alumacc.cc:474:replace_alu$4252.C[7] O=$abc$17694$n1767
.attr src "sdram_test.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4252.C[7] CO=$auto$alumacc.cc:474:replace_alu$4252.C[8] I0=$false I1=uart_tx0_0_r_Clock_Count[7]
.attr src "sdram_test.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx0_0_r_Clock_Count[8] I3=$auto$alumacc.cc:474:replace_alu$4252.C[8] O=$abc$17694$n1769
.attr src "sdram_test.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4252.C[8] CO=$auto$alumacc.cc:474:replace_alu$4252.C[9] I0=$false I1=uart_tx0_0_r_Clock_Count[8]
.attr src "sdram_test.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx0_0_r_Clock_Count[9] I3=$auto$alumacc.cc:474:replace_alu$4252.C[9] O=$abc$17694$n1771
.attr src "sdram_test.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4252.C[9] CO=$auto$alumacc.cc:474:replace_alu$4252.C[10] I0=$false I1=uart_tx0_0_r_Clock_Count[9]
.attr src "sdram_test.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=uart_tx0_0_r_Bit_Index[0] I3=$false O=$abc$17694$n1740
.attr src "sdram_test.v:242|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=uart_tx0_0_r_Bit_Index[0] CO=$auto$alumacc.cc:474:replace_alu$4255.C[2] I0=$false I1=uart_tx0_0_r_Bit_Index[1]
.attr src "sdram_test.v:242|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx0_0_r_Bit_Index[2] I3=$auto$alumacc.cc:474:replace_alu$4255.C[2] O=$abc$17694$n1745
.attr src "sdram_test.v:242|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=SdramCntl0_rfshCntr_r[0] I3=$false O=$abc$17694$n1698
.attr src "sdram_test.v:303|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_rfshCntr_r[10] I3=$auto$alumacc.cc:474:replace_alu$4258.C[10] O=$abc$17694$n1708
.attr src "sdram_test.v:303|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4258.C[10] CO=$auto$alumacc.cc:474:replace_alu$4258.C[11] I0=$false I1=SdramCntl0_rfshCntr_r[10]
.attr src "sdram_test.v:303|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_rfshCntr_r[11] I3=$auto$alumacc.cc:474:replace_alu$4258.C[11] O=$abc$17694$n1709
.attr src "sdram_test.v:303|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4258.C[11] CO=$auto$alumacc.cc:474:replace_alu$4258.C[12] I0=$false I1=SdramCntl0_rfshCntr_r[11]
.attr src "sdram_test.v:303|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_rfshCntr_r[12] I3=$auto$alumacc.cc:474:replace_alu$4258.C[12] O=$abc$17694$n1710
.attr src "sdram_test.v:303|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4258.C[12] CO=$auto$alumacc.cc:474:replace_alu$4258.C[13] I0=$false I1=SdramCntl0_rfshCntr_r[12]
.attr src "sdram_test.v:303|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_rfshCntr_r[13] I3=$auto$alumacc.cc:474:replace_alu$4258.C[13] O=$abc$17694$n1711
.attr src "sdram_test.v:303|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=SdramCntl0_rfshCntr_r[0] CO=$auto$alumacc.cc:474:replace_alu$4258.C[2] I0=$false I1=SdramCntl0_rfshCntr_r[1]
.attr src "sdram_test.v:303|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_rfshCntr_r[2] I3=$auto$alumacc.cc:474:replace_alu$4258.C[2] O=$abc$17694$n1700
.attr src "sdram_test.v:303|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4258.C[2] CO=$auto$alumacc.cc:474:replace_alu$4258.C[3] I0=$false I1=SdramCntl0_rfshCntr_r[2]
.attr src "sdram_test.v:303|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_rfshCntr_r[3] I3=$auto$alumacc.cc:474:replace_alu$4258.C[3] O=$abc$17694$n1701
.attr src "sdram_test.v:303|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4258.C[3] CO=$auto$alumacc.cc:474:replace_alu$4258.C[4] I0=$false I1=SdramCntl0_rfshCntr_r[3]
.attr src "sdram_test.v:303|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_rfshCntr_r[4] I3=$auto$alumacc.cc:474:replace_alu$4258.C[4] O=$abc$17694$n1702
.attr src "sdram_test.v:303|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4258.C[4] CO=$auto$alumacc.cc:474:replace_alu$4258.C[5] I0=$false I1=SdramCntl0_rfshCntr_r[4]
.attr src "sdram_test.v:303|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_rfshCntr_r[5] I3=$auto$alumacc.cc:474:replace_alu$4258.C[5] O=$abc$17694$n1703
.attr src "sdram_test.v:303|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4258.C[5] CO=$auto$alumacc.cc:474:replace_alu$4258.C[6] I0=$false I1=SdramCntl0_rfshCntr_r[5]
.attr src "sdram_test.v:303|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_rfshCntr_r[6] I3=$auto$alumacc.cc:474:replace_alu$4258.C[6] O=$abc$17694$n1704
.attr src "sdram_test.v:303|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4258.C[6] CO=$auto$alumacc.cc:474:replace_alu$4258.C[7] I0=$false I1=SdramCntl0_rfshCntr_r[6]
.attr src "sdram_test.v:303|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_rfshCntr_r[7] I3=$auto$alumacc.cc:474:replace_alu$4258.C[7] O=$abc$17694$n1705
.attr src "sdram_test.v:303|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4258.C[7] CO=$auto$alumacc.cc:474:replace_alu$4258.C[8] I0=$false I1=SdramCntl0_rfshCntr_r[7]
.attr src "sdram_test.v:303|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_rfshCntr_r[8] I3=$auto$alumacc.cc:474:replace_alu$4258.C[8] O=$abc$17694$n1706
.attr src "sdram_test.v:303|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4258.C[8] CO=$auto$alumacc.cc:474:replace_alu$4258.C[9] I0=$false I1=SdramCntl0_rfshCntr_r[8]
.attr src "sdram_test.v:303|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_rfshCntr_r[9] I3=$auto$alumacc.cc:474:replace_alu$4258.C[9] O=$abc$17694$n1707
.attr src "sdram_test.v:303|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4258.C[9] CO=$auto$alumacc.cc:474:replace_alu$4258.C[10] I0=$false I1=SdramCntl0_rfshCntr_r[9]
.attr src "sdram_test.v:303|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=memory_test0_address[0] I3=$false O=$abc$17694$n1060
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeRow_x[0][1] I3=$auto$alumacc.cc:474:replace_alu$4261.C[10] O=$abc$17694$n1080
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4261.C[10] CO=$auto$alumacc.cc:474:replace_alu$4261.C[11] I0=$false I1=SdramCntl0_activeRow_x[0][1]
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeRow_x[0][2] I3=$auto$alumacc.cc:474:replace_alu$4261.C[11] O=$abc$17694$n1082
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4261.C[11] CO=$auto$alumacc.cc:474:replace_alu$4261.C[12] I0=$false I1=SdramCntl0_activeRow_x[0][2]
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeRow_x[0][3] I3=$auto$alumacc.cc:474:replace_alu$4261.C[12] O=$abc$17694$n1084
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4261.C[12] CO=$auto$alumacc.cc:474:replace_alu$4261.C[13] I0=$false I1=SdramCntl0_activeRow_x[0][3]
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeRow_x[0][4] I3=$auto$alumacc.cc:474:replace_alu$4261.C[13] O=$abc$17694$n1086
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4261.C[13] CO=$auto$alumacc.cc:474:replace_alu$4261.C[14] I0=$false I1=SdramCntl0_activeRow_x[0][4]
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeRow_x[0][5] I3=$auto$alumacc.cc:474:replace_alu$4261.C[14] O=$abc$17694$n1088
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4261.C[14] CO=$auto$alumacc.cc:474:replace_alu$4261.C[15] I0=$false I1=SdramCntl0_activeRow_x[0][5]
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeRow_x[0][6] I3=$auto$alumacc.cc:474:replace_alu$4261.C[15] O=$abc$17694$n1090
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4261.C[15] CO=$auto$alumacc.cc:474:replace_alu$4261.C[16] I0=$false I1=SdramCntl0_activeRow_x[0][6]
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeRow_x[0][7] I3=$auto$alumacc.cc:474:replace_alu$4261.C[16] O=$abc$17694$n1092
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4261.C[16] CO=$auto$alumacc.cc:474:replace_alu$4261.C[17] I0=$false I1=SdramCntl0_activeRow_x[0][7]
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeRow_x[0][8] I3=$auto$alumacc.cc:474:replace_alu$4261.C[17] O=$abc$17694$n1094
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4261.C[17] CO=$auto$alumacc.cc:474:replace_alu$4261.C[18] I0=$false I1=SdramCntl0_activeRow_x[0][8]
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeRow_x[0][9] I3=$auto$alumacc.cc:474:replace_alu$4261.C[18] O=$abc$17694$n1096
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4261.C[18] CO=$auto$alumacc.cc:474:replace_alu$4261.C[19] I0=$false I1=SdramCntl0_activeRow_x[0][9]
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeRow_x[0][10] I3=$auto$alumacc.cc:474:replace_alu$4261.C[19] O=$abc$17694$n1098
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4261.C[19] CO=$auto$alumacc.cc:474:replace_alu$4261.C[20] I0=$false I1=SdramCntl0_activeRow_x[0][10]
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=memory_test0_address[0] CO=$auto$alumacc.cc:474:replace_alu$4261.C[2] I0=$false I1=memory_test0_address[1]
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeRow_x[0][11] I3=$auto$alumacc.cc:474:replace_alu$4261.C[20] O=$abc$17694$n1100
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4261.C[20] CO=$auto$alumacc.cc:474:replace_alu$4261.C[21] I0=$false I1=SdramCntl0_activeRow_x[0][11]
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeRow_x[0][12] I3=$auto$alumacc.cc:474:replace_alu$4261.C[21] O=$abc$17694$n1102
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4261.C[21] CO=$auto$alumacc.cc:474:replace_alu$4261.C[22] I0=$false I1=SdramCntl0_activeRow_x[0][12]
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeBank_x[0] I3=$auto$alumacc.cc:474:replace_alu$4261.C[22] O=$abc$17694$n1104
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4261.C[22] CO=$auto$alumacc.cc:474:replace_alu$4261.C[23] I0=$false I1=SdramCntl0_activeBank_x[0]
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeBank_x[1] I3=$auto$alumacc.cc:474:replace_alu$4261.C[23] O=$abc$17694$n1106
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4261.C[23] CO=$auto$alumacc.cc:474:replace_alu$4261.C[24] I0=$false I1=SdramCntl0_activeBank_x[1]
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test0_address[24] I3=$auto$alumacc.cc:474:replace_alu$4261.C[24] O=$abc$17694$n1108
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4261.C[24] CO=$auto$alumacc.cc:474:replace_alu$4261.C[25] I0=$false I1=memory_test0_address[24]
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test0_address[25] I3=$auto$alumacc.cc:474:replace_alu$4261.C[25] O=$abc$17694$n1110
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4261.C[25] CO=$auto$alumacc.cc:474:replace_alu$4261.C[26] I0=$false I1=memory_test0_address[25]
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test0_address[26] I3=$auto$alumacc.cc:474:replace_alu$4261.C[26] O=$abc$17694$n1112
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=memory_test0_address[2] I3=$auto$alumacc.cc:474:replace_alu$4261.C[2] O=$abc$17694$n1064
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4261.C[2] CO=$auto$alumacc.cc:474:replace_alu$4261.C[3] I0=$false I1=memory_test0_address[2]
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test0_address[3] I3=$auto$alumacc.cc:474:replace_alu$4261.C[3] O=$abc$17694$n1066
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4261.C[3] CO=$auto$alumacc.cc:474:replace_alu$4261.C[4] I0=$false I1=memory_test0_address[3]
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test0_address[4] I3=$auto$alumacc.cc:474:replace_alu$4261.C[4] O=$abc$17694$n1068
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4261.C[4] CO=$auto$alumacc.cc:474:replace_alu$4261.C[5] I0=$false I1=memory_test0_address[4]
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test0_address[5] I3=$auto$alumacc.cc:474:replace_alu$4261.C[5] O=$abc$17694$n1070
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4261.C[5] CO=$auto$alumacc.cc:474:replace_alu$4261.C[6] I0=$false I1=memory_test0_address[5]
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test0_address[6] I3=$auto$alumacc.cc:474:replace_alu$4261.C[6] O=$abc$17694$n1072
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4261.C[6] CO=$auto$alumacc.cc:474:replace_alu$4261.C[7] I0=$false I1=memory_test0_address[6]
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test0_address[7] I3=$auto$alumacc.cc:474:replace_alu$4261.C[7] O=$abc$17694$n1074
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4261.C[7] CO=$auto$alumacc.cc:474:replace_alu$4261.C[8] I0=$false I1=memory_test0_address[7]
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test0_address[8] I3=$auto$alumacc.cc:474:replace_alu$4261.C[8] O=$abc$17694$n1076
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4261.C[8] CO=$auto$alumacc.cc:474:replace_alu$4261.C[9] I0=$false I1=memory_test0_address[8]
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeRow_x[0][0] I3=$auto$alumacc.cc:474:replace_alu$4261.C[9] O=$abc$17694$n1078
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4261.C[9] CO=$auto$alumacc.cc:474:replace_alu$4261.C[10] I0=$false I1=SdramCntl0_activeRow_x[0][0]
.attr src "sdram_test.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test0_char2xmit[0] I3=$false O=$abc$17694$n1157
.attr src "sdram_test.v:623|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=memory_test0_char2xmit[2] CO=$auto$alumacc.cc:474:replace_alu$4264.C[4] I0=$false I1=memory_test0_char2xmit[3]
.attr src "sdram_test.v:623|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test0_char2xmit[4] I3=$auto$alumacc.cc:474:replace_alu$4264.C[4] O=$abc$17694$n1163
.attr src "sdram_test.v:623|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=memory_test0_char2xmit[0] I3=$false O=$abc$17694$n1146
.attr src "sdram_test.v:657|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=memory_test0_char2xmit[0] CO=$auto$alumacc.cc:474:replace_alu$4267.C[2] I0=$false I1=memory_test0_char2xmit[1]
.attr src "sdram_test.v:657|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=memory_test0_char2xmit[2] I3=$auto$alumacc.cc:474:replace_alu$4267.C[2] O=$abc$17694$n1149
.attr src "sdram_test.v:657|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4267.C[2] CO=$auto$alumacc.cc:474:replace_alu$4267.C[3] I0=$true I1=memory_test0_char2xmit[2]
.attr src "sdram_test.v:657|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=memory_test0_char2xmit[3] I3=$auto$alumacc.cc:474:replace_alu$4267.C[3] O=$abc$17694$n1152
.attr src "sdram_test.v:657|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4267.C[3] CO=$auto$alumacc.cc:474:replace_alu$4267.C[4] I0=$true I1=memory_test0_char2xmit[3]
.attr src "sdram_test.v:657|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test0_char2xmit[4] I3=$auto$alumacc.cc:474:replace_alu$4267.C[4] O=$abc$17694$n1155
.attr src "sdram_test.v:657|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=memory_test0_data2sd_hi_hi[0] I2=$false I3=$false O=$abc$17694$n1302
.attr src "sdram_test.v:700|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=memory_test0_data2sd_hi_hi[0] I2=$true I3=$false O=$abc$17694$n1301
.attr src "sdram_test.v:703|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=memory_test0_data2sd_hi_hi[0] CO=$auto$alumacc.cc:474:replace_alu$4273.C[2] I0=memory_test0_data2sd_hi_hi[1] I1=$true
.attr src "sdram_test.v:703|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=memory_test0_data2sd_hi_hi[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4273.C[2] O=$abc$17694$n1307
.attr src "sdram_test.v:703|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4273.C[2] CO=$auto$alumacc.cc:474:replace_alu$4273.C[3] I0=memory_test0_data2sd_hi_hi[2] I1=$true
.attr src "sdram_test.v:703|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=memory_test0_data2sd_hi_hi[3] I2=$false I3=$auto$alumacc.cc:474:replace_alu$4273.C[3] O=$abc$17694$n1310
.attr src "sdram_test.v:703|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4273.C[3] CO=$abc$17694$n1316 I0=memory_test0_data2sd_hi_hi[3] I1=$false
.attr src "sdram_test.v:703|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$true I3=$abc$17694$n1316 O=$abc$17694$n1312
.attr src "sdram_test.v:703|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=memory_test0_data2sd_hi_lo[0] I2=$false I3=$false O=$abc$17694$n1285
.attr src "sdram_test.v:714|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=memory_test0_data2sd_hi_lo[0] I2=$true I3=$false O=$abc$17694$n1284
.attr src "sdram_test.v:717|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=memory_test0_data2sd_hi_lo[0] CO=$auto$alumacc.cc:474:replace_alu$4279.C[2] I0=memory_test0_data2sd_hi_lo[1] I1=$true
.attr src "sdram_test.v:717|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=memory_test0_data2sd_hi_lo[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4279.C[2] O=$abc$17694$n1290
.attr src "sdram_test.v:717|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4279.C[2] CO=$auto$alumacc.cc:474:replace_alu$4279.C[3] I0=memory_test0_data2sd_hi_lo[2] I1=$true
.attr src "sdram_test.v:717|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=memory_test0_data2sd_hi_lo[3] I2=$false I3=$auto$alumacc.cc:474:replace_alu$4279.C[3] O=$abc$17694$n1293
.attr src "sdram_test.v:717|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4279.C[3] CO=$abc$17694$n1299 I0=memory_test0_data2sd_hi_lo[3] I1=$false
.attr src "sdram_test.v:717|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$true I3=$abc$17694$n1299 O=$abc$17694$n1295
.attr src "sdram_test.v:717|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=memory_test0_data2sd_lo_hi[0] I2=$false I3=$false O=$abc$17694$n1268
.attr src "sdram_test.v:728|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=memory_test0_data2sd_lo_hi[0] I2=$true I3=$false O=$abc$17694$n1267
.attr src "sdram_test.v:731|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=memory_test0_data2sd_lo_hi[0] CO=$auto$alumacc.cc:474:replace_alu$4285.C[2] I0=memory_test0_data2sd_lo_hi[1] I1=$true
.attr src "sdram_test.v:731|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=memory_test0_data2sd_lo_hi[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4285.C[2] O=$abc$17694$n1273
.attr src "sdram_test.v:731|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4285.C[2] CO=$auto$alumacc.cc:474:replace_alu$4285.C[3] I0=memory_test0_data2sd_lo_hi[2] I1=$true
.attr src "sdram_test.v:731|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=memory_test0_data2sd_lo_hi[3] I2=$false I3=$auto$alumacc.cc:474:replace_alu$4285.C[3] O=$abc$17694$n1276
.attr src "sdram_test.v:731|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4285.C[3] CO=$abc$17694$n1282 I0=memory_test0_data2sd_lo_hi[3] I1=$false
.attr src "sdram_test.v:731|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$true I3=$abc$17694$n1282 O=$abc$17694$n1278
.attr src "sdram_test.v:731|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=memory_test0_data2sd_lo_lo[0] I2=$false I3=$false O=$abc$17694$n1251
.attr src "sdram_test.v:742|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=memory_test0_data2sd_lo_lo[0] I2=$true I3=$false O=$abc$17694$n1250
.attr src "sdram_test.v:745|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=memory_test0_data2sd_lo_lo[0] CO=$auto$alumacc.cc:474:replace_alu$4291.C[2] I0=memory_test0_data2sd_lo_lo[1] I1=$true
.attr src "sdram_test.v:745|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=memory_test0_data2sd_lo_lo[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4291.C[2] O=$abc$17694$n1256
.attr src "sdram_test.v:745|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4291.C[2] CO=$auto$alumacc.cc:474:replace_alu$4291.C[3] I0=memory_test0_data2sd_lo_lo[2] I1=$true
.attr src "sdram_test.v:745|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=memory_test0_data2sd_lo_lo[3] I2=$false I3=$auto$alumacc.cc:474:replace_alu$4291.C[3] O=$abc$17694$n1259
.attr src "sdram_test.v:745|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4291.C[3] CO=$abc$17694$n1265 I0=memory_test0_data2sd_lo_lo[3] I1=$false
.attr src "sdram_test.v:745|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$true I3=$abc$17694$n1265 O=$abc$17694$n1261
.attr src "sdram_test.v:745|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=memory_test0_datafrsd_hi_hi[0] I2=$false I3=$false O=$abc$17694$n1234
.attr src "sdram_test.v:765|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=memory_test0_datafrsd_hi_hi[0] I2=$true I3=$false O=$abc$17694$n1233
.attr src "sdram_test.v:768|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=memory_test0_datafrsd_hi_hi[0] CO=$auto$alumacc.cc:474:replace_alu$4297.C[2] I0=memory_test0_datafrsd_hi_hi[1] I1=$true
.attr src "sdram_test.v:768|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=memory_test0_datafrsd_hi_hi[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4297.C[2] O=$abc$17694$n1239
.attr src "sdram_test.v:768|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4297.C[2] CO=$auto$alumacc.cc:474:replace_alu$4297.C[3] I0=memory_test0_datafrsd_hi_hi[2] I1=$true
.attr src "sdram_test.v:768|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=memory_test0_datafrsd_hi_hi[3] I2=$false I3=$auto$alumacc.cc:474:replace_alu$4297.C[3] O=$abc$17694$n1242
.attr src "sdram_test.v:768|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4297.C[3] CO=$abc$17694$n1248 I0=memory_test0_datafrsd_hi_hi[3] I1=$false
.attr src "sdram_test.v:768|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$true I3=$abc$17694$n1248 O=$abc$17694$n1244
.attr src "sdram_test.v:768|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=memory_test0_datafrsd_hi_lo[0] I2=$false I3=$false O=$abc$17694$n1217
.attr src "sdram_test.v:781|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=memory_test0_datafrsd_hi_lo[0] I2=$true I3=$false O=$abc$17694$n1216
.attr src "sdram_test.v:784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=memory_test0_datafrsd_hi_lo[0] CO=$auto$alumacc.cc:474:replace_alu$4303.C[2] I0=memory_test0_datafrsd_hi_lo[1] I1=$true
.attr src "sdram_test.v:784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=memory_test0_datafrsd_hi_lo[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4303.C[2] O=$abc$17694$n1222
.attr src "sdram_test.v:784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4303.C[2] CO=$auto$alumacc.cc:474:replace_alu$4303.C[3] I0=memory_test0_datafrsd_hi_lo[2] I1=$true
.attr src "sdram_test.v:784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=memory_test0_datafrsd_hi_lo[3] I2=$false I3=$auto$alumacc.cc:474:replace_alu$4303.C[3] O=$abc$17694$n1225
.attr src "sdram_test.v:784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4303.C[3] CO=$abc$17694$n1231 I0=memory_test0_datafrsd_hi_lo[3] I1=$false
.attr src "sdram_test.v:784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$true I3=$abc$17694$n1231 O=$abc$17694$n1227
.attr src "sdram_test.v:784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=memory_test0_datafrsd_lo_hi[0] I2=$false I3=$false O=$abc$17694$n1200
.attr src "sdram_test.v:797|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=memory_test0_datafrsd_lo_hi[0] I2=$true I3=$false O=$abc$17694$n1199
.attr src "sdram_test.v:800|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=memory_test0_datafrsd_lo_hi[0] CO=$auto$alumacc.cc:474:replace_alu$4309.C[2] I0=memory_test0_datafrsd_lo_hi[1] I1=$true
.attr src "sdram_test.v:800|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=memory_test0_datafrsd_lo_hi[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4309.C[2] O=$abc$17694$n1205
.attr src "sdram_test.v:800|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4309.C[2] CO=$auto$alumacc.cc:474:replace_alu$4309.C[3] I0=memory_test0_datafrsd_lo_hi[2] I1=$true
.attr src "sdram_test.v:800|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=memory_test0_datafrsd_lo_hi[3] I2=$false I3=$auto$alumacc.cc:474:replace_alu$4309.C[3] O=$abc$17694$n1208
.attr src "sdram_test.v:800|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4309.C[3] CO=$abc$17694$n1214 I0=memory_test0_datafrsd_lo_hi[3] I1=$false
.attr src "sdram_test.v:800|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$true I3=$abc$17694$n1214 O=$abc$17694$n1210
.attr src "sdram_test.v:800|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=memory_test0_datafrsd_lo_lo[0] I2=$false I3=$false O=$abc$17694$n1182
.attr src "sdram_test.v:811|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=memory_test0_datafrsd_lo_lo[0] I2=$true I3=$false O=$abc$17694$n1181
.attr src "sdram_test.v:814|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=memory_test0_datafrsd_lo_lo[0] CO=$auto$alumacc.cc:474:replace_alu$4315.C[2] I0=memory_test0_datafrsd_lo_lo[1] I1=$true
.attr src "sdram_test.v:814|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=memory_test0_datafrsd_lo_lo[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4315.C[2] O=$abc$17694$n1187
.attr src "sdram_test.v:814|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4315.C[2] CO=$auto$alumacc.cc:474:replace_alu$4315.C[3] I0=memory_test0_datafrsd_lo_lo[2] I1=$true
.attr src "sdram_test.v:814|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=memory_test0_datafrsd_lo_lo[3] I2=$false I3=$auto$alumacc.cc:474:replace_alu$4315.C[3] O=$abc$17694$n1190
.attr src "sdram_test.v:814|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4315.C[3] CO=$abc$17694$n1196 I0=memory_test0_datafrsd_lo_lo[3] I1=$false
.attr src "sdram_test.v:814|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$true I3=$abc$17694$n1196 O=$abc$17694$n1192
.attr src "sdram_test.v:814|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=debounce_cntr[0] I2=$false I3=$true O=$abc$17694$n1779
.attr src "sdram_test.v:187|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=debounce_cntr[0] CO=$auto$alumacc.cc:474:replace_alu$4318.C[2] I0=debounce_cntr[1] I1=$true
.attr src "sdram_test.v:187|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debounce_cntr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4318.C[2] O=$abc$17694$n1783
.attr src "sdram_test.v:187|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4318.C[2] CO=$auto$alumacc.cc:474:replace_alu$4318.C[3] I0=debounce_cntr[2] I1=$true
.attr src "sdram_test.v:187|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debounce_cntr[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4318.C[3] O=$abc$17694$n1785
.attr src "sdram_test.v:187|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4318.C[3] CO=$auto$alumacc.cc:474:replace_alu$4318.C[4] I0=debounce_cntr[3] I1=$true
.attr src "sdram_test.v:187|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debounce_cntr[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4318.C[4] O=$abc$17694$n1787
.attr src "sdram_test.v:187|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4318.C[4] CO=$auto$alumacc.cc:474:replace_alu$4318.C[5] I0=debounce_cntr[4] I1=$true
.attr src "sdram_test.v:187|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debounce_cntr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4318.C[5] O=$abc$17694$n1789
.attr src "sdram_test.v:187|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=SdramCntl0_refTimer_r[0] I2=$false I3=$true O=$abc$17694$n1712
.attr src "sdram_test.v:298|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=SdramCntl0_refTimer_r[0] CO=$auto$alumacc.cc:474:replace_alu$4327.C[2] I0=SdramCntl0_refTimer_r[1] I1=$true
.attr src "sdram_test.v:298|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_refTimer_r[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4327.C[2] O=$abc$17694$n1716
.attr src "sdram_test.v:298|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4327.C[2] CO=$auto$alumacc.cc:474:replace_alu$4327.C[3] I0=SdramCntl0_refTimer_r[2] I1=$true
.attr src "sdram_test.v:298|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_refTimer_r[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4327.C[3] O=$abc$17694$n1718
.attr src "sdram_test.v:298|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4327.C[3] CO=$auto$alumacc.cc:474:replace_alu$4327.C[4] I0=SdramCntl0_refTimer_r[3] I1=$true
.attr src "sdram_test.v:298|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_refTimer_r[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4327.C[4] O=$abc$17694$n1720
.attr src "sdram_test.v:298|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4327.C[4] CO=$auto$alumacc.cc:474:replace_alu$4327.C[5] I0=SdramCntl0_refTimer_r[4] I1=$true
.attr src "sdram_test.v:298|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_refTimer_r[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4327.C[5] O=$abc$17694$n1722
.attr src "sdram_test.v:298|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4327.C[5] CO=$auto$alumacc.cc:474:replace_alu$4327.C[6] I0=SdramCntl0_refTimer_r[5] I1=$true
.attr src "sdram_test.v:298|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_refTimer_r[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4327.C[6] O=$abc$17694$n1724
.attr src "sdram_test.v:298|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4327.C[6] CO=$auto$alumacc.cc:474:replace_alu$4327.C[7] I0=SdramCntl0_refTimer_r[6] I1=$true
.attr src "sdram_test.v:298|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_refTimer_r[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4327.C[7] O=$abc$17694$n1726
.attr src "sdram_test.v:298|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4327.C[7] CO=$auto$alumacc.cc:474:replace_alu$4327.C[8] I0=SdramCntl0_refTimer_r[7] I1=$true
.attr src "sdram_test.v:298|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_refTimer_r[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4327.C[8] O=$abc$17694$n1728
.attr src "sdram_test.v:298|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=SdramCntl0_timer_r[0] I2=$false I3=$true O=$abc$17694$n1629
.attr src "sdram_test.v:315|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=SdramCntl0_timer_r[0] CO=$auto$alumacc.cc:474:replace_alu$4330.C[2] I0=SdramCntl0_timer_r[1] I1=$true
.attr src "sdram_test.v:315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_timer_r[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4330.C[2] O=$abc$17694$n1633
.attr src "sdram_test.v:315|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4330.C[2] CO=$auto$alumacc.cc:474:replace_alu$4330.C[3] I0=SdramCntl0_timer_r[2] I1=$true
.attr src "sdram_test.v:315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_timer_r[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4330.C[3] O=$abc$17694$n1635
.attr src "sdram_test.v:315|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4330.C[3] CO=$auto$alumacc.cc:474:replace_alu$4330.C[4] I0=SdramCntl0_timer_r[3] I1=$true
.attr src "sdram_test.v:315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_timer_r[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4330.C[4] O=$abc$17694$n1638
.attr src "sdram_test.v:315|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4330.C[4] CO=$auto$alumacc.cc:474:replace_alu$4330.C[5] I0=SdramCntl0_timer_r[4] I1=$true
.attr src "sdram_test.v:315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_timer_r[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4330.C[5] O=$abc$17694$n1640
.attr src "sdram_test.v:315|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4330.C[5] CO=$auto$alumacc.cc:474:replace_alu$4330.C[6] I0=SdramCntl0_timer_r[5] I1=$true
.attr src "sdram_test.v:315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_timer_r[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4330.C[6] O=$abc$17694$n1642
.attr src "sdram_test.v:315|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4330.C[6] CO=$auto$alumacc.cc:474:replace_alu$4330.C[7] I0=SdramCntl0_timer_r[6] I1=$true
.attr src "sdram_test.v:315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_timer_r[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4330.C[7] O=$abc$17694$n1644
.attr src "sdram_test.v:315|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4330.C[7] CO=$auto$alumacc.cc:474:replace_alu$4330.C[8] I0=SdramCntl0_timer_r[7] I1=$true
.attr src "sdram_test.v:315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_timer_r[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4330.C[8] O=$abc$17694$n1646
.attr src "sdram_test.v:315|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4330.C[8] CO=$auto$alumacc.cc:474:replace_alu$4330.C[9] I0=SdramCntl0_timer_r[8] I1=$true
.attr src "sdram_test.v:315|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_timer_r[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4330.C[9] O=$abc$17694$n1648
.attr src "sdram_test.v:315|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=SdramCntl0_rfshCntr_r[0] I2=$false I3=$true O=$abc$17694$n1971
.attr src "sdram_test.v:335|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=SdramCntl0_rfshCntr_r[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4333.C[10] O=$abc$17694$n1980
.attr src "sdram_test.v:335|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4333.C[10] CO=$auto$alumacc.cc:474:replace_alu$4333.C[11] I0=SdramCntl0_rfshCntr_r[10] I1=$true
.attr src "sdram_test.v:335|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_rfshCntr_r[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4333.C[11] O=$abc$17694$n1981
.attr src "sdram_test.v:335|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4333.C[11] CO=$auto$alumacc.cc:474:replace_alu$4333.C[12] I0=SdramCntl0_rfshCntr_r[11] I1=$true
.attr src "sdram_test.v:335|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_rfshCntr_r[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4333.C[12] O=$abc$17694$n1982
.attr src "sdram_test.v:335|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4333.C[12] CO=$auto$alumacc.cc:474:replace_alu$4333.C[13] I0=SdramCntl0_rfshCntr_r[12] I1=$true
.attr src "sdram_test.v:335|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_rfshCntr_r[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4333.C[13] O=$abc$17694$n1983
.attr src "sdram_test.v:335|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=SdramCntl0_rfshCntr_r[0] CO=$auto$alumacc.cc:474:replace_alu$4333.C[2] I0=SdramCntl0_rfshCntr_r[1] I1=$true
.attr src "sdram_test.v:335|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_rfshCntr_r[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4333.C[2] O=$abc$17694$n1972
.attr src "sdram_test.v:335|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4333.C[2] CO=$auto$alumacc.cc:474:replace_alu$4333.C[3] I0=SdramCntl0_rfshCntr_r[2] I1=$true
.attr src "sdram_test.v:335|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_rfshCntr_r[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4333.C[3] O=$abc$17694$n1973
.attr src "sdram_test.v:335|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4333.C[3] CO=$auto$alumacc.cc:474:replace_alu$4333.C[4] I0=SdramCntl0_rfshCntr_r[3] I1=$true
.attr src "sdram_test.v:335|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_rfshCntr_r[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4333.C[4] O=$abc$17694$n1974
.attr src "sdram_test.v:335|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4333.C[4] CO=$auto$alumacc.cc:474:replace_alu$4333.C[5] I0=SdramCntl0_rfshCntr_r[4] I1=$true
.attr src "sdram_test.v:335|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_rfshCntr_r[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4333.C[5] O=$abc$17694$n1975
.attr src "sdram_test.v:335|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4333.C[5] CO=$auto$alumacc.cc:474:replace_alu$4333.C[6] I0=SdramCntl0_rfshCntr_r[5] I1=$true
.attr src "sdram_test.v:335|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_rfshCntr_r[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4333.C[6] O=$abc$17694$n1976
.attr src "sdram_test.v:335|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4333.C[6] CO=$auto$alumacc.cc:474:replace_alu$4333.C[7] I0=SdramCntl0_rfshCntr_r[6] I1=$true
.attr src "sdram_test.v:335|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_rfshCntr_r[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4333.C[7] O=$abc$17694$n1977
.attr src "sdram_test.v:335|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4333.C[7] CO=$auto$alumacc.cc:474:replace_alu$4333.C[8] I0=SdramCntl0_rfshCntr_r[7] I1=$true
.attr src "sdram_test.v:335|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_rfshCntr_r[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4333.C[8] O=$abc$17694$n1978
.attr src "sdram_test.v:335|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4333.C[8] CO=$auto$alumacc.cc:474:replace_alu$4333.C[9] I0=SdramCntl0_rfshCntr_r[8] I1=$true
.attr src "sdram_test.v:335|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_rfshCntr_r[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4333.C[9] O=$abc$17694$n1979
.attr src "sdram_test.v:335|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4333.C[9] CO=$auto$alumacc.cc:474:replace_alu$4333.C[10] I0=SdramCntl0_rfshCntr_r[9] I1=$true
.attr src "sdram_test.v:335|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=memory_test0_char2xmit[0] I2=$false I3=$true O=$abc$17694$n1145
.attr src "sdram_test.v:826|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=memory_test0_char2xmit[0] CO=$auto$alumacc.cc:474:replace_alu$4336.C[2] I0=memory_test0_char2xmit[1] I1=$true
.attr src "sdram_test.v:826|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=memory_test0_char2xmit[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4336.C[2] O=$abc$17694$n1148
.attr src "sdram_test.v:826|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4336.C[2] CO=$auto$alumacc.cc:474:replace_alu$4336.C[3] I0=memory_test0_char2xmit[2] I1=$true
.attr src "sdram_test.v:826|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=memory_test0_char2xmit[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4336.C[3] O=$abc$17694$n1151
.attr src "sdram_test.v:826|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4336.C[3] CO=$auto$alumacc.cc:474:replace_alu$4336.C[4] I0=memory_test0_char2xmit[3] I1=$true
.attr src "sdram_test.v:826|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=memory_test0_char2xmit[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4336.C[4] O=$abc$17694$n1154
.attr src "sdram_test.v:826|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate $_TBUF_ A=SdramCntl0_sData_r[0] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[0]
.attr src "sdram_test.v:485"
.gate $_TBUF_ A=SdramCntl0_sData_r[1] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[1]
.attr src "sdram_test.v:485"
.gate $_TBUF_ A=SdramCntl0_sData_r[2] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[2]
.attr src "sdram_test.v:485"
.gate $_TBUF_ A=SdramCntl0_sData_r[3] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[3]
.attr src "sdram_test.v:485"
.gate $_TBUF_ A=SdramCntl0_sData_r[4] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[4]
.attr src "sdram_test.v:485"
.gate $_TBUF_ A=SdramCntl0_sData_r[5] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[5]
.attr src "sdram_test.v:485"
.gate $_TBUF_ A=SdramCntl0_sData_r[6] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[6]
.attr src "sdram_test.v:485"
.gate $_TBUF_ A=SdramCntl0_sData_r[7] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[7]
.attr src "sdram_test.v:485"
.gate $_TBUF_ A=SdramCntl0_sData_r[8] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[8]
.attr src "sdram_test.v:485"
.gate $_TBUF_ A=SdramCntl0_sData_r[9] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[9]
.attr src "sdram_test.v:485"
.gate $_TBUF_ A=SdramCntl0_sData_r[10] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[10]
.attr src "sdram_test.v:485"
.gate $_TBUF_ A=SdramCntl0_sData_r[11] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[11]
.attr src "sdram_test.v:485"
.gate $_TBUF_ A=SdramCntl0_sData_r[12] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[12]
.attr src "sdram_test.v:485"
.gate $_TBUF_ A=SdramCntl0_sData_r[13] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[13]
.attr src "sdram_test.v:485"
.gate $_TBUF_ A=SdramCntl0_sData_r[14] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[14]
.attr src "sdram_test.v:485"
.gate $_TBUF_ A=SdramCntl0_sData_r[15] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[15]
.attr src "sdram_test.v:485"
.gate SB_DFF C=sdram_clk_i D=$abc$17694$n212 Q=memory_test0_test_state[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$abc$17694$n341 Q=memory_test0_test_state[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$abc$17694$n1363 Q=led_status[0] S=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$17694$n1364 Q=led_status[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$17694$n1365 Q=led_status[2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$17694$n1366 Q=led_status[3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=sdram_clk_i D=$0\w_TX_DV[0:0] E=$abc$17694$n18 Q=w_TX_DV
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=sdram_clk_i D=$abc$17694$n1350 Q=w_TX_Byte[0] S=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$17694$n1351 Q=w_TX_Byte[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$17694$n1352 Q=w_TX_Byte[2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$17694$n1353 Q=w_TX_Byte[3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$abc$17694$n1354 Q=w_TX_Byte[4] S=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$abc$17694$n1355 Q=w_TX_Byte[5] S=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$17694$n1356 Q=w_TX_Byte[6] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$17694$n1357 Q=w_TX_Byte[7] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[12] E=$abc$17694$n84 Q=memory_test0_data2sd_hi_hi[0]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[13] E=$abc$17694$n84 Q=memory_test0_data2sd_hi_hi[1]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[14] E=$abc$17694$n84 Q=memory_test0_data2sd_hi_hi[2]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=$false E=$abc$17694$n84 Q=memory_test0_data2sd_hi_hi[3]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1158 E=$abc$17694$n38 Q=memory_test0_char2xmit[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1855 E=$abc$17694$n66 Q=memory_test0_char2xmit[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1160 E=$abc$17694$n38 Q=memory_test0_char2xmit[2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1162 E=$abc$17694$n76 Q=memory_test0_char2xmit[3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1164 E=$abc$17694$n38 Q=memory_test0_char2xmit[4] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[8] E=$abc$17694$n82 Q=memory_test0_datafrsd_hi_lo[0]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[9] E=$abc$17694$n82 Q=memory_test0_datafrsd_hi_lo[1]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[10] E=$abc$17694$n82 Q=memory_test0_datafrsd_hi_lo[2]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[11] E=$abc$17694$n82 Q=memory_test0_datafrsd_hi_lo[3]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=sdram_clk_i D=$abc$17694$n1144 Q=memory_test0_rand_load S=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=sdram_clk_i D=$0\memory_test0_rand_enable[0:0] E=$abc$17694$n17 Q=memory_test0_rand_enable
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[8] E=$abc$17694$n84 Q=memory_test0_data2sd_hi_lo[0]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[9] E=$abc$17694$n84 Q=memory_test0_data2sd_hi_lo[1]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[10] E=$abc$17694$n84 Q=memory_test0_data2sd_hi_lo[2]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[11] E=$abc$17694$n84 Q=memory_test0_data2sd_hi_lo[3]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=$0\memory_test0_rd_enable[0:0] E=$abc$17694$n86 Q=memory_test0_rd_enable
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[0] E=$abc$17694$n82 Q=memory_test0_datafrsd_lo_lo[0]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[1] E=$abc$17694$n82 Q=memory_test0_datafrsd_lo_lo[1]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[2] E=$abc$17694$n82 Q=memory_test0_datafrsd_lo_lo[2]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[3] E=$abc$17694$n82 Q=memory_test0_datafrsd_lo_lo[3]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[0] E=$abc$17694$n84 Q=memory_test0_data2sd_lo_lo[0]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[1] E=$abc$17694$n84 Q=memory_test0_data2sd_lo_lo[1]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[2] E=$abc$17694$n84 Q=memory_test0_data2sd_lo_lo[2]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[3] E=$abc$17694$n84 Q=memory_test0_data2sd_lo_lo[3]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1114 E=$abc$17694$n92 Q=memory_test0_address[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1115 E=$abc$17694$n92 Q=memory_test0_address[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1116 E=$abc$17694$n92 Q=memory_test0_address[2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1117 E=$abc$17694$n92 Q=memory_test0_address[3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1118 E=$abc$17694$n92 Q=memory_test0_address[4] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1119 E=$abc$17694$n92 Q=memory_test0_address[5] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1120 E=$abc$17694$n92 Q=memory_test0_address[6] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1121 E=$abc$17694$n92 Q=memory_test0_address[7] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1122 E=$abc$17694$n92 Q=memory_test0_address[8] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1123 E=$abc$17694$n92 Q=SdramCntl0_activeRow_x[0][0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1124 E=$abc$17694$n92 Q=SdramCntl0_activeRow_x[0][1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1125 E=$abc$17694$n92 Q=SdramCntl0_activeRow_x[0][2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1126 E=$abc$17694$n92 Q=SdramCntl0_activeRow_x[0][3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1127 E=$abc$17694$n92 Q=SdramCntl0_activeRow_x[0][4] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1128 E=$abc$17694$n92 Q=SdramCntl0_activeRow_x[0][5] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1129 E=$abc$17694$n92 Q=SdramCntl0_activeRow_x[0][6] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1130 E=$abc$17694$n92 Q=SdramCntl0_activeRow_x[0][7] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1131 E=$abc$17694$n92 Q=SdramCntl0_activeRow_x[0][8] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1132 E=$abc$17694$n92 Q=SdramCntl0_activeRow_x[0][9] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1133 E=$abc$17694$n92 Q=SdramCntl0_activeRow_x[0][10] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1134 E=$abc$17694$n92 Q=SdramCntl0_activeRow_x[0][11] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1135 E=$abc$17694$n92 Q=SdramCntl0_activeRow_x[0][12] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1136 E=$abc$17694$n92 Q=SdramCntl0_activeBank_x[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1137 E=$abc$17694$n92 Q=SdramCntl0_activeBank_x[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1138 E=$abc$17694$n92 Q=memory_test0_address[24] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1139 E=$abc$17694$n92 Q=memory_test0_address[25] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1140 E=$abc$17694$n92 Q=memory_test0_address[26] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[12] E=$abc$17694$n82 Q=memory_test0_datafrsd_hi_hi[0]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[13] E=$abc$17694$n82 Q=memory_test0_datafrsd_hi_hi[1]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[14] E=$abc$17694$n82 Q=memory_test0_datafrsd_hi_hi[2]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=$false E=$abc$17694$n82 Q=memory_test0_datafrsd_hi_hi[3]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[4] E=$abc$17694$n84 Q=memory_test0_data2sd_lo_hi[0]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[5] E=$abc$17694$n84 Q=memory_test0_data2sd_lo_hi[1]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[6] E=$abc$17694$n84 Q=memory_test0_data2sd_lo_hi[2]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[7] E=$abc$17694$n84 Q=memory_test0_data2sd_lo_hi[3]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1059 E=$abc$17694$n95 Q=memory_test0_endoftest R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[4] E=$abc$17694$n82 Q=memory_test0_datafrsd_lo_hi[0]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[5] E=$abc$17694$n82 Q=memory_test0_datafrsd_lo_hi[1]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[6] E=$abc$17694$n82 Q=memory_test0_datafrsd_lo_hi[2]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[7] E=$abc$17694$n82 Q=memory_test0_datafrsd_lo_hi[3]
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=$0\memory_test0_rd_enable[0:0] E=$abc$17694$n19 Q=memory_test0_wr_enable
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1055 E=$abc$17694$n103 Q=memory_test0_error R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$0\SDRAM_TEST_MEMORY_TEST0_UNIFORM_RAND_GEN0_RAND_SHIFT.xor_bit[31:0] E=$abc$17694$n106 Q=memory_test0_uniform_rand_gen0_shfreg[0] R=memory_test0_rand_load
.attr src "sdram_test.v:561|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[0] E=$abc$17694$n106 Q=memory_test0_uniform_rand_gen0_shfreg[1] S=memory_test0_rand_load
.attr src "sdram_test.v:561|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[1] E=$abc$17694$n106 Q=memory_test0_uniform_rand_gen0_shfreg[2] R=memory_test0_rand_load
.attr src "sdram_test.v:561|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[2] E=$abc$17694$n106 Q=memory_test0_uniform_rand_gen0_shfreg[3] S=memory_test0_rand_load
.attr src "sdram_test.v:561|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[3] E=$abc$17694$n106 Q=memory_test0_uniform_rand_gen0_shfreg[4] R=memory_test0_rand_load
.attr src "sdram_test.v:561|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[4] E=$abc$17694$n106 Q=memory_test0_uniform_rand_gen0_shfreg[5] S=memory_test0_rand_load
.attr src "sdram_test.v:561|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[5] E=$abc$17694$n106 Q=memory_test0_uniform_rand_gen0_shfreg[6] R=memory_test0_rand_load
.attr src "sdram_test.v:561|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[6] E=$abc$17694$n106 Q=memory_test0_uniform_rand_gen0_shfreg[7] R=memory_test0_rand_load
.attr src "sdram_test.v:561|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[7] E=$abc$17694$n106 Q=memory_test0_uniform_rand_gen0_shfreg[8] R=memory_test0_rand_load
.attr src "sdram_test.v:561|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[8] E=$abc$17694$n106 Q=memory_test0_uniform_rand_gen0_shfreg[9] R=memory_test0_rand_load
.attr src "sdram_test.v:561|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[9] E=$abc$17694$n106 Q=memory_test0_uniform_rand_gen0_shfreg[10] R=memory_test0_rand_load
.attr src "sdram_test.v:561|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[10] E=$abc$17694$n106 Q=memory_test0_uniform_rand_gen0_shfreg[11] R=memory_test0_rand_load
.attr src "sdram_test.v:561|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[11] E=$abc$17694$n106 Q=memory_test0_uniform_rand_gen0_shfreg[12] R=memory_test0_rand_load
.attr src "sdram_test.v:561|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[12] E=$abc$17694$n106 Q=memory_test0_uniform_rand_gen0_shfreg[13] R=memory_test0_rand_load
.attr src "sdram_test.v:561|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[13] E=$abc$17694$n106 Q=memory_test0_uniform_rand_gen0_shfreg[14] R=memory_test0_rand_load
.attr src "sdram_test.v:561|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[14] E=$abc$17694$n106 Q=memory_test0_uniform_rand_gen0_shfreg[15] R=memory_test0_rand_load
.attr src "sdram_test.v:561|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=master_clk_i D=$0\clk50MHz[0:0] Q=clk50MHz
.attr src "sdram_test.v:544|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk50MHz D=uart_tx0_0_r_TX_Done Q=w_TX_Done
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk50MHz D=uart_tx0_0_r_TX_Active Q=w_TX_Active
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk50MHz D=$0\w_TX_Serial[0:0] E=$abc$17694$n1006 Q=w_TX_Serial
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk50MHz D=$abc$17694$n1000 Q=state_tx[0] R=state_tx[2]
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk50MHz D=$abc$17694$n994 Q=state_tx[1] R=state_tx[2]
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk50MHz D=$abc$17694$n1999 Q=state_tx[2] R=state_tx[2]
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Clock_Count[11:0][0] E=$abc$17694$n990 Q=uart_tx0_0_r_Clock_Count[0]
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Clock_Count[11:0][1] E=$abc$17694$n990 Q=uart_tx0_0_r_Clock_Count[1]
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Clock_Count[11:0][2] E=$abc$17694$n990 Q=uart_tx0_0_r_Clock_Count[2]
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Clock_Count[11:0][3] E=$abc$17694$n990 Q=uart_tx0_0_r_Clock_Count[3]
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Clock_Count[11:0][4] E=$abc$17694$n990 Q=uart_tx0_0_r_Clock_Count[4]
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Clock_Count[11:0][5] E=$abc$17694$n990 Q=uart_tx0_0_r_Clock_Count[5]
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Clock_Count[11:0][6] E=$abc$17694$n990 Q=uart_tx0_0_r_Clock_Count[6]
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Clock_Count[11:0][7] E=$abc$17694$n990 Q=uart_tx0_0_r_Clock_Count[7]
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Clock_Count[11:0][8] E=$abc$17694$n990 Q=uart_tx0_0_r_Clock_Count[8]
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Clock_Count[11:0][9] E=$abc$17694$n990 Q=uart_tx0_0_r_Clock_Count[9]
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Clock_Count[11:0][10] E=$abc$17694$n990 Q=uart_tx0_0_r_Clock_Count[10]
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Clock_Count[11:0][11] E=$abc$17694$n990 Q=uart_tx0_0_r_Clock_Count[11]
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Bit_Index[2:0][0] E=$abc$17694$n989 Q=uart_tx0_0_r_Bit_Index[0]
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Bit_Index[2:0][1] E=$abc$17694$n989 Q=uart_tx0_0_r_Bit_Index[1]
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Bit_Index[2:0][2] E=$abc$17694$n989 Q=uart_tx0_0_r_Bit_Index[2]
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=w_TX_Byte[0] E=$abc$17694$n111 Q=uart_tx0_0_r_TX_data[0]
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=w_TX_Byte[1] E=$abc$17694$n111 Q=uart_tx0_0_r_TX_data[1]
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=w_TX_Byte[2] E=$abc$17694$n111 Q=uart_tx0_0_r_TX_data[2]
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=w_TX_Byte[3] E=$abc$17694$n111 Q=uart_tx0_0_r_TX_data[3]
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=w_TX_Byte[4] E=$abc$17694$n111 Q=uart_tx0_0_r_TX_data[4]
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=w_TX_Byte[5] E=$abc$17694$n111 Q=uart_tx0_0_r_TX_data[5]
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=w_TX_Byte[6] E=$abc$17694$n111 Q=uart_tx0_0_r_TX_data[6]
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=w_TX_Byte[7] E=$abc$17694$n111 Q=uart_tx0_0_r_TX_data[7]
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_TX_Active[0:0] E=$abc$17694$n548 Q=uart_tx0_0_r_TX_Active
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_TX_Done[0:0] E=$abc$17694$n985 Q=uart_tx0_0_r_TX_Done
.attr src "sdram_test.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=sdram_clk_i D=$abc$17694$n1023 Q=initialized S=initialized
.attr src "sdram_test.v:194|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=pb_i Q=pb_prev
.attr src "sdram_test.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=sdram_clk_i D=pb_i E=$abc$17694$n116 Q=pb_debounced
.attr src "sdram_test.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=sdram_clk_i D=$abc$17694$n1780 Q=debounce_cntr[0] R=$abc$17694$n112
.attr src "sdram_test.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=sdram_clk_i D=$abc$17694$n1782 E=$abc$17694$n119 Q=debounce_cntr[1] R=$abc$17694$n112
.attr src "sdram_test.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=sdram_clk_i D=$abc$17694$n1784 Q=debounce_cntr[2] R=$abc$17694$n112
.attr src "sdram_test.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$17694$n1786 Q=debounce_cntr[3] R=$abc$17694$n112
.attr src "sdram_test.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$abc$17694$n1788 Q=debounce_cntr[4] S=$abc$17694$n112
.attr src "sdram_test.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$abc$17694$n1790 Q=debounce_cntr[5] S=$abc$17694$n112
.attr src "sdram_test.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFS C=sdram_clk_i D=$abc$17694$n1892 Q=SdramCntl0_state_r[0] S=memory_test0_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFR C=sdram_clk_i D=$abc$17694$n504 Q=SdramCntl0_state_r[1] R=memory_test0_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=$abc$17694$n546 Q=SdramCntl0_state_r[2] R=memory_test0_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=$abc$17694$n467 Q=SdramCntl0_state_r[3] R=memory_test0_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=$abc$17694$n704 Q=SdramCntl0_state_r[4] R=memory_test0_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=$abc$17694$n258 Q=SdramCntl0_state_r[5] R=memory_test0_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=$abc$17694$n472 Q=SdramCntl0_state_r[6] R=memory_test0_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFS C=sdram_clk_i D=SdramCntl0_cmd_x[0] Q=SdramCntl0_sd_intf_we S=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFS C=sdram_clk_i D=SdramCntl0_cmd_x[1] Q=SdramCntl0_sd_intf_cas S=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFS C=sdram_clk_i D=SdramCntl0_cmd_x[2] Q=SdramCntl0_sd_intf_ras S=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeBank_x[0] E=$abc$17694$n122 Q=SdramCntl0_activeBank_r[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeBank_x[1] E=$abc$17694$n122 Q=SdramCntl0_activeBank_r[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sAddr_x[0] E=$abc$17694$n124 Q=SdramCntl0_sAddr_r[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sAddr_x[1] E=$abc$17694$n124 Q=SdramCntl0_sAddr_r[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sAddr_x[2] E=$abc$17694$n124 Q=SdramCntl0_sAddr_r[2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sAddr_x[3] E=$abc$17694$n124 Q=SdramCntl0_sAddr_r[3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sAddr_x[4] E=$abc$17694$n124 Q=SdramCntl0_sAddr_r[4] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sAddr_x[5] E=$abc$17694$n124 Q=SdramCntl0_sAddr_r[5] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sAddr_x[6] E=$abc$17694$n124 Q=SdramCntl0_sAddr_r[6] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sAddr_x[7] E=$abc$17694$n124 Q=SdramCntl0_sAddr_r[7] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sAddr_x[8] E=$abc$17694$n124 Q=SdramCntl0_sAddr_r[8] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sAddr_x[9] E=$abc$17694$n124 Q=SdramCntl0_sAddr_r[9] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sAddr_x[10] E=$abc$17694$n124 Q=SdramCntl0_sAddr_r[10] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sAddr_x[11] E=$abc$17694$n124 Q=SdramCntl0_sAddr_r[11] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sAddr_x[12] E=$abc$17694$n124 Q=SdramCntl0_sAddr_r[12] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sDataDir_x E=$abc$17694$n178 Q=SdramCntl0_sDataDir_r R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_rdPipeline_r[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rdPipeline_r[2] Q=SdramCntl0_rdPipeline_r[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rdPipeline_r[3] Q=SdramCntl0_rdPipeline_r[2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rdPipeline_r[4] Q=SdramCntl0_rdPipeline_r[3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rdPipeline_x[4] Q=SdramCntl0_rdPipeline_r[4] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_activeBank_x[0] Q=SdramCntl0_ba_r[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_activeBank_x[1] Q=SdramCntl0_ba_r[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[0] Q=SdramCntl0_rfshCntr_r[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[1] Q=SdramCntl0_rfshCntr_r[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[2] Q=SdramCntl0_rfshCntr_r[2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[3] Q=SdramCntl0_rfshCntr_r[3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[4] Q=SdramCntl0_rfshCntr_r[4] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[5] Q=SdramCntl0_rfshCntr_r[5] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[6] Q=SdramCntl0_rfshCntr_r[6] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[7] Q=SdramCntl0_rfshCntr_r[7] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[8] Q=SdramCntl0_rfshCntr_r[8] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[9] Q=SdramCntl0_rfshCntr_r[9] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[10] Q=SdramCntl0_rfshCntr_r[10] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[11] Q=SdramCntl0_rfshCntr_r[11] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[12] Q=SdramCntl0_rfshCntr_r[12] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[13] Q=SdramCntl0_rfshCntr_r[13] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFS C=sdram_clk_i D=SdramCntl0_refTimer_x[0] Q=SdramCntl0_refTimer_r[0] S=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFES C=sdram_clk_i D=SdramCntl0_refTimer_x[1] E=$abc$17694$n181 Q=SdramCntl0_refTimer_r[1] S=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:28"
.gate SB_DFFS C=sdram_clk_i D=SdramCntl0_refTimer_x[2] Q=SdramCntl0_refTimer_r[2] S=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_refTimer_x[3] Q=SdramCntl0_refTimer_r[3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_refTimer_x[4] Q=SdramCntl0_refTimer_r[4] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_refTimer_x[5] Q=SdramCntl0_refTimer_r[5] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_refTimer_x[6] Q=SdramCntl0_refTimer_r[6] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFS C=sdram_clk_i D=SdramCntl0_refTimer_x[7] Q=SdramCntl0_refTimer_r[7] S=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFS C=sdram_clk_i D=SdramCntl0_refTimer_x[8] Q=SdramCntl0_refTimer_r[8] S=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[0] Q=SdramCntl0_sData_r[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[1] Q=SdramCntl0_sData_r[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[2] Q=SdramCntl0_sData_r[2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[3] Q=SdramCntl0_sData_r[3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[4] Q=SdramCntl0_sData_r[4] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[5] Q=SdramCntl0_sData_r[5] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[6] Q=SdramCntl0_sData_r[6] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[7] Q=SdramCntl0_sData_r[7] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[8] Q=SdramCntl0_sData_r[8] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[9] Q=SdramCntl0_sData_r[9] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[10] Q=SdramCntl0_sData_r[10] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[11] Q=SdramCntl0_sData_r[11] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[12] Q=SdramCntl0_sData_r[12] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[13] Q=SdramCntl0_sData_r[13] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[14] Q=SdramCntl0_sData_r[14] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[15] Q=SdramCntl0_sData_r[15] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_wrPipeline_x Q=SdramCntl0_wrPipeline_r[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[0] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[1] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[2] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[3] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[4] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[4] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[5] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[5] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[6] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[6] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[7] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[7] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[8] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[8] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[9] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[9] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[10] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[10] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[11] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[11] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[12] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[12] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[13] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[13] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[14] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[14] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[15] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[15] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_wrTimer_x[0] Q=SdramCntl0_wrTimer_r[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_wrTimer_x[1] Q=SdramCntl0_wrTimer_r[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_timer_x[0] E=$abc$17694$n185 Q=SdramCntl0_timer_r[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_timer_x[1] E=$abc$17694$n186 Q=SdramCntl0_timer_r[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_timer_x[2] E=$abc$17694$n185 Q=SdramCntl0_timer_r[2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_timer_x[3] E=$abc$17694$n185 Q=SdramCntl0_timer_r[3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_timer_x[4] E=$abc$17694$n185 Q=SdramCntl0_timer_r[4] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_timer_x[5] E=$abc$17694$n185 Q=SdramCntl0_timer_r[5] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_timer_x[6] E=$abc$17694$n185 Q=SdramCntl0_timer_r[6] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_timer_x[7] E=$abc$17694$n185 Q=SdramCntl0_timer_r[7] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_timer_x[8] E=$abc$17694$n185 Q=SdramCntl0_timer_r[8] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_timer_x[9] E=$abc$17694$n185 Q=SdramCntl0_timer_r[9] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rasTimer_x[0] Q=SdramCntl0_rasTimer_r[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rasTimer_x[1] Q=SdramCntl0_rasTimer_r[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][0] E=$abc$17694$n188 Q=SdramCntl0_activeRow_r[0][0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][1] E=$abc$17694$n188 Q=SdramCntl0_activeRow_r[0][1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][2] E=$abc$17694$n188 Q=SdramCntl0_activeRow_r[0][2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][3] E=$abc$17694$n188 Q=SdramCntl0_activeRow_r[0][3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][4] E=$abc$17694$n188 Q=SdramCntl0_activeRow_r[0][4] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][5] E=$abc$17694$n188 Q=SdramCntl0_activeRow_r[0][5] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][6] E=$abc$17694$n188 Q=SdramCntl0_activeRow_r[0][6] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][7] E=$abc$17694$n188 Q=SdramCntl0_activeRow_r[0][7] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][8] E=$abc$17694$n188 Q=SdramCntl0_activeRow_r[0][8] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][9] E=$abc$17694$n188 Q=SdramCntl0_activeRow_r[0][9] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][10] E=$abc$17694$n188 Q=SdramCntl0_activeRow_r[0][10] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][11] E=$abc$17694$n188 Q=SdramCntl0_activeRow_r[0][11] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][12] E=$abc$17694$n188 Q=SdramCntl0_activeRow_r[0][12] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][0] E=$abc$17694$n196 Q=SdramCntl0_activeRow_r[1][0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][1] E=$abc$17694$n196 Q=SdramCntl0_activeRow_r[1][1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][2] E=$abc$17694$n196 Q=SdramCntl0_activeRow_r[1][2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][3] E=$abc$17694$n196 Q=SdramCntl0_activeRow_r[1][3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][4] E=$abc$17694$n196 Q=SdramCntl0_activeRow_r[1][4] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][5] E=$abc$17694$n196 Q=SdramCntl0_activeRow_r[1][5] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][6] E=$abc$17694$n196 Q=SdramCntl0_activeRow_r[1][6] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][7] E=$abc$17694$n196 Q=SdramCntl0_activeRow_r[1][7] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][8] E=$abc$17694$n196 Q=SdramCntl0_activeRow_r[1][8] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][9] E=$abc$17694$n196 Q=SdramCntl0_activeRow_r[1][9] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][10] E=$abc$17694$n196 Q=SdramCntl0_activeRow_r[1][10] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][11] E=$abc$17694$n196 Q=SdramCntl0_activeRow_r[1][11] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][12] E=$abc$17694$n196 Q=SdramCntl0_activeRow_r[1][12] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][0] E=$abc$17694$n199 Q=SdramCntl0_activeRow_r[2][0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][1] E=$abc$17694$n199 Q=SdramCntl0_activeRow_r[2][1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][2] E=$abc$17694$n199 Q=SdramCntl0_activeRow_r[2][2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][3] E=$abc$17694$n199 Q=SdramCntl0_activeRow_r[2][3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][4] E=$abc$17694$n199 Q=SdramCntl0_activeRow_r[2][4] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][5] E=$abc$17694$n199 Q=SdramCntl0_activeRow_r[2][5] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][6] E=$abc$17694$n199 Q=SdramCntl0_activeRow_r[2][6] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][7] E=$abc$17694$n199 Q=SdramCntl0_activeRow_r[2][7] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][8] E=$abc$17694$n199 Q=SdramCntl0_activeRow_r[2][8] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][9] E=$abc$17694$n199 Q=SdramCntl0_activeRow_r[2][9] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][10] E=$abc$17694$n199 Q=SdramCntl0_activeRow_r[2][10] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][11] E=$abc$17694$n199 Q=SdramCntl0_activeRow_r[2][11] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][12] E=$abc$17694$n199 Q=SdramCntl0_activeRow_r[2][12] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][0] E=$abc$17694$n205 Q=SdramCntl0_activeRow_r[3][0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][1] E=$abc$17694$n205 Q=SdramCntl0_activeRow_r[3][1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][2] E=$abc$17694$n205 Q=SdramCntl0_activeRow_r[3][2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][3] E=$abc$17694$n205 Q=SdramCntl0_activeRow_r[3][3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][4] E=$abc$17694$n205 Q=SdramCntl0_activeRow_r[3][4] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][5] E=$abc$17694$n205 Q=SdramCntl0_activeRow_r[3][5] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][6] E=$abc$17694$n205 Q=SdramCntl0_activeRow_r[3][6] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][7] E=$abc$17694$n205 Q=SdramCntl0_activeRow_r[3][7] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][8] E=$abc$17694$n205 Q=SdramCntl0_activeRow_r[3][8] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][9] E=$abc$17694$n205 Q=SdramCntl0_activeRow_r[3][9] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][10] E=$abc$17694$n205 Q=SdramCntl0_activeRow_r[3][10] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][11] E=$abc$17694$n205 Q=SdramCntl0_activeRow_r[3][11] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][12] E=$abc$17694$n205 Q=SdramCntl0_activeRow_r[3][12] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeFlag_x[0] E=$abc$17694$n208 Q=SdramCntl0_activeFlag_r[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeFlag_x[1] E=$abc$17694$n208 Q=SdramCntl0_activeFlag_r[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeFlag_x[2] E=$abc$17694$n208 Q=SdramCntl0_activeFlag_r[2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeFlag_x[3] E=$abc$17694$n208 Q=SdramCntl0_activeFlag_r[3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:426|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.names SdramCntl0_activeRow_x[0][0] SdramCntl0_activeRow_x[1][0]
1 1
.names SdramCntl0_activeRow_x[0][1] SdramCntl0_activeRow_x[1][1]
1 1
.names SdramCntl0_activeRow_x[0][2] SdramCntl0_activeRow_x[1][2]
1 1
.names SdramCntl0_activeRow_x[0][3] SdramCntl0_activeRow_x[1][3]
1 1
.names SdramCntl0_activeRow_x[0][4] SdramCntl0_activeRow_x[1][4]
1 1
.names SdramCntl0_activeRow_x[0][5] SdramCntl0_activeRow_x[1][5]
1 1
.names SdramCntl0_activeRow_x[0][6] SdramCntl0_activeRow_x[1][6]
1 1
.names SdramCntl0_activeRow_x[0][7] SdramCntl0_activeRow_x[1][7]
1 1
.names SdramCntl0_activeRow_x[0][8] SdramCntl0_activeRow_x[1][8]
1 1
.names SdramCntl0_activeRow_x[0][9] SdramCntl0_activeRow_x[1][9]
1 1
.names SdramCntl0_activeRow_x[0][10] SdramCntl0_activeRow_x[1][10]
1 1
.names SdramCntl0_activeRow_x[0][11] SdramCntl0_activeRow_x[1][11]
1 1
.names SdramCntl0_activeRow_x[0][12] SdramCntl0_activeRow_x[1][12]
1 1
.names SdramCntl0_activeRow_x[0][0] SdramCntl0_activeRow_x[2][0]
1 1
.names SdramCntl0_activeRow_x[0][1] SdramCntl0_activeRow_x[2][1]
1 1
.names SdramCntl0_activeRow_x[0][2] SdramCntl0_activeRow_x[2][2]
1 1
.names SdramCntl0_activeRow_x[0][3] SdramCntl0_activeRow_x[2][3]
1 1
.names SdramCntl0_activeRow_x[0][4] SdramCntl0_activeRow_x[2][4]
1 1
.names SdramCntl0_activeRow_x[0][5] SdramCntl0_activeRow_x[2][5]
1 1
.names SdramCntl0_activeRow_x[0][6] SdramCntl0_activeRow_x[2][6]
1 1
.names SdramCntl0_activeRow_x[0][7] SdramCntl0_activeRow_x[2][7]
1 1
.names SdramCntl0_activeRow_x[0][8] SdramCntl0_activeRow_x[2][8]
1 1
.names SdramCntl0_activeRow_x[0][9] SdramCntl0_activeRow_x[2][9]
1 1
.names SdramCntl0_activeRow_x[0][10] SdramCntl0_activeRow_x[2][10]
1 1
.names SdramCntl0_activeRow_x[0][11] SdramCntl0_activeRow_x[2][11]
1 1
.names SdramCntl0_activeRow_x[0][12] SdramCntl0_activeRow_x[2][12]
1 1
.names SdramCntl0_activeRow_x[0][0] SdramCntl0_activeRow_x[3][0]
1 1
.names SdramCntl0_activeRow_x[0][1] SdramCntl0_activeRow_x[3][1]
1 1
.names SdramCntl0_activeRow_x[0][2] SdramCntl0_activeRow_x[3][2]
1 1
.names SdramCntl0_activeRow_x[0][3] SdramCntl0_activeRow_x[3][3]
1 1
.names SdramCntl0_activeRow_x[0][4] SdramCntl0_activeRow_x[3][4]
1 1
.names SdramCntl0_activeRow_x[0][5] SdramCntl0_activeRow_x[3][5]
1 1
.names SdramCntl0_activeRow_x[0][6] SdramCntl0_activeRow_x[3][6]
1 1
.names SdramCntl0_activeRow_x[0][7] SdramCntl0_activeRow_x[3][7]
1 1
.names SdramCntl0_activeRow_x[0][8] SdramCntl0_activeRow_x[3][8]
1 1
.names SdramCntl0_activeRow_x[0][9] SdramCntl0_activeRow_x[3][9]
1 1
.names SdramCntl0_activeRow_x[0][10] SdramCntl0_activeRow_x[3][10]
1 1
.names SdramCntl0_activeRow_x[0][11] SdramCntl0_activeRow_x[3][11]
1 1
.names SdramCntl0_activeRow_x[0][12] SdramCntl0_activeRow_x[3][12]
1 1
.names SdramCntl0_activeBank_x[0] SdramCntl0_ba_x[0]
1 1
.names SdramCntl0_activeBank_x[1] SdramCntl0_ba_x[1]
1 1
.names SdramCntl0_activeBank_x[0] SdramCntl0_bank_s[0]
1 1
.names SdramCntl0_activeBank_x[1] SdramCntl0_bank_s[1]
1 1
.names SdramCntl0_sd_intf_we SdramCntl0_cmd_r[0]
1 1
.names SdramCntl0_sd_intf_cas SdramCntl0_cmd_r[1]
1 1
.names SdramCntl0_sd_intf_ras SdramCntl0_cmd_r[2]
1 1
.names memory_test0_address[0] SdramCntl0_col_s[0]
1 1
.names memory_test0_address[1] SdramCntl0_col_s[1]
1 1
.names memory_test0_address[2] SdramCntl0_col_s[2]
1 1
.names memory_test0_address[3] SdramCntl0_col_s[3]
1 1
.names memory_test0_address[4] SdramCntl0_col_s[4]
1 1
.names memory_test0_address[5] SdramCntl0_col_s[5]
1 1
.names memory_test0_address[6] SdramCntl0_col_s[6]
1 1
.names memory_test0_address[7] SdramCntl0_col_s[7]
1 1
.names memory_test0_address[8] SdramCntl0_col_s[8]
1 1
.names memory_test0_address[0] SdramCntl0_host_intf_addr_i[0]
1 1
.names memory_test0_address[1] SdramCntl0_host_intf_addr_i[1]
1 1
.names memory_test0_address[2] SdramCntl0_host_intf_addr_i[2]
1 1
.names memory_test0_address[3] SdramCntl0_host_intf_addr_i[3]
1 1
.names memory_test0_address[4] SdramCntl0_host_intf_addr_i[4]
1 1
.names memory_test0_address[5] SdramCntl0_host_intf_addr_i[5]
1 1
.names memory_test0_address[6] SdramCntl0_host_intf_addr_i[6]
1 1
.names memory_test0_address[7] SdramCntl0_host_intf_addr_i[7]
1 1
.names memory_test0_address[8] SdramCntl0_host_intf_addr_i[8]
1 1
.names SdramCntl0_activeRow_x[0][0] SdramCntl0_host_intf_addr_i[9]
1 1
.names SdramCntl0_activeRow_x[0][1] SdramCntl0_host_intf_addr_i[10]
1 1
.names SdramCntl0_activeRow_x[0][2] SdramCntl0_host_intf_addr_i[11]
1 1
.names SdramCntl0_activeRow_x[0][3] SdramCntl0_host_intf_addr_i[12]
1 1
.names SdramCntl0_activeRow_x[0][4] SdramCntl0_host_intf_addr_i[13]
1 1
.names SdramCntl0_activeRow_x[0][5] SdramCntl0_host_intf_addr_i[14]
1 1
.names SdramCntl0_activeRow_x[0][6] SdramCntl0_host_intf_addr_i[15]
1 1
.names SdramCntl0_activeRow_x[0][7] SdramCntl0_host_intf_addr_i[16]
1 1
.names SdramCntl0_activeRow_x[0][8] SdramCntl0_host_intf_addr_i[17]
1 1
.names SdramCntl0_activeRow_x[0][9] SdramCntl0_host_intf_addr_i[18]
1 1
.names SdramCntl0_activeRow_x[0][10] SdramCntl0_host_intf_addr_i[19]
1 1
.names SdramCntl0_activeRow_x[0][11] SdramCntl0_host_intf_addr_i[20]
1 1
.names SdramCntl0_activeRow_x[0][12] SdramCntl0_host_intf_addr_i[21]
1 1
.names SdramCntl0_activeBank_x[0] SdramCntl0_host_intf_addr_i[22]
1 1
.names SdramCntl0_activeBank_x[1] SdramCntl0_host_intf_addr_i[23]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[0] SdramCntl0_host_intf_data_i[0]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[1] SdramCntl0_host_intf_data_i[1]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[2] SdramCntl0_host_intf_data_i[2]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[3] SdramCntl0_host_intf_data_i[3]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[4] SdramCntl0_host_intf_data_i[4]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[5] SdramCntl0_host_intf_data_i[5]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[6] SdramCntl0_host_intf_data_i[6]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[7] SdramCntl0_host_intf_data_i[7]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[8] SdramCntl0_host_intf_data_i[8]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[9] SdramCntl0_host_intf_data_i[9]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[10] SdramCntl0_host_intf_data_i[10]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[11] SdramCntl0_host_intf_data_i[11]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[12] SdramCntl0_host_intf_data_i[12]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[13] SdramCntl0_host_intf_data_i[13]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[14] SdramCntl0_host_intf_data_i[14]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[15] SdramCntl0_host_intf_data_i[15]
1 1
.names SdramCntl0_sdramData_r[0] SdramCntl0_host_intf_data_o[0]
1 1
.names SdramCntl0_sdramData_r[1] SdramCntl0_host_intf_data_o[1]
1 1
.names SdramCntl0_sdramData_r[2] SdramCntl0_host_intf_data_o[2]
1 1
.names SdramCntl0_sdramData_r[3] SdramCntl0_host_intf_data_o[3]
1 1
.names SdramCntl0_sdramData_r[4] SdramCntl0_host_intf_data_o[4]
1 1
.names SdramCntl0_sdramData_r[5] SdramCntl0_host_intf_data_o[5]
1 1
.names SdramCntl0_sdramData_r[6] SdramCntl0_host_intf_data_o[6]
1 1
.names SdramCntl0_sdramData_r[7] SdramCntl0_host_intf_data_o[7]
1 1
.names SdramCntl0_sdramData_r[8] SdramCntl0_host_intf_data_o[8]
1 1
.names SdramCntl0_sdramData_r[9] SdramCntl0_host_intf_data_o[9]
1 1
.names SdramCntl0_sdramData_r[10] SdramCntl0_host_intf_data_o[10]
1 1
.names SdramCntl0_sdramData_r[11] SdramCntl0_host_intf_data_o[11]
1 1
.names SdramCntl0_sdramData_r[12] SdramCntl0_host_intf_data_o[12]
1 1
.names SdramCntl0_sdramData_r[13] SdramCntl0_host_intf_data_o[13]
1 1
.names SdramCntl0_sdramData_r[14] SdramCntl0_host_intf_data_o[14]
1 1
.names SdramCntl0_sdramData_r[15] SdramCntl0_host_intf_data_o[15]
1 1
.names SdramCntl0_rdPipeline_r[1] SdramCntl0_rdPipeline_x[0]
1 1
.names SdramCntl0_rdPipeline_r[2] SdramCntl0_rdPipeline_x[1]
1 1
.names SdramCntl0_rdPipeline_r[3] SdramCntl0_rdPipeline_x[2]
1 1
.names SdramCntl0_rdPipeline_r[4] SdramCntl0_rdPipeline_x[3]
1 1
.names SdramCntl0_activeRow_x[0][0] SdramCntl0_row_s[0]
1 1
.names SdramCntl0_activeRow_x[0][1] SdramCntl0_row_s[1]
1 1
.names SdramCntl0_activeRow_x[0][2] SdramCntl0_row_s[2]
1 1
.names SdramCntl0_activeRow_x[0][3] SdramCntl0_row_s[3]
1 1
.names SdramCntl0_activeRow_x[0][4] SdramCntl0_row_s[4]
1 1
.names SdramCntl0_activeRow_x[0][5] SdramCntl0_row_s[5]
1 1
.names SdramCntl0_activeRow_x[0][6] SdramCntl0_row_s[6]
1 1
.names SdramCntl0_activeRow_x[0][7] SdramCntl0_row_s[7]
1 1
.names SdramCntl0_activeRow_x[0][8] SdramCntl0_row_s[8]
1 1
.names SdramCntl0_activeRow_x[0][9] SdramCntl0_row_s[9]
1 1
.names SdramCntl0_activeRow_x[0][10] SdramCntl0_row_s[10]
1 1
.names SdramCntl0_activeRow_x[0][11] SdramCntl0_row_s[11]
1 1
.names SdramCntl0_activeRow_x[0][12] SdramCntl0_row_s[12]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[0] SdramCntl0_sData_x[0]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[1] SdramCntl0_sData_x[1]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[2] SdramCntl0_sData_x[2]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[3] SdramCntl0_sData_x[3]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[4] SdramCntl0_sData_x[4]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[5] SdramCntl0_sData_x[5]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[6] SdramCntl0_sData_x[6]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[7] SdramCntl0_sData_x[7]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[8] SdramCntl0_sData_x[8]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[9] SdramCntl0_sData_x[9]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[10] SdramCntl0_sData_x[10]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[11] SdramCntl0_sData_x[11]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[12] SdramCntl0_sData_x[12]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[13] SdramCntl0_sData_x[13]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[14] SdramCntl0_sData_x[14]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[15] SdramCntl0_sData_x[15]
1 1
.names SdramCntl0_sd_intf_dq[0] SdramCntl0_sDriver[0]
1 1
.names SdramCntl0_sd_intf_dq[1] SdramCntl0_sDriver[1]
1 1
.names SdramCntl0_sd_intf_dq[2] SdramCntl0_sDriver[2]
1 1
.names SdramCntl0_sd_intf_dq[3] SdramCntl0_sDriver[3]
1 1
.names SdramCntl0_sd_intf_dq[4] SdramCntl0_sDriver[4]
1 1
.names SdramCntl0_sd_intf_dq[5] SdramCntl0_sDriver[5]
1 1
.names SdramCntl0_sd_intf_dq[6] SdramCntl0_sDriver[6]
1 1
.names SdramCntl0_sd_intf_dq[7] SdramCntl0_sDriver[7]
1 1
.names SdramCntl0_sd_intf_dq[8] SdramCntl0_sDriver[8]
1 1
.names SdramCntl0_sd_intf_dq[9] SdramCntl0_sDriver[9]
1 1
.names SdramCntl0_sd_intf_dq[10] SdramCntl0_sDriver[10]
1 1
.names SdramCntl0_sd_intf_dq[11] SdramCntl0_sDriver[11]
1 1
.names SdramCntl0_sd_intf_dq[12] SdramCntl0_sDriver[12]
1 1
.names SdramCntl0_sd_intf_dq[13] SdramCntl0_sDriver[13]
1 1
.names SdramCntl0_sd_intf_dq[14] SdramCntl0_sDriver[14]
1 1
.names SdramCntl0_sd_intf_dq[15] SdramCntl0_sDriver[15]
1 1
.names SdramCntl0_sAddr_r[0] SdramCntl0_sd_intf_addr[0]
1 1
.names SdramCntl0_sAddr_r[1] SdramCntl0_sd_intf_addr[1]
1 1
.names SdramCntl0_sAddr_r[2] SdramCntl0_sd_intf_addr[2]
1 1
.names SdramCntl0_sAddr_r[3] SdramCntl0_sd_intf_addr[3]
1 1
.names SdramCntl0_sAddr_r[4] SdramCntl0_sd_intf_addr[4]
1 1
.names SdramCntl0_sAddr_r[5] SdramCntl0_sd_intf_addr[5]
1 1
.names SdramCntl0_sAddr_r[6] SdramCntl0_sd_intf_addr[6]
1 1
.names SdramCntl0_sAddr_r[7] SdramCntl0_sd_intf_addr[7]
1 1
.names SdramCntl0_sAddr_r[8] SdramCntl0_sd_intf_addr[8]
1 1
.names SdramCntl0_sAddr_r[9] SdramCntl0_sd_intf_addr[9]
1 1
.names SdramCntl0_sAddr_r[10] SdramCntl0_sd_intf_addr[10]
1 1
.names SdramCntl0_sAddr_r[11] SdramCntl0_sd_intf_addr[11]
1 1
.names SdramCntl0_sAddr_r[12] SdramCntl0_sd_intf_addr[12]
1 1
.names SdramCntl0_activeBank_x[0] SdramCntl0_sd_intf_bs[0]
1 1
.names SdramCntl0_activeBank_x[1] SdramCntl0_sd_intf_bs[1]
1 1
.names $true SdramCntl0_sd_intf_cke
1 1
.names $false SdramCntl0_sd_intf_cs
1 1
.names $false SdramCntl0_sd_intf_dqmh
1 1
.names $false SdramCntl0_sd_intf_dqml
1 1
.names SdramCntl0_sd_intf_dq[0] SdramCntl0_sdramData_x[0]
1 1
.names SdramCntl0_sd_intf_dq[1] SdramCntl0_sdramData_x[1]
1 1
.names SdramCntl0_sd_intf_dq[2] SdramCntl0_sdramData_x[2]
1 1
.names SdramCntl0_sd_intf_dq[3] SdramCntl0_sdramData_x[3]
1 1
.names SdramCntl0_sd_intf_dq[4] SdramCntl0_sdramData_x[4]
1 1
.names SdramCntl0_sd_intf_dq[5] SdramCntl0_sdramData_x[5]
1 1
.names SdramCntl0_sd_intf_dq[6] SdramCntl0_sdramData_x[6]
1 1
.names SdramCntl0_sd_intf_dq[7] SdramCntl0_sdramData_x[7]
1 1
.names SdramCntl0_sd_intf_dq[8] SdramCntl0_sdramData_x[8]
1 1
.names SdramCntl0_sd_intf_dq[9] SdramCntl0_sdramData_x[9]
1 1
.names SdramCntl0_sd_intf_dq[10] SdramCntl0_sdramData_x[10]
1 1
.names SdramCntl0_sd_intf_dq[11] SdramCntl0_sdramData_x[11]
1 1
.names SdramCntl0_sd_intf_dq[12] SdramCntl0_sdramData_x[12]
1 1
.names SdramCntl0_sd_intf_dq[13] SdramCntl0_sdramData_x[13]
1 1
.names SdramCntl0_sd_intf_dq[14] SdramCntl0_sdramData_x[14]
1 1
.names SdramCntl0_sd_intf_dq[15] SdramCntl0_sdramData_x[15]
1 1
.names $false SdramCntl0_wrPipeline_r[1]
1 1
.names $false SdramCntl0_wrPipeline_r[2]
1 1
.names $false SdramCntl0_wrPipeline_r[3]
1 1
.names $false SdramCntl0_wrPipeline_r[4]
1 1
.names sdram_clk_i clk
1 1
.names SdramCntl0_activeRow_x[0][0] memory_test0_address[9]
1 1
.names SdramCntl0_activeRow_x[0][1] memory_test0_address[10]
1 1
.names SdramCntl0_activeRow_x[0][2] memory_test0_address[11]
1 1
.names SdramCntl0_activeRow_x[0][3] memory_test0_address[12]
1 1
.names SdramCntl0_activeRow_x[0][4] memory_test0_address[13]
1 1
.names SdramCntl0_activeRow_x[0][5] memory_test0_address[14]
1 1
.names SdramCntl0_activeRow_x[0][6] memory_test0_address[15]
1 1
.names SdramCntl0_activeRow_x[0][7] memory_test0_address[16]
1 1
.names SdramCntl0_activeRow_x[0][8] memory_test0_address[17]
1 1
.names SdramCntl0_activeRow_x[0][9] memory_test0_address[18]
1 1
.names SdramCntl0_activeRow_x[0][10] memory_test0_address[19]
1 1
.names SdramCntl0_activeRow_x[0][11] memory_test0_address[20]
1 1
.names SdramCntl0_activeRow_x[0][12] memory_test0_address[21]
1 1
.names SdramCntl0_activeBank_x[0] memory_test0_address[22]
1 1
.names SdramCntl0_activeBank_x[1] memory_test0_address[23]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[0] memory_test0_rand_val[0]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[1] memory_test0_rand_val[1]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[2] memory_test0_rand_val[2]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[3] memory_test0_rand_val[3]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[4] memory_test0_rand_val[4]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[5] memory_test0_rand_val[5]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[6] memory_test0_rand_val[6]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[7] memory_test0_rand_val[7]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[8] memory_test0_rand_val[8]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[9] memory_test0_rand_val[9]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[10] memory_test0_rand_val[10]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[11] memory_test0_rand_val[11]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[12] memory_test0_rand_val[12]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[13] memory_test0_rand_val[13]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[14] memory_test0_rand_val[14]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[15] memory_test0_rand_val[15]
1 1
.names $undef memory_test0_test_state[2]
1 1
.names memory_test0_host_intf_rst_i reset
1 1
.names clk50MHz sdram_clk_o
1 1
.end
