

================================================================
== Vitis HLS Report for 'feedforward_stream'
================================================================
* Date:           Sat Jun 14 22:36:12 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1324|     1324|  13.240 us|  13.240 us|  1325|  1325|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                          |                                              |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                         Instance                         |                    Module                    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_feedforward_stream_Pipeline_VITIS_LOOP_91_1_fu_4012   |feedforward_stream_Pipeline_VITIS_LOOP_91_1   |      786|      786|  7.860 us|  7.860 us|  785|  785|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_stream_Pipeline_VITIS_LOOP_49_1_fu_4814   |feedforward_stream_Pipeline_VITIS_LOOP_49_1   |      132|      132|  1.320 us|  1.320 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_stream_Pipeline_VITIS_LOOP_102_2_fu_5604  |feedforward_stream_Pipeline_VITIS_LOOP_102_2  |       67|       67|  0.670 us|  0.670 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_stream_Pipeline_VITIS_LOOP_109_3_fu_5610  |feedforward_stream_Pipeline_VITIS_LOOP_109_3  |      130|      130|  1.300 us|  1.300 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_stream_Pipeline_VITIS_LOOP_49_11_fu_5744  |feedforward_stream_Pipeline_VITIS_LOOP_49_11  |       67|       67|  0.670 us|  0.670 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_stream_Pipeline_VITIS_LOOP_120_4_fu_5880  |feedforward_stream_Pipeline_VITIS_LOOP_120_4  |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_stream_Pipeline_VITIS_LOOP_127_5_fu_5888  |feedforward_stream_Pipeline_VITIS_LOOP_127_5  |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_stream_Pipeline_VITIS_LOOP_49_12_fu_5960  |feedforward_stream_Pipeline_VITIS_LOOP_49_12  |       13|       13|  0.130 us|  0.130 us|   11|   11|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_stream_Pipeline_VITIS_LOOP_137_6_fu_6029  |feedforward_stream_Pipeline_VITIS_LOOP_137_6  |       12|       12|  0.120 us|  0.120 us|   11|   11|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_stream_Pipeline_VITIS_LOOP_146_7_fu_6034  |feedforward_stream_Pipeline_VITIS_LOOP_146_7  |       12|       12|  0.120 us|  0.120 us|   11|   11|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|    2198|  45735|    -|
|Memory           |        4|    -|     320|     37|    0|
|Multiplexer      |        -|    -|       0|    724|    -|
|Register         |        -|    -|      88|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|    2606|  46498|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|       2|     87|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+----------------------------------------------+---------+----+-----+-------+-----+
    |                         Instance                         |                    Module                    | BRAM_18K| DSP|  FF |  LUT  | URAM|
    +----------------------------------------------------------+----------------------------------------------+---------+----+-----+-------+-----+
    |control_s_axi_U                                           |control_s_axi                                 |        0|   0|   36|     40|    0|
    |grp_feedforward_stream_Pipeline_VITIS_LOOP_102_2_fu_5604  |feedforward_stream_Pipeline_VITIS_LOOP_102_2  |        0|   0|  101|    131|    0|
    |grp_feedforward_stream_Pipeline_VITIS_LOOP_109_3_fu_5610  |feedforward_stream_Pipeline_VITIS_LOOP_109_3  |        0|   0|  147|    138|    0|
    |grp_feedforward_stream_Pipeline_VITIS_LOOP_120_4_fu_5880  |feedforward_stream_Pipeline_VITIS_LOOP_120_4  |        0|   0|   26|    208|    0|
    |grp_feedforward_stream_Pipeline_VITIS_LOOP_127_5_fu_5888  |feedforward_stream_Pipeline_VITIS_LOOP_127_5  |        0|   0|   82|    126|    0|
    |grp_feedforward_stream_Pipeline_VITIS_LOOP_137_6_fu_6029  |feedforward_stream_Pipeline_VITIS_LOOP_137_6  |        0|   0|   11|    103|    0|
    |grp_feedforward_stream_Pipeline_VITIS_LOOP_146_7_fu_6034  |feedforward_stream_Pipeline_VITIS_LOOP_146_7  |        0|   0|    8|     88|    0|
    |grp_feedforward_stream_Pipeline_VITIS_LOOP_49_1_fu_4814   |feedforward_stream_Pipeline_VITIS_LOOP_49_1   |        0|   0|  774|  35032|    0|
    |grp_feedforward_stream_Pipeline_VITIS_LOOP_49_11_fu_5744  |feedforward_stream_Pipeline_VITIS_LOOP_49_11  |        0|   0|  134|   6462|    0|
    |grp_feedforward_stream_Pipeline_VITIS_LOOP_49_12_fu_5960  |feedforward_stream_Pipeline_VITIS_LOOP_49_12  |        0|   0|   72|   3254|    0|
    |grp_feedforward_stream_Pipeline_VITIS_LOOP_91_1_fu_4012   |feedforward_stream_Pipeline_VITIS_LOOP_91_1   |        0|   0|  807|    153|    0|
    +----------------------------------------------------------+----------------------------------------------+---------+----+-----+-------+-----+
    |Total                                                     |                                              |        0|   0| 2198|  45735|    0|
    +----------------------------------------------------------+----------------------------------------------+---------+----+-----+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory         |              Module              | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |layer1_activations_U    |layer1_activations_RAM_AUTO_1R1W  |        2|   0|   0|    0|    64|   32|     1|         2048|
    |layer1_activations_1_U  |layer1_activations_RAM_AUTO_1R1W  |        2|   0|   0|    0|    64|   32|     1|         2048|
    |layer2_activations_U    |layer2_activations_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |layer2_activations_1_U  |layer2_activations_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |layer2_activations_2_U  |layer2_activations_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |layer2_activations_3_U  |layer2_activations_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |layer3_activations_U    |layer3_activations_RAM_AUTO_1R1W  |        0|  64|   5|    0|    10|   32|     1|          320|
    +------------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                   |                                  |        4| 320|  37|    0|   202|  224|     7|         6464|
    +------------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                 Variable Name                                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_feedforward_stream_Pipeline_VITIS_LOOP_146_7_fu_6034_output_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    +-------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                          |          |   0|  0|   2|           1|           1|
    +-------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  113|         23|    1|         23|
    |input_stream_TREADY_int_regslice  |    9|          2|    1|          2|
    |layer1_activations_1_address0     |   20|          4|    6|         24|
    |layer1_activations_1_ce0          |   20|          4|    1|          4|
    |layer1_activations_1_ce1          |    9|          2|    1|          2|
    |layer1_activations_1_d0           |   14|          3|   32|         96|
    |layer1_activations_1_we0          |   14|          3|    1|          3|
    |layer1_activations_address0       |   20|          4|    6|         24|
    |layer1_activations_ce0            |   20|          4|    1|          4|
    |layer1_activations_ce1            |    9|          2|    1|          2|
    |layer1_activations_d0             |   14|          3|   32|         96|
    |layer1_activations_we0            |   14|          3|    1|          3|
    |layer2_activations_1_address0     |   20|          4|    4|         16|
    |layer2_activations_1_ce0          |   20|          4|    1|          4|
    |layer2_activations_1_ce1          |    9|          2|    1|          2|
    |layer2_activations_1_d0           |   14|          3|   32|         96|
    |layer2_activations_1_we0          |   14|          3|    1|          3|
    |layer2_activations_2_address0     |   20|          4|    4|         16|
    |layer2_activations_2_ce0          |   20|          4|    1|          4|
    |layer2_activations_2_ce1          |    9|          2|    1|          2|
    |layer2_activations_2_d0           |   14|          3|   32|         96|
    |layer2_activations_2_we0          |   14|          3|    1|          3|
    |layer2_activations_3_address0     |   20|          4|    4|         16|
    |layer2_activations_3_ce0          |   20|          4|    1|          4|
    |layer2_activations_3_ce1          |    9|          2|    1|          2|
    |layer2_activations_3_d0           |   14|          3|   32|         96|
    |layer2_activations_3_we0          |   14|          3|    1|          3|
    |layer2_activations_address0       |   20|          4|    4|         16|
    |layer2_activations_ce0            |   20|          4|    1|          4|
    |layer2_activations_ce1            |    9|          2|    1|          2|
    |layer2_activations_d0             |   14|          3|   32|         96|
    |layer2_activations_we0            |   14|          3|    1|          3|
    |layer3_activations_address0       |   20|          4|    4|         16|
    |layer3_activations_ce0            |   20|          4|    1|          4|
    |layer3_activations_ce1            |    9|          2|    1|          2|
    |layer3_activations_d0             |   14|          3|   32|         96|
    |layer3_activations_we0            |   14|          3|    1|          3|
    |output_stream_TDATA_int_regslice  |    9|          2|   32|         64|
    |output_stream_TDEST_int_regslice  |    9|          2|    8|         16|
    |output_stream_TID_int_regslice    |    9|          2|    5|         10|
    |output_stream_TKEEP_int_regslice  |    9|          2|    4|          8|
    |output_stream_TLAST_int_regslice  |    9|          2|    1|          2|
    |output_stream_TSTRB_int_regslice  |    9|          2|    4|          8|
    |output_stream_TUSER_int_regslice  |    9|          2|    2|          4|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  724|        151|  335|       1000|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                              |  22|   0|   22|          0|
    |grp_feedforward_stream_Pipeline_VITIS_LOOP_102_2_fu_5604_ap_start_reg  |   1|   0|    1|          0|
    |grp_feedforward_stream_Pipeline_VITIS_LOOP_109_3_fu_5610_ap_start_reg  |   1|   0|    1|          0|
    |grp_feedforward_stream_Pipeline_VITIS_LOOP_120_4_fu_5880_ap_start_reg  |   1|   0|    1|          0|
    |grp_feedforward_stream_Pipeline_VITIS_LOOP_127_5_fu_5888_ap_start_reg  |   1|   0|    1|          0|
    |grp_feedforward_stream_Pipeline_VITIS_LOOP_137_6_fu_6029_ap_start_reg  |   1|   0|    1|          0|
    |grp_feedforward_stream_Pipeline_VITIS_LOOP_146_7_fu_6034_ap_start_reg  |   1|   0|    1|          0|
    |grp_feedforward_stream_Pipeline_VITIS_LOOP_49_11_fu_5744_ap_start_reg  |   1|   0|    1|          0|
    |grp_feedforward_stream_Pipeline_VITIS_LOOP_49_12_fu_5960_ap_start_reg  |   1|   0|    1|          0|
    |grp_feedforward_stream_Pipeline_VITIS_LOOP_49_1_fu_4814_ap_start_reg   |   1|   0|    1|          0|
    |grp_feedforward_stream_Pipeline_VITIS_LOOP_91_1_fu_4012_ap_start_reg   |   1|   0|    1|          0|
    |output_stream_TDATA_reg                                                |  32|   0|   32|          0|
    |output_stream_TDEST_reg                                                |   8|   0|    8|          0|
    |output_stream_TID_reg                                                  |   5|   0|    5|          0|
    |output_stream_TKEEP_reg                                                |   4|   0|    4|          0|
    |output_stream_TLAST_reg                                                |   1|   0|    1|          0|
    |output_stream_TSTRB_reg                                                |   4|   0|    4|          0|
    |output_stream_TUSER_reg                                                |   2|   0|    2|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  |  88|   0|   88|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|                 control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|                 control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                 control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|                 control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|                 control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|                 control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|                 control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|      feedforward_stream|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|      feedforward_stream|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|      feedforward_stream|  return value|
|input_stream_TDATA     |   in|   32|        axis|   input_stream_V_data_V|       pointer|
|input_stream_TVALID    |   in|    1|        axis|   input_stream_V_dest_V|       pointer|
|input_stream_TREADY    |  out|    1|        axis|   input_stream_V_dest_V|       pointer|
|input_stream_TDEST     |   in|    8|        axis|   input_stream_V_dest_V|       pointer|
|input_stream_TKEEP     |   in|    4|        axis|   input_stream_V_keep_V|       pointer|
|input_stream_TSTRB     |   in|    4|        axis|   input_stream_V_strb_V|       pointer|
|input_stream_TUSER     |   in|    2|        axis|   input_stream_V_user_V|       pointer|
|input_stream_TLAST     |   in|    1|        axis|   input_stream_V_last_V|       pointer|
|input_stream_TID       |   in|    5|        axis|     input_stream_V_id_V|       pointer|
|output_stream_TDATA    |  out|   32|        axis|  output_stream_V_data_V|       pointer|
|output_stream_TVALID   |  out|    1|        axis|  output_stream_V_dest_V|       pointer|
|output_stream_TREADY   |   in|    1|        axis|  output_stream_V_dest_V|       pointer|
|output_stream_TDEST    |  out|    8|        axis|  output_stream_V_dest_V|       pointer|
|output_stream_TKEEP    |  out|    4|        axis|  output_stream_V_keep_V|       pointer|
|output_stream_TSTRB    |  out|    4|        axis|  output_stream_V_strb_V|       pointer|
|output_stream_TUSER    |  out|    2|        axis|  output_stream_V_user_V|       pointer|
|output_stream_TLAST    |  out|    1|        axis|  output_stream_V_last_V|       pointer|
|output_stream_TID      |  out|    5|        axis|    output_stream_V_id_V|       pointer|
+-----------------------+-----+-----+------------+------------------------+--------------+

