#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jun 26 22:12:47 2025
# Process ID: 10792
# Current directory: C:/Users/VICTUS/Desktop/FPGAtest/Bo_so_sanh_Max_Min
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19532 C:\Users\VICTUS\Desktop\FPGAtest\Bo_so_sanh_Max_Min\Bo_so_sanh_Max.xpr
# Log file: C:/Users/VICTUS/Desktop/FPGAtest/Bo_so_sanh_Max_Min/vivado.log
# Journal file: C:/Users/VICTUS/Desktop/FPGAtest/Bo_so_sanh_Max_Min\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/VICTUS/Desktop/FPGAtest/Bo_so_sanh_Max_Min/Bo_so_sanh_Max.xpr
INFO: [Project 1-313] Project file moved from 'C:/TaiLieuHocTap/Nam3k2/FPGA/Bo_so_sanh_Max' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 6
[Thu Jun 26 22:13:38 2025] Launched synth_1...
Run output will be captured here: C:/Users/VICTUS/Desktop/FPGAtest/Bo_so_sanh_Max_Min/Bo_so_sanh_Max.runs/synth_1/runme.log
[Thu Jun 26 22:13:38 2025] Launched impl_1...
Run output will be captured here: C:/Users/VICTUS/Desktop/FPGAtest/Bo_so_sanh_Max_Min/Bo_so_sanh_Max.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/VICTUS/Desktop/FPGAtest/Bo_so_sanh_Max_Min/Bo_so_sanh_Max.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Max_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/VICTUS/Desktop/FPGAtest/Bo_so_sanh_Max_Min/Bo_so_sanh_Max.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Max_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VICTUS/Desktop/FPGAtest/Bo_so_sanh_Max_Min/Bo_so_sanh_Max.srcs/sources_1/new/max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VICTUS/Desktop/FPGAtest/Bo_so_sanh_Max_Min/Bo_so_sanh_Max.srcs/sim_1/new/Max_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VICTUS/Desktop/FPGAtest/Bo_so_sanh_Max_Min/Bo_so_sanh_Max.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/VICTUS/Desktop/FPGAtest/Bo_so_sanh_Max_Min/Bo_so_sanh_Max.sim/sim_1/behav/xsim'
"xelab -wto 5fbe14b6684b4e199f90e34a34e74512 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Max_tb_behav xil_defaultlib.Max_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5fbe14b6684b4e199f90e34a34e74512 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Max_tb_behav xil_defaultlib.Max_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.max
Compiling module xil_defaultlib.Max_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Max_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/VICTUS/Desktop/FPGAtest/Bo_so_sanh_Max_Min/Bo_so_sanh_Max.sim/sim_1/behav/xsim/xsim.dir/Max_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 26 22:14:55 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/VICTUS/Desktop/FPGAtest/Bo_so_sanh_Max_Min/Bo_so_sanh_Max.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Max_tb_behav -key {Behavioral:sim_1:Functional:Max_tb} -tclbatch {Max_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Max_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 50 ns : File "C:/Users/VICTUS/Desktop/FPGAtest/Bo_so_sanh_Max_Min/Bo_so_sanh_Max.srcs/sim_1/new/Max_tb.v" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Max_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 701.066 ; gain = 18.602
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 712.828 ; gain = 10.434
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 26 23:13:26 2025...
