// Copyright 2019 The Regents of the University of California
// Copyright 2019 Olof Kindgren
// released under BSD 2-Clause License
// author: Kevin Laeufer <laeufer@cs.berkeley.edu>
// based on Olof Kindgren's implementation in Verilog


import chisel3._
import chisel3.util._

class shift_reg(val LEN : Int = 0, val INIT : Int = 0) extends Module {
  val io = IO(new Bundle {

  })
}
