ARM GAS  C:\Temp\cc40QM1q.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f30x_fmc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c"
  20              		.section	.text.fmc_wscnt_set,"ax",%progbits
  21              		.align	1
  22              		.global	fmc_wscnt_set
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	fmc_wscnt_set:
  28              	.LVL0:
  29              	.LFB116:
   1:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
   2:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \file    gd32f30x_fmc.c
   3:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief   FMC driver
   4:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
   5:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \version 2023-12-30, V2.2.0, firmware for GD32F30x
   6:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
   7:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
   8:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*
   9:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  10:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
  11:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     Redistribution and use in source and binary forms, with or without modification, 
  12:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** are permitted provided that the following conditions are met:
  13:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
  14:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  15:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****        list of conditions and the following disclaimer.
  16:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  17:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****        this list of conditions and the following disclaimer in the documentation 
  18:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****        and/or other materials provided with the distribution.
  19:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  20:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****        may be used to endorse or promote products derived from this software without 
  21:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****        specific prior written permission.
  22:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
  23:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  24:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  25:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  26:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  27:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  28:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  29:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
ARM GAS  C:\Temp\cc40QM1q.s 			page 2


  30:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  31:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  32:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** OF SUCH DAMAGE.
  33:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
  34:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
  35:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
  36:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** #include "gd32f30x_fmc.h"
  37:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
  38:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
  39:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      set the wait state counter value
  40:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  wscnt:wait state counter value
  41:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        WS_WSCNT_0: FMC 0 wait
  42:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        WS_WSCNT_1: FMC 1 wait
  43:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        WS_WSCNT_2: FMC 2 wait
  44:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
  45:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
  46:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
  47:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_wscnt_set(uint32_t wscnt)
  48:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
  30              		.loc 1 48 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  49:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     uint32_t reg;
  35              		.loc 1 49 5 view .LVU1
  50:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
  51:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     reg = FMC_WS;
  36              		.loc 1 51 5 view .LVU2
  37              		.loc 1 51 9 is_stmt 0 view .LVU3
  38 0000 034A     		ldr	r2, .L2
  39 0002 1368     		ldr	r3, [r2]
  40              	.LVL1:
  52:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* set the wait state counter value */
  53:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     reg &= ~FMC_WS_WSCNT;
  41              		.loc 1 53 5 is_stmt 1 view .LVU4
  42              		.loc 1 53 9 is_stmt 0 view .LVU5
  43 0004 23F00703 		bic	r3, r3, #7
  44              	.LVL2:
  54:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FMC_WS = (reg | wscnt);
  45              		.loc 1 54 5 is_stmt 1 view .LVU6
  46              		.loc 1 54 19 is_stmt 0 view .LVU7
  47 0008 0343     		orrs	r3, r3, r0
  48              	.LVL3:
  49              		.loc 1 54 12 view .LVU8
  50 000a 1360     		str	r3, [r2]
  55:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
  51              		.loc 1 55 1 view .LVU9
  52 000c 7047     		bx	lr
  53              	.L3:
  54 000e 00BF     		.align	2
  55              	.L2:
  56 0010 00200240 		.word	1073881088
  57              		.cfi_endproc
  58              	.LFE116:
  60              		.section	.text.fmc_unlock,"ax",%progbits
  61              		.align	1
ARM GAS  C:\Temp\cc40QM1q.s 			page 3


  62              		.global	fmc_unlock
  63              		.syntax unified
  64              		.thumb
  65              		.thumb_func
  67              	fmc_unlock:
  68              	.LFB117:
  56:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
  57:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
  58:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      unlock the main FMC operation
  59:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
  60:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
  61:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
  62:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
  63:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_unlock(void)
  64:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
  69              		.loc 1 64 1 is_stmt 1 view -0
  70              		.cfi_startproc
  71              		@ args = 0, pretend = 0, frame = 0
  72              		@ frame_needed = 0, uses_anonymous_args = 0
  73              		@ link register save eliminated.
  65:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if((RESET != (FMC_CTL0 & FMC_CTL0_LK))){
  74              		.loc 1 65 5 view .LVU11
  75              		.loc 1 65 19 is_stmt 0 view .LVU12
  76 0000 0E4B     		ldr	r3, .L7
  77 0002 1B69     		ldr	r3, [r3, #16]
  78              		.loc 1 65 7 view .LVU13
  79 0004 13F0800F 		tst	r3, #128
  80 0008 05D0     		beq	.L5
  66:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* write the FMC unlock key */
  67:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_KEY0 = UNLOCK_KEY0;
  81              		.loc 1 67 9 is_stmt 1 view .LVU14
  82              		.loc 1 67 18 is_stmt 0 view .LVU15
  83 000a 0C4B     		ldr	r3, .L7
  84 000c 0C4A     		ldr	r2, .L7+4
  85 000e 5A60     		str	r2, [r3, #4]
  68:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_KEY0 = UNLOCK_KEY1;
  86              		.loc 1 68 9 is_stmt 1 view .LVU16
  87              		.loc 1 68 18 is_stmt 0 view .LVU17
  88 0010 02F18832 		add	r2, r2, #-2004318072
  89 0014 5A60     		str	r2, [r3, #4]
  90              	.L5:
  69:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
  70:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
  91              		.loc 1 70 5 is_stmt 1 view .LVU18
  92              		.loc 1 70 25 is_stmt 0 view .LVU19
  93 0016 0B4B     		ldr	r3, .L7+8
  94 0018 B3F8E030 		ldrh	r3, [r3, #224]
  95              		.loc 1 70 7 view .LVU20
  96 001c B3F5007F 		cmp	r3, #512
  97 0020 0AD9     		bls	.L4
  71:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* write the FMC unlock key */
  72:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(RESET != (FMC_CTL1 & FMC_CTL1_LK)){
  98              		.loc 1 72 9 is_stmt 1 view .LVU21
  99              		.loc 1 72 22 is_stmt 0 view .LVU22
 100 0022 064B     		ldr	r3, .L7
 101 0024 1B6D     		ldr	r3, [r3, #80]
 102              		.loc 1 72 11 view .LVU23
ARM GAS  C:\Temp\cc40QM1q.s 			page 4


 103 0026 13F0800F 		tst	r3, #128
 104 002a 05D0     		beq	.L4
  73:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_KEY1 = UNLOCK_KEY0;
 105              		.loc 1 73 13 is_stmt 1 view .LVU24
 106              		.loc 1 73 22 is_stmt 0 view .LVU25
 107 002c 034B     		ldr	r3, .L7
 108 002e 044A     		ldr	r2, .L7+4
 109 0030 5A64     		str	r2, [r3, #68]
  74:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_KEY1 = UNLOCK_KEY1;
 110              		.loc 1 74 13 is_stmt 1 view .LVU26
 111              		.loc 1 74 22 is_stmt 0 view .LVU27
 112 0032 02F18832 		add	r2, r2, #-2004318072
 113 0036 5A64     		str	r2, [r3, #68]
 114              	.L4:
  75:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
  76:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
  77:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 115              		.loc 1 77 1 view .LVU28
 116 0038 7047     		bx	lr
 117              	.L8:
 118 003a 00BF     		.align	2
 119              	.L7:
 120 003c 00200240 		.word	1073881088
 121 0040 23016745 		.word	1164378403
 122 0044 00F7FF1F 		.word	536868608
 123              		.cfi_endproc
 124              	.LFE117:
 126              		.section	.text.fmc_bank0_unlock,"ax",%progbits
 127              		.align	1
 128              		.global	fmc_bank0_unlock
 129              		.syntax unified
 130              		.thumb
 131              		.thumb_func
 133              	fmc_bank0_unlock:
 134              	.LFB118:
  78:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
  79:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
  80:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      unlock the FMC bank0 operation 
  81:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 this function can be used for all GD32F30x devices.
  82:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 for GD32F30x with flash more than 512KB, this function unlocks bank0.
  83:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 for GD32F30x with flash no more than 512KB and it is equivalent to fmc_unlock funct
  84:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
  85:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
  86:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
  87:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
  88:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_bank0_unlock(void)
  89:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 135              		.loc 1 89 1 is_stmt 1 view -0
 136              		.cfi_startproc
 137              		@ args = 0, pretend = 0, frame = 0
 138              		@ frame_needed = 0, uses_anonymous_args = 0
 139              		@ link register save eliminated.
  90:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if((RESET != (FMC_CTL0 & FMC_CTL0_LK))){
 140              		.loc 1 90 5 view .LVU30
 141              		.loc 1 90 19 is_stmt 0 view .LVU31
 142 0000 054B     		ldr	r3, .L11
 143 0002 1B69     		ldr	r3, [r3, #16]
ARM GAS  C:\Temp\cc40QM1q.s 			page 5


 144              		.loc 1 90 7 view .LVU32
 145 0004 13F0800F 		tst	r3, #128
 146 0008 05D0     		beq	.L9
  91:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* write the FMC unlock key */
  92:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_KEY0 = UNLOCK_KEY0;
 147              		.loc 1 92 9 is_stmt 1 view .LVU33
 148              		.loc 1 92 18 is_stmt 0 view .LVU34
 149 000a 034B     		ldr	r3, .L11
 150 000c 034A     		ldr	r2, .L11+4
 151 000e 5A60     		str	r2, [r3, #4]
  93:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_KEY0 = UNLOCK_KEY1;
 152              		.loc 1 93 9 is_stmt 1 view .LVU35
 153              		.loc 1 93 18 is_stmt 0 view .LVU36
 154 0010 02F18832 		add	r2, r2, #-2004318072
 155 0014 5A60     		str	r2, [r3, #4]
 156              	.L9:
  94:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
  95:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 157              		.loc 1 95 1 view .LVU37
 158 0016 7047     		bx	lr
 159              	.L12:
 160              		.align	2
 161              	.L11:
 162 0018 00200240 		.word	1073881088
 163 001c 23016745 		.word	1164378403
 164              		.cfi_endproc
 165              	.LFE118:
 167              		.section	.text.fmc_bank1_unlock,"ax",%progbits
 168              		.align	1
 169              		.global	fmc_bank1_unlock
 170              		.syntax unified
 171              		.thumb
 172              		.thumb_func
 174              	fmc_bank1_unlock:
 175              	.LFB119:
  96:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
  97:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
  98:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      unlock the FMC bank1 operation 
  99:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 this function can be used for GD32F30x with flash more than 512KB.
 100:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 101:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 102:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 103:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 104:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_bank1_unlock(void)
 105:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 176              		.loc 1 105 1 is_stmt 1 view -0
 177              		.cfi_startproc
 178              		@ args = 0, pretend = 0, frame = 0
 179              		@ frame_needed = 0, uses_anonymous_args = 0
 180              		@ link register save eliminated.
 106:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if((RESET != (FMC_CTL1 & FMC_CTL1_LK))){
 181              		.loc 1 106 5 view .LVU39
 182              		.loc 1 106 19 is_stmt 0 view .LVU40
 183 0000 054B     		ldr	r3, .L15
 184 0002 1B6D     		ldr	r3, [r3, #80]
 185              		.loc 1 106 7 view .LVU41
 186 0004 13F0800F 		tst	r3, #128
ARM GAS  C:\Temp\cc40QM1q.s 			page 6


 187 0008 05D0     		beq	.L13
 107:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* write the FMC unlock key */
 108:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_KEY1 = UNLOCK_KEY0;
 188              		.loc 1 108 9 is_stmt 1 view .LVU42
 189              		.loc 1 108 18 is_stmt 0 view .LVU43
 190 000a 034B     		ldr	r3, .L15
 191 000c 034A     		ldr	r2, .L15+4
 192 000e 5A64     		str	r2, [r3, #68]
 109:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_KEY1 = UNLOCK_KEY1;
 193              		.loc 1 109 9 is_stmt 1 view .LVU44
 194              		.loc 1 109 18 is_stmt 0 view .LVU45
 195 0010 02F18832 		add	r2, r2, #-2004318072
 196 0014 5A64     		str	r2, [r3, #68]
 197              	.L13:
 110:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 111:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 198              		.loc 1 111 1 view .LVU46
 199 0016 7047     		bx	lr
 200              	.L16:
 201              		.align	2
 202              	.L15:
 203 0018 00200240 		.word	1073881088
 204 001c 23016745 		.word	1164378403
 205              		.cfi_endproc
 206              	.LFE119:
 208              		.section	.text.fmc_lock,"ax",%progbits
 209              		.align	1
 210              		.global	fmc_lock
 211              		.syntax unified
 212              		.thumb
 213              		.thumb_func
 215              	fmc_lock:
 216              	.LFB120:
 112:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 113:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 114:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      lock the main FMC operation
 115:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 116:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 117:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 118:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 119:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_lock(void)
 120:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 217              		.loc 1 120 1 is_stmt 1 view -0
 218              		.cfi_startproc
 219              		@ args = 0, pretend = 0, frame = 0
 220              		@ frame_needed = 0, uses_anonymous_args = 0
 221              		@ link register save eliminated.
 121:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* set the LK bit */
 122:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FMC_CTL0 |= FMC_CTL0_LK;
 222              		.loc 1 122 5 view .LVU48
 223 0000 074A     		ldr	r2, .L19
 224 0002 1369     		ldr	r3, [r2, #16]
 225              		.loc 1 122 14 is_stmt 0 view .LVU49
 226 0004 43F08003 		orr	r3, r3, #128
 227 0008 1361     		str	r3, [r2, #16]
 123:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 124:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
ARM GAS  C:\Temp\cc40QM1q.s 			page 7


 228              		.loc 1 124 5 is_stmt 1 view .LVU50
 229              		.loc 1 124 25 is_stmt 0 view .LVU51
 230 000a 064B     		ldr	r3, .L19+4
 231 000c B3F8E030 		ldrh	r3, [r3, #224]
 232              		.loc 1 124 7 view .LVU52
 233 0010 B3F5007F 		cmp	r3, #512
 234 0014 03D9     		bls	.L17
 125:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* set the LK bit */
 126:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL1 |= FMC_CTL1_LK;
 235              		.loc 1 126 9 is_stmt 1 view .LVU53
 236 0016 136D     		ldr	r3, [r2, #80]
 237              		.loc 1 126 18 is_stmt 0 view .LVU54
 238 0018 43F08003 		orr	r3, r3, #128
 239 001c 1365     		str	r3, [r2, #80]
 240              	.L17:
 127:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 128:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 241              		.loc 1 128 1 view .LVU55
 242 001e 7047     		bx	lr
 243              	.L20:
 244              		.align	2
 245              	.L19:
 246 0020 00200240 		.word	1073881088
 247 0024 00F7FF1F 		.word	536868608
 248              		.cfi_endproc
 249              	.LFE120:
 251              		.section	.text.fmc_bank0_lock,"ax",%progbits
 252              		.align	1
 253              		.global	fmc_bank0_lock
 254              		.syntax unified
 255              		.thumb
 256              		.thumb_func
 258              	fmc_bank0_lock:
 259              	.LFB121:
 129:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 130:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 131:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      lock the FMC bank0 operation
 132:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 this function can be used for all GD32F30X devices.
 133:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 for GD32F30x with flash more than 512KB, this function locks bank0.
 134:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 for GD32F30x with flash no more than 512KB and it is equivalent to fmc_lock functio
 135:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 136:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 137:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 138:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 139:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_bank0_lock(void)
 140:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 260              		.loc 1 140 1 is_stmt 1 view -0
 261              		.cfi_startproc
 262              		@ args = 0, pretend = 0, frame = 0
 263              		@ frame_needed = 0, uses_anonymous_args = 0
 264              		@ link register save eliminated.
 141:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* set the LK bit*/
 142:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FMC_CTL0 |= FMC_CTL0_LK;
 265              		.loc 1 142 5 view .LVU57
 266 0000 024A     		ldr	r2, .L22
 267 0002 1369     		ldr	r3, [r2, #16]
 268              		.loc 1 142 14 is_stmt 0 view .LVU58
ARM GAS  C:\Temp\cc40QM1q.s 			page 8


 269 0004 43F08003 		orr	r3, r3, #128
 270 0008 1361     		str	r3, [r2, #16]
 143:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 271              		.loc 1 143 1 view .LVU59
 272 000a 7047     		bx	lr
 273              	.L23:
 274              		.align	2
 275              	.L22:
 276 000c 00200240 		.word	1073881088
 277              		.cfi_endproc
 278              	.LFE121:
 280              		.section	.text.fmc_bank1_lock,"ax",%progbits
 281              		.align	1
 282              		.global	fmc_bank1_lock
 283              		.syntax unified
 284              		.thumb
 285              		.thumb_func
 287              	fmc_bank1_lock:
 288              	.LFB122:
 144:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 145:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 146:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      lock the FMC bank1 operation
 147:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 this function can be used for GD32F30x with flash more than 512KB.
 148:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 149:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 150:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 151:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 152:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_bank1_lock(void)
 153:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 289              		.loc 1 153 1 is_stmt 1 view -0
 290              		.cfi_startproc
 291              		@ args = 0, pretend = 0, frame = 0
 292              		@ frame_needed = 0, uses_anonymous_args = 0
 293              		@ link register save eliminated.
 154:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* set the LK bit*/
 155:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FMC_CTL1 |= FMC_CTL1_LK;
 294              		.loc 1 155 5 view .LVU61
 295 0000 024A     		ldr	r2, .L25
 296 0002 136D     		ldr	r3, [r2, #80]
 297              		.loc 1 155 14 is_stmt 0 view .LVU62
 298 0004 43F08003 		orr	r3, r3, #128
 299 0008 1365     		str	r3, [r2, #80]
 156:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 300              		.loc 1 156 1 view .LVU63
 301 000a 7047     		bx	lr
 302              	.L26:
 303              		.align	2
 304              	.L25:
 305 000c 00200240 		.word	1073881088
 306              		.cfi_endproc
 307              	.LFE122:
 309              		.section	.text.ob_unlock,"ax",%progbits
 310              		.align	1
 311              		.global	ob_unlock
 312              		.syntax unified
 313              		.thumb
 314              		.thumb_func
ARM GAS  C:\Temp\cc40QM1q.s 			page 9


 316              	ob_unlock:
 317              	.LFB130:
 157:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 158:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 159:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      erase page
 160:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  page_address: the page address to be erased.
 161:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 162:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 163:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 164:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_page_erase(uint32_t page_address)
 165:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 166:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state;
 167:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 168:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 169:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > page_address){
 170:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 171:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* if the last operation is completed, start page erase */
 172:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 173:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_PER;
 174:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_ADDR0 = page_address;
 175:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_START;
 176:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 __NOP();
 177:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 __NOP();
 178:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 179:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 180:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PER bit */
 181:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_PER;
 182:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 183:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }else{
 184:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 185:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 186:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* if the last operation is completed, start page erase */
 187:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 188:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_PER;
 189:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_ADDR1 = page_address;
 190:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 if(FMC_OBSTAT & FMC_OBSTAT_SPC){
 191:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                     FMC_ADDR0 = page_address;
 192:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 }
 193:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_START;
 194:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 __NOP();
 195:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 __NOP();
 196:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 197:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 198:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PER bit */
 199:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 &= ~FMC_CTL1_PER;
 200:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 201:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 202:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 203:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 204:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* if the last operation is completed, start page erase */
 205:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 206:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_PER;
 207:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_ADDR0 = page_address;
 208:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;
 209:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             __NOP();
 210:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             __NOP();
 211:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
ARM GAS  C:\Temp\cc40QM1q.s 			page 10


 212:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 213:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PER bit */
 214:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_PER;
 215:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 216:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 217:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 218:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 219:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 220:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 221:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 222:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      erase whole chip
 223:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 224:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 225:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 226:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 227:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_mass_erase(void)
 228:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 229:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state;
 230:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 231:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 232:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 233:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 234:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* start whole chip erase */
 235:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_MER;
 236:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;
 237:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 238:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 239:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY != fmc_state){
 240:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 return fmc_state;
 241:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 242:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the MER bit */
 243:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_MER;
 244:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 245:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 246:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 247:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* start whole chip erase */
 248:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL1 |= FMC_CTL1_MER;
 249:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL1 |= FMC_CTL1_START;
 250:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 251:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 252:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the MER bit */
 253:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL1 &= ~FMC_CTL1_MER;
 254:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 255:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 256:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 257:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 258:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* start whole chip erase */
 259:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_MER;
 260:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;    
 261:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 262:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 263:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the MER bit */
 264:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_MER;
 265:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 266:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 267:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state  */
 268:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
ARM GAS  C:\Temp\cc40QM1q.s 			page 11


 269:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 270:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 271:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 272:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      erase bank0
 273:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 274:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 275:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 276:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 277:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_bank0_erase(void)
 278:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 279:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 280:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* wait for the FMC ready */
 281:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 282:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 283:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_READY == fmc_state){
 284:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* start FMC bank0 erase */
 285:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_MER;
 286:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 287:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 288:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 289:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* reset the MER bit */
 290:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 &= ~FMC_CTL0_MER;
 291:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 292:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the fmc state */
 293:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 294:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 295:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 296:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 297:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      erase bank1
 298:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 299:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 300:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 301:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 302:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_bank1_erase(void)
 303:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 304:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 305:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* wait for the FMC ready */
 306:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 307:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 308:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****    if(FMC_READY == fmc_state){
 309:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* start FMC bank1 erase */
 310:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL1 |= FMC_CTL1_MER;
 311:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL1 |= FMC_CTL1_START;
 312:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 313:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 314:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* reset the MER bit */
 315:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL1 &= ~FMC_CTL1_MER;
 316:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 317:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the fmc state */
 318:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 319:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 320:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 321:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 322:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      program a word at the corresponding address
 323:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  address: address to program
 324:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  data: word to program
 325:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
ARM GAS  C:\Temp\cc40QM1q.s 			page 12


 326:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 327:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 328:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_word_program(uint32_t address, uint32_t data)
 329:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 330:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 331:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 332:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 333:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 334:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 335:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 336:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 337:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_PG;
 338:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
 339:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 340:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 341:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 342:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_PG;
 343:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 344:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }else{
 345:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT); 
 346:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 347:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 348:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 349:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_PG;
 350:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
 351:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 352:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 353:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 354:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 &= ~FMC_CTL1_PG;
 355:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 356:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 357:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 358:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 359:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 360:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 361:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the PG bit to start program */
 362:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_PG;
 363:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             REG32(address) = data;
 364:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 365:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 366:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PG bit */
 367:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_PG;
 368:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         } 
 369:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 370:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 371:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 372:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 373:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 374:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 375:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      program a half word at the corresponding address
 376:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  address: address to program
 377:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  data: halfword to program
 378:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 379:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 380:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 381:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_halfword_program(uint32_t address, uint16_t data)
 382:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
ARM GAS  C:\Temp\cc40QM1q.s 			page 13


 383:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 384:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 385:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 386:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 387:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 388:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 389:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 390:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_PG;
 391:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG16(address) = data;
 392:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 393:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 394:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 395:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_PG;
 396:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 397:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }else{
 398:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT); 
 399:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 400:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 401:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 402:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_PG;
 403:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG16(address) = data;
 404:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 405:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 406:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 407:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 &= ~FMC_CTL1_PG;
 408:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 409:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 410:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 411:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 412:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 413:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 414:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the PG bit to start program */
 415:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_PG;
 416:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             REG16(address) = data;
 417:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 418:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 419:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PG bit */
 420:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_PG;
 421:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         } 
 422:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 423:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 424:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 425:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 426:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 427:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 428:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      program a word at the corresponding address without erasing
 429:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  address: address to program
 430:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  data: word to program
 431:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 432:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     fmc_state
 433:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 434:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_word_reprogram(uint32_t address, uint32_t data)
 435:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 436:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 437:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 438:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 439:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
ARM GAS  C:\Temp\cc40QM1q.s 			page 14


 440:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_WSEN |= FMC_WSEN_BPEN;
 441:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 442:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 443:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_PG;
 444:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
 445:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 446:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 447:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 448:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_PG;
 449:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 450:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }else{
 451:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT); 
 452:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_WSEN |= FMC_WSEN_BPEN;
 453:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 454:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 455:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_PG;
 456:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
 457:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 458:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 459:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 460:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 &= ~FMC_CTL1_PG;
 461:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 462:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 463:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 464:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 465:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_WSEN |= FMC_WSEN_BPEN;
 466:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 467:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the PG bit to start program */
 468:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_PG;
 469:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             REG32(address) = data;
 470:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 471:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 472:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PG bit */
 473:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_PG;
 474:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         } 
 475:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 476:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 477:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 478:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 479:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 480:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 481:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      unlock the option byte operation
 482:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 483:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 484:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 485:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 486:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void ob_unlock(void)
 487:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 318              		.loc 1 487 1 is_stmt 1 view -0
 319              		.cfi_startproc
 320              		@ args = 0, pretend = 0, frame = 0
 321              		@ frame_needed = 0, uses_anonymous_args = 0
 322              		@ link register save eliminated.
 488:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(RESET == (FMC_CTL0 & FMC_CTL0_OBWEN)){
 323              		.loc 1 488 5 view .LVU65
 324              		.loc 1 488 18 is_stmt 0 view .LVU66
 325 0000 054B     		ldr	r3, .L29
ARM GAS  C:\Temp\cc40QM1q.s 			page 15


 326 0002 1B69     		ldr	r3, [r3, #16]
 327              		.loc 1 488 7 view .LVU67
 328 0004 13F4007F 		tst	r3, #512
 329 0008 05D1     		bne	.L27
 489:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* write the FMC key */
 490:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_OBKEY = UNLOCK_KEY0;
 330              		.loc 1 490 9 is_stmt 1 view .LVU68
 331              		.loc 1 490 19 is_stmt 0 view .LVU69
 332 000a 034B     		ldr	r3, .L29
 333 000c 034A     		ldr	r2, .L29+4
 334 000e 9A60     		str	r2, [r3, #8]
 491:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_OBKEY = UNLOCK_KEY1;
 335              		.loc 1 491 9 is_stmt 1 view .LVU70
 336              		.loc 1 491 19 is_stmt 0 view .LVU71
 337 0010 02F18832 		add	r2, r2, #-2004318072
 338 0014 9A60     		str	r2, [r3, #8]
 339              	.L27:
 492:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 493:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 340              		.loc 1 493 1 view .LVU72
 341 0016 7047     		bx	lr
 342              	.L30:
 343              		.align	2
 344              	.L29:
 345 0018 00200240 		.word	1073881088
 346 001c 23016745 		.word	1164378403
 347              		.cfi_endproc
 348              	.LFE130:
 350              		.section	.text.ob_lock,"ax",%progbits
 351              		.align	1
 352              		.global	ob_lock
 353              		.syntax unified
 354              		.thumb
 355              		.thumb_func
 357              	ob_lock:
 358              	.LFB131:
 494:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 495:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 496:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      lock the option byte operation
 497:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 498:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 499:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 500:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 501:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void ob_lock(void)
 502:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 359              		.loc 1 502 1 is_stmt 1 view -0
 360              		.cfi_startproc
 361              		@ args = 0, pretend = 0, frame = 0
 362              		@ frame_needed = 0, uses_anonymous_args = 0
 363              		@ link register save eliminated.
 503:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* reset the OBWEN bit */
 504:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FMC_CTL0 &= ~FMC_CTL0_OBWEN;
 364              		.loc 1 504 5 view .LVU74
 365 0000 024A     		ldr	r2, .L32
 366 0002 1369     		ldr	r3, [r2, #16]
 367              		.loc 1 504 14 is_stmt 0 view .LVU75
 368 0004 23F40073 		bic	r3, r3, #512
ARM GAS  C:\Temp\cc40QM1q.s 			page 16


 369 0008 1361     		str	r3, [r2, #16]
 505:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 370              		.loc 1 505 1 view .LVU76
 371 000a 7047     		bx	lr
 372              	.L33:
 373              		.align	2
 374              	.L32:
 375 000c 00200240 		.word	1073881088
 376              		.cfi_endproc
 377              	.LFE131:
 379              		.section	.text.ob_user_get,"ax",%progbits
 380              		.align	1
 381              		.global	ob_user_get
 382              		.syntax unified
 383              		.thumb
 384              		.thumb_func
 386              	ob_user_get:
 387              	.LFB137:
 506:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 507:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 508:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      erase the FMC option byte
 509:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 unlock the FMC_CTL0 and option byte before calling this function
 510:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 511:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 512:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 513:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 514:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum ob_erase(void)
 515:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 516:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     uint16_t temp_spc = FMC_NSPC;
 517:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 518:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 519:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 520:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* check the option byte security protection value */
 521:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(RESET != ob_spc_get()){
 522:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         temp_spc = FMC_USPC;  
 523:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 524:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 525:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_READY == fmc_state){
 526:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 527:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* start erase the option byte */
 528:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBER;
 529:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 530:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 531:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 532:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 533:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 534:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 535:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBER bit */
 536:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_OBER;
 537:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the OBPG bit */
 538:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_OBPG;
 539:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* no security protection */
 540:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_SPC = (uint16_t)temp_spc; 
 541:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 542:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 543:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_TOERR != fmc_state){
 544:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBPG bit */
ARM GAS  C:\Temp\cc40QM1q.s 			page 17


 545:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_OBPG;
 546:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 547:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }else{
 548:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_TOERR != fmc_state){
 549:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBPG bit */
 550:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_OBPG;
 551:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 552:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 553:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 554:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 555:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 556:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 557:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 558:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 559:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      enable write protection
 560:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  ob_wp: specify sector to be write protected
 561:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_WPx(x=0..31): write protect specify sector
 562:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_WP_ALL: write protect all sector
 563:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 564:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 565:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 566:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum ob_write_protection_enable(uint32_t ob_wp)
 567:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 568:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     uint16_t temp_wp0, temp_wp1, temp_wp2, temp_wp3;
 569:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 570:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 571:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 572:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     ob_wp = (uint32_t)(~ob_wp);
 573:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     temp_wp0 = (uint16_t)(ob_wp & OB_WP0_WP0);
 574:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     temp_wp1 = (uint16_t)((ob_wp & OB_WP1_WP1) >> 8U);
 575:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     temp_wp2 = (uint16_t)((ob_wp & OB_WP2_WP2) >> 16U);
 576:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     temp_wp3 = (uint16_t)((ob_wp & OB_WP3_WP3) >> 24U);
 577:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 578:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_READY == fmc_state){
 579:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 580:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* set the OBPG bit*/
 581:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBPG;
 582:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 583:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(0xFFU != temp_wp0){
 584:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP0 = temp_wp0;
 585:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 586:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 587:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 588:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 589:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if((FMC_READY == fmc_state) && (0xFFU != temp_wp1)){
 590:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP1 = temp_wp1;
 591:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 592:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 593:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 594:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 595:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if((FMC_READY == fmc_state) && (0xFFU != temp_wp2)){
 596:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP2 = temp_wp2;
 597:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 598:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 599:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 600:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 601:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if((FMC_READY == fmc_state) && (0xFFU != temp_wp3)){
ARM GAS  C:\Temp\cc40QM1q.s 			page 18


 602:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP3 = temp_wp3;
 603:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 604:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 605:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 606:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 607:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_TOERR != fmc_state){
 608:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBPG bit */
 609:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_OBPG;
 610:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 611:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     } 
 612:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 613:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 614:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 615:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 616:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 617:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      configure security protection
 618:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  ob_spc: specify security protection
 619:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_NSPC: no security protection
 620:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_USPC: under security protection
 621:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 622:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 623:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 624:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum ob_security_protection_config(uint8_t ob_spc)
 625:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 626:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 627:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 628:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_READY == fmc_state){
 629:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBER;
 630:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 631:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 632:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 633:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 634:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 635:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 636:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBER bit */
 637:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_OBER;
 638:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 639:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* start the option byte program */
 640:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_OBPG;
 641:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****        
 642:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_SPC = (uint16_t)ob_spc;
 643:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 644:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 645:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 646:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 647:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_TOERR != fmc_state){
 648:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBPG bit */
 649:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_OBPG;
 650:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 651:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }else{
 652:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_TOERR != fmc_state){
 653:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBER bit */
 654:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_OBER;
 655:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 656:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 657:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 658:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
ARM GAS  C:\Temp\cc40QM1q.s 			page 19


 659:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 660:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 661:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 662:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 663:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      program the FMC user option byte 
 664:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  ob_fwdgt: option byte watchdog value
 665:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_FWDGT_SW: software free watchdog
 666:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_FWDGT_HW: hardware free watchdog
 667:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  ob_deepsleep: option byte deepsleep reset value
 668:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_DEEPSLEEP_NRST: no reset when entering deepsleep mode
 669:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_DEEPSLEEP_RST: generate a reset instead of entering deepsleep mode 
 670:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  ob_stdby:option byte standby reset value
 671:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_STDBY_NRST: no reset when entering standby mode
 672:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_STDBY_RST: generate a reset instead of entering standby mode
 673:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  ob_boot: specifies the option byte boot bank value
 674:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_BOOT_B0: boot from bank0
 675:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_BOOT_B1: boot from bank1 or bank0 if bank1 is void
 676:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 677:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 678:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 679:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum ob_user_write(uint8_t ob_fwdgt, uint8_t ob_deepsleep, uint8_t ob_stdby, uint8_t ob_b
 680:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 681:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 682:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     uint8_t temp;
 683:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 684:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* wait for the FMC ready */
 685:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 686:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 687:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_READY == fmc_state){
 688:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* set the OBPG bit*/
 689:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBPG; 
 690:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 691:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         temp = ((uint8_t)((uint8_t)((uint8_t)(ob_boot | ob_fwdgt) | ob_deepsleep) | ob_stdby) | OB_
 692:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         OB_USER = (uint16_t)temp;
 693:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 694:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 695:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 696:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 697:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_TOERR != fmc_state){
 698:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBPG bit */
 699:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_OBPG;
 700:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 701:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 702:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 703:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 704:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 705:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 706:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 707:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      program option bytes data
 708:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  address: the option bytes address to be programmed
 709:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  data: the byte to be programmed
 710:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 711:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 712:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 713:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum ob_data_program(uint32_t address, uint8_t data)
 714:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 715:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
ARM GAS  C:\Temp\cc40QM1q.s 			page 20


 716:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 717:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_READY == fmc_state){
 718:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* set the OBPG bit */
 719:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBPG; 
 720:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         REG16(address) = data;
 721:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 722:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 723:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 724:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 725:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_TOERR != fmc_state){
 726:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBPG bit */
 727:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_OBPG;
 728:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 729:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 730:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 731:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 732:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 733:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 734:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 735:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      get the FMC user option byte
 736:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 737:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 738:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     the FMC user option byte values
 739:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 740:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** uint8_t ob_user_get(void)
 741:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 388              		.loc 1 741 1 is_stmt 1 view -0
 389              		.cfi_startproc
 390              		@ args = 0, pretend = 0, frame = 0
 391              		@ frame_needed = 0, uses_anonymous_args = 0
 392              		@ link register save eliminated.
 742:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC user option byte value */
 743:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return (uint8_t)(FMC_OBSTAT >> 2U);
 393              		.loc 1 743 5 view .LVU78
 394              		.loc 1 743 22 is_stmt 0 view .LVU79
 395 0000 024B     		ldr	r3, .L35
 396 0002 D869     		ldr	r0, [r3, #28]
 744:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 397              		.loc 1 744 1 view .LVU80
 398 0004 C0F38700 		ubfx	r0, r0, #2, #8
 399 0008 7047     		bx	lr
 400              	.L36:
 401 000a 00BF     		.align	2
 402              	.L35:
 403 000c 00200240 		.word	1073881088
 404              		.cfi_endproc
 405              	.LFE137:
 407              		.section	.text.ob_data_get,"ax",%progbits
 408              		.align	1
 409              		.global	ob_data_get
 410              		.syntax unified
 411              		.thumb
 412              		.thumb_func
 414              	ob_data_get:
 415              	.LFB138:
 745:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 746:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
ARM GAS  C:\Temp\cc40QM1q.s 			page 21


 747:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      get OB_DATA in register FMC_OBSTAT
 748:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 749:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 750:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     ob_data
 751:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 752:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** uint16_t ob_data_get(void)
 753:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 416              		.loc 1 753 1 is_stmt 1 view -0
 417              		.cfi_startproc
 418              		@ args = 0, pretend = 0, frame = 0
 419              		@ frame_needed = 0, uses_anonymous_args = 0
 420              		@ link register save eliminated.
 754:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return (uint16_t)(FMC_OBSTAT >> 10U);
 421              		.loc 1 754 5 view .LVU82
 422              		.loc 1 754 23 is_stmt 0 view .LVU83
 423 0000 024B     		ldr	r3, .L38
 424 0002 D869     		ldr	r0, [r3, #28]
 755:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 425              		.loc 1 755 1 view .LVU84
 426 0004 C0F38F20 		ubfx	r0, r0, #10, #16
 427 0008 7047     		bx	lr
 428              	.L39:
 429 000a 00BF     		.align	2
 430              	.L38:
 431 000c 00200240 		.word	1073881088
 432              		.cfi_endproc
 433              	.LFE138:
 435              		.section	.text.ob_write_protection_get,"ax",%progbits
 436              		.align	1
 437              		.global	ob_write_protection_get
 438              		.syntax unified
 439              		.thumb
 440              		.thumb_func
 442              	ob_write_protection_get:
 443              	.LFB139:
 756:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 757:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 758:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      get the FMC option byte write protection
 759:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 760:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 761:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     the FMC write protection option byte value
 762:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 763:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** uint32_t ob_write_protection_get(void)
 764:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 444              		.loc 1 764 1 is_stmt 1 view -0
 445              		.cfi_startproc
 446              		@ args = 0, pretend = 0, frame = 0
 447              		@ frame_needed = 0, uses_anonymous_args = 0
 448              		@ link register save eliminated.
 765:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC write protection option byte value */
 766:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return FMC_WP;
 449              		.loc 1 766 5 view .LVU86
 450              		.loc 1 766 12 is_stmt 0 view .LVU87
 451 0000 014B     		ldr	r3, .L41
 452 0002 186A     		ldr	r0, [r3, #32]
 767:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 453              		.loc 1 767 1 view .LVU88
ARM GAS  C:\Temp\cc40QM1q.s 			page 22


 454 0004 7047     		bx	lr
 455              	.L42:
 456 0006 00BF     		.align	2
 457              	.L41:
 458 0008 00200240 		.word	1073881088
 459              		.cfi_endproc
 460              	.LFE139:
 462              		.section	.text.ob_spc_get,"ax",%progbits
 463              		.align	1
 464              		.global	ob_spc_get
 465              		.syntax unified
 466              		.thumb
 467              		.thumb_func
 469              	ob_spc_get:
 470              	.LFB140:
 768:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 769:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 770:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      get the FMC option byte security protection
 771:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 772:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 773:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     FlagStatus: SET or RESET
 774:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 775:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** FlagStatus ob_spc_get(void)
 776:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 471              		.loc 1 776 1 is_stmt 1 view -0
 472              		.cfi_startproc
 473              		@ args = 0, pretend = 0, frame = 0
 474              		@ frame_needed = 0, uses_anonymous_args = 0
 475              		@ link register save eliminated.
 777:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FlagStatus spc_state = RESET;
 476              		.loc 1 777 5 view .LVU90
 477              	.LVL4:
 778:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 779:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(RESET != (FMC_OBSTAT & FMC_OBSTAT_SPC)){
 478              		.loc 1 779 5 view .LVU91
 479              		.loc 1 779 18 is_stmt 0 view .LVU92
 480 0000 044B     		ldr	r3, .L46
 481 0002 DB69     		ldr	r3, [r3, #28]
 482              		.loc 1 779 7 view .LVU93
 483 0004 13F0020F 		tst	r3, #2
 484 0008 01D0     		beq	.L45
 780:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         spc_state = SET;
 485              		.loc 1 780 19 view .LVU94
 486 000a 0120     		movs	r0, #1
 487 000c 7047     		bx	lr
 488              	.L45:
 781:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 782:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         spc_state = RESET;
 489              		.loc 1 782 19 view .LVU95
 490 000e 0020     		movs	r0, #0
 491              	.LVL5:
 783:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 784:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return spc_state;
 492              		.loc 1 784 5 is_stmt 1 view .LVU96
 785:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 493              		.loc 1 785 1 is_stmt 0 view .LVU97
 494 0010 7047     		bx	lr
ARM GAS  C:\Temp\cc40QM1q.s 			page 23


 495              	.L47:
 496 0012 00BF     		.align	2
 497              	.L46:
 498 0014 00200240 		.word	1073881088
 499              		.cfi_endproc
 500              	.LFE140:
 502              		.section	.text.fmc_interrupt_enable,"ax",%progbits
 503              		.align	1
 504              		.global	fmc_interrupt_enable
 505              		.syntax unified
 506              		.thumb
 507              		.thumb_func
 509              	fmc_interrupt_enable:
 510              	.LVL6:
 511              	.LFB141:
 786:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 787:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 788:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      enable FMC interrupt
 789:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  interrupt: the FMC interrupt source
 790:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_BANK0_END: FMC bank0 end of program interrupt
 791:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_BANK0_ERR: FMC bank0 error interrupt
 792:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_BANK1_END: FMC bank1 end of program interrupt
 793:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_BANK1_ERR: FMC bank1 error interrupt
 794:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 795:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 796:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 797:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_interrupt_enable(uint32_t interrupt)
 798:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 512              		.loc 1 798 1 is_stmt 1 view -0
 513              		.cfi_startproc
 514              		@ args = 0, pretend = 0, frame = 0
 515              		@ frame_needed = 0, uses_anonymous_args = 0
 516              		@ link register save eliminated.
 799:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FMC_REG_VAL(interrupt) |= BIT(FMC_BIT_POS(interrupt));
 517              		.loc 1 799 5 view .LVU99
 518 0000 8309     		lsrs	r3, r0, #6
 519 0002 03F18043 		add	r3, r3, #1073741824
 520 0006 03F50833 		add	r3, r3, #139264
 521 000a 1A68     		ldr	r2, [r3]
 522              		.loc 1 799 31 is_stmt 0 view .LVU100
 523 000c 00F01F00 		and	r0, r0, #31
 524              	.LVL7:
 525              		.loc 1 799 31 view .LVU101
 526 0010 0121     		movs	r1, #1
 527 0012 8140     		lsls	r1, r1, r0
 528              		.loc 1 799 28 view .LVU102
 529 0014 0A43     		orrs	r2, r2, r1
 530 0016 1A60     		str	r2, [r3]
 800:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 531              		.loc 1 800 1 view .LVU103
 532 0018 7047     		bx	lr
 533              		.cfi_endproc
 534              	.LFE141:
 536              		.section	.text.fmc_interrupt_disable,"ax",%progbits
 537              		.align	1
 538              		.global	fmc_interrupt_disable
 539              		.syntax unified
ARM GAS  C:\Temp\cc40QM1q.s 			page 24


 540              		.thumb
 541              		.thumb_func
 543              	fmc_interrupt_disable:
 544              	.LVL8:
 545              	.LFB142:
 801:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 802:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 803:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      disable FMC interrupt
 804:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  interrupt: the FMC interrupt source
 805:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_BANK0_END: FMC bank0 end of program interrupt
 806:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_BANK0_ERR: FMC bank0 error interrupt
 807:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_BANK1_END: FMC bank1 end of program interrupt
 808:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_BANK1_ERR: FMC bank1 error interrupt
 809:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 810:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 811:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 812:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_interrupt_disable(uint32_t interrupt)
 813:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 546              		.loc 1 813 1 is_stmt 1 view -0
 547              		.cfi_startproc
 548              		@ args = 0, pretend = 0, frame = 0
 549              		@ frame_needed = 0, uses_anonymous_args = 0
 550              		@ link register save eliminated.
 814:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FMC_REG_VAL(interrupt) &= ~BIT(FMC_BIT_POS(interrupt));
 551              		.loc 1 814 5 view .LVU105
 552 0000 8309     		lsrs	r3, r0, #6
 553 0002 03F18043 		add	r3, r3, #1073741824
 554 0006 03F50833 		add	r3, r3, #139264
 555 000a 1A68     		ldr	r2, [r3]
 556              		.loc 1 814 32 is_stmt 0 view .LVU106
 557 000c 00F01F00 		and	r0, r0, #31
 558              	.LVL9:
 559              		.loc 1 814 32 view .LVU107
 560 0010 0121     		movs	r1, #1
 561 0012 8140     		lsls	r1, r1, r0
 562              		.loc 1 814 28 view .LVU108
 563 0014 22EA0102 		bic	r2, r2, r1
 564 0018 1A60     		str	r2, [r3]
 815:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 565              		.loc 1 815 1 view .LVU109
 566 001a 7047     		bx	lr
 567              		.cfi_endproc
 568              	.LFE142:
 570              		.section	.text.fmc_flag_get,"ax",%progbits
 571              		.align	1
 572              		.global	fmc_flag_get
 573              		.syntax unified
 574              		.thumb
 575              		.thumb_func
 577              	fmc_flag_get:
 578              	.LVL10:
 579              	.LFB143:
 816:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 817:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 818:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      check flag is set or not
 819:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  flag: check FMC flag
 820:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  C:\Temp\cc40QM1q.s 			page 25


 821:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK0_BUSY: FMC bank0 busy flag bit
 822:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK0_PGERR: FMC bank0 operation error flag bit
 823:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK0_WPERR: FMC bank0 erase/program protection error flag bit
 824:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK0_END: FMC bank0 end of operation flag bit
 825:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_OBERR: FMC option bytes read error flag bit
 826:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK1_BUSY: FMC bank1 busy flag bit
 827:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK1_PGERR: FMC bank1 operation error flag bit
 828:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK1_WPERR: FMC bank1 erase/program protection error flag bit
 829:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK1_END: FMC bank1 end of operation flag bit
 830:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 831:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     FlagStatus: SET or RESET
 832:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 833:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** FlagStatus fmc_flag_get(uint32_t flag)
 834:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 580              		.loc 1 834 1 is_stmt 1 view -0
 581              		.cfi_startproc
 582              		@ args = 0, pretend = 0, frame = 0
 583              		@ frame_needed = 0, uses_anonymous_args = 0
 584              		@ link register save eliminated.
 835:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(RESET != (FMC_REG_VAL(flag) & BIT(FMC_BIT_POS(flag)))){
 585              		.loc 1 835 5 view .LVU111
 586              		.loc 1 835 18 is_stmt 0 view .LVU112
 587 0000 8309     		lsrs	r3, r0, #6
 588 0002 03F18043 		add	r3, r3, #1073741824
 589 0006 03F50833 		add	r3, r3, #139264
 590 000a 1B68     		ldr	r3, [r3]
 591              		.loc 1 835 38 view .LVU113
 592 000c 00F01F00 		and	r0, r0, #31
 593              	.LVL11:
 594              		.loc 1 835 14 view .LVU114
 595 0010 C340     		lsrs	r3, r3, r0
 596              		.loc 1 835 7 view .LVU115
 597 0012 13F0010F 		tst	r3, #1
 598 0016 01D0     		beq	.L52
 836:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         return SET;
 599              		.loc 1 836 16 view .LVU116
 600 0018 0120     		movs	r0, #1
 601 001a 7047     		bx	lr
 602              	.L52:
 837:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 838:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         return RESET;
 603              		.loc 1 838 16 view .LVU117
 604 001c 0020     		movs	r0, #0
 839:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 840:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 605              		.loc 1 840 1 view .LVU118
 606 001e 7047     		bx	lr
 607              		.cfi_endproc
 608              	.LFE143:
 610              		.section	.text.fmc_flag_clear,"ax",%progbits
 611              		.align	1
 612              		.global	fmc_flag_clear
 613              		.syntax unified
 614              		.thumb
 615              		.thumb_func
 617              	fmc_flag_clear:
 618              	.LVL12:
ARM GAS  C:\Temp\cc40QM1q.s 			page 26


 619              	.LFB144:
 841:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 842:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 843:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      clear the FMC flag
 844:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  flag: clear FMC flag
 845:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 only one parameter can be selected which is shown as below:
 846:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK0_PGERR: FMC bank0 operation error flag bit
 847:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK0_WPERR: FMC bank0 erase/program protection error flag bit
 848:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK0_END: FMC bank0 end of operation flag bit
 849:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK1_PGERR: FMC bank1 operation error flag bit
 850:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK1_WPERR: FMC bank1 erase/program protection error flag bit
 851:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK1_END: FMC bank1 end of operation flag bit
 852:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 853:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 854:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 855:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_flag_clear(uint32_t flag)
 856:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 620              		.loc 1 856 1 is_stmt 1 view -0
 621              		.cfi_startproc
 622              		@ args = 0, pretend = 0, frame = 0
 623              		@ frame_needed = 0, uses_anonymous_args = 0
 624              		@ link register save eliminated.
 857:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FMC_REG_VAL(flag) |= BIT(FMC_BIT_POS(flag));
 625              		.loc 1 857 5 view .LVU120
 626 0000 8309     		lsrs	r3, r0, #6
 627 0002 03F18043 		add	r3, r3, #1073741824
 628 0006 03F50833 		add	r3, r3, #139264
 629 000a 1A68     		ldr	r2, [r3]
 630              		.loc 1 857 26 is_stmt 0 view .LVU121
 631 000c 00F01F00 		and	r0, r0, #31
 632              	.LVL13:
 633              		.loc 1 857 26 view .LVU122
 634 0010 0121     		movs	r1, #1
 635 0012 8140     		lsls	r1, r1, r0
 636              		.loc 1 857 23 view .LVU123
 637 0014 0A43     		orrs	r2, r2, r1
 638 0016 1A60     		str	r2, [r3]
 858:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 639              		.loc 1 858 1 view .LVU124
 640 0018 7047     		bx	lr
 641              		.cfi_endproc
 642              	.LFE144:
 644              		.section	.text.fmc_interrupt_flag_get,"ax",%progbits
 645              		.align	1
 646              		.global	fmc_interrupt_flag_get
 647              		.syntax unified
 648              		.thumb
 649              		.thumb_func
 651              	fmc_interrupt_flag_get:
 652              	.LVL14:
 653              	.LFB145:
 859:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 860:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 861:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      get FMC interrupt flag state
 862:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  flag: FMC interrupt flags, refer to fmc_interrupt_flag_enum
 863:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 only one parameter can be selected which is shown as below:
 864:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_PGERR: FMC bank0 operation error interrupt flag bit
ARM GAS  C:\Temp\cc40QM1q.s 			page 27


 865:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_WPERR: FMC bank0 erase/program protection error interrupt flag
 866:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_END: FMC bank0 end of operation interrupt flag bit
 867:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_PGERR: FMC bank1 operation error interrupt flag bit
 868:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_WPERR: FMC bank1 erase/program protection error interrupt flag
 869:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_END: FMC bank1 end of operation interrupt flag bit
 870:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 871:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     FlagStatus: SET or RESET
 872:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 873:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** FlagStatus fmc_interrupt_flag_get(fmc_interrupt_flag_enum flag)
 874:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 654              		.loc 1 874 1 is_stmt 1 view -0
 655              		.cfi_startproc
 656              		@ args = 0, pretend = 0, frame = 0
 657              		@ frame_needed = 0, uses_anonymous_args = 0
 658              		@ link register save eliminated.
 875:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FlagStatus ret1 = RESET;
 659              		.loc 1 875 5 view .LVU126
 876:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FlagStatus ret2 = RESET;
 660              		.loc 1 876 5 view .LVU127
 877:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 878:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_STAT0_REG_OFFSET == FMC_REG_OFFSET_GET(flag)){
 661              		.loc 1 878 5 view .LVU128
 662              		.loc 1 878 32 is_stmt 0 view .LVU129
 663 0000 030B     		lsrs	r3, r0, #12
 664              		.loc 1 878 7 view .LVU130
 665 0002 0C2B     		cmp	r3, #12
 666 0004 16D0     		beq	.L60
 879:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get the staus of interrupt flag */
 880:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         ret1 = (FlagStatus)(FMC_REG_VALS(flag) & BIT(FMC_BIT_POS0(flag)));
 881:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get the staus of interrupt enale bit */
 882:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         ret2 = (FlagStatus)(FMC_CTL0 & BIT(FMC_BIT_POS1(flag)));
 883:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 884:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get the staus of interrupt flag */
 885:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         ret1 = (FlagStatus)(FMC_REG_VALS(flag) & BIT(FMC_BIT_POS0(flag)));
 667              		.loc 1 885 9 is_stmt 1 view .LVU131
 668              		.loc 1 885 29 is_stmt 0 view .LVU132
 669 0006 03F18043 		add	r3, r3, #1073741824
 670 000a 03F50833 		add	r3, r3, #139264
 671 000e 1A68     		ldr	r2, [r3]
 672              		.loc 1 885 50 view .LVU133
 673 0010 C0F38411 		ubfx	r1, r0, #6, #5
 674 0014 0123     		movs	r3, #1
 675 0016 03FA01F1 		lsl	r1, r3, r1
 676              		.loc 1 885 16 view .LVU134
 677 001a C9B2     		uxtb	r1, r1
 678              		.loc 1 885 14 view .LVU135
 679 001c 0A40     		ands	r2, r2, r1
 680              	.LVL15:
 886:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get the staus of interrupt enale bit */
 887:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         ret2 = (FlagStatus)(FMC_CTL1 & BIT(FMC_BIT_POS1(flag)));
 681              		.loc 1 887 9 is_stmt 1 view .LVU136
 682              		.loc 1 887 29 is_stmt 0 view .LVU137
 683 001e 1149     		ldr	r1, .L61
 684 0020 096D     		ldr	r1, [r1, #80]
 685              		.loc 1 887 40 view .LVU138
 686 0022 00F01F00 		and	r0, r0, #31
 687              	.LVL16:
ARM GAS  C:\Temp\cc40QM1q.s 			page 28


 688              		.loc 1 887 40 view .LVU139
 689 0026 8340     		lsls	r3, r3, r0
 690              		.loc 1 887 16 view .LVU140
 691 0028 DBB2     		uxtb	r3, r3
 692              		.loc 1 887 14 view .LVU141
 693 002a 0B40     		ands	r3, r3, r1
 694              	.LVL17:
 695              	.L56:
 888:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 889:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 890:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(ret1 && ret2){
 696              		.loc 1 890 5 is_stmt 1 view .LVU142
 697              		.loc 1 890 7 is_stmt 0 view .LVU143
 698 002c B2B1     		cbz	r2, .L58
 699              		.loc 1 890 13 discriminator 1 view .LVU144
 700 002e BBB9     		cbnz	r3, .L59
 891:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         return SET;
 892:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 893:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         return RESET;
 701              		.loc 1 893 16 view .LVU145
 702 0030 0020     		movs	r0, #0
 703 0032 7047     		bx	lr
 704              	.LVL18:
 705              	.L60:
 880:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get the staus of interrupt enale bit */
 706              		.loc 1 880 9 is_stmt 1 view .LVU146
 880:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get the staus of interrupt enale bit */
 707              		.loc 1 880 29 is_stmt 0 view .LVU147
 708 0034 03F18043 		add	r3, r3, #1073741824
 709 0038 03F50833 		add	r3, r3, #139264
 710 003c 1A68     		ldr	r2, [r3]
 880:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get the staus of interrupt enale bit */
 711              		.loc 1 880 50 view .LVU148
 712 003e C0F38413 		ubfx	r3, r0, #6, #5
 713 0042 0121     		movs	r1, #1
 714 0044 01FA03F3 		lsl	r3, r1, r3
 880:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get the staus of interrupt enale bit */
 715              		.loc 1 880 16 view .LVU149
 716 0048 DBB2     		uxtb	r3, r3
 880:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get the staus of interrupt enale bit */
 717              		.loc 1 880 14 view .LVU150
 718 004a 1A40     		ands	r2, r2, r3
 719              	.LVL19:
 882:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 720              		.loc 1 882 9 is_stmt 1 view .LVU151
 882:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 721              		.loc 1 882 29 is_stmt 0 view .LVU152
 722 004c 054B     		ldr	r3, .L61
 723 004e 1B69     		ldr	r3, [r3, #16]
 882:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 724              		.loc 1 882 40 view .LVU153
 725 0050 00F01F00 		and	r0, r0, #31
 726              	.LVL20:
 882:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 727              		.loc 1 882 40 view .LVU154
 728 0054 8140     		lsls	r1, r1, r0
 882:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
ARM GAS  C:\Temp\cc40QM1q.s 			page 29


 729              		.loc 1 882 16 view .LVU155
 730 0056 C9B2     		uxtb	r1, r1
 882:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 731              		.loc 1 882 14 view .LVU156
 732 0058 0B40     		ands	r3, r3, r1
 733              	.LVL21:
 882:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 734              		.loc 1 882 14 view .LVU157
 735 005a E7E7     		b	.L56
 736              	.L58:
 737              		.loc 1 893 16 view .LVU158
 738 005c 0020     		movs	r0, #0
 739 005e 7047     		bx	lr
 740              	.L59:
 891:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         return SET;
 741              		.loc 1 891 16 view .LVU159
 742 0060 0120     		movs	r0, #1
 894:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 895:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 743              		.loc 1 895 1 view .LVU160
 744 0062 7047     		bx	lr
 745              	.L62:
 746              		.align	2
 747              	.L61:
 748 0064 00200240 		.word	1073881088
 749              		.cfi_endproc
 750              	.LFE145:
 752              		.section	.text.fmc_interrupt_flag_clear,"ax",%progbits
 753              		.align	1
 754              		.global	fmc_interrupt_flag_clear
 755              		.syntax unified
 756              		.thumb
 757              		.thumb_func
 759              	fmc_interrupt_flag_clear:
 760              	.LVL22:
 761              	.LFB146:
 896:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 897:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 898:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      clear FMC interrupt flag state
 899:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  flag: FMC interrupt flags, refer to can_interrupt_flag_enum
 900:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 only one parameter can be selected which is shown as below:
 901:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_PGERR: FMC bank0 operation error interrupt flag bit
 902:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_WPERR: FMC bank0 erase/program protection error interrupt flag
 903:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_END: FMC bank0 end of operation interrupt flag bit
 904:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_PGERR: FMC bank1 operation error interrupt flag bit
 905:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_WPERR: FMC bank1 erase/program protection error interrupt flag
 906:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_END: FMC bank1 end of operation interrupt flag bit
 907:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 908:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 909:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 910:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_interrupt_flag_clear(fmc_interrupt_flag_enum flag)
 911:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 762              		.loc 1 911 1 is_stmt 1 view -0
 763              		.cfi_startproc
 764              		@ args = 0, pretend = 0, frame = 0
 765              		@ frame_needed = 0, uses_anonymous_args = 0
 766              		@ link register save eliminated.
ARM GAS  C:\Temp\cc40QM1q.s 			page 30


 912:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FMC_REG_VALS(flag) |= BIT(FMC_BIT_POS0(flag));
 767              		.loc 1 912 5 view .LVU162
 768 0000 030B     		lsrs	r3, r0, #12
 769 0002 03F18043 		add	r3, r3, #1073741824
 770 0006 03F50833 		add	r3, r3, #139264
 771 000a 1A68     		ldr	r2, [r3]
 772              		.loc 1 912 27 is_stmt 0 view .LVU163
 773 000c C0F38410 		ubfx	r0, r0, #6, #5
 774              	.LVL23:
 775              		.loc 1 912 27 view .LVU164
 776 0010 0121     		movs	r1, #1
 777 0012 8140     		lsls	r1, r1, r0
 778              		.loc 1 912 24 view .LVU165
 779 0014 0A43     		orrs	r2, r2, r1
 780 0016 1A60     		str	r2, [r3]
 913:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 781              		.loc 1 913 1 view .LVU166
 782 0018 7047     		bx	lr
 783              		.cfi_endproc
 784              	.LFE146:
 786              		.section	.text.fmc_bank0_state_get,"ax",%progbits
 787              		.align	1
 788              		.global	fmc_bank0_state_get
 789              		.syntax unified
 790              		.thumb
 791              		.thumb_func
 793              	fmc_bank0_state_get:
 794              	.LFB147:
 914:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 915:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 916:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      get the FMC bank0 state
 917:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 918:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 919:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 920:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 921:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_bank0_state_get(void)
 922:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 795              		.loc 1 922 1 is_stmt 1 view -0
 796              		.cfi_startproc
 797              		@ args = 0, pretend = 0, frame = 0
 798              		@ frame_needed = 0, uses_anonymous_args = 0
 799              		@ link register save eliminated.
 923:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 800              		.loc 1 923 5 view .LVU168
 801              	.LVL24:
 924:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 925:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if((uint32_t)0x00U != (FMC_STAT0 & FMC_STAT0_BUSY)){
 802              		.loc 1 925 5 view .LVU169
 803              		.loc 1 925 28 is_stmt 0 view .LVU170
 804 0000 0B4B     		ldr	r3, .L69
 805 0002 DB68     		ldr	r3, [r3, #12]
 806              		.loc 1 925 7 view .LVU171
 807 0004 13F0010F 		tst	r3, #1
 808 0008 0BD1     		bne	.L66
 926:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = FMC_BUSY;
 927:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 928:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if((uint32_t)0x00U != (FMC_STAT0 & FMC_STAT0_WPERR)){
ARM GAS  C:\Temp\cc40QM1q.s 			page 31


 809              		.loc 1 928 9 is_stmt 1 view .LVU172
 810              		.loc 1 928 32 is_stmt 0 view .LVU173
 811 000a 094B     		ldr	r3, .L69
 812 000c DB68     		ldr	r3, [r3, #12]
 813              		.loc 1 928 11 view .LVU174
 814 000e 13F0100F 		tst	r3, #16
 815 0012 08D1     		bne	.L67
 929:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = FMC_WPERR;
 930:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }else{
 931:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if((uint32_t)0x00U != (FMC_STAT0 & (FMC_STAT0_PGERR))){
 816              		.loc 1 931 13 is_stmt 1 view .LVU175
 817              		.loc 1 931 36 is_stmt 0 view .LVU176
 818 0014 064B     		ldr	r3, .L69
 819 0016 DB68     		ldr	r3, [r3, #12]
 820              		.loc 1 931 15 view .LVU177
 821 0018 13F0040F 		tst	r3, #4
 822 001c 05D1     		bne	.L68
 923:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 823              		.loc 1 923 20 view .LVU178
 824 001e 0020     		movs	r0, #0
 825 0020 7047     		bx	lr
 826              	.L66:
 926:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = FMC_BUSY;
 827              		.loc 1 926 19 view .LVU179
 828 0022 0120     		movs	r0, #1
 829 0024 7047     		bx	lr
 830              	.L67:
 929:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = FMC_WPERR;
 831              		.loc 1 929 23 view .LVU180
 832 0026 0320     		movs	r0, #3
 833 0028 7047     		bx	lr
 834              	.L68:
 932:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = FMC_PGERR; 
 835              		.loc 1 932 27 view .LVU181
 836 002a 0220     		movs	r0, #2
 837              	.LVL25:
 933:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 934:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 935:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 936:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 937:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 838              		.loc 1 937 5 is_stmt 1 view .LVU182
 938:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 839              		.loc 1 938 1 is_stmt 0 view .LVU183
 840 002c 7047     		bx	lr
 841              	.L70:
 842 002e 00BF     		.align	2
 843              	.L69:
 844 0030 00200240 		.word	1073881088
 845              		.cfi_endproc
 846              	.LFE147:
 848              		.section	.text.fmc_bank1_state_get,"ax",%progbits
 849              		.align	1
 850              		.global	fmc_bank1_state_get
 851              		.syntax unified
 852              		.thumb
 853              		.thumb_func
ARM GAS  C:\Temp\cc40QM1q.s 			page 32


 855              	fmc_bank1_state_get:
 856              	.LFB148:
 939:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 940:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 941:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      get the FMC bank1 state
 942:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 943:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 944:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 945:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 946:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_bank1_state_get(void)
 947:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 857              		.loc 1 947 1 is_stmt 1 view -0
 858              		.cfi_startproc
 859              		@ args = 0, pretend = 0, frame = 0
 860              		@ frame_needed = 0, uses_anonymous_args = 0
 861              		@ link register save eliminated.
 948:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 862              		.loc 1 948 5 view .LVU185
 863              	.LVL26:
 949:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 950:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if((uint32_t)0x00U != (FMC_STAT1 & FMC_STAT1_BUSY)){
 864              		.loc 1 950 5 view .LVU186
 865              		.loc 1 950 28 is_stmt 0 view .LVU187
 866 0000 0B4B     		ldr	r3, .L76
 867 0002 DB6C     		ldr	r3, [r3, #76]
 868              		.loc 1 950 7 view .LVU188
 869 0004 13F0010F 		tst	r3, #1
 870 0008 0BD1     		bne	.L73
 951:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = FMC_BUSY;
 952:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 953:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if((uint32_t)0x00U != (FMC_STAT1 & FMC_STAT1_WPERR)){
 871              		.loc 1 953 9 is_stmt 1 view .LVU189
 872              		.loc 1 953 32 is_stmt 0 view .LVU190
 873 000a 094B     		ldr	r3, .L76
 874 000c DB6C     		ldr	r3, [r3, #76]
 875              		.loc 1 953 11 view .LVU191
 876 000e 13F0100F 		tst	r3, #16
 877 0012 08D1     		bne	.L74
 954:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = FMC_WPERR;
 955:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }else{
 956:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if((uint32_t)0x00U != (FMC_STAT1 & FMC_STAT1_PGERR)){
 878              		.loc 1 956 13 is_stmt 1 view .LVU192
 879              		.loc 1 956 36 is_stmt 0 view .LVU193
 880 0014 064B     		ldr	r3, .L76
 881 0016 DB6C     		ldr	r3, [r3, #76]
 882              		.loc 1 956 15 view .LVU194
 883 0018 13F0040F 		tst	r3, #4
 884 001c 05D1     		bne	.L75
 948:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 885              		.loc 1 948 20 view .LVU195
 886 001e 0020     		movs	r0, #0
 887 0020 7047     		bx	lr
 888              	.L73:
 951:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = FMC_BUSY;
 889              		.loc 1 951 19 view .LVU196
 890 0022 0120     		movs	r0, #1
 891 0024 7047     		bx	lr
ARM GAS  C:\Temp\cc40QM1q.s 			page 33


 892              	.L74:
 954:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = FMC_WPERR;
 893              		.loc 1 954 23 view .LVU197
 894 0026 0320     		movs	r0, #3
 895 0028 7047     		bx	lr
 896              	.L75:
 957:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = FMC_PGERR; 
 897              		.loc 1 957 27 view .LVU198
 898 002a 0220     		movs	r0, #2
 899              	.LVL27:
 958:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 959:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 960:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 961:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 962:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 963:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 900              		.loc 1 963 5 is_stmt 1 view .LVU199
 964:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 901              		.loc 1 964 1 is_stmt 0 view .LVU200
 902 002c 7047     		bx	lr
 903              	.L77:
 904 002e 00BF     		.align	2
 905              	.L76:
 906 0030 00200240 		.word	1073881088
 907              		.cfi_endproc
 908              	.LFE148:
 910              		.section	.text.fmc_bank0_ready_wait,"ax",%progbits
 911              		.align	1
 912              		.global	fmc_bank0_ready_wait
 913              		.syntax unified
 914              		.thumb
 915              		.thumb_func
 917              	fmc_bank0_ready_wait:
 918              	.LVL28:
 919              	.LFB149:
 965:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 966:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 967:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      check whether FMC bank0 is ready or not
 968:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  timeout: count of loop
 969:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 970:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 971:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 972:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_bank0_ready_wait(uint32_t timeout)
 973:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 920              		.loc 1 973 1 is_stmt 1 view -0
 921              		.cfi_startproc
 922              		@ args = 0, pretend = 0, frame = 0
 923              		@ frame_needed = 0, uses_anonymous_args = 0
 924              		.loc 1 973 1 is_stmt 0 view .LVU202
 925 0000 10B5     		push	{r4, lr}
 926              	.LCFI0:
 927              		.cfi_def_cfa_offset 8
 928              		.cfi_offset 4, -8
 929              		.cfi_offset 14, -4
 930 0002 0446     		mov	r4, r0
 974:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_BUSY;
 931              		.loc 1 974 5 is_stmt 1 view .LVU203
ARM GAS  C:\Temp\cc40QM1q.s 			page 34


 932              	.LVL29:
 933              	.L80:
 975:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 976:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* wait for FMC ready */
 977:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     do{
 934              		.loc 1 977 5 discriminator 2 view .LVU204
 978:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get FMC state */
 979:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_state_get();
 935              		.loc 1 979 9 discriminator 2 view .LVU205
 936              		.loc 1 979 21 is_stmt 0 discriminator 2 view .LVU206
 937 0004 FFF7FEFF 		bl	fmc_bank0_state_get
 938              	.LVL30:
 980:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         timeout--;
 939              		.loc 1 980 9 is_stmt 1 discriminator 2 view .LVU207
 940              		.loc 1 980 16 is_stmt 0 discriminator 2 view .LVU208
 941 0008 013C     		subs	r4, r4, #1
 942              	.LVL31:
 981:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }while((FMC_BUSY == fmc_state) && (0x00U != timeout));
 943              		.loc 1 981 36 is_stmt 1 discriminator 2 view .LVU209
 944 000a 0128     		cmp	r0, #1
 945 000c 01D1     		bne	.L79
 946              		.loc 1 981 36 is_stmt 0 discriminator 1 view .LVU210
 947 000e 002C     		cmp	r4, #0
 948 0010 F8D1     		bne	.L80
 949              	.L79:
 982:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 983:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BUSY == fmc_state){
 950              		.loc 1 983 5 is_stmt 1 view .LVU211
 951              		.loc 1 983 7 is_stmt 0 view .LVU212
 952 0012 0128     		cmp	r0, #1
 953 0014 00D0     		beq	.L84
 954              	.LVL32:
 955              	.L81:
 984:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = FMC_TOERR;
 985:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 986:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 987:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 956              		.loc 1 987 5 is_stmt 1 view .LVU213
 988:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 957              		.loc 1 988 1 is_stmt 0 view .LVU214
 958 0016 10BD     		pop	{r4, pc}
 959              	.LVL33:
 960              	.L84:
 984:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = FMC_TOERR;
 961              		.loc 1 984 19 view .LVU215
 962 0018 0420     		movs	r0, #4
 963              	.LVL34:
 984:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = FMC_TOERR;
 964              		.loc 1 984 19 view .LVU216
 965 001a FCE7     		b	.L81
 966              		.cfi_endproc
 967              	.LFE149:
 969              		.section	.text.fmc_bank0_erase,"ax",%progbits
 970              		.align	1
 971              		.global	fmc_bank0_erase
 972              		.syntax unified
 973              		.thumb
ARM GAS  C:\Temp\cc40QM1q.s 			page 35


 974              		.thumb_func
 976              	fmc_bank0_erase:
 977              	.LFB125:
 278:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 978              		.loc 1 278 1 is_stmt 1 view -0
 979              		.cfi_startproc
 980              		@ args = 0, pretend = 0, frame = 0
 981              		@ frame_needed = 0, uses_anonymous_args = 0
 982 0000 10B5     		push	{r4, lr}
 983              	.LCFI1:
 984              		.cfi_def_cfa_offset 8
 985              		.cfi_offset 4, -8
 986              		.cfi_offset 14, -4
 279:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* wait for the FMC ready */
 987              		.loc 1 279 5 view .LVU218
 988              	.LVL35:
 281:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 989              		.loc 1 281 5 view .LVU219
 281:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 990              		.loc 1 281 17 is_stmt 0 view .LVU220
 991 0002 0B48     		ldr	r0, .L89
 992 0004 FFF7FEFF 		bl	fmc_bank0_ready_wait
 993              	.LVL36:
 283:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* start FMC bank0 erase */
 994              		.loc 1 283 5 is_stmt 1 view .LVU221
 283:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* start FMC bank0 erase */
 995              		.loc 1 283 7 is_stmt 0 view .LVU222
 996 0008 00B1     		cbz	r0, .L88
 997              	.L86:
 998              	.LVL37:
 293:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 999              		.loc 1 293 5 is_stmt 1 view .LVU223
 294:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1000              		.loc 1 294 1 is_stmt 0 view .LVU224
 1001 000a 10BD     		pop	{r4, pc}
 1002              	.LVL38:
 1003              	.L88:
 285:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 1004              		.loc 1 285 9 is_stmt 1 view .LVU225
 1005 000c 094C     		ldr	r4, .L89+4
 1006 000e 2369     		ldr	r3, [r4, #16]
 285:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 1007              		.loc 1 285 18 is_stmt 0 view .LVU226
 1008 0010 43F00403 		orr	r3, r3, #4
 1009 0014 2361     		str	r3, [r4, #16]
 286:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 1010              		.loc 1 286 9 is_stmt 1 view .LVU227
 1011 0016 2369     		ldr	r3, [r4, #16]
 286:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 1012              		.loc 1 286 18 is_stmt 0 view .LVU228
 1013 0018 43F04003 		orr	r3, r3, #64
 1014 001c 2361     		str	r3, [r4, #16]
 288:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* reset the MER bit */
 1015              		.loc 1 288 9 is_stmt 1 view .LVU229
 288:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* reset the MER bit */
 1016              		.loc 1 288 21 is_stmt 0 view .LVU230
 1017 001e 0448     		ldr	r0, .L89
ARM GAS  C:\Temp\cc40QM1q.s 			page 36


 1018 0020 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1019              	.LVL39:
 290:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 1020              		.loc 1 290 9 is_stmt 1 view .LVU231
 1021 0024 2369     		ldr	r3, [r4, #16]
 290:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 1022              		.loc 1 290 18 is_stmt 0 view .LVU232
 1023 0026 23F00403 		bic	r3, r3, #4
 1024 002a 2361     		str	r3, [r4, #16]
 1025 002c EDE7     		b	.L86
 1026              	.L90:
 1027 002e 00BF     		.align	2
 1028              	.L89:
 1029 0030 0000FF0F 		.word	268369920
 1030 0034 00200240 		.word	1073881088
 1031              		.cfi_endproc
 1032              	.LFE125:
 1034              		.section	.text.ob_erase,"ax",%progbits
 1035              		.align	1
 1036              		.global	ob_erase
 1037              		.syntax unified
 1038              		.thumb
 1039              		.thumb_func
 1041              	ob_erase:
 1042              	.LFB132:
 515:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     uint16_t temp_spc = FMC_NSPC;
 1043              		.loc 1 515 1 is_stmt 1 view -0
 1044              		.cfi_startproc
 1045              		@ args = 0, pretend = 0, frame = 0
 1046              		@ frame_needed = 0, uses_anonymous_args = 0
 1047 0000 38B5     		push	{r3, r4, r5, lr}
 1048              	.LCFI2:
 1049              		.cfi_def_cfa_offset 16
 1050              		.cfi_offset 3, -16
 1051              		.cfi_offset 4, -12
 1052              		.cfi_offset 5, -8
 1053              		.cfi_offset 14, -4
 516:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1054              		.loc 1 516 5 view .LVU234
 1055              	.LVL40:
 518:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1056              		.loc 1 518 5 view .LVU235
 518:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1057              		.loc 1 518 32 is_stmt 0 view .LVU236
 1058 0002 1D48     		ldr	r0, .L99
 1059 0004 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1060              	.LVL41:
 1061 0008 0446     		mov	r4, r0
 1062              	.LVL42:
 521:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         temp_spc = FMC_USPC;  
 1063              		.loc 1 521 5 is_stmt 1 view .LVU237
 521:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         temp_spc = FMC_USPC;  
 1064              		.loc 1 521 17 is_stmt 0 view .LVU238
 1065 000a FFF7FEFF 		bl	ob_spc_get
 1066              	.LVL43:
 521:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         temp_spc = FMC_USPC;  
 1067              		.loc 1 521 7 view .LVU239
ARM GAS  C:\Temp\cc40QM1q.s 			page 37


 1068 000e 18B9     		cbnz	r0, .L95
 516:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1069              		.loc 1 516 14 view .LVU240
 1070 0010 A525     		movs	r5, #165
 1071              	.L92:
 1072              	.LVL44:
 525:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1073              		.loc 1 525 5 is_stmt 1 view .LVU241
 525:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1074              		.loc 1 525 7 is_stmt 0 view .LVU242
 1075 0012 1CB1     		cbz	r4, .L97
 1076              	.LVL45:
 1077              	.L93:
 555:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 1078              		.loc 1 555 5 is_stmt 1 view .LVU243
 556:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1079              		.loc 1 556 1 is_stmt 0 view .LVU244
 1080 0014 2046     		mov	r0, r4
 1081 0016 38BD     		pop	{r3, r4, r5, pc}
 1082              	.LVL46:
 1083              	.L95:
 522:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 1084              		.loc 1 522 18 view .LVU245
 1085 0018 BB25     		movs	r5, #187
 1086 001a FAE7     		b	.L92
 1087              	.LVL47:
 1088              	.L97:
 528:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 1089              		.loc 1 528 9 is_stmt 1 view .LVU246
 1090 001c 174B     		ldr	r3, .L99+4
 1091 001e 1A69     		ldr	r2, [r3, #16]
 528:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 1092              		.loc 1 528 18 is_stmt 0 view .LVU247
 1093 0020 42F02002 		orr	r2, r2, #32
 1094 0024 1A61     		str	r2, [r3, #16]
 529:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1095              		.loc 1 529 9 is_stmt 1 view .LVU248
 1096 0026 1A69     		ldr	r2, [r3, #16]
 529:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1097              		.loc 1 529 18 is_stmt 0 view .LVU249
 1098 0028 42F04002 		orr	r2, r2, #64
 1099 002c 1A61     		str	r2, [r3, #16]
 532:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1100              		.loc 1 532 9 is_stmt 1 view .LVU250
 532:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1101              		.loc 1 532 21 is_stmt 0 view .LVU251
 1102 002e 1248     		ldr	r0, .L99
 1103 0030 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1104              	.LVL48:
 534:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBER bit */
 1105              		.loc 1 534 9 is_stmt 1 view .LVU252
 534:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBER bit */
 1106              		.loc 1 534 11 is_stmt 0 view .LVU253
 1107 0034 0446     		mov	r4, r0
 1108 0036 38B1     		cbz	r0, .L98
 548:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBPG bit */
 1109              		.loc 1 548 13 is_stmt 1 view .LVU254
ARM GAS  C:\Temp\cc40QM1q.s 			page 38


 548:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBPG bit */
 1110              		.loc 1 548 15 is_stmt 0 view .LVU255
 1111 0038 0428     		cmp	r0, #4
 1112 003a EBD0     		beq	.L93
 550:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 1113              		.loc 1 550 17 is_stmt 1 view .LVU256
 1114 003c 0F4A     		ldr	r2, .L99+4
 1115 003e 1369     		ldr	r3, [r2, #16]
 550:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 1116              		.loc 1 550 26 is_stmt 0 view .LVU257
 1117 0040 23F01003 		bic	r3, r3, #16
 1118 0044 1361     		str	r3, [r2, #16]
 1119 0046 E5E7     		b	.L93
 1120              	.L98:
 536:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the OBPG bit */
 1121              		.loc 1 536 13 is_stmt 1 view .LVU258
 1122 0048 0C4B     		ldr	r3, .L99+4
 1123 004a 1A69     		ldr	r2, [r3, #16]
 536:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the OBPG bit */
 1124              		.loc 1 536 22 is_stmt 0 view .LVU259
 1125 004c 22F02002 		bic	r2, r2, #32
 1126 0050 1A61     		str	r2, [r3, #16]
 538:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* no security protection */
 1127              		.loc 1 538 13 is_stmt 1 view .LVU260
 1128 0052 1A69     		ldr	r2, [r3, #16]
 538:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* no security protection */
 1129              		.loc 1 538 22 is_stmt 0 view .LVU261
 1130 0054 42F01002 		orr	r2, r2, #16
 1131 0058 1A61     		str	r2, [r3, #16]
 540:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 1132              		.loc 1 540 13 is_stmt 1 view .LVU262
 540:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 1133              		.loc 1 540 20 is_stmt 0 view .LVU263
 1134 005a 094B     		ldr	r3, .L99+8
 1135 005c 1D80     		strh	r5, [r3]	@ movhi
 542:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_TOERR != fmc_state){
 1136              		.loc 1 542 13 is_stmt 1 view .LVU264
 542:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_TOERR != fmc_state){
 1137              		.loc 1 542 25 is_stmt 0 view .LVU265
 1138 005e 0648     		ldr	r0, .L99
 1139              	.LVL49:
 542:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_TOERR != fmc_state){
 1140              		.loc 1 542 25 view .LVU266
 1141 0060 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1142              	.LVL50:
 1143 0064 0446     		mov	r4, r0
 1144              	.LVL51:
 543:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBPG bit */
 1145              		.loc 1 543 13 is_stmt 1 view .LVU267
 543:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBPG bit */
 1146              		.loc 1 543 15 is_stmt 0 view .LVU268
 1147 0066 0428     		cmp	r0, #4
 1148 0068 D4D0     		beq	.L93
 545:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 1149              		.loc 1 545 17 is_stmt 1 view .LVU269
 1150 006a 044A     		ldr	r2, .L99+4
 1151 006c 1369     		ldr	r3, [r2, #16]
ARM GAS  C:\Temp\cc40QM1q.s 			page 39


 545:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 1152              		.loc 1 545 26 is_stmt 0 view .LVU270
 1153 006e 23F01003 		bic	r3, r3, #16
 1154 0072 1361     		str	r3, [r2, #16]
 1155 0074 CEE7     		b	.L93
 1156              	.L100:
 1157 0076 00BF     		.align	2
 1158              	.L99:
 1159 0078 0000FF0F 		.word	268369920
 1160 007c 00200240 		.word	1073881088
 1161 0080 00F8FF1F 		.word	536868864
 1162              		.cfi_endproc
 1163              	.LFE132:
 1165              		.section	.text.ob_write_protection_enable,"ax",%progbits
 1166              		.align	1
 1167              		.global	ob_write_protection_enable
 1168              		.syntax unified
 1169              		.thumb
 1170              		.thumb_func
 1172              	ob_write_protection_enable:
 1173              	.LVL52:
 1174              	.LFB133:
 567:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     uint16_t temp_wp0, temp_wp1, temp_wp2, temp_wp3;
 1175              		.loc 1 567 1 is_stmt 1 view -0
 1176              		.cfi_startproc
 1177              		@ args = 0, pretend = 0, frame = 0
 1178              		@ frame_needed = 0, uses_anonymous_args = 0
 567:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     uint16_t temp_wp0, temp_wp1, temp_wp2, temp_wp3;
 1179              		.loc 1 567 1 is_stmt 0 view .LVU272
 1180 0000 70B5     		push	{r4, r5, r6, lr}
 1181              	.LCFI3:
 1182              		.cfi_def_cfa_offset 16
 1183              		.cfi_offset 4, -16
 1184              		.cfi_offset 5, -12
 1185              		.cfi_offset 6, -8
 1186              		.cfi_offset 14, -4
 1187 0002 0446     		mov	r4, r0
 568:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1188              		.loc 1 568 5 is_stmt 1 view .LVU273
 570:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1189              		.loc 1 570 5 view .LVU274
 570:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1190              		.loc 1 570 32 is_stmt 0 view .LVU275
 1191 0004 1D48     		ldr	r0, .L112
 1192              	.LVL53:
 570:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1193              		.loc 1 570 32 view .LVU276
 1194 0006 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1195              	.LVL54:
 572:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     temp_wp0 = (uint16_t)(ob_wp & OB_WP0_WP0);
 1196              		.loc 1 572 5 is_stmt 1 view .LVU277
 572:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     temp_wp0 = (uint16_t)(ob_wp & OB_WP0_WP0);
 1197              		.loc 1 572 11 is_stmt 0 view .LVU278
 1198 000a E343     		mvns	r3, r4
 1199              	.LVL55:
 573:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     temp_wp1 = (uint16_t)((ob_wp & OB_WP1_WP1) >> 8U);
 1200              		.loc 1 573 5 is_stmt 1 view .LVU279
ARM GAS  C:\Temp\cc40QM1q.s 			page 40


 574:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     temp_wp2 = (uint16_t)((ob_wp & OB_WP2_WP2) >> 16U);
 1201              		.loc 1 574 5 view .LVU280
 574:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     temp_wp2 = (uint16_t)((ob_wp & OB_WP2_WP2) >> 16U);
 1202              		.loc 1 574 14 is_stmt 0 view .LVU281
 1203 000c C3F30726 		ubfx	r6, r3, #8, #8
 1204              	.LVL56:
 575:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     temp_wp3 = (uint16_t)((ob_wp & OB_WP3_WP3) >> 24U);
 1205              		.loc 1 575 5 is_stmt 1 view .LVU282
 575:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     temp_wp3 = (uint16_t)((ob_wp & OB_WP3_WP3) >> 24U);
 1206              		.loc 1 575 14 is_stmt 0 view .LVU283
 1207 0010 C3F30745 		ubfx	r5, r3, #16, #8
 1208              	.LVL57:
 576:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1209              		.loc 1 576 5 is_stmt 1 view .LVU284
 578:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1210              		.loc 1 578 5 view .LVU285
 578:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1211              		.loc 1 578 7 is_stmt 0 view .LVU286
 1212 0014 C0B9     		cbnz	r0, .L102
 1213 0016 D9B2     		uxtb	r1, r3
 1214 0018 1C0E     		lsrs	r4, r3, #24
 581:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1215              		.loc 1 581 9 is_stmt 1 view .LVU287
 1216 001a 194A     		ldr	r2, .L112+4
 1217 001c 1369     		ldr	r3, [r2, #16]
 1218              	.LVL58:
 581:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1219              		.loc 1 581 18 is_stmt 0 view .LVU288
 1220 001e 43F01003 		orr	r3, r3, #16
 1221 0022 1361     		str	r3, [r2, #16]
 583:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP0 = temp_wp0;
 1222              		.loc 1 583 9 is_stmt 1 view .LVU289
 583:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP0 = temp_wp0;
 1223              		.loc 1 583 11 is_stmt 0 view .LVU290
 1224 0024 FF29     		cmp	r1, #255
 1225 0026 10D1     		bne	.L108
 1226              	.LVL59:
 1227              	.L103:
 589:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP1 = temp_wp1;
 1228              		.loc 1 589 9 is_stmt 1 view .LVU291
 589:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP1 = temp_wp1;
 1229              		.loc 1 589 11 is_stmt 0 view .LVU292
 1230 0028 20B9     		cbnz	r0, .L104
 589:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP1 = temp_wp1;
 1231              		.loc 1 589 37 discriminator 1 view .LVU293
 1232 002a FF2E     		cmp	r6, #255
 1233 002c 13D1     		bne	.L109
 1234              	.L105:
 595:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP2 = temp_wp2;
 1235              		.loc 1 595 9 is_stmt 1 view .LVU294
 595:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP2 = temp_wp2;
 1236              		.loc 1 595 11 is_stmt 0 view .LVU295
 1237 002e 20B9     		cbnz	r0, .L106
 595:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP2 = temp_wp2;
 1238              		.loc 1 595 37 discriminator 1 view .LVU296
 1239 0030 FF2D     		cmp	r5, #255
 1240 0032 16D1     		bne	.L110
ARM GAS  C:\Temp\cc40QM1q.s 			page 41


 1241              	.L104:
 601:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP3 = temp_wp3;
 1242              		.loc 1 601 9 is_stmt 1 view .LVU297
 601:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP3 = temp_wp3;
 1243              		.loc 1 601 11 is_stmt 0 view .LVU298
 1244 0034 08B9     		cbnz	r0, .L106
 601:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP3 = temp_wp3;
 1245              		.loc 1 601 37 discriminator 1 view .LVU299
 1246 0036 FF2C     		cmp	r4, #255
 1247 0038 19D1     		bne	.L111
 1248              	.L106:
 607:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBPG bit */
 1249              		.loc 1 607 9 is_stmt 1 view .LVU300
 607:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBPG bit */
 1250              		.loc 1 607 11 is_stmt 0 view .LVU301
 1251 003a 0428     		cmp	r0, #4
 1252 003c 04D0     		beq	.L102
 609:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1253              		.loc 1 609 13 is_stmt 1 view .LVU302
 1254 003e 104A     		ldr	r2, .L112+4
 1255 0040 1369     		ldr	r3, [r2, #16]
 609:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1256              		.loc 1 609 22 is_stmt 0 view .LVU303
 1257 0042 23F01003 		bic	r3, r3, #16
 1258 0046 1361     		str	r3, [r2, #16]
 1259              	.LVL60:
 1260              	.L102:
 613:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 1261              		.loc 1 613 5 is_stmt 1 view .LVU304
 614:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1262              		.loc 1 614 1 is_stmt 0 view .LVU305
 1263 0048 70BD     		pop	{r4, r5, r6, pc}
 1264              	.LVL61:
 1265              	.L108:
 584:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 1266              		.loc 1 584 13 is_stmt 1 view .LVU306
 584:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 1267              		.loc 1 584 20 is_stmt 0 view .LVU307
 1268 004a 0E4B     		ldr	r3, .L112+8
 1269 004c 1981     		strh	r1, [r3, #8]	@ movhi
 587:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1270              		.loc 1 587 13 is_stmt 1 view .LVU308
 587:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1271              		.loc 1 587 25 is_stmt 0 view .LVU309
 1272 004e 0B48     		ldr	r0, .L112
 1273 0050 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1274              	.LVL62:
 587:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1275              		.loc 1 587 25 view .LVU310
 1276 0054 E8E7     		b	.L103
 1277              	.L109:
 590:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 1278              		.loc 1 590 13 is_stmt 1 view .LVU311
 590:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 1279              		.loc 1 590 20 is_stmt 0 view .LVU312
 1280 0056 0B4B     		ldr	r3, .L112+8
 1281 0058 5E81     		strh	r6, [r3, #10]	@ movhi
ARM GAS  C:\Temp\cc40QM1q.s 			page 42


 593:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1282              		.loc 1 593 13 is_stmt 1 view .LVU313
 593:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1283              		.loc 1 593 25 is_stmt 0 view .LVU314
 1284 005a 0848     		ldr	r0, .L112
 1285              	.LVL63:
 593:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1286              		.loc 1 593 25 view .LVU315
 1287 005c FFF7FEFF 		bl	fmc_bank0_ready_wait
 1288              	.LVL64:
 593:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1289              		.loc 1 593 25 view .LVU316
 1290 0060 E5E7     		b	.L105
 1291              	.L110:
 596:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 1292              		.loc 1 596 13 is_stmt 1 view .LVU317
 596:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 1293              		.loc 1 596 20 is_stmt 0 view .LVU318
 1294 0062 084B     		ldr	r3, .L112+8
 1295 0064 9D81     		strh	r5, [r3, #12]	@ movhi
 599:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1296              		.loc 1 599 13 is_stmt 1 view .LVU319
 599:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1297              		.loc 1 599 25 is_stmt 0 view .LVU320
 1298 0066 0548     		ldr	r0, .L112
 1299              	.LVL65:
 599:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1300              		.loc 1 599 25 view .LVU321
 1301 0068 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1302              	.LVL66:
 599:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1303              		.loc 1 599 25 view .LVU322
 1304 006c E2E7     		b	.L104
 1305              	.L111:
 602:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 1306              		.loc 1 602 13 is_stmt 1 view .LVU323
 602:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 1307              		.loc 1 602 20 is_stmt 0 view .LVU324
 1308 006e 054B     		ldr	r3, .L112+8
 1309 0070 DC81     		strh	r4, [r3, #14]	@ movhi
 605:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1310              		.loc 1 605 13 is_stmt 1 view .LVU325
 605:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1311              		.loc 1 605 25 is_stmt 0 view .LVU326
 1312 0072 0248     		ldr	r0, .L112
 1313              	.LVL67:
 605:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1314              		.loc 1 605 25 view .LVU327
 1315 0074 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1316              	.LVL68:
 605:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1317              		.loc 1 605 25 view .LVU328
 1318 0078 DFE7     		b	.L106
 1319              	.L113:
 1320 007a 00BF     		.align	2
 1321              	.L112:
 1322 007c 0000FF0F 		.word	268369920
ARM GAS  C:\Temp\cc40QM1q.s 			page 43


 1323 0080 00200240 		.word	1073881088
 1324 0084 00F8FF1F 		.word	536868864
 1325              		.cfi_endproc
 1326              	.LFE133:
 1328              		.section	.text.ob_security_protection_config,"ax",%progbits
 1329              		.align	1
 1330              		.global	ob_security_protection_config
 1331              		.syntax unified
 1332              		.thumb
 1333              		.thumb_func
 1335              	ob_security_protection_config:
 1336              	.LVL69:
 1337              	.LFB134:
 625:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1338              		.loc 1 625 1 is_stmt 1 view -0
 1339              		.cfi_startproc
 1340              		@ args = 0, pretend = 0, frame = 0
 1341              		@ frame_needed = 0, uses_anonymous_args = 0
 625:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1342              		.loc 1 625 1 is_stmt 0 view .LVU330
 1343 0000 10B5     		push	{r4, lr}
 1344              	.LCFI4:
 1345              		.cfi_def_cfa_offset 8
 1346              		.cfi_offset 4, -8
 1347              		.cfi_offset 14, -4
 1348 0002 0446     		mov	r4, r0
 626:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1349              		.loc 1 626 5 is_stmt 1 view .LVU331
 626:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1350              		.loc 1 626 32 is_stmt 0 view .LVU332
 1351 0004 1748     		ldr	r0, .L120
 1352              	.LVL70:
 626:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1353              		.loc 1 626 32 view .LVU333
 1354 0006 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1355              	.LVL71:
 628:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBER;
 1356              		.loc 1 628 5 is_stmt 1 view .LVU334
 628:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBER;
 1357              		.loc 1 628 7 is_stmt 0 view .LVU335
 1358 000a 00B1     		cbz	r0, .L118
 1359              	.L115:
 1360              	.LVL72:
 659:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 1361              		.loc 1 659 5 is_stmt 1 view .LVU336
 660:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1362              		.loc 1 660 1 is_stmt 0 view .LVU337
 1363 000c 10BD     		pop	{r4, pc}
 1364              	.LVL73:
 1365              	.L118:
 629:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 1366              		.loc 1 629 9 is_stmt 1 view .LVU338
 1367 000e 164B     		ldr	r3, .L120+4
 1368 0010 1A69     		ldr	r2, [r3, #16]
 629:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 1369              		.loc 1 629 18 is_stmt 0 view .LVU339
 1370 0012 42F02002 		orr	r2, r2, #32
ARM GAS  C:\Temp\cc40QM1q.s 			page 44


 1371 0016 1A61     		str	r2, [r3, #16]
 630:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1372              		.loc 1 630 9 is_stmt 1 view .LVU340
 1373 0018 1A69     		ldr	r2, [r3, #16]
 630:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1374              		.loc 1 630 18 is_stmt 0 view .LVU341
 1375 001a 42F04002 		orr	r2, r2, #64
 1376 001e 1A61     		str	r2, [r3, #16]
 633:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1377              		.loc 1 633 9 is_stmt 1 view .LVU342
 633:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1378              		.loc 1 633 21 is_stmt 0 view .LVU343
 1379 0020 1048     		ldr	r0, .L120
 1380 0022 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1381              	.LVL74:
 635:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBER bit */
 1382              		.loc 1 635 9 is_stmt 1 view .LVU344
 635:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBER bit */
 1383              		.loc 1 635 11 is_stmt 0 view .LVU345
 1384 0026 38B1     		cbz	r0, .L119
 652:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBER bit */
 1385              		.loc 1 652 13 is_stmt 1 view .LVU346
 652:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBER bit */
 1386              		.loc 1 652 15 is_stmt 0 view .LVU347
 1387 0028 0428     		cmp	r0, #4
 1388 002a EFD0     		beq	.L115
 654:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 1389              		.loc 1 654 17 is_stmt 1 view .LVU348
 1390 002c 0E4A     		ldr	r2, .L120+4
 1391 002e 1369     		ldr	r3, [r2, #16]
 654:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 1392              		.loc 1 654 26 is_stmt 0 view .LVU349
 1393 0030 23F02003 		bic	r3, r3, #32
 1394 0034 1361     		str	r3, [r2, #16]
 1395 0036 E9E7     		b	.L115
 1396              	.L119:
 637:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 1397              		.loc 1 637 13 is_stmt 1 view .LVU350
 1398 0038 0B4B     		ldr	r3, .L120+4
 1399 003a 1A69     		ldr	r2, [r3, #16]
 637:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 1400              		.loc 1 637 22 is_stmt 0 view .LVU351
 1401 003c 22F02002 		bic	r2, r2, #32
 1402 0040 1A61     		str	r2, [r3, #16]
 640:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****        
 1403              		.loc 1 640 13 is_stmt 1 view .LVU352
 1404 0042 1A69     		ldr	r2, [r3, #16]
 640:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****        
 1405              		.loc 1 640 22 is_stmt 0 view .LVU353
 1406 0044 42F01002 		orr	r2, r2, #16
 1407 0048 1A61     		str	r2, [r3, #16]
 642:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1408              		.loc 1 642 13 is_stmt 1 view .LVU354
 642:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1409              		.loc 1 642 20 is_stmt 0 view .LVU355
 1410 004a 084B     		ldr	r3, .L120+8
 1411 004c 1C80     		strh	r4, [r3]	@ movhi
ARM GAS  C:\Temp\cc40QM1q.s 			page 45


 645:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1412              		.loc 1 645 13 is_stmt 1 view .LVU356
 645:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1413              		.loc 1 645 25 is_stmt 0 view .LVU357
 1414 004e 0548     		ldr	r0, .L120
 1415              	.LVL75:
 645:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1416              		.loc 1 645 25 view .LVU358
 1417 0050 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1418              	.LVL76:
 647:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBPG bit */
 1419              		.loc 1 647 13 is_stmt 1 view .LVU359
 647:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBPG bit */
 1420              		.loc 1 647 15 is_stmt 0 view .LVU360
 1421 0054 0428     		cmp	r0, #4
 1422 0056 D9D0     		beq	.L115
 649:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 1423              		.loc 1 649 17 is_stmt 1 view .LVU361
 1424 0058 034A     		ldr	r2, .L120+4
 1425 005a 1369     		ldr	r3, [r2, #16]
 649:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 1426              		.loc 1 649 26 is_stmt 0 view .LVU362
 1427 005c 23F01003 		bic	r3, r3, #16
 1428 0060 1361     		str	r3, [r2, #16]
 1429 0062 D3E7     		b	.L115
 1430              	.L121:
 1431              		.align	2
 1432              	.L120:
 1433 0064 0000FF0F 		.word	268369920
 1434 0068 00200240 		.word	1073881088
 1435 006c 00F8FF1F 		.word	536868864
 1436              		.cfi_endproc
 1437              	.LFE134:
 1439              		.section	.text.ob_user_write,"ax",%progbits
 1440              		.align	1
 1441              		.global	ob_user_write
 1442              		.syntax unified
 1443              		.thumb
 1444              		.thumb_func
 1446              	ob_user_write:
 1447              	.LVL77:
 1448              	.LFB135:
 680:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1449              		.loc 1 680 1 is_stmt 1 view -0
 1450              		.cfi_startproc
 1451              		@ args = 0, pretend = 0, frame = 0
 1452              		@ frame_needed = 0, uses_anonymous_args = 0
 680:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1453              		.loc 1 680 1 is_stmt 0 view .LVU364
 1454 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1455              	.LCFI5:
 1456              		.cfi_def_cfa_offset 24
 1457              		.cfi_offset 3, -24
 1458              		.cfi_offset 4, -20
 1459              		.cfi_offset 5, -16
 1460              		.cfi_offset 6, -12
 1461              		.cfi_offset 7, -8
ARM GAS  C:\Temp\cc40QM1q.s 			page 46


 1462              		.cfi_offset 14, -4
 1463 0002 0746     		mov	r7, r0
 1464 0004 0E46     		mov	r6, r1
 1465 0006 1546     		mov	r5, r2
 1466 0008 1C46     		mov	r4, r3
 681:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     uint8_t temp;
 1467              		.loc 1 681 5 is_stmt 1 view .LVU365
 1468              	.LVL78:
 682:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1469              		.loc 1 682 5 view .LVU366
 685:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 1470              		.loc 1 685 5 view .LVU367
 685:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 1471              		.loc 1 685 17 is_stmt 0 view .LVU368
 1472 000a 1148     		ldr	r0, .L126
 1473              	.LVL79:
 685:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 1474              		.loc 1 685 17 view .LVU369
 1475 000c FFF7FEFF 		bl	fmc_bank0_ready_wait
 1476              	.LVL80:
 687:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* set the OBPG bit*/
 1477              		.loc 1 687 5 is_stmt 1 view .LVU370
 687:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* set the OBPG bit*/
 1478              		.loc 1 687 7 is_stmt 0 view .LVU371
 1479 0010 8446     		mov	ip, r0
 1480 0012 08B1     		cbz	r0, .L125
 1481              	.L123:
 1482              	.LVL81:
 703:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 1483              		.loc 1 703 5 is_stmt 1 view .LVU372
 704:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1484              		.loc 1 704 1 is_stmt 0 view .LVU373
 1485 0014 6046     		mov	r0, ip
 1486 0016 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1487              	.LVL82:
 1488              	.L125:
 689:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1489              		.loc 1 689 9 is_stmt 1 view .LVU374
 1490 0018 0E4A     		ldr	r2, .L126+4
 1491 001a 1369     		ldr	r3, [r2, #16]
 689:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1492              		.loc 1 689 18 is_stmt 0 view .LVU375
 1493 001c 43F01003 		orr	r3, r3, #16
 1494 0020 1361     		str	r3, [r2, #16]
 691:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         OB_USER = (uint16_t)temp;
 1495              		.loc 1 691 9 is_stmt 1 view .LVU376
 691:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         OB_USER = (uint16_t)temp;
 1496              		.loc 1 691 37 is_stmt 0 view .LVU377
 1497 0022 44EA0700 		orr	r0, r4, r7
 1498              	.LVL83:
 691:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         OB_USER = (uint16_t)temp;
 1499              		.loc 1 691 27 view .LVU378
 1500 0026 40EA0601 		orr	r1, r0, r6
 691:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         OB_USER = (uint16_t)temp;
 1501              		.loc 1 691 17 view .LVU379
 1502 002a 41EA0502 		orr	r2, r1, r5
 691:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         OB_USER = (uint16_t)temp;
ARM GAS  C:\Temp\cc40QM1q.s 			page 47


 1503              		.loc 1 691 14 view .LVU380
 1504 002e 42F0F002 		orr	r2, r2, #240
 1505              	.LVL84:
 692:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1506              		.loc 1 692 9 is_stmt 1 view .LVU381
 692:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1507              		.loc 1 692 17 is_stmt 0 view .LVU382
 1508 0032 094B     		ldr	r3, .L126+8
 1509 0034 5A80     		strh	r2, [r3, #2]	@ movhi
 695:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1510              		.loc 1 695 9 is_stmt 1 view .LVU383
 695:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1511              		.loc 1 695 21 is_stmt 0 view .LVU384
 1512 0036 0648     		ldr	r0, .L126
 1513 0038 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1514              	.LVL85:
 695:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1515              		.loc 1 695 21 view .LVU385
 1516 003c 8446     		mov	ip, r0
 1517              	.LVL86:
 697:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBPG bit */
 1518              		.loc 1 697 9 is_stmt 1 view .LVU386
 697:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBPG bit */
 1519              		.loc 1 697 11 is_stmt 0 view .LVU387
 1520 003e 0428     		cmp	r0, #4
 1521 0040 E8D0     		beq	.L123
 699:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1522              		.loc 1 699 13 is_stmt 1 view .LVU388
 1523 0042 044A     		ldr	r2, .L126+4
 1524 0044 1369     		ldr	r3, [r2, #16]
 699:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1525              		.loc 1 699 22 is_stmt 0 view .LVU389
 1526 0046 23F01003 		bic	r3, r3, #16
 1527 004a 1361     		str	r3, [r2, #16]
 1528 004c E2E7     		b	.L123
 1529              	.L127:
 1530 004e 00BF     		.align	2
 1531              	.L126:
 1532 0050 0000FF0F 		.word	268369920
 1533 0054 00200240 		.word	1073881088
 1534 0058 00F8FF1F 		.word	536868864
 1535              		.cfi_endproc
 1536              	.LFE135:
 1538              		.section	.text.ob_data_program,"ax",%progbits
 1539              		.align	1
 1540              		.global	ob_data_program
 1541              		.syntax unified
 1542              		.thumb
 1543              		.thumb_func
 1545              	ob_data_program:
 1546              	.LVL87:
 1547              	.LFB136:
 714:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1548              		.loc 1 714 1 is_stmt 1 view -0
 1549              		.cfi_startproc
 1550              		@ args = 0, pretend = 0, frame = 0
 1551              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Temp\cc40QM1q.s 			page 48


 714:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1552              		.loc 1 714 1 is_stmt 0 view .LVU391
 1553 0000 38B5     		push	{r3, r4, r5, lr}
 1554              	.LCFI6:
 1555              		.cfi_def_cfa_offset 16
 1556              		.cfi_offset 3, -16
 1557              		.cfi_offset 4, -12
 1558              		.cfi_offset 5, -8
 1559              		.cfi_offset 14, -4
 1560 0002 0446     		mov	r4, r0
 1561 0004 0D46     		mov	r5, r1
 715:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1562              		.loc 1 715 5 is_stmt 1 view .LVU392
 715:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1563              		.loc 1 715 32 is_stmt 0 view .LVU393
 1564 0006 0B48     		ldr	r0, .L132
 1565              	.LVL88:
 715:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1566              		.loc 1 715 32 view .LVU394
 1567 0008 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1568              	.LVL89:
 717:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* set the OBPG bit */
 1569              		.loc 1 717 5 is_stmt 1 view .LVU395
 717:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* set the OBPG bit */
 1570              		.loc 1 717 7 is_stmt 0 view .LVU396
 1571 000c 00B1     		cbz	r0, .L131
 1572              	.LVL90:
 1573              	.L129:
 731:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 1574              		.loc 1 731 5 is_stmt 1 view .LVU397
 732:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1575              		.loc 1 732 1 is_stmt 0 view .LVU398
 1576 000e 38BD     		pop	{r3, r4, r5, pc}
 1577              	.LVL91:
 1578              	.L131:
 719:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         REG16(address) = data;
 1579              		.loc 1 719 9 is_stmt 1 view .LVU399
 1580 0010 094A     		ldr	r2, .L132+4
 1581 0012 1369     		ldr	r3, [r2, #16]
 719:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         REG16(address) = data;
 1582              		.loc 1 719 18 is_stmt 0 view .LVU400
 1583 0014 43F01003 		orr	r3, r3, #16
 1584 0018 1361     		str	r3, [r2, #16]
 720:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1585              		.loc 1 720 9 is_stmt 1 view .LVU401
 720:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1586              		.loc 1 720 24 is_stmt 0 view .LVU402
 1587 001a 2580     		strh	r5, [r4]	@ movhi
 723:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1588              		.loc 1 723 9 is_stmt 1 view .LVU403
 723:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1589              		.loc 1 723 21 is_stmt 0 view .LVU404
 1590 001c 0548     		ldr	r0, .L132
 1591 001e FFF7FEFF 		bl	fmc_bank0_ready_wait
 1592              	.LVL92:
 725:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBPG bit */
 1593              		.loc 1 725 9 is_stmt 1 view .LVU405
ARM GAS  C:\Temp\cc40QM1q.s 			page 49


 725:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBPG bit */
 1594              		.loc 1 725 11 is_stmt 0 view .LVU406
 1595 0022 0428     		cmp	r0, #4
 1596 0024 F3D0     		beq	.L129
 727:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1597              		.loc 1 727 13 is_stmt 1 view .LVU407
 1598 0026 044A     		ldr	r2, .L132+4
 1599 0028 1369     		ldr	r3, [r2, #16]
 727:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1600              		.loc 1 727 22 is_stmt 0 view .LVU408
 1601 002a 23F01003 		bic	r3, r3, #16
 1602 002e 1361     		str	r3, [r2, #16]
 1603 0030 EDE7     		b	.L129
 1604              	.L133:
 1605 0032 00BF     		.align	2
 1606              	.L132:
 1607 0034 0000FF0F 		.word	268369920
 1608 0038 00200240 		.word	1073881088
 1609              		.cfi_endproc
 1610              	.LFE136:
 1612              		.section	.text.fmc_bank1_ready_wait,"ax",%progbits
 1613              		.align	1
 1614              		.global	fmc_bank1_ready_wait
 1615              		.syntax unified
 1616              		.thumb
 1617              		.thumb_func
 1619              	fmc_bank1_ready_wait:
 1620              	.LVL93:
 1621              	.LFB150:
 989:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 990:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 991:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      check whether FMC bank1 is ready or not
 992:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  timeout: count of loop
 993:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 994:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 995:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 996:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_bank1_ready_wait(uint32_t timeout)
 997:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 1622              		.loc 1 997 1 is_stmt 1 view -0
 1623              		.cfi_startproc
 1624              		@ args = 0, pretend = 0, frame = 0
 1625              		@ frame_needed = 0, uses_anonymous_args = 0
 1626              		.loc 1 997 1 is_stmt 0 view .LVU410
 1627 0000 10B5     		push	{r4, lr}
 1628              	.LCFI7:
 1629              		.cfi_def_cfa_offset 8
 1630              		.cfi_offset 4, -8
 1631              		.cfi_offset 14, -4
 1632 0002 0446     		mov	r4, r0
 998:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_BUSY;
 1633              		.loc 1 998 5 is_stmt 1 view .LVU411
 1634              	.LVL94:
 1635              	.L136:
 999:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
1000:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* wait for FMC ready */
1001:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     do{
 1636              		.loc 1 1001 5 discriminator 2 view .LVU412
ARM GAS  C:\Temp\cc40QM1q.s 			page 50


1002:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get FMC state */
1003:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank1_state_get();
 1637              		.loc 1 1003 9 discriminator 2 view .LVU413
 1638              		.loc 1 1003 21 is_stmt 0 discriminator 2 view .LVU414
 1639 0004 FFF7FEFF 		bl	fmc_bank1_state_get
 1640              	.LVL95:
1004:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         timeout--;
 1641              		.loc 1 1004 9 is_stmt 1 discriminator 2 view .LVU415
 1642              		.loc 1 1004 16 is_stmt 0 discriminator 2 view .LVU416
 1643 0008 013C     		subs	r4, r4, #1
 1644              	.LVL96:
1005:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }while((FMC_BUSY == fmc_state) && (0x00U != timeout));
 1645              		.loc 1 1005 36 is_stmt 1 discriminator 2 view .LVU417
 1646 000a 0128     		cmp	r0, #1
 1647 000c 01D1     		bne	.L135
 1648              		.loc 1 1005 36 is_stmt 0 discriminator 1 view .LVU418
 1649 000e 002C     		cmp	r4, #0
 1650 0010 F8D1     		bne	.L136
 1651              	.L135:
1006:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
1007:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BUSY == fmc_state){
 1652              		.loc 1 1007 5 is_stmt 1 view .LVU419
 1653              		.loc 1 1007 7 is_stmt 0 view .LVU420
 1654 0012 0128     		cmp	r0, #1
 1655 0014 00D0     		beq	.L140
 1656              	.LVL97:
 1657              	.L137:
1008:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = FMC_TOERR;
1009:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
1010:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
1011:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 1658              		.loc 1 1011 5 is_stmt 1 view .LVU421
1012:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 1659              		.loc 1 1012 1 is_stmt 0 view .LVU422
 1660 0016 10BD     		pop	{r4, pc}
 1661              	.LVL98:
 1662              	.L140:
1008:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = FMC_TOERR;
 1663              		.loc 1 1008 19 view .LVU423
 1664 0018 0420     		movs	r0, #4
 1665              	.LVL99:
1008:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = FMC_TOERR;
 1666              		.loc 1 1008 19 view .LVU424
 1667 001a FCE7     		b	.L137
 1668              		.cfi_endproc
 1669              	.LFE150:
 1671              		.section	.text.fmc_page_erase,"ax",%progbits
 1672              		.align	1
 1673              		.global	fmc_page_erase
 1674              		.syntax unified
 1675              		.thumb
 1676              		.thumb_func
 1678              	fmc_page_erase:
 1679              	.LVL100:
 1680              	.LFB123:
 165:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state;
 1681              		.loc 1 165 1 is_stmt 1 view -0
ARM GAS  C:\Temp\cc40QM1q.s 			page 51


 1682              		.cfi_startproc
 1683              		@ args = 0, pretend = 0, frame = 0
 1684              		@ frame_needed = 0, uses_anonymous_args = 0
 165:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state;
 1685              		.loc 1 165 1 is_stmt 0 view .LVU426
 1686 0000 38B5     		push	{r3, r4, r5, lr}
 1687              	.LCFI8:
 1688              		.cfi_def_cfa_offset 16
 1689              		.cfi_offset 3, -16
 1690              		.cfi_offset 4, -12
 1691              		.cfi_offset 5, -8
 1692              		.cfi_offset 14, -4
 1693 0002 0446     		mov	r4, r0
 166:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1694              		.loc 1 166 5 is_stmt 1 view .LVU427
 168:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > page_address){
 1695              		.loc 1 168 5 view .LVU428
 168:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > page_address){
 1696              		.loc 1 168 25 is_stmt 0 view .LVU429
 1697 0004 2D4B     		ldr	r3, .L148
 1698 0006 B3F8E030 		ldrh	r3, [r3, #224]
 168:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > page_address){
 1699              		.loc 1 168 7 view .LVU430
 1700 000a B3F5007F 		cmp	r3, #512
 1701 000e 3BD9     		bls	.L142
 169:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1702              		.loc 1 169 9 is_stmt 1 view .LVU431
 169:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1703              		.loc 1 169 11 is_stmt 0 view .LVU432
 1704 0010 2B4B     		ldr	r3, .L148+4
 1705 0012 9842     		cmp	r0, r3
 1706 0014 18D2     		bcs	.L143
 170:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* if the last operation is completed, start page erase */
 1707              		.loc 1 170 13 is_stmt 1 view .LVU433
 170:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* if the last operation is completed, start page erase */
 1708              		.loc 1 170 25 is_stmt 0 view .LVU434
 1709 0016 2B48     		ldr	r0, .L148+8
 1710              	.LVL101:
 170:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* if the last operation is completed, start page erase */
 1711              		.loc 1 170 25 view .LVU435
 1712 0018 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1713              	.LVL102:
 172:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_PER;
 1714              		.loc 1 172 13 is_stmt 1 view .LVU436
 172:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_PER;
 1715              		.loc 1 172 15 is_stmt 0 view .LVU437
 1716 001c 00B1     		cbz	r0, .L147
 1717              	.LVL103:
 1718              	.L144:
 218:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 1719              		.loc 1 218 5 is_stmt 1 view .LVU438
 219:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1720              		.loc 1 219 1 is_stmt 0 view .LVU439
 1721 001e 38BD     		pop	{r3, r4, r5, pc}
 1722              	.LVL104:
 1723              	.L147:
 173:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_ADDR0 = page_address;
ARM GAS  C:\Temp\cc40QM1q.s 			page 52


 1724              		.loc 1 173 17 is_stmt 1 view .LVU440
 1725 0020 294D     		ldr	r5, .L148+12
 1726 0022 2B69     		ldr	r3, [r5, #16]
 173:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_ADDR0 = page_address;
 1727              		.loc 1 173 26 is_stmt 0 view .LVU441
 1728 0024 43F00203 		orr	r3, r3, #2
 1729 0028 2B61     		str	r3, [r5, #16]
 174:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_START;
 1730              		.loc 1 174 17 is_stmt 1 view .LVU442
 174:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_START;
 1731              		.loc 1 174 27 is_stmt 0 view .LVU443
 1732 002a 6C61     		str	r4, [r5, #20]
 175:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 __NOP();
 1733              		.loc 1 175 17 is_stmt 1 view .LVU444
 1734 002c 2B69     		ldr	r3, [r5, #16]
 175:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 __NOP();
 1735              		.loc 1 175 26 is_stmt 0 view .LVU445
 1736 002e 43F04003 		orr	r3, r3, #64
 1737 0032 2B61     		str	r3, [r5, #16]
 176:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 __NOP();
 1738              		.loc 1 176 17 is_stmt 1 view .LVU446
 1739              	.LBB14:
 1740              	.LBI14:
 1741              		.file 2 "CMSIS/core_cmInstr.h"
   1:CMSIS/core_cmInstr.h **** /**************************************************************************//**
   2:CMSIS/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:CMSIS/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:CMSIS/core_cmInstr.h ****  * @version  V3.01
   5:CMSIS/core_cmInstr.h ****  * @date     06. March 2012
   6:CMSIS/core_cmInstr.h ****  *
   7:CMSIS/core_cmInstr.h ****  * @note
   8:CMSIS/core_cmInstr.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:CMSIS/core_cmInstr.h ****  *
  10:CMSIS/core_cmInstr.h ****  * @par
  11:CMSIS/core_cmInstr.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:CMSIS/core_cmInstr.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:CMSIS/core_cmInstr.h ****  * within development tools that are supporting such ARM based processors.
  14:CMSIS/core_cmInstr.h ****  *
  15:CMSIS/core_cmInstr.h ****  * @par
  16:CMSIS/core_cmInstr.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:CMSIS/core_cmInstr.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:CMSIS/core_cmInstr.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:CMSIS/core_cmInstr.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:CMSIS/core_cmInstr.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:CMSIS/core_cmInstr.h ****  *
  22:CMSIS/core_cmInstr.h ****  ******************************************************************************/
  23:CMSIS/core_cmInstr.h **** 
  24:CMSIS/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  25:CMSIS/core_cmInstr.h **** #define __CORE_CMINSTR_H
  26:CMSIS/core_cmInstr.h **** 
  27:CMSIS/core_cmInstr.h **** 
  28:CMSIS/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  29:CMSIS/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  30:CMSIS/core_cmInstr.h ****   Access to dedicated instructions
  31:CMSIS/core_cmInstr.h ****   @{
  32:CMSIS/core_cmInstr.h **** */
  33:CMSIS/core_cmInstr.h **** 
ARM GAS  C:\Temp\cc40QM1q.s 			page 53


  34:CMSIS/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35:CMSIS/core_cmInstr.h **** /* ARM armcc specific functions */
  36:CMSIS/core_cmInstr.h **** 
  37:CMSIS/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  38:CMSIS/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  39:CMSIS/core_cmInstr.h **** #endif
  40:CMSIS/core_cmInstr.h **** 
  41:CMSIS/core_cmInstr.h **** 
  42:CMSIS/core_cmInstr.h **** /** \brief  No Operation
  43:CMSIS/core_cmInstr.h **** 
  44:CMSIS/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  45:CMSIS/core_cmInstr.h ****  */
  46:CMSIS/core_cmInstr.h **** #define __NOP                             __nop
  47:CMSIS/core_cmInstr.h **** 
  48:CMSIS/core_cmInstr.h **** 
  49:CMSIS/core_cmInstr.h **** /** \brief  Wait For Interrupt
  50:CMSIS/core_cmInstr.h **** 
  51:CMSIS/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  52:CMSIS/core_cmInstr.h ****     until one of a number of events occurs.
  53:CMSIS/core_cmInstr.h ****  */
  54:CMSIS/core_cmInstr.h **** #define __WFI                             __wfi
  55:CMSIS/core_cmInstr.h **** 
  56:CMSIS/core_cmInstr.h **** 
  57:CMSIS/core_cmInstr.h **** /** \brief  Wait For Event
  58:CMSIS/core_cmInstr.h **** 
  59:CMSIS/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  60:CMSIS/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  61:CMSIS/core_cmInstr.h ****  */
  62:CMSIS/core_cmInstr.h **** #define __WFE                             __wfe
  63:CMSIS/core_cmInstr.h **** 
  64:CMSIS/core_cmInstr.h **** 
  65:CMSIS/core_cmInstr.h **** /** \brief  Send Event
  66:CMSIS/core_cmInstr.h **** 
  67:CMSIS/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  68:CMSIS/core_cmInstr.h ****  */
  69:CMSIS/core_cmInstr.h **** #define __SEV                             __sev
  70:CMSIS/core_cmInstr.h **** 
  71:CMSIS/core_cmInstr.h **** 
  72:CMSIS/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  73:CMSIS/core_cmInstr.h **** 
  74:CMSIS/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  75:CMSIS/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  76:CMSIS/core_cmInstr.h ****     memory, after the instruction has been completed.
  77:CMSIS/core_cmInstr.h ****  */
  78:CMSIS/core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  79:CMSIS/core_cmInstr.h **** 
  80:CMSIS/core_cmInstr.h **** 
  81:CMSIS/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  82:CMSIS/core_cmInstr.h **** 
  83:CMSIS/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
  84:CMSIS/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
  85:CMSIS/core_cmInstr.h ****  */
  86:CMSIS/core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
  87:CMSIS/core_cmInstr.h **** 
  88:CMSIS/core_cmInstr.h **** 
  89:CMSIS/core_cmInstr.h **** /** \brief  Data Memory Barrier
  90:CMSIS/core_cmInstr.h **** 
ARM GAS  C:\Temp\cc40QM1q.s 			page 54


  91:CMSIS/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
  92:CMSIS/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
  93:CMSIS/core_cmInstr.h ****  */
  94:CMSIS/core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
  95:CMSIS/core_cmInstr.h **** 
  96:CMSIS/core_cmInstr.h **** 
  97:CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
  98:CMSIS/core_cmInstr.h **** 
  99:CMSIS/core_cmInstr.h ****     This function reverses the byte order in integer value.
 100:CMSIS/core_cmInstr.h **** 
 101:CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 102:CMSIS/core_cmInstr.h ****     \return               Reversed value
 103:CMSIS/core_cmInstr.h ****  */
 104:CMSIS/core_cmInstr.h **** #define __REV                             __rev
 105:CMSIS/core_cmInstr.h **** 
 106:CMSIS/core_cmInstr.h **** 
 107:CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 108:CMSIS/core_cmInstr.h **** 
 109:CMSIS/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 110:CMSIS/core_cmInstr.h **** 
 111:CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 112:CMSIS/core_cmInstr.h ****     \return               Reversed value
 113:CMSIS/core_cmInstr.h ****  */
 114:CMSIS/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 115:CMSIS/core_cmInstr.h **** {
 116:CMSIS/core_cmInstr.h ****   rev16 r0, r0
 117:CMSIS/core_cmInstr.h ****   bx lr
 118:CMSIS/core_cmInstr.h **** }
 119:CMSIS/core_cmInstr.h **** 
 120:CMSIS/core_cmInstr.h **** 
 121:CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 122:CMSIS/core_cmInstr.h **** 
 123:CMSIS/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 124:CMSIS/core_cmInstr.h **** 
 125:CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:CMSIS/core_cmInstr.h ****     \return               Reversed value
 127:CMSIS/core_cmInstr.h ****  */
 128:CMSIS/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 129:CMSIS/core_cmInstr.h **** {
 130:CMSIS/core_cmInstr.h ****   revsh r0, r0
 131:CMSIS/core_cmInstr.h ****   bx lr
 132:CMSIS/core_cmInstr.h **** }
 133:CMSIS/core_cmInstr.h **** 
 134:CMSIS/core_cmInstr.h **** 
 135:CMSIS/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 136:CMSIS/core_cmInstr.h **** 
 137:CMSIS/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 138:CMSIS/core_cmInstr.h **** 
 139:CMSIS/core_cmInstr.h ****     \param [in]    value  Value to rotate
 140:CMSIS/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 141:CMSIS/core_cmInstr.h ****     \return               Rotated value
 142:CMSIS/core_cmInstr.h ****  */
 143:CMSIS/core_cmInstr.h **** #define __ROR                             __ror
 144:CMSIS/core_cmInstr.h **** 
 145:CMSIS/core_cmInstr.h **** 
 146:CMSIS/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 147:CMSIS/core_cmInstr.h **** 
ARM GAS  C:\Temp\cc40QM1q.s 			page 55


 148:CMSIS/core_cmInstr.h **** /** \brief  Reverse bit order of value
 149:CMSIS/core_cmInstr.h **** 
 150:CMSIS/core_cmInstr.h ****     This function reverses the bit order of the given value.
 151:CMSIS/core_cmInstr.h **** 
 152:CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 153:CMSIS/core_cmInstr.h ****     \return               Reversed value
 154:CMSIS/core_cmInstr.h ****  */
 155:CMSIS/core_cmInstr.h **** #define __RBIT                            __rbit
 156:CMSIS/core_cmInstr.h **** 
 157:CMSIS/core_cmInstr.h **** 
 158:CMSIS/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 159:CMSIS/core_cmInstr.h **** 
 160:CMSIS/core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 161:CMSIS/core_cmInstr.h **** 
 162:CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 163:CMSIS/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 164:CMSIS/core_cmInstr.h ****  */
 165:CMSIS/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 166:CMSIS/core_cmInstr.h **** 
 167:CMSIS/core_cmInstr.h **** 
 168:CMSIS/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 169:CMSIS/core_cmInstr.h **** 
 170:CMSIS/core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 171:CMSIS/core_cmInstr.h **** 
 172:CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 173:CMSIS/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 174:CMSIS/core_cmInstr.h ****  */
 175:CMSIS/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 176:CMSIS/core_cmInstr.h **** 
 177:CMSIS/core_cmInstr.h **** 
 178:CMSIS/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 179:CMSIS/core_cmInstr.h **** 
 180:CMSIS/core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 181:CMSIS/core_cmInstr.h **** 
 182:CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 183:CMSIS/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 184:CMSIS/core_cmInstr.h ****  */
 185:CMSIS/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 186:CMSIS/core_cmInstr.h **** 
 187:CMSIS/core_cmInstr.h **** 
 188:CMSIS/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 189:CMSIS/core_cmInstr.h **** 
 190:CMSIS/core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 191:CMSIS/core_cmInstr.h **** 
 192:CMSIS/core_cmInstr.h ****     \param [in]  value  Value to store
 193:CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 194:CMSIS/core_cmInstr.h ****     \return          0  Function succeeded
 195:CMSIS/core_cmInstr.h ****     \return          1  Function failed
 196:CMSIS/core_cmInstr.h ****  */
 197:CMSIS/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 198:CMSIS/core_cmInstr.h **** 
 199:CMSIS/core_cmInstr.h **** 
 200:CMSIS/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 201:CMSIS/core_cmInstr.h **** 
 202:CMSIS/core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 203:CMSIS/core_cmInstr.h **** 
 204:CMSIS/core_cmInstr.h ****     \param [in]  value  Value to store
ARM GAS  C:\Temp\cc40QM1q.s 			page 56


 205:CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 206:CMSIS/core_cmInstr.h ****     \return          0  Function succeeded
 207:CMSIS/core_cmInstr.h ****     \return          1  Function failed
 208:CMSIS/core_cmInstr.h ****  */
 209:CMSIS/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 210:CMSIS/core_cmInstr.h **** 
 211:CMSIS/core_cmInstr.h **** 
 212:CMSIS/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 213:CMSIS/core_cmInstr.h **** 
 214:CMSIS/core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 215:CMSIS/core_cmInstr.h **** 
 216:CMSIS/core_cmInstr.h ****     \param [in]  value  Value to store
 217:CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 218:CMSIS/core_cmInstr.h ****     \return          0  Function succeeded
 219:CMSIS/core_cmInstr.h ****     \return          1  Function failed
 220:CMSIS/core_cmInstr.h ****  */
 221:CMSIS/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 222:CMSIS/core_cmInstr.h **** 
 223:CMSIS/core_cmInstr.h **** 
 224:CMSIS/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 225:CMSIS/core_cmInstr.h **** 
 226:CMSIS/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 227:CMSIS/core_cmInstr.h **** 
 228:CMSIS/core_cmInstr.h ****  */
 229:CMSIS/core_cmInstr.h **** #define __CLREX                           __clrex
 230:CMSIS/core_cmInstr.h **** 
 231:CMSIS/core_cmInstr.h **** 
 232:CMSIS/core_cmInstr.h **** /** \brief  Signed Saturate
 233:CMSIS/core_cmInstr.h **** 
 234:CMSIS/core_cmInstr.h ****     This function saturates a signed value.
 235:CMSIS/core_cmInstr.h **** 
 236:CMSIS/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 237:CMSIS/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 238:CMSIS/core_cmInstr.h ****     \return             Saturated value
 239:CMSIS/core_cmInstr.h ****  */
 240:CMSIS/core_cmInstr.h **** #define __SSAT                            __ssat
 241:CMSIS/core_cmInstr.h **** 
 242:CMSIS/core_cmInstr.h **** 
 243:CMSIS/core_cmInstr.h **** /** \brief  Unsigned Saturate
 244:CMSIS/core_cmInstr.h **** 
 245:CMSIS/core_cmInstr.h ****     This function saturates an unsigned value.
 246:CMSIS/core_cmInstr.h **** 
 247:CMSIS/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 248:CMSIS/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 249:CMSIS/core_cmInstr.h ****     \return             Saturated value
 250:CMSIS/core_cmInstr.h ****  */
 251:CMSIS/core_cmInstr.h **** #define __USAT                            __usat
 252:CMSIS/core_cmInstr.h **** 
 253:CMSIS/core_cmInstr.h **** 
 254:CMSIS/core_cmInstr.h **** /** \brief  Count leading zeros
 255:CMSIS/core_cmInstr.h **** 
 256:CMSIS/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 257:CMSIS/core_cmInstr.h **** 
 258:CMSIS/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 259:CMSIS/core_cmInstr.h ****     \return             number of leading zeros in value
 260:CMSIS/core_cmInstr.h ****  */
 261:CMSIS/core_cmInstr.h **** #define __CLZ                             __clz
ARM GAS  C:\Temp\cc40QM1q.s 			page 57


 262:CMSIS/core_cmInstr.h **** 
 263:CMSIS/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 264:CMSIS/core_cmInstr.h **** 
 265:CMSIS/core_cmInstr.h **** 
 266:CMSIS/core_cmInstr.h **** 
 267:CMSIS/core_cmInstr.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 268:CMSIS/core_cmInstr.h **** /* IAR iccarm specific functions */
 269:CMSIS/core_cmInstr.h **** 
 270:CMSIS/core_cmInstr.h **** #include <cmsis_iar.h>
 271:CMSIS/core_cmInstr.h **** 
 272:CMSIS/core_cmInstr.h **** 
 273:CMSIS/core_cmInstr.h **** #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
 274:CMSIS/core_cmInstr.h **** /* TI CCS specific functions */
 275:CMSIS/core_cmInstr.h **** 
 276:CMSIS/core_cmInstr.h **** #include <cmsis_ccs.h>
 277:CMSIS/core_cmInstr.h **** 
 278:CMSIS/core_cmInstr.h **** 
 279:CMSIS/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 280:CMSIS/core_cmInstr.h **** /* GNU gcc specific functions */
 281:CMSIS/core_cmInstr.h **** 
 282:CMSIS/core_cmInstr.h **** /** \brief  No Operation
 283:CMSIS/core_cmInstr.h **** 
 284:CMSIS/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 285:CMSIS/core_cmInstr.h ****  */
 286:CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
 1742              		.loc 2 286 57 view .LVU447
 1743              	.LBB15:
 287:CMSIS/core_cmInstr.h **** {
 288:CMSIS/core_cmInstr.h ****   __ASM volatile ("nop");
 1744              		.loc 2 288 3 view .LVU448
 1745              		.syntax unified
 1746              	@ 288 "CMSIS/core_cmInstr.h" 1
 1747 0034 00BF     		nop
 1748              	@ 0 "" 2
 1749              		.thumb
 1750              		.syntax unified
 1751              	.LBE15:
 1752              	.LBE14:
 177:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 1753              		.loc 1 177 17 view .LVU449
 1754              	.LBB16:
 1755              	.LBI16:
 286:CMSIS/core_cmInstr.h **** {
 1756              		.loc 2 286 57 view .LVU450
 1757              	.LBB17:
 1758              		.loc 2 288 3 view .LVU451
 1759              		.syntax unified
 1760              	@ 288 "CMSIS/core_cmInstr.h" 1
 1761 0036 00BF     		nop
 1762              	@ 0 "" 2
 1763              		.thumb
 1764              		.syntax unified
 1765              	.LBE17:
 1766              	.LBE16:
 179:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PER bit */
 1767              		.loc 1 179 17 view .LVU452
 179:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PER bit */
ARM GAS  C:\Temp\cc40QM1q.s 			page 58


 1768              		.loc 1 179 29 is_stmt 0 view .LVU453
 1769 0038 2248     		ldr	r0, .L148+8
 1770              	.LVL105:
 179:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PER bit */
 1771              		.loc 1 179 29 view .LVU454
 1772 003a FFF7FEFF 		bl	fmc_bank0_ready_wait
 1773              	.LVL106:
 181:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 1774              		.loc 1 181 17 is_stmt 1 view .LVU455
 1775 003e 2B69     		ldr	r3, [r5, #16]
 181:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 1776              		.loc 1 181 26 is_stmt 0 view .LVU456
 1777 0040 23F00203 		bic	r3, r3, #2
 1778 0044 2B61     		str	r3, [r5, #16]
 1779 0046 EAE7     		b	.L144
 1780              	.LVL107:
 1781              	.L143:
 185:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* if the last operation is completed, start page erase */
 1782              		.loc 1 185 13 is_stmt 1 view .LVU457
 185:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* if the last operation is completed, start page erase */
 1783              		.loc 1 185 25 is_stmt 0 view .LVU458
 1784 0048 1E48     		ldr	r0, .L148+8
 1785              	.LVL108:
 185:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* if the last operation is completed, start page erase */
 1786              		.loc 1 185 25 view .LVU459
 1787 004a FFF7FEFF 		bl	fmc_bank1_ready_wait
 1788              	.LVL109:
 187:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_PER;
 1789              		.loc 1 187 13 is_stmt 1 view .LVU460
 187:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_PER;
 1790              		.loc 1 187 15 is_stmt 0 view .LVU461
 1791 004e 0028     		cmp	r0, #0
 1792 0050 E5D1     		bne	.L144
 188:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_ADDR1 = page_address;
 1793              		.loc 1 188 17 is_stmt 1 view .LVU462
 1794 0052 1D4B     		ldr	r3, .L148+12
 1795 0054 1A6D     		ldr	r2, [r3, #80]
 188:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_ADDR1 = page_address;
 1796              		.loc 1 188 26 is_stmt 0 view .LVU463
 1797 0056 42F00202 		orr	r2, r2, #2
 1798 005a 1A65     		str	r2, [r3, #80]
 189:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 if(FMC_OBSTAT & FMC_OBSTAT_SPC){
 1799              		.loc 1 189 17 is_stmt 1 view .LVU464
 189:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 if(FMC_OBSTAT & FMC_OBSTAT_SPC){
 1800              		.loc 1 189 27 is_stmt 0 view .LVU465
 1801 005c 5C65     		str	r4, [r3, #84]
 190:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                     FMC_ADDR0 = page_address;
 1802              		.loc 1 190 17 is_stmt 1 view .LVU466
 190:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                     FMC_ADDR0 = page_address;
 1803              		.loc 1 190 20 is_stmt 0 view .LVU467
 1804 005e DB69     		ldr	r3, [r3, #28]
 190:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                     FMC_ADDR0 = page_address;
 1805              		.loc 1 190 19 view .LVU468
 1806 0060 13F0020F 		tst	r3, #2
 1807 0064 01D0     		beq	.L145
 191:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 }
 1808              		.loc 1 191 21 is_stmt 1 view .LVU469
ARM GAS  C:\Temp\cc40QM1q.s 			page 59


 191:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 }
 1809              		.loc 1 191 31 is_stmt 0 view .LVU470
 1810 0066 184B     		ldr	r3, .L148+12
 1811 0068 5C61     		str	r4, [r3, #20]
 1812              	.L145:
 193:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 __NOP();
 1813              		.loc 1 193 17 is_stmt 1 view .LVU471
 1814 006a 174C     		ldr	r4, .L148+12
 1815              	.LVL110:
 193:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 __NOP();
 1816              		.loc 1 193 17 is_stmt 0 view .LVU472
 1817 006c 236D     		ldr	r3, [r4, #80]
 193:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 __NOP();
 1818              		.loc 1 193 26 view .LVU473
 1819 006e 43F04003 		orr	r3, r3, #64
 1820 0072 2365     		str	r3, [r4, #80]
 194:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 __NOP();
 1821              		.loc 1 194 17 is_stmt 1 view .LVU474
 1822              	.LBB18:
 1823              	.LBI18:
 286:CMSIS/core_cmInstr.h **** {
 1824              		.loc 2 286 57 view .LVU475
 1825              	.LBB19:
 1826              		.loc 2 288 3 view .LVU476
 1827              		.syntax unified
 1828              	@ 288 "CMSIS/core_cmInstr.h" 1
 1829 0074 00BF     		nop
 1830              	@ 0 "" 2
 1831              		.thumb
 1832              		.syntax unified
 1833              	.LBE19:
 1834              	.LBE18:
 195:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 1835              		.loc 1 195 17 view .LVU477
 1836              	.LBB20:
 1837              	.LBI20:
 286:CMSIS/core_cmInstr.h **** {
 1838              		.loc 2 286 57 view .LVU478
 1839              	.LBB21:
 1840              		.loc 2 288 3 view .LVU479
 1841              		.syntax unified
 1842              	@ 288 "CMSIS/core_cmInstr.h" 1
 1843 0076 00BF     		nop
 1844              	@ 0 "" 2
 1845              		.thumb
 1846              		.syntax unified
 1847              	.LBE21:
 1848              	.LBE20:
 197:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PER bit */
 1849              		.loc 1 197 17 view .LVU480
 197:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PER bit */
 1850              		.loc 1 197 29 is_stmt 0 view .LVU481
 1851 0078 1248     		ldr	r0, .L148+8
 1852              	.LVL111:
 197:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PER bit */
 1853              		.loc 1 197 29 view .LVU482
 1854 007a FFF7FEFF 		bl	fmc_bank1_ready_wait
ARM GAS  C:\Temp\cc40QM1q.s 			page 60


 1855              	.LVL112:
 199:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 1856              		.loc 1 199 17 is_stmt 1 view .LVU483
 1857 007e 236D     		ldr	r3, [r4, #80]
 199:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 1858              		.loc 1 199 26 is_stmt 0 view .LVU484
 1859 0080 23F00203 		bic	r3, r3, #2
 1860 0084 2365     		str	r3, [r4, #80]
 1861 0086 CAE7     		b	.L144
 1862              	.LVL113:
 1863              	.L142:
 203:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* if the last operation is completed, start page erase */
 1864              		.loc 1 203 9 is_stmt 1 view .LVU485
 203:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* if the last operation is completed, start page erase */
 1865              		.loc 1 203 21 is_stmt 0 view .LVU486
 1866 0088 0E48     		ldr	r0, .L148+8
 1867              	.LVL114:
 203:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* if the last operation is completed, start page erase */
 1868              		.loc 1 203 21 view .LVU487
 1869 008a FFF7FEFF 		bl	fmc_bank0_ready_wait
 1870              	.LVL115:
 205:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_PER;
 1871              		.loc 1 205 9 is_stmt 1 view .LVU488
 205:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_PER;
 1872              		.loc 1 205 11 is_stmt 0 view .LVU489
 1873 008e 0028     		cmp	r0, #0
 1874 0090 C5D1     		bne	.L144
 206:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_ADDR0 = page_address;
 1875              		.loc 1 206 13 is_stmt 1 view .LVU490
 1876 0092 0D4D     		ldr	r5, .L148+12
 1877 0094 2B69     		ldr	r3, [r5, #16]
 206:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_ADDR0 = page_address;
 1878              		.loc 1 206 22 is_stmt 0 view .LVU491
 1879 0096 43F00203 		orr	r3, r3, #2
 1880 009a 2B61     		str	r3, [r5, #16]
 207:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;
 1881              		.loc 1 207 13 is_stmt 1 view .LVU492
 207:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;
 1882              		.loc 1 207 23 is_stmt 0 view .LVU493
 1883 009c 6C61     		str	r4, [r5, #20]
 208:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             __NOP();
 1884              		.loc 1 208 13 is_stmt 1 view .LVU494
 1885 009e 2B69     		ldr	r3, [r5, #16]
 208:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             __NOP();
 1886              		.loc 1 208 22 is_stmt 0 view .LVU495
 1887 00a0 43F04003 		orr	r3, r3, #64
 1888 00a4 2B61     		str	r3, [r5, #16]
 209:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             __NOP();
 1889              		.loc 1 209 13 is_stmt 1 view .LVU496
 1890              	.LBB22:
 1891              	.LBI22:
 286:CMSIS/core_cmInstr.h **** {
 1892              		.loc 2 286 57 view .LVU497
 1893              	.LBB23:
 1894              		.loc 2 288 3 view .LVU498
 1895              		.syntax unified
 1896              	@ 288 "CMSIS/core_cmInstr.h" 1
ARM GAS  C:\Temp\cc40QM1q.s 			page 61


 1897 00a6 00BF     		nop
 1898              	@ 0 "" 2
 1899              		.thumb
 1900              		.syntax unified
 1901              	.LBE23:
 1902              	.LBE22:
 210:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 1903              		.loc 1 210 13 view .LVU499
 1904              	.LBB24:
 1905              	.LBI24:
 286:CMSIS/core_cmInstr.h **** {
 1906              		.loc 2 286 57 view .LVU500
 1907              	.LBB25:
 1908              		.loc 2 288 3 view .LVU501
 1909              		.syntax unified
 1910              	@ 288 "CMSIS/core_cmInstr.h" 1
 1911 00a8 00BF     		nop
 1912              	@ 0 "" 2
 1913              		.thumb
 1914              		.syntax unified
 1915              	.LBE25:
 1916              	.LBE24:
 212:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PER bit */
 1917              		.loc 1 212 13 view .LVU502
 212:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PER bit */
 1918              		.loc 1 212 25 is_stmt 0 view .LVU503
 1919 00aa 0648     		ldr	r0, .L148+8
 1920              	.LVL116:
 212:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PER bit */
 1921              		.loc 1 212 25 view .LVU504
 1922 00ac FFF7FEFF 		bl	fmc_bank0_ready_wait
 1923              	.LVL117:
 214:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1924              		.loc 1 214 13 is_stmt 1 view .LVU505
 1925 00b0 2B69     		ldr	r3, [r5, #16]
 214:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1926              		.loc 1 214 22 is_stmt 0 view .LVU506
 1927 00b2 23F00203 		bic	r3, r3, #2
 1928 00b6 2B61     		str	r3, [r5, #16]
 1929 00b8 B1E7     		b	.L144
 1930              	.L149:
 1931 00ba 00BF     		.align	2
 1932              	.L148:
 1933 00bc 00F7FF1F 		.word	536868608
 1934 00c0 FFFF0708 		.word	134742015
 1935 00c4 0000FF0F 		.word	268369920
 1936 00c8 00200240 		.word	1073881088
 1937              		.cfi_endproc
 1938              	.LFE123:
 1940              		.section	.text.fmc_mass_erase,"ax",%progbits
 1941              		.align	1
 1942              		.global	fmc_mass_erase
 1943              		.syntax unified
 1944              		.thumb
 1945              		.thumb_func
 1947              	fmc_mass_erase:
 1948              	.LFB124:
ARM GAS  C:\Temp\cc40QM1q.s 			page 62


 228:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state;
 1949              		.loc 1 228 1 is_stmt 1 view -0
 1950              		.cfi_startproc
 1951              		@ args = 0, pretend = 0, frame = 0
 1952              		@ frame_needed = 0, uses_anonymous_args = 0
 1953 0000 10B5     		push	{r4, lr}
 1954              	.LCFI9:
 1955              		.cfi_def_cfa_offset 8
 1956              		.cfi_offset 4, -8
 1957              		.cfi_offset 14, -4
 229:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 1958              		.loc 1 229 5 view .LVU508
 230:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 1959              		.loc 1 230 5 view .LVU509
 230:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 1960              		.loc 1 230 25 is_stmt 0 view .LVU510
 1961 0002 264B     		ldr	r3, .L156
 1962 0004 B3F8E030 		ldrh	r3, [r3, #224]
 230:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 1963              		.loc 1 230 7 view .LVU511
 1964 0008 B3F5007F 		cmp	r3, #512
 1965 000c 2DD9     		bls	.L151
 232:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 1966              		.loc 1 232 9 is_stmt 1 view .LVU512
 232:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 1967              		.loc 1 232 21 is_stmt 0 view .LVU513
 1968 000e 2448     		ldr	r0, .L156+4
 1969 0010 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1970              	.LVL118:
 233:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* start whole chip erase */
 1971              		.loc 1 233 9 is_stmt 1 view .LVU514
 233:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* start whole chip erase */
 1972              		.loc 1 233 11 is_stmt 0 view .LVU515
 1973 0014 90B9     		cbnz	r0, .L152
 235:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;
 1974              		.loc 1 235 13 is_stmt 1 view .LVU516
 1975 0016 234B     		ldr	r3, .L156+8
 1976 0018 1A69     		ldr	r2, [r3, #16]
 235:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;
 1977              		.loc 1 235 22 is_stmt 0 view .LVU517
 1978 001a 42F00402 		orr	r2, r2, #4
 1979 001e 1A61     		str	r2, [r3, #16]
 236:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 1980              		.loc 1 236 13 is_stmt 1 view .LVU518
 1981 0020 1A69     		ldr	r2, [r3, #16]
 236:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 1982              		.loc 1 236 22 is_stmt 0 view .LVU519
 1983 0022 42F04002 		orr	r2, r2, #64
 1984 0026 1A61     		str	r2, [r3, #16]
 238:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY != fmc_state){
 1985              		.loc 1 238 13 is_stmt 1 view .LVU520
 238:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY != fmc_state){
 1986              		.loc 1 238 25 is_stmt 0 view .LVU521
 1987 0028 1D48     		ldr	r0, .L156+4
 1988              	.LVL119:
 238:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY != fmc_state){
 1989              		.loc 1 238 25 view .LVU522
ARM GAS  C:\Temp\cc40QM1q.s 			page 63


 1990 002a FFF7FEFF 		bl	fmc_bank0_ready_wait
 1991              	.LVL120:
 239:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 return fmc_state;
 1992              		.loc 1 239 13 is_stmt 1 view .LVU523
 239:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 return fmc_state;
 1993              		.loc 1 239 15 is_stmt 0 view .LVU524
 1994 002e 0346     		mov	r3, r0
 1995 0030 00BB     		cbnz	r0, .L153
 243:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1996              		.loc 1 243 13 is_stmt 1 view .LVU525
 1997 0032 1C4A     		ldr	r2, .L156+8
 1998 0034 1369     		ldr	r3, [r2, #16]
 243:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1999              		.loc 1 243 22 is_stmt 0 view .LVU526
 2000 0036 23F00403 		bic	r3, r3, #4
 2001 003a 1361     		str	r3, [r2, #16]
 2002              	.L152:
 245:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 2003              		.loc 1 245 9 is_stmt 1 view .LVU527
 245:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 2004              		.loc 1 245 21 is_stmt 0 view .LVU528
 2005 003c 1848     		ldr	r0, .L156+4
 2006              	.LVL121:
 245:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 2007              		.loc 1 245 21 view .LVU529
 2008 003e FFF7FEFF 		bl	fmc_bank1_ready_wait
 2009              	.LVL122:
 246:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* start whole chip erase */
 2010              		.loc 1 246 9 is_stmt 1 view .LVU530
 246:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* start whole chip erase */
 2011              		.loc 1 246 11 is_stmt 0 view .LVU531
 2012 0042 0346     		mov	r3, r0
 2013 0044 B0B9     		cbnz	r0, .L153
 248:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL1 |= FMC_CTL1_START;
 2014              		.loc 1 248 13 is_stmt 1 view .LVU532
 2015 0046 174C     		ldr	r4, .L156+8
 2016 0048 236D     		ldr	r3, [r4, #80]
 248:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL1 |= FMC_CTL1_START;
 2017              		.loc 1 248 22 is_stmt 0 view .LVU533
 2018 004a 43F00403 		orr	r3, r3, #4
 2019 004e 2365     		str	r3, [r4, #80]
 249:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 2020              		.loc 1 249 13 is_stmt 1 view .LVU534
 2021 0050 236D     		ldr	r3, [r4, #80]
 249:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 2022              		.loc 1 249 22 is_stmt 0 view .LVU535
 2023 0052 43F04003 		orr	r3, r3, #64
 2024 0056 2365     		str	r3, [r4, #80]
 251:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the MER bit */
 2025              		.loc 1 251 13 is_stmt 1 view .LVU536
 251:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the MER bit */
 2026              		.loc 1 251 25 is_stmt 0 view .LVU537
 2027 0058 1148     		ldr	r0, .L156+4
 2028              	.LVL123:
 251:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the MER bit */
 2029              		.loc 1 251 25 view .LVU538
 2030 005a FFF7FEFF 		bl	fmc_bank1_ready_wait
ARM GAS  C:\Temp\cc40QM1q.s 			page 64


 2031              	.LVL124:
 2032 005e 0346     		mov	r3, r0
 2033              	.LVL125:
 253:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 2034              		.loc 1 253 13 is_stmt 1 view .LVU539
 2035 0060 226D     		ldr	r2, [r4, #80]
 253:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 2036              		.loc 1 253 22 is_stmt 0 view .LVU540
 2037 0062 22F00402 		bic	r2, r2, #4
 2038 0066 2265     		str	r2, [r4, #80]
 2039 0068 04E0     		b	.L153
 2040              	.LVL126:
 2041              	.L151:
 256:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 2042              		.loc 1 256 9 is_stmt 1 view .LVU541
 256:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 2043              		.loc 1 256 21 is_stmt 0 view .LVU542
 2044 006a 0D48     		ldr	r0, .L156+4
 2045 006c FFF7FEFF 		bl	fmc_bank0_ready_wait
 2046              	.LVL127:
 257:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* start whole chip erase */
 2047              		.loc 1 257 9 is_stmt 1 view .LVU543
 257:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* start whole chip erase */
 2048              		.loc 1 257 11 is_stmt 0 view .LVU544
 2049 0070 0346     		mov	r3, r0
 2050 0072 08B1     		cbz	r0, .L155
 2051              	.LVL128:
 2052              	.L153:
 269:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 2053              		.loc 1 269 1 view .LVU545
 2054 0074 1846     		mov	r0, r3
 2055 0076 10BD     		pop	{r4, pc}
 2056              	.LVL129:
 2057              	.L155:
 259:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;    
 2058              		.loc 1 259 13 is_stmt 1 view .LVU546
 2059 0078 0A4C     		ldr	r4, .L156+8
 2060 007a 2369     		ldr	r3, [r4, #16]
 259:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;    
 2061              		.loc 1 259 22 is_stmt 0 view .LVU547
 2062 007c 43F00403 		orr	r3, r3, #4
 2063 0080 2361     		str	r3, [r4, #16]
 260:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 2064              		.loc 1 260 13 is_stmt 1 view .LVU548
 2065 0082 2369     		ldr	r3, [r4, #16]
 260:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 2066              		.loc 1 260 22 is_stmt 0 view .LVU549
 2067 0084 43F04003 		orr	r3, r3, #64
 2068 0088 2361     		str	r3, [r4, #16]
 262:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the MER bit */
 2069              		.loc 1 262 13 is_stmt 1 view .LVU550
 262:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the MER bit */
 2070              		.loc 1 262 25 is_stmt 0 view .LVU551
 2071 008a 0548     		ldr	r0, .L156+4
 2072              	.LVL130:
 262:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the MER bit */
 2073              		.loc 1 262 25 view .LVU552
ARM GAS  C:\Temp\cc40QM1q.s 			page 65


 2074 008c FFF7FEFF 		bl	fmc_bank0_ready_wait
 2075              	.LVL131:
 2076 0090 0346     		mov	r3, r0
 2077              	.LVL132:
 264:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 2078              		.loc 1 264 13 is_stmt 1 view .LVU553
 2079 0092 2269     		ldr	r2, [r4, #16]
 264:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 2080              		.loc 1 264 22 is_stmt 0 view .LVU554
 2081 0094 22F00402 		bic	r2, r2, #4
 2082 0098 2261     		str	r2, [r4, #16]
 2083 009a EBE7     		b	.L153
 2084              	.L157:
 2085              		.align	2
 2086              	.L156:
 2087 009c 00F7FF1F 		.word	536868608
 2088 00a0 0000FF0F 		.word	268369920
 2089 00a4 00200240 		.word	1073881088
 2090              		.cfi_endproc
 2091              	.LFE124:
 2093              		.section	.text.fmc_bank1_erase,"ax",%progbits
 2094              		.align	1
 2095              		.global	fmc_bank1_erase
 2096              		.syntax unified
 2097              		.thumb
 2098              		.thumb_func
 2100              	fmc_bank1_erase:
 2101              	.LFB126:
 303:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 2102              		.loc 1 303 1 is_stmt 1 view -0
 2103              		.cfi_startproc
 2104              		@ args = 0, pretend = 0, frame = 0
 2105              		@ frame_needed = 0, uses_anonymous_args = 0
 2106 0000 10B5     		push	{r4, lr}
 2107              	.LCFI10:
 2108              		.cfi_def_cfa_offset 8
 2109              		.cfi_offset 4, -8
 2110              		.cfi_offset 14, -4
 304:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* wait for the FMC ready */
 2111              		.loc 1 304 5 view .LVU556
 2112              	.LVL133:
 306:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2113              		.loc 1 306 5 view .LVU557
 306:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2114              		.loc 1 306 17 is_stmt 0 view .LVU558
 2115 0002 0B48     		ldr	r0, .L162
 2116 0004 FFF7FEFF 		bl	fmc_bank1_ready_wait
 2117              	.LVL134:
 308:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* start FMC bank1 erase */
 2118              		.loc 1 308 4 is_stmt 1 view .LVU559
 308:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* start FMC bank1 erase */
 2119              		.loc 1 308 6 is_stmt 0 view .LVU560
 2120 0008 00B1     		cbz	r0, .L161
 2121              	.L159:
 2122              	.LVL135:
 318:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 2123              		.loc 1 318 5 is_stmt 1 view .LVU561
ARM GAS  C:\Temp\cc40QM1q.s 			page 66


 319:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 2124              		.loc 1 319 1 is_stmt 0 view .LVU562
 2125 000a 10BD     		pop	{r4, pc}
 2126              	.LVL136:
 2127              	.L161:
 310:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL1 |= FMC_CTL1_START;
 2128              		.loc 1 310 9 is_stmt 1 view .LVU563
 2129 000c 094C     		ldr	r4, .L162+4
 2130 000e 236D     		ldr	r3, [r4, #80]
 310:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL1 |= FMC_CTL1_START;
 2131              		.loc 1 310 18 is_stmt 0 view .LVU564
 2132 0010 43F00403 		orr	r3, r3, #4
 2133 0014 2365     		str	r3, [r4, #80]
 311:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 2134              		.loc 1 311 9 is_stmt 1 view .LVU565
 2135 0016 236D     		ldr	r3, [r4, #80]
 311:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 2136              		.loc 1 311 18 is_stmt 0 view .LVU566
 2137 0018 43F04003 		orr	r3, r3, #64
 2138 001c 2365     		str	r3, [r4, #80]
 313:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* reset the MER bit */
 2139              		.loc 1 313 9 is_stmt 1 view .LVU567
 313:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* reset the MER bit */
 2140              		.loc 1 313 21 is_stmt 0 view .LVU568
 2141 001e 0448     		ldr	r0, .L162
 2142 0020 FFF7FEFF 		bl	fmc_bank1_ready_wait
 2143              	.LVL137:
 315:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 2144              		.loc 1 315 9 is_stmt 1 view .LVU569
 2145 0024 236D     		ldr	r3, [r4, #80]
 315:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 2146              		.loc 1 315 18 is_stmt 0 view .LVU570
 2147 0026 23F00403 		bic	r3, r3, #4
 2148 002a 2365     		str	r3, [r4, #80]
 2149 002c EDE7     		b	.L159
 2150              	.L163:
 2151 002e 00BF     		.align	2
 2152              	.L162:
 2153 0030 0000FF0F 		.word	268369920
 2154 0034 00200240 		.word	1073881088
 2155              		.cfi_endproc
 2156              	.LFE126:
 2158              		.section	.text.fmc_word_program,"ax",%progbits
 2159              		.align	1
 2160              		.global	fmc_word_program
 2161              		.syntax unified
 2162              		.thumb
 2163              		.thumb_func
 2165              	fmc_word_program:
 2166              	.LVL138:
 2167              	.LFB127:
 329:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 2168              		.loc 1 329 1 is_stmt 1 view -0
 2169              		.cfi_startproc
 2170              		@ args = 0, pretend = 0, frame = 0
 2171              		@ frame_needed = 0, uses_anonymous_args = 0
 329:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
ARM GAS  C:\Temp\cc40QM1q.s 			page 67


 2172              		.loc 1 329 1 is_stmt 0 view .LVU572
 2173 0000 70B5     		push	{r4, r5, r6, lr}
 2174              	.LCFI11:
 2175              		.cfi_def_cfa_offset 16
 2176              		.cfi_offset 4, -16
 2177              		.cfi_offset 5, -12
 2178              		.cfi_offset 6, -8
 2179              		.cfi_offset 14, -4
 2180 0002 0546     		mov	r5, r0
 2181 0004 0C46     		mov	r4, r1
 330:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 2182              		.loc 1 330 5 is_stmt 1 view .LVU573
 2183              	.LVL139:
 331:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 2184              		.loc 1 331 5 view .LVU574
 331:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 2185              		.loc 1 331 25 is_stmt 0 view .LVU575
 2186 0006 244B     		ldr	r3, .L170
 2187 0008 B3F8E030 		ldrh	r3, [r3, #224]
 331:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 2188              		.loc 1 331 7 view .LVU576
 2189 000c B3F5007F 		cmp	r3, #512
 2190 0010 2DD9     		bls	.L165
 332:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 2191              		.loc 1 332 9 is_stmt 1 view .LVU577
 332:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 2192              		.loc 1 332 11 is_stmt 0 view .LVU578
 2193 0012 224B     		ldr	r3, .L170+4
 2194 0014 9842     		cmp	r0, r3
 2195 0016 15D2     		bcs	.L166
 333:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2196              		.loc 1 333 13 is_stmt 1 view .LVU579
 333:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2197              		.loc 1 333 25 is_stmt 0 view .LVU580
 2198 0018 2148     		ldr	r0, .L170+8
 2199              	.LVL140:
 333:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2200              		.loc 1 333 25 view .LVU581
 2201 001a FFF7FEFF 		bl	fmc_bank0_ready_wait
 2202              	.LVL141:
 335:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 2203              		.loc 1 335 13 is_stmt 1 view .LVU582
 335:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 2204              		.loc 1 335 15 is_stmt 0 view .LVU583
 2205 001e 0346     		mov	r3, r0
 2206 0020 08B1     		cbz	r0, .L169
 2207              	.LVL142:
 2208              	.L167:
 371:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 2209              		.loc 1 371 5 is_stmt 1 view .LVU584
 372:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 2210              		.loc 1 372 1 is_stmt 0 view .LVU585
 2211 0022 1846     		mov	r0, r3
 2212 0024 70BD     		pop	{r4, r5, r6, pc}
 2213              	.LVL143:
 2214              	.L169:
 337:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
ARM GAS  C:\Temp\cc40QM1q.s 			page 68


 2215              		.loc 1 337 17 is_stmt 1 view .LVU586
 2216 0026 1F4E     		ldr	r6, .L170+12
 2217 0028 3369     		ldr	r3, [r6, #16]
 337:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
 2218              		.loc 1 337 26 is_stmt 0 view .LVU587
 2219 002a 43F00103 		orr	r3, r3, #1
 2220 002e 3361     		str	r3, [r6, #16]
 338:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 2221              		.loc 1 338 17 is_stmt 1 view .LVU588
 338:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 2222              		.loc 1 338 32 is_stmt 0 view .LVU589
 2223 0030 2C60     		str	r4, [r5]
 340:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2224              		.loc 1 340 17 is_stmt 1 view .LVU590
 340:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2225              		.loc 1 340 29 is_stmt 0 view .LVU591
 2226 0032 1B48     		ldr	r0, .L170+8
 2227              	.LVL144:
 340:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2228              		.loc 1 340 29 view .LVU592
 2229 0034 FFF7FEFF 		bl	fmc_bank0_ready_wait
 2230              	.LVL145:
 2231 0038 0346     		mov	r3, r0
 2232              	.LVL146:
 342:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 2233              		.loc 1 342 17 is_stmt 1 view .LVU593
 2234 003a 3269     		ldr	r2, [r6, #16]
 342:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 2235              		.loc 1 342 26 is_stmt 0 view .LVU594
 2236 003c 22F00102 		bic	r2, r2, #1
 2237 0040 3261     		str	r2, [r6, #16]
 2238 0042 EEE7     		b	.L167
 2239              	.LVL147:
 2240              	.L166:
 345:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2241              		.loc 1 345 13 is_stmt 1 view .LVU595
 345:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2242              		.loc 1 345 25 is_stmt 0 view .LVU596
 2243 0044 1648     		ldr	r0, .L170+8
 2244              	.LVL148:
 345:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2245              		.loc 1 345 25 view .LVU597
 2246 0046 FFF7FEFF 		bl	fmc_bank1_ready_wait
 2247              	.LVL149:
 347:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 2248              		.loc 1 347 13 is_stmt 1 view .LVU598
 347:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 2249              		.loc 1 347 15 is_stmt 0 view .LVU599
 2250 004a 0346     		mov	r3, r0
 2251 004c 0028     		cmp	r0, #0
 2252 004e E8D1     		bne	.L167
 349:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
 2253              		.loc 1 349 17 is_stmt 1 view .LVU600
 2254 0050 144E     		ldr	r6, .L170+12
 2255 0052 336D     		ldr	r3, [r6, #80]
 349:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
 2256              		.loc 1 349 26 is_stmt 0 view .LVU601
ARM GAS  C:\Temp\cc40QM1q.s 			page 69


 2257 0054 43F00103 		orr	r3, r3, #1
 2258 0058 3365     		str	r3, [r6, #80]
 350:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 2259              		.loc 1 350 17 is_stmt 1 view .LVU602
 350:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 2260              		.loc 1 350 32 is_stmt 0 view .LVU603
 2261 005a 2C60     		str	r4, [r5]
 352:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2262              		.loc 1 352 17 is_stmt 1 view .LVU604
 352:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2263              		.loc 1 352 29 is_stmt 0 view .LVU605
 2264 005c 1048     		ldr	r0, .L170+8
 2265              	.LVL150:
 352:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2266              		.loc 1 352 29 view .LVU606
 2267 005e FFF7FEFF 		bl	fmc_bank1_ready_wait
 2268              	.LVL151:
 2269 0062 0346     		mov	r3, r0
 2270              	.LVL152:
 354:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 2271              		.loc 1 354 17 is_stmt 1 view .LVU607
 2272 0064 326D     		ldr	r2, [r6, #80]
 354:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 2273              		.loc 1 354 26 is_stmt 0 view .LVU608
 2274 0066 22F00102 		bic	r2, r2, #1
 2275 006a 3265     		str	r2, [r6, #80]
 2276 006c D9E7     		b	.L167
 2277              	.LVL153:
 2278              	.L165:
 358:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2279              		.loc 1 358 9 is_stmt 1 view .LVU609
 358:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2280              		.loc 1 358 21 is_stmt 0 view .LVU610
 2281 006e 0C48     		ldr	r0, .L170+8
 2282              	.LVL154:
 358:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2283              		.loc 1 358 21 view .LVU611
 2284 0070 FFF7FEFF 		bl	fmc_bank0_ready_wait
 2285              	.LVL155:
 360:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the PG bit to start program */
 2286              		.loc 1 360 9 is_stmt 1 view .LVU612
 360:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the PG bit to start program */
 2287              		.loc 1 360 11 is_stmt 0 view .LVU613
 2288 0074 0346     		mov	r3, r0
 2289 0076 0028     		cmp	r0, #0
 2290 0078 D3D1     		bne	.L167
 362:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             REG32(address) = data;
 2291              		.loc 1 362 13 is_stmt 1 view .LVU614
 2292 007a 0A4E     		ldr	r6, .L170+12
 2293 007c 3369     		ldr	r3, [r6, #16]
 362:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             REG32(address) = data;
 2294              		.loc 1 362 22 is_stmt 0 view .LVU615
 2295 007e 43F00103 		orr	r3, r3, #1
 2296 0082 3361     		str	r3, [r6, #16]
 363:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 2297              		.loc 1 363 13 is_stmt 1 view .LVU616
 363:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
ARM GAS  C:\Temp\cc40QM1q.s 			page 70


 2298              		.loc 1 363 28 is_stmt 0 view .LVU617
 2299 0084 2C60     		str	r4, [r5]
 365:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PG bit */
 2300              		.loc 1 365 13 is_stmt 1 view .LVU618
 365:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PG bit */
 2301              		.loc 1 365 25 is_stmt 0 view .LVU619
 2302 0086 0648     		ldr	r0, .L170+8
 2303              	.LVL156:
 365:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PG bit */
 2304              		.loc 1 365 25 view .LVU620
 2305 0088 FFF7FEFF 		bl	fmc_bank0_ready_wait
 2306              	.LVL157:
 2307 008c 0346     		mov	r3, r0
 2308              	.LVL158:
 367:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         } 
 2309              		.loc 1 367 13 is_stmt 1 view .LVU621
 2310 008e 3269     		ldr	r2, [r6, #16]
 367:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         } 
 2311              		.loc 1 367 22 is_stmt 0 view .LVU622
 2312 0090 22F00102 		bic	r2, r2, #1
 2313 0094 3261     		str	r2, [r6, #16]
 2314 0096 C4E7     		b	.L167
 2315              	.L171:
 2316              		.align	2
 2317              	.L170:
 2318 0098 00F7FF1F 		.word	536868608
 2319 009c FFFF0708 		.word	134742015
 2320 00a0 0000FF0F 		.word	268369920
 2321 00a4 00200240 		.word	1073881088
 2322              		.cfi_endproc
 2323              	.LFE127:
 2325              		.section	.text.fmc_halfword_program,"ax",%progbits
 2326              		.align	1
 2327              		.global	fmc_halfword_program
 2328              		.syntax unified
 2329              		.thumb
 2330              		.thumb_func
 2332              	fmc_halfword_program:
 2333              	.LVL159:
 2334              	.LFB128:
 382:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 2335              		.loc 1 382 1 is_stmt 1 view -0
 2336              		.cfi_startproc
 2337              		@ args = 0, pretend = 0, frame = 0
 2338              		@ frame_needed = 0, uses_anonymous_args = 0
 382:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 2339              		.loc 1 382 1 is_stmt 0 view .LVU624
 2340 0000 70B5     		push	{r4, r5, r6, lr}
 2341              	.LCFI12:
 2342              		.cfi_def_cfa_offset 16
 2343              		.cfi_offset 4, -16
 2344              		.cfi_offset 5, -12
 2345              		.cfi_offset 6, -8
 2346              		.cfi_offset 14, -4
 2347 0002 0546     		mov	r5, r0
 2348 0004 0C46     		mov	r4, r1
 383:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
ARM GAS  C:\Temp\cc40QM1q.s 			page 71


 2349              		.loc 1 383 5 is_stmt 1 view .LVU625
 2350              	.LVL160:
 384:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 2351              		.loc 1 384 5 view .LVU626
 384:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 2352              		.loc 1 384 25 is_stmt 0 view .LVU627
 2353 0006 244B     		ldr	r3, .L178
 2354 0008 B3F8E030 		ldrh	r3, [r3, #224]
 384:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 2355              		.loc 1 384 7 view .LVU628
 2356 000c B3F5007F 		cmp	r3, #512
 2357 0010 2DD9     		bls	.L173
 385:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 2358              		.loc 1 385 9 is_stmt 1 view .LVU629
 385:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 2359              		.loc 1 385 11 is_stmt 0 view .LVU630
 2360 0012 224B     		ldr	r3, .L178+4
 2361 0014 9842     		cmp	r0, r3
 2362 0016 15D2     		bcs	.L174
 386:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2363              		.loc 1 386 13 is_stmt 1 view .LVU631
 386:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2364              		.loc 1 386 25 is_stmt 0 view .LVU632
 2365 0018 2148     		ldr	r0, .L178+8
 2366              	.LVL161:
 386:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2367              		.loc 1 386 25 view .LVU633
 2368 001a FFF7FEFF 		bl	fmc_bank0_ready_wait
 2369              	.LVL162:
 388:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 2370              		.loc 1 388 13 is_stmt 1 view .LVU634
 388:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 2371              		.loc 1 388 15 is_stmt 0 view .LVU635
 2372 001e 0346     		mov	r3, r0
 2373 0020 08B1     		cbz	r0, .L177
 2374              	.LVL163:
 2375              	.L175:
 424:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 2376              		.loc 1 424 5 is_stmt 1 view .LVU636
 425:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 2377              		.loc 1 425 1 is_stmt 0 view .LVU637
 2378 0022 1846     		mov	r0, r3
 2379 0024 70BD     		pop	{r4, r5, r6, pc}
 2380              	.LVL164:
 2381              	.L177:
 390:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG16(address) = data;
 2382              		.loc 1 390 17 is_stmt 1 view .LVU638
 2383 0026 1F4E     		ldr	r6, .L178+12
 2384 0028 3369     		ldr	r3, [r6, #16]
 390:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG16(address) = data;
 2385              		.loc 1 390 26 is_stmt 0 view .LVU639
 2386 002a 43F00103 		orr	r3, r3, #1
 2387 002e 3361     		str	r3, [r6, #16]
 391:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 2388              		.loc 1 391 17 is_stmt 1 view .LVU640
 391:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 2389              		.loc 1 391 32 is_stmt 0 view .LVU641
ARM GAS  C:\Temp\cc40QM1q.s 			page 72


 2390 0030 2C80     		strh	r4, [r5]	@ movhi
 393:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2391              		.loc 1 393 17 is_stmt 1 view .LVU642
 393:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2392              		.loc 1 393 29 is_stmt 0 view .LVU643
 2393 0032 1B48     		ldr	r0, .L178+8
 2394              	.LVL165:
 393:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2395              		.loc 1 393 29 view .LVU644
 2396 0034 FFF7FEFF 		bl	fmc_bank0_ready_wait
 2397              	.LVL166:
 2398 0038 0346     		mov	r3, r0
 2399              	.LVL167:
 395:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 2400              		.loc 1 395 17 is_stmt 1 view .LVU645
 2401 003a 3269     		ldr	r2, [r6, #16]
 395:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 2402              		.loc 1 395 26 is_stmt 0 view .LVU646
 2403 003c 22F00102 		bic	r2, r2, #1
 2404 0040 3261     		str	r2, [r6, #16]
 2405 0042 EEE7     		b	.L175
 2406              	.LVL168:
 2407              	.L174:
 398:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2408              		.loc 1 398 13 is_stmt 1 view .LVU647
 398:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2409              		.loc 1 398 25 is_stmt 0 view .LVU648
 2410 0044 1648     		ldr	r0, .L178+8
 2411              	.LVL169:
 398:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2412              		.loc 1 398 25 view .LVU649
 2413 0046 FFF7FEFF 		bl	fmc_bank1_ready_wait
 2414              	.LVL170:
 400:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 2415              		.loc 1 400 13 is_stmt 1 view .LVU650
 400:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 2416              		.loc 1 400 15 is_stmt 0 view .LVU651
 2417 004a 0346     		mov	r3, r0
 2418 004c 0028     		cmp	r0, #0
 2419 004e E8D1     		bne	.L175
 402:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG16(address) = data;
 2420              		.loc 1 402 17 is_stmt 1 view .LVU652
 2421 0050 144E     		ldr	r6, .L178+12
 2422 0052 336D     		ldr	r3, [r6, #80]
 402:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG16(address) = data;
 2423              		.loc 1 402 26 is_stmt 0 view .LVU653
 2424 0054 43F00103 		orr	r3, r3, #1
 2425 0058 3365     		str	r3, [r6, #80]
 403:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 2426              		.loc 1 403 17 is_stmt 1 view .LVU654
 403:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 2427              		.loc 1 403 32 is_stmt 0 view .LVU655
 2428 005a 2C80     		strh	r4, [r5]	@ movhi
 405:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2429              		.loc 1 405 17 is_stmt 1 view .LVU656
 405:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2430              		.loc 1 405 29 is_stmt 0 view .LVU657
ARM GAS  C:\Temp\cc40QM1q.s 			page 73


 2431 005c 1048     		ldr	r0, .L178+8
 2432              	.LVL171:
 405:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2433              		.loc 1 405 29 view .LVU658
 2434 005e FFF7FEFF 		bl	fmc_bank1_ready_wait
 2435              	.LVL172:
 2436 0062 0346     		mov	r3, r0
 2437              	.LVL173:
 407:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 2438              		.loc 1 407 17 is_stmt 1 view .LVU659
 2439 0064 326D     		ldr	r2, [r6, #80]
 407:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 2440              		.loc 1 407 26 is_stmt 0 view .LVU660
 2441 0066 22F00102 		bic	r2, r2, #1
 2442 006a 3265     		str	r2, [r6, #80]
 2443 006c D9E7     		b	.L175
 2444              	.LVL174:
 2445              	.L173:
 411:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2446              		.loc 1 411 9 is_stmt 1 view .LVU661
 411:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2447              		.loc 1 411 21 is_stmt 0 view .LVU662
 2448 006e 0C48     		ldr	r0, .L178+8
 2449              	.LVL175:
 411:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2450              		.loc 1 411 21 view .LVU663
 2451 0070 FFF7FEFF 		bl	fmc_bank0_ready_wait
 2452              	.LVL176:
 413:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the PG bit to start program */
 2453              		.loc 1 413 9 is_stmt 1 view .LVU664
 413:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the PG bit to start program */
 2454              		.loc 1 413 11 is_stmt 0 view .LVU665
 2455 0074 0346     		mov	r3, r0
 2456 0076 0028     		cmp	r0, #0
 2457 0078 D3D1     		bne	.L175
 415:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             REG16(address) = data;
 2458              		.loc 1 415 13 is_stmt 1 view .LVU666
 2459 007a 0A4E     		ldr	r6, .L178+12
 2460 007c 3369     		ldr	r3, [r6, #16]
 415:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             REG16(address) = data;
 2461              		.loc 1 415 22 is_stmt 0 view .LVU667
 2462 007e 43F00103 		orr	r3, r3, #1
 2463 0082 3361     		str	r3, [r6, #16]
 416:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 2464              		.loc 1 416 13 is_stmt 1 view .LVU668
 416:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 2465              		.loc 1 416 28 is_stmt 0 view .LVU669
 2466 0084 2C80     		strh	r4, [r5]	@ movhi
 418:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PG bit */
 2467              		.loc 1 418 13 is_stmt 1 view .LVU670
 418:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PG bit */
 2468              		.loc 1 418 25 is_stmt 0 view .LVU671
 2469 0086 0648     		ldr	r0, .L178+8
 2470              	.LVL177:
 418:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PG bit */
 2471              		.loc 1 418 25 view .LVU672
 2472 0088 FFF7FEFF 		bl	fmc_bank0_ready_wait
ARM GAS  C:\Temp\cc40QM1q.s 			page 74


 2473              	.LVL178:
 2474 008c 0346     		mov	r3, r0
 2475              	.LVL179:
 420:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         } 
 2476              		.loc 1 420 13 is_stmt 1 view .LVU673
 2477 008e 3269     		ldr	r2, [r6, #16]
 420:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         } 
 2478              		.loc 1 420 22 is_stmt 0 view .LVU674
 2479 0090 22F00102 		bic	r2, r2, #1
 2480 0094 3261     		str	r2, [r6, #16]
 2481 0096 C4E7     		b	.L175
 2482              	.L179:
 2483              		.align	2
 2484              	.L178:
 2485 0098 00F7FF1F 		.word	536868608
 2486 009c FFFF0708 		.word	134742015
 2487 00a0 0000FF0F 		.word	268369920
 2488 00a4 00200240 		.word	1073881088
 2489              		.cfi_endproc
 2490              	.LFE128:
 2492              		.section	.text.fmc_word_reprogram,"ax",%progbits
 2493              		.align	1
 2494              		.global	fmc_word_reprogram
 2495              		.syntax unified
 2496              		.thumb
 2497              		.thumb_func
 2499              	fmc_word_reprogram:
 2500              	.LVL180:
 2501              	.LFB129:
 435:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 2502              		.loc 1 435 1 is_stmt 1 view -0
 2503              		.cfi_startproc
 2504              		@ args = 0, pretend = 0, frame = 0
 2505              		@ frame_needed = 0, uses_anonymous_args = 0
 435:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 2506              		.loc 1 435 1 is_stmt 0 view .LVU676
 2507 0000 70B5     		push	{r4, r5, r6, lr}
 2508              	.LCFI13:
 2509              		.cfi_def_cfa_offset 16
 2510              		.cfi_offset 4, -16
 2511              		.cfi_offset 5, -12
 2512              		.cfi_offset 6, -8
 2513              		.cfi_offset 14, -4
 2514 0002 0546     		mov	r5, r0
 2515 0004 0C46     		mov	r4, r1
 436:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 2516              		.loc 1 436 5 is_stmt 1 view .LVU677
 2517              	.LVL181:
 437:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 2518              		.loc 1 437 5 view .LVU678
 437:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 2519              		.loc 1 437 25 is_stmt 0 view .LVU679
 2520 0006 2F4B     		ldr	r3, .L186
 2521 0008 B3F8E030 		ldrh	r3, [r3, #224]
 437:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 2522              		.loc 1 437 7 view .LVU680
 2523 000c B3F5007F 		cmp	r3, #512
ARM GAS  C:\Temp\cc40QM1q.s 			page 75


 2524 0010 3BD9     		bls	.L181
 438:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 2525              		.loc 1 438 9 is_stmt 1 view .LVU681
 438:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 2526              		.loc 1 438 11 is_stmt 0 view .LVU682
 2527 0012 2D4B     		ldr	r3, .L186+4
 2528 0014 9842     		cmp	r0, r3
 2529 0016 1CD2     		bcs	.L182
 439:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_WSEN |= FMC_WSEN_BPEN;
 2530              		.loc 1 439 13 is_stmt 1 view .LVU683
 439:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_WSEN |= FMC_WSEN_BPEN;
 2531              		.loc 1 439 25 is_stmt 0 view .LVU684
 2532 0018 2C48     		ldr	r0, .L186+8
 2533              	.LVL182:
 439:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_WSEN |= FMC_WSEN_BPEN;
 2534              		.loc 1 439 25 view .LVU685
 2535 001a FFF7FEFF 		bl	fmc_bank0_ready_wait
 2536              	.LVL183:
 440:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 2537              		.loc 1 440 13 is_stmt 1 view .LVU686
 2538 001e 2C4A     		ldr	r2, .L186+12
 2539 0020 D2F8FC30 		ldr	r3, [r2, #252]
 440:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 2540              		.loc 1 440 22 is_stmt 0 view .LVU687
 2541 0024 43F00203 		orr	r3, r3, #2
 2542 0028 C2F8FC30 		str	r3, [r2, #252]
 441:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 2543              		.loc 1 441 13 is_stmt 1 view .LVU688
 441:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 2544              		.loc 1 441 15 is_stmt 0 view .LVU689
 2545 002c 0346     		mov	r3, r0
 2546 002e 08B1     		cbz	r0, .L185
 2547              	.LVL184:
 2548              	.L183:
 477:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 2549              		.loc 1 477 5 is_stmt 1 view .LVU690
 478:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 2550              		.loc 1 478 1 is_stmt 0 view .LVU691
 2551 0030 1846     		mov	r0, r3
 2552 0032 70BD     		pop	{r4, r5, r6, pc}
 2553              	.LVL185:
 2554              	.L185:
 443:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
 2555              		.loc 1 443 17 is_stmt 1 view .LVU692
 2556 0034 1646     		mov	r6, r2
 2557 0036 1369     		ldr	r3, [r2, #16]
 443:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
 2558              		.loc 1 443 26 is_stmt 0 view .LVU693
 2559 0038 43F00103 		orr	r3, r3, #1
 2560 003c 1361     		str	r3, [r2, #16]
 444:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 2561              		.loc 1 444 17 is_stmt 1 view .LVU694
 444:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 2562              		.loc 1 444 32 is_stmt 0 view .LVU695
 2563 003e 2C60     		str	r4, [r5]
 446:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2564              		.loc 1 446 17 is_stmt 1 view .LVU696
ARM GAS  C:\Temp\cc40QM1q.s 			page 76


 446:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2565              		.loc 1 446 29 is_stmt 0 view .LVU697
 2566 0040 2248     		ldr	r0, .L186+8
 2567              	.LVL186:
 446:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2568              		.loc 1 446 29 view .LVU698
 2569 0042 FFF7FEFF 		bl	fmc_bank0_ready_wait
 2570              	.LVL187:
 2571 0046 0346     		mov	r3, r0
 2572              	.LVL188:
 448:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 2573              		.loc 1 448 17 is_stmt 1 view .LVU699
 2574 0048 3269     		ldr	r2, [r6, #16]
 448:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 2575              		.loc 1 448 26 is_stmt 0 view .LVU700
 2576 004a 22F00102 		bic	r2, r2, #1
 2577 004e 3261     		str	r2, [r6, #16]
 2578 0050 EEE7     		b	.L183
 2579              	.LVL189:
 2580              	.L182:
 451:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_WSEN |= FMC_WSEN_BPEN;
 2581              		.loc 1 451 13 is_stmt 1 view .LVU701
 451:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_WSEN |= FMC_WSEN_BPEN;
 2582              		.loc 1 451 25 is_stmt 0 view .LVU702
 2583 0052 1E48     		ldr	r0, .L186+8
 2584              	.LVL190:
 451:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_WSEN |= FMC_WSEN_BPEN;
 2585              		.loc 1 451 25 view .LVU703
 2586 0054 FFF7FEFF 		bl	fmc_bank1_ready_wait
 2587              	.LVL191:
 452:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 2588              		.loc 1 452 13 is_stmt 1 view .LVU704
 2589 0058 1D4A     		ldr	r2, .L186+12
 2590 005a D2F8FC30 		ldr	r3, [r2, #252]
 452:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 2591              		.loc 1 452 22 is_stmt 0 view .LVU705
 2592 005e 43F00203 		orr	r3, r3, #2
 2593 0062 C2F8FC30 		str	r3, [r2, #252]
 453:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 2594              		.loc 1 453 13 is_stmt 1 view .LVU706
 453:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 2595              		.loc 1 453 15 is_stmt 0 view .LVU707
 2596 0066 0346     		mov	r3, r0
 2597 0068 0028     		cmp	r0, #0
 2598 006a E1D1     		bne	.L183
 455:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
 2599              		.loc 1 455 17 is_stmt 1 view .LVU708
 2600 006c 1646     		mov	r6, r2
 2601 006e 136D     		ldr	r3, [r2, #80]
 455:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
 2602              		.loc 1 455 26 is_stmt 0 view .LVU709
 2603 0070 43F00103 		orr	r3, r3, #1
 2604 0074 1365     		str	r3, [r2, #80]
 456:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 2605              		.loc 1 456 17 is_stmt 1 view .LVU710
 456:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 2606              		.loc 1 456 32 is_stmt 0 view .LVU711
ARM GAS  C:\Temp\cc40QM1q.s 			page 77


 2607 0076 2C60     		str	r4, [r5]
 458:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2608              		.loc 1 458 17 is_stmt 1 view .LVU712
 458:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2609              		.loc 1 458 29 is_stmt 0 view .LVU713
 2610 0078 1448     		ldr	r0, .L186+8
 2611              	.LVL192:
 458:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2612              		.loc 1 458 29 view .LVU714
 2613 007a FFF7FEFF 		bl	fmc_bank1_ready_wait
 2614              	.LVL193:
 2615 007e 0346     		mov	r3, r0
 2616              	.LVL194:
 460:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 2617              		.loc 1 460 17 is_stmt 1 view .LVU715
 2618 0080 326D     		ldr	r2, [r6, #80]
 460:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 2619              		.loc 1 460 26 is_stmt 0 view .LVU716
 2620 0082 22F00102 		bic	r2, r2, #1
 2621 0086 3265     		str	r2, [r6, #80]
 2622 0088 D2E7     		b	.L183
 2623              	.LVL195:
 2624              	.L181:
 464:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_WSEN |= FMC_WSEN_BPEN;
 2625              		.loc 1 464 9 is_stmt 1 view .LVU717
 464:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_WSEN |= FMC_WSEN_BPEN;
 2626              		.loc 1 464 21 is_stmt 0 view .LVU718
 2627 008a 1048     		ldr	r0, .L186+8
 2628              	.LVL196:
 464:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_WSEN |= FMC_WSEN_BPEN;
 2629              		.loc 1 464 21 view .LVU719
 2630 008c FFF7FEFF 		bl	fmc_bank0_ready_wait
 2631              	.LVL197:
 465:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 2632              		.loc 1 465 9 is_stmt 1 view .LVU720
 2633 0090 0F4A     		ldr	r2, .L186+12
 2634 0092 D2F8FC30 		ldr	r3, [r2, #252]
 465:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 2635              		.loc 1 465 18 is_stmt 0 view .LVU721
 2636 0096 43F00203 		orr	r3, r3, #2
 2637 009a C2F8FC30 		str	r3, [r2, #252]
 466:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the PG bit to start program */
 2638              		.loc 1 466 9 is_stmt 1 view .LVU722
 466:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the PG bit to start program */
 2639              		.loc 1 466 11 is_stmt 0 view .LVU723
 2640 009e 0346     		mov	r3, r0
 2641 00a0 0028     		cmp	r0, #0
 2642 00a2 C5D1     		bne	.L183
 468:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             REG32(address) = data;
 2643              		.loc 1 468 13 is_stmt 1 view .LVU724
 2644 00a4 1646     		mov	r6, r2
 2645 00a6 1369     		ldr	r3, [r2, #16]
 468:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             REG32(address) = data;
 2646              		.loc 1 468 22 is_stmt 0 view .LVU725
 2647 00a8 43F00103 		orr	r3, r3, #1
 2648 00ac 1361     		str	r3, [r2, #16]
 469:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
ARM GAS  C:\Temp\cc40QM1q.s 			page 78


 2649              		.loc 1 469 13 is_stmt 1 view .LVU726
 469:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 2650              		.loc 1 469 28 is_stmt 0 view .LVU727
 2651 00ae 2C60     		str	r4, [r5]
 471:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PG bit */
 2652              		.loc 1 471 13 is_stmt 1 view .LVU728
 471:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PG bit */
 2653              		.loc 1 471 25 is_stmt 0 view .LVU729
 2654 00b0 0648     		ldr	r0, .L186+8
 2655              	.LVL198:
 471:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PG bit */
 2656              		.loc 1 471 25 view .LVU730
 2657 00b2 FFF7FEFF 		bl	fmc_bank0_ready_wait
 2658              	.LVL199:
 2659 00b6 0346     		mov	r3, r0
 2660              	.LVL200:
 473:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         } 
 2661              		.loc 1 473 13 is_stmt 1 view .LVU731
 2662 00b8 3269     		ldr	r2, [r6, #16]
 473:./GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         } 
 2663              		.loc 1 473 22 is_stmt 0 view .LVU732
 2664 00ba 22F00102 		bic	r2, r2, #1
 2665 00be 3261     		str	r2, [r6, #16]
 2666 00c0 B6E7     		b	.L183
 2667              	.L187:
 2668 00c2 00BF     		.align	2
 2669              	.L186:
 2670 00c4 00F7FF1F 		.word	536868608
 2671 00c8 FFFF0708 		.word	134742015
 2672 00cc 0000FF0F 		.word	268369920
 2673 00d0 00200240 		.word	1073881088
 2674              		.cfi_endproc
 2675              	.LFE129:
 2677              		.text
 2678              	.Letext0:
 2679              		.file 3 "c:\\ST\\STM32CubeIDE_1.15.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 2680              		.file 4 "c:\\ST\\STM32CubeIDE_1.15.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 2681              		.file 5 "CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 2682              		.file 6 "GD32F30x_standard_peripheral/Include/gd32f30x_fmc.h"
ARM GAS  C:\Temp\cc40QM1q.s 			page 79


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f30x_fmc.c
  C:\Temp\cc40QM1q.s:21     .text.fmc_wscnt_set:00000000 $t
  C:\Temp\cc40QM1q.s:27     .text.fmc_wscnt_set:00000000 fmc_wscnt_set
  C:\Temp\cc40QM1q.s:56     .text.fmc_wscnt_set:00000010 $d
  C:\Temp\cc40QM1q.s:61     .text.fmc_unlock:00000000 $t
  C:\Temp\cc40QM1q.s:67     .text.fmc_unlock:00000000 fmc_unlock
  C:\Temp\cc40QM1q.s:120    .text.fmc_unlock:0000003c $d
  C:\Temp\cc40QM1q.s:127    .text.fmc_bank0_unlock:00000000 $t
  C:\Temp\cc40QM1q.s:133    .text.fmc_bank0_unlock:00000000 fmc_bank0_unlock
  C:\Temp\cc40QM1q.s:162    .text.fmc_bank0_unlock:00000018 $d
  C:\Temp\cc40QM1q.s:168    .text.fmc_bank1_unlock:00000000 $t
  C:\Temp\cc40QM1q.s:174    .text.fmc_bank1_unlock:00000000 fmc_bank1_unlock
  C:\Temp\cc40QM1q.s:203    .text.fmc_bank1_unlock:00000018 $d
  C:\Temp\cc40QM1q.s:209    .text.fmc_lock:00000000 $t
  C:\Temp\cc40QM1q.s:215    .text.fmc_lock:00000000 fmc_lock
  C:\Temp\cc40QM1q.s:246    .text.fmc_lock:00000020 $d
  C:\Temp\cc40QM1q.s:252    .text.fmc_bank0_lock:00000000 $t
  C:\Temp\cc40QM1q.s:258    .text.fmc_bank0_lock:00000000 fmc_bank0_lock
  C:\Temp\cc40QM1q.s:276    .text.fmc_bank0_lock:0000000c $d
  C:\Temp\cc40QM1q.s:281    .text.fmc_bank1_lock:00000000 $t
  C:\Temp\cc40QM1q.s:287    .text.fmc_bank1_lock:00000000 fmc_bank1_lock
  C:\Temp\cc40QM1q.s:305    .text.fmc_bank1_lock:0000000c $d
  C:\Temp\cc40QM1q.s:310    .text.ob_unlock:00000000 $t
  C:\Temp\cc40QM1q.s:316    .text.ob_unlock:00000000 ob_unlock
  C:\Temp\cc40QM1q.s:345    .text.ob_unlock:00000018 $d
  C:\Temp\cc40QM1q.s:351    .text.ob_lock:00000000 $t
  C:\Temp\cc40QM1q.s:357    .text.ob_lock:00000000 ob_lock
  C:\Temp\cc40QM1q.s:375    .text.ob_lock:0000000c $d
  C:\Temp\cc40QM1q.s:380    .text.ob_user_get:00000000 $t
  C:\Temp\cc40QM1q.s:386    .text.ob_user_get:00000000 ob_user_get
  C:\Temp\cc40QM1q.s:403    .text.ob_user_get:0000000c $d
  C:\Temp\cc40QM1q.s:408    .text.ob_data_get:00000000 $t
  C:\Temp\cc40QM1q.s:414    .text.ob_data_get:00000000 ob_data_get
  C:\Temp\cc40QM1q.s:431    .text.ob_data_get:0000000c $d
  C:\Temp\cc40QM1q.s:436    .text.ob_write_protection_get:00000000 $t
  C:\Temp\cc40QM1q.s:442    .text.ob_write_protection_get:00000000 ob_write_protection_get
  C:\Temp\cc40QM1q.s:458    .text.ob_write_protection_get:00000008 $d
  C:\Temp\cc40QM1q.s:463    .text.ob_spc_get:00000000 $t
  C:\Temp\cc40QM1q.s:469    .text.ob_spc_get:00000000 ob_spc_get
  C:\Temp\cc40QM1q.s:498    .text.ob_spc_get:00000014 $d
  C:\Temp\cc40QM1q.s:503    .text.fmc_interrupt_enable:00000000 $t
  C:\Temp\cc40QM1q.s:509    .text.fmc_interrupt_enable:00000000 fmc_interrupt_enable
  C:\Temp\cc40QM1q.s:537    .text.fmc_interrupt_disable:00000000 $t
  C:\Temp\cc40QM1q.s:543    .text.fmc_interrupt_disable:00000000 fmc_interrupt_disable
  C:\Temp\cc40QM1q.s:571    .text.fmc_flag_get:00000000 $t
  C:\Temp\cc40QM1q.s:577    .text.fmc_flag_get:00000000 fmc_flag_get
  C:\Temp\cc40QM1q.s:611    .text.fmc_flag_clear:00000000 $t
  C:\Temp\cc40QM1q.s:617    .text.fmc_flag_clear:00000000 fmc_flag_clear
  C:\Temp\cc40QM1q.s:645    .text.fmc_interrupt_flag_get:00000000 $t
  C:\Temp\cc40QM1q.s:651    .text.fmc_interrupt_flag_get:00000000 fmc_interrupt_flag_get
  C:\Temp\cc40QM1q.s:748    .text.fmc_interrupt_flag_get:00000064 $d
  C:\Temp\cc40QM1q.s:753    .text.fmc_interrupt_flag_clear:00000000 $t
  C:\Temp\cc40QM1q.s:759    .text.fmc_interrupt_flag_clear:00000000 fmc_interrupt_flag_clear
  C:\Temp\cc40QM1q.s:787    .text.fmc_bank0_state_get:00000000 $t
  C:\Temp\cc40QM1q.s:793    .text.fmc_bank0_state_get:00000000 fmc_bank0_state_get
  C:\Temp\cc40QM1q.s:844    .text.fmc_bank0_state_get:00000030 $d
ARM GAS  C:\Temp\cc40QM1q.s 			page 80


  C:\Temp\cc40QM1q.s:849    .text.fmc_bank1_state_get:00000000 $t
  C:\Temp\cc40QM1q.s:855    .text.fmc_bank1_state_get:00000000 fmc_bank1_state_get
  C:\Temp\cc40QM1q.s:906    .text.fmc_bank1_state_get:00000030 $d
  C:\Temp\cc40QM1q.s:911    .text.fmc_bank0_ready_wait:00000000 $t
  C:\Temp\cc40QM1q.s:917    .text.fmc_bank0_ready_wait:00000000 fmc_bank0_ready_wait
  C:\Temp\cc40QM1q.s:970    .text.fmc_bank0_erase:00000000 $t
  C:\Temp\cc40QM1q.s:976    .text.fmc_bank0_erase:00000000 fmc_bank0_erase
  C:\Temp\cc40QM1q.s:1029   .text.fmc_bank0_erase:00000030 $d
  C:\Temp\cc40QM1q.s:1035   .text.ob_erase:00000000 $t
  C:\Temp\cc40QM1q.s:1041   .text.ob_erase:00000000 ob_erase
  C:\Temp\cc40QM1q.s:1159   .text.ob_erase:00000078 $d
  C:\Temp\cc40QM1q.s:1166   .text.ob_write_protection_enable:00000000 $t
  C:\Temp\cc40QM1q.s:1172   .text.ob_write_protection_enable:00000000 ob_write_protection_enable
  C:\Temp\cc40QM1q.s:1322   .text.ob_write_protection_enable:0000007c $d
  C:\Temp\cc40QM1q.s:1329   .text.ob_security_protection_config:00000000 $t
  C:\Temp\cc40QM1q.s:1335   .text.ob_security_protection_config:00000000 ob_security_protection_config
  C:\Temp\cc40QM1q.s:1433   .text.ob_security_protection_config:00000064 $d
  C:\Temp\cc40QM1q.s:1440   .text.ob_user_write:00000000 $t
  C:\Temp\cc40QM1q.s:1446   .text.ob_user_write:00000000 ob_user_write
  C:\Temp\cc40QM1q.s:1532   .text.ob_user_write:00000050 $d
  C:\Temp\cc40QM1q.s:1539   .text.ob_data_program:00000000 $t
  C:\Temp\cc40QM1q.s:1545   .text.ob_data_program:00000000 ob_data_program
  C:\Temp\cc40QM1q.s:1607   .text.ob_data_program:00000034 $d
  C:\Temp\cc40QM1q.s:1613   .text.fmc_bank1_ready_wait:00000000 $t
  C:\Temp\cc40QM1q.s:1619   .text.fmc_bank1_ready_wait:00000000 fmc_bank1_ready_wait
  C:\Temp\cc40QM1q.s:1672   .text.fmc_page_erase:00000000 $t
  C:\Temp\cc40QM1q.s:1678   .text.fmc_page_erase:00000000 fmc_page_erase
  C:\Temp\cc40QM1q.s:1933   .text.fmc_page_erase:000000bc $d
  C:\Temp\cc40QM1q.s:1941   .text.fmc_mass_erase:00000000 $t
  C:\Temp\cc40QM1q.s:1947   .text.fmc_mass_erase:00000000 fmc_mass_erase
  C:\Temp\cc40QM1q.s:2087   .text.fmc_mass_erase:0000009c $d
  C:\Temp\cc40QM1q.s:2094   .text.fmc_bank1_erase:00000000 $t
  C:\Temp\cc40QM1q.s:2100   .text.fmc_bank1_erase:00000000 fmc_bank1_erase
  C:\Temp\cc40QM1q.s:2153   .text.fmc_bank1_erase:00000030 $d
  C:\Temp\cc40QM1q.s:2159   .text.fmc_word_program:00000000 $t
  C:\Temp\cc40QM1q.s:2165   .text.fmc_word_program:00000000 fmc_word_program
  C:\Temp\cc40QM1q.s:2318   .text.fmc_word_program:00000098 $d
  C:\Temp\cc40QM1q.s:2326   .text.fmc_halfword_program:00000000 $t
  C:\Temp\cc40QM1q.s:2332   .text.fmc_halfword_program:00000000 fmc_halfword_program
  C:\Temp\cc40QM1q.s:2485   .text.fmc_halfword_program:00000098 $d
  C:\Temp\cc40QM1q.s:2493   .text.fmc_word_reprogram:00000000 $t
  C:\Temp\cc40QM1q.s:2499   .text.fmc_word_reprogram:00000000 fmc_word_reprogram
  C:\Temp\cc40QM1q.s:2670   .text.fmc_word_reprogram:000000c4 $d

NO UNDEFINED SYMBOLS
