#
# This file is licensed under the Apache License v2.0 with LLVM Exceptions.
# See https://llvm.org/LICENSE.txt for license information.
# SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
#
# (c) Copyright 2023-2024 Advanced Micro Devices, Inc. or its affiliates
# RUN: llc -mtriple aie -run-pass=legalizer %s -verify-machineinstrs -o - | FileCheck %s
# RUN: llc -mtriple aie2 -run-pass=legalizer %s -verify-machineinstrs -o - | FileCheck %s

---
name: sdivrem_s32
body: |
  bb.0:
    liveins: $r6, $r7
    ; CHECK-LABEL: name: sdivrem_s32
    ; CHECK: [[COPY:%[0-9]+]]:_(s32) = COPY $r6
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s32) = COPY $r7
    ; CHECK-NEXT: ADJCALLSTACKUP 0, 0
    ; CHECK-NEXT: [[ARG0:\$r[0-9]+]] = COPY [[COPY]](s32)
    ; CHECK-NEXT: [[ARG1:\$r[0-9]+]] = COPY [[COPY1]](s32)
    ; CHECK-NEXT: {{JA?L}} &__divsi3, {{csr_aie.?}}, implicit-def $lr, implicit [[ARG0]], implicit [[ARG1]], implicit-def $r0
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:_(s32) = COPY $r0
    ; CHECK-NEXT: ADJCALLSTACKDOWN 0, 0
    ; CHECK-NEXT: ADJCALLSTACKUP 0, 0
    ; CHECK-NEXT: [[ARG0:\$r[0-9]+]] = COPY [[COPY]](s32)
    ; CHECK-NEXT: [[ARG1:\$r[0-9]+]] = COPY [[COPY1]](s32)
    ; CHECK-NEXT: {{JA?L}} &__modsi3, {{csr_aie.?}}, implicit-def $lr, implicit [[ARG0]], implicit [[ARG1]], implicit-def $r0
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:_(s32) = COPY $r0
    ; CHECK-NEXT: ADJCALLSTACKDOWN 0, 0
    ; CHECK-NEXT: $r0 = COPY [[COPY2]](s32)
    ; CHECK-NEXT: $r1 = COPY [[COPY3]](s32)
    %0:_(s32) = COPY $r6
    %1:_(s32) = COPY $r7
    %2:_(s32), %3:_(s32) = G_SDIVREM %0, %1
    $r0 = COPY %2(s32)
    $r1 = COPY %3(s32)
...

---
name: sdivrem_8
body: |
  bb.0:
    liveins: $r6, $r7
    ; CHECK-LABEL: name: sdivrem_8
    ; CHECK: [[COPY:%[0-9]+]]:_(s32) = COPY $r6
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s32) = COPY $r7
    ; CHECK-NEXT: [[SEXT_INREG:%[0-9]+]]:_(s32) = G_SEXT_INREG [[COPY]], 8
    ; CHECK-NEXT: [[SEXT_INREG1:%[0-9]+]]:_(s32) = G_SEXT_INREG [[COPY1]], 8
    ; CHECK-NEXT: ADJCALLSTACKUP 0, 0
    ; CHECK-NEXT: [[ARG0:\$r[0-9]+]] = COPY [[SEXT_INREG]](s32)
    ; CHECK-NEXT: [[ARG1:\$r[0-9]+]] = COPY [[SEXT_INREG1]](s32)
    ; CHECK-NEXT: {{JA?L}} &__divsi3, {{csr_aie.?}}, implicit-def $lr, implicit [[ARG0]], implicit [[ARG1]], implicit-def $r0
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:_(s32) = COPY $r0
    ; CHECK-NEXT: ADJCALLSTACKDOWN 0, 0
    ; CHECK-NEXT: ADJCALLSTACKUP 0, 0
    ; CHECK-NEXT: [[ARG0:\$r[0-9]+]] = COPY [[SEXT_INREG]](s32)
    ; CHECK-NEXT: [[ARG1:\$r[0-9]+]] = COPY [[SEXT_INREG1]](s32)
    ; CHECK-NEXT: {{JA?L}} &__modsi3, {{csr_aie.?}}, implicit-def $lr, implicit [[ARG0]], implicit [[ARG1]], implicit-def $r0
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:_(s32) = COPY $r0
    ; CHECK-NEXT: ADJCALLSTACKDOWN 0, 0
    ; CHECK-NEXT: $r0 = COPY [[COPY2]](s32)
    ; CHECK-NEXT: $r1 = COPY [[COPY3]](s32)
    %0:_(s32) = COPY $r6
    %1:_(s32) = COPY $r7
    %2:_(s8) = G_TRUNC %0(s32)
    %3:_(s8) = G_TRUNC %1(s32)
    %4:_(s8), %5:_(s8) = G_SDIVREM %2, %3
    %6:_(s32) = G_ANYEXT %4(s8)
    %7:_(s32) = G_ANYEXT %5(s8)
    $r0 = COPY %6(s32)
    $r1 = COPY %7(s32)
...

---
name: sdivrem_16
body: |
  bb.0:
    liveins: $r6, $r7
    ; CHECK-LABEL: name: sdivrem_16
    ; CHECK: [[COPY:%[0-9]+]]:_(s32) = COPY $r6
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s32) = COPY $r7
    ; CHECK-NEXT: [[SEXT_INREG:%[0-9]+]]:_(s32) = G_SEXT_INREG [[COPY]], 16
    ; CHECK-NEXT: [[SEXT_INREG1:%[0-9]+]]:_(s32) = G_SEXT_INREG [[COPY1]], 16
    ; CHECK-NEXT: ADJCALLSTACKUP 0, 0
    ; CHECK-NEXT: [[ARG0:\$r[0-9]+]] = COPY [[SEXT_INREG]](s32)
    ; CHECK-NEXT: [[ARG1:\$r[0-9]+]] = COPY [[SEXT_INREG1]](s32)
    ; CHECK-NEXT: {{JA?L}} &__divsi3, {{csr_aie.?}}, implicit-def $lr, implicit [[ARG0]], implicit [[ARG1]], implicit-def $r0
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:_(s32) = COPY $r0
    ; CHECK-NEXT: ADJCALLSTACKDOWN 0, 0
    ; CHECK-NEXT: ADJCALLSTACKUP 0, 0
    ; CHECK-NEXT: [[ARG0:\$r[0-9]+]] = COPY [[SEXT_INREG]](s32)
    ; CHECK-NEXT: [[ARG1:\$r[0-9]+]] = COPY [[SEXT_INREG1]](s32)
    ; CHECK-NEXT: {{JA?L}} &__modsi3, {{csr_aie.?}}, implicit-def $lr, implicit [[ARG0]], implicit [[ARG1]], implicit-def $r0
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:_(s32) = COPY $r0
    ; CHECK-NEXT: ADJCALLSTACKDOWN 0, 0
    ; CHECK-NEXT: $r0 = COPY [[COPY2]](s32)
    ; CHECK-NEXT: $r1 = COPY [[COPY3]](s32)
    %0:_(s32) = COPY $r6
    %1:_(s32) = COPY $r7
    %2:_(s16) = G_TRUNC %0(s32)
    %3:_(s16) = G_TRUNC %1(s32)
    %4:_(s16), %5:_(s16) = G_SDIVREM %2, %3
    %6:_(s32) = G_ANYEXT %4(s16)
    %7:_(s32) = G_ANYEXT %5(s16)
    $r0 = COPY %6(s32)
    $r1 = COPY %7(s32)
...

---
name: sdivrem_64
body: |
  bb.0:
    liveins: $r6, $r7, $r8, $r9
    ; CHECK-LABEL: name: sdivrem_64
    ; CHECK: [[COPY:%[0-9]+]]:_(s32) = COPY $r6
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s32) = COPY $r7
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:_(s32) = COPY $r8
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:_(s32) = COPY $r9
    ; CHECK-NEXT: ADJCALLSTACKUP 0, 0
    ; CHECK-NEXT: [[ARG0:\$r[0-9]+]] = COPY [[COPY]](s32)
    ; CHECK-NEXT: [[ARG1:\$r[0-9]+]] = COPY [[COPY1]](s32)
    ; CHECK-NEXT: [[ARG2:\$r[0-9]+]] = COPY [[COPY2]](s32)
    ; CHECK-NEXT: [[ARG3:\$r[0-9]+]] = COPY [[COPY3]](s32)
    ; CHECK-NEXT: {{JA?L}} &__divdi3, {{csr_aie.?}}, implicit-def $lr, implicit [[ARG0]], implicit [[ARG1]], implicit [[ARG2]], implicit [[ARG3]], implicit-def $r0, implicit-def $r1
    ; CHECK-NEXT: [[COPY4:%[0-9]+]]:_(s32) = COPY $r0
    ; CHECK-NEXT: ADJCALLSTACKDOWN 0, 0
    ; CHECK-NEXT: ADJCALLSTACKUP 0, 0
    ; CHECK-NEXT: [[ARG0:\$r[0-9]+]] = COPY [[COPY]](s32)
    ; CHECK-NEXT: [[ARG1:\$r[0-9]+]] = COPY [[COPY1]](s32)
    ; CHECK-NEXT: [[ARG2:\$r[0-9]+]] = COPY [[COPY2]](s32)
    ; CHECK-NEXT: [[ARG3:\$r[0-9]+]] = COPY [[COPY3]](s32)
    ; CHECK-NEXT: {{JA?L}} &__moddi3, {{csr_aie.?}}, implicit-def $lr, implicit [[ARG0]], implicit [[ARG1]], implicit [[ARG2]], implicit [[ARG3]], implicit-def $r0, implicit-def $r1
    ; CHECK-NEXT: [[COPY5:%[0-9]+]]:_(s32) = COPY $r1
    ; CHECK-NEXT: ADJCALLSTACKDOWN 0, 0
    ; CHECK-NEXT: $r0 = COPY [[COPY4]](s32)
    ; CHECK-NEXT: $r1 = COPY [[COPY5]](s32)
    %0:_(s32) = COPY $r6
    %1:_(s32) = COPY $r7
    %2:_(s32) = COPY $r8
    %3:_(s32) = COPY $r9
    %4:_(s64) = G_MERGE_VALUES %0(s32), %1(s32)
    %5:_(s64) = G_MERGE_VALUES %2(s32), %3(s32)
    %6:_(s64), %7:_(s64) = G_SDIVREM %4, %5
    %8:_(s32), %9:_(s32) = G_UNMERGE_VALUES %6(s64)
    %10:_(s32), %11:_(s32) = G_UNMERGE_VALUES %7(s64)
    $r0 = COPY %8(s32)
    $r1 = COPY %11(s32)
...

---
name: sdivrem_48
body: |
  bb.0:
    liveins: $r6, $r7, $r8, $r9
    ; CHECK-LABEL: name: sdivrem_48
    ; CHECK: [[COPY:%[0-9]+]]:_(s32) = COPY $r6
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s32) = COPY $r7
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:_(s32) = COPY $r8
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:_(s32) = COPY $r9
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 16
    ; CHECK-NEXT: [[SHL:%[0-9]+]]:_(s32) = G_SHL [[COPY]], [[C]](s32)
    ; CHECK-NEXT: [[SHL1:%[0-9]+]]:_(s32) = G_SHL [[COPY1]], [[C]](s32)
    ; CHECK-NEXT: [[LSHR:%[0-9]+]]:_(s32) = G_LSHR [[COPY]], [[C]](s32)
    ; CHECK-NEXT: [[OR:%[0-9]+]]:_(s32) = G_OR [[SHL1]], [[LSHR]]
    ; CHECK-NEXT: [[LSHR1:%[0-9]+]]:_(s32) = G_LSHR [[SHL]], [[C]](s32)
    ; CHECK-NEXT: [[SHL2:%[0-9]+]]:_(s32) = G_SHL [[OR]], [[C]](s32)
    ; CHECK-NEXT: [[OR1:%[0-9]+]]:_(s32) = G_OR [[LSHR1]], [[SHL2]]
    ; CHECK-NEXT: [[ASHR:%[0-9]+]]:_(s32) = G_ASHR [[OR]], [[C]](s32)
    ; CHECK-NEXT: [[SHL3:%[0-9]+]]:_(s32) = G_SHL [[COPY2]], [[C]](s32)
    ; CHECK-NEXT: [[SHL4:%[0-9]+]]:_(s32) = G_SHL [[COPY3]], [[C]](s32)
    ; CHECK-NEXT: [[LSHR2:%[0-9]+]]:_(s32) = G_LSHR [[COPY2]], [[C]](s32)
    ; CHECK-NEXT: [[OR2:%[0-9]+]]:_(s32) = G_OR [[SHL4]], [[LSHR2]]
    ; CHECK-NEXT: [[LSHR3:%[0-9]+]]:_(s32) = G_LSHR [[SHL3]], [[C]](s32)
    ; CHECK-NEXT: [[SHL5:%[0-9]+]]:_(s32) = G_SHL [[OR2]], [[C]](s32)
    ; CHECK-NEXT: [[OR3:%[0-9]+]]:_(s32) = G_OR [[LSHR3]], [[SHL5]]
    ; CHECK-NEXT: [[ASHR1:%[0-9]+]]:_(s32) = G_ASHR [[OR2]], [[C]](s32)
    ; CHECK-NEXT: ADJCALLSTACKUP 0, 0
    ; CHECK-NEXT: [[ARG0:\$r[0-9]+]] = COPY [[OR1]](s32)
    ; CHECK-NEXT: [[ARG1:\$r[0-9]+]] = COPY [[ASHR]](s32)
    ; CHECK-NEXT: [[ARG2:\$r[0-9]+]] = COPY [[OR3]](s32)
    ; CHECK-NEXT: [[ARG3:\$r[0-9]+]] = COPY [[ASHR1]](s32)
    ; CHECK-NEXT: {{JA?L}} &__divdi3, {{csr_aie.?}}, implicit-def $lr, implicit [[ARG0]], implicit [[ARG1]], implicit [[ARG2]], implicit [[ARG3]], implicit-def $r0, implicit-def $r1
    ; CHECK-NEXT: [[COPY4:%[0-9]+]]:_(s32) = COPY $r0
    ; CHECK-NEXT: ADJCALLSTACKDOWN 0, 0
    ; CHECK-NEXT: ADJCALLSTACKUP 0, 0
    ; CHECK-NEXT: [[ARG0:\$r[0-9]+]] = COPY [[OR1]](s32)
    ; CHECK-NEXT: [[ARG1:\$r[0-9]+]] = COPY [[ASHR]](s32)
    ; CHECK-NEXT: [[ARG2:\$r[0-9]+]] = COPY [[OR3]](s32)
    ; CHECK-NEXT: [[ARG3:\$r[0-9]+]] = COPY [[ASHR1]](s32)
    ; CHECK-NEXT: {{JA?L}} &__moddi3, {{csr_aie.?}}, implicit-def $lr, implicit [[ARG0]], implicit [[ARG1]], implicit [[ARG2]], implicit [[ARG3]], implicit-def $r0, implicit-def $r1
    ; CHECK-NEXT: [[COPY5:%[0-9]+]]:_(s32) = COPY $r1
    ; CHECK-NEXT: ADJCALLSTACKDOWN 0, 0
    ; CHECK-NEXT: $r0 = COPY [[COPY4]](s32)
    ; CHECK-NEXT: $r1 = COPY [[COPY5]](s32)
    %0:_(s32) = COPY $r6
    %1:_(s32) = COPY $r7
    %2:_(s32) = COPY $r8
    %3:_(s32) = COPY $r9
    %4:_(s64) = G_MERGE_VALUES %0(s32), %1(s32)
    %5:_(s64) = G_MERGE_VALUES %2(s32), %3(s32)
    %6:_(s48) = G_TRUNC %4(s64)
    %7:_(s48) = G_TRUNC %5(s64)
    %8:_(s48), %9:_(s48) = G_SDIVREM %6, %7
    %10:_(s64) = G_ANYEXT %8(s48)
    %11:_(s64) = G_ANYEXT %9(s48)
    %12:_(s32), %13:_(s32) = G_UNMERGE_VALUES %10(s64)
    %14:_(s32), %15:_(s32) = G_UNMERGE_VALUES %11(s64)
    $r0 = COPY %12(s32)
    $r1 = COPY %15(s32)
...
