
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= LIMMEXT.Out=>B_EX.In                                    Premise(F3)
	S6= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                     Premise(F4)
	S7= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                         Premise(F5)
	S8= FU.Bub_IF=>CU_IF.Bub                                    Premise(F6)
	S9= FU.Halt_IF=>CU_IF.Halt                                  Premise(F7)
	S10= ICache.Hit=>CU_IF.ICacheHit                            Premise(F8)
	S11= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F9)
	S12= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F10)
	S13= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F11)
	S14= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F12)
	S15= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F13)
	S16= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F14)
	S17= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S18= ICache.Hit=>FU.ICacheHit                               Premise(F16)
	S19= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F17)
	S20= IR_WB.Out=>FU.IR_WB                                    Premise(F18)
	S21= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F19)
	S22= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F20)
	S23= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F21)
	S24= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F22)
	S25= ALUOut_WB.Out=>FU.InWB                                 Premise(F23)
	S26= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F24)
	S27= ALUOut_WB.Out=>GPR.WData                               Premise(F25)
	S28= IR_WB.Out20_16=>GPR.WReg                               Premise(F26)
	S29= IMMU.Addr=>IAddrReg.In                                 Premise(F27)
	S30= PC.Out=>ICache.IEA                                     Premise(F28)
	S31= ICache.IEA=addr                                        Path(S4,S30)
	S32= ICache.Hit=ICacheHit(addr)                             ICache-Search(S31)
	S33= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S32,S10)
	S34= FU.ICacheHit=ICacheHit(addr)                           Path(S32,S18)
	S35= PC.Out=>ICache.IEA                                     Premise(F29)
	S36= IMem.MEM8WordOut=>ICache.WData                         Premise(F30)
	S37= ICache.Out=>ICacheReg.In                               Premise(F31)
	S38= PC.Out=>IMMU.IEA                                       Premise(F32)
	S39= IMMU.IEA=addr                                          Path(S4,S38)
	S40= CP0.ASID=>IMMU.PID                                     Premise(F33)
	S41= IMMU.PID=pid                                           Path(S3,S40)
	S42= IMMU.Addr={pid,addr}                                   IMMU-Search(S41,S39)
	S43= IAddrReg.In={pid,addr}                                 Path(S42,S29)
	S44= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S41,S39)
	S45= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S44,S11)
	S46= IAddrReg.Out=>IMem.RAddr                               Premise(F34)
	S47= ICacheReg.Out=>IRMux.CacheData                         Premise(F35)
	S48= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F36)
	S49= IMem.Out=>IRMux.MemData                                Premise(F37)
	S50= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F38)
	S51= ICache.Out=>IR_ID.In                                   Premise(F39)
	S52= IRMux.Out=>IR_ID.In                                    Premise(F40)
	S53= ICache.Out=>IR_IMMU.In                                 Premise(F41)
	S54= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F42)
	S55= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F43)
	S56= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F44)
	S57= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F45)
	S58= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F46)
	S59= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F47)
	S60= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F48)
	S61= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F49)
	S62= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F50)
	S63= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F51)
	S64= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F52)
	S65= IR_EX.Out31_26=>CU_EX.Op                               Premise(F53)
	S66= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F54)
	S67= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F55)
	S68= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F56)
	S69= IR_ID.Out31_26=>CU_ID.Op                               Premise(F57)
	S70= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F58)
	S71= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F59)
	S72= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F60)
	S73= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F61)
	S74= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F62)
	S75= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F63)
	S76= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F64)
	S77= IR_WB.Out31_26=>CU_WB.Op                               Premise(F65)
	S78= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F66)
	S79= CtrlA_EX=0                                             Premise(F67)
	S80= CtrlB_EX=0                                             Premise(F68)
	S81= CtrlALUOut_MEM=0                                       Premise(F69)
	S82= CtrlALUOut_DMMU1=0                                     Premise(F70)
	S83= CtrlALUOut_DMMU2=0                                     Premise(F71)
	S84= CtrlALUOut_WB=0                                        Premise(F72)
	S85= CtrlA_MEM=0                                            Premise(F73)
	S86= CtrlA_WB=0                                             Premise(F74)
	S87= CtrlB_MEM=0                                            Premise(F75)
	S88= CtrlB_WB=0                                             Premise(F76)
	S89= CtrlICache=0                                           Premise(F77)
	S90= CtrlIMMU=0                                             Premise(F78)
	S91= CtrlIR_DMMU1=0                                         Premise(F79)
	S92= CtrlIR_DMMU2=0                                         Premise(F80)
	S93= CtrlIR_EX=0                                            Premise(F81)
	S94= CtrlIR_ID=0                                            Premise(F82)
	S95= CtrlIR_IMMU=1                                          Premise(F83)
	S96= CtrlIR_MEM=0                                           Premise(F84)
	S97= CtrlIR_WB=0                                            Premise(F85)
	S98= CtrlGPR=0                                              Premise(F86)
	S99= CtrlIAddrReg=1                                         Premise(F87)
	S100= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S43,S99)
	S101= CtrlPC=0                                              Premise(F88)
	S102= CtrlPCInc=0                                           Premise(F89)
	S103= PC[Out]=addr                                          PC-Hold(S1,S101,S102)
	S104= CtrlIMem=0                                            Premise(F90)
	S105= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S104)
	S106= CtrlICacheReg=1                                       Premise(F91)
	S107= CtrlASIDIn=0                                          Premise(F92)
	S108= CtrlCP0=0                                             Premise(F93)
	S109= CP0[ASID]=pid                                         CP0-Hold(S0,S108)
	S110= CtrlEPCIn=0                                           Premise(F94)
	S111= CtrlExCodeIn=0                                        Premise(F95)
	S112= CtrlIRMux=0                                           Premise(F96)
	S113= GPR[rS]=a                                             Premise(F97)

IMMU	S114= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S100)
	S115= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S100)
	S116= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S100)
	S117= PC.Out=addr                                           PC-Out(S103)
	S118= CP0.ASID=pid                                          CP0-Read-ASID(S109)
	S119= LIMMEXT.Out=>B_EX.In                                  Premise(F98)
	S120= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F99)
	S121= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F100)
	S122= FU.Bub_IF=>CU_IF.Bub                                  Premise(F101)
	S123= FU.Halt_IF=>CU_IF.Halt                                Premise(F102)
	S124= ICache.Hit=>CU_IF.ICacheHit                           Premise(F103)
	S125= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F104)
	S126= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F105)
	S127= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F106)
	S128= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F107)
	S129= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F108)
	S130= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F109)
	S131= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F110)
	S132= ICache.Hit=>FU.ICacheHit                              Premise(F111)
	S133= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F112)
	S134= IR_WB.Out=>FU.IR_WB                                   Premise(F113)
	S135= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F114)
	S136= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F115)
	S137= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F116)
	S138= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F117)
	S139= ALUOut_WB.Out=>FU.InWB                                Premise(F118)
	S140= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F119)
	S141= ALUOut_WB.Out=>GPR.WData                              Premise(F120)
	S142= IR_WB.Out20_16=>GPR.WReg                              Premise(F121)
	S143= IMMU.Addr=>IAddrReg.In                                Premise(F122)
	S144= PC.Out=>ICache.IEA                                    Premise(F123)
	S145= ICache.IEA=addr                                       Path(S117,S144)
	S146= ICache.Hit=ICacheHit(addr)                            ICache-Search(S145)
	S147= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S146,S124)
	S148= FU.ICacheHit=ICacheHit(addr)                          Path(S146,S132)
	S149= PC.Out=>ICache.IEA                                    Premise(F124)
	S150= IMem.MEM8WordOut=>ICache.WData                        Premise(F125)
	S151= ICache.Out=>ICacheReg.In                              Premise(F126)
	S152= PC.Out=>IMMU.IEA                                      Premise(F127)
	S153= IMMU.IEA=addr                                         Path(S117,S152)
	S154= CP0.ASID=>IMMU.PID                                    Premise(F128)
	S155= IMMU.PID=pid                                          Path(S118,S154)
	S156= IMMU.Addr={pid,addr}                                  IMMU-Search(S155,S153)
	S157= IAddrReg.In={pid,addr}                                Path(S156,S143)
	S158= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S155,S153)
	S159= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S158,S125)
	S160= IAddrReg.Out=>IMem.RAddr                              Premise(F129)
	S161= IMem.RAddr={pid,addr}                                 Path(S114,S160)
	S162= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S161,S105)
	S163= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S161,S105)
	S164= ICache.WData=IMemGet8Word({pid,addr})                 Path(S163,S150)
	S165= ICacheReg.Out=>IRMux.CacheData                        Premise(F130)
	S166= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F131)
	S167= IMem.Out=>IRMux.MemData                               Premise(F132)
	S168= IRMux.MemData={12,rS,rD,UIMM}                         Path(S162,S167)
	S169= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S168)
	S170= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F133)
	S171= ICache.Out=>IR_ID.In                                  Premise(F134)
	S172= IRMux.Out=>IR_ID.In                                   Premise(F135)
	S173= IR_ID.In={12,rS,rD,UIMM}                              Path(S169,S172)
	S174= ICache.Out=>IR_IMMU.In                                Premise(F136)
	S175= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F137)
	S176= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F138)
	S177= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F139)
	S178= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F140)
	S179= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F141)
	S180= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F142)
	S181= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F143)
	S182= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F144)
	S183= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F145)
	S184= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F146)
	S185= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F147)
	S186= IR_EX.Out31_26=>CU_EX.Op                              Premise(F148)
	S187= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F149)
	S188= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F150)
	S189= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F151)
	S190= IR_ID.Out31_26=>CU_ID.Op                              Premise(F152)
	S191= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F153)
	S192= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F154)
	S193= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F155)
	S194= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F156)
	S195= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F157)
	S196= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F158)
	S197= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F159)
	S198= IR_WB.Out31_26=>CU_WB.Op                              Premise(F160)
	S199= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F161)
	S200= CtrlA_EX=0                                            Premise(F162)
	S201= CtrlB_EX=0                                            Premise(F163)
	S202= CtrlALUOut_MEM=0                                      Premise(F164)
	S203= CtrlALUOut_DMMU1=0                                    Premise(F165)
	S204= CtrlALUOut_DMMU2=0                                    Premise(F166)
	S205= CtrlALUOut_WB=0                                       Premise(F167)
	S206= CtrlA_MEM=0                                           Premise(F168)
	S207= CtrlA_WB=0                                            Premise(F169)
	S208= CtrlB_MEM=0                                           Premise(F170)
	S209= CtrlB_WB=0                                            Premise(F171)
	S210= CtrlICache=1                                          Premise(F172)
	S211= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S145,S164,S210)
	S212= CtrlIMMU=0                                            Premise(F173)
	S213= CtrlIR_DMMU1=0                                        Premise(F174)
	S214= CtrlIR_DMMU2=0                                        Premise(F175)
	S215= CtrlIR_EX=0                                           Premise(F176)
	S216= CtrlIR_ID=1                                           Premise(F177)
	S217= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S173,S216)
	S218= CtrlIR_IMMU=0                                         Premise(F178)
	S219= CtrlIR_MEM=0                                          Premise(F179)
	S220= CtrlIR_WB=0                                           Premise(F180)
	S221= CtrlGPR=0                                             Premise(F181)
	S222= GPR[rS]=a                                             GPR-Hold(S113,S221)
	S223= CtrlIAddrReg=0                                        Premise(F182)
	S224= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S100,S223)
	S225= CtrlPC=0                                              Premise(F183)
	S226= CtrlPCInc=1                                           Premise(F184)
	S227= PC[Out]=addr+4                                        PC-Inc(S103,S225,S226)
	S228= PC[CIA]=addr                                          PC-Inc(S103,S225,S226)
	S229= CtrlIMem=0                                            Premise(F185)
	S230= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S105,S229)
	S231= CtrlICacheReg=0                                       Premise(F186)
	S232= CtrlASIDIn=0                                          Premise(F187)
	S233= CtrlCP0=0                                             Premise(F188)
	S234= CP0[ASID]=pid                                         CP0-Hold(S109,S233)
	S235= CtrlEPCIn=0                                           Premise(F189)
	S236= CtrlExCodeIn=0                                        Premise(F190)
	S237= CtrlIRMux=0                                           Premise(F191)

ID	S238= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S217)
	S239= IR_ID.Out31_26=12                                     IR-Out(S217)
	S240= IR_ID.Out25_21=rS                                     IR-Out(S217)
	S241= IR_ID.Out20_16=rD                                     IR-Out(S217)
	S242= IR_ID.Out15_0=UIMM                                    IR-Out(S217)
	S243= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S224)
	S244= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S224)
	S245= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S224)
	S246= PC.Out=addr+4                                         PC-Out(S227)
	S247= PC.CIA=addr                                           PC-Out(S228)
	S248= PC.CIA31_28=addr[31:28]                               PC-Out(S228)
	S249= CP0.ASID=pid                                          CP0-Read-ASID(S234)
	S250= LIMMEXT.Out=>B_EX.In                                  Premise(F192)
	S251= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F193)
	S252= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F194)
	S253= FU.Bub_IF=>CU_IF.Bub                                  Premise(F195)
	S254= FU.Halt_IF=>CU_IF.Halt                                Premise(F196)
	S255= ICache.Hit=>CU_IF.ICacheHit                           Premise(F197)
	S256= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F198)
	S257= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F199)
	S258= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F200)
	S259= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F201)
	S260= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F202)
	S261= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F203)
	S262= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F204)
	S263= ICache.Hit=>FU.ICacheHit                              Premise(F205)
	S264= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F206)
	S265= IR_WB.Out=>FU.IR_WB                                   Premise(F207)
	S266= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F208)
	S267= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F209)
	S268= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F210)
	S269= FU.InID2_RReg=5'b00000                                Premise(F211)
	S270= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F212)
	S271= ALUOut_WB.Out=>FU.InWB                                Premise(F213)
	S272= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F214)
	S273= ALUOut_WB.Out=>GPR.WData                              Premise(F215)
	S274= IR_WB.Out20_16=>GPR.WReg                              Premise(F216)
	S275= IMMU.Addr=>IAddrReg.In                                Premise(F217)
	S276= PC.Out=>ICache.IEA                                    Premise(F218)
	S277= ICache.IEA=addr+4                                     Path(S246,S276)
	S278= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S277)
	S279= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S278,S255)
	S280= FU.ICacheHit=ICacheHit(addr+4)                        Path(S278,S263)
	S281= PC.Out=>ICache.IEA                                    Premise(F219)
	S282= IMem.MEM8WordOut=>ICache.WData                        Premise(F220)
	S283= ICache.Out=>ICacheReg.In                              Premise(F221)
	S284= PC.Out=>IMMU.IEA                                      Premise(F222)
	S285= IMMU.IEA=addr+4                                       Path(S246,S284)
	S286= CP0.ASID=>IMMU.PID                                    Premise(F223)
	S287= IMMU.PID=pid                                          Path(S249,S286)
	S288= IMMU.Addr={pid,addr+4}                                IMMU-Search(S287,S285)
	S289= IAddrReg.In={pid,addr+4}                              Path(S288,S275)
	S290= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S287,S285)
	S291= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S290,S256)
	S292= IAddrReg.Out=>IMem.RAddr                              Premise(F224)
	S293= IMem.RAddr={pid,addr}                                 Path(S243,S292)
	S294= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S293,S230)
	S295= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S293,S230)
	S296= ICache.WData=IMemGet8Word({pid,addr})                 Path(S295,S282)
	S297= ICacheReg.Out=>IRMux.CacheData                        Premise(F225)
	S298= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F226)
	S299= IMem.Out=>IRMux.MemData                               Premise(F227)
	S300= IRMux.MemData={12,rS,rD,UIMM}                         Path(S294,S299)
	S301= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S300)
	S302= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F228)
	S303= ICache.Out=>IR_ID.In                                  Premise(F229)
	S304= IRMux.Out=>IR_ID.In                                   Premise(F230)
	S305= IR_ID.In={12,rS,rD,UIMM}                              Path(S301,S304)
	S306= ICache.Out=>IR_IMMU.In                                Premise(F231)
	S307= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F232)
	S308= LIMMEXT.In=UIMM                                       Path(S242,S307)
	S309= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S308)
	S310= B_EX.In={16{0},UIMM}                                  Path(S309,S250)
	S311= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F233)
	S312= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F234)
	S313= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F235)
	S314= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F236)
	S315= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F237)
	S316= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F238)
	S317= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F239)
	S318= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F240)
	S319= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F241)
	S320= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F242)
	S321= IR_EX.Out31_26=>CU_EX.Op                              Premise(F243)
	S322= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F244)
	S323= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F245)
	S324= CU_ID.IRFunc1=rD                                      Path(S241,S323)
	S325= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F246)
	S326= CU_ID.IRFunc2=rS                                      Path(S240,S325)
	S327= IR_ID.Out31_26=>CU_ID.Op                              Premise(F247)
	S328= CU_ID.Op=12                                           Path(S239,S327)
	S329= CU_ID.Func=alu_add                                    CU_ID(S328)
	S330= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F248)
	S331= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F249)
	S332= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F250)
	S333= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F251)
	S334= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F252)
	S335= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F253)
	S336= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F254)
	S337= IR_WB.Out31_26=>CU_WB.Op                              Premise(F255)
	S338= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F256)
	S339= CtrlA_EX=1                                            Premise(F257)
	S340= CtrlB_EX=1                                            Premise(F258)
	S341= [B_EX]={16{0},UIMM}                                   B_EX-Write(S310,S340)
	S342= CtrlALUOut_MEM=0                                      Premise(F259)
	S343= CtrlALUOut_DMMU1=0                                    Premise(F260)
	S344= CtrlALUOut_DMMU2=0                                    Premise(F261)
	S345= CtrlALUOut_WB=0                                       Premise(F262)
	S346= CtrlA_MEM=0                                           Premise(F263)
	S347= CtrlA_WB=0                                            Premise(F264)
	S348= CtrlB_MEM=0                                           Premise(F265)
	S349= CtrlB_WB=0                                            Premise(F266)
	S350= CtrlICache=0                                          Premise(F267)
	S351= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S211,S350)
	S352= CtrlIMMU=0                                            Premise(F268)
	S353= CtrlIR_DMMU1=0                                        Premise(F269)
	S354= CtrlIR_DMMU2=0                                        Premise(F270)
	S355= CtrlIR_EX=1                                           Premise(F271)
	S356= CtrlIR_ID=0                                           Premise(F272)
	S357= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S217,S356)
	S358= CtrlIR_IMMU=0                                         Premise(F273)
	S359= CtrlIR_MEM=0                                          Premise(F274)
	S360= CtrlIR_WB=0                                           Premise(F275)
	S361= CtrlGPR=0                                             Premise(F276)
	S362= GPR[rS]=a                                             GPR-Hold(S222,S361)
	S363= CtrlIAddrReg=0                                        Premise(F277)
	S364= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S224,S363)
	S365= CtrlPC=0                                              Premise(F278)
	S366= CtrlPCInc=0                                           Premise(F279)
	S367= PC[CIA]=addr                                          PC-Hold(S228,S366)
	S368= PC[Out]=addr+4                                        PC-Hold(S227,S365,S366)
	S369= CtrlIMem=0                                            Premise(F280)
	S370= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S230,S369)
	S371= CtrlICacheReg=0                                       Premise(F281)
	S372= CtrlASIDIn=0                                          Premise(F282)
	S373= CtrlCP0=0                                             Premise(F283)
	S374= CP0[ASID]=pid                                         CP0-Hold(S234,S373)
	S375= CtrlEPCIn=0                                           Premise(F284)
	S376= CtrlExCodeIn=0                                        Premise(F285)
	S377= CtrlIRMux=0                                           Premise(F286)

EX	S378= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S341)
	S379= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S341)
	S380= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S341)
	S381= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S357)
	S382= IR_ID.Out31_26=12                                     IR-Out(S357)
	S383= IR_ID.Out25_21=rS                                     IR-Out(S357)
	S384= IR_ID.Out20_16=rD                                     IR-Out(S357)
	S385= IR_ID.Out15_0=UIMM                                    IR-Out(S357)
	S386= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S364)
	S387= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S364)
	S388= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S364)
	S389= PC.CIA=addr                                           PC-Out(S367)
	S390= PC.CIA31_28=addr[31:28]                               PC-Out(S367)
	S391= PC.Out=addr+4                                         PC-Out(S368)
	S392= CP0.ASID=pid                                          CP0-Read-ASID(S374)
	S393= LIMMEXT.Out=>B_EX.In                                  Premise(F287)
	S394= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F288)
	S395= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F289)
	S396= FU.Bub_IF=>CU_IF.Bub                                  Premise(F290)
	S397= FU.Halt_IF=>CU_IF.Halt                                Premise(F291)
	S398= ICache.Hit=>CU_IF.ICacheHit                           Premise(F292)
	S399= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F293)
	S400= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F294)
	S401= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F295)
	S402= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F296)
	S403= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F297)
	S404= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F298)
	S405= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F299)
	S406= ICache.Hit=>FU.ICacheHit                              Premise(F300)
	S407= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F301)
	S408= IR_WB.Out=>FU.IR_WB                                   Premise(F302)
	S409= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F303)
	S410= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F304)
	S411= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F305)
	S412= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F306)
	S413= ALUOut_WB.Out=>FU.InWB                                Premise(F307)
	S414= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F308)
	S415= ALUOut_WB.Out=>GPR.WData                              Premise(F309)
	S416= IR_WB.Out20_16=>GPR.WReg                              Premise(F310)
	S417= IMMU.Addr=>IAddrReg.In                                Premise(F311)
	S418= PC.Out=>ICache.IEA                                    Premise(F312)
	S419= ICache.IEA=addr+4                                     Path(S391,S418)
	S420= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S419)
	S421= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S420,S398)
	S422= FU.ICacheHit=ICacheHit(addr+4)                        Path(S420,S406)
	S423= PC.Out=>ICache.IEA                                    Premise(F313)
	S424= IMem.MEM8WordOut=>ICache.WData                        Premise(F314)
	S425= ICache.Out=>ICacheReg.In                              Premise(F315)
	S426= PC.Out=>IMMU.IEA                                      Premise(F316)
	S427= IMMU.IEA=addr+4                                       Path(S391,S426)
	S428= CP0.ASID=>IMMU.PID                                    Premise(F317)
	S429= IMMU.PID=pid                                          Path(S392,S428)
	S430= IMMU.Addr={pid,addr+4}                                IMMU-Search(S429,S427)
	S431= IAddrReg.In={pid,addr+4}                              Path(S430,S417)
	S432= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S429,S427)
	S433= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S432,S399)
	S434= IAddrReg.Out=>IMem.RAddr                              Premise(F318)
	S435= IMem.RAddr={pid,addr}                                 Path(S386,S434)
	S436= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S435,S370)
	S437= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S435,S370)
	S438= ICache.WData=IMemGet8Word({pid,addr})                 Path(S437,S424)
	S439= ICacheReg.Out=>IRMux.CacheData                        Premise(F319)
	S440= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F320)
	S441= IMem.Out=>IRMux.MemData                               Premise(F321)
	S442= IRMux.MemData={12,rS,rD,UIMM}                         Path(S436,S441)
	S443= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S442)
	S444= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F322)
	S445= ICache.Out=>IR_ID.In                                  Premise(F323)
	S446= IRMux.Out=>IR_ID.In                                   Premise(F324)
	S447= IR_ID.In={12,rS,rD,UIMM}                              Path(S443,S446)
	S448= ICache.Out=>IR_IMMU.In                                Premise(F325)
	S449= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F326)
	S450= LIMMEXT.In=UIMM                                       Path(S385,S449)
	S451= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S450)
	S452= B_EX.In={16{0},UIMM}                                  Path(S451,S393)
	S453= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F327)
	S454= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F328)
	S455= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F329)
	S456= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F330)
	S457= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F331)
	S458= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F332)
	S459= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F333)
	S460= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F334)
	S461= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F335)
	S462= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F336)
	S463= IR_EX.Out31_26=>CU_EX.Op                              Premise(F337)
	S464= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F338)
	S465= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F339)
	S466= CU_ID.IRFunc1=rD                                      Path(S384,S465)
	S467= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F340)
	S468= CU_ID.IRFunc2=rS                                      Path(S383,S467)
	S469= IR_ID.Out31_26=>CU_ID.Op                              Premise(F341)
	S470= CU_ID.Op=12                                           Path(S382,S469)
	S471= CU_ID.Func=alu_add                                    CU_ID(S470)
	S472= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F342)
	S473= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F343)
	S474= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F344)
	S475= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F345)
	S476= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F346)
	S477= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F347)
	S478= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F348)
	S479= IR_WB.Out31_26=>CU_WB.Op                              Premise(F349)
	S480= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F350)
	S481= CtrlA_EX=0                                            Premise(F351)
	S482= CtrlB_EX=0                                            Premise(F352)
	S483= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S341,S482)
	S484= CtrlALUOut_MEM=1                                      Premise(F353)
	S485= CtrlALUOut_DMMU1=0                                    Premise(F354)
	S486= CtrlALUOut_DMMU2=0                                    Premise(F355)
	S487= CtrlALUOut_WB=0                                       Premise(F356)
	S488= CtrlA_MEM=0                                           Premise(F357)
	S489= CtrlA_WB=0                                            Premise(F358)
	S490= CtrlB_MEM=0                                           Premise(F359)
	S491= CtrlB_WB=0                                            Premise(F360)
	S492= CtrlICache=0                                          Premise(F361)
	S493= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S351,S492)
	S494= CtrlIMMU=0                                            Premise(F362)
	S495= CtrlIR_DMMU1=0                                        Premise(F363)
	S496= CtrlIR_DMMU2=0                                        Premise(F364)
	S497= CtrlIR_EX=0                                           Premise(F365)
	S498= CtrlIR_ID=0                                           Premise(F366)
	S499= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S357,S498)
	S500= CtrlIR_IMMU=0                                         Premise(F367)
	S501= CtrlIR_MEM=1                                          Premise(F368)
	S502= CtrlIR_WB=0                                           Premise(F369)
	S503= CtrlGPR=0                                             Premise(F370)
	S504= GPR[rS]=a                                             GPR-Hold(S362,S503)
	S505= CtrlIAddrReg=0                                        Premise(F371)
	S506= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S364,S505)
	S507= CtrlPC=0                                              Premise(F372)
	S508= CtrlPCInc=0                                           Premise(F373)
	S509= PC[CIA]=addr                                          PC-Hold(S367,S508)
	S510= PC[Out]=addr+4                                        PC-Hold(S368,S507,S508)
	S511= CtrlIMem=0                                            Premise(F374)
	S512= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S370,S511)
	S513= CtrlICacheReg=0                                       Premise(F375)
	S514= CtrlASIDIn=0                                          Premise(F376)
	S515= CtrlCP0=0                                             Premise(F377)
	S516= CP0[ASID]=pid                                         CP0-Hold(S374,S515)
	S517= CtrlEPCIn=0                                           Premise(F378)
	S518= CtrlExCodeIn=0                                        Premise(F379)
	S519= CtrlIRMux=0                                           Premise(F380)

MEM	S520= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S483)
	S521= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S483)
	S522= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S483)
	S523= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S499)
	S524= IR_ID.Out31_26=12                                     IR-Out(S499)
	S525= IR_ID.Out25_21=rS                                     IR-Out(S499)
	S526= IR_ID.Out20_16=rD                                     IR-Out(S499)
	S527= IR_ID.Out15_0=UIMM                                    IR-Out(S499)
	S528= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S506)
	S529= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S506)
	S530= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S506)
	S531= PC.CIA=addr                                           PC-Out(S509)
	S532= PC.CIA31_28=addr[31:28]                               PC-Out(S509)
	S533= PC.Out=addr+4                                         PC-Out(S510)
	S534= CP0.ASID=pid                                          CP0-Read-ASID(S516)
	S535= LIMMEXT.Out=>B_EX.In                                  Premise(F381)
	S536= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F382)
	S537= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F383)
	S538= FU.Bub_IF=>CU_IF.Bub                                  Premise(F384)
	S539= FU.Halt_IF=>CU_IF.Halt                                Premise(F385)
	S540= ICache.Hit=>CU_IF.ICacheHit                           Premise(F386)
	S541= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F387)
	S542= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F388)
	S543= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F389)
	S544= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F390)
	S545= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F391)
	S546= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F392)
	S547= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F393)
	S548= ICache.Hit=>FU.ICacheHit                              Premise(F394)
	S549= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F395)
	S550= IR_WB.Out=>FU.IR_WB                                   Premise(F396)
	S551= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F397)
	S552= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F398)
	S553= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F399)
	S554= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F400)
	S555= ALUOut_WB.Out=>FU.InWB                                Premise(F401)
	S556= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F402)
	S557= ALUOut_WB.Out=>GPR.WData                              Premise(F403)
	S558= IR_WB.Out20_16=>GPR.WReg                              Premise(F404)
	S559= IMMU.Addr=>IAddrReg.In                                Premise(F405)
	S560= PC.Out=>ICache.IEA                                    Premise(F406)
	S561= ICache.IEA=addr+4                                     Path(S533,S560)
	S562= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S561)
	S563= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S562,S540)
	S564= FU.ICacheHit=ICacheHit(addr+4)                        Path(S562,S548)
	S565= PC.Out=>ICache.IEA                                    Premise(F407)
	S566= IMem.MEM8WordOut=>ICache.WData                        Premise(F408)
	S567= ICache.Out=>ICacheReg.In                              Premise(F409)
	S568= PC.Out=>IMMU.IEA                                      Premise(F410)
	S569= IMMU.IEA=addr+4                                       Path(S533,S568)
	S570= CP0.ASID=>IMMU.PID                                    Premise(F411)
	S571= IMMU.PID=pid                                          Path(S534,S570)
	S572= IMMU.Addr={pid,addr+4}                                IMMU-Search(S571,S569)
	S573= IAddrReg.In={pid,addr+4}                              Path(S572,S559)
	S574= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S571,S569)
	S575= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S574,S541)
	S576= IAddrReg.Out=>IMem.RAddr                              Premise(F412)
	S577= IMem.RAddr={pid,addr}                                 Path(S528,S576)
	S578= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S577,S512)
	S579= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S577,S512)
	S580= ICache.WData=IMemGet8Word({pid,addr})                 Path(S579,S566)
	S581= ICacheReg.Out=>IRMux.CacheData                        Premise(F413)
	S582= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F414)
	S583= IMem.Out=>IRMux.MemData                               Premise(F415)
	S584= IRMux.MemData={12,rS,rD,UIMM}                         Path(S578,S583)
	S585= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S584)
	S586= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F416)
	S587= ICache.Out=>IR_ID.In                                  Premise(F417)
	S588= IRMux.Out=>IR_ID.In                                   Premise(F418)
	S589= IR_ID.In={12,rS,rD,UIMM}                              Path(S585,S588)
	S590= ICache.Out=>IR_IMMU.In                                Premise(F419)
	S591= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F420)
	S592= LIMMEXT.In=UIMM                                       Path(S527,S591)
	S593= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S592)
	S594= B_EX.In={16{0},UIMM}                                  Path(S593,S535)
	S595= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F421)
	S596= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F422)
	S597= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F423)
	S598= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F424)
	S599= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F425)
	S600= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F426)
	S601= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F427)
	S602= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F428)
	S603= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F429)
	S604= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F430)
	S605= IR_EX.Out31_26=>CU_EX.Op                              Premise(F431)
	S606= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F432)
	S607= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F433)
	S608= CU_ID.IRFunc1=rD                                      Path(S526,S607)
	S609= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F434)
	S610= CU_ID.IRFunc2=rS                                      Path(S525,S609)
	S611= IR_ID.Out31_26=>CU_ID.Op                              Premise(F435)
	S612= CU_ID.Op=12                                           Path(S524,S611)
	S613= CU_ID.Func=alu_add                                    CU_ID(S612)
	S614= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F436)
	S615= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F437)
	S616= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F438)
	S617= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F439)
	S618= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F440)
	S619= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F441)
	S620= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F442)
	S621= IR_WB.Out31_26=>CU_WB.Op                              Premise(F443)
	S622= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F444)
	S623= CtrlA_EX=0                                            Premise(F445)
	S624= CtrlB_EX=0                                            Premise(F446)
	S625= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S483,S624)
	S626= CtrlALUOut_MEM=0                                      Premise(F447)
	S627= CtrlALUOut_DMMU1=1                                    Premise(F448)
	S628= CtrlALUOut_DMMU2=0                                    Premise(F449)
	S629= CtrlALUOut_WB=1                                       Premise(F450)
	S630= CtrlA_MEM=0                                           Premise(F451)
	S631= CtrlA_WB=1                                            Premise(F452)
	S632= CtrlB_MEM=0                                           Premise(F453)
	S633= CtrlB_WB=1                                            Premise(F454)
	S634= CtrlICache=0                                          Premise(F455)
	S635= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S493,S634)
	S636= CtrlIMMU=0                                            Premise(F456)
	S637= CtrlIR_DMMU1=1                                        Premise(F457)
	S638= CtrlIR_DMMU2=0                                        Premise(F458)
	S639= CtrlIR_EX=0                                           Premise(F459)
	S640= CtrlIR_ID=0                                           Premise(F460)
	S641= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S499,S640)
	S642= CtrlIR_IMMU=0                                         Premise(F461)
	S643= CtrlIR_MEM=0                                          Premise(F462)
	S644= CtrlIR_WB=1                                           Premise(F463)
	S645= CtrlGPR=0                                             Premise(F464)
	S646= GPR[rS]=a                                             GPR-Hold(S504,S645)
	S647= CtrlIAddrReg=0                                        Premise(F465)
	S648= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S506,S647)
	S649= CtrlPC=0                                              Premise(F466)
	S650= CtrlPCInc=0                                           Premise(F467)
	S651= PC[CIA]=addr                                          PC-Hold(S509,S650)
	S652= PC[Out]=addr+4                                        PC-Hold(S510,S649,S650)
	S653= CtrlIMem=0                                            Premise(F468)
	S654= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S512,S653)
	S655= CtrlICacheReg=0                                       Premise(F469)
	S656= CtrlASIDIn=0                                          Premise(F470)
	S657= CtrlCP0=0                                             Premise(F471)
	S658= CP0[ASID]=pid                                         CP0-Hold(S516,S657)
	S659= CtrlEPCIn=0                                           Premise(F472)
	S660= CtrlExCodeIn=0                                        Premise(F473)
	S661= CtrlIRMux=0                                           Premise(F474)

WB	S662= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S625)
	S663= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S625)
	S664= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S625)
	S665= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S641)
	S666= IR_ID.Out31_26=12                                     IR-Out(S641)
	S667= IR_ID.Out25_21=rS                                     IR-Out(S641)
	S668= IR_ID.Out20_16=rD                                     IR-Out(S641)
	S669= IR_ID.Out15_0=UIMM                                    IR-Out(S641)
	S670= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S648)
	S671= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S648)
	S672= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S648)
	S673= PC.CIA=addr                                           PC-Out(S651)
	S674= PC.CIA31_28=addr[31:28]                               PC-Out(S651)
	S675= PC.Out=addr+4                                         PC-Out(S652)
	S676= CP0.ASID=pid                                          CP0-Read-ASID(S658)
	S677= LIMMEXT.Out=>B_EX.In                                  Premise(F663)
	S678= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F664)
	S679= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F665)
	S680= FU.Bub_IF=>CU_IF.Bub                                  Premise(F666)
	S681= FU.Halt_IF=>CU_IF.Halt                                Premise(F667)
	S682= ICache.Hit=>CU_IF.ICacheHit                           Premise(F668)
	S683= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F669)
	S684= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F670)
	S685= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F671)
	S686= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F672)
	S687= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F673)
	S688= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F674)
	S689= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F675)
	S690= ICache.Hit=>FU.ICacheHit                              Premise(F676)
	S691= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F677)
	S692= IR_WB.Out=>FU.IR_WB                                   Premise(F678)
	S693= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F679)
	S694= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F680)
	S695= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F681)
	S696= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F682)
	S697= ALUOut_WB.Out=>FU.InWB                                Premise(F683)
	S698= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F684)
	S699= ALUOut_WB.Out=>GPR.WData                              Premise(F685)
	S700= IR_WB.Out20_16=>GPR.WReg                              Premise(F686)
	S701= IMMU.Addr=>IAddrReg.In                                Premise(F687)
	S702= PC.Out=>ICache.IEA                                    Premise(F688)
	S703= ICache.IEA=addr+4                                     Path(S675,S702)
	S704= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S703)
	S705= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S704,S682)
	S706= FU.ICacheHit=ICacheHit(addr+4)                        Path(S704,S690)
	S707= PC.Out=>ICache.IEA                                    Premise(F689)
	S708= IMem.MEM8WordOut=>ICache.WData                        Premise(F690)
	S709= ICache.Out=>ICacheReg.In                              Premise(F691)
	S710= PC.Out=>IMMU.IEA                                      Premise(F692)
	S711= IMMU.IEA=addr+4                                       Path(S675,S710)
	S712= CP0.ASID=>IMMU.PID                                    Premise(F693)
	S713= IMMU.PID=pid                                          Path(S676,S712)
	S714= IMMU.Addr={pid,addr+4}                                IMMU-Search(S713,S711)
	S715= IAddrReg.In={pid,addr+4}                              Path(S714,S701)
	S716= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S713,S711)
	S717= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S716,S683)
	S718= IAddrReg.Out=>IMem.RAddr                              Premise(F694)
	S719= IMem.RAddr={pid,addr}                                 Path(S670,S718)
	S720= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S719,S654)
	S721= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S719,S654)
	S722= ICache.WData=IMemGet8Word({pid,addr})                 Path(S721,S708)
	S723= ICacheReg.Out=>IRMux.CacheData                        Premise(F695)
	S724= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F696)
	S725= IMem.Out=>IRMux.MemData                               Premise(F697)
	S726= IRMux.MemData={12,rS,rD,UIMM}                         Path(S720,S725)
	S727= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S726)
	S728= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F698)
	S729= ICache.Out=>IR_ID.In                                  Premise(F699)
	S730= IRMux.Out=>IR_ID.In                                   Premise(F700)
	S731= IR_ID.In={12,rS,rD,UIMM}                              Path(S727,S730)
	S732= ICache.Out=>IR_IMMU.In                                Premise(F701)
	S733= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F702)
	S734= LIMMEXT.In=UIMM                                       Path(S669,S733)
	S735= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S734)
	S736= B_EX.In={16{0},UIMM}                                  Path(S735,S677)
	S737= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F703)
	S738= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F704)
	S739= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F705)
	S740= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F706)
	S741= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F707)
	S742= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F708)
	S743= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F709)
	S744= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F710)
	S745= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F711)
	S746= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F712)
	S747= IR_EX.Out31_26=>CU_EX.Op                              Premise(F713)
	S748= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F714)
	S749= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F715)
	S750= CU_ID.IRFunc1=rD                                      Path(S668,S749)
	S751= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F716)
	S752= CU_ID.IRFunc2=rS                                      Path(S667,S751)
	S753= IR_ID.Out31_26=>CU_ID.Op                              Premise(F717)
	S754= CU_ID.Op=12                                           Path(S666,S753)
	S755= CU_ID.Func=alu_add                                    CU_ID(S754)
	S756= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F718)
	S757= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F719)
	S758= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F720)
	S759= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F721)
	S760= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F722)
	S761= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F723)
	S762= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F724)
	S763= IR_WB.Out31_26=>CU_WB.Op                              Premise(F725)
	S764= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F726)
	S765= CtrlA_EX=0                                            Premise(F727)
	S766= CtrlB_EX=0                                            Premise(F728)
	S767= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S625,S766)
	S768= CtrlALUOut_MEM=0                                      Premise(F729)
	S769= CtrlALUOut_DMMU1=0                                    Premise(F730)
	S770= CtrlALUOut_DMMU2=0                                    Premise(F731)
	S771= CtrlALUOut_WB=0                                       Premise(F732)
	S772= CtrlA_MEM=0                                           Premise(F733)
	S773= CtrlA_WB=0                                            Premise(F734)
	S774= CtrlB_MEM=0                                           Premise(F735)
	S775= CtrlB_WB=0                                            Premise(F736)
	S776= CtrlICache=0                                          Premise(F737)
	S777= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S635,S776)
	S778= CtrlIMMU=0                                            Premise(F738)
	S779= CtrlIR_DMMU1=0                                        Premise(F739)
	S780= CtrlIR_DMMU2=0                                        Premise(F740)
	S781= CtrlIR_EX=0                                           Premise(F741)
	S782= CtrlIR_ID=0                                           Premise(F742)
	S783= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S641,S782)
	S784= CtrlIR_IMMU=0                                         Premise(F743)
	S785= CtrlIR_MEM=0                                          Premise(F744)
	S786= CtrlIR_WB=0                                           Premise(F745)
	S787= CtrlGPR=1                                             Premise(F746)
	S788= CtrlIAddrReg=0                                        Premise(F747)
	S789= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S648,S788)
	S790= CtrlPC=0                                              Premise(F748)
	S791= CtrlPCInc=0                                           Premise(F749)
	S792= PC[CIA]=addr                                          PC-Hold(S651,S791)
	S793= PC[Out]=addr+4                                        PC-Hold(S652,S790,S791)
	S794= CtrlIMem=0                                            Premise(F750)
	S795= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S654,S794)
	S796= CtrlICacheReg=0                                       Premise(F751)
	S797= CtrlASIDIn=0                                          Premise(F752)
	S798= CtrlCP0=0                                             Premise(F753)
	S799= CP0[ASID]=pid                                         CP0-Hold(S658,S798)
	S800= CtrlEPCIn=0                                           Premise(F754)
	S801= CtrlExCodeIn=0                                        Premise(F755)
	S802= CtrlIRMux=0                                           Premise(F756)

POST	S767= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S625,S766)
	S777= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S635,S776)
	S783= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S641,S782)
	S789= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S648,S788)
	S792= PC[CIA]=addr                                          PC-Hold(S651,S791)
	S793= PC[Out]=addr+4                                        PC-Hold(S652,S790,S791)
	S795= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S654,S794)
	S799= CP0[ASID]=pid                                         CP0-Hold(S658,S798)

