{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629931911217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629931911219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 25 15:51:17 2021 " "Processing started: Wed Aug 25 15:51:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629931911219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629931911219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Entrega1 -c Entrega_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Entrega1 -c Entrega_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629931911220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629931911523 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629931911524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-rtl " "Found design unit 1: toplevel-rtl" {  } { { "toplevel.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Entrega_1_FPGA_RTL/toplevel.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629931918608 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Entrega_1_FPGA_RTL/toplevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629931918608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629931918608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepmotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stepmotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stepmotor-rtl " "Found design unit 1: stepmotor-rtl" {  } { { "stepmotor.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Entrega_1_FPGA_RTL/stepmotor.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629931918610 ""} { "Info" "ISGN_ENTITY_NAME" "1 stepmotor " "Found entity 1: stepmotor" {  } { { "stepmotor.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Entrega_1_FPGA_RTL/stepmotor.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629931918610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629931918610 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629931918647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepmotor stepmotor:u1 " "Elaborating entity \"stepmotor\" for hierarchy \"stepmotor:u1\"" {  } { { "toplevel.vhd" "u1" { Text "/home/victor/Documents/embarcados-avancados/Entrega_1_FPGA_RTL/toplevel.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629931918648 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_steps\[12\] stepmotor.vhd(116) " "Can't resolve multiple constant drivers for net \"current_steps\[12\]\" at stepmotor.vhd(116)" {  } { { "stepmotor.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Entrega_1_FPGA_RTL/stepmotor.vhd" 116 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629931918652 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "stepmotor.vhd(40) " "Constant driver at stepmotor.vhd(40)" {  } { { "stepmotor.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Entrega_1_FPGA_RTL/stepmotor.vhd" 40 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629931918652 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_steps\[11\] stepmotor.vhd(116) " "Can't resolve multiple constant drivers for net \"current_steps\[11\]\" at stepmotor.vhd(116)" {  } { { "stepmotor.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Entrega_1_FPGA_RTL/stepmotor.vhd" 116 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629931918652 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_steps\[10\] stepmotor.vhd(116) " "Can't resolve multiple constant drivers for net \"current_steps\[10\]\" at stepmotor.vhd(116)" {  } { { "stepmotor.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Entrega_1_FPGA_RTL/stepmotor.vhd" 116 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629931918652 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_steps\[9\] stepmotor.vhd(116) " "Can't resolve multiple constant drivers for net \"current_steps\[9\]\" at stepmotor.vhd(116)" {  } { { "stepmotor.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Entrega_1_FPGA_RTL/stepmotor.vhd" 116 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629931918652 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_steps\[8\] stepmotor.vhd(116) " "Can't resolve multiple constant drivers for net \"current_steps\[8\]\" at stepmotor.vhd(116)" {  } { { "stepmotor.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Entrega_1_FPGA_RTL/stepmotor.vhd" 116 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629931918652 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_steps\[7\] stepmotor.vhd(116) " "Can't resolve multiple constant drivers for net \"current_steps\[7\]\" at stepmotor.vhd(116)" {  } { { "stepmotor.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Entrega_1_FPGA_RTL/stepmotor.vhd" 116 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629931918652 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_steps\[6\] stepmotor.vhd(116) " "Can't resolve multiple constant drivers for net \"current_steps\[6\]\" at stepmotor.vhd(116)" {  } { { "stepmotor.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Entrega_1_FPGA_RTL/stepmotor.vhd" 116 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629931918652 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_steps\[5\] stepmotor.vhd(116) " "Can't resolve multiple constant drivers for net \"current_steps\[5\]\" at stepmotor.vhd(116)" {  } { { "stepmotor.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Entrega_1_FPGA_RTL/stepmotor.vhd" 116 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629931918652 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_steps\[4\] stepmotor.vhd(116) " "Can't resolve multiple constant drivers for net \"current_steps\[4\]\" at stepmotor.vhd(116)" {  } { { "stepmotor.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Entrega_1_FPGA_RTL/stepmotor.vhd" 116 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629931918652 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_steps\[3\] stepmotor.vhd(116) " "Can't resolve multiple constant drivers for net \"current_steps\[3\]\" at stepmotor.vhd(116)" {  } { { "stepmotor.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Entrega_1_FPGA_RTL/stepmotor.vhd" 116 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629931918652 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_steps\[2\] stepmotor.vhd(116) " "Can't resolve multiple constant drivers for net \"current_steps\[2\]\" at stepmotor.vhd(116)" {  } { { "stepmotor.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Entrega_1_FPGA_RTL/stepmotor.vhd" 116 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629931918652 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_steps\[1\] stepmotor.vhd(116) " "Can't resolve multiple constant drivers for net \"current_steps\[1\]\" at stepmotor.vhd(116)" {  } { { "stepmotor.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Entrega_1_FPGA_RTL/stepmotor.vhd" 116 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629931918652 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_steps\[0\] stepmotor.vhd(116) " "Can't resolve multiple constant drivers for net \"current_steps\[0\]\" at stepmotor.vhd(116)" {  } { { "stepmotor.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Entrega_1_FPGA_RTL/stepmotor.vhd" 116 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629931918652 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "stepmotor:u1 " "Can't elaborate user hierarchy \"stepmotor:u1\"" {  } { { "toplevel.vhd" "u1" { Text "/home/victor/Documents/embarcados-avancados/Entrega_1_FPGA_RTL/toplevel.vhd" 38 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629931918653 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 15 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "978 " "Peak virtual memory: 978 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629931918764 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 25 15:51:58 2021 " "Processing ended: Wed Aug 25 15:51:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629931918764 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629931918764 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629931918764 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629931918764 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 17 s 1  " "Quartus Prime Full Compilation was unsuccessful. 17 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629931918871 ""}
