// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : alientek_davinci.v
// Device     : xc7a35tfgg484-2
// LiteX sha1 : 4368d5a9e
// Date       : 2024-11-25 16:51:28
//------------------------------------------------------------------------------

`timescale 1ns / 1ps

//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module alientek_davinci (
    (* dont_touch = "true" *)
    input  wire          clk100,
    input  wire          cpu_reset,
    output wire   [13:0] ddram_a,
    output wire    [2:0] ddram_ba,
    output wire          ddram_cas_n,
    output wire          ddram_cke,
    output wire          ddram_clk_n,
    output wire          ddram_clk_p,
    output wire          ddram_cs_n,
    output wire    [1:0] ddram_dm,
    inout  wire   [15:0] ddram_dq,
    inout  wire    [1:0] ddram_dqs_n,
    inout  wire    [1:0] ddram_dqs_p,
    output wire          ddram_odt,
    output wire          ddram_ras_n,
    output wire          ddram_reset_n,
    output wire          ddram_we_n,
    inout  wire          gpio0,
    inout  wire          gpio1,
    output wire    [7:0] lcd_b,
    output wire          lcd_clk,
    output wire          lcd_de,
    output wire          lcd_bl,
    output wire    [7:0] lcd_g,
    output wire          lcd_hsync_n,
    output wire    [7:0] lcd_r,
    input  wire          lcd_rst,
    output wire          lcd_vsync_n,
    input  wire          sdcard_cd,
    output wire          sdcard_clk,
    inout  wire          sdcard_cmd,
    inout  wire    [3:0] sdcard_data,
    input  wire          serial_rx,
    output reg           serial_tx,
    input  wire          user_btn0,
    input  wire          user_btn1,
    input  wire          user_btn2,
    input  wire          user_btn3,
    output wire          user_led0,
    output wire          user_led1,
    output wire          user_led2,
    output wire          user_led3
);


//------------------------------------------------------------------------------
// Hierarchy
//------------------------------------------------------------------------------

/*
BaseSoC
â””â”€â”?â”? crg (_CRG)
â”?    â””â”€â”?â”? pll (S7PLL)
â”?    â”?    â””â”€â”?â”? [FDCE]
â”?    â”?    â””â”€â”?â”? [FDCE]
â”?    â”?    â””â”€â”?â”? [FDCE]
â”?    â”?    â””â”€â”?â”? [FDCE]
â”?    â”?    â””â”€â”?â”? [FDCE]
â”?    â”?    â””â”€â”?â”? [FDCE]
â”?    â”?    â””â”€â”?â”? [FDCE]
â”?    â”?    â””â”€â”?â”? [FDCE]
â”?    â”?    â””â”€â”?â”? [PLLE2_ADV]
â”?    â”?    â””â”€â”?â”? [BUFG]
â”?    â”?    â””â”€â”?â”? [BUFG]
â”?    â”?    â””â”€â”?â”? [BUFG]
â”?    â”?    â””â”€â”?â”? [BUFG]
â”?    â”?    â””â”€â”?â”? [BUFG]
â”?    â””â”€â”?â”? idelayctrl (S7IDELAYCTRL)
â”?    â”?    â””â”€â”?â”? [IDELAYCTRL]
â””â”€â”?â”? bus (SoCBusHandler)
â”?    â””â”€â”?â”? _interconnect (InterconnectShared)
â”?    â”?    â””â”€â”?â”? arbiter (Arbiter)
â”?    â”?    â”?    â””â”€â”?â”? rr (RoundRobin)
â”?    â”?    â””â”€â”?â”? decoder (Decoder)
â”?    â”?    â””â”€â”?â”? timeout (Timeout)
â”?    â”?    â”?    â””â”€â”?â”? waittimer_0* (WaitTimer)
â””â”€â”?â”? csr (SoCCSRHandler)
â””â”€â”?â”? irq (SoCIRQHandler)
â””â”€â”?â”? ctrl (SoCController)
â””â”€â”?â”? cpu (VexRiscv)
â”?    â””â”€â”?â”? [VexRiscv]
â””â”€â”?â”? rom (SRAM)
â””â”€â”?â”? sram (SRAM)
â””â”€â”?â”? identifier (Identifier)
â””â”€â”?â”? uart_phy (RS232PHY)
â”?    â””â”€â”?â”? tx (RS232PHYTX)
â”?    â”?    â””â”€â”?â”? clk_phase_accum (RS232ClkPhaseAccum)
â”?    â”?    â””â”€â”?â”? fsm (FSM)
â”?    â””â”€â”?â”? rx (RS232PHYRX)
â”?    â”?    â””â”€â”?â”? clk_phase_accum (RS232ClkPhaseAccum)
â”?    â”?    â””â”€â”?â”? fsm (FSM)
â””â”€â”?â”? uart (UART)
â”?    â””â”€â”?â”? ev (EventManager)
â”?    â”?    â””â”€â”?â”? eventsourceprocess_0* (EventSourceProcess)
â”?    â”?    â””â”€â”?â”? eventsourceprocess_1* (EventSourceProcess)
â”?    â””â”€â”?â”? tx_fifo (SyncFIFO)
â”?    â”?    â””â”€â”?â”? fifo (SyncFIFOBuffered)
â”?    â”?    â”?    â””â”€â”?â”? fifo (SyncFIFO)
â”?    â””â”€â”?â”? rx_fifo (SyncFIFO)
â”?    â”?    â””â”€â”?â”? fifo (SyncFIFOBuffered)
â”?    â”?    â”?    â””â”€â”?â”? fifo (SyncFIFO)
â””â”€â”?â”? timer0 (Timer)
â”?    â””â”€â”?â”? ev (EventManager)
â”?    â”?    â””â”€â”?â”? eventsourceprocess_0* (EventSourceProcess)
â””â”€â”?â”? ddrphy (A7DDRPHY)
â”?    â””â”€â”?â”? tappeddelayline_0* (TappedDelayLine)
â”?    â””â”€â”?â”? dqspattern_0* (DQSPattern)
â”?    â””â”€â”?â”? bitslip_0* (BitSlip)
â”?    â””â”€â”?â”? bitslip_1* (BitSlip)
â”?    â””â”€â”?â”? bitslip_2* (BitSlip)
â”?    â””â”€â”?â”? bitslip_3* (BitSlip)
â”?    â””â”€â”?â”? tappeddelayline_1* (TappedDelayLine)
â”?    â””â”€â”?â”? bitslip_4* (BitSlip)
â”?    â””â”€â”?â”? bitslip_5* (BitSlip)
â”?    â””â”€â”?â”? bitslip_6* (BitSlip)
â”?    â””â”€â”?â”? bitslip_7* (BitSlip)
â”?    â””â”€â”?â”? bitslip_8* (BitSlip)
â”?    â””â”€â”?â”? bitslip_9* (BitSlip)
â”?    â””â”€â”?â”? bitslip_10* (BitSlip)
â”?    â””â”€â”?â”? bitslip_11* (BitSlip)
â”?    â””â”€â”?â”? bitslip_12* (BitSlip)
â”?    â””â”€â”?â”? bitslip_13* (BitSlip)
â”?    â””â”€â”?â”? bitslip_14* (BitSlip)
â”?    â””â”€â”?â”? bitslip_15* (BitSlip)
â”?    â””â”€â”?â”? bitslip_16* (BitSlip)
â”?    â””â”€â”?â”? bitslip_17* (BitSlip)
â”?    â””â”€â”?â”? bitslip_18* (BitSlip)
â”?    â””â”€â”?â”? bitslip_19* (BitSlip)
â”?    â””â”€â”?â”? bitslip_20* (BitSlip)
â”?    â””â”€â”?â”? bitslip_21* (BitSlip)
â”?    â””â”€â”?â”? bitslip_22* (BitSlip)
â”?    â””â”€â”?â”? bitslip_23* (BitSlip)
â”?    â””â”€â”?â”? bitslip_24* (BitSlip)
â”?    â””â”€â”?â”? bitslip_25* (BitSlip)
â”?    â””â”€â”?â”? bitslip_26* (BitSlip)
â”?    â””â”€â”?â”? bitslip_27* (BitSlip)
â”?    â””â”€â”?â”? bitslip_28* (BitSlip)
â”?    â””â”€â”?â”? bitslip_29* (BitSlip)
â”?    â””â”€â”?â”? bitslip_30* (BitSlip)
â”?    â””â”€â”?â”? bitslip_31* (BitSlip)
â”?    â””â”€â”?â”? bitslip_32* (BitSlip)
â”?    â””â”€â”?â”? bitslip_33* (BitSlip)
â”?    â””â”€â”?â”? bitslip_34* (BitSlip)
â”?    â””â”€â”?â”? bitslip_35* (BitSlip)
â”?    â””â”€â”?â”? tappeddelayline_2* (TappedDelayLine)
â”?    â””â”€â”?â”? tappeddelayline_3* (TappedDelayLine)
â”?    â””â”€â”?â”? [IDELAYE2]
â”?    â””â”€â”?â”? [IOBUF]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [ISERDESE2]
â”?    â””â”€â”?â”? [IDELAYE2]
â”?    â””â”€â”?â”? [IOBUF]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [ISERDESE2]
â”?    â””â”€â”?â”? [IDELAYE2]
â”?    â””â”€â”?â”? [IOBUF]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [ISERDESE2]
â”?    â””â”€â”?â”? [IDELAYE2]
â”?    â””â”€â”?â”? [IOBUF]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [ISERDESE2]
â”?    â””â”€â”?â”? [IDELAYE2]
â”?    â””â”€â”?â”? [IOBUF]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [ISERDESE2]
â”?    â””â”€â”?â”? [IDELAYE2]
â”?    â””â”€â”?â”? [IOBUF]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [ISERDESE2]
â”?    â””â”€â”?â”? [IDELAYE2]
â”?    â””â”€â”?â”? [IOBUF]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [ISERDESE2]
â”?    â””â”€â”?â”? [IDELAYE2]
â”?    â””â”€â”?â”? [IOBUF]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [ISERDESE2]
â”?    â””â”€â”?â”? [IDELAYE2]
â”?    â””â”€â”?â”? [IOBUF]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [OBUFDS]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [IOBUFDS]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [IOBUFDS]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [ISERDESE2]
â”?    â””â”€â”?â”? [IDELAYE2]
â”?    â””â”€â”?â”? [IOBUF]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [ISERDESE2]
â”?    â””â”€â”?â”? [IDELAYE2]
â”?    â””â”€â”?â”? [IOBUF]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [ISERDESE2]
â”?    â””â”€â”?â”? [IDELAYE2]
â”?    â””â”€â”?â”? [IOBUF]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [ISERDESE2]
â”?    â””â”€â”?â”? [IDELAYE2]
â”?    â””â”€â”?â”? [IOBUF]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [ISERDESE2]
â”?    â””â”€â”?â”? [IDELAYE2]
â”?    â””â”€â”?â”? [IOBUF]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [ISERDESE2]
â”?    â””â”€â”?â”? [IDELAYE2]
â”?    â””â”€â”?â”? [IOBUF]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [ISERDESE2]
â”?    â””â”€â”?â”? [IDELAYE2]
â”?    â””â”€â”?â”? [IOBUF]
â”?    â””â”€â”?â”? [OSERDESE2]
â”?    â””â”€â”?â”? [ISERDESE2]
â””â”€â”?â”? sdram (LiteDRAMCore)
â”?    â””â”€â”?â”? dfii (DFIInjector)
â”?    â”?    â””â”€â”?â”? pi0 (PhaseInjector)
â”?    â”?    â””â”€â”?â”? pi1 (PhaseInjector)
â”?    â”?    â””â”€â”?â”? pi2 (PhaseInjector)
â”?    â”?    â””â”€â”?â”? pi3 (PhaseInjector)
â”?    â””â”€â”?â”? controller (LiteDRAMController)
â”?    â”?    â””â”€â”?â”? refresher (Refresher)
â”?    â”?    â”?    â””â”€â”?â”? timer (RefreshTimer)
â”?    â”?    â”?    â””â”€â”?â”? postponer (RefreshPostponer)
â”?    â”?    â”?    â””â”€â”?â”? sequencer (RefreshSequencer)
â”?    â”?    â”?    â”?    â””â”€â”?â”? refreshexecuter_0* (RefreshExecuter)
â”?    â”?    â”?    â””â”€â”?â”? zqcs_timer (RefreshTimer)
â”?    â”?    â”?    â””â”€â”?â”? zqs_executer (ZQCSExecuter)
â”?    â”?    â”?    â””â”€â”?â”? fsm (FSM)
â”?    â”?    â””â”€â”?â”? bankmachine_0* (BankMachine)
â”?    â”?    â”?    â””â”€â”?â”? syncfifo_0* (SyncFIFO)
â”?    â”?    â”?    â”?    â””â”€â”?â”? fifo (SyncFIFO)
â”?    â”?    â”?    â””â”€â”?â”? buffer_0* (Buffer)
â”?    â”?    â”?    â”?    â””â”€â”?â”? pipe_valid (PipeValid)
â”?    â”?    â”?    â”?    â””â”€â”?â”? pipeline (Pipeline)
â”?    â”?    â”?    â””â”€â”?â”? twtpcon (tXXDController)
â”?    â”?    â”?    â””â”€â”?â”? trccon (tXXDController)
â”?    â”?    â”?    â””â”€â”?â”? trascon (tXXDController)
â”?    â”?    â”?    â””â”€â”?â”? fsm (FSM)
â”?    â”?    â””â”€â”?â”? bankmachine_1* (BankMachine)
â”?    â”?    â”?    â””â”€â”?â”? syncfifo_0* (SyncFIFO)
â”?    â”?    â”?    â”?    â””â”€â”?â”? fifo (SyncFIFO)
â”?    â”?    â”?    â””â”€â”?â”? buffer_0* (Buffer)
â”?    â”?    â”?    â”?    â””â”€â”?â”? pipe_valid (PipeValid)
â”?    â”?    â”?    â”?    â””â”€â”?â”? pipeline (Pipeline)
â”?    â”?    â”?    â””â”€â”?â”? twtpcon (tXXDController)
â”?    â”?    â”?    â””â”€â”?â”? trccon (tXXDController)
â”?    â”?    â”?    â””â”€â”?â”? trascon (tXXDController)
â”?    â”?    â”?    â””â”€â”?â”? fsm (FSM)
â”?    â”?    â””â”€â”?â”? bankmachine_2* (BankMachine)
â”?    â”?    â”?    â””â”€â”?â”? syncfifo_0* (SyncFIFO)
â”?    â”?    â”?    â”?    â””â”€â”?â”? fifo (SyncFIFO)
â”?    â”?    â”?    â””â”€â”?â”? buffer_0* (Buffer)
â”?    â”?    â”?    â”?    â””â”€â”?â”? pipe_valid (PipeValid)
â”?    â”?    â”?    â”?    â””â”€â”?â”? pipeline (Pipeline)
â”?    â”?    â”?    â””â”€â”?â”? twtpcon (tXXDController)
â”?    â”?    â”?    â””â”€â”?â”? trccon (tXXDController)
â”?    â”?    â”?    â””â”€â”?â”? trascon (tXXDController)
â”?    â”?    â”?    â””â”€â”?â”? fsm (FSM)
â”?    â”?    â””â”€â”?â”? bankmachine_3* (BankMachine)
â”?    â”?    â”?    â””â”€â”?â”? syncfifo_0* (SyncFIFO)
â”?    â”?    â”?    â”?    â””â”€â”?â”? fifo (SyncFIFO)
â”?    â”?    â”?    â””â”€â”?â”? buffer_0* (Buffer)
â”?    â”?    â”?    â”?    â””â”€â”?â”? pipe_valid (PipeValid)
â”?    â”?    â”?    â”?    â””â”€â”?â”? pipeline (Pipeline)
â”?    â”?    â”?    â””â”€â”?â”? twtpcon (tXXDController)
â”?    â”?    â”?    â””â”€â”?â”? trccon (tXXDController)
â”?    â”?    â”?    â””â”€â”?â”? trascon (tXXDController)
â”?    â”?    â”?    â””â”€â”?â”? fsm (FSM)
â”?    â”?    â””â”€â”?â”? bankmachine_4* (BankMachine)
â”?    â”?    â”?    â””â”€â”?â”? syncfifo_0* (SyncFIFO)
â”?    â”?    â”?    â”?    â””â”€â”?â”? fifo (SyncFIFO)
â”?    â”?    â”?    â””â”€â”?â”? buffer_0* (Buffer)
â”?    â”?    â”?    â”?    â””â”€â”?â”? pipe_valid (PipeValid)
â”?    â”?    â”?    â”?    â””â”€â”?â”? pipeline (Pipeline)
â”?    â”?    â”?    â””â”€â”?â”? twtpcon (tXXDController)
â”?    â”?    â”?    â””â”€â”?â”? trccon (tXXDController)
â”?    â”?    â”?    â””â”€â”?â”? trascon (tXXDController)
â”?    â”?    â”?    â””â”€â”?â”? fsm (FSM)
â”?    â”?    â””â”€â”?â”? bankmachine_5* (BankMachine)
â”?    â”?    â”?    â””â”€â”?â”? syncfifo_0* (SyncFIFO)
â”?    â”?    â”?    â”?    â””â”€â”?â”? fifo (SyncFIFO)
â”?    â”?    â”?    â””â”€â”?â”? buffer_0* (Buffer)
â”?    â”?    â”?    â”?    â””â”€â”?â”? pipe_valid (PipeValid)
â”?    â”?    â”?    â”?    â””â”€â”?â”? pipeline (Pipeline)
â”?    â”?    â”?    â””â”€â”?â”? twtpcon (tXXDController)
â”?    â”?    â”?    â””â”€â”?â”? trccon (tXXDController)
â”?    â”?    â”?    â””â”€â”?â”? trascon (tXXDController)
â”?    â”?    â”?    â””â”€â”?â”? fsm (FSM)
â”?    â”?    â””â”€â”?â”? bankmachine_6* (BankMachine)
â”?    â”?    â”?    â””â”€â”?â”? syncfifo_0* (SyncFIFO)
â”?    â”?    â”?    â”?    â””â”€â”?â”? fifo (SyncFIFO)
â”?    â”?    â”?    â””â”€â”?â”? buffer_0* (Buffer)
â”?    â”?    â”?    â”?    â””â”€â”?â”? pipe_valid (PipeValid)
â”?    â”?    â”?    â”?    â””â”€â”?â”? pipeline (Pipeline)
â”?    â”?    â”?    â””â”€â”?â”? twtpcon (tXXDController)
â”?    â”?    â”?    â””â”€â”?â”? trccon (tXXDController)
â”?    â”?    â”?    â””â”€â”?â”? trascon (tXXDController)
â”?    â”?    â”?    â””â”€â”?â”? fsm (FSM)
â”?    â”?    â””â”€â”?â”? bankmachine_7* (BankMachine)
â”?    â”?    â”?    â””â”€â”?â”? syncfifo_0* (SyncFIFO)
â”?    â”?    â”?    â”?    â””â”€â”?â”? fifo (SyncFIFO)
â”?    â”?    â”?    â””â”€â”?â”? buffer_0* (Buffer)
â”?    â”?    â”?    â”?    â””â”€â”?â”? pipe_valid (PipeValid)
â”?    â”?    â”?    â”?    â””â”€â”?â”? pipeline (Pipeline)
â”?    â”?    â”?    â””â”€â”?â”? twtpcon (tXXDController)
â”?    â”?    â”?    â””â”€â”?â”? trccon (tXXDController)
â”?    â”?    â”?    â””â”€â”?â”? trascon (tXXDController)
â”?    â”?    â”?    â””â”€â”?â”? fsm (FSM)
â”?    â”?    â””â”€â”?â”? multiplexer (Multiplexer)
â”?    â”?    â”?    â””â”€â”?â”? choose_cmd (_CommandChooser)
â”?    â”?    â”?    â”?    â””â”€â”?â”? roundrobin_0* (RoundRobin)
â”?    â”?    â”?    â””â”€â”?â”? choose_req (_CommandChooser)
â”?    â”?    â”?    â”?    â””â”€â”?â”? roundrobin_0* (RoundRobin)
â”?    â”?    â”?    â””â”€â”?â”? _steerer_0* (_Steerer)
â”?    â”?    â”?    â””â”€â”?â”? trrdcon (tXXDController)
â”?    â”?    â”?    â””â”€â”?â”? tfawcon (tFAWController)
â”?    â”?    â”?    â””â”€â”?â”? tccdcon (tXXDController)
â”?    â”?    â”?    â””â”€â”?â”? twtrcon (tXXDController)
â”?    â”?    â”?    â””â”€â”?â”? fsm (FSM)
â”?    â””â”€â”?â”? crossbar (LiteDRAMCrossbar)
â”?    â”?    â””â”€â”?â”? roundrobin_0* (RoundRobin)
â”?    â”?    â””â”€â”?â”? roundrobin_1* (RoundRobin)
â”?    â”?    â””â”€â”?â”? roundrobin_2* (RoundRobin)
â”?    â”?    â””â”€â”?â”? roundrobin_3* (RoundRobin)
â”?    â”?    â””â”€â”?â”? roundrobin_4* (RoundRobin)
â”?    â”?    â””â”€â”?â”? roundrobin_5* (RoundRobin)
â”?    â”?    â””â”€â”?â”? roundrobin_6* (RoundRobin)
â”?    â”?    â””â”€â”?â”? roundrobin_7* (RoundRobin)
â””â”€â”?â”? l2_cache (Cache)
â”?    â””â”€â”?â”? fsm (FSM)
â””â”€â”?â”? wishbone_bridge (LiteDRAMWishbone2Native)
â”?    â””â”€â”?â”? fsm (FSM)
â””â”€â”?â”? leds (LedChaser)
â”?    â””â”€â”?â”? waittimer_0* (WaitTimer)
â””â”€â”?â”? buttons (GPIOIn)
â”?    â””â”€â”?â”? ev (EventManager)
â”?    â”?    â””â”€â”?â”? eventsourceprocess_0* (EventSourceProcess)
â”?    â”?    â””â”€â”?â”? eventsourceprocess_1* (EventSourceProcess)
â”?    â”?    â””â”€â”?â”? eventsourceprocess_2* (EventSourceProcess)
â”?    â”?    â””â”€â”?â”? eventsourceprocess_3* (EventSourceProcess)
â””â”€â”?â”? gpio (GPIOTristate)
â”?    â””â”€â”?â”? ev (EventManager)
â”?    â”?    â””â”€â”?â”? eventsourceprocess_0* (EventSourceProcess)
â””â”€â”?â”? gpio (GPIOTristate)
â”?    â””â”€â”?â”? ev (EventManager)
â”?    â”?    â””â”€â”?â”? eventsourceprocess_0* (EventSourceProcess)
â””â”€â”?â”? videophy (VideoVGAPHY)
â””â”€â”?â”? video_framebuffer_vtg (VideoTimingGenerator)
â”?    â””â”€â”?â”? fsm (FSM)
â””â”€â”?â”? video_framebuffer (VideoFrameBuffer)
â”?    â””â”€â”?â”? dma (LiteDRAMDMAReader)
â”?    â”?    â””â”€â”?â”? syncfifo_0* (SyncFIFO)
â”?    â”?    â”?    â””â”€â”?â”? fifo (SyncFIFO)
â”?    â”?    â””â”€â”?â”? syncfifo_1* (SyncFIFO)
â”?    â”?    â”?    â””â”€â”?â”? fifo (SyncFIFOBuffered)
â”?    â”?    â”?    â”?    â””â”€â”?â”? fifo (SyncFIFO)
â”?    â”?    â””â”€â”?â”? fsm (FSM)
â”?    â””â”€â”?â”? conv (Converter)
â”?    â”?    â””â”€â”?â”? _downconverter_0* (_DownConverter)
â”?    â””â”€â”?â”? cdc (ClockDomainCrossing)
â”?    â”?    â””â”€â”?â”? asyncfifo_0* (AsyncFIFO)
â”?    â”?    â”?    â””â”€â”?â”? fifo (AsyncFIFO)
â”?    â”?    â”?    â”?    â””â”€â”?â”? graycounter_0* (GrayCounter)
â”?    â”?    â”?    â”?    â””â”€â”?â”? graycounter_1* (GrayCounter)
â”?    â””â”€â”?â”? fsm_0* (FSM)
â””â”€â”?â”? sdcard_phy (SDPHY)
â”?    â””â”€â”?â”? clocker (SDPHYClocker)
â”?    â””â”€â”?â”? init (SDPHYInit)
â”?    â”?    â””â”€â”?â”? fsm_0* (FSM)
â”?    â””â”€â”?â”? cmdw (SDPHYCMDW)
â”?    â”?    â””â”€â”?â”? fsm_0* (FSM)
â”?    â””â”€â”?â”? cmdr (SDPHYCMDR)
â”?    â”?    â””â”€â”?â”? sdphyr_0* (SDPHYR)
â”?    â”?    â”?    â””â”€â”?â”? converter_0* (Converter)
â”?    â”?    â”?    â”?    â””â”€â”?â”? _upconverter_0* (_UpConverter)
â”?    â”?    â”?    â””â”€â”?â”? buffer_0* (Buffer)
â”?    â”?    â”?    â”?    â””â”€â”?â”? pipe_valid (PipeValid)
â”?    â”?    â”?    â”?    â””â”€â”?â”? pipeline (Pipeline)
â”?    â”?    â””â”€â”?â”? fsm_0* (FSM)
â”?    â””â”€â”?â”? dataw (SDPHYDATAW)
â”?    â”?    â””â”€â”?â”? crc (SDPHYR)
â”?    â”?    â”?    â””â”€â”?â”? converter_0* (Converter)
â”?    â”?    â”?    â”?    â””â”€â”?â”? _upconverter_0* (_UpConverter)
â”?    â”?    â”?    â””â”€â”?â”? buffer_0* (Buffer)
â”?    â”?    â”?    â”?    â””â”€â”?â”? pipe_valid (PipeValid)
â”?    â”?    â”?    â”?    â””â”€â”?â”? pipeline (Pipeline)
â”?    â”?    â””â”€â”?â”? fsm (FSM)
â”?    â””â”€â”?â”? datar (SDPHYDATAR)
â”?    â”?    â””â”€â”?â”? sdphyr_0* (SDPHYR)
â”?    â”?    â”?    â””â”€â”?â”? converter_0* (Converter)
â”?    â”?    â”?    â”?    â””â”€â”?â”? _upconverter_0* (_UpConverter)
â”?    â”?    â”?    â””â”€â”?â”? buffer_0* (Buffer)
â”?    â”?    â”?    â”?    â””â”€â”?â”? pipe_valid (PipeValid)
â”?    â”?    â”?    â”?    â””â”€â”?â”? pipeline (Pipeline)
â”?    â”?    â””â”€â”?â”? fsm_0* (FSM)
â”?    â””â”€â”?â”? io (SDPHYIOGen)
â””â”€â”?â”? sdcard_core (SDCore)
â”?    â””â”€â”?â”? crc7_inserter (CRC)
â”?    â””â”€â”?â”? crc16_inserter (CRC16Inserter)
â”?    â”?    â””â”€â”?â”? crc_0* (CRC)
â”?    â”?    â””â”€â”?â”? crc_1* (CRC)
â”?    â”?    â””â”€â”?â”? crc_2* (CRC)
â”?    â”?    â””â”€â”?â”? crc_3* (CRC)
â”?    â”?    â””â”€â”?â”? fsm (FSM)
â”?    â””â”€â”?â”? crc16_checker (CRC16Checker)
â”?    â”?    â””â”€â”?â”? syncfifo_0* (SyncFIFO)
â”?    â”?    â”?    â””â”€â”?â”? fifo (SyncFIFO)
â”?    â””â”€â”?â”? fsm (FSM)
â””â”€â”?â”? sdcard_block2mem (SDBlock2MemDMA)
â”?    â””â”€â”?â”? syncfifo_0* (SyncFIFO)
â”?    â”?    â””â”€â”?â”? fifo (SyncFIFOBuffered)
â”?    â”?    â”?    â””â”€â”?â”? fifo (SyncFIFO)
â”?    â””â”€â”?â”? converter_0* (Converter)
â”?    â”?    â””â”€â”?â”? _upconverter_0* (_UpConverter)
â”?    â””â”€â”?â”? dma (WishboneDMAWriter)
â”?    â”?    â””â”€â”?â”? fsm (FSM)
â””â”€â”?â”? sdcard_mem2block (SDMem2BlockDMA)
â”?    â””â”€â”?â”? dma (WishboneDMAReader)
â”?    â”?    â””â”€â”?â”? fifo (SyncFIFO)
â”?    â”?    â”?    â””â”€â”?â”? fifo (SyncFIFO)
â”?    â”?    â””â”€â”?â”? fsm (FSM)
â”?    â””â”€â”?â”? converter_0* (Converter)
â”?    â”?    â””â”€â”?â”? _downconverter_0* (_DownConverter)
â”?    â””â”€â”?â”? syncfifo_0* (SyncFIFO)
â”?    â”?    â””â”€â”?â”? fifo (SyncFIFOBuffered)
â”?    â”?    â”?    â””â”€â”?â”? fifo (SyncFIFO)
â””â”€â”?â”? sdcard_irq (EventManager)
â”?    â””â”€â”?â”? eventsourcepulse_0* (EventSourcePulse)
â”?    â””â”€â”?â”? eventsourcepulse_1* (EventSourcePulse)
â”?    â””â”€â”?â”? eventsourcepulse_2* (EventSourcePulse)
â”?    â””â”€â”?â”? eventsourcelevel_0* (EventSourceLevel)
â””â”€â”?â”? csr_bridge (Wishbone2CSR)
â”?    â””â”€â”?â”? fsm (FSM)
â””â”€â”?â”? csr_bankarray (CSRBankArray)
â”?    â””â”€â”?â”? csrbank_0* (CSRBank)
â”?    â”?    â””â”€â”?â”? csrstatus_0* (CSRStatus)
â”?    â”?    â””â”€â”?â”? csrstorage_0* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_1* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstatus_1* (CSRStatus)
â”?    â”?    â””â”€â”?â”? csrstatus_2* (CSRStatus)
â”?    â”?    â””â”€â”?â”? csrstorage_2* (CSRStorage)
â”?    â””â”€â”?â”? csrbank_1* (CSRBank)
â”?    â”?    â””â”€â”?â”? csrstorage_0* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_1* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstatus_0* (CSRStatus)
â”?    â””â”€â”?â”? csrbank_2* (CSRBank)
â”?    â”?    â””â”€â”?â”? csrstorage_0* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_1* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_2* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_3* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_4* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_5* (CSRStorage)
â”?    â””â”€â”?â”? csrbank_3* (CSRBank)
â”?    â”?    â””â”€â”?â”? csrstorage_0* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstatus_0* (CSRStatus)
â”?    â”?    â””â”€â”?â”? csrstorage_1* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_2* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_3* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstatus_1* (CSRStatus)
â”?    â”?    â””â”€â”?â”? csrstatus_2* (CSRStatus)
â”?    â”?    â””â”€â”?â”? csrstorage_4* (CSRStorage)
â”?    â””â”€â”?â”? sram_0* (SRAM)
â”?    â””â”€â”?â”? csrbank_4* (CSRBank)
â”?    â”?    â””â”€â”?â”? csrstorage_0* (CSRStorage)
â”?    â””â”€â”?â”? csrbank_5* (CSRBank)
â”?    â”?    â””â”€â”?â”? csrstorage_0* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_1* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_2* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstatus_0* (CSRStatus)
â”?    â”?    â””â”€â”?â”? csrstorage_3* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstatus_1* (CSRStatus)
â”?    â””â”€â”?â”? csrbank_6* (CSRBank)
â”?    â”?    â””â”€â”?â”? csrstorage_0* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_1* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_2* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstatus_0* (CSRStatus)
â”?    â”?    â””â”€â”?â”? csrstatus_1* (CSRStatus)
â”?    â”?    â””â”€â”?â”? csrstatus_2* (CSRStatus)
â”?    â”?    â””â”€â”?â”? csrstorage_3* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_4* (CSRStorage)
â”?    â””â”€â”?â”? csrbank_7* (CSRBank)
â”?    â”?    â””â”€â”?â”? csrstatus_0* (CSRStatus)
â”?    â”?    â””â”€â”?â”? csrstatus_1* (CSRStatus)
â”?    â”?    â””â”€â”?â”? csrstorage_0* (CSRStorage)
â”?    â””â”€â”?â”? csrbank_8* (CSRBank)
â”?    â”?    â””â”€â”?â”? csrstorage_0* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_1* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_2* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstatus_0* (CSRStatus)
â”?    â”?    â””â”€â”?â”? csrstorage_3* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstatus_1* (CSRStatus)
â”?    â””â”€â”?â”? csrbank_9* (CSRBank)
â”?    â”?    â””â”€â”?â”? csrstatus_0* (CSRStatus)
â”?    â”?    â””â”€â”?â”? csrstorage_0* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstatus_1* (CSRStatus)
â”?    â””â”€â”?â”? csrbank_10* (CSRBank)
â”?    â”?    â””â”€â”?â”? csrstorage_0* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_1* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_2* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_3* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_4* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstatus_0* (CSRStatus)
â”?    â”?    â””â”€â”?â”? csrstorage_5* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_6* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_7* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_8* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstatus_1* (CSRStatus)
â”?    â”?    â””â”€â”?â”? csrstorage_9* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_10* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_11* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_12* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstatus_2* (CSRStatus)
â”?    â”?    â””â”€â”?â”? csrstorage_13* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_14* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_15* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_16* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstatus_3* (CSRStatus)
â”?    â””â”€â”?â”? csrbank_11* (CSRBank)
â”?    â”?    â””â”€â”?â”? csrstorage_0* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_1* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_2* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_3* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstatus_0* (CSRStatus)
â”?    â”?    â””â”€â”?â”? csrstatus_1* (CSRStatus)
â”?    â”?    â””â”€â”?â”? csrstatus_2* (CSRStatus)
â”?    â”?    â””â”€â”?â”? csrstorage_4* (CSRStorage)
â”?    â””â”€â”?â”? csrbank_12* (CSRBank)
â”?    â”?    â””â”€â”?â”? csrstatus_0* (CSRStatus)
â”?    â”?    â””â”€â”?â”? csrstatus_1* (CSRStatus)
â”?    â”?    â””â”€â”?â”? csrstatus_2* (CSRStatus)
â”?    â”?    â””â”€â”?â”? csrstatus_3* (CSRStatus)
â”?    â”?    â””â”€â”?â”? csrstorage_0* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstatus_4* (CSRStatus)
â”?    â”?    â””â”€â”?â”? csrstatus_5* (CSRStatus)
â”?    â””â”€â”?â”? csrbank_13* (CSRBank)
â”?    â”?    â””â”€â”?â”? csrstorage_0* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_1* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_2* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstatus_0* (CSRStatus)
â”?    â”?    â””â”€â”?â”? csrstorage_3* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstatus_1* (CSRStatus)
â”?    â””â”€â”?â”? csrbank_14* (CSRBank)
â”?    â”?    â””â”€â”?â”? csrstorage_0* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_1* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_2* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_3* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_4* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_5* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_6* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_7* (CSRStorage)
â”?    â”?    â””â”€â”?â”? csrstorage_8* (CSRStorage)
â””â”€â”?â”? csr_interconnect (InterconnectShared)
â””â”€â”?â”? [IDDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [IDDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [IOBUF]
â””â”€â”?â”? [IOBUF]
â””â”€â”?â”? [IOBUF]
â””â”€â”?â”? [IOBUF]
â””â”€â”?â”? [IOBUF]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [IDDR]
â””â”€â”?â”? [IDDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [IDDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [FDPE]
â””â”€â”?â”? [FDPE]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [FDPE]
â””â”€â”?â”? [FDPE]
â””â”€â”?â”? [FDPE]
â””â”€â”?â”? [FDPE]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [FDPE]
â””â”€â”?â”? [FDPE]
â””â”€â”?â”? [FDPE]
â””â”€â”?â”? [FDPE]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
â””â”€â”?â”? [ODDR]
* : Generated name.
[]: BlackBox.
*/

//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

reg           block2mem_dma_clear = 1'd0;
reg           block2mem_dma_pending = 1'd0;
wire          block2mem_dma_status;
wire          block2mem_dma_trigger;
reg     [3:0] builder_bankmachine0_next_state = 4'd0;
reg     [3:0] builder_bankmachine0_state = 4'd0;
reg     [3:0] builder_bankmachine1_next_state = 4'd0;
reg     [3:0] builder_bankmachine1_state = 4'd0;
reg     [3:0] builder_bankmachine2_next_state = 4'd0;
reg     [3:0] builder_bankmachine2_state = 4'd0;
reg     [3:0] builder_bankmachine3_next_state = 4'd0;
reg     [3:0] builder_bankmachine3_state = 4'd0;
reg     [3:0] builder_bankmachine4_next_state = 4'd0;
reg     [3:0] builder_bankmachine4_state = 4'd0;
reg     [3:0] builder_bankmachine5_next_state = 4'd0;
reg     [3:0] builder_bankmachine5_state = 4'd0;
reg     [3:0] builder_bankmachine6_next_state = 4'd0;
reg     [3:0] builder_bankmachine6_state = 4'd0;
reg     [3:0] builder_bankmachine7_next_state = 4'd0;
reg     [3:0] builder_bankmachine7_state = 4'd0;
reg           builder_clockdomainsrenamer_next_state = 1'd0;
reg           builder_clockdomainsrenamer_state = 1'd0;
reg    [19:0] builder_count = 20'd1000000;
reg           builder_crc16inserter_next_state = 1'd0;
reg           builder_crc16inserter_state = 1'd0;
wire    [5:0] builder_csr_bankarray_adr;
wire    [3:0] builder_csr_bankarray_csrbank0_edge0_r;
reg           builder_csr_bankarray_csrbank0_edge0_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank0_edge0_w;
reg           builder_csr_bankarray_csrbank0_edge0_we = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank0_ev_enable0_r;
reg           builder_csr_bankarray_csrbank0_ev_enable0_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank0_ev_enable0_w;
reg           builder_csr_bankarray_csrbank0_ev_enable0_we = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank0_ev_pending_r;
reg           builder_csr_bankarray_csrbank0_ev_pending_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank0_ev_pending_w;
reg           builder_csr_bankarray_csrbank0_ev_pending_we = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank0_ev_status_r;
reg           builder_csr_bankarray_csrbank0_ev_status_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank0_ev_status_w;
reg           builder_csr_bankarray_csrbank0_ev_status_we = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank0_in_r;
reg           builder_csr_bankarray_csrbank0_in_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank0_in_w;
reg           builder_csr_bankarray_csrbank0_in_we = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank0_mode0_r;
reg           builder_csr_bankarray_csrbank0_mode0_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank0_mode0_w;
reg           builder_csr_bankarray_csrbank0_mode0_we = 1'd0;
wire          builder_csr_bankarray_csrbank0_sel;
wire    [3:0] builder_csr_bankarray_csrbank10_dfii_control0_r;
reg           builder_csr_bankarray_csrbank10_dfii_control0_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank10_dfii_control0_w;
reg           builder_csr_bankarray_csrbank10_dfii_control0_we = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank10_dfii_pi0_address0_r;
reg           builder_csr_bankarray_csrbank10_dfii_pi0_address0_re = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank10_dfii_pi0_address0_w;
reg           builder_csr_bankarray_csrbank10_dfii_pi0_address0_we = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_r;
reg           builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_re = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_w;
reg           builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_we = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank10_dfii_pi0_command0_r;
reg           builder_csr_bankarray_csrbank10_dfii_pi0_command0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank10_dfii_pi0_command0_w;
reg           builder_csr_bankarray_csrbank10_dfii_pi0_command0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank10_dfii_pi0_rddata_r;
reg           builder_csr_bankarray_csrbank10_dfii_pi0_rddata_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank10_dfii_pi0_rddata_w;
reg           builder_csr_bankarray_csrbank10_dfii_pi0_rddata_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_r;
reg           builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_w;
reg           builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_we = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank10_dfii_pi1_address0_r;
reg           builder_csr_bankarray_csrbank10_dfii_pi1_address0_re = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank10_dfii_pi1_address0_w;
reg           builder_csr_bankarray_csrbank10_dfii_pi1_address0_we = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_r;
reg           builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_re = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_w;
reg           builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_we = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank10_dfii_pi1_command0_r;
reg           builder_csr_bankarray_csrbank10_dfii_pi1_command0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank10_dfii_pi1_command0_w;
reg           builder_csr_bankarray_csrbank10_dfii_pi1_command0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank10_dfii_pi1_rddata_r;
reg           builder_csr_bankarray_csrbank10_dfii_pi1_rddata_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank10_dfii_pi1_rddata_w;
reg           builder_csr_bankarray_csrbank10_dfii_pi1_rddata_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_r;
reg           builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_w;
reg           builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_we = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank10_dfii_pi2_address0_r;
reg           builder_csr_bankarray_csrbank10_dfii_pi2_address0_re = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank10_dfii_pi2_address0_w;
reg           builder_csr_bankarray_csrbank10_dfii_pi2_address0_we = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank10_dfii_pi2_baddress0_r;
reg           builder_csr_bankarray_csrbank10_dfii_pi2_baddress0_re = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank10_dfii_pi2_baddress0_w;
reg           builder_csr_bankarray_csrbank10_dfii_pi2_baddress0_we = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank10_dfii_pi2_command0_r;
reg           builder_csr_bankarray_csrbank10_dfii_pi2_command0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank10_dfii_pi2_command0_w;
reg           builder_csr_bankarray_csrbank10_dfii_pi2_command0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank10_dfii_pi2_rddata_r;
reg           builder_csr_bankarray_csrbank10_dfii_pi2_rddata_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank10_dfii_pi2_rddata_w;
reg           builder_csr_bankarray_csrbank10_dfii_pi2_rddata_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank10_dfii_pi2_wrdata0_r;
reg           builder_csr_bankarray_csrbank10_dfii_pi2_wrdata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank10_dfii_pi2_wrdata0_w;
reg           builder_csr_bankarray_csrbank10_dfii_pi2_wrdata0_we = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank10_dfii_pi3_address0_r;
reg           builder_csr_bankarray_csrbank10_dfii_pi3_address0_re = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank10_dfii_pi3_address0_w;
reg           builder_csr_bankarray_csrbank10_dfii_pi3_address0_we = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank10_dfii_pi3_baddress0_r;
reg           builder_csr_bankarray_csrbank10_dfii_pi3_baddress0_re = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank10_dfii_pi3_baddress0_w;
reg           builder_csr_bankarray_csrbank10_dfii_pi3_baddress0_we = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank10_dfii_pi3_command0_r;
reg           builder_csr_bankarray_csrbank10_dfii_pi3_command0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank10_dfii_pi3_command0_w;
reg           builder_csr_bankarray_csrbank10_dfii_pi3_command0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank10_dfii_pi3_rddata_r;
reg           builder_csr_bankarray_csrbank10_dfii_pi3_rddata_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank10_dfii_pi3_rddata_w;
reg           builder_csr_bankarray_csrbank10_dfii_pi3_rddata_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank10_dfii_pi3_wrdata0_r;
reg           builder_csr_bankarray_csrbank10_dfii_pi3_wrdata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank10_dfii_pi3_wrdata0_w;
reg           builder_csr_bankarray_csrbank10_dfii_pi3_wrdata0_we = 1'd0;
wire          builder_csr_bankarray_csrbank10_sel;
wire          builder_csr_bankarray_csrbank11_en0_r;
reg           builder_csr_bankarray_csrbank11_en0_re = 1'd0;
wire          builder_csr_bankarray_csrbank11_en0_w;
reg           builder_csr_bankarray_csrbank11_en0_we = 1'd0;
wire          builder_csr_bankarray_csrbank11_ev_enable0_r;
reg           builder_csr_bankarray_csrbank11_ev_enable0_re = 1'd0;
wire          builder_csr_bankarray_csrbank11_ev_enable0_w;
reg           builder_csr_bankarray_csrbank11_ev_enable0_we = 1'd0;
wire          builder_csr_bankarray_csrbank11_ev_pending_r;
reg           builder_csr_bankarray_csrbank11_ev_pending_re = 1'd0;
wire          builder_csr_bankarray_csrbank11_ev_pending_w;
reg           builder_csr_bankarray_csrbank11_ev_pending_we = 1'd0;
wire          builder_csr_bankarray_csrbank11_ev_status_r;
reg           builder_csr_bankarray_csrbank11_ev_status_re = 1'd0;
wire          builder_csr_bankarray_csrbank11_ev_status_w;
reg           builder_csr_bankarray_csrbank11_ev_status_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank11_load0_r;
reg           builder_csr_bankarray_csrbank11_load0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank11_load0_w;
reg           builder_csr_bankarray_csrbank11_load0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank11_reload0_r;
reg           builder_csr_bankarray_csrbank11_reload0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank11_reload0_w;
reg           builder_csr_bankarray_csrbank11_reload0_we = 1'd0;
wire          builder_csr_bankarray_csrbank11_sel;
wire          builder_csr_bankarray_csrbank11_update_value0_r;
reg           builder_csr_bankarray_csrbank11_update_value0_re = 1'd0;
wire          builder_csr_bankarray_csrbank11_update_value0_w;
reg           builder_csr_bankarray_csrbank11_update_value0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank11_value_r;
reg           builder_csr_bankarray_csrbank11_value_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank11_value_w;
reg           builder_csr_bankarray_csrbank11_value_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank12_ev_enable0_r;
reg           builder_csr_bankarray_csrbank12_ev_enable0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank12_ev_enable0_w;
reg           builder_csr_bankarray_csrbank12_ev_enable0_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank12_ev_pending_r;
reg           builder_csr_bankarray_csrbank12_ev_pending_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank12_ev_pending_w;
reg           builder_csr_bankarray_csrbank12_ev_pending_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank12_ev_status_r;
reg           builder_csr_bankarray_csrbank12_ev_status_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank12_ev_status_w;
reg           builder_csr_bankarray_csrbank12_ev_status_we = 1'd0;
wire          builder_csr_bankarray_csrbank12_rxempty_r;
reg           builder_csr_bankarray_csrbank12_rxempty_re = 1'd0;
wire          builder_csr_bankarray_csrbank12_rxempty_w;
reg           builder_csr_bankarray_csrbank12_rxempty_we = 1'd0;
wire          builder_csr_bankarray_csrbank12_rxfull_r;
reg           builder_csr_bankarray_csrbank12_rxfull_re = 1'd0;
wire          builder_csr_bankarray_csrbank12_rxfull_w;
reg           builder_csr_bankarray_csrbank12_rxfull_we = 1'd0;
wire          builder_csr_bankarray_csrbank12_sel;
wire          builder_csr_bankarray_csrbank12_txempty_r;
reg           builder_csr_bankarray_csrbank12_txempty_re = 1'd0;
wire          builder_csr_bankarray_csrbank12_txempty_w;
reg           builder_csr_bankarray_csrbank12_txempty_we = 1'd0;
wire          builder_csr_bankarray_csrbank12_txfull_r;
reg           builder_csr_bankarray_csrbank12_txfull_re = 1'd0;
wire          builder_csr_bankarray_csrbank12_txfull_w;
reg           builder_csr_bankarray_csrbank12_txfull_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank13_dma_base0_r;
reg           builder_csr_bankarray_csrbank13_dma_base0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank13_dma_base0_w;
reg           builder_csr_bankarray_csrbank13_dma_base0_we = 1'd0;
wire          builder_csr_bankarray_csrbank13_dma_done_r;
reg           builder_csr_bankarray_csrbank13_dma_done_re = 1'd0;
wire          builder_csr_bankarray_csrbank13_dma_done_w;
reg           builder_csr_bankarray_csrbank13_dma_done_we = 1'd0;
wire          builder_csr_bankarray_csrbank13_dma_enable0_r;
reg           builder_csr_bankarray_csrbank13_dma_enable0_re = 1'd0;
wire          builder_csr_bankarray_csrbank13_dma_enable0_w;
reg           builder_csr_bankarray_csrbank13_dma_enable0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank13_dma_length0_r;
reg           builder_csr_bankarray_csrbank13_dma_length0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank13_dma_length0_w;
reg           builder_csr_bankarray_csrbank13_dma_length0_we = 1'd0;
wire          builder_csr_bankarray_csrbank13_dma_loop0_r;
reg           builder_csr_bankarray_csrbank13_dma_loop0_re = 1'd0;
wire          builder_csr_bankarray_csrbank13_dma_loop0_w;
reg           builder_csr_bankarray_csrbank13_dma_loop0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank13_dma_offset_r;
reg           builder_csr_bankarray_csrbank13_dma_offset_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank13_dma_offset_w;
reg           builder_csr_bankarray_csrbank13_dma_offset_we = 1'd0;
wire          builder_csr_bankarray_csrbank13_sel;
wire          builder_csr_bankarray_csrbank14_enable0_r;
reg           builder_csr_bankarray_csrbank14_enable0_re = 1'd0;
wire          builder_csr_bankarray_csrbank14_enable0_w;
reg           builder_csr_bankarray_csrbank14_enable0_we = 1'd0;
wire   [11:0] builder_csr_bankarray_csrbank14_hres0_r;
reg           builder_csr_bankarray_csrbank14_hres0_re = 1'd0;
wire   [11:0] builder_csr_bankarray_csrbank14_hres0_w;
reg           builder_csr_bankarray_csrbank14_hres0_we = 1'd0;
wire   [11:0] builder_csr_bankarray_csrbank14_hscan0_r;
reg           builder_csr_bankarray_csrbank14_hscan0_re = 1'd0;
wire   [11:0] builder_csr_bankarray_csrbank14_hscan0_w;
reg           builder_csr_bankarray_csrbank14_hscan0_we = 1'd0;
wire   [11:0] builder_csr_bankarray_csrbank14_hsync_end0_r;
reg           builder_csr_bankarray_csrbank14_hsync_end0_re = 1'd0;
wire   [11:0] builder_csr_bankarray_csrbank14_hsync_end0_w;
reg           builder_csr_bankarray_csrbank14_hsync_end0_we = 1'd0;
wire   [11:0] builder_csr_bankarray_csrbank14_hsync_start0_r;
reg           builder_csr_bankarray_csrbank14_hsync_start0_re = 1'd0;
wire   [11:0] builder_csr_bankarray_csrbank14_hsync_start0_w;
reg           builder_csr_bankarray_csrbank14_hsync_start0_we = 1'd0;
wire          builder_csr_bankarray_csrbank14_sel;
wire   [11:0] builder_csr_bankarray_csrbank14_vres0_r;
reg           builder_csr_bankarray_csrbank14_vres0_re = 1'd0;
wire   [11:0] builder_csr_bankarray_csrbank14_vres0_w;
reg           builder_csr_bankarray_csrbank14_vres0_we = 1'd0;
wire   [11:0] builder_csr_bankarray_csrbank14_vscan0_r;
reg           builder_csr_bankarray_csrbank14_vscan0_re = 1'd0;
wire   [11:0] builder_csr_bankarray_csrbank14_vscan0_w;
reg           builder_csr_bankarray_csrbank14_vscan0_we = 1'd0;
wire   [11:0] builder_csr_bankarray_csrbank14_vsync_end0_r;
reg           builder_csr_bankarray_csrbank14_vsync_end0_re = 1'd0;
wire   [11:0] builder_csr_bankarray_csrbank14_vsync_end0_w;
reg           builder_csr_bankarray_csrbank14_vsync_end0_we = 1'd0;
wire   [11:0] builder_csr_bankarray_csrbank14_vsync_start0_r;
reg           builder_csr_bankarray_csrbank14_vsync_start0_re = 1'd0;
wire   [11:0] builder_csr_bankarray_csrbank14_vsync_start0_w;
reg           builder_csr_bankarray_csrbank14_vsync_start0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank1_bus_errors_r;
reg           builder_csr_bankarray_csrbank1_bus_errors_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank1_bus_errors_w;
reg           builder_csr_bankarray_csrbank1_bus_errors_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank1_reset0_r;
reg           builder_csr_bankarray_csrbank1_reset0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank1_reset0_w;
reg           builder_csr_bankarray_csrbank1_reset0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank1_scratch0_r;
reg           builder_csr_bankarray_csrbank1_scratch0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank1_scratch0_w;
reg           builder_csr_bankarray_csrbank1_scratch0_we = 1'd0;
wire          builder_csr_bankarray_csrbank1_sel;
wire    [1:0] builder_csr_bankarray_csrbank2_dly_sel0_r;
reg           builder_csr_bankarray_csrbank2_dly_sel0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank2_dly_sel0_w;
reg           builder_csr_bankarray_csrbank2_dly_sel0_we = 1'd0;
wire    [4:0] builder_csr_bankarray_csrbank2_half_sys8x_taps0_r;
reg           builder_csr_bankarray_csrbank2_half_sys8x_taps0_re = 1'd0;
wire    [4:0] builder_csr_bankarray_csrbank2_half_sys8x_taps0_w;
reg           builder_csr_bankarray_csrbank2_half_sys8x_taps0_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank2_rdphase0_r;
reg           builder_csr_bankarray_csrbank2_rdphase0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank2_rdphase0_w;
reg           builder_csr_bankarray_csrbank2_rdphase0_we = 1'd0;
wire          builder_csr_bankarray_csrbank2_rst0_r;
reg           builder_csr_bankarray_csrbank2_rst0_re = 1'd0;
wire          builder_csr_bankarray_csrbank2_rst0_w;
reg           builder_csr_bankarray_csrbank2_rst0_we = 1'd0;
wire          builder_csr_bankarray_csrbank2_sel;
wire          builder_csr_bankarray_csrbank2_wlevel_en0_r;
reg           builder_csr_bankarray_csrbank2_wlevel_en0_re = 1'd0;
wire          builder_csr_bankarray_csrbank2_wlevel_en0_w;
reg           builder_csr_bankarray_csrbank2_wlevel_en0_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank2_wrphase0_r;
reg           builder_csr_bankarray_csrbank2_wrphase0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank2_wrphase0_w;
reg           builder_csr_bankarray_csrbank2_wrphase0_we = 1'd0;
wire          builder_csr_bankarray_csrbank3_edge0_r;
reg           builder_csr_bankarray_csrbank3_edge0_re = 1'd0;
wire          builder_csr_bankarray_csrbank3_edge0_w;
reg           builder_csr_bankarray_csrbank3_edge0_we = 1'd0;
wire          builder_csr_bankarray_csrbank3_ev_enable0_r;
reg           builder_csr_bankarray_csrbank3_ev_enable0_re = 1'd0;
wire          builder_csr_bankarray_csrbank3_ev_enable0_w;
reg           builder_csr_bankarray_csrbank3_ev_enable0_we = 1'd0;
wire          builder_csr_bankarray_csrbank3_ev_pending_r;
reg           builder_csr_bankarray_csrbank3_ev_pending_re = 1'd0;
wire          builder_csr_bankarray_csrbank3_ev_pending_w;
reg           builder_csr_bankarray_csrbank3_ev_pending_we = 1'd0;
wire          builder_csr_bankarray_csrbank3_ev_status_r;
reg           builder_csr_bankarray_csrbank3_ev_status_re = 1'd0;
wire          builder_csr_bankarray_csrbank3_ev_status_w;
reg           builder_csr_bankarray_csrbank3_ev_status_we = 1'd0;
wire          builder_csr_bankarray_csrbank3_in_r;
reg           builder_csr_bankarray_csrbank3_in_re = 1'd0;
wire          builder_csr_bankarray_csrbank3_in_w;
reg           builder_csr_bankarray_csrbank3_in_we = 1'd0;
wire          builder_csr_bankarray_csrbank3_mode0_r;
reg           builder_csr_bankarray_csrbank3_mode0_re = 1'd0;
wire          builder_csr_bankarray_csrbank3_mode0_w;
reg           builder_csr_bankarray_csrbank3_mode0_we = 1'd0;
wire          builder_csr_bankarray_csrbank3_oe0_r;
reg           builder_csr_bankarray_csrbank3_oe0_re = 1'd0;
wire          builder_csr_bankarray_csrbank3_oe0_w;
reg           builder_csr_bankarray_csrbank3_oe0_we = 1'd0;
wire          builder_csr_bankarray_csrbank3_out0_r;
reg           builder_csr_bankarray_csrbank3_out0_re = 1'd0;
wire          builder_csr_bankarray_csrbank3_out0_w;
reg           builder_csr_bankarray_csrbank3_out0_we = 1'd0;
wire          builder_csr_bankarray_csrbank3_sel;
wire    [3:0] builder_csr_bankarray_csrbank4_out0_r;
reg           builder_csr_bankarray_csrbank4_out0_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank4_out0_w;
reg           builder_csr_bankarray_csrbank4_out0_we = 1'd0;
wire          builder_csr_bankarray_csrbank4_sel;
wire   [31:0] builder_csr_bankarray_csrbank5_dma_base0_r;
reg           builder_csr_bankarray_csrbank5_dma_base0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank5_dma_base0_w;
reg           builder_csr_bankarray_csrbank5_dma_base0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank5_dma_base1_r;
reg           builder_csr_bankarray_csrbank5_dma_base1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank5_dma_base1_w;
reg           builder_csr_bankarray_csrbank5_dma_base1_we = 1'd0;
wire          builder_csr_bankarray_csrbank5_dma_done_r;
reg           builder_csr_bankarray_csrbank5_dma_done_re = 1'd0;
wire          builder_csr_bankarray_csrbank5_dma_done_w;
reg           builder_csr_bankarray_csrbank5_dma_done_we = 1'd0;
wire          builder_csr_bankarray_csrbank5_dma_enable0_r;
reg           builder_csr_bankarray_csrbank5_dma_enable0_re = 1'd0;
wire          builder_csr_bankarray_csrbank5_dma_enable0_w;
reg           builder_csr_bankarray_csrbank5_dma_enable0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank5_dma_length0_r;
reg           builder_csr_bankarray_csrbank5_dma_length0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank5_dma_length0_w;
reg           builder_csr_bankarray_csrbank5_dma_length0_we = 1'd0;
wire          builder_csr_bankarray_csrbank5_dma_loop0_r;
reg           builder_csr_bankarray_csrbank5_dma_loop0_re = 1'd0;
wire          builder_csr_bankarray_csrbank5_dma_loop0_w;
reg           builder_csr_bankarray_csrbank5_dma_loop0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank5_dma_offset_r;
reg           builder_csr_bankarray_csrbank5_dma_offset_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank5_dma_offset_w;
reg           builder_csr_bankarray_csrbank5_dma_offset_we = 1'd0;
wire          builder_csr_bankarray_csrbank5_sel;
wire   [31:0] builder_csr_bankarray_csrbank6_block_count0_r;
reg           builder_csr_bankarray_csrbank6_block_count0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_block_count0_w;
reg           builder_csr_bankarray_csrbank6_block_count0_we = 1'd0;
wire    [9:0] builder_csr_bankarray_csrbank6_block_length0_r;
reg           builder_csr_bankarray_csrbank6_block_length0_re = 1'd0;
wire    [9:0] builder_csr_bankarray_csrbank6_block_length0_w;
reg           builder_csr_bankarray_csrbank6_block_length0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_cmd_argument0_r;
reg           builder_csr_bankarray_csrbank6_cmd_argument0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_cmd_argument0_w;
reg           builder_csr_bankarray_csrbank6_cmd_argument0_we = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank6_cmd_command0_r;
reg           builder_csr_bankarray_csrbank6_cmd_command0_re = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank6_cmd_command0_w;
reg           builder_csr_bankarray_csrbank6_cmd_command0_we = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank6_cmd_event_r;
reg           builder_csr_bankarray_csrbank6_cmd_event_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank6_cmd_event_w;
reg           builder_csr_bankarray_csrbank6_cmd_event_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_cmd_response0_r;
reg           builder_csr_bankarray_csrbank6_cmd_response0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_cmd_response0_w;
reg           builder_csr_bankarray_csrbank6_cmd_response0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_cmd_response1_r;
reg           builder_csr_bankarray_csrbank6_cmd_response1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_cmd_response1_w;
reg           builder_csr_bankarray_csrbank6_cmd_response1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_cmd_response2_r;
reg           builder_csr_bankarray_csrbank6_cmd_response2_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_cmd_response2_w;
reg           builder_csr_bankarray_csrbank6_cmd_response2_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_cmd_response3_r;
reg           builder_csr_bankarray_csrbank6_cmd_response3_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_cmd_response3_w;
reg           builder_csr_bankarray_csrbank6_cmd_response3_we = 1'd0;
wire          builder_csr_bankarray_csrbank6_cmd_send0_r;
reg           builder_csr_bankarray_csrbank6_cmd_send0_re = 1'd0;
wire          builder_csr_bankarray_csrbank6_cmd_send0_w;
reg           builder_csr_bankarray_csrbank6_cmd_send0_we = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank6_data_event_r;
reg           builder_csr_bankarray_csrbank6_data_event_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank6_data_event_w;
reg           builder_csr_bankarray_csrbank6_data_event_we = 1'd0;
wire          builder_csr_bankarray_csrbank6_sel;
wire    [3:0] builder_csr_bankarray_csrbank7_enable0_r;
reg           builder_csr_bankarray_csrbank7_enable0_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank7_enable0_w;
reg           builder_csr_bankarray_csrbank7_enable0_we = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank7_pending_r;
reg           builder_csr_bankarray_csrbank7_pending_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank7_pending_w;
reg           builder_csr_bankarray_csrbank7_pending_we = 1'd0;
wire          builder_csr_bankarray_csrbank7_sel;
wire    [3:0] builder_csr_bankarray_csrbank7_status_r;
reg           builder_csr_bankarray_csrbank7_status_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank7_status_w;
reg           builder_csr_bankarray_csrbank7_status_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dma_base0_r;
reg           builder_csr_bankarray_csrbank8_dma_base0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dma_base0_w;
reg           builder_csr_bankarray_csrbank8_dma_base0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dma_base1_r;
reg           builder_csr_bankarray_csrbank8_dma_base1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dma_base1_w;
reg           builder_csr_bankarray_csrbank8_dma_base1_we = 1'd0;
wire          builder_csr_bankarray_csrbank8_dma_done_r;
reg           builder_csr_bankarray_csrbank8_dma_done_re = 1'd0;
wire          builder_csr_bankarray_csrbank8_dma_done_w;
reg           builder_csr_bankarray_csrbank8_dma_done_we = 1'd0;
wire          builder_csr_bankarray_csrbank8_dma_enable0_r;
reg           builder_csr_bankarray_csrbank8_dma_enable0_re = 1'd0;
wire          builder_csr_bankarray_csrbank8_dma_enable0_w;
reg           builder_csr_bankarray_csrbank8_dma_enable0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dma_length0_r;
reg           builder_csr_bankarray_csrbank8_dma_length0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dma_length0_w;
reg           builder_csr_bankarray_csrbank8_dma_length0_we = 1'd0;
wire          builder_csr_bankarray_csrbank8_dma_loop0_r;
reg           builder_csr_bankarray_csrbank8_dma_loop0_re = 1'd0;
wire          builder_csr_bankarray_csrbank8_dma_loop0_w;
reg           builder_csr_bankarray_csrbank8_dma_loop0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dma_offset_r;
reg           builder_csr_bankarray_csrbank8_dma_offset_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dma_offset_w;
reg           builder_csr_bankarray_csrbank8_dma_offset_we = 1'd0;
wire          builder_csr_bankarray_csrbank8_sel;
wire          builder_csr_bankarray_csrbank9_card_detect_r;
reg           builder_csr_bankarray_csrbank9_card_detect_re = 1'd0;
wire          builder_csr_bankarray_csrbank9_card_detect_w;
reg           builder_csr_bankarray_csrbank9_card_detect_we = 1'd0;
wire    [8:0] builder_csr_bankarray_csrbank9_clocker_divider0_r;
reg           builder_csr_bankarray_csrbank9_clocker_divider0_re = 1'd0;
wire    [8:0] builder_csr_bankarray_csrbank9_clocker_divider0_w;
reg           builder_csr_bankarray_csrbank9_clocker_divider0_we = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank9_dataw_status_r;
reg           builder_csr_bankarray_csrbank9_dataw_status_re = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank9_dataw_status_w;
reg           builder_csr_bankarray_csrbank9_dataw_status_we = 1'd0;
wire          builder_csr_bankarray_csrbank9_sel;
wire    [7:0] builder_csr_bankarray_dat_r;
wire   [13:0] builder_csr_bankarray_interface0_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface0_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface0_bank_bus_dat_w;
wire          builder_csr_bankarray_interface0_bank_bus_re;
wire          builder_csr_bankarray_interface0_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface10_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface10_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface10_bank_bus_dat_w;
wire          builder_csr_bankarray_interface10_bank_bus_re;
wire          builder_csr_bankarray_interface10_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface11_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface11_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface11_bank_bus_dat_w;
wire          builder_csr_bankarray_interface11_bank_bus_re;
wire          builder_csr_bankarray_interface11_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface12_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface12_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface12_bank_bus_dat_w;
wire          builder_csr_bankarray_interface12_bank_bus_re;
wire          builder_csr_bankarray_interface12_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface13_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface13_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface13_bank_bus_dat_w;
wire          builder_csr_bankarray_interface13_bank_bus_re;
wire          builder_csr_bankarray_interface13_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface14_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface14_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface14_bank_bus_dat_w;
wire          builder_csr_bankarray_interface14_bank_bus_re;
wire          builder_csr_bankarray_interface14_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface1_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface1_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface1_bank_bus_dat_w;
wire          builder_csr_bankarray_interface1_bank_bus_re;
wire          builder_csr_bankarray_interface1_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface2_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface2_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface2_bank_bus_dat_w;
wire          builder_csr_bankarray_interface2_bank_bus_re;
wire          builder_csr_bankarray_interface2_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface3_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface3_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface3_bank_bus_dat_w;
wire          builder_csr_bankarray_interface3_bank_bus_re;
wire          builder_csr_bankarray_interface3_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface4_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface4_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface4_bank_bus_dat_w;
wire          builder_csr_bankarray_interface4_bank_bus_re;
wire          builder_csr_bankarray_interface4_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface5_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface5_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface5_bank_bus_dat_w;
wire          builder_csr_bankarray_interface5_bank_bus_re;
wire          builder_csr_bankarray_interface5_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface6_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface6_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface6_bank_bus_dat_w;
wire          builder_csr_bankarray_interface6_bank_bus_re;
wire          builder_csr_bankarray_interface6_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface7_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface7_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface7_bank_bus_dat_w;
wire          builder_csr_bankarray_interface7_bank_bus_re;
wire          builder_csr_bankarray_interface7_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface8_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface8_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface8_bank_bus_dat_w;
wire          builder_csr_bankarray_interface8_bank_bus_re;
wire          builder_csr_bankarray_interface8_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface9_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface9_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface9_bank_bus_dat_w;
wire          builder_csr_bankarray_interface9_bank_bus_re;
wire          builder_csr_bankarray_interface9_bank_bus_we;
wire          builder_csr_bankarray_sel;
reg           builder_csr_bankarray_sel_r = 1'd0;
wire   [13:0] builder_csr_bankarray_sram_bus_adr;
reg    [31:0] builder_csr_bankarray_sram_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_sram_bus_dat_w;
wire          builder_csr_bankarray_sram_bus_re;
wire          builder_csr_bankarray_sram_bus_we;
wire   [13:0] builder_csr_interconnect_adr;
wire   [31:0] builder_csr_interconnect_dat_r;
wire   [31:0] builder_csr_interconnect_dat_w;
wire          builder_csr_interconnect_re;
wire          builder_csr_interconnect_we;
wire          builder_done;
reg           builder_error = 1'd0;
reg     [2:0] builder_fsm_next_state = 3'd0;
reg     [2:0] builder_fsm_state = 3'd0;
reg     [1:0] builder_fullmemorywe_next_state = 2'd0;
reg     [1:0] builder_fullmemorywe_state = 2'd0;
reg     [1:0] builder_grant = 2'd0;
wire          builder_impl0;
wire          builder_impl1;
wire          builder_impl2;
wire          builder_impl3;
wire          builder_impl4;
wire          builder_impl_xilinxasyncresetsynchronizerimpl0_async_reset;
wire          builder_impl_xilinxasyncresetsynchronizerimpl0_rst_meta;
wire          builder_impl_xilinxasyncresetsynchronizerimpl1_async_reset;
wire          builder_impl_xilinxasyncresetsynchronizerimpl1_rst_meta;
wire          builder_impl_xilinxasyncresetsynchronizerimpl2_async_reset;
wire          builder_impl_xilinxasyncresetsynchronizerimpl2_rst_meta;
wire          builder_impl_xilinxasyncresetsynchronizerimpl3_async_reset;
wire          builder_impl_xilinxasyncresetsynchronizerimpl3_rst_meta;
wire          builder_impl_xilinxasyncresetsynchronizerimpl4_async_reset;
wire          builder_impl_xilinxasyncresetsynchronizerimpl4_rst_meta;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           builder_impl_xilinxmultiregimpl00 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           builder_impl_xilinxmultiregimpl01 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg    [11:0] builder_impl_xilinxmultiregimpl100 = 12'd0;
(* async_reg = "true", dont_touch = "true" *)
reg    [11:0] builder_impl_xilinxmultiregimpl101 = 12'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg    [11:0] builder_impl_xilinxmultiregimpl110 = 12'd0;
(* async_reg = "true", dont_touch = "true" *)
reg    [11:0] builder_impl_xilinxmultiregimpl111 = 12'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg    [11:0] builder_impl_xilinxmultiregimpl120 = 12'd0;
(* async_reg = "true", dont_touch = "true" *)
reg    [11:0] builder_impl_xilinxmultiregimpl121 = 12'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [2:0] builder_impl_xilinxmultiregimpl130 = 3'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [2:0] builder_impl_xilinxmultiregimpl131 = 3'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [2:0] builder_impl_xilinxmultiregimpl140 = 3'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [2:0] builder_impl_xilinxmultiregimpl141 = 3'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           builder_impl_xilinxmultiregimpl150 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           builder_impl_xilinxmultiregimpl151 = 1'd0;
wire          builder_impl_xilinxmultiregimpl16_i;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           builder_impl_xilinxmultiregimpl16_xilinxmultiregimpl16 = 1'd0;
wire          builder_impl_xilinxmultiregimpl1_i;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [3:0] builder_impl_xilinxmultiregimpl1_xilinxmultiregimpl10 = 4'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [3:0] builder_impl_xilinxmultiregimpl1_xilinxmultiregimpl11 = 4'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           builder_impl_xilinxmultiregimpl20 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           builder_impl_xilinxmultiregimpl21 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           builder_impl_xilinxmultiregimpl30 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           builder_impl_xilinxmultiregimpl31 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           builder_impl_xilinxmultiregimpl40 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           builder_impl_xilinxmultiregimpl41 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg    [11:0] builder_impl_xilinxmultiregimpl50 = 12'd0;
(* async_reg = "true", dont_touch = "true" *)
reg    [11:0] builder_impl_xilinxmultiregimpl51 = 12'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg    [11:0] builder_impl_xilinxmultiregimpl60 = 12'd0;
(* async_reg = "true", dont_touch = "true" *)
reg    [11:0] builder_impl_xilinxmultiregimpl61 = 12'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg    [11:0] builder_impl_xilinxmultiregimpl70 = 12'd0;
(* async_reg = "true", dont_touch = "true" *)
reg    [11:0] builder_impl_xilinxmultiregimpl71 = 12'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg    [11:0] builder_impl_xilinxmultiregimpl80 = 12'd0;
(* async_reg = "true", dont_touch = "true" *)
reg    [11:0] builder_impl_xilinxmultiregimpl81 = 12'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg    [11:0] builder_impl_xilinxmultiregimpl90 = 12'd0;
(* async_reg = "true", dont_touch = "true" *)
reg    [11:0] builder_impl_xilinxmultiregimpl91 = 12'd0;
wire          builder_impl_xilinxsdrtristateimpl0__i;
wire          builder_impl_xilinxsdrtristateimpl0__o;
wire          builder_impl_xilinxsdrtristateimpl0_oe_n;
wire          builder_impl_xilinxsdrtristateimpl1__i;
wire          builder_impl_xilinxsdrtristateimpl1__o;
wire          builder_impl_xilinxsdrtristateimpl1_oe_n;
wire          builder_impl_xilinxsdrtristateimpl2__i;
wire          builder_impl_xilinxsdrtristateimpl2__o;
wire          builder_impl_xilinxsdrtristateimpl2_oe_n;
wire          builder_impl_xilinxsdrtristateimpl3__i;
wire          builder_impl_xilinxsdrtristateimpl3__o;
wire          builder_impl_xilinxsdrtristateimpl3_oe_n;
wire          builder_impl_xilinxsdrtristateimpl4__i;
wire          builder_impl_xilinxsdrtristateimpl4__o;
wire          builder_impl_xilinxsdrtristateimpl4_oe_n;
reg           builder_interface0_ack = 1'd0;
wire   [29:0] builder_interface0_adr;
wire    [1:0] builder_interface0_bte;
wire    [2:0] builder_interface0_cti;
wire          builder_interface0_cyc;
reg    [31:0] builder_interface0_dat_r = 32'd0;
wire   [31:0] builder_interface0_dat_w;
reg           builder_interface0_err = 1'd0;
wire    [3:0] builder_interface0_sel;
wire          builder_interface0_stb;
wire          builder_interface0_we;
reg    [13:0] builder_interface1_adr = 14'd0;
reg    [13:0] builder_interface1_adr_wishbone2csr_next_value1 = 14'd0;
reg           builder_interface1_adr_wishbone2csr_next_value_ce1 = 1'd0;
wire   [31:0] builder_interface1_dat_r;
reg    [31:0] builder_interface1_dat_w = 32'd0;
reg    [31:0] builder_interface1_dat_w_wishbone2csr_next_value0 = 32'd0;
reg           builder_interface1_dat_w_wishbone2csr_next_value_ce0 = 1'd0;
reg           builder_interface1_re = 1'd0;
reg           builder_interface1_re_wishbone2csr_next_value2 = 1'd0;
reg           builder_interface1_re_wishbone2csr_next_value_ce2 = 1'd0;
reg           builder_interface1_we = 1'd0;
reg           builder_interface1_we_wishbone2csr_next_value3 = 1'd0;
reg           builder_interface1_we_wishbone2csr_next_value_ce3 = 1'd0;
reg     [1:0] builder_litedramdmareader_next_state = 2'd0;
reg     [1:0] builder_litedramdmareader_state = 2'd0;
reg     [1:0] builder_litedramwishbone2native_next_state = 2'd0;
reg     [1:0] builder_litedramwishbone2native_state = 2'd0;
reg           builder_locked0 = 1'd0;
reg           builder_locked1 = 1'd0;
reg           builder_locked10 = 1'd0;
reg           builder_locked11 = 1'd0;
reg           builder_locked12 = 1'd0;
reg           builder_locked13 = 1'd0;
reg           builder_locked14 = 1'd0;
reg           builder_locked15 = 1'd0;
reg           builder_locked2 = 1'd0;
reg           builder_locked3 = 1'd0;
reg           builder_locked4 = 1'd0;
reg           builder_locked5 = 1'd0;
reg           builder_locked6 = 1'd0;
reg           builder_locked7 = 1'd0;
reg           builder_locked8 = 1'd0;
reg           builder_locked9 = 1'd0;
reg     [3:0] builder_multiplexer_next_state = 4'd0;
reg     [3:0] builder_multiplexer_state = 4'd0;
reg           builder_new_master_rdata_valid0 = 1'd0;
reg           builder_new_master_rdata_valid1 = 1'd0;
reg           builder_new_master_rdata_valid10 = 1'd0;
reg           builder_new_master_rdata_valid11 = 1'd0;
reg           builder_new_master_rdata_valid12 = 1'd0;
reg           builder_new_master_rdata_valid13 = 1'd0;
reg           builder_new_master_rdata_valid14 = 1'd0;
reg           builder_new_master_rdata_valid15 = 1'd0;
reg           builder_new_master_rdata_valid16 = 1'd0;
reg           builder_new_master_rdata_valid17 = 1'd0;
reg           builder_new_master_rdata_valid2 = 1'd0;
reg           builder_new_master_rdata_valid3 = 1'd0;
reg           builder_new_master_rdata_valid4 = 1'd0;
reg           builder_new_master_rdata_valid5 = 1'd0;
reg           builder_new_master_rdata_valid6 = 1'd0;
reg           builder_new_master_rdata_valid7 = 1'd0;
reg           builder_new_master_rdata_valid8 = 1'd0;
reg           builder_new_master_rdata_valid9 = 1'd0;
reg           builder_new_master_wdata_ready0 = 1'd0;
reg           builder_new_master_wdata_ready1 = 1'd0;
reg           builder_new_master_wdata_ready2 = 1'd0;
reg           builder_new_master_wdata_ready3 = 1'd0;
wire          builder_pll_fb;
reg     [1:0] builder_refresher_next_state = 2'd0;
reg     [1:0] builder_refresher_state = 2'd0;
wire    [3:0] builder_request;
wire          builder_reset0;
wire          builder_reset1;
wire          builder_reset2;
wire          builder_reset3;
wire          builder_reset4;
wire          builder_reset5;
wire          builder_reset6;
wire          builder_reset7;
reg           builder_resetinserter_next_state = 1'd0;
reg           builder_resetinserter_state = 1'd0;
reg    [31:0] builder_rhs_self0 = 32'd0;
reg    [31:0] builder_rhs_self1 = 32'd0;
reg     [2:0] builder_rhs_self10 = 3'd0;
reg           builder_rhs_self11 = 1'd0;
reg           builder_rhs_self12 = 1'd0;
reg           builder_rhs_self13 = 1'd0;
reg           builder_rhs_self14 = 1'd0;
reg    [13:0] builder_rhs_self15 = 14'd0;
reg     [2:0] builder_rhs_self16 = 3'd0;
reg           builder_rhs_self17 = 1'd0;
reg           builder_rhs_self18 = 1'd0;
reg           builder_rhs_self19 = 1'd0;
reg     [3:0] builder_rhs_self2 = 4'd0;
reg    [20:0] builder_rhs_self20 = 21'd0;
reg           builder_rhs_self21 = 1'd0;
reg           builder_rhs_self22 = 1'd0;
reg    [20:0] builder_rhs_self23 = 21'd0;
reg           builder_rhs_self24 = 1'd0;
reg           builder_rhs_self25 = 1'd0;
reg    [20:0] builder_rhs_self26 = 21'd0;
reg           builder_rhs_self27 = 1'd0;
reg           builder_rhs_self28 = 1'd0;
reg    [20:0] builder_rhs_self29 = 21'd0;
reg           builder_rhs_self3 = 1'd0;
reg           builder_rhs_self30 = 1'd0;
reg           builder_rhs_self31 = 1'd0;
reg    [20:0] builder_rhs_self32 = 21'd0;
reg           builder_rhs_self33 = 1'd0;
reg           builder_rhs_self34 = 1'd0;
reg    [20:0] builder_rhs_self35 = 21'd0;
reg           builder_rhs_self36 = 1'd0;
reg           builder_rhs_self37 = 1'd0;
reg    [20:0] builder_rhs_self38 = 21'd0;
reg           builder_rhs_self39 = 1'd0;
reg           builder_rhs_self4 = 1'd0;
reg           builder_rhs_self40 = 1'd0;
reg    [20:0] builder_rhs_self41 = 21'd0;
reg           builder_rhs_self42 = 1'd0;
reg           builder_rhs_self43 = 1'd0;
reg           builder_rhs_self5 = 1'd0;
reg     [2:0] builder_rhs_self6 = 3'd0;
reg     [1:0] builder_rhs_self7 = 2'd0;
reg           builder_rhs_self8 = 1'd0;
reg    [13:0] builder_rhs_self9 = 14'd0;
wire          builder_roundrobin0_ce;
reg           builder_roundrobin0_grant = 1'd0;
wire    [1:0] builder_roundrobin0_request;
wire          builder_roundrobin1_ce;
reg           builder_roundrobin1_grant = 1'd0;
wire    [1:0] builder_roundrobin1_request;
wire          builder_roundrobin2_ce;
reg           builder_roundrobin2_grant = 1'd0;
wire    [1:0] builder_roundrobin2_request;
wire          builder_roundrobin3_ce;
reg           builder_roundrobin3_grant = 1'd0;
wire    [1:0] builder_roundrobin3_request;
wire          builder_roundrobin4_ce;
reg           builder_roundrobin4_grant = 1'd0;
wire    [1:0] builder_roundrobin4_request;
wire          builder_roundrobin5_ce;
reg           builder_roundrobin5_grant = 1'd0;
wire    [1:0] builder_roundrobin5_request;
wire          builder_roundrobin6_ce;
reg           builder_roundrobin6_grant = 1'd0;
wire    [1:0] builder_roundrobin6_request;
wire          builder_roundrobin7_ce;
reg           builder_roundrobin7_grant = 1'd0;
wire    [1:0] builder_roundrobin7_request;
reg           builder_rs232phyrx_next_state = 1'd0;
reg           builder_rs232phyrx_state = 1'd0;
reg           builder_rs232phytx_next_state = 1'd0;
reg           builder_rs232phytx_state = 1'd0;
reg     [1:0] builder_sdblock2memdma_next_state = 2'd0;
reg     [1:0] builder_sdblock2memdma_state = 2'd0;
reg     [1:0] builder_sdmem2blockdma_next_state = 2'd0;
reg     [1:0] builder_sdmem2blockdma_state = 2'd0;
reg     [2:0] builder_sdphycmdr_next_state = 3'd0;
reg     [2:0] builder_sdphycmdr_state = 3'd0;
reg     [1:0] builder_sdphycmdw_next_state = 2'd0;
reg     [1:0] builder_sdphycmdw_state = 2'd0;
reg     [2:0] builder_sdphydatar_next_state = 3'd0;
reg     [2:0] builder_sdphydatar_state = 3'd0;
reg     [2:0] builder_sdphydataw_next_state = 3'd0;
reg     [2:0] builder_sdphydataw_state = 3'd0;
reg           builder_sdphyinit_next_state = 1'd0;
reg           builder_sdphyinit_state = 1'd0;
reg     [2:0] builder_self0 = 3'd0;
reg    [13:0] builder_self1 = 14'd0;
reg           builder_self10 = 1'd0;
reg           builder_self11 = 1'd0;
reg           builder_self12 = 1'd0;
reg           builder_self13 = 1'd0;
reg     [2:0] builder_self14 = 3'd0;
reg    [13:0] builder_self15 = 14'd0;
reg           builder_self16 = 1'd0;
reg           builder_self17 = 1'd0;
reg           builder_self18 = 1'd0;
reg           builder_self19 = 1'd0;
reg           builder_self2 = 1'd0;
reg           builder_self20 = 1'd0;
reg     [2:0] builder_self21 = 3'd0;
reg    [13:0] builder_self22 = 14'd0;
reg           builder_self23 = 1'd0;
reg           builder_self24 = 1'd0;
reg           builder_self25 = 1'd0;
reg           builder_self26 = 1'd0;
reg           builder_self27 = 1'd0;
reg           builder_self3 = 1'd0;
reg           builder_self4 = 1'd0;
reg           builder_self5 = 1'd0;
reg           builder_self6 = 1'd0;
reg     [2:0] builder_self7 = 3'd0;
reg    [13:0] builder_self8 = 14'd0;
reg           builder_self9 = 1'd0;
reg           builder_shared_ack = 1'd0;
wire   [31:0] builder_shared_adr;
wire    [1:0] builder_shared_bte;
wire    [2:0] builder_shared_cti;
wire          builder_shared_cyc;
reg    [31:0] builder_shared_dat_r = 32'd0;
wire   [31:0] builder_shared_dat_w;
wire          builder_shared_err;
wire    [3:0] builder_shared_sel;
wire          builder_shared_stb;
wire          builder_shared_we;
reg     [3:0] builder_slave_sel = 4'd0;
reg     [3:0] builder_slave_sel_r = 4'd0;
reg           builder_t_self0 = 1'd0;
reg           builder_t_self1 = 1'd0;
reg           builder_t_self2 = 1'd0;
reg           builder_t_self3 = 1'd0;
reg           builder_t_self4 = 1'd0;
reg           builder_t_self5 = 1'd0;
wire          builder_wait;
reg     [1:0] builder_wishbone2csr_next_state = 2'd0;
reg     [1:0] builder_wishbone2csr_state = 2'd0;
reg           card_detect_clear = 1'd0;
reg           card_detect_d = 1'd0;
reg           card_detect_irq = 1'd0;
reg           card_detect_pending = 1'd0;
reg           card_detect_re = 1'd0;
wire          card_detect_status0;
wire          card_detect_status1;
wire          card_detect_trigger;
wire          card_detect_we;
wire          clk_i;
reg           clk_i_d = 1'd0;
wire          clocker_ce;
reg           clocker_ce_delayed = 1'd0;
reg           clocker_ce_latched = 1'd0;
wire          clocker_clk0;
reg           clocker_clk1 = 1'd0;
reg           clocker_clk_d = 1'd0;
wire          clocker_clk_en;
reg     [9:0] clocker_count = 10'd0;
reg           clocker_re = 1'd0;
wire          clocker_stop;
reg     [8:0] clocker_storage = 9'd256;
reg           cmd_done_clear = 1'd0;
wire          cmd_done_pending;
wire          cmd_done_status;
wire          cmd_done_trigger;
reg           cmdr_busy = 1'd0;
reg           cmdr_busy_sdphycmdr_next_value2 = 1'd0;
reg           cmdr_busy_sdphycmdr_next_value_ce2 = 1'd0;
wire          cmdr_cmdr_buf_pipe_valid_sink_first;
wire          cmdr_cmdr_buf_pipe_valid_sink_last;
wire    [7:0] cmdr_cmdr_buf_pipe_valid_sink_payload_data;
wire          cmdr_cmdr_buf_pipe_valid_sink_ready;
wire          cmdr_cmdr_buf_pipe_valid_sink_valid;
reg           cmdr_cmdr_buf_pipe_valid_source_first = 1'd0;
reg           cmdr_cmdr_buf_pipe_valid_source_last = 1'd0;
reg     [7:0] cmdr_cmdr_buf_pipe_valid_source_payload_data = 8'd0;
wire          cmdr_cmdr_buf_pipe_valid_source_ready;
reg           cmdr_cmdr_buf_pipe_valid_source_valid = 1'd0;
wire          cmdr_cmdr_buf_sink_sink_first;
wire          cmdr_cmdr_buf_sink_sink_last;
wire    [7:0] cmdr_cmdr_buf_sink_sink_payload_data;
wire          cmdr_cmdr_buf_sink_sink_ready;
wire          cmdr_cmdr_buf_sink_sink_valid;
wire          cmdr_cmdr_buf_source_source_first;
wire          cmdr_cmdr_buf_source_source_last;
wire    [7:0] cmdr_cmdr_buf_source_source_payload_data;
wire          cmdr_cmdr_buf_source_source_ready;
wire          cmdr_cmdr_buf_source_source_valid;
reg     [2:0] cmdr_cmdr_converter_converter_demux = 3'd0;
wire          cmdr_cmdr_converter_converter_load_part;
reg           cmdr_cmdr_converter_converter_sink_first = 1'd0;
reg           cmdr_cmdr_converter_converter_sink_last = 1'd0;
wire          cmdr_cmdr_converter_converter_sink_payload_data;
wire          cmdr_cmdr_converter_converter_sink_ready;
wire          cmdr_cmdr_converter_converter_sink_valid;
reg           cmdr_cmdr_converter_converter_source_first = 1'd0;
reg           cmdr_cmdr_converter_converter_source_last = 1'd0;
reg     [7:0] cmdr_cmdr_converter_converter_source_payload_data = 8'd0;
reg     [3:0] cmdr_cmdr_converter_converter_source_payload_valid_token_count = 4'd0;
wire          cmdr_cmdr_converter_converter_source_ready;
wire          cmdr_cmdr_converter_converter_source_valid;
reg           cmdr_cmdr_converter_converter_strobe_all = 1'd0;
wire          cmdr_cmdr_converter_source_source_first;
wire          cmdr_cmdr_converter_source_source_last;
wire    [7:0] cmdr_cmdr_converter_source_source_payload_data;
wire          cmdr_cmdr_converter_source_source_ready;
wire          cmdr_cmdr_converter_source_source_valid;
wire          cmdr_cmdr_pads_in_first;
wire          cmdr_cmdr_pads_in_last;
wire          cmdr_cmdr_pads_in_payload_clk;
wire          cmdr_cmdr_pads_in_payload_cmd_i;
wire          cmdr_cmdr_pads_in_payload_cmd_o;
wire          cmdr_cmdr_pads_in_payload_cmd_oe;
wire    [3:0] cmdr_cmdr_pads_in_payload_data_i;
wire          cmdr_cmdr_pads_in_payload_data_i_ce;
wire    [3:0] cmdr_cmdr_pads_in_payload_data_o;
wire          cmdr_cmdr_pads_in_payload_data_oe;
reg           cmdr_cmdr_pads_in_ready = 1'd0;
wire          cmdr_cmdr_pads_in_valid;
reg           cmdr_cmdr_reset = 1'd0;
reg           cmdr_cmdr_reset_sdphycmdr_next_value3 = 1'd0;
reg           cmdr_cmdr_reset_sdphycmdr_next_value_ce3 = 1'd0;
reg           cmdr_cmdr_run = 1'd0;
wire          cmdr_cmdr_source_first;
wire          cmdr_cmdr_source_last;
wire    [7:0] cmdr_cmdr_source_payload_data;
reg           cmdr_cmdr_source_ready = 1'd0;
wire          cmdr_cmdr_source_valid;
wire          cmdr_cmdr_start;
reg     [7:0] cmdr_count = 8'd0;
reg     [7:0] cmdr_count_sdphycmdr_next_value1 = 8'd0;
reg           cmdr_count_sdphycmdr_next_value_ce1 = 1'd0;
reg           cmdr_pads_in_pads_in_first = 1'd0;
reg           cmdr_pads_in_pads_in_last = 1'd0;
reg           cmdr_pads_in_pads_in_payload_clk = 1'd0;
wire          cmdr_pads_in_pads_in_payload_cmd_i;
reg           cmdr_pads_in_pads_in_payload_cmd_o = 1'd0;
reg           cmdr_pads_in_pads_in_payload_cmd_oe = 1'd0;
wire    [3:0] cmdr_pads_in_pads_in_payload_data_i;
reg           cmdr_pads_in_pads_in_payload_data_i_ce = 1'd0;
reg     [3:0] cmdr_pads_in_pads_in_payload_data_o = 4'd0;
reg           cmdr_pads_in_pads_in_payload_data_oe = 1'd0;
wire          cmdr_pads_in_pads_in_ready;
wire          cmdr_pads_in_pads_in_valid;
reg           cmdr_pads_out_payload_clk = 1'd0;
reg           cmdr_pads_out_payload_cmd_o = 1'd0;
reg           cmdr_pads_out_payload_cmd_oe = 1'd0;
reg     [3:0] cmdr_pads_out_payload_data_o = 4'd0;
reg           cmdr_pads_out_payload_data_oe = 1'd0;
wire          cmdr_pads_out_ready;
reg     [1:0] cmdr_sink_payload_cmd_type = 2'd0;
reg     [1:0] cmdr_sink_payload_data_type = 2'd0;
reg     [7:0] cmdr_sink_payload_length = 8'd0;
reg           cmdr_sink_ready = 1'd0;
reg           cmdr_sink_valid = 1'd0;
reg           cmdr_source_source_last = 1'd0;
reg     [7:0] cmdr_source_source_payload_data = 8'd0;
reg     [2:0] cmdr_source_source_payload_status = 3'd0;
reg           cmdr_source_source_ready = 1'd0;
reg           cmdr_source_source_valid = 1'd0;
reg    [31:0] cmdr_timeout = 32'd100000000;
reg    [31:0] cmdr_timeout_sdphycmdr_next_value0 = 32'd0;
reg           cmdr_timeout_sdphycmdr_next_value_ce0 = 1'd0;
reg     [7:0] cmdw_count = 8'd0;
reg     [7:0] cmdw_count_sdphycmdw_next_value = 8'd0;
reg           cmdw_count_sdphycmdw_next_value_ce = 1'd0;
reg           cmdw_done = 1'd0;
wire          cmdw_pads_in_payload_cmd_i;
wire    [3:0] cmdw_pads_in_payload_data_i;
wire          cmdw_pads_in_valid;
reg           cmdw_pads_out_payload_clk = 1'd0;
reg           cmdw_pads_out_payload_cmd_o = 1'd0;
reg           cmdw_pads_out_payload_cmd_oe = 1'd0;
reg     [3:0] cmdw_pads_out_payload_data_o = 4'd0;
reg           cmdw_pads_out_payload_data_oe = 1'd0;
wire          cmdw_pads_out_ready;
reg           cmdw_sink_last = 1'd0;
reg     [1:0] cmdw_sink_payload_cmd_type = 2'd0;
reg     [7:0] cmdw_sink_payload_data = 8'd0;
reg           cmdw_sink_ready = 1'd0;
reg           cmdw_sink_valid = 1'd0;
reg     [9:0] datar_count = 10'd0;
reg     [9:0] datar_count_sdphydatar_next_value0 = 10'd0;
reg           datar_count_sdphydatar_next_value_ce0 = 1'd0;
wire          datar_datar_buf_pipe_valid_sink_first;
wire          datar_datar_buf_pipe_valid_sink_last;
wire    [7:0] datar_datar_buf_pipe_valid_sink_payload_data;
wire          datar_datar_buf_pipe_valid_sink_ready;
wire          datar_datar_buf_pipe_valid_sink_valid;
reg           datar_datar_buf_pipe_valid_source_first = 1'd0;
reg           datar_datar_buf_pipe_valid_source_last = 1'd0;
reg     [7:0] datar_datar_buf_pipe_valid_source_payload_data = 8'd0;
wire          datar_datar_buf_pipe_valid_source_ready;
reg           datar_datar_buf_pipe_valid_source_valid = 1'd0;
wire          datar_datar_buf_sink_sink_first;
wire          datar_datar_buf_sink_sink_last;
wire    [7:0] datar_datar_buf_sink_sink_payload_data;
wire          datar_datar_buf_sink_sink_ready;
wire          datar_datar_buf_sink_sink_valid;
wire          datar_datar_buf_source_source_first;
wire          datar_datar_buf_source_source_last;
wire    [7:0] datar_datar_buf_source_source_payload_data;
wire          datar_datar_buf_source_source_ready;
wire          datar_datar_buf_source_source_valid;
reg           datar_datar_converter_converter_demux = 1'd0;
wire          datar_datar_converter_converter_load_part;
reg           datar_datar_converter_converter_sink_first = 1'd0;
reg           datar_datar_converter_converter_sink_last = 1'd0;
wire    [3:0] datar_datar_converter_converter_sink_payload_data;
wire          datar_datar_converter_converter_sink_ready;
wire          datar_datar_converter_converter_sink_valid;
reg           datar_datar_converter_converter_source_first = 1'd0;
reg           datar_datar_converter_converter_source_last = 1'd0;
reg     [7:0] datar_datar_converter_converter_source_payload_data = 8'd0;
reg     [1:0] datar_datar_converter_converter_source_payload_valid_token_count = 2'd0;
wire          datar_datar_converter_converter_source_ready;
wire          datar_datar_converter_converter_source_valid;
reg           datar_datar_converter_converter_strobe_all = 1'd0;
wire          datar_datar_converter_source_source_first;
wire          datar_datar_converter_source_source_last;
wire    [7:0] datar_datar_converter_source_source_payload_data;
wire          datar_datar_converter_source_source_ready;
wire          datar_datar_converter_source_source_valid;
wire          datar_datar_pads_in_first;
wire          datar_datar_pads_in_last;
wire          datar_datar_pads_in_payload_clk;
wire          datar_datar_pads_in_payload_cmd_i;
wire          datar_datar_pads_in_payload_cmd_o;
wire          datar_datar_pads_in_payload_cmd_oe;
wire    [3:0] datar_datar_pads_in_payload_data_i;
wire          datar_datar_pads_in_payload_data_i_ce;
wire    [3:0] datar_datar_pads_in_payload_data_o;
wire          datar_datar_pads_in_payload_data_oe;
reg           datar_datar_pads_in_ready = 1'd0;
wire          datar_datar_pads_in_valid;
reg           datar_datar_reset = 1'd0;
reg           datar_datar_reset_sdphydatar_next_value2 = 1'd0;
reg           datar_datar_reset_sdphydatar_next_value_ce2 = 1'd0;
reg           datar_datar_run = 1'd0;
wire          datar_datar_source_first;
wire          datar_datar_source_last;
wire    [7:0] datar_datar_source_payload_data;
reg           datar_datar_source_ready = 1'd0;
wire          datar_datar_source_valid;
wire          datar_datar_start;
reg           datar_pads_in_pads_in_first = 1'd0;
reg           datar_pads_in_pads_in_last = 1'd0;
reg           datar_pads_in_pads_in_payload_clk = 1'd0;
wire          datar_pads_in_pads_in_payload_cmd_i;
reg           datar_pads_in_pads_in_payload_cmd_o = 1'd0;
reg           datar_pads_in_pads_in_payload_cmd_oe = 1'd0;
wire    [3:0] datar_pads_in_pads_in_payload_data_i;
reg           datar_pads_in_pads_in_payload_data_i_ce = 1'd0;
reg     [3:0] datar_pads_in_pads_in_payload_data_o = 4'd0;
reg           datar_pads_in_pads_in_payload_data_oe = 1'd0;
wire          datar_pads_in_pads_in_ready;
wire          datar_pads_in_pads_in_valid;
reg           datar_pads_out_payload_clk = 1'd0;
reg           datar_pads_out_payload_cmd_o = 1'd0;
reg           datar_pads_out_payload_cmd_oe = 1'd0;
reg     [3:0] datar_pads_out_payload_data_o = 4'd0;
reg           datar_pads_out_payload_data_oe = 1'd0;
wire          datar_pads_out_ready;
reg           datar_sink_last = 1'd0;
reg     [9:0] datar_sink_payload_block_length = 10'd0;
reg           datar_sink_ready = 1'd0;
reg           datar_sink_valid = 1'd0;
reg           datar_source_source_first = 1'd0;
reg           datar_source_source_last = 1'd0;
reg     [7:0] datar_source_source_payload_data = 8'd0;
reg     [2:0] datar_source_source_payload_status = 3'd0;
reg           datar_source_source_ready = 1'd0;
reg           datar_source_source_valid = 1'd0;
reg           datar_stop = 1'd0;
reg    [31:0] datar_timeout = 32'd100000000;
reg    [31:0] datar_timeout_sdphydatar_next_value1 = 32'd0;
reg           datar_timeout_sdphydatar_next_value_ce1 = 1'd0;
wire          dataw_accepted0;
reg           dataw_accepted1 = 1'd0;
reg           dataw_accepted1_sdphydataw_next_value0 = 1'd0;
reg           dataw_accepted1_sdphydataw_next_value_ce0 = 1'd0;
reg     [7:0] dataw_count = 8'd0;
reg     [7:0] dataw_count_sdphydataw_next_value3 = 8'd0;
reg           dataw_count_sdphydataw_next_value_ce3 = 1'd0;
wire          dataw_crc_buf_pipe_valid_sink_first;
wire          dataw_crc_buf_pipe_valid_sink_last;
wire    [7:0] dataw_crc_buf_pipe_valid_sink_payload_data;
wire          dataw_crc_buf_pipe_valid_sink_ready;
wire          dataw_crc_buf_pipe_valid_sink_valid;
reg           dataw_crc_buf_pipe_valid_source_first = 1'd0;
reg           dataw_crc_buf_pipe_valid_source_last = 1'd0;
reg     [7:0] dataw_crc_buf_pipe_valid_source_payload_data = 8'd0;
wire          dataw_crc_buf_pipe_valid_source_ready;
reg           dataw_crc_buf_pipe_valid_source_valid = 1'd0;
wire          dataw_crc_buf_sink_sink_first;
wire          dataw_crc_buf_sink_sink_last;
wire    [7:0] dataw_crc_buf_sink_sink_payload_data;
wire          dataw_crc_buf_sink_sink_ready;
wire          dataw_crc_buf_sink_sink_valid;
wire          dataw_crc_buf_source_source_first;
wire          dataw_crc_buf_source_source_last;
wire    [7:0] dataw_crc_buf_source_source_payload_data;
wire          dataw_crc_buf_source_source_ready;
wire          dataw_crc_buf_source_source_valid;
reg     [2:0] dataw_crc_converter_converter_demux = 3'd0;
wire          dataw_crc_converter_converter_load_part;
reg           dataw_crc_converter_converter_sink_first = 1'd0;
reg           dataw_crc_converter_converter_sink_last = 1'd0;
wire          dataw_crc_converter_converter_sink_payload_data;
wire          dataw_crc_converter_converter_sink_ready;
wire          dataw_crc_converter_converter_sink_valid;
reg           dataw_crc_converter_converter_source_first = 1'd0;
reg           dataw_crc_converter_converter_source_last = 1'd0;
reg     [7:0] dataw_crc_converter_converter_source_payload_data = 8'd0;
reg     [3:0] dataw_crc_converter_converter_source_payload_valid_token_count = 4'd0;
wire          dataw_crc_converter_converter_source_ready;
wire          dataw_crc_converter_converter_source_valid;
reg           dataw_crc_converter_converter_strobe_all = 1'd0;
wire          dataw_crc_converter_source_source_first;
wire          dataw_crc_converter_source_source_last;
wire    [7:0] dataw_crc_converter_source_source_payload_data;
wire          dataw_crc_converter_source_source_ready;
wire          dataw_crc_converter_source_source_valid;
wire          dataw_crc_error0;
reg           dataw_crc_error1 = 1'd0;
reg           dataw_crc_error1_sdphydataw_next_value1 = 1'd0;
reg           dataw_crc_error1_sdphydataw_next_value_ce1 = 1'd0;
wire          dataw_crc_pads_in_first;
wire          dataw_crc_pads_in_last;
wire          dataw_crc_pads_in_payload_clk;
wire          dataw_crc_pads_in_payload_cmd_i;
wire          dataw_crc_pads_in_payload_cmd_o;
wire          dataw_crc_pads_in_payload_cmd_oe;
wire    [3:0] dataw_crc_pads_in_payload_data_i;
wire          dataw_crc_pads_in_payload_data_i_ce;
wire    [3:0] dataw_crc_pads_in_payload_data_o;
wire          dataw_crc_pads_in_payload_data_oe;
wire          dataw_crc_pads_in_ready;
wire          dataw_crc_pads_in_valid;
reg           dataw_crc_reset = 1'd0;
reg           dataw_crc_run = 1'd0;
wire          dataw_crc_source_first;
wire          dataw_crc_source_last;
wire    [7:0] dataw_crc_source_payload_data;
reg           dataw_crc_source_ready = 1'd0;
wire          dataw_crc_source_valid;
wire          dataw_crc_start;
reg           dataw_pads_in_pads_in_first = 1'd0;
reg           dataw_pads_in_pads_in_last = 1'd0;
reg           dataw_pads_in_pads_in_payload_clk = 1'd0;
wire          dataw_pads_in_pads_in_payload_cmd_i;
reg           dataw_pads_in_pads_in_payload_cmd_o = 1'd0;
reg           dataw_pads_in_pads_in_payload_cmd_oe = 1'd0;
wire    [3:0] dataw_pads_in_pads_in_payload_data_i;
reg           dataw_pads_in_pads_in_payload_data_i_ce = 1'd0;
reg     [3:0] dataw_pads_in_pads_in_payload_data_o = 4'd0;
reg           dataw_pads_in_pads_in_payload_data_oe = 1'd0;
reg           dataw_pads_in_pads_in_ready = 1'd0;
wire          dataw_pads_in_pads_in_valid;
reg           dataw_pads_out_payload_clk = 1'd0;
reg           dataw_pads_out_payload_cmd_o = 1'd0;
reg           dataw_pads_out_payload_cmd_oe = 1'd0;
reg     [3:0] dataw_pads_out_payload_data_o = 4'd0;
reg           dataw_pads_out_payload_data_oe = 1'd0;
wire          dataw_pads_out_ready;
reg           dataw_re = 1'd0;
reg           dataw_sink_first = 1'd0;
reg           dataw_sink_last = 1'd0;
reg     [7:0] dataw_sink_payload_data = 8'd0;
reg           dataw_sink_ready = 1'd0;
reg           dataw_sink_valid = 1'd0;
reg     [2:0] dataw_status = 3'd0;
reg           dataw_stop = 1'd0;
wire          dataw_we;
wire          dataw_write_error0;
reg           dataw_write_error1 = 1'd0;
reg           dataw_write_error1_sdphydataw_next_value2 = 1'd0;
reg           dataw_write_error1_sdphydataw_next_value_ce2 = 1'd0;
wire          dvi_clk;
wire          dvi_rst;
wire          eventmanager_block2mem_dma0;
wire          eventmanager_block2mem_dma1;
wire          eventmanager_block2mem_dma2;
wire          eventmanager_card_detect0;
wire          eventmanager_card_detect1;
wire          eventmanager_card_detect2;
wire          eventmanager_cmd_done0;
wire          eventmanager_cmd_done1;
wire          eventmanager_cmd_done2;
reg           eventmanager_enable_re = 1'd0;
reg     [3:0] eventmanager_enable_storage = 4'd0;
wire          eventmanager_mem2block_dma0;
wire          eventmanager_mem2block_dma1;
wire          eventmanager_mem2block_dma2;
reg     [3:0] eventmanager_pending_r = 4'd0;
reg           eventmanager_pending_re = 1'd0;
reg     [3:0] eventmanager_pending_status = 4'd0;
wire          eventmanager_pending_we;
reg           eventmanager_status_re = 1'd0;
reg     [3:0] eventmanager_status_status = 4'd0;
wire          eventmanager_status_we;
wire          idelay_clk;
wire          idelay_rst;
reg     [7:0] init_count = 8'd0;
reg     [7:0] init_count_sdphyinit_next_value = 8'd0;
reg           init_count_sdphyinit_next_value_ce = 1'd0;
wire          init_initialize_r;
reg           init_initialize_re = 1'd0;
reg           init_initialize_w = 1'd0;
reg           init_initialize_we = 1'd0;
wire          init_pads_in_payload_cmd_i;
wire    [3:0] init_pads_in_payload_data_i;
wire          init_pads_in_valid;
reg           init_pads_out_payload_clk = 1'd0;
reg           init_pads_out_payload_cmd_o = 1'd0;
reg           init_pads_out_payload_cmd_oe = 1'd0;
reg     [3:0] init_pads_out_payload_data_o = 4'd0;
reg           init_pads_out_payload_data_oe = 1'd0;
wire          init_pads_out_ready;
wire          interface0_bus_ack;
wire   [31:0] interface0_bus_adr;
reg     [1:0] interface0_bus_bte = 2'd0;
reg     [2:0] interface0_bus_cti = 3'd0;
wire          interface0_bus_cyc;
wire   [31:0] interface0_bus_dat_r;
wire   [31:0] interface0_bus_dat_w;
wire          interface0_bus_err;
wire    [3:0] interface0_bus_sel;
wire          interface0_bus_stb;
wire          interface0_bus_we;
wire          interface1_bus_ack;
wire   [31:0] interface1_bus_adr;
reg     [1:0] interface1_bus_bte = 2'd0;
reg     [2:0] interface1_bus_cti = 3'd0;
wire          interface1_bus_cyc;
wire   [31:0] interface1_bus_dat_r;
reg    [31:0] interface1_bus_dat_w = 32'd0;
wire          interface1_bus_err;
wire    [3:0] interface1_bus_sel;
wire          interface1_bus_stb;
wire          interface1_bus_we;
wire          main_a7ddrphy0;
wire          main_a7ddrphy1;
reg     [7:0] main_a7ddrphy_bitslip00 = 8'd0;
reg     [7:0] main_a7ddrphy_bitslip01 = 8'd0;
reg     [7:0] main_a7ddrphy_bitslip02 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip03;
reg     [7:0] main_a7ddrphy_bitslip04 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip0_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip0_r1 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip0_r2 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip0_r3 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip0_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip0_value1 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip0_value2 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip0_value3 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip10 = 8'd0;
reg     [7:0] main_a7ddrphy_bitslip100 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip101;
reg     [7:0] main_a7ddrphy_bitslip102 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip10_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip10_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip10_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip10_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip11 = 8'd0;
reg     [7:0] main_a7ddrphy_bitslip110 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip111;
reg     [7:0] main_a7ddrphy_bitslip112 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip11_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip11_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip11_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip11_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip12 = 8'd0;
reg     [7:0] main_a7ddrphy_bitslip120 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip121;
reg     [7:0] main_a7ddrphy_bitslip122 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip12_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip12_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip12_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip12_value1 = 3'd7;
wire    [7:0] main_a7ddrphy_bitslip13;
reg     [7:0] main_a7ddrphy_bitslip130 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip131;
reg     [7:0] main_a7ddrphy_bitslip132 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip13_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip13_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip13_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip13_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip14 = 8'd0;
reg     [7:0] main_a7ddrphy_bitslip140 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip141;
reg     [7:0] main_a7ddrphy_bitslip142 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip14_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip14_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip14_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip14_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip150 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip151;
reg     [7:0] main_a7ddrphy_bitslip152 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip15_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip15_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip15_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip15_value1 = 3'd7;
reg    [15:0] main_a7ddrphy_bitslip1_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip1_r1 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip1_r2 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip1_r3 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip1_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip1_value1 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip1_value2 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip1_value3 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip20 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip21;
reg     [7:0] main_a7ddrphy_bitslip22 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip2_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip2_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip2_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip2_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip30 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip31;
reg     [7:0] main_a7ddrphy_bitslip32 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip3_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip3_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip3_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip3_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip40 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip41;
reg     [7:0] main_a7ddrphy_bitslip42 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip4_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip4_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip4_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip4_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip50 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip51;
reg     [7:0] main_a7ddrphy_bitslip52 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip5_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip5_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip5_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip5_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip60 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip61;
reg     [7:0] main_a7ddrphy_bitslip62 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip6_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip6_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip6_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip6_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip70 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip71;
reg     [7:0] main_a7ddrphy_bitslip72 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip7_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip7_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip7_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip7_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip80 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip81;
reg     [7:0] main_a7ddrphy_bitslip82 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip8_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip8_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip8_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip8_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip90 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip91;
reg     [7:0] main_a7ddrphy_bitslip92 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip9_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip9_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip9_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip9_value1 = 3'd7;
wire          main_a7ddrphy_dfi_p0_act_n;
wire   [13:0] main_a7ddrphy_dfi_p0_address;
wire    [2:0] main_a7ddrphy_dfi_p0_bank;
wire          main_a7ddrphy_dfi_p0_cas_n;
wire          main_a7ddrphy_dfi_p0_cke;
wire          main_a7ddrphy_dfi_p0_cs_n;
wire          main_a7ddrphy_dfi_p0_odt;
wire          main_a7ddrphy_dfi_p0_ras_n;
reg    [31:0] main_a7ddrphy_dfi_p0_rddata = 32'd0;
wire          main_a7ddrphy_dfi_p0_rddata_en;
wire          main_a7ddrphy_dfi_p0_rddata_valid;
wire          main_a7ddrphy_dfi_p0_reset_n;
wire          main_a7ddrphy_dfi_p0_we_n;
wire   [31:0] main_a7ddrphy_dfi_p0_wrdata;
wire          main_a7ddrphy_dfi_p0_wrdata_en;
wire    [3:0] main_a7ddrphy_dfi_p0_wrdata_mask;
wire          main_a7ddrphy_dfi_p1_act_n;
wire   [13:0] main_a7ddrphy_dfi_p1_address;
wire    [2:0] main_a7ddrphy_dfi_p1_bank;
wire          main_a7ddrphy_dfi_p1_cas_n;
wire          main_a7ddrphy_dfi_p1_cke;
wire          main_a7ddrphy_dfi_p1_cs_n;
wire          main_a7ddrphy_dfi_p1_odt;
wire          main_a7ddrphy_dfi_p1_ras_n;
reg    [31:0] main_a7ddrphy_dfi_p1_rddata = 32'd0;
wire          main_a7ddrphy_dfi_p1_rddata_en;
wire          main_a7ddrphy_dfi_p1_rddata_valid;
wire          main_a7ddrphy_dfi_p1_reset_n;
wire          main_a7ddrphy_dfi_p1_we_n;
wire   [31:0] main_a7ddrphy_dfi_p1_wrdata;
wire          main_a7ddrphy_dfi_p1_wrdata_en;
wire    [3:0] main_a7ddrphy_dfi_p1_wrdata_mask;
wire          main_a7ddrphy_dfi_p2_act_n;
wire   [13:0] main_a7ddrphy_dfi_p2_address;
wire    [2:0] main_a7ddrphy_dfi_p2_bank;
wire          main_a7ddrphy_dfi_p2_cas_n;
wire          main_a7ddrphy_dfi_p2_cke;
wire          main_a7ddrphy_dfi_p2_cs_n;
wire          main_a7ddrphy_dfi_p2_odt;
wire          main_a7ddrphy_dfi_p2_ras_n;
reg    [31:0] main_a7ddrphy_dfi_p2_rddata = 32'd0;
wire          main_a7ddrphy_dfi_p2_rddata_en;
wire          main_a7ddrphy_dfi_p2_rddata_valid;
wire          main_a7ddrphy_dfi_p2_reset_n;
wire          main_a7ddrphy_dfi_p2_we_n;
wire   [31:0] main_a7ddrphy_dfi_p2_wrdata;
wire          main_a7ddrphy_dfi_p2_wrdata_en;
wire    [3:0] main_a7ddrphy_dfi_p2_wrdata_mask;
wire          main_a7ddrphy_dfi_p3_act_n;
wire   [13:0] main_a7ddrphy_dfi_p3_address;
wire    [2:0] main_a7ddrphy_dfi_p3_bank;
wire          main_a7ddrphy_dfi_p3_cas_n;
wire          main_a7ddrphy_dfi_p3_cke;
wire          main_a7ddrphy_dfi_p3_cs_n;
wire          main_a7ddrphy_dfi_p3_odt;
wire          main_a7ddrphy_dfi_p3_ras_n;
reg    [31:0] main_a7ddrphy_dfi_p3_rddata = 32'd0;
wire          main_a7ddrphy_dfi_p3_rddata_en;
wire          main_a7ddrphy_dfi_p3_rddata_valid;
wire          main_a7ddrphy_dfi_p3_reset_n;
wire          main_a7ddrphy_dfi_p3_we_n;
wire   [31:0] main_a7ddrphy_dfi_p3_wrdata;
wire          main_a7ddrphy_dfi_p3_wrdata_en;
wire    [3:0] main_a7ddrphy_dfi_p3_wrdata_mask;
reg           main_a7ddrphy_dly_sel_re = 1'd0;
reg     [1:0] main_a7ddrphy_dly_sel_storage = 2'd0;
wire          main_a7ddrphy_dq_i_delayed0;
wire          main_a7ddrphy_dq_i_delayed1;
wire          main_a7ddrphy_dq_i_delayed10;
wire          main_a7ddrphy_dq_i_delayed11;
wire          main_a7ddrphy_dq_i_delayed12;
wire          main_a7ddrphy_dq_i_delayed13;
wire          main_a7ddrphy_dq_i_delayed14;
wire          main_a7ddrphy_dq_i_delayed15;
wire          main_a7ddrphy_dq_i_delayed2;
wire          main_a7ddrphy_dq_i_delayed3;
wire          main_a7ddrphy_dq_i_delayed4;
wire          main_a7ddrphy_dq_i_delayed5;
wire          main_a7ddrphy_dq_i_delayed6;
wire          main_a7ddrphy_dq_i_delayed7;
wire          main_a7ddrphy_dq_i_delayed8;
wire          main_a7ddrphy_dq_i_delayed9;
wire          main_a7ddrphy_dq_i_nodelay0;
wire          main_a7ddrphy_dq_i_nodelay1;
wire          main_a7ddrphy_dq_i_nodelay10;
wire          main_a7ddrphy_dq_i_nodelay11;
wire          main_a7ddrphy_dq_i_nodelay12;
wire          main_a7ddrphy_dq_i_nodelay13;
wire          main_a7ddrphy_dq_i_nodelay14;
wire          main_a7ddrphy_dq_i_nodelay15;
wire          main_a7ddrphy_dq_i_nodelay2;
wire          main_a7ddrphy_dq_i_nodelay3;
wire          main_a7ddrphy_dq_i_nodelay4;
wire          main_a7ddrphy_dq_i_nodelay5;
wire          main_a7ddrphy_dq_i_nodelay6;
wire          main_a7ddrphy_dq_i_nodelay7;
wire          main_a7ddrphy_dq_i_nodelay8;
wire          main_a7ddrphy_dq_i_nodelay9;
wire          main_a7ddrphy_dq_o_nodelay0;
wire          main_a7ddrphy_dq_o_nodelay1;
wire          main_a7ddrphy_dq_o_nodelay10;
wire          main_a7ddrphy_dq_o_nodelay11;
wire          main_a7ddrphy_dq_o_nodelay12;
wire          main_a7ddrphy_dq_o_nodelay13;
wire          main_a7ddrphy_dq_o_nodelay14;
wire          main_a7ddrphy_dq_o_nodelay15;
wire          main_a7ddrphy_dq_o_nodelay2;
wire          main_a7ddrphy_dq_o_nodelay3;
wire          main_a7ddrphy_dq_o_nodelay4;
wire          main_a7ddrphy_dq_o_nodelay5;
wire          main_a7ddrphy_dq_o_nodelay6;
wire          main_a7ddrphy_dq_o_nodelay7;
wire          main_a7ddrphy_dq_o_nodelay8;
wire          main_a7ddrphy_dq_o_nodelay9;
wire          main_a7ddrphy_dq_oe;
wire          main_a7ddrphy_dq_oe_delay_tappeddelayline;
reg           main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline0 = 1'd0;
reg           main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1 = 1'd0;
wire          main_a7ddrphy_dq_t0;
wire          main_a7ddrphy_dq_t1;
wire          main_a7ddrphy_dq_t10;
wire          main_a7ddrphy_dq_t11;
wire          main_a7ddrphy_dq_t12;
wire          main_a7ddrphy_dq_t13;
wire          main_a7ddrphy_dq_t14;
wire          main_a7ddrphy_dq_t15;
wire          main_a7ddrphy_dq_t2;
wire          main_a7ddrphy_dq_t3;
wire          main_a7ddrphy_dq_t4;
wire          main_a7ddrphy_dq_t5;
wire          main_a7ddrphy_dq_t6;
wire          main_a7ddrphy_dq_t7;
wire          main_a7ddrphy_dq_t8;
wire          main_a7ddrphy_dq_t9;
wire          main_a7ddrphy_dqs_o_no_delay0;
wire          main_a7ddrphy_dqs_o_no_delay1;
reg           main_a7ddrphy_dqs_oe = 1'd0;
wire          main_a7ddrphy_dqs_oe_delay_tappeddelayline;
reg           main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline0 = 1'd0;
reg           main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1 = 1'd0;
wire          main_a7ddrphy_dqs_postamble;
wire          main_a7ddrphy_dqs_preamble;
wire          main_a7ddrphy_dqs_t0;
wire          main_a7ddrphy_dqs_t1;
reg           main_a7ddrphy_dqspattern0 = 1'd0;
reg           main_a7ddrphy_dqspattern1 = 1'd0;
reg     [7:0] main_a7ddrphy_dqspattern_o0 = 8'd0;
reg     [7:0] main_a7ddrphy_dqspattern_o1 = 8'd0;
reg           main_a7ddrphy_half_sys8x_taps_re = 1'd0;
reg     [4:0] main_a7ddrphy_half_sys8x_taps_storage = 5'd8;
wire    [2:0] main_a7ddrphy_pads_ba;
reg           main_a7ddrphy_rddata_en_tappeddelayline0 = 1'd0;
reg           main_a7ddrphy_rddata_en_tappeddelayline1 = 1'd0;
reg           main_a7ddrphy_rddata_en_tappeddelayline2 = 1'd0;
reg           main_a7ddrphy_rddata_en_tappeddelayline3 = 1'd0;
reg           main_a7ddrphy_rddata_en_tappeddelayline4 = 1'd0;
reg           main_a7ddrphy_rddata_en_tappeddelayline5 = 1'd0;
reg           main_a7ddrphy_rddata_en_tappeddelayline6 = 1'd0;
reg           main_a7ddrphy_rddata_en_tappeddelayline7 = 1'd0;
wire          main_a7ddrphy_rdly_dq_bitslip_r;
reg           main_a7ddrphy_rdly_dq_bitslip_re = 1'd0;
wire          main_a7ddrphy_rdly_dq_bitslip_rst_r;
reg           main_a7ddrphy_rdly_dq_bitslip_rst_re = 1'd0;
reg           main_a7ddrphy_rdly_dq_bitslip_rst_w = 1'd0;
reg           main_a7ddrphy_rdly_dq_bitslip_rst_we = 1'd0;
reg           main_a7ddrphy_rdly_dq_bitslip_w = 1'd0;
reg           main_a7ddrphy_rdly_dq_bitslip_we = 1'd0;
wire          main_a7ddrphy_rdly_dq_inc_r;
reg           main_a7ddrphy_rdly_dq_inc_re = 1'd0;
reg           main_a7ddrphy_rdly_dq_inc_w = 1'd0;
reg           main_a7ddrphy_rdly_dq_inc_we = 1'd0;
wire          main_a7ddrphy_rdly_dq_rst_r;
reg           main_a7ddrphy_rdly_dq_rst_re = 1'd0;
reg           main_a7ddrphy_rdly_dq_rst_w = 1'd0;
reg           main_a7ddrphy_rdly_dq_rst_we = 1'd0;
reg           main_a7ddrphy_rdphase_re = 1'd0;
reg     [1:0] main_a7ddrphy_rdphase_storage = 2'd2;
reg           main_a7ddrphy_rst_re = 1'd0;
reg           main_a7ddrphy_rst_storage = 1'd0;
wire          main_a7ddrphy_sd_clk_se_nodelay;
wire          main_a7ddrphy_wdly_dq_bitslip_r;
reg           main_a7ddrphy_wdly_dq_bitslip_re = 1'd0;
wire          main_a7ddrphy_wdly_dq_bitslip_rst_r;
reg           main_a7ddrphy_wdly_dq_bitslip_rst_re = 1'd0;
reg           main_a7ddrphy_wdly_dq_bitslip_rst_w = 1'd0;
reg           main_a7ddrphy_wdly_dq_bitslip_rst_we = 1'd0;
reg           main_a7ddrphy_wdly_dq_bitslip_w = 1'd0;
reg           main_a7ddrphy_wdly_dq_bitslip_we = 1'd0;
reg           main_a7ddrphy_wlevel_en_re = 1'd0;
reg           main_a7ddrphy_wlevel_en_storage = 1'd0;
wire          main_a7ddrphy_wlevel_strobe_r;
reg           main_a7ddrphy_wlevel_strobe_re = 1'd0;
reg           main_a7ddrphy_wlevel_strobe_w = 1'd0;
reg           main_a7ddrphy_wlevel_strobe_we = 1'd0;
reg           main_a7ddrphy_wrdata_en_tappeddelayline0 = 1'd0;
reg           main_a7ddrphy_wrdata_en_tappeddelayline1 = 1'd0;
reg           main_a7ddrphy_wrdata_en_tappeddelayline2 = 1'd0;
reg           main_a7ddrphy_wrphase_re = 1'd0;
reg     [1:0] main_a7ddrphy_wrphase_storage = 2'd3;
reg           main_aborted = 1'd0;
reg           main_aborted_litedramwishbone2native_next_value = 1'd0;
reg           main_aborted_litedramwishbone2native_next_value_ce = 1'd0;
reg     [1:0] main_adr_offset_r = 2'd0;
wire   [14:0] main_basesoc_basesoc_adr;
reg           main_basesoc_basesoc_adr_burst = 1'd0;
wire   [31:0] main_basesoc_basesoc_dat_r;
reg           main_basesoc_basesoc_ram_bus_ack = 1'd0;
wire   [29:0] main_basesoc_basesoc_ram_bus_adr;
wire    [1:0] main_basesoc_basesoc_ram_bus_bte;
wire    [2:0] main_basesoc_basesoc_ram_bus_cti;
wire          main_basesoc_basesoc_ram_bus_cyc;
wire   [31:0] main_basesoc_basesoc_ram_bus_dat_r;
wire   [31:0] main_basesoc_basesoc_ram_bus_dat_w;
reg           main_basesoc_basesoc_ram_bus_err = 1'd0;
wire    [3:0] main_basesoc_basesoc_ram_bus_sel;
wire          main_basesoc_basesoc_ram_bus_stb;
wire          main_basesoc_basesoc_ram_bus_we;
wire          main_basesoc_bus_error;
reg    [31:0] main_basesoc_bus_errors = 32'd0;
reg           main_basesoc_bus_errors_re = 1'd0;
wire   [31:0] main_basesoc_bus_errors_status;
wire          main_basesoc_bus_errors_we;
wire          main_basesoc_cpu_rst;
wire          main_basesoc_dbus_ack;
wire   [29:0] main_basesoc_dbus_adr;
wire    [1:0] main_basesoc_dbus_bte;
wire    [2:0] main_basesoc_dbus_cti;
wire          main_basesoc_dbus_cyc;
wire   [31:0] main_basesoc_dbus_dat_r;
wire   [31:0] main_basesoc_dbus_dat_w;
wire          main_basesoc_dbus_err;
wire    [3:0] main_basesoc_dbus_sel;
wire          main_basesoc_dbus_stb;
wire          main_basesoc_dbus_we;
wire          main_basesoc_ibus_ack;
wire   [29:0] main_basesoc_ibus_adr;
wire    [1:0] main_basesoc_ibus_bte;
wire    [2:0] main_basesoc_ibus_cti;
wire          main_basesoc_ibus_cyc;
wire   [31:0] main_basesoc_ibus_dat_r;
wire   [31:0] main_basesoc_ibus_dat_w;
wire          main_basesoc_ibus_err;
wire    [3:0] main_basesoc_ibus_sel;
wire          main_basesoc_ibus_stb;
wire          main_basesoc_ibus_we;
reg    [31:0] main_basesoc_interrupt = 32'd0;
wire   [10:0] main_basesoc_ram_adr;
reg           main_basesoc_ram_adr_burst = 1'd0;
reg           main_basesoc_ram_bus_ram_bus_ack = 1'd0;
wire   [29:0] main_basesoc_ram_bus_ram_bus_adr;
wire    [1:0] main_basesoc_ram_bus_ram_bus_bte;
wire    [2:0] main_basesoc_ram_bus_ram_bus_cti;
wire          main_basesoc_ram_bus_ram_bus_cyc;
wire   [31:0] main_basesoc_ram_bus_ram_bus_dat_r;
wire   [31:0] main_basesoc_ram_bus_ram_bus_dat_w;
reg           main_basesoc_ram_bus_ram_bus_err = 1'd0;
wire    [3:0] main_basesoc_ram_bus_ram_bus_sel;
wire          main_basesoc_ram_bus_ram_bus_stb;
wire          main_basesoc_ram_bus_ram_bus_we;
wire   [31:0] main_basesoc_ram_dat_r;
wire   [31:0] main_basesoc_ram_dat_w;
reg     [3:0] main_basesoc_ram_we = 4'd0;
wire          main_basesoc_reset;
reg           main_basesoc_reset_re = 1'd0;
reg     [1:0] main_basesoc_reset_storage = 2'd0;
reg     [3:0] main_basesoc_rx_count = 4'd0;
reg     [3:0] main_basesoc_rx_count_rs232phyrx_next_value0 = 4'd0;
reg           main_basesoc_rx_count_rs232phyrx_next_value_ce0 = 1'd0;
reg     [7:0] main_basesoc_rx_data = 8'd0;
reg     [7:0] main_basesoc_rx_data_rs232phyrx_next_value1 = 8'd0;
reg           main_basesoc_rx_data_rs232phyrx_next_value_ce1 = 1'd0;
reg           main_basesoc_rx_enable = 1'd0;
reg    [31:0] main_basesoc_rx_phase = 32'd0;
wire          main_basesoc_rx_rx;
reg           main_basesoc_rx_rx_d = 1'd0;
reg           main_basesoc_rx_source_first = 1'd0;
reg           main_basesoc_rx_source_last = 1'd0;
reg     [7:0] main_basesoc_rx_source_payload_data = 8'd0;
wire          main_basesoc_rx_source_ready;
reg           main_basesoc_rx_source_valid = 1'd0;
reg           main_basesoc_rx_tick = 1'd0;
reg           main_basesoc_scratch_re = 1'd0;
reg    [31:0] main_basesoc_scratch_storage = 32'd305419896;
reg           main_basesoc_serial_tx_rs232phytx_next_value1 = 1'd0;
reg           main_basesoc_serial_tx_rs232phytx_next_value_ce1 = 1'd0;
reg           main_basesoc_soc_rst = 1'd0;
reg           main_basesoc_timer_en_re = 1'd0;
reg           main_basesoc_timer_en_storage = 1'd0;
reg           main_basesoc_timer_enable_re = 1'd0;
reg           main_basesoc_timer_enable_storage = 1'd0;
wire          main_basesoc_timer_irq;
reg           main_basesoc_timer_load_re = 1'd0;
reg    [31:0] main_basesoc_timer_load_storage = 32'd0;
reg           main_basesoc_timer_pending_r = 1'd0;
reg           main_basesoc_timer_pending_re = 1'd0;
reg           main_basesoc_timer_pending_status = 1'd0;
wire          main_basesoc_timer_pending_we;
reg           main_basesoc_timer_reload_re = 1'd0;
reg    [31:0] main_basesoc_timer_reload_storage = 32'd0;
reg           main_basesoc_timer_status_re = 1'd0;
reg           main_basesoc_timer_status_status = 1'd0;
wire          main_basesoc_timer_status_we;
reg           main_basesoc_timer_update_value_re = 1'd0;
reg           main_basesoc_timer_update_value_storage = 1'd0;
reg    [31:0] main_basesoc_timer_value = 32'd0;
reg           main_basesoc_timer_value_re = 1'd0;
reg    [31:0] main_basesoc_timer_value_status = 32'd0;
wire          main_basesoc_timer_value_we;
wire          main_basesoc_timer_zero0;
wire          main_basesoc_timer_zero1;
wire          main_basesoc_timer_zero2;
reg           main_basesoc_timer_zero_clear = 1'd0;
reg           main_basesoc_timer_zero_pending = 1'd0;
wire          main_basesoc_timer_zero_status;
wire          main_basesoc_timer_zero_trigger;
reg           main_basesoc_timer_zero_trigger_d = 1'd0;
reg     [3:0] main_basesoc_tx_count = 4'd0;
reg     [3:0] main_basesoc_tx_count_rs232phytx_next_value0 = 4'd0;
reg           main_basesoc_tx_count_rs232phytx_next_value_ce0 = 1'd0;
reg     [7:0] main_basesoc_tx_data = 8'd0;
reg     [7:0] main_basesoc_tx_data_rs232phytx_next_value2 = 8'd0;
reg           main_basesoc_tx_data_rs232phytx_next_value_ce2 = 1'd0;
reg           main_basesoc_tx_enable = 1'd0;
reg    [31:0] main_basesoc_tx_phase = 32'd0;
wire          main_basesoc_tx_sink_first;
wire          main_basesoc_tx_sink_last;
wire    [7:0] main_basesoc_tx_sink_payload_data;
reg           main_basesoc_tx_sink_ready = 1'd0;
wire          main_basesoc_tx_sink_valid;
reg           main_basesoc_tx_tick = 1'd0;
reg           main_basesoc_uart_enable_re = 1'd0;
reg     [1:0] main_basesoc_uart_enable_storage = 2'd0;
wire          main_basesoc_uart_irq;
reg     [1:0] main_basesoc_uart_pending_r = 2'd0;
reg           main_basesoc_uart_pending_re = 1'd0;
reg     [1:0] main_basesoc_uart_pending_status = 2'd0;
wire          main_basesoc_uart_pending_we;
wire          main_basesoc_uart_rx0;
wire          main_basesoc_uart_rx1;
wire          main_basesoc_uart_rx2;
reg           main_basesoc_uart_rx_clear = 1'd0;
reg     [3:0] main_basesoc_uart_rx_fifo_consume = 4'd0;
wire          main_basesoc_uart_rx_fifo_do_read;
wire          main_basesoc_uart_rx_fifo_fifo_in_first;
wire          main_basesoc_uart_rx_fifo_fifo_in_last;
wire    [7:0] main_basesoc_uart_rx_fifo_fifo_in_payload_data;
wire          main_basesoc_uart_rx_fifo_fifo_out_first;
wire          main_basesoc_uart_rx_fifo_fifo_out_last;
wire    [7:0] main_basesoc_uart_rx_fifo_fifo_out_payload_data;
reg     [4:0] main_basesoc_uart_rx_fifo_level0 = 5'd0;
wire    [4:0] main_basesoc_uart_rx_fifo_level1;
reg     [3:0] main_basesoc_uart_rx_fifo_produce = 4'd0;
wire    [3:0] main_basesoc_uart_rx_fifo_rdport_adr;
wire    [9:0] main_basesoc_uart_rx_fifo_rdport_dat_r;
wire          main_basesoc_uart_rx_fifo_rdport_re;
wire          main_basesoc_uart_rx_fifo_re;
reg           main_basesoc_uart_rx_fifo_readable = 1'd0;
reg           main_basesoc_uart_rx_fifo_replace = 1'd0;
wire          main_basesoc_uart_rx_fifo_sink_first;
wire          main_basesoc_uart_rx_fifo_sink_last;
wire    [7:0] main_basesoc_uart_rx_fifo_sink_payload_data;
wire          main_basesoc_uart_rx_fifo_sink_ready;
wire          main_basesoc_uart_rx_fifo_sink_valid;
wire          main_basesoc_uart_rx_fifo_source_first;
wire          main_basesoc_uart_rx_fifo_source_last;
wire    [7:0] main_basesoc_uart_rx_fifo_source_payload_data;
wire          main_basesoc_uart_rx_fifo_source_ready;
wire          main_basesoc_uart_rx_fifo_source_valid;
wire    [9:0] main_basesoc_uart_rx_fifo_syncfifo_din;
wire    [9:0] main_basesoc_uart_rx_fifo_syncfifo_dout;
wire          main_basesoc_uart_rx_fifo_syncfifo_re;
wire          main_basesoc_uart_rx_fifo_syncfifo_readable;
wire          main_basesoc_uart_rx_fifo_syncfifo_we;
wire          main_basesoc_uart_rx_fifo_syncfifo_writable;
reg     [3:0] main_basesoc_uart_rx_fifo_wrport_adr = 4'd0;
wire    [9:0] main_basesoc_uart_rx_fifo_wrport_dat_r;
wire    [9:0] main_basesoc_uart_rx_fifo_wrport_dat_w;
wire          main_basesoc_uart_rx_fifo_wrport_we;
reg           main_basesoc_uart_rx_pending = 1'd0;
wire          main_basesoc_uart_rx_status;
wire          main_basesoc_uart_rx_trigger;
reg           main_basesoc_uart_rx_trigger_d = 1'd0;
reg           main_basesoc_uart_rxempty_re = 1'd0;
wire          main_basesoc_uart_rxempty_status;
wire          main_basesoc_uart_rxempty_we;
reg           main_basesoc_uart_rxfull_re = 1'd0;
wire          main_basesoc_uart_rxfull_status;
wire          main_basesoc_uart_rxfull_we;
wire    [7:0] main_basesoc_uart_rxtx_r;
reg           main_basesoc_uart_rxtx_re = 1'd0;
wire    [7:0] main_basesoc_uart_rxtx_w;
reg           main_basesoc_uart_rxtx_we = 1'd0;
reg           main_basesoc_uart_status_re = 1'd0;
reg     [1:0] main_basesoc_uart_status_status = 2'd0;
wire          main_basesoc_uart_status_we;
wire          main_basesoc_uart_tx0;
wire          main_basesoc_uart_tx1;
wire          main_basesoc_uart_tx2;
reg           main_basesoc_uart_tx_clear = 1'd0;
reg     [3:0] main_basesoc_uart_tx_fifo_consume = 4'd0;
wire          main_basesoc_uart_tx_fifo_do_read;
wire          main_basesoc_uart_tx_fifo_fifo_in_first;
wire          main_basesoc_uart_tx_fifo_fifo_in_last;
wire    [7:0] main_basesoc_uart_tx_fifo_fifo_in_payload_data;
wire          main_basesoc_uart_tx_fifo_fifo_out_first;
wire          main_basesoc_uart_tx_fifo_fifo_out_last;
wire    [7:0] main_basesoc_uart_tx_fifo_fifo_out_payload_data;
reg     [4:0] main_basesoc_uart_tx_fifo_level0 = 5'd0;
wire    [4:0] main_basesoc_uart_tx_fifo_level1;
reg     [3:0] main_basesoc_uart_tx_fifo_produce = 4'd0;
wire    [3:0] main_basesoc_uart_tx_fifo_rdport_adr;
wire    [9:0] main_basesoc_uart_tx_fifo_rdport_dat_r;
wire          main_basesoc_uart_tx_fifo_rdport_re;
wire          main_basesoc_uart_tx_fifo_re;
reg           main_basesoc_uart_tx_fifo_readable = 1'd0;
reg           main_basesoc_uart_tx_fifo_replace = 1'd0;
reg           main_basesoc_uart_tx_fifo_sink_first = 1'd0;
reg           main_basesoc_uart_tx_fifo_sink_last = 1'd0;
wire    [7:0] main_basesoc_uart_tx_fifo_sink_payload_data;
wire          main_basesoc_uart_tx_fifo_sink_ready;
wire          main_basesoc_uart_tx_fifo_sink_valid;
wire          main_basesoc_uart_tx_fifo_source_first;
wire          main_basesoc_uart_tx_fifo_source_last;
wire    [7:0] main_basesoc_uart_tx_fifo_source_payload_data;
wire          main_basesoc_uart_tx_fifo_source_ready;
wire          main_basesoc_uart_tx_fifo_source_valid;
wire    [9:0] main_basesoc_uart_tx_fifo_syncfifo_din;
wire    [9:0] main_basesoc_uart_tx_fifo_syncfifo_dout;
wire          main_basesoc_uart_tx_fifo_syncfifo_re;
wire          main_basesoc_uart_tx_fifo_syncfifo_readable;
wire          main_basesoc_uart_tx_fifo_syncfifo_we;
wire          main_basesoc_uart_tx_fifo_syncfifo_writable;
reg     [3:0] main_basesoc_uart_tx_fifo_wrport_adr = 4'd0;
wire    [9:0] main_basesoc_uart_tx_fifo_wrport_dat_r;
wire    [9:0] main_basesoc_uart_tx_fifo_wrport_dat_w;
wire          main_basesoc_uart_tx_fifo_wrport_we;
reg           main_basesoc_uart_tx_pending = 1'd0;
wire          main_basesoc_uart_tx_status;
wire          main_basesoc_uart_tx_trigger;
reg           main_basesoc_uart_tx_trigger_d = 1'd0;
reg           main_basesoc_uart_txempty_re = 1'd0;
wire          main_basesoc_uart_txempty_status;
wire          main_basesoc_uart_txempty_we;
reg           main_basesoc_uart_txfull_re = 1'd0;
wire          main_basesoc_uart_txfull_status;
wire          main_basesoc_uart_txfull_we;
wire          main_basesoc_uart_uart_sink_first;
wire          main_basesoc_uart_uart_sink_last;
wire    [7:0] main_basesoc_uart_uart_sink_payload_data;
wire          main_basesoc_uart_uart_sink_ready;
wire          main_basesoc_uart_uart_sink_valid;
wire          main_basesoc_uart_uart_source_first;
wire          main_basesoc_uart_uart_source_last;
wire    [7:0] main_basesoc_uart_uart_source_payload_data;
wire          main_basesoc_uart_uart_source_ready;
wire          main_basesoc_uart_uart_source_valid;
reg    [31:0] main_basesoc_vexriscv = 32'd0;
reg           main_buttons_edge_re = 1'd0;
reg     [3:0] main_buttons_edge_storage = 4'd0;
reg           main_buttons_enable_re = 1'd0;
reg     [3:0] main_buttons_enable_storage = 4'd0;
reg           main_buttons_eventsourceprocess0_clear = 1'd0;
reg           main_buttons_eventsourceprocess0_pending = 1'd0;
wire          main_buttons_eventsourceprocess0_status;
reg           main_buttons_eventsourceprocess0_trigger = 1'd0;
reg           main_buttons_eventsourceprocess0_trigger_d = 1'd0;
reg           main_buttons_eventsourceprocess1_clear = 1'd0;
reg           main_buttons_eventsourceprocess1_pending = 1'd0;
wire          main_buttons_eventsourceprocess1_status;
reg           main_buttons_eventsourceprocess1_trigger = 1'd0;
reg           main_buttons_eventsourceprocess1_trigger_d = 1'd0;
reg           main_buttons_eventsourceprocess2_clear = 1'd0;
reg           main_buttons_eventsourceprocess2_pending = 1'd0;
wire          main_buttons_eventsourceprocess2_status;
reg           main_buttons_eventsourceprocess2_trigger = 1'd0;
reg           main_buttons_eventsourceprocess2_trigger_d = 1'd0;
reg           main_buttons_eventsourceprocess3_clear = 1'd0;
reg           main_buttons_eventsourceprocess3_pending = 1'd0;
wire          main_buttons_eventsourceprocess3_status;
reg           main_buttons_eventsourceprocess3_trigger = 1'd0;
reg           main_buttons_eventsourceprocess3_trigger_d = 1'd0;
wire          main_buttons_i00;
wire          main_buttons_i01;
wire          main_buttons_i02;
wire          main_buttons_i10;
wire          main_buttons_i11;
wire          main_buttons_i12;
wire          main_buttons_i20;
wire          main_buttons_i21;
wire          main_buttons_i22;
wire          main_buttons_i30;
wire          main_buttons_i31;
wire          main_buttons_i32;
reg           main_buttons_in_pads_n_d0 = 1'd0;
reg           main_buttons_in_pads_n_d1 = 1'd0;
reg           main_buttons_in_pads_n_d2 = 1'd0;
reg           main_buttons_in_pads_n_d3 = 1'd0;
wire          main_buttons_irq;
reg           main_buttons_mode_re = 1'd0;
reg     [3:0] main_buttons_mode_storage = 4'd0;
reg     [3:0] main_buttons_pending_r = 4'd0;
reg           main_buttons_pending_re = 1'd0;
reg     [3:0] main_buttons_pending_status = 4'd0;
wire          main_buttons_pending_we;
reg           main_buttons_re = 1'd0;
wire    [3:0] main_buttons_status;
reg           main_buttons_status_re = 1'd0;
reg     [3:0] main_buttons_status_status = 4'd0;
wire          main_buttons_status_we;
wire          main_buttons_we;
(* dont_touch = "true" *)
wire          main_clkin;
wire          main_clkout0;
wire          main_clkout1;
wire          main_clkout2;
wire          main_clkout3;
wire          main_clkout4;
wire          main_clkout_buf0;
wire          main_clkout_buf1;
wire          main_clkout_buf2;
wire          main_clkout_buf3;
wire          main_clkout_buf4;
wire    [8:0] main_data_port_adr;
wire  [127:0] main_data_port_dat_r;
reg   [127:0] main_data_port_dat_w = 128'd0;
reg    [15:0] main_data_port_we = 16'd0;
reg           main_gpiotristate0_edge_storage = 1'd0;
reg           main_gpiotristate0_esp_clear = 1'd0;
reg           main_gpiotristate0_esp_pending = 1'd0;
wire          main_gpiotristate0_esp_status;
reg           main_gpiotristate0_esp_trigger = 1'd0;
reg           main_gpiotristate0_esp_trigger_d = 1'd0;
wire          main_gpiotristate0_eventmanager0_i00;
wire          main_gpiotristate0_eventmanager0_i01;
reg           main_gpiotristate0_eventmanager0_r = 1'd0;
reg           main_gpiotristate0_eventmanager0_re = 1'd0;
reg           main_gpiotristate0_eventmanager0_status = 1'd0;
reg           main_gpiotristate0_eventmanager0_storage = 1'd0;
wire          main_gpiotristate0_i;
reg           main_gpiotristate0_in_pads_n_d = 1'd0;
wire          main_gpiotristate0_irq;
reg           main_gpiotristate0_mode_storage = 1'd0;
wire          main_gpiotristate0_o;
wire          main_gpiotristate0_oe;
reg           main_gpiotristate0_oe_storage = 1'd0;
reg           main_gpiotristate0_out_storage = 1'd0;
reg           main_gpiotristate0_status = 1'd0;
reg           main_gpiotristate1_gpiotristate1_clear = 1'd0;
reg           main_gpiotristate1_gpiotristate1_edge_re = 1'd0;
reg           main_gpiotristate1_gpiotristate1_edge_storage = 1'd0;
reg           main_gpiotristate1_gpiotristate1_enable_re = 1'd0;
reg           main_gpiotristate1_gpiotristate1_enable_storage = 1'd0;
wire          main_gpiotristate1_gpiotristate1_i00;
wire          main_gpiotristate1_gpiotristate1_i01;
wire          main_gpiotristate1_gpiotristate1_i02;
reg           main_gpiotristate1_gpiotristate1_in_pads_n_d = 1'd0;
wire          main_gpiotristate1_gpiotristate1_irq;
reg           main_gpiotristate1_gpiotristate1_mode_re = 1'd0;
reg           main_gpiotristate1_gpiotristate1_mode_storage = 1'd0;
reg           main_gpiotristate1_gpiotristate1_pending = 1'd0;
reg           main_gpiotristate1_gpiotristate1_pending_r = 1'd0;
reg           main_gpiotristate1_gpiotristate1_pending_re = 1'd0;
reg           main_gpiotristate1_gpiotristate1_pending_status = 1'd0;
wire          main_gpiotristate1_gpiotristate1_pending_we;
wire          main_gpiotristate1_gpiotristate1_status;
reg           main_gpiotristate1_gpiotristate1_status_re = 1'd0;
reg           main_gpiotristate1_gpiotristate1_status_status = 1'd0;
wire          main_gpiotristate1_gpiotristate1_status_we;
reg           main_gpiotristate1_gpiotristate1_trigger = 1'd0;
reg           main_gpiotristate1_gpiotristate1_trigger_d = 1'd0;
wire          main_gpiotristate1_i;
reg           main_gpiotristate1_in_re = 1'd0;
reg           main_gpiotristate1_in_status = 1'd0;
wire          main_gpiotristate1_in_we;
wire          main_gpiotristate1_o;
wire          main_gpiotristate1_oe;
reg           main_gpiotristate1_oe_re = 1'd0;
reg           main_gpiotristate1_oe_storage = 1'd0;
reg           main_gpiotristate1_out_re = 1'd0;
reg           main_gpiotristate1_out_storage = 1'd0;
reg           main_ic_reset = 1'd1;
reg           main_interface_ack = 1'd0;
wire   [27:0] main_interface_adr;
reg           main_interface_cyc = 1'd0;
reg   [127:0] main_interface_dat_r = 128'd0;
wire  [127:0] main_interface_dat_w;
wire   [15:0] main_interface_sel;
reg           main_interface_stb = 1'd0;
reg           main_interface_we = 1'd0;
reg           main_is_ongoing = 1'd0;
reg     [3:0] main_leds_chaser = 4'd0;
reg    [23:0] main_leds_count = 24'd12500000;
wire          main_leds_done;
reg     [3:0] main_leds_leds = 4'd0;
reg           main_leds_mode = 1'd0;
reg           main_leds_re = 1'd0;
reg     [3:0] main_leds_storage = 4'd0;
wire          main_leds_wait;
wire          main_litedramcrossbar_cmd_last;
wire   [23:0] main_litedramcrossbar_cmd_payload_addr;
wire          main_litedramcrossbar_cmd_payload_we;
wire          main_litedramcrossbar_cmd_ready;
wire          main_litedramcrossbar_cmd_valid;
reg           main_litedramcrossbar_rdata_first = 1'd0;
reg           main_litedramcrossbar_rdata_last = 1'd0;
wire  [127:0] main_litedramcrossbar_rdata_payload_data;
wire          main_litedramcrossbar_rdata_ready;
wire          main_litedramcrossbar_rdata_valid;
reg   [127:0] main_litedramcrossbar_wdata_payload_data = 128'd0;
reg    [15:0] main_litedramcrossbar_wdata_payload_we = 16'd0;
wire          main_litedramcrossbar_wdata_ready;
wire          main_locked;
wire          main_port_cmd_last;
wire   [23:0] main_port_cmd_payload_addr;
wire          main_port_cmd_payload_we;
wire          main_port_cmd_ready;
reg           main_port_cmd_valid = 1'd0;
wire          main_port_flush;
wire  [127:0] main_port_rdata_payload_data;
wire          main_port_rdata_ready;
wire          main_port_rdata_valid;
wire  [127:0] main_port_wdata_payload_data;
wire   [15:0] main_port_wdata_payload_we;
wire          main_port_wdata_ready;
reg           main_port_wdata_valid = 1'd0;
reg           main_power_down = 1'd0;
wire          main_reset;
reg     [3:0] main_reset_counter = 4'd15;
reg           main_rst = 1'd0;
reg           main_sdram_bankmachine0_auto_precharge = 1'd0;
reg    [13:0] main_sdram_bankmachine0_cmd_payload_a = 14'd0;
wire    [2:0] main_sdram_bankmachine0_cmd_payload_ba;
reg           main_sdram_bankmachine0_cmd_payload_cas = 1'd0;
reg           main_sdram_bankmachine0_cmd_payload_is_cmd = 1'd0;
reg           main_sdram_bankmachine0_cmd_payload_is_read = 1'd0;
reg           main_sdram_bankmachine0_cmd_payload_is_write = 1'd0;
reg           main_sdram_bankmachine0_cmd_payload_ras = 1'd0;
reg           main_sdram_bankmachine0_cmd_payload_we = 1'd0;
reg           main_sdram_bankmachine0_cmd_ready = 1'd0;
reg           main_sdram_bankmachine0_cmd_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine0_consume = 3'd0;
wire          main_sdram_bankmachine0_do_read;
wire          main_sdram_bankmachine0_fifo_in_first;
wire          main_sdram_bankmachine0_fifo_in_last;
wire   [20:0] main_sdram_bankmachine0_fifo_in_payload_addr;
wire          main_sdram_bankmachine0_fifo_in_payload_we;
wire          main_sdram_bankmachine0_fifo_out_first;
wire          main_sdram_bankmachine0_fifo_out_last;
wire   [20:0] main_sdram_bankmachine0_fifo_out_payload_addr;
wire          main_sdram_bankmachine0_fifo_out_payload_we;
reg     [3:0] main_sdram_bankmachine0_level = 4'd0;
wire          main_sdram_bankmachine0_pipe_valid_sink_first;
wire          main_sdram_bankmachine0_pipe_valid_sink_last;
wire   [20:0] main_sdram_bankmachine0_pipe_valid_sink_payload_addr;
wire          main_sdram_bankmachine0_pipe_valid_sink_payload_we;
wire          main_sdram_bankmachine0_pipe_valid_sink_ready;
wire          main_sdram_bankmachine0_pipe_valid_sink_valid;
reg           main_sdram_bankmachine0_pipe_valid_source_first = 1'd0;
reg           main_sdram_bankmachine0_pipe_valid_source_last = 1'd0;
reg    [20:0] main_sdram_bankmachine0_pipe_valid_source_payload_addr = 21'd0;
reg           main_sdram_bankmachine0_pipe_valid_source_payload_we = 1'd0;
wire          main_sdram_bankmachine0_pipe_valid_source_ready;
reg           main_sdram_bankmachine0_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine0_produce = 3'd0;
wire    [2:0] main_sdram_bankmachine0_rdport_adr;
wire   [23:0] main_sdram_bankmachine0_rdport_dat_r;
reg           main_sdram_bankmachine0_refresh_gnt = 1'd0;
wire          main_sdram_bankmachine0_refresh_req;
reg           main_sdram_bankmachine0_replace = 1'd0;
wire   [20:0] main_sdram_bankmachine0_req_addr;
wire          main_sdram_bankmachine0_req_lock;
reg           main_sdram_bankmachine0_req_rdata_valid = 1'd0;
wire          main_sdram_bankmachine0_req_ready;
wire          main_sdram_bankmachine0_req_valid;
reg           main_sdram_bankmachine0_req_wdata_ready = 1'd0;
wire          main_sdram_bankmachine0_req_we;
reg    [13:0] main_sdram_bankmachine0_row = 14'd0;
reg           main_sdram_bankmachine0_row_close = 1'd0;
reg           main_sdram_bankmachine0_row_col_n_addr_sel = 1'd0;
wire          main_sdram_bankmachine0_row_hit;
reg           main_sdram_bankmachine0_row_open = 1'd0;
reg           main_sdram_bankmachine0_row_opened = 1'd0;
reg           main_sdram_bankmachine0_sink_first = 1'd0;
reg           main_sdram_bankmachine0_sink_last = 1'd0;
wire   [20:0] main_sdram_bankmachine0_sink_payload_addr;
wire          main_sdram_bankmachine0_sink_payload_we;
wire          main_sdram_bankmachine0_sink_ready;
wire          main_sdram_bankmachine0_sink_sink_first;
wire          main_sdram_bankmachine0_sink_sink_last;
wire   [20:0] main_sdram_bankmachine0_sink_sink_payload_addr;
wire          main_sdram_bankmachine0_sink_sink_payload_we;
wire          main_sdram_bankmachine0_sink_sink_ready;
wire          main_sdram_bankmachine0_sink_sink_valid;
wire          main_sdram_bankmachine0_sink_valid;
wire          main_sdram_bankmachine0_source_first;
wire          main_sdram_bankmachine0_source_last;
wire   [20:0] main_sdram_bankmachine0_source_payload_addr;
wire          main_sdram_bankmachine0_source_payload_we;
wire          main_sdram_bankmachine0_source_ready;
wire          main_sdram_bankmachine0_source_source_first;
wire          main_sdram_bankmachine0_source_source_last;
wire   [20:0] main_sdram_bankmachine0_source_source_payload_addr;
wire          main_sdram_bankmachine0_source_source_payload_we;
wire          main_sdram_bankmachine0_source_source_ready;
wire          main_sdram_bankmachine0_source_source_valid;
wire          main_sdram_bankmachine0_source_valid;
wire   [23:0] main_sdram_bankmachine0_syncfifo0_din;
wire   [23:0] main_sdram_bankmachine0_syncfifo0_dout;
wire          main_sdram_bankmachine0_syncfifo0_re;
wire          main_sdram_bankmachine0_syncfifo0_readable;
wire          main_sdram_bankmachine0_syncfifo0_we;
wire          main_sdram_bankmachine0_syncfifo0_writable;
reg     [2:0] main_sdram_bankmachine0_trascon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine0_trascon_ready = 1'd0;
wire          main_sdram_bankmachine0_trascon_valid;
reg     [2:0] main_sdram_bankmachine0_trccon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine0_trccon_ready = 1'd0;
wire          main_sdram_bankmachine0_trccon_valid;
reg     [2:0] main_sdram_bankmachine0_twtpcon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine0_twtpcon_ready = 1'd0;
wire          main_sdram_bankmachine0_twtpcon_valid;
reg     [2:0] main_sdram_bankmachine0_wrport_adr = 3'd0;
wire   [23:0] main_sdram_bankmachine0_wrport_dat_r;
wire   [23:0] main_sdram_bankmachine0_wrport_dat_w;
wire          main_sdram_bankmachine0_wrport_we;
reg           main_sdram_bankmachine1_auto_precharge = 1'd0;
reg    [13:0] main_sdram_bankmachine1_cmd_payload_a = 14'd0;
wire    [2:0] main_sdram_bankmachine1_cmd_payload_ba;
reg           main_sdram_bankmachine1_cmd_payload_cas = 1'd0;
reg           main_sdram_bankmachine1_cmd_payload_is_cmd = 1'd0;
reg           main_sdram_bankmachine1_cmd_payload_is_read = 1'd0;
reg           main_sdram_bankmachine1_cmd_payload_is_write = 1'd0;
reg           main_sdram_bankmachine1_cmd_payload_ras = 1'd0;
reg           main_sdram_bankmachine1_cmd_payload_we = 1'd0;
reg           main_sdram_bankmachine1_cmd_ready = 1'd0;
reg           main_sdram_bankmachine1_cmd_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine1_consume = 3'd0;
wire          main_sdram_bankmachine1_do_read;
wire          main_sdram_bankmachine1_fifo_in_first;
wire          main_sdram_bankmachine1_fifo_in_last;
wire   [20:0] main_sdram_bankmachine1_fifo_in_payload_addr;
wire          main_sdram_bankmachine1_fifo_in_payload_we;
wire          main_sdram_bankmachine1_fifo_out_first;
wire          main_sdram_bankmachine1_fifo_out_last;
wire   [20:0] main_sdram_bankmachine1_fifo_out_payload_addr;
wire          main_sdram_bankmachine1_fifo_out_payload_we;
reg     [3:0] main_sdram_bankmachine1_level = 4'd0;
wire          main_sdram_bankmachine1_pipe_valid_sink_first;
wire          main_sdram_bankmachine1_pipe_valid_sink_last;
wire   [20:0] main_sdram_bankmachine1_pipe_valid_sink_payload_addr;
wire          main_sdram_bankmachine1_pipe_valid_sink_payload_we;
wire          main_sdram_bankmachine1_pipe_valid_sink_ready;
wire          main_sdram_bankmachine1_pipe_valid_sink_valid;
reg           main_sdram_bankmachine1_pipe_valid_source_first = 1'd0;
reg           main_sdram_bankmachine1_pipe_valid_source_last = 1'd0;
reg    [20:0] main_sdram_bankmachine1_pipe_valid_source_payload_addr = 21'd0;
reg           main_sdram_bankmachine1_pipe_valid_source_payload_we = 1'd0;
wire          main_sdram_bankmachine1_pipe_valid_source_ready;
reg           main_sdram_bankmachine1_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine1_produce = 3'd0;
wire    [2:0] main_sdram_bankmachine1_rdport_adr;
wire   [23:0] main_sdram_bankmachine1_rdport_dat_r;
reg           main_sdram_bankmachine1_refresh_gnt = 1'd0;
wire          main_sdram_bankmachine1_refresh_req;
reg           main_sdram_bankmachine1_replace = 1'd0;
wire   [20:0] main_sdram_bankmachine1_req_addr;
wire          main_sdram_bankmachine1_req_lock;
reg           main_sdram_bankmachine1_req_rdata_valid = 1'd0;
wire          main_sdram_bankmachine1_req_ready;
wire          main_sdram_bankmachine1_req_valid;
reg           main_sdram_bankmachine1_req_wdata_ready = 1'd0;
wire          main_sdram_bankmachine1_req_we;
reg    [13:0] main_sdram_bankmachine1_row = 14'd0;
reg           main_sdram_bankmachine1_row_close = 1'd0;
reg           main_sdram_bankmachine1_row_col_n_addr_sel = 1'd0;
wire          main_sdram_bankmachine1_row_hit;
reg           main_sdram_bankmachine1_row_open = 1'd0;
reg           main_sdram_bankmachine1_row_opened = 1'd0;
reg           main_sdram_bankmachine1_sink_first = 1'd0;
reg           main_sdram_bankmachine1_sink_last = 1'd0;
wire   [20:0] main_sdram_bankmachine1_sink_payload_addr;
wire          main_sdram_bankmachine1_sink_payload_we;
wire          main_sdram_bankmachine1_sink_ready;
wire          main_sdram_bankmachine1_sink_sink_first;
wire          main_sdram_bankmachine1_sink_sink_last;
wire   [20:0] main_sdram_bankmachine1_sink_sink_payload_addr;
wire          main_sdram_bankmachine1_sink_sink_payload_we;
wire          main_sdram_bankmachine1_sink_sink_ready;
wire          main_sdram_bankmachine1_sink_sink_valid;
wire          main_sdram_bankmachine1_sink_valid;
wire          main_sdram_bankmachine1_source_first;
wire          main_sdram_bankmachine1_source_last;
wire   [20:0] main_sdram_bankmachine1_source_payload_addr;
wire          main_sdram_bankmachine1_source_payload_we;
wire          main_sdram_bankmachine1_source_ready;
wire          main_sdram_bankmachine1_source_source_first;
wire          main_sdram_bankmachine1_source_source_last;
wire   [20:0] main_sdram_bankmachine1_source_source_payload_addr;
wire          main_sdram_bankmachine1_source_source_payload_we;
wire          main_sdram_bankmachine1_source_source_ready;
wire          main_sdram_bankmachine1_source_source_valid;
wire          main_sdram_bankmachine1_source_valid;
wire   [23:0] main_sdram_bankmachine1_syncfifo1_din;
wire   [23:0] main_sdram_bankmachine1_syncfifo1_dout;
wire          main_sdram_bankmachine1_syncfifo1_re;
wire          main_sdram_bankmachine1_syncfifo1_readable;
wire          main_sdram_bankmachine1_syncfifo1_we;
wire          main_sdram_bankmachine1_syncfifo1_writable;
reg     [2:0] main_sdram_bankmachine1_trascon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine1_trascon_ready = 1'd0;
wire          main_sdram_bankmachine1_trascon_valid;
reg     [2:0] main_sdram_bankmachine1_trccon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine1_trccon_ready = 1'd0;
wire          main_sdram_bankmachine1_trccon_valid;
reg     [2:0] main_sdram_bankmachine1_twtpcon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine1_twtpcon_ready = 1'd0;
wire          main_sdram_bankmachine1_twtpcon_valid;
reg     [2:0] main_sdram_bankmachine1_wrport_adr = 3'd0;
wire   [23:0] main_sdram_bankmachine1_wrport_dat_r;
wire   [23:0] main_sdram_bankmachine1_wrport_dat_w;
wire          main_sdram_bankmachine1_wrport_we;
reg           main_sdram_bankmachine2_auto_precharge = 1'd0;
reg    [13:0] main_sdram_bankmachine2_cmd_payload_a = 14'd0;
wire    [2:0] main_sdram_bankmachine2_cmd_payload_ba;
reg           main_sdram_bankmachine2_cmd_payload_cas = 1'd0;
reg           main_sdram_bankmachine2_cmd_payload_is_cmd = 1'd0;
reg           main_sdram_bankmachine2_cmd_payload_is_read = 1'd0;
reg           main_sdram_bankmachine2_cmd_payload_is_write = 1'd0;
reg           main_sdram_bankmachine2_cmd_payload_ras = 1'd0;
reg           main_sdram_bankmachine2_cmd_payload_we = 1'd0;
reg           main_sdram_bankmachine2_cmd_ready = 1'd0;
reg           main_sdram_bankmachine2_cmd_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine2_consume = 3'd0;
wire          main_sdram_bankmachine2_do_read;
wire          main_sdram_bankmachine2_fifo_in_first;
wire          main_sdram_bankmachine2_fifo_in_last;
wire   [20:0] main_sdram_bankmachine2_fifo_in_payload_addr;
wire          main_sdram_bankmachine2_fifo_in_payload_we;
wire          main_sdram_bankmachine2_fifo_out_first;
wire          main_sdram_bankmachine2_fifo_out_last;
wire   [20:0] main_sdram_bankmachine2_fifo_out_payload_addr;
wire          main_sdram_bankmachine2_fifo_out_payload_we;
reg     [3:0] main_sdram_bankmachine2_level = 4'd0;
wire          main_sdram_bankmachine2_pipe_valid_sink_first;
wire          main_sdram_bankmachine2_pipe_valid_sink_last;
wire   [20:0] main_sdram_bankmachine2_pipe_valid_sink_payload_addr;
wire          main_sdram_bankmachine2_pipe_valid_sink_payload_we;
wire          main_sdram_bankmachine2_pipe_valid_sink_ready;
wire          main_sdram_bankmachine2_pipe_valid_sink_valid;
reg           main_sdram_bankmachine2_pipe_valid_source_first = 1'd0;
reg           main_sdram_bankmachine2_pipe_valid_source_last = 1'd0;
reg    [20:0] main_sdram_bankmachine2_pipe_valid_source_payload_addr = 21'd0;
reg           main_sdram_bankmachine2_pipe_valid_source_payload_we = 1'd0;
wire          main_sdram_bankmachine2_pipe_valid_source_ready;
reg           main_sdram_bankmachine2_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine2_produce = 3'd0;
wire    [2:0] main_sdram_bankmachine2_rdport_adr;
wire   [23:0] main_sdram_bankmachine2_rdport_dat_r;
reg           main_sdram_bankmachine2_refresh_gnt = 1'd0;
wire          main_sdram_bankmachine2_refresh_req;
reg           main_sdram_bankmachine2_replace = 1'd0;
wire   [20:0] main_sdram_bankmachine2_req_addr;
wire          main_sdram_bankmachine2_req_lock;
reg           main_sdram_bankmachine2_req_rdata_valid = 1'd0;
wire          main_sdram_bankmachine2_req_ready;
wire          main_sdram_bankmachine2_req_valid;
reg           main_sdram_bankmachine2_req_wdata_ready = 1'd0;
wire          main_sdram_bankmachine2_req_we;
reg    [13:0] main_sdram_bankmachine2_row = 14'd0;
reg           main_sdram_bankmachine2_row_close = 1'd0;
reg           main_sdram_bankmachine2_row_col_n_addr_sel = 1'd0;
wire          main_sdram_bankmachine2_row_hit;
reg           main_sdram_bankmachine2_row_open = 1'd0;
reg           main_sdram_bankmachine2_row_opened = 1'd0;
reg           main_sdram_bankmachine2_sink_first = 1'd0;
reg           main_sdram_bankmachine2_sink_last = 1'd0;
wire   [20:0] main_sdram_bankmachine2_sink_payload_addr;
wire          main_sdram_bankmachine2_sink_payload_we;
wire          main_sdram_bankmachine2_sink_ready;
wire          main_sdram_bankmachine2_sink_sink_first;
wire          main_sdram_bankmachine2_sink_sink_last;
wire   [20:0] main_sdram_bankmachine2_sink_sink_payload_addr;
wire          main_sdram_bankmachine2_sink_sink_payload_we;
wire          main_sdram_bankmachine2_sink_sink_ready;
wire          main_sdram_bankmachine2_sink_sink_valid;
wire          main_sdram_bankmachine2_sink_valid;
wire          main_sdram_bankmachine2_source_first;
wire          main_sdram_bankmachine2_source_last;
wire   [20:0] main_sdram_bankmachine2_source_payload_addr;
wire          main_sdram_bankmachine2_source_payload_we;
wire          main_sdram_bankmachine2_source_ready;
wire          main_sdram_bankmachine2_source_source_first;
wire          main_sdram_bankmachine2_source_source_last;
wire   [20:0] main_sdram_bankmachine2_source_source_payload_addr;
wire          main_sdram_bankmachine2_source_source_payload_we;
wire          main_sdram_bankmachine2_source_source_ready;
wire          main_sdram_bankmachine2_source_source_valid;
wire          main_sdram_bankmachine2_source_valid;
wire   [23:0] main_sdram_bankmachine2_syncfifo2_din;
wire   [23:0] main_sdram_bankmachine2_syncfifo2_dout;
wire          main_sdram_bankmachine2_syncfifo2_re;
wire          main_sdram_bankmachine2_syncfifo2_readable;
wire          main_sdram_bankmachine2_syncfifo2_we;
wire          main_sdram_bankmachine2_syncfifo2_writable;
reg     [2:0] main_sdram_bankmachine2_trascon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine2_trascon_ready = 1'd0;
wire          main_sdram_bankmachine2_trascon_valid;
reg     [2:0] main_sdram_bankmachine2_trccon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine2_trccon_ready = 1'd0;
wire          main_sdram_bankmachine2_trccon_valid;
reg     [2:0] main_sdram_bankmachine2_twtpcon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine2_twtpcon_ready = 1'd0;
wire          main_sdram_bankmachine2_twtpcon_valid;
reg     [2:0] main_sdram_bankmachine2_wrport_adr = 3'd0;
wire   [23:0] main_sdram_bankmachine2_wrport_dat_r;
wire   [23:0] main_sdram_bankmachine2_wrport_dat_w;
wire          main_sdram_bankmachine2_wrport_we;
reg           main_sdram_bankmachine3_auto_precharge = 1'd0;
reg    [13:0] main_sdram_bankmachine3_cmd_payload_a = 14'd0;
wire    [2:0] main_sdram_bankmachine3_cmd_payload_ba;
reg           main_sdram_bankmachine3_cmd_payload_cas = 1'd0;
reg           main_sdram_bankmachine3_cmd_payload_is_cmd = 1'd0;
reg           main_sdram_bankmachine3_cmd_payload_is_read = 1'd0;
reg           main_sdram_bankmachine3_cmd_payload_is_write = 1'd0;
reg           main_sdram_bankmachine3_cmd_payload_ras = 1'd0;
reg           main_sdram_bankmachine3_cmd_payload_we = 1'd0;
reg           main_sdram_bankmachine3_cmd_ready = 1'd0;
reg           main_sdram_bankmachine3_cmd_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine3_consume = 3'd0;
wire          main_sdram_bankmachine3_do_read;
wire          main_sdram_bankmachine3_fifo_in_first;
wire          main_sdram_bankmachine3_fifo_in_last;
wire   [20:0] main_sdram_bankmachine3_fifo_in_payload_addr;
wire          main_sdram_bankmachine3_fifo_in_payload_we;
wire          main_sdram_bankmachine3_fifo_out_first;
wire          main_sdram_bankmachine3_fifo_out_last;
wire   [20:0] main_sdram_bankmachine3_fifo_out_payload_addr;
wire          main_sdram_bankmachine3_fifo_out_payload_we;
reg     [3:0] main_sdram_bankmachine3_level = 4'd0;
wire          main_sdram_bankmachine3_pipe_valid_sink_first;
wire          main_sdram_bankmachine3_pipe_valid_sink_last;
wire   [20:0] main_sdram_bankmachine3_pipe_valid_sink_payload_addr;
wire          main_sdram_bankmachine3_pipe_valid_sink_payload_we;
wire          main_sdram_bankmachine3_pipe_valid_sink_ready;
wire          main_sdram_bankmachine3_pipe_valid_sink_valid;
reg           main_sdram_bankmachine3_pipe_valid_source_first = 1'd0;
reg           main_sdram_bankmachine3_pipe_valid_source_last = 1'd0;
reg    [20:0] main_sdram_bankmachine3_pipe_valid_source_payload_addr = 21'd0;
reg           main_sdram_bankmachine3_pipe_valid_source_payload_we = 1'd0;
wire          main_sdram_bankmachine3_pipe_valid_source_ready;
reg           main_sdram_bankmachine3_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine3_produce = 3'd0;
wire    [2:0] main_sdram_bankmachine3_rdport_adr;
wire   [23:0] main_sdram_bankmachine3_rdport_dat_r;
reg           main_sdram_bankmachine3_refresh_gnt = 1'd0;
wire          main_sdram_bankmachine3_refresh_req;
reg           main_sdram_bankmachine3_replace = 1'd0;
wire   [20:0] main_sdram_bankmachine3_req_addr;
wire          main_sdram_bankmachine3_req_lock;
reg           main_sdram_bankmachine3_req_rdata_valid = 1'd0;
wire          main_sdram_bankmachine3_req_ready;
wire          main_sdram_bankmachine3_req_valid;
reg           main_sdram_bankmachine3_req_wdata_ready = 1'd0;
wire          main_sdram_bankmachine3_req_we;
reg    [13:0] main_sdram_bankmachine3_row = 14'd0;
reg           main_sdram_bankmachine3_row_close = 1'd0;
reg           main_sdram_bankmachine3_row_col_n_addr_sel = 1'd0;
wire          main_sdram_bankmachine3_row_hit;
reg           main_sdram_bankmachine3_row_open = 1'd0;
reg           main_sdram_bankmachine3_row_opened = 1'd0;
reg           main_sdram_bankmachine3_sink_first = 1'd0;
reg           main_sdram_bankmachine3_sink_last = 1'd0;
wire   [20:0] main_sdram_bankmachine3_sink_payload_addr;
wire          main_sdram_bankmachine3_sink_payload_we;
wire          main_sdram_bankmachine3_sink_ready;
wire          main_sdram_bankmachine3_sink_sink_first;
wire          main_sdram_bankmachine3_sink_sink_last;
wire   [20:0] main_sdram_bankmachine3_sink_sink_payload_addr;
wire          main_sdram_bankmachine3_sink_sink_payload_we;
wire          main_sdram_bankmachine3_sink_sink_ready;
wire          main_sdram_bankmachine3_sink_sink_valid;
wire          main_sdram_bankmachine3_sink_valid;
wire          main_sdram_bankmachine3_source_first;
wire          main_sdram_bankmachine3_source_last;
wire   [20:0] main_sdram_bankmachine3_source_payload_addr;
wire          main_sdram_bankmachine3_source_payload_we;
wire          main_sdram_bankmachine3_source_ready;
wire          main_sdram_bankmachine3_source_source_first;
wire          main_sdram_bankmachine3_source_source_last;
wire   [20:0] main_sdram_bankmachine3_source_source_payload_addr;
wire          main_sdram_bankmachine3_source_source_payload_we;
wire          main_sdram_bankmachine3_source_source_ready;
wire          main_sdram_bankmachine3_source_source_valid;
wire          main_sdram_bankmachine3_source_valid;
wire   [23:0] main_sdram_bankmachine3_syncfifo3_din;
wire   [23:0] main_sdram_bankmachine3_syncfifo3_dout;
wire          main_sdram_bankmachine3_syncfifo3_re;
wire          main_sdram_bankmachine3_syncfifo3_readable;
wire          main_sdram_bankmachine3_syncfifo3_we;
wire          main_sdram_bankmachine3_syncfifo3_writable;
reg     [2:0] main_sdram_bankmachine3_trascon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine3_trascon_ready = 1'd0;
wire          main_sdram_bankmachine3_trascon_valid;
reg     [2:0] main_sdram_bankmachine3_trccon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine3_trccon_ready = 1'd0;
wire          main_sdram_bankmachine3_trccon_valid;
reg     [2:0] main_sdram_bankmachine3_twtpcon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine3_twtpcon_ready = 1'd0;
wire          main_sdram_bankmachine3_twtpcon_valid;
reg     [2:0] main_sdram_bankmachine3_wrport_adr = 3'd0;
wire   [23:0] main_sdram_bankmachine3_wrport_dat_r;
wire   [23:0] main_sdram_bankmachine3_wrport_dat_w;
wire          main_sdram_bankmachine3_wrport_we;
reg           main_sdram_bankmachine4_auto_precharge = 1'd0;
reg    [13:0] main_sdram_bankmachine4_cmd_payload_a = 14'd0;
wire    [2:0] main_sdram_bankmachine4_cmd_payload_ba;
reg           main_sdram_bankmachine4_cmd_payload_cas = 1'd0;
reg           main_sdram_bankmachine4_cmd_payload_is_cmd = 1'd0;
reg           main_sdram_bankmachine4_cmd_payload_is_read = 1'd0;
reg           main_sdram_bankmachine4_cmd_payload_is_write = 1'd0;
reg           main_sdram_bankmachine4_cmd_payload_ras = 1'd0;
reg           main_sdram_bankmachine4_cmd_payload_we = 1'd0;
reg           main_sdram_bankmachine4_cmd_ready = 1'd0;
reg           main_sdram_bankmachine4_cmd_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine4_consume = 3'd0;
wire          main_sdram_bankmachine4_do_read;
wire          main_sdram_bankmachine4_fifo_in_first;
wire          main_sdram_bankmachine4_fifo_in_last;
wire   [20:0] main_sdram_bankmachine4_fifo_in_payload_addr;
wire          main_sdram_bankmachine4_fifo_in_payload_we;
wire          main_sdram_bankmachine4_fifo_out_first;
wire          main_sdram_bankmachine4_fifo_out_last;
wire   [20:0] main_sdram_bankmachine4_fifo_out_payload_addr;
wire          main_sdram_bankmachine4_fifo_out_payload_we;
reg     [3:0] main_sdram_bankmachine4_level = 4'd0;
wire          main_sdram_bankmachine4_pipe_valid_sink_first;
wire          main_sdram_bankmachine4_pipe_valid_sink_last;
wire   [20:0] main_sdram_bankmachine4_pipe_valid_sink_payload_addr;
wire          main_sdram_bankmachine4_pipe_valid_sink_payload_we;
wire          main_sdram_bankmachine4_pipe_valid_sink_ready;
wire          main_sdram_bankmachine4_pipe_valid_sink_valid;
reg           main_sdram_bankmachine4_pipe_valid_source_first = 1'd0;
reg           main_sdram_bankmachine4_pipe_valid_source_last = 1'd0;
reg    [20:0] main_sdram_bankmachine4_pipe_valid_source_payload_addr = 21'd0;
reg           main_sdram_bankmachine4_pipe_valid_source_payload_we = 1'd0;
wire          main_sdram_bankmachine4_pipe_valid_source_ready;
reg           main_sdram_bankmachine4_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine4_produce = 3'd0;
wire    [2:0] main_sdram_bankmachine4_rdport_adr;
wire   [23:0] main_sdram_bankmachine4_rdport_dat_r;
reg           main_sdram_bankmachine4_refresh_gnt = 1'd0;
wire          main_sdram_bankmachine4_refresh_req;
reg           main_sdram_bankmachine4_replace = 1'd0;
wire   [20:0] main_sdram_bankmachine4_req_addr;
wire          main_sdram_bankmachine4_req_lock;
reg           main_sdram_bankmachine4_req_rdata_valid = 1'd0;
wire          main_sdram_bankmachine4_req_ready;
wire          main_sdram_bankmachine4_req_valid;
reg           main_sdram_bankmachine4_req_wdata_ready = 1'd0;
wire          main_sdram_bankmachine4_req_we;
reg    [13:0] main_sdram_bankmachine4_row = 14'd0;
reg           main_sdram_bankmachine4_row_close = 1'd0;
reg           main_sdram_bankmachine4_row_col_n_addr_sel = 1'd0;
wire          main_sdram_bankmachine4_row_hit;
reg           main_sdram_bankmachine4_row_open = 1'd0;
reg           main_sdram_bankmachine4_row_opened = 1'd0;
reg           main_sdram_bankmachine4_sink_first = 1'd0;
reg           main_sdram_bankmachine4_sink_last = 1'd0;
wire   [20:0] main_sdram_bankmachine4_sink_payload_addr;
wire          main_sdram_bankmachine4_sink_payload_we;
wire          main_sdram_bankmachine4_sink_ready;
wire          main_sdram_bankmachine4_sink_sink_first;
wire          main_sdram_bankmachine4_sink_sink_last;
wire   [20:0] main_sdram_bankmachine4_sink_sink_payload_addr;
wire          main_sdram_bankmachine4_sink_sink_payload_we;
wire          main_sdram_bankmachine4_sink_sink_ready;
wire          main_sdram_bankmachine4_sink_sink_valid;
wire          main_sdram_bankmachine4_sink_valid;
wire          main_sdram_bankmachine4_source_first;
wire          main_sdram_bankmachine4_source_last;
wire   [20:0] main_sdram_bankmachine4_source_payload_addr;
wire          main_sdram_bankmachine4_source_payload_we;
wire          main_sdram_bankmachine4_source_ready;
wire          main_sdram_bankmachine4_source_source_first;
wire          main_sdram_bankmachine4_source_source_last;
wire   [20:0] main_sdram_bankmachine4_source_source_payload_addr;
wire          main_sdram_bankmachine4_source_source_payload_we;
wire          main_sdram_bankmachine4_source_source_ready;
wire          main_sdram_bankmachine4_source_source_valid;
wire          main_sdram_bankmachine4_source_valid;
wire   [23:0] main_sdram_bankmachine4_syncfifo4_din;
wire   [23:0] main_sdram_bankmachine4_syncfifo4_dout;
wire          main_sdram_bankmachine4_syncfifo4_re;
wire          main_sdram_bankmachine4_syncfifo4_readable;
wire          main_sdram_bankmachine4_syncfifo4_we;
wire          main_sdram_bankmachine4_syncfifo4_writable;
reg     [2:0] main_sdram_bankmachine4_trascon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine4_trascon_ready = 1'd0;
wire          main_sdram_bankmachine4_trascon_valid;
reg     [2:0] main_sdram_bankmachine4_trccon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine4_trccon_ready = 1'd0;
wire          main_sdram_bankmachine4_trccon_valid;
reg     [2:0] main_sdram_bankmachine4_twtpcon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine4_twtpcon_ready = 1'd0;
wire          main_sdram_bankmachine4_twtpcon_valid;
reg     [2:0] main_sdram_bankmachine4_wrport_adr = 3'd0;
wire   [23:0] main_sdram_bankmachine4_wrport_dat_r;
wire   [23:0] main_sdram_bankmachine4_wrport_dat_w;
wire          main_sdram_bankmachine4_wrport_we;
reg           main_sdram_bankmachine5_auto_precharge = 1'd0;
reg    [13:0] main_sdram_bankmachine5_cmd_payload_a = 14'd0;
wire    [2:0] main_sdram_bankmachine5_cmd_payload_ba;
reg           main_sdram_bankmachine5_cmd_payload_cas = 1'd0;
reg           main_sdram_bankmachine5_cmd_payload_is_cmd = 1'd0;
reg           main_sdram_bankmachine5_cmd_payload_is_read = 1'd0;
reg           main_sdram_bankmachine5_cmd_payload_is_write = 1'd0;
reg           main_sdram_bankmachine5_cmd_payload_ras = 1'd0;
reg           main_sdram_bankmachine5_cmd_payload_we = 1'd0;
reg           main_sdram_bankmachine5_cmd_ready = 1'd0;
reg           main_sdram_bankmachine5_cmd_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine5_consume = 3'd0;
wire          main_sdram_bankmachine5_do_read;
wire          main_sdram_bankmachine5_fifo_in_first;
wire          main_sdram_bankmachine5_fifo_in_last;
wire   [20:0] main_sdram_bankmachine5_fifo_in_payload_addr;
wire          main_sdram_bankmachine5_fifo_in_payload_we;
wire          main_sdram_bankmachine5_fifo_out_first;
wire          main_sdram_bankmachine5_fifo_out_last;
wire   [20:0] main_sdram_bankmachine5_fifo_out_payload_addr;
wire          main_sdram_bankmachine5_fifo_out_payload_we;
reg     [3:0] main_sdram_bankmachine5_level = 4'd0;
wire          main_sdram_bankmachine5_pipe_valid_sink_first;
wire          main_sdram_bankmachine5_pipe_valid_sink_last;
wire   [20:0] main_sdram_bankmachine5_pipe_valid_sink_payload_addr;
wire          main_sdram_bankmachine5_pipe_valid_sink_payload_we;
wire          main_sdram_bankmachine5_pipe_valid_sink_ready;
wire          main_sdram_bankmachine5_pipe_valid_sink_valid;
reg           main_sdram_bankmachine5_pipe_valid_source_first = 1'd0;
reg           main_sdram_bankmachine5_pipe_valid_source_last = 1'd0;
reg    [20:0] main_sdram_bankmachine5_pipe_valid_source_payload_addr = 21'd0;
reg           main_sdram_bankmachine5_pipe_valid_source_payload_we = 1'd0;
wire          main_sdram_bankmachine5_pipe_valid_source_ready;
reg           main_sdram_bankmachine5_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine5_produce = 3'd0;
wire    [2:0] main_sdram_bankmachine5_rdport_adr;
wire   [23:0] main_sdram_bankmachine5_rdport_dat_r;
reg           main_sdram_bankmachine5_refresh_gnt = 1'd0;
wire          main_sdram_bankmachine5_refresh_req;
reg           main_sdram_bankmachine5_replace = 1'd0;
wire   [20:0] main_sdram_bankmachine5_req_addr;
wire          main_sdram_bankmachine5_req_lock;
reg           main_sdram_bankmachine5_req_rdata_valid = 1'd0;
wire          main_sdram_bankmachine5_req_ready;
wire          main_sdram_bankmachine5_req_valid;
reg           main_sdram_bankmachine5_req_wdata_ready = 1'd0;
wire          main_sdram_bankmachine5_req_we;
reg    [13:0] main_sdram_bankmachine5_row = 14'd0;
reg           main_sdram_bankmachine5_row_close = 1'd0;
reg           main_sdram_bankmachine5_row_col_n_addr_sel = 1'd0;
wire          main_sdram_bankmachine5_row_hit;
reg           main_sdram_bankmachine5_row_open = 1'd0;
reg           main_sdram_bankmachine5_row_opened = 1'd0;
reg           main_sdram_bankmachine5_sink_first = 1'd0;
reg           main_sdram_bankmachine5_sink_last = 1'd0;
wire   [20:0] main_sdram_bankmachine5_sink_payload_addr;
wire          main_sdram_bankmachine5_sink_payload_we;
wire          main_sdram_bankmachine5_sink_ready;
wire          main_sdram_bankmachine5_sink_sink_first;
wire          main_sdram_bankmachine5_sink_sink_last;
wire   [20:0] main_sdram_bankmachine5_sink_sink_payload_addr;
wire          main_sdram_bankmachine5_sink_sink_payload_we;
wire          main_sdram_bankmachine5_sink_sink_ready;
wire          main_sdram_bankmachine5_sink_sink_valid;
wire          main_sdram_bankmachine5_sink_valid;
wire          main_sdram_bankmachine5_source_first;
wire          main_sdram_bankmachine5_source_last;
wire   [20:0] main_sdram_bankmachine5_source_payload_addr;
wire          main_sdram_bankmachine5_source_payload_we;
wire          main_sdram_bankmachine5_source_ready;
wire          main_sdram_bankmachine5_source_source_first;
wire          main_sdram_bankmachine5_source_source_last;
wire   [20:0] main_sdram_bankmachine5_source_source_payload_addr;
wire          main_sdram_bankmachine5_source_source_payload_we;
wire          main_sdram_bankmachine5_source_source_ready;
wire          main_sdram_bankmachine5_source_source_valid;
wire          main_sdram_bankmachine5_source_valid;
wire   [23:0] main_sdram_bankmachine5_syncfifo5_din;
wire   [23:0] main_sdram_bankmachine5_syncfifo5_dout;
wire          main_sdram_bankmachine5_syncfifo5_re;
wire          main_sdram_bankmachine5_syncfifo5_readable;
wire          main_sdram_bankmachine5_syncfifo5_we;
wire          main_sdram_bankmachine5_syncfifo5_writable;
reg     [2:0] main_sdram_bankmachine5_trascon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine5_trascon_ready = 1'd0;
wire          main_sdram_bankmachine5_trascon_valid;
reg     [2:0] main_sdram_bankmachine5_trccon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine5_trccon_ready = 1'd0;
wire          main_sdram_bankmachine5_trccon_valid;
reg     [2:0] main_sdram_bankmachine5_twtpcon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine5_twtpcon_ready = 1'd0;
wire          main_sdram_bankmachine5_twtpcon_valid;
reg     [2:0] main_sdram_bankmachine5_wrport_adr = 3'd0;
wire   [23:0] main_sdram_bankmachine5_wrport_dat_r;
wire   [23:0] main_sdram_bankmachine5_wrport_dat_w;
wire          main_sdram_bankmachine5_wrport_we;
reg           main_sdram_bankmachine6_auto_precharge = 1'd0;
reg    [13:0] main_sdram_bankmachine6_cmd_payload_a = 14'd0;
wire    [2:0] main_sdram_bankmachine6_cmd_payload_ba;
reg           main_sdram_bankmachine6_cmd_payload_cas = 1'd0;
reg           main_sdram_bankmachine6_cmd_payload_is_cmd = 1'd0;
reg           main_sdram_bankmachine6_cmd_payload_is_read = 1'd0;
reg           main_sdram_bankmachine6_cmd_payload_is_write = 1'd0;
reg           main_sdram_bankmachine6_cmd_payload_ras = 1'd0;
reg           main_sdram_bankmachine6_cmd_payload_we = 1'd0;
reg           main_sdram_bankmachine6_cmd_ready = 1'd0;
reg           main_sdram_bankmachine6_cmd_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine6_consume = 3'd0;
wire          main_sdram_bankmachine6_do_read;
wire          main_sdram_bankmachine6_fifo_in_first;
wire          main_sdram_bankmachine6_fifo_in_last;
wire   [20:0] main_sdram_bankmachine6_fifo_in_payload_addr;
wire          main_sdram_bankmachine6_fifo_in_payload_we;
wire          main_sdram_bankmachine6_fifo_out_first;
wire          main_sdram_bankmachine6_fifo_out_last;
wire   [20:0] main_sdram_bankmachine6_fifo_out_payload_addr;
wire          main_sdram_bankmachine6_fifo_out_payload_we;
reg     [3:0] main_sdram_bankmachine6_level = 4'd0;
wire          main_sdram_bankmachine6_pipe_valid_sink_first;
wire          main_sdram_bankmachine6_pipe_valid_sink_last;
wire   [20:0] main_sdram_bankmachine6_pipe_valid_sink_payload_addr;
wire          main_sdram_bankmachine6_pipe_valid_sink_payload_we;
wire          main_sdram_bankmachine6_pipe_valid_sink_ready;
wire          main_sdram_bankmachine6_pipe_valid_sink_valid;
reg           main_sdram_bankmachine6_pipe_valid_source_first = 1'd0;
reg           main_sdram_bankmachine6_pipe_valid_source_last = 1'd0;
reg    [20:0] main_sdram_bankmachine6_pipe_valid_source_payload_addr = 21'd0;
reg           main_sdram_bankmachine6_pipe_valid_source_payload_we = 1'd0;
wire          main_sdram_bankmachine6_pipe_valid_source_ready;
reg           main_sdram_bankmachine6_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine6_produce = 3'd0;
wire    [2:0] main_sdram_bankmachine6_rdport_adr;
wire   [23:0] main_sdram_bankmachine6_rdport_dat_r;
reg           main_sdram_bankmachine6_refresh_gnt = 1'd0;
wire          main_sdram_bankmachine6_refresh_req;
reg           main_sdram_bankmachine6_replace = 1'd0;
wire   [20:0] main_sdram_bankmachine6_req_addr;
wire          main_sdram_bankmachine6_req_lock;
reg           main_sdram_bankmachine6_req_rdata_valid = 1'd0;
wire          main_sdram_bankmachine6_req_ready;
wire          main_sdram_bankmachine6_req_valid;
reg           main_sdram_bankmachine6_req_wdata_ready = 1'd0;
wire          main_sdram_bankmachine6_req_we;
reg    [13:0] main_sdram_bankmachine6_row = 14'd0;
reg           main_sdram_bankmachine6_row_close = 1'd0;
reg           main_sdram_bankmachine6_row_col_n_addr_sel = 1'd0;
wire          main_sdram_bankmachine6_row_hit;
reg           main_sdram_bankmachine6_row_open = 1'd0;
reg           main_sdram_bankmachine6_row_opened = 1'd0;
reg           main_sdram_bankmachine6_sink_first = 1'd0;
reg           main_sdram_bankmachine6_sink_last = 1'd0;
wire   [20:0] main_sdram_bankmachine6_sink_payload_addr;
wire          main_sdram_bankmachine6_sink_payload_we;
wire          main_sdram_bankmachine6_sink_ready;
wire          main_sdram_bankmachine6_sink_sink_first;
wire          main_sdram_bankmachine6_sink_sink_last;
wire   [20:0] main_sdram_bankmachine6_sink_sink_payload_addr;
wire          main_sdram_bankmachine6_sink_sink_payload_we;
wire          main_sdram_bankmachine6_sink_sink_ready;
wire          main_sdram_bankmachine6_sink_sink_valid;
wire          main_sdram_bankmachine6_sink_valid;
wire          main_sdram_bankmachine6_source_first;
wire          main_sdram_bankmachine6_source_last;
wire   [20:0] main_sdram_bankmachine6_source_payload_addr;
wire          main_sdram_bankmachine6_source_payload_we;
wire          main_sdram_bankmachine6_source_ready;
wire          main_sdram_bankmachine6_source_source_first;
wire          main_sdram_bankmachine6_source_source_last;
wire   [20:0] main_sdram_bankmachine6_source_source_payload_addr;
wire          main_sdram_bankmachine6_source_source_payload_we;
wire          main_sdram_bankmachine6_source_source_ready;
wire          main_sdram_bankmachine6_source_source_valid;
wire          main_sdram_bankmachine6_source_valid;
wire   [23:0] main_sdram_bankmachine6_syncfifo6_din;
wire   [23:0] main_sdram_bankmachine6_syncfifo6_dout;
wire          main_sdram_bankmachine6_syncfifo6_re;
wire          main_sdram_bankmachine6_syncfifo6_readable;
wire          main_sdram_bankmachine6_syncfifo6_we;
wire          main_sdram_bankmachine6_syncfifo6_writable;
reg     [2:0] main_sdram_bankmachine6_trascon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine6_trascon_ready = 1'd0;
wire          main_sdram_bankmachine6_trascon_valid;
reg     [2:0] main_sdram_bankmachine6_trccon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine6_trccon_ready = 1'd0;
wire          main_sdram_bankmachine6_trccon_valid;
reg     [2:0] main_sdram_bankmachine6_twtpcon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine6_twtpcon_ready = 1'd0;
wire          main_sdram_bankmachine6_twtpcon_valid;
reg     [2:0] main_sdram_bankmachine6_wrport_adr = 3'd0;
wire   [23:0] main_sdram_bankmachine6_wrport_dat_r;
wire   [23:0] main_sdram_bankmachine6_wrport_dat_w;
wire          main_sdram_bankmachine6_wrport_we;
reg           main_sdram_bankmachine7_auto_precharge = 1'd0;
reg    [13:0] main_sdram_bankmachine7_cmd_payload_a = 14'd0;
wire    [2:0] main_sdram_bankmachine7_cmd_payload_ba;
reg           main_sdram_bankmachine7_cmd_payload_cas = 1'd0;
reg           main_sdram_bankmachine7_cmd_payload_is_cmd = 1'd0;
reg           main_sdram_bankmachine7_cmd_payload_is_read = 1'd0;
reg           main_sdram_bankmachine7_cmd_payload_is_write = 1'd0;
reg           main_sdram_bankmachine7_cmd_payload_ras = 1'd0;
reg           main_sdram_bankmachine7_cmd_payload_we = 1'd0;
reg           main_sdram_bankmachine7_cmd_ready = 1'd0;
reg           main_sdram_bankmachine7_cmd_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine7_consume = 3'd0;
wire          main_sdram_bankmachine7_do_read;
wire          main_sdram_bankmachine7_fifo_in_first;
wire          main_sdram_bankmachine7_fifo_in_last;
wire   [20:0] main_sdram_bankmachine7_fifo_in_payload_addr;
wire          main_sdram_bankmachine7_fifo_in_payload_we;
wire          main_sdram_bankmachine7_fifo_out_first;
wire          main_sdram_bankmachine7_fifo_out_last;
wire   [20:0] main_sdram_bankmachine7_fifo_out_payload_addr;
wire          main_sdram_bankmachine7_fifo_out_payload_we;
reg     [3:0] main_sdram_bankmachine7_level = 4'd0;
wire          main_sdram_bankmachine7_pipe_valid_sink_first;
wire          main_sdram_bankmachine7_pipe_valid_sink_last;
wire   [20:0] main_sdram_bankmachine7_pipe_valid_sink_payload_addr;
wire          main_sdram_bankmachine7_pipe_valid_sink_payload_we;
wire          main_sdram_bankmachine7_pipe_valid_sink_ready;
wire          main_sdram_bankmachine7_pipe_valid_sink_valid;
reg           main_sdram_bankmachine7_pipe_valid_source_first = 1'd0;
reg           main_sdram_bankmachine7_pipe_valid_source_last = 1'd0;
reg    [20:0] main_sdram_bankmachine7_pipe_valid_source_payload_addr = 21'd0;
reg           main_sdram_bankmachine7_pipe_valid_source_payload_we = 1'd0;
wire          main_sdram_bankmachine7_pipe_valid_source_ready;
reg           main_sdram_bankmachine7_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine7_produce = 3'd0;
wire    [2:0] main_sdram_bankmachine7_rdport_adr;
wire   [23:0] main_sdram_bankmachine7_rdport_dat_r;
reg           main_sdram_bankmachine7_refresh_gnt = 1'd0;
wire          main_sdram_bankmachine7_refresh_req;
reg           main_sdram_bankmachine7_replace = 1'd0;
wire   [20:0] main_sdram_bankmachine7_req_addr;
wire          main_sdram_bankmachine7_req_lock;
reg           main_sdram_bankmachine7_req_rdata_valid = 1'd0;
wire          main_sdram_bankmachine7_req_ready;
wire          main_sdram_bankmachine7_req_valid;
reg           main_sdram_bankmachine7_req_wdata_ready = 1'd0;
wire          main_sdram_bankmachine7_req_we;
reg    [13:0] main_sdram_bankmachine7_row = 14'd0;
reg           main_sdram_bankmachine7_row_close = 1'd0;
reg           main_sdram_bankmachine7_row_col_n_addr_sel = 1'd0;
wire          main_sdram_bankmachine7_row_hit;
reg           main_sdram_bankmachine7_row_open = 1'd0;
reg           main_sdram_bankmachine7_row_opened = 1'd0;
reg           main_sdram_bankmachine7_sink_first = 1'd0;
reg           main_sdram_bankmachine7_sink_last = 1'd0;
wire   [20:0] main_sdram_bankmachine7_sink_payload_addr;
wire          main_sdram_bankmachine7_sink_payload_we;
wire          main_sdram_bankmachine7_sink_ready;
wire          main_sdram_bankmachine7_sink_sink_first;
wire          main_sdram_bankmachine7_sink_sink_last;
wire   [20:0] main_sdram_bankmachine7_sink_sink_payload_addr;
wire          main_sdram_bankmachine7_sink_sink_payload_we;
wire          main_sdram_bankmachine7_sink_sink_ready;
wire          main_sdram_bankmachine7_sink_sink_valid;
wire          main_sdram_bankmachine7_sink_valid;
wire          main_sdram_bankmachine7_source_first;
wire          main_sdram_bankmachine7_source_last;
wire   [20:0] main_sdram_bankmachine7_source_payload_addr;
wire          main_sdram_bankmachine7_source_payload_we;
wire          main_sdram_bankmachine7_source_ready;
wire          main_sdram_bankmachine7_source_source_first;
wire          main_sdram_bankmachine7_source_source_last;
wire   [20:0] main_sdram_bankmachine7_source_source_payload_addr;
wire          main_sdram_bankmachine7_source_source_payload_we;
wire          main_sdram_bankmachine7_source_source_ready;
wire          main_sdram_bankmachine7_source_source_valid;
wire          main_sdram_bankmachine7_source_valid;
wire   [23:0] main_sdram_bankmachine7_syncfifo7_din;
wire   [23:0] main_sdram_bankmachine7_syncfifo7_dout;
wire          main_sdram_bankmachine7_syncfifo7_re;
wire          main_sdram_bankmachine7_syncfifo7_readable;
wire          main_sdram_bankmachine7_syncfifo7_we;
wire          main_sdram_bankmachine7_syncfifo7_writable;
reg     [2:0] main_sdram_bankmachine7_trascon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine7_trascon_ready = 1'd0;
wire          main_sdram_bankmachine7_trascon_valid;
reg     [2:0] main_sdram_bankmachine7_trccon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine7_trccon_ready = 1'd0;
wire          main_sdram_bankmachine7_trccon_valid;
reg     [2:0] main_sdram_bankmachine7_twtpcon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine7_twtpcon_ready = 1'd0;
wire          main_sdram_bankmachine7_twtpcon_valid;
reg     [2:0] main_sdram_bankmachine7_wrport_adr = 3'd0;
wire   [23:0] main_sdram_bankmachine7_wrport_dat_r;
wire   [23:0] main_sdram_bankmachine7_wrport_dat_w;
wire          main_sdram_bankmachine7_wrport_we;
wire          main_sdram_cas_allowed;
wire          main_sdram_choose_cmd_ce;
wire   [13:0] main_sdram_choose_cmd_cmd_payload_a;
wire    [2:0] main_sdram_choose_cmd_cmd_payload_ba;
reg           main_sdram_choose_cmd_cmd_payload_cas = 1'd0;
wire          main_sdram_choose_cmd_cmd_payload_is_cmd;
wire          main_sdram_choose_cmd_cmd_payload_is_read;
wire          main_sdram_choose_cmd_cmd_payload_is_write;
reg           main_sdram_choose_cmd_cmd_payload_ras = 1'd0;
reg           main_sdram_choose_cmd_cmd_payload_we = 1'd0;
reg           main_sdram_choose_cmd_cmd_ready = 1'd0;
wire          main_sdram_choose_cmd_cmd_valid;
reg     [2:0] main_sdram_choose_cmd_grant = 3'd0;
wire    [7:0] main_sdram_choose_cmd_request;
reg     [7:0] main_sdram_choose_cmd_valids = 8'd0;
reg           main_sdram_choose_cmd_want_activates = 1'd0;
reg           main_sdram_choose_cmd_want_cmds = 1'd0;
reg           main_sdram_choose_cmd_want_reads = 1'd0;
reg           main_sdram_choose_cmd_want_writes = 1'd0;
wire          main_sdram_choose_req_ce;
wire   [13:0] main_sdram_choose_req_cmd_payload_a;
wire    [2:0] main_sdram_choose_req_cmd_payload_ba;
reg           main_sdram_choose_req_cmd_payload_cas = 1'd0;
wire          main_sdram_choose_req_cmd_payload_is_cmd;
wire          main_sdram_choose_req_cmd_payload_is_read;
wire          main_sdram_choose_req_cmd_payload_is_write;
reg           main_sdram_choose_req_cmd_payload_ras = 1'd0;
reg           main_sdram_choose_req_cmd_payload_we = 1'd0;
reg           main_sdram_choose_req_cmd_ready = 1'd0;
wire          main_sdram_choose_req_cmd_valid;
reg     [2:0] main_sdram_choose_req_grant = 3'd0;
wire    [7:0] main_sdram_choose_req_request;
reg     [7:0] main_sdram_choose_req_valids = 8'd0;
reg           main_sdram_choose_req_want_activates = 1'd0;
reg           main_sdram_choose_req_want_cmds = 1'd0;
reg           main_sdram_choose_req_want_reads = 1'd0;
reg           main_sdram_choose_req_want_writes = 1'd0;
wire          main_sdram_cke;
reg           main_sdram_cmd_last = 1'd0;
reg    [13:0] main_sdram_cmd_payload_a = 14'd0;
reg     [2:0] main_sdram_cmd_payload_ba = 3'd0;
reg           main_sdram_cmd_payload_cas = 1'd0;
reg           main_sdram_cmd_payload_is_read = 1'd0;
reg           main_sdram_cmd_payload_is_write = 1'd0;
reg           main_sdram_cmd_payload_ras = 1'd0;
reg           main_sdram_cmd_payload_we = 1'd0;
reg           main_sdram_cmd_ready = 1'd0;
reg           main_sdram_cmd_valid = 1'd0;
reg           main_sdram_csr_dfi_p0_act_n = 1'd1;
wire   [13:0] main_sdram_csr_dfi_p0_address;
wire    [2:0] main_sdram_csr_dfi_p0_bank;
reg           main_sdram_csr_dfi_p0_cas_n = 1'd1;
reg           main_sdram_csr_dfi_p0_cke = 1'd0;
reg           main_sdram_csr_dfi_p0_cs_n = 1'd1;
reg           main_sdram_csr_dfi_p0_odt = 1'd0;
reg           main_sdram_csr_dfi_p0_ras_n = 1'd1;
reg    [31:0] main_sdram_csr_dfi_p0_rddata = 32'd0;
wire          main_sdram_csr_dfi_p0_rddata_en;
reg           main_sdram_csr_dfi_p0_rddata_valid = 1'd0;
wire          main_sdram_csr_dfi_p0_reset_n;
reg           main_sdram_csr_dfi_p0_we_n = 1'd1;
wire   [31:0] main_sdram_csr_dfi_p0_wrdata;
wire          main_sdram_csr_dfi_p0_wrdata_en;
wire    [3:0] main_sdram_csr_dfi_p0_wrdata_mask;
reg           main_sdram_csr_dfi_p1_act_n = 1'd1;
wire   [13:0] main_sdram_csr_dfi_p1_address;
wire    [2:0] main_sdram_csr_dfi_p1_bank;
reg           main_sdram_csr_dfi_p1_cas_n = 1'd1;
reg           main_sdram_csr_dfi_p1_cke = 1'd0;
reg           main_sdram_csr_dfi_p1_cs_n = 1'd1;
reg           main_sdram_csr_dfi_p1_odt = 1'd0;
reg           main_sdram_csr_dfi_p1_ras_n = 1'd1;
reg    [31:0] main_sdram_csr_dfi_p1_rddata = 32'd0;
wire          main_sdram_csr_dfi_p1_rddata_en;
reg           main_sdram_csr_dfi_p1_rddata_valid = 1'd0;
wire          main_sdram_csr_dfi_p1_reset_n;
reg           main_sdram_csr_dfi_p1_we_n = 1'd1;
wire   [31:0] main_sdram_csr_dfi_p1_wrdata;
wire          main_sdram_csr_dfi_p1_wrdata_en;
wire    [3:0] main_sdram_csr_dfi_p1_wrdata_mask;
reg           main_sdram_csr_dfi_p2_act_n = 1'd1;
wire   [13:0] main_sdram_csr_dfi_p2_address;
wire    [2:0] main_sdram_csr_dfi_p2_bank;
reg           main_sdram_csr_dfi_p2_cas_n = 1'd1;
reg           main_sdram_csr_dfi_p2_cke = 1'd0;
reg           main_sdram_csr_dfi_p2_cs_n = 1'd1;
reg           main_sdram_csr_dfi_p2_odt = 1'd0;
reg           main_sdram_csr_dfi_p2_ras_n = 1'd1;
reg    [31:0] main_sdram_csr_dfi_p2_rddata = 32'd0;
wire          main_sdram_csr_dfi_p2_rddata_en;
reg           main_sdram_csr_dfi_p2_rddata_valid = 1'd0;
wire          main_sdram_csr_dfi_p2_reset_n;
reg           main_sdram_csr_dfi_p2_we_n = 1'd1;
wire   [31:0] main_sdram_csr_dfi_p2_wrdata;
wire          main_sdram_csr_dfi_p2_wrdata_en;
wire    [3:0] main_sdram_csr_dfi_p2_wrdata_mask;
reg           main_sdram_csr_dfi_p3_act_n = 1'd1;
wire   [13:0] main_sdram_csr_dfi_p3_address;
wire    [2:0] main_sdram_csr_dfi_p3_bank;
reg           main_sdram_csr_dfi_p3_cas_n = 1'd1;
reg           main_sdram_csr_dfi_p3_cke = 1'd0;
reg           main_sdram_csr_dfi_p3_cs_n = 1'd1;
reg           main_sdram_csr_dfi_p3_odt = 1'd0;
reg           main_sdram_csr_dfi_p3_ras_n = 1'd1;
reg    [31:0] main_sdram_csr_dfi_p3_rddata = 32'd0;
wire          main_sdram_csr_dfi_p3_rddata_en;
reg           main_sdram_csr_dfi_p3_rddata_valid = 1'd0;
wire          main_sdram_csr_dfi_p3_reset_n;
reg           main_sdram_csr_dfi_p3_we_n = 1'd1;
wire   [31:0] main_sdram_csr_dfi_p3_wrdata;
wire          main_sdram_csr_dfi_p3_wrdata_en;
wire    [3:0] main_sdram_csr_dfi_p3_wrdata_mask;
reg           main_sdram_dfi_p0_act_n = 1'd1;
reg    [13:0] main_sdram_dfi_p0_address = 14'd0;
reg     [2:0] main_sdram_dfi_p0_bank = 3'd0;
reg           main_sdram_dfi_p0_cas_n = 1'd1;
wire          main_sdram_dfi_p0_cke;
reg           main_sdram_dfi_p0_cs_n = 1'd1;
wire          main_sdram_dfi_p0_odt;
reg           main_sdram_dfi_p0_ras_n = 1'd1;
wire   [31:0] main_sdram_dfi_p0_rddata;
reg           main_sdram_dfi_p0_rddata_en = 1'd0;
wire          main_sdram_dfi_p0_rddata_valid;
wire          main_sdram_dfi_p0_reset_n;
reg           main_sdram_dfi_p0_we_n = 1'd1;
wire   [31:0] main_sdram_dfi_p0_wrdata;
reg           main_sdram_dfi_p0_wrdata_en = 1'd0;
wire    [3:0] main_sdram_dfi_p0_wrdata_mask;
reg           main_sdram_dfi_p1_act_n = 1'd1;
reg    [13:0] main_sdram_dfi_p1_address = 14'd0;
reg     [2:0] main_sdram_dfi_p1_bank = 3'd0;
reg           main_sdram_dfi_p1_cas_n = 1'd1;
wire          main_sdram_dfi_p1_cke;
reg           main_sdram_dfi_p1_cs_n = 1'd1;
wire          main_sdram_dfi_p1_odt;
reg           main_sdram_dfi_p1_ras_n = 1'd1;
wire   [31:0] main_sdram_dfi_p1_rddata;
reg           main_sdram_dfi_p1_rddata_en = 1'd0;
wire          main_sdram_dfi_p1_rddata_valid;
wire          main_sdram_dfi_p1_reset_n;
reg           main_sdram_dfi_p1_we_n = 1'd1;
wire   [31:0] main_sdram_dfi_p1_wrdata;
reg           main_sdram_dfi_p1_wrdata_en = 1'd0;
wire    [3:0] main_sdram_dfi_p1_wrdata_mask;
reg           main_sdram_dfi_p2_act_n = 1'd1;
reg    [13:0] main_sdram_dfi_p2_address = 14'd0;
reg     [2:0] main_sdram_dfi_p2_bank = 3'd0;
reg           main_sdram_dfi_p2_cas_n = 1'd1;
wire          main_sdram_dfi_p2_cke;
reg           main_sdram_dfi_p2_cs_n = 1'd1;
wire          main_sdram_dfi_p2_odt;
reg           main_sdram_dfi_p2_ras_n = 1'd1;
wire   [31:0] main_sdram_dfi_p2_rddata;
reg           main_sdram_dfi_p2_rddata_en = 1'd0;
wire          main_sdram_dfi_p2_rddata_valid;
wire          main_sdram_dfi_p2_reset_n;
reg           main_sdram_dfi_p2_we_n = 1'd1;
wire   [31:0] main_sdram_dfi_p2_wrdata;
reg           main_sdram_dfi_p2_wrdata_en = 1'd0;
wire    [3:0] main_sdram_dfi_p2_wrdata_mask;
reg           main_sdram_dfi_p3_act_n = 1'd1;
reg    [13:0] main_sdram_dfi_p3_address = 14'd0;
reg     [2:0] main_sdram_dfi_p3_bank = 3'd0;
reg           main_sdram_dfi_p3_cas_n = 1'd1;
wire          main_sdram_dfi_p3_cke;
reg           main_sdram_dfi_p3_cs_n = 1'd1;
wire          main_sdram_dfi_p3_odt;
reg           main_sdram_dfi_p3_ras_n = 1'd1;
wire   [31:0] main_sdram_dfi_p3_rddata;
reg           main_sdram_dfi_p3_rddata_en = 1'd0;
wire          main_sdram_dfi_p3_rddata_valid;
wire          main_sdram_dfi_p3_reset_n;
reg           main_sdram_dfi_p3_we_n = 1'd1;
wire   [31:0] main_sdram_dfi_p3_wrdata;
reg           main_sdram_dfi_p3_wrdata_en = 1'd0;
wire    [3:0] main_sdram_dfi_p3_wrdata_mask;
reg           main_sdram_en0 = 1'd0;
reg           main_sdram_en1 = 1'd0;
reg           main_sdram_ext_dfi_p0_act_n = 1'd1;
reg    [13:0] main_sdram_ext_dfi_p0_address = 14'd0;
reg     [2:0] main_sdram_ext_dfi_p0_bank = 3'd0;
reg           main_sdram_ext_dfi_p0_cas_n = 1'd1;
reg           main_sdram_ext_dfi_p0_cke = 1'd0;
reg           main_sdram_ext_dfi_p0_cs_n = 1'd1;
reg           main_sdram_ext_dfi_p0_odt = 1'd0;
reg           main_sdram_ext_dfi_p0_ras_n = 1'd1;
reg    [31:0] main_sdram_ext_dfi_p0_rddata = 32'd0;
reg           main_sdram_ext_dfi_p0_rddata_en = 1'd0;
reg           main_sdram_ext_dfi_p0_rddata_valid = 1'd0;
reg           main_sdram_ext_dfi_p0_reset_n = 1'd0;
reg           main_sdram_ext_dfi_p0_we_n = 1'd1;
reg    [31:0] main_sdram_ext_dfi_p0_wrdata = 32'd0;
reg           main_sdram_ext_dfi_p0_wrdata_en = 1'd0;
reg     [3:0] main_sdram_ext_dfi_p0_wrdata_mask = 4'd0;
reg           main_sdram_ext_dfi_p1_act_n = 1'd1;
reg    [13:0] main_sdram_ext_dfi_p1_address = 14'd0;
reg     [2:0] main_sdram_ext_dfi_p1_bank = 3'd0;
reg           main_sdram_ext_dfi_p1_cas_n = 1'd1;
reg           main_sdram_ext_dfi_p1_cke = 1'd0;
reg           main_sdram_ext_dfi_p1_cs_n = 1'd1;
reg           main_sdram_ext_dfi_p1_odt = 1'd0;
reg           main_sdram_ext_dfi_p1_ras_n = 1'd1;
reg    [31:0] main_sdram_ext_dfi_p1_rddata = 32'd0;
reg           main_sdram_ext_dfi_p1_rddata_en = 1'd0;
reg           main_sdram_ext_dfi_p1_rddata_valid = 1'd0;
reg           main_sdram_ext_dfi_p1_reset_n = 1'd0;
reg           main_sdram_ext_dfi_p1_we_n = 1'd1;
reg    [31:0] main_sdram_ext_dfi_p1_wrdata = 32'd0;
reg           main_sdram_ext_dfi_p1_wrdata_en = 1'd0;
reg     [3:0] main_sdram_ext_dfi_p1_wrdata_mask = 4'd0;
reg           main_sdram_ext_dfi_p2_act_n = 1'd1;
reg    [13:0] main_sdram_ext_dfi_p2_address = 14'd0;
reg     [2:0] main_sdram_ext_dfi_p2_bank = 3'd0;
reg           main_sdram_ext_dfi_p2_cas_n = 1'd1;
reg           main_sdram_ext_dfi_p2_cke = 1'd0;
reg           main_sdram_ext_dfi_p2_cs_n = 1'd1;
reg           main_sdram_ext_dfi_p2_odt = 1'd0;
reg           main_sdram_ext_dfi_p2_ras_n = 1'd1;
reg    [31:0] main_sdram_ext_dfi_p2_rddata = 32'd0;
reg           main_sdram_ext_dfi_p2_rddata_en = 1'd0;
reg           main_sdram_ext_dfi_p2_rddata_valid = 1'd0;
reg           main_sdram_ext_dfi_p2_reset_n = 1'd0;
reg           main_sdram_ext_dfi_p2_we_n = 1'd1;
reg    [31:0] main_sdram_ext_dfi_p2_wrdata = 32'd0;
reg           main_sdram_ext_dfi_p2_wrdata_en = 1'd0;
reg     [3:0] main_sdram_ext_dfi_p2_wrdata_mask = 4'd0;
reg           main_sdram_ext_dfi_p3_act_n = 1'd1;
reg    [13:0] main_sdram_ext_dfi_p3_address = 14'd0;
reg     [2:0] main_sdram_ext_dfi_p3_bank = 3'd0;
reg           main_sdram_ext_dfi_p3_cas_n = 1'd1;
reg           main_sdram_ext_dfi_p3_cke = 1'd0;
reg           main_sdram_ext_dfi_p3_cs_n = 1'd1;
reg           main_sdram_ext_dfi_p3_odt = 1'd0;
reg           main_sdram_ext_dfi_p3_ras_n = 1'd1;
reg    [31:0] main_sdram_ext_dfi_p3_rddata = 32'd0;
reg           main_sdram_ext_dfi_p3_rddata_en = 1'd0;
reg           main_sdram_ext_dfi_p3_rddata_valid = 1'd0;
reg           main_sdram_ext_dfi_p3_reset_n = 1'd0;
reg           main_sdram_ext_dfi_p3_we_n = 1'd1;
reg    [31:0] main_sdram_ext_dfi_p3_wrdata = 32'd0;
reg           main_sdram_ext_dfi_p3_wrdata_en = 1'd0;
reg     [3:0] main_sdram_ext_dfi_p3_wrdata_mask = 4'd0;
reg           main_sdram_ext_dfi_sel = 1'd0;
wire          main_sdram_go_to_refresh;
wire   [20:0] main_sdram_interface_bank0_addr;
wire          main_sdram_interface_bank0_lock;
wire          main_sdram_interface_bank0_rdata_valid;
wire          main_sdram_interface_bank0_ready;
wire          main_sdram_interface_bank0_valid;
wire          main_sdram_interface_bank0_wdata_ready;
wire          main_sdram_interface_bank0_we;
wire   [20:0] main_sdram_interface_bank1_addr;
wire          main_sdram_interface_bank1_lock;
wire          main_sdram_interface_bank1_rdata_valid;
wire          main_sdram_interface_bank1_ready;
wire          main_sdram_interface_bank1_valid;
wire          main_sdram_interface_bank1_wdata_ready;
wire          main_sdram_interface_bank1_we;
wire   [20:0] main_sdram_interface_bank2_addr;
wire          main_sdram_interface_bank2_lock;
wire          main_sdram_interface_bank2_rdata_valid;
wire          main_sdram_interface_bank2_ready;
wire          main_sdram_interface_bank2_valid;
wire          main_sdram_interface_bank2_wdata_ready;
wire          main_sdram_interface_bank2_we;
wire   [20:0] main_sdram_interface_bank3_addr;
wire          main_sdram_interface_bank3_lock;
wire          main_sdram_interface_bank3_rdata_valid;
wire          main_sdram_interface_bank3_ready;
wire          main_sdram_interface_bank3_valid;
wire          main_sdram_interface_bank3_wdata_ready;
wire          main_sdram_interface_bank3_we;
wire   [20:0] main_sdram_interface_bank4_addr;
wire          main_sdram_interface_bank4_lock;
wire          main_sdram_interface_bank4_rdata_valid;
wire          main_sdram_interface_bank4_ready;
wire          main_sdram_interface_bank4_valid;
wire          main_sdram_interface_bank4_wdata_ready;
wire          main_sdram_interface_bank4_we;
wire   [20:0] main_sdram_interface_bank5_addr;
wire          main_sdram_interface_bank5_lock;
wire          main_sdram_interface_bank5_rdata_valid;
wire          main_sdram_interface_bank5_ready;
wire          main_sdram_interface_bank5_valid;
wire          main_sdram_interface_bank5_wdata_ready;
wire          main_sdram_interface_bank5_we;
wire   [20:0] main_sdram_interface_bank6_addr;
wire          main_sdram_interface_bank6_lock;
wire          main_sdram_interface_bank6_rdata_valid;
wire          main_sdram_interface_bank6_ready;
wire          main_sdram_interface_bank6_valid;
wire          main_sdram_interface_bank6_wdata_ready;
wire          main_sdram_interface_bank6_we;
wire   [20:0] main_sdram_interface_bank7_addr;
wire          main_sdram_interface_bank7_lock;
wire          main_sdram_interface_bank7_rdata_valid;
wire          main_sdram_interface_bank7_ready;
wire          main_sdram_interface_bank7_valid;
wire          main_sdram_interface_bank7_wdata_ready;
wire          main_sdram_interface_bank7_we;
wire  [127:0] main_sdram_interface_rdata;
reg   [127:0] main_sdram_interface_wdata = 128'd0;
reg    [15:0] main_sdram_interface_wdata_we = 16'd0;
reg           main_sdram_master_p0_act_n = 1'd1;
reg    [13:0] main_sdram_master_p0_address = 14'd0;
reg     [2:0] main_sdram_master_p0_bank = 3'd0;
reg           main_sdram_master_p0_cas_n = 1'd1;
reg           main_sdram_master_p0_cke = 1'd0;
reg           main_sdram_master_p0_cs_n = 1'd1;
reg           main_sdram_master_p0_odt = 1'd0;
reg           main_sdram_master_p0_ras_n = 1'd1;
wire   [31:0] main_sdram_master_p0_rddata;
reg           main_sdram_master_p0_rddata_en = 1'd0;
wire          main_sdram_master_p0_rddata_valid;
reg           main_sdram_master_p0_reset_n = 1'd0;
reg           main_sdram_master_p0_we_n = 1'd1;
reg    [31:0] main_sdram_master_p0_wrdata = 32'd0;
reg           main_sdram_master_p0_wrdata_en = 1'd0;
reg     [3:0] main_sdram_master_p0_wrdata_mask = 4'd0;
reg           main_sdram_master_p1_act_n = 1'd1;
reg    [13:0] main_sdram_master_p1_address = 14'd0;
reg     [2:0] main_sdram_master_p1_bank = 3'd0;
reg           main_sdram_master_p1_cas_n = 1'd1;
reg           main_sdram_master_p1_cke = 1'd0;
reg           main_sdram_master_p1_cs_n = 1'd1;
reg           main_sdram_master_p1_odt = 1'd0;
reg           main_sdram_master_p1_ras_n = 1'd1;
wire   [31:0] main_sdram_master_p1_rddata;
reg           main_sdram_master_p1_rddata_en = 1'd0;
wire          main_sdram_master_p1_rddata_valid;
reg           main_sdram_master_p1_reset_n = 1'd0;
reg           main_sdram_master_p1_we_n = 1'd1;
reg    [31:0] main_sdram_master_p1_wrdata = 32'd0;
reg           main_sdram_master_p1_wrdata_en = 1'd0;
reg     [3:0] main_sdram_master_p1_wrdata_mask = 4'd0;
reg           main_sdram_master_p2_act_n = 1'd1;
reg    [13:0] main_sdram_master_p2_address = 14'd0;
reg     [2:0] main_sdram_master_p2_bank = 3'd0;
reg           main_sdram_master_p2_cas_n = 1'd1;
reg           main_sdram_master_p2_cke = 1'd0;
reg           main_sdram_master_p2_cs_n = 1'd1;
reg           main_sdram_master_p2_odt = 1'd0;
reg           main_sdram_master_p2_ras_n = 1'd1;
wire   [31:0] main_sdram_master_p2_rddata;
reg           main_sdram_master_p2_rddata_en = 1'd0;
wire          main_sdram_master_p2_rddata_valid;
reg           main_sdram_master_p2_reset_n = 1'd0;
reg           main_sdram_master_p2_we_n = 1'd1;
reg    [31:0] main_sdram_master_p2_wrdata = 32'd0;
reg           main_sdram_master_p2_wrdata_en = 1'd0;
reg     [3:0] main_sdram_master_p2_wrdata_mask = 4'd0;
reg           main_sdram_master_p3_act_n = 1'd1;
reg    [13:0] main_sdram_master_p3_address = 14'd0;
reg     [2:0] main_sdram_master_p3_bank = 3'd0;
reg           main_sdram_master_p3_cas_n = 1'd1;
reg           main_sdram_master_p3_cke = 1'd0;
reg           main_sdram_master_p3_cs_n = 1'd1;
reg           main_sdram_master_p3_odt = 1'd0;
reg           main_sdram_master_p3_ras_n = 1'd1;
wire   [31:0] main_sdram_master_p3_rddata;
reg           main_sdram_master_p3_rddata_en = 1'd0;
wire          main_sdram_master_p3_rddata_valid;
reg           main_sdram_master_p3_reset_n = 1'd0;
reg           main_sdram_master_p3_we_n = 1'd1;
reg    [31:0] main_sdram_master_p3_wrdata = 32'd0;
reg           main_sdram_master_p3_wrdata_en = 1'd0;
reg     [3:0] main_sdram_master_p3_wrdata_mask = 4'd0;
wire          main_sdram_max_time0;
wire          main_sdram_max_time1;
reg    [13:0] main_sdram_nop_a = 14'd0;
reg     [2:0] main_sdram_nop_ba = 3'd0;
wire    [1:0] main_sdram_nphases;
wire          main_sdram_odt;
reg           main_sdram_phaseinjector0_address_re = 1'd0;
reg    [13:0] main_sdram_phaseinjector0_address_storage = 14'd0;
reg           main_sdram_phaseinjector0_baddress_re = 1'd0;
reg     [2:0] main_sdram_phaseinjector0_baddress_storage = 3'd0;
wire          main_sdram_phaseinjector0_command_issue_r;
reg           main_sdram_phaseinjector0_command_issue_re = 1'd0;
reg           main_sdram_phaseinjector0_command_issue_w = 1'd0;
reg           main_sdram_phaseinjector0_command_issue_we = 1'd0;
reg           main_sdram_phaseinjector0_command_re = 1'd0;
reg     [7:0] main_sdram_phaseinjector0_command_storage = 8'd0;
wire          main_sdram_phaseinjector0_csrfield_cas;
wire          main_sdram_phaseinjector0_csrfield_cs;
wire          main_sdram_phaseinjector0_csrfield_cs_bottom;
wire          main_sdram_phaseinjector0_csrfield_cs_top;
wire          main_sdram_phaseinjector0_csrfield_ras;
wire          main_sdram_phaseinjector0_csrfield_rden;
wire          main_sdram_phaseinjector0_csrfield_we;
wire          main_sdram_phaseinjector0_csrfield_wren;
reg           main_sdram_phaseinjector0_rddata_re = 1'd0;
reg    [31:0] main_sdram_phaseinjector0_rddata_status = 32'd0;
wire          main_sdram_phaseinjector0_rddata_we;
reg           main_sdram_phaseinjector0_wrdata_re = 1'd0;
reg    [31:0] main_sdram_phaseinjector0_wrdata_storage = 32'd0;
reg           main_sdram_phaseinjector1_address_re = 1'd0;
reg    [13:0] main_sdram_phaseinjector1_address_storage = 14'd0;
reg           main_sdram_phaseinjector1_baddress_re = 1'd0;
reg     [2:0] main_sdram_phaseinjector1_baddress_storage = 3'd0;
wire          main_sdram_phaseinjector1_command_issue_r;
reg           main_sdram_phaseinjector1_command_issue_re = 1'd0;
reg           main_sdram_phaseinjector1_command_issue_w = 1'd0;
reg           main_sdram_phaseinjector1_command_issue_we = 1'd0;
reg           main_sdram_phaseinjector1_command_re = 1'd0;
reg     [7:0] main_sdram_phaseinjector1_command_storage = 8'd0;
wire          main_sdram_phaseinjector1_csrfield_cas;
wire          main_sdram_phaseinjector1_csrfield_cs;
wire          main_sdram_phaseinjector1_csrfield_cs_bottom;
wire          main_sdram_phaseinjector1_csrfield_cs_top;
wire          main_sdram_phaseinjector1_csrfield_ras;
wire          main_sdram_phaseinjector1_csrfield_rden;
wire          main_sdram_phaseinjector1_csrfield_we;
wire          main_sdram_phaseinjector1_csrfield_wren;
reg           main_sdram_phaseinjector1_rddata_re = 1'd0;
reg    [31:0] main_sdram_phaseinjector1_rddata_status = 32'd0;
wire          main_sdram_phaseinjector1_rddata_we;
reg           main_sdram_phaseinjector1_wrdata_re = 1'd0;
reg    [31:0] main_sdram_phaseinjector1_wrdata_storage = 32'd0;
reg           main_sdram_phaseinjector2_address_re = 1'd0;
reg    [13:0] main_sdram_phaseinjector2_address_storage = 14'd0;
reg           main_sdram_phaseinjector2_baddress_re = 1'd0;
reg     [2:0] main_sdram_phaseinjector2_baddress_storage = 3'd0;
wire          main_sdram_phaseinjector2_command_issue_r;
reg           main_sdram_phaseinjector2_command_issue_re = 1'd0;
reg           main_sdram_phaseinjector2_command_issue_w = 1'd0;
reg           main_sdram_phaseinjector2_command_issue_we = 1'd0;
reg           main_sdram_phaseinjector2_command_re = 1'd0;
reg     [7:0] main_sdram_phaseinjector2_command_storage = 8'd0;
wire          main_sdram_phaseinjector2_csrfield_cas;
wire          main_sdram_phaseinjector2_csrfield_cs;
wire          main_sdram_phaseinjector2_csrfield_cs_bottom;
wire          main_sdram_phaseinjector2_csrfield_cs_top;
wire          main_sdram_phaseinjector2_csrfield_ras;
wire          main_sdram_phaseinjector2_csrfield_rden;
wire          main_sdram_phaseinjector2_csrfield_we;
wire          main_sdram_phaseinjector2_csrfield_wren;
reg           main_sdram_phaseinjector2_rddata_re = 1'd0;
reg    [31:0] main_sdram_phaseinjector2_rddata_status = 32'd0;
wire          main_sdram_phaseinjector2_rddata_we;
reg           main_sdram_phaseinjector2_wrdata_re = 1'd0;
reg    [31:0] main_sdram_phaseinjector2_wrdata_storage = 32'd0;
reg           main_sdram_phaseinjector3_address_re = 1'd0;
reg    [13:0] main_sdram_phaseinjector3_address_storage = 14'd0;
reg           main_sdram_phaseinjector3_baddress_re = 1'd0;
reg     [2:0] main_sdram_phaseinjector3_baddress_storage = 3'd0;
wire          main_sdram_phaseinjector3_command_issue_r;
reg           main_sdram_phaseinjector3_command_issue_re = 1'd0;
reg           main_sdram_phaseinjector3_command_issue_w = 1'd0;
reg           main_sdram_phaseinjector3_command_issue_we = 1'd0;
reg           main_sdram_phaseinjector3_command_re = 1'd0;
reg     [7:0] main_sdram_phaseinjector3_command_storage = 8'd0;
wire          main_sdram_phaseinjector3_csrfield_cas;
wire          main_sdram_phaseinjector3_csrfield_cs;
wire          main_sdram_phaseinjector3_csrfield_cs_bottom;
wire          main_sdram_phaseinjector3_csrfield_cs_top;
wire          main_sdram_phaseinjector3_csrfield_ras;
wire          main_sdram_phaseinjector3_csrfield_rden;
wire          main_sdram_phaseinjector3_csrfield_we;
wire          main_sdram_phaseinjector3_csrfield_wren;
reg           main_sdram_phaseinjector3_rddata_re = 1'd0;
reg    [31:0] main_sdram_phaseinjector3_rddata_status = 32'd0;
wire          main_sdram_phaseinjector3_rddata_we;
reg           main_sdram_phaseinjector3_wrdata_re = 1'd0;
reg    [31:0] main_sdram_phaseinjector3_wrdata_storage = 32'd0;
reg           main_sdram_postponer_count = 1'd0;
wire          main_sdram_postponer_req_i;
reg           main_sdram_postponer_req_o = 1'd0;
wire          main_sdram_ras_allowed;
wire    [1:0] main_sdram_rdphase;
reg           main_sdram_re = 1'd0;
wire          main_sdram_read_available;
wire          main_sdram_reset_n;
wire          main_sdram_sel;
reg           main_sdram_sequencer_count = 1'd0;
wire          main_sdram_sequencer_done0;
reg           main_sdram_sequencer_done1 = 1'd0;
reg           main_sdram_sequencer_start0 = 1'd0;
wire          main_sdram_sequencer_start1;
reg     [5:0] main_sdram_sequencer_trigger = 6'd0;
wire          main_sdram_slave_p0_act_n;
wire   [13:0] main_sdram_slave_p0_address;
wire    [2:0] main_sdram_slave_p0_bank;
wire          main_sdram_slave_p0_cas_n;
wire          main_sdram_slave_p0_cke;
wire          main_sdram_slave_p0_cs_n;
wire          main_sdram_slave_p0_odt;
wire          main_sdram_slave_p0_ras_n;
reg    [31:0] main_sdram_slave_p0_rddata = 32'd0;
wire          main_sdram_slave_p0_rddata_en;
reg           main_sdram_slave_p0_rddata_valid = 1'd0;
wire          main_sdram_slave_p0_reset_n;
wire          main_sdram_slave_p0_we_n;
wire   [31:0] main_sdram_slave_p0_wrdata;
wire          main_sdram_slave_p0_wrdata_en;
wire    [3:0] main_sdram_slave_p0_wrdata_mask;
wire          main_sdram_slave_p1_act_n;
wire   [13:0] main_sdram_slave_p1_address;
wire    [2:0] main_sdram_slave_p1_bank;
wire          main_sdram_slave_p1_cas_n;
wire          main_sdram_slave_p1_cke;
wire          main_sdram_slave_p1_cs_n;
wire          main_sdram_slave_p1_odt;
wire          main_sdram_slave_p1_ras_n;
reg    [31:0] main_sdram_slave_p1_rddata = 32'd0;
wire          main_sdram_slave_p1_rddata_en;
reg           main_sdram_slave_p1_rddata_valid = 1'd0;
wire          main_sdram_slave_p1_reset_n;
wire          main_sdram_slave_p1_we_n;
wire   [31:0] main_sdram_slave_p1_wrdata;
wire          main_sdram_slave_p1_wrdata_en;
wire    [3:0] main_sdram_slave_p1_wrdata_mask;
wire          main_sdram_slave_p2_act_n;
wire   [13:0] main_sdram_slave_p2_address;
wire    [2:0] main_sdram_slave_p2_bank;
wire          main_sdram_slave_p2_cas_n;
wire          main_sdram_slave_p2_cke;
wire          main_sdram_slave_p2_cs_n;
wire          main_sdram_slave_p2_odt;
wire          main_sdram_slave_p2_ras_n;
reg    [31:0] main_sdram_slave_p2_rddata = 32'd0;
wire          main_sdram_slave_p2_rddata_en;
reg           main_sdram_slave_p2_rddata_valid = 1'd0;
wire          main_sdram_slave_p2_reset_n;
wire          main_sdram_slave_p2_we_n;
wire   [31:0] main_sdram_slave_p2_wrdata;
wire          main_sdram_slave_p2_wrdata_en;
wire    [3:0] main_sdram_slave_p2_wrdata_mask;
wire          main_sdram_slave_p3_act_n;
wire   [13:0] main_sdram_slave_p3_address;
wire    [2:0] main_sdram_slave_p3_bank;
wire          main_sdram_slave_p3_cas_n;
wire          main_sdram_slave_p3_cke;
wire          main_sdram_slave_p3_cs_n;
wire          main_sdram_slave_p3_odt;
wire          main_sdram_slave_p3_ras_n;
reg    [31:0] main_sdram_slave_p3_rddata = 32'd0;
wire          main_sdram_slave_p3_rddata_en;
reg           main_sdram_slave_p3_rddata_valid = 1'd0;
wire          main_sdram_slave_p3_reset_n;
wire          main_sdram_slave_p3_we_n;
wire   [31:0] main_sdram_slave_p3_wrdata;
wire          main_sdram_slave_p3_wrdata_en;
wire    [3:0] main_sdram_slave_p3_wrdata_mask;
reg     [1:0] main_sdram_steerer0 = 2'd0;
reg     [1:0] main_sdram_steerer1 = 2'd0;
reg           main_sdram_steerer10 = 1'd1;
reg           main_sdram_steerer11 = 1'd1;
reg     [1:0] main_sdram_steerer2 = 2'd0;
reg     [1:0] main_sdram_steerer3 = 2'd0;
reg           main_sdram_steerer4 = 1'd1;
reg           main_sdram_steerer5 = 1'd1;
reg           main_sdram_steerer6 = 1'd1;
reg           main_sdram_steerer7 = 1'd1;
reg           main_sdram_steerer8 = 1'd1;
reg           main_sdram_steerer9 = 1'd1;
reg     [3:0] main_sdram_storage = 4'd1;
reg           main_sdram_tccdcon_count = 1'd0;
(* dont_touch = "true" *)
reg           main_sdram_tccdcon_ready = 1'd0;
wire          main_sdram_tccdcon_valid;
wire    [2:0] main_sdram_tfawcon_count;
(* dont_touch = "true" *)
reg           main_sdram_tfawcon_ready = 1'd1;
wire          main_sdram_tfawcon_valid;
reg     [4:0] main_sdram_tfawcon_window = 5'd0;
reg     [4:0] main_sdram_time0 = 5'd0;
reg     [3:0] main_sdram_time1 = 4'd0;
wire    [9:0] main_sdram_timer_count0;
reg     [9:0] main_sdram_timer_count1 = 10'd781;
wire          main_sdram_timer_done0;
wire          main_sdram_timer_done1;
wire          main_sdram_timer_wait;
reg           main_sdram_trrdcon_count = 1'd0;
(* dont_touch = "true" *)
reg           main_sdram_trrdcon_ready = 1'd0;
wire          main_sdram_trrdcon_valid;
reg     [2:0] main_sdram_twtrcon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_twtrcon_ready = 1'd0;
wire          main_sdram_twtrcon_valid;
wire          main_sdram_wants_refresh;
wire          main_sdram_wants_zqcs;
wire          main_sdram_write_available;
reg           main_sdram_zqcs_executer_done = 1'd0;
reg           main_sdram_zqcs_executer_start = 1'd0;
reg     [4:0] main_sdram_zqcs_executer_trigger = 5'd0;
wire   [26:0] main_sdram_zqcs_timer_count0;
reg    [26:0] main_sdram_zqcs_timer_count1 = 27'd99999999;
wire          main_sdram_zqcs_timer_done0;
wire          main_sdram_zqcs_timer_done1;
wire          main_sdram_zqcs_timer_wait;
wire          main_sink_first;
wire          main_sink_last;
wire    [7:0] main_sink_payload_b;
wire          main_sink_payload_de;
wire    [7:0] main_sink_payload_g;
wire          main_sink_payload_hsync;
wire    [7:0] main_sink_payload_r;
wire          main_sink_payload_vsync;
wire          main_sink_ready;
wire          main_sink_valid;
reg           main_tag_di_dirty = 1'd0;
wire   [20:0] main_tag_di_tag;
wire          main_tag_do_dirty;
wire   [20:0] main_tag_do_tag;
wire    [8:0] main_tag_port_adr;
wire   [21:0] main_tag_port_dat_r;
wire   [21:0] main_tag_port_dat_w;
reg           main_tag_port_we = 1'd0;
wire   [33:0] main_vfb_cdc_cdc_asyncfifo_din;
wire   [33:0] main_vfb_cdc_cdc_asyncfifo_dout;
wire          main_vfb_cdc_cdc_asyncfifo_re;
wire          main_vfb_cdc_cdc_asyncfifo_readable;
wire          main_vfb_cdc_cdc_asyncfifo_we;
wire          main_vfb_cdc_cdc_asyncfifo_writable;
wire    [2:0] main_vfb_cdc_cdc_consume_wdomain;
wire          main_vfb_cdc_cdc_fifo_in_first;
wire          main_vfb_cdc_cdc_fifo_in_last;
wire   [31:0] main_vfb_cdc_cdc_fifo_in_payload_data;
wire          main_vfb_cdc_cdc_fifo_out_first;
wire          main_vfb_cdc_cdc_fifo_out_last;
wire   [31:0] main_vfb_cdc_cdc_fifo_out_payload_data;
wire          main_vfb_cdc_cdc_graycounter0_ce;
(* dont_touch = "true" *)
reg     [2:0] main_vfb_cdc_cdc_graycounter0_q = 3'd0;
reg     [2:0] main_vfb_cdc_cdc_graycounter0_q_binary = 3'd0;
wire    [2:0] main_vfb_cdc_cdc_graycounter0_q_next;
reg     [2:0] main_vfb_cdc_cdc_graycounter0_q_next_binary = 3'd0;
wire          main_vfb_cdc_cdc_graycounter1_ce;
(* dont_touch = "true" *)
reg     [2:0] main_vfb_cdc_cdc_graycounter1_q = 3'd0;
reg     [2:0] main_vfb_cdc_cdc_graycounter1_q_binary = 3'd0;
wire    [2:0] main_vfb_cdc_cdc_graycounter1_q_next;
reg     [2:0] main_vfb_cdc_cdc_graycounter1_q_next_binary = 3'd0;
wire    [2:0] main_vfb_cdc_cdc_produce_rdomain;
wire    [1:0] main_vfb_cdc_cdc_rdport_adr;
wire   [33:0] main_vfb_cdc_cdc_rdport_dat_r;
wire          main_vfb_cdc_cdc_sink_first;
wire          main_vfb_cdc_cdc_sink_last;
wire   [31:0] main_vfb_cdc_cdc_sink_payload_data;
wire          main_vfb_cdc_cdc_sink_ready;
wire          main_vfb_cdc_cdc_sink_valid;
wire          main_vfb_cdc_cdc_source_first;
wire          main_vfb_cdc_cdc_source_last;
wire   [31:0] main_vfb_cdc_cdc_source_payload_data;
wire          main_vfb_cdc_cdc_source_ready;
wire          main_vfb_cdc_cdc_source_valid;
wire    [1:0] main_vfb_cdc_cdc_wrport_adr;
wire   [33:0] main_vfb_cdc_cdc_wrport_dat_r;
wire   [33:0] main_vfb_cdc_cdc_wrport_dat_w;
wire          main_vfb_cdc_cdc_wrport_we;
wire          main_vfb_cdc_sink_sink_first;
wire          main_vfb_cdc_sink_sink_last;
wire   [31:0] main_vfb_cdc_sink_sink_payload_data;
wire          main_vfb_cdc_sink_sink_ready;
wire          main_vfb_cdc_sink_sink_valid;
wire          main_vfb_cdc_source_source_first;
wire          main_vfb_cdc_source_source_last;
wire   [31:0] main_vfb_cdc_source_source_payload_data;
reg           main_vfb_cdc_source_source_ready = 1'd0;
wire          main_vfb_cdc_source_source_valid;
wire          main_vfb_conv_converter_first;
wire          main_vfb_conv_converter_last;
reg     [1:0] main_vfb_conv_converter_mux = 2'd0;
wire          main_vfb_conv_converter_sink_first;
wire          main_vfb_conv_converter_sink_last;
wire  [127:0] main_vfb_conv_converter_sink_payload_data;
wire          main_vfb_conv_converter_sink_ready;
wire          main_vfb_conv_converter_sink_valid;
wire          main_vfb_conv_converter_source_first;
wire          main_vfb_conv_converter_source_last;
reg    [31:0] main_vfb_conv_converter_source_payload_data = 32'd0;
wire          main_vfb_conv_converter_source_payload_valid_token_count;
wire          main_vfb_conv_converter_source_ready;
wire          main_vfb_conv_converter_source_valid;
wire          main_vfb_conv_source_source_first;
wire          main_vfb_conv_source_source_last;
wire   [31:0] main_vfb_conv_source_source_payload_data;
wire          main_vfb_conv_source_source_ready;
wire          main_vfb_conv_source_source_valid;
wire          main_vfb_dma_enable;
reg    [11:0] main_vfb_dma_fifo_consume = 12'd0;
wire          main_vfb_dma_fifo_do_read;
wire          main_vfb_dma_fifo_fifo_in_first;
wire          main_vfb_dma_fifo_fifo_in_last;
wire  [127:0] main_vfb_dma_fifo_fifo_in_payload_data;
wire          main_vfb_dma_fifo_fifo_out_first;
wire          main_vfb_dma_fifo_fifo_out_last;
wire  [127:0] main_vfb_dma_fifo_fifo_out_payload_data;
reg    [12:0] main_vfb_dma_fifo_level0 = 13'd0;
wire   [12:0] main_vfb_dma_fifo_level1;
reg    [11:0] main_vfb_dma_fifo_produce = 12'd0;
wire   [11:0] main_vfb_dma_fifo_rdport_adr;
wire  [129:0] main_vfb_dma_fifo_rdport_dat_r;
wire          main_vfb_dma_fifo_rdport_re;
wire          main_vfb_dma_fifo_re;
reg           main_vfb_dma_fifo_readable = 1'd0;
reg           main_vfb_dma_fifo_replace = 1'd0;
wire          main_vfb_dma_fifo_sink_first;
wire          main_vfb_dma_fifo_sink_last;
wire  [127:0] main_vfb_dma_fifo_sink_payload_data;
wire          main_vfb_dma_fifo_sink_ready;
wire          main_vfb_dma_fifo_sink_valid;
wire          main_vfb_dma_fifo_source_first;
wire          main_vfb_dma_fifo_source_last;
wire  [127:0] main_vfb_dma_fifo_source_payload_data;
wire          main_vfb_dma_fifo_source_ready;
wire          main_vfb_dma_fifo_source_valid;
wire  [129:0] main_vfb_dma_fifo_syncfifo_din;
wire  [129:0] main_vfb_dma_fifo_syncfifo_dout;
wire          main_vfb_dma_fifo_syncfifo_re;
wire          main_vfb_dma_fifo_syncfifo_readable;
wire          main_vfb_dma_fifo_syncfifo_we;
wire          main_vfb_dma_fifo_syncfifo_writable;
reg    [11:0] main_vfb_dma_fifo_wrport_adr = 12'd0;
wire  [129:0] main_vfb_dma_fifo_wrport_dat_r;
wire  [129:0] main_vfb_dma_fifo_wrport_dat_w;
wire          main_vfb_dma_fifo_wrport_we;
reg    [11:0] main_vfb_dma_res_fifo_consume = 12'd0;
wire          main_vfb_dma_res_fifo_do_read;
wire          main_vfb_dma_res_fifo_fifo_in_first;
wire          main_vfb_dma_res_fifo_fifo_in_last;
wire          main_vfb_dma_res_fifo_fifo_in_payload_dummy;
wire          main_vfb_dma_res_fifo_fifo_out_first;
wire          main_vfb_dma_res_fifo_fifo_out_last;
wire          main_vfb_dma_res_fifo_fifo_out_payload_dummy;
reg    [12:0] main_vfb_dma_res_fifo_level = 13'd0;
reg    [11:0] main_vfb_dma_res_fifo_produce = 12'd0;
wire   [11:0] main_vfb_dma_res_fifo_rdport_adr;
wire    [2:0] main_vfb_dma_res_fifo_rdport_dat_r;
reg           main_vfb_dma_res_fifo_replace = 1'd0;
reg           main_vfb_dma_res_fifo_sink_first = 1'd0;
wire          main_vfb_dma_res_fifo_sink_last;
reg           main_vfb_dma_res_fifo_sink_payload_dummy = 1'd0;
wire          main_vfb_dma_res_fifo_sink_ready;
wire          main_vfb_dma_res_fifo_sink_valid;
wire          main_vfb_dma_res_fifo_source_first;
wire          main_vfb_dma_res_fifo_source_last;
wire          main_vfb_dma_res_fifo_source_payload_dummy;
wire          main_vfb_dma_res_fifo_source_ready;
wire          main_vfb_dma_res_fifo_source_valid;
wire    [2:0] main_vfb_dma_res_fifo_syncfifo_din;
wire    [2:0] main_vfb_dma_res_fifo_syncfifo_dout;
wire          main_vfb_dma_res_fifo_syncfifo_re;
wire          main_vfb_dma_res_fifo_syncfifo_readable;
wire          main_vfb_dma_res_fifo_syncfifo_we;
wire          main_vfb_dma_res_fifo_syncfifo_writable;
reg    [11:0] main_vfb_dma_res_fifo_wrport_adr = 12'd0;
wire    [2:0] main_vfb_dma_res_fifo_wrport_dat_r;
wire    [2:0] main_vfb_dma_res_fifo_wrport_dat_w;
wire          main_vfb_dma_res_fifo_wrport_we;
reg           main_vfb_dma_sink_sink_last = 1'd0;
reg    [23:0] main_vfb_dma_sink_sink_payload_address = 24'd0;
wire          main_vfb_dma_sink_sink_ready;
reg           main_vfb_dma_sink_sink_valid = 1'd0;
wire          main_vfb_dma_source_source_first;
reg           main_vfb_dma_source_source_last = 1'd0;
wire  [127:0] main_vfb_dma_source_source_payload_data;
wire          main_vfb_dma_source_source_ready;
reg           main_vfb_dma_source_source_valid = 1'd0;
reg           main_vfb_first = 1'd0;
reg           main_vfb_first_resetinserter_next_value = 1'd0;
reg           main_vfb_first_resetinserter_next_value_ce = 1'd0;
wire          main_vfb_fsm_reset;
wire   [23:0] main_vfb_litedramdmareader_base;
reg           main_vfb_litedramdmareader_base_re = 1'd0;
reg    [31:0] main_vfb_litedramdmareader_base_storage = 32'd1086324736;
reg           main_vfb_litedramdmareader_done_re = 1'd0;
reg           main_vfb_litedramdmareader_done_status = 1'd0;
wire          main_vfb_litedramdmareader_done_we;
reg           main_vfb_litedramdmareader_enable_re = 1'd0;
reg           main_vfb_litedramdmareader_enable_storage = 1'd0;
wire   [23:0] main_vfb_litedramdmareader_length;
reg           main_vfb_litedramdmareader_length_re = 1'd0;
reg    [31:0] main_vfb_litedramdmareader_length_storage = 32'd1536000;
reg           main_vfb_litedramdmareader_loop_re = 1'd0;
reg           main_vfb_litedramdmareader_loop_storage = 1'd1;
reg    [23:0] main_vfb_litedramdmareader_offset = 24'd0;
reg    [23:0] main_vfb_litedramdmareader_offset_litedramdmareader_next_value = 24'd0;
reg           main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce = 1'd0;
reg           main_vfb_litedramdmareader_offset_re = 1'd0;
wire   [31:0] main_vfb_litedramdmareader_offset_status;
wire          main_vfb_litedramdmareader_offset_we;
wire          main_vfb_litedramdmareader_reset;
reg           main_vfb_source_first = 1'd0;
reg           main_vfb_source_last = 1'd0;
wire    [7:0] main_vfb_source_payload_b;
reg           main_vfb_source_payload_de = 1'd0;
wire    [7:0] main_vfb_source_payload_g;
reg           main_vfb_source_payload_hsync = 1'd0;
wire    [7:0] main_vfb_source_payload_r;
reg           main_vfb_source_payload_vsync = 1'd0;
wire          main_vfb_source_ready;
reg           main_vfb_source_valid = 1'd0;
wire          main_vfb_underflow;
wire          main_vfb_vtg_sink_first;
wire          main_vfb_vtg_sink_last;
wire          main_vfb_vtg_sink_payload_de;
wire   [11:0] main_vfb_vtg_sink_payload_hcount;
wire   [11:0] main_vfb_vtg_sink_payload_hres;
wire          main_vfb_vtg_sink_payload_hsync;
wire   [11:0] main_vfb_vtg_sink_payload_vcount;
wire   [11:0] main_vfb_vtg_sink_payload_vres;
wire          main_vfb_vtg_sink_payload_vsync;
reg           main_vfb_vtg_sink_ready = 1'd0;
wire          main_vfb_vtg_sink_valid;
wire          main_vtg_enable;
reg           main_vtg_enable_re = 1'd0;
reg           main_vtg_enable_storage = 1'd1;
reg           main_vtg_hactive = 1'd0;
reg           main_vtg_hactive_clockdomainsrenamer_next_value0 = 1'd0;
reg           main_vtg_hactive_clockdomainsrenamer_next_value_ce0 = 1'd0;
wire   [11:0] main_vtg_hres;
reg           main_vtg_hres_re = 1'd0;
reg    [11:0] main_vtg_hres_storage = 12'd800;
wire   [11:0] main_vtg_hscan;
reg           main_vtg_hscan_re = 1'd0;
reg    [11:0] main_vtg_hscan_storage = 12'd1055;
wire   [11:0] main_vtg_hsync_end;
reg           main_vtg_hsync_end_re = 1'd0;
reg    [11:0] main_vtg_hsync_end_storage = 12'd1011;
wire   [11:0] main_vtg_hsync_start;
reg           main_vtg_hsync_start_re = 1'd0;
reg    [11:0] main_vtg_hsync_start_storage = 12'd1010;
wire          main_vtg_reset;
reg           main_vtg_source_first = 1'd0;
reg           main_vtg_source_last = 1'd0;
wire          main_vtg_source_payload_de;
reg    [11:0] main_vtg_source_payload_hcount = 12'd0;
reg    [11:0] main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4 = 12'd0;
reg           main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4 = 1'd0;
reg    [11:0] main_vtg_source_payload_hres = 12'd0;
reg    [11:0] main_vtg_source_payload_hres_clockdomainsrenamer_next_value2 = 12'd0;
reg           main_vtg_source_payload_hres_clockdomainsrenamer_next_value_ce2 = 1'd0;
reg           main_vtg_source_payload_hsync = 1'd0;
reg           main_vtg_source_payload_hsync_clockdomainsrenamer_next_value6 = 1'd0;
reg           main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6 = 1'd0;
reg    [11:0] main_vtg_source_payload_vcount = 12'd0;
reg    [11:0] main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5 = 12'd0;
reg           main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5 = 1'd0;
reg    [11:0] main_vtg_source_payload_vres = 12'd0;
reg    [11:0] main_vtg_source_payload_vres_clockdomainsrenamer_next_value3 = 12'd0;
reg           main_vtg_source_payload_vres_clockdomainsrenamer_next_value_ce3 = 1'd0;
reg           main_vtg_source_payload_vsync = 1'd0;
reg           main_vtg_source_payload_vsync_clockdomainsrenamer_next_value7 = 1'd0;
reg           main_vtg_source_payload_vsync_clockdomainsrenamer_next_value_ce7 = 1'd0;
wire          main_vtg_source_ready;
reg           main_vtg_source_valid = 1'd0;
reg           main_vtg_vactive = 1'd0;
reg           main_vtg_vactive_clockdomainsrenamer_next_value1 = 1'd0;
reg           main_vtg_vactive_clockdomainsrenamer_next_value_ce1 = 1'd0;
wire   [11:0] main_vtg_vres;
reg           main_vtg_vres_re = 1'd0;
reg    [11:0] main_vtg_vres_storage = 12'd480;
wire   [11:0] main_vtg_vscan;
reg           main_vtg_vscan_re = 1'd0;
reg    [11:0] main_vtg_vscan_storage = 12'd524;
wire   [11:0] main_vtg_vsync_end;
reg           main_vtg_vsync_end_re = 1'd0;
reg    [11:0] main_vtg_vsync_end_storage = 12'd503;
wire   [11:0] main_vtg_vsync_start;
reg           main_vtg_vsync_start_re = 1'd0;
reg    [11:0] main_vtg_vsync_start_storage = 12'd502;
reg           main_wb_sdram_ack = 1'd0;
wire   [29:0] main_wb_sdram_adr;
wire    [1:0] main_wb_sdram_bte;
wire    [2:0] main_wb_sdram_cti;
wire          main_wb_sdram_cyc;
reg    [31:0] main_wb_sdram_dat_r = 32'd0;
wire   [31:0] main_wb_sdram_dat_w;
reg           main_wb_sdram_err = 1'd0;
wire    [3:0] main_wb_sdram_sel;
wire          main_wb_sdram_stb;
wire          main_wb_sdram_we;
reg           main_word_clr = 1'd0;
reg           main_word_inc = 1'd0;
reg           main_write_from_slave = 1'd0;
reg           mem2block_dma_clear = 1'd0;
reg           mem2block_dma_pending = 1'd0;
wire          mem2block_dma_status;
wire          mem2block_dma_trigger;
reg           sdcard_block2mem_connect = 1'd0;
reg     [1:0] sdcard_block2mem_converter_demux = 2'd0;
wire          sdcard_block2mem_converter_load_part;
wire          sdcard_block2mem_converter_sink_first;
wire          sdcard_block2mem_converter_sink_last;
wire    [7:0] sdcard_block2mem_converter_sink_payload_data;
wire          sdcard_block2mem_converter_sink_ready;
wire          sdcard_block2mem_converter_sink_valid;
reg           sdcard_block2mem_converter_source_first = 1'd0;
reg           sdcard_block2mem_converter_source_last = 1'd0;
reg    [31:0] sdcard_block2mem_converter_source_payload_data = 32'd0;
reg     [2:0] sdcard_block2mem_converter_source_payload_valid_token_count = 3'd0;
wire          sdcard_block2mem_converter_source_ready;
wire          sdcard_block2mem_converter_source_valid;
reg           sdcard_block2mem_converter_strobe_all = 1'd0;
reg           sdcard_block2mem_done_d = 1'd0;
reg     [8:0] sdcard_block2mem_fifo_consume = 9'd0;
wire          sdcard_block2mem_fifo_do_read;
wire          sdcard_block2mem_fifo_fifo_in_first;
wire          sdcard_block2mem_fifo_fifo_in_last;
wire    [7:0] sdcard_block2mem_fifo_fifo_in_payload_data;
wire          sdcard_block2mem_fifo_fifo_out_first;
wire          sdcard_block2mem_fifo_fifo_out_last;
wire    [7:0] sdcard_block2mem_fifo_fifo_out_payload_data;
reg     [9:0] sdcard_block2mem_fifo_level0 = 10'd0;
wire    [9:0] sdcard_block2mem_fifo_level1;
reg     [8:0] sdcard_block2mem_fifo_produce = 9'd0;
wire    [8:0] sdcard_block2mem_fifo_rdport_adr;
wire    [9:0] sdcard_block2mem_fifo_rdport_dat_r;
wire          sdcard_block2mem_fifo_rdport_re;
wire          sdcard_block2mem_fifo_re;
reg           sdcard_block2mem_fifo_readable = 1'd0;
reg           sdcard_block2mem_fifo_replace = 1'd0;
reg           sdcard_block2mem_fifo_sink_first = 1'd0;
reg           sdcard_block2mem_fifo_sink_last = 1'd0;
reg     [7:0] sdcard_block2mem_fifo_sink_payload_data = 8'd0;
wire          sdcard_block2mem_fifo_sink_ready;
reg           sdcard_block2mem_fifo_sink_valid = 1'd0;
wire          sdcard_block2mem_fifo_source_first;
wire          sdcard_block2mem_fifo_source_last;
wire    [7:0] sdcard_block2mem_fifo_source_payload_data;
wire          sdcard_block2mem_fifo_source_ready;
wire          sdcard_block2mem_fifo_source_valid;
wire    [9:0] sdcard_block2mem_fifo_syncfifo_din;
wire    [9:0] sdcard_block2mem_fifo_syncfifo_dout;
wire          sdcard_block2mem_fifo_syncfifo_re;
wire          sdcard_block2mem_fifo_syncfifo_readable;
wire          sdcard_block2mem_fifo_syncfifo_we;
wire          sdcard_block2mem_fifo_syncfifo_writable;
reg     [8:0] sdcard_block2mem_fifo_wrport_adr = 9'd0;
wire    [9:0] sdcard_block2mem_fifo_wrport_dat_r;
wire    [9:0] sdcard_block2mem_fifo_wrport_dat_w;
wire          sdcard_block2mem_fifo_wrport_we;
reg           sdcard_block2mem_irq = 1'd0;
wire          sdcard_block2mem_sink_sink_first;
wire          sdcard_block2mem_sink_sink_last0;
reg           sdcard_block2mem_sink_sink_last1 = 1'd0;
reg    [31:0] sdcard_block2mem_sink_sink_payload_address = 32'd0;
wire    [7:0] sdcard_block2mem_sink_sink_payload_data0;
reg    [31:0] sdcard_block2mem_sink_sink_payload_data1 = 32'd0;
reg           sdcard_block2mem_sink_sink_ready0 = 1'd0;
wire          sdcard_block2mem_sink_sink_ready1;
wire          sdcard_block2mem_sink_sink_valid0;
reg           sdcard_block2mem_sink_sink_valid1 = 1'd0;
wire          sdcard_block2mem_source_source_first;
wire          sdcard_block2mem_source_source_last;
wire   [31:0] sdcard_block2mem_source_source_payload_data;
wire          sdcard_block2mem_source_source_ready;
wire          sdcard_block2mem_source_source_valid;
wire          sdcard_block2mem_start;
wire   [63:0] sdcard_block2mem_wishbonedmawriter_base0;
wire   [31:0] sdcard_block2mem_wishbonedmawriter_base1;
reg           sdcard_block2mem_wishbonedmawriter_base_re = 1'd0;
reg    [63:0] sdcard_block2mem_wishbonedmawriter_base_storage = 64'd0;
reg           sdcard_block2mem_wishbonedmawriter_done = 1'd0;
reg           sdcard_block2mem_wishbonedmawriter_done_re = 1'd0;
wire          sdcard_block2mem_wishbonedmawriter_done_status;
wire          sdcard_block2mem_wishbonedmawriter_done_we;
wire          sdcard_block2mem_wishbonedmawriter_enable;
reg           sdcard_block2mem_wishbonedmawriter_enable_re = 1'd0;
reg           sdcard_block2mem_wishbonedmawriter_enable_storage = 1'd0;
wire   [31:0] sdcard_block2mem_wishbonedmawriter_length0;
wire   [31:0] sdcard_block2mem_wishbonedmawriter_length1;
reg           sdcard_block2mem_wishbonedmawriter_length_re = 1'd0;
reg    [31:0] sdcard_block2mem_wishbonedmawriter_length_storage = 32'd0;
wire          sdcard_block2mem_wishbonedmawriter_loop;
reg           sdcard_block2mem_wishbonedmawriter_loop_re = 1'd0;
reg           sdcard_block2mem_wishbonedmawriter_loop_storage = 1'd0;
wire   [31:0] sdcard_block2mem_wishbonedmawriter_offset0;
reg    [31:0] sdcard_block2mem_wishbonedmawriter_offset1 = 32'd0;
reg    [31:0] sdcard_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value = 32'd0;
reg           sdcard_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value_ce = 1'd0;
reg           sdcard_block2mem_wishbonedmawriter_offset_re = 1'd0;
wire   [31:0] sdcard_block2mem_wishbonedmawriter_offset_status;
wire          sdcard_block2mem_wishbonedmawriter_offset_we;
wire          sdcard_block2mem_wishbonedmawriter_reset;
wire          sdcard_block2mem_wishbonedmawriter_sink_first;
wire          sdcard_block2mem_wishbonedmawriter_sink_last;
wire   [31:0] sdcard_block2mem_wishbonedmawriter_sink_payload_data;
reg           sdcard_block2mem_wishbonedmawriter_sink_ready = 1'd0;
wire          sdcard_block2mem_wishbonedmawriter_sink_valid;
reg           sdcard_core_block_count_re = 1'd0;
reg    [31:0] sdcard_core_block_count_storage = 32'd0;
reg           sdcard_core_block_length_re = 1'd0;
reg     [9:0] sdcard_core_block_length_storage = 10'd0;
wire    [5:0] sdcard_core_cmd;
reg           sdcard_core_cmd_argument_re = 1'd0;
reg    [31:0] sdcard_core_cmd_argument_storage = 32'd0;
reg           sdcard_core_cmd_command_re = 1'd0;
reg    [13:0] sdcard_core_cmd_command_storage = 14'd0;
reg     [2:0] sdcard_core_cmd_count = 3'd0;
reg     [2:0] sdcard_core_cmd_count_fsm_next_value2 = 3'd0;
reg           sdcard_core_cmd_count_fsm_next_value_ce2 = 1'd0;
reg           sdcard_core_cmd_done = 1'd0;
reg           sdcard_core_cmd_done_fsm_next_value0 = 1'd0;
reg           sdcard_core_cmd_done_fsm_next_value_ce0 = 1'd0;
reg           sdcard_core_cmd_error = 1'd0;
reg           sdcard_core_cmd_error_fsm_next_value4 = 1'd0;
reg           sdcard_core_cmd_error_fsm_next_value_ce4 = 1'd0;
reg           sdcard_core_cmd_event_re = 1'd0;
reg     [3:0] sdcard_core_cmd_event_status = 4'd0;
wire          sdcard_core_cmd_event_we;
reg           sdcard_core_cmd_response_re = 1'd0;
reg   [127:0] sdcard_core_cmd_response_status = 128'd0;
reg   [127:0] sdcard_core_cmd_response_status_fsm_next_value8 = 128'd0;
reg           sdcard_core_cmd_response_status_fsm_next_value_ce8 = 1'd0;
wire          sdcard_core_cmd_response_we;
reg           sdcard_core_cmd_send_re = 1'd0;
reg           sdcard_core_cmd_send_storage = 1'd0;
reg           sdcard_core_cmd_timeout = 1'd0;
reg           sdcard_core_cmd_timeout_fsm_next_value5 = 1'd0;
reg           sdcard_core_cmd_timeout_fsm_next_value_ce5 = 1'd0;
wire    [1:0] sdcard_core_cmd_type;
reg     [2:0] sdcard_core_crc16_inserter_count = 3'd0;
reg     [2:0] sdcard_core_crc16_inserter_count_crc16inserter_next_value = 3'd0;
reg           sdcard_core_crc16_inserter_count_crc16inserter_next_value_ce = 1'd0;
reg    [15:0] sdcard_core_crc16_inserter_crc00 = 16'd0;
wire   [15:0] sdcard_core_crc16_inserter_crc01;
wire   [15:0] sdcard_core_crc16_inserter_crc02;
reg    [15:0] sdcard_core_crc16_inserter_crc0_crc = 16'd0;
reg     [1:0] sdcard_core_crc16_inserter_crc0_din = 2'd0;
wire          sdcard_core_crc16_inserter_crc0_enable;
wire          sdcard_core_crc16_inserter_crc0_reset;
reg    [15:0] sdcard_core_crc16_inserter_crc10 = 16'd0;
wire   [15:0] sdcard_core_crc16_inserter_crc11;
wire   [15:0] sdcard_core_crc16_inserter_crc12;
reg    [15:0] sdcard_core_crc16_inserter_crc1_crc = 16'd0;
reg     [1:0] sdcard_core_crc16_inserter_crc1_din = 2'd0;
wire          sdcard_core_crc16_inserter_crc1_enable;
wire          sdcard_core_crc16_inserter_crc1_reset;
reg    [15:0] sdcard_core_crc16_inserter_crc20 = 16'd0;
wire   [15:0] sdcard_core_crc16_inserter_crc21;
wire   [15:0] sdcard_core_crc16_inserter_crc22;
reg    [15:0] sdcard_core_crc16_inserter_crc2_crc = 16'd0;
reg     [1:0] sdcard_core_crc16_inserter_crc2_din = 2'd0;
wire          sdcard_core_crc16_inserter_crc2_enable;
wire          sdcard_core_crc16_inserter_crc2_reset;
reg    [15:0] sdcard_core_crc16_inserter_crc30 = 16'd0;
wire   [15:0] sdcard_core_crc16_inserter_crc31;
wire   [15:0] sdcard_core_crc16_inserter_crc32;
reg    [15:0] sdcard_core_crc16_inserter_crc3_crc = 16'd0;
reg     [1:0] sdcard_core_crc16_inserter_crc3_din = 2'd0;
wire          sdcard_core_crc16_inserter_crc3_enable;
wire          sdcard_core_crc16_inserter_crc3_reset;
wire          sdcard_core_crc16_inserter_sink_first;
wire          sdcard_core_crc16_inserter_sink_last;
wire    [7:0] sdcard_core_crc16_inserter_sink_payload_data;
reg           sdcard_core_crc16_inserter_sink_ready = 1'd0;
wire          sdcard_core_crc16_inserter_sink_valid;
reg           sdcard_core_crc16_inserter_source_first = 1'd0;
reg           sdcard_core_crc16_inserter_source_last = 1'd0;
reg     [7:0] sdcard_core_crc16_inserter_source_payload_data = 8'd0;
reg           sdcard_core_crc16_inserter_source_ready = 1'd0;
reg           sdcard_core_crc16_inserter_source_valid = 1'd0;
reg     [6:0] sdcard_core_crc7_inserter_crc0 = 7'd0;
wire    [6:0] sdcard_core_crc7_inserter_crc1;
wire    [6:0] sdcard_core_crc7_inserter_crc10;
wire    [6:0] sdcard_core_crc7_inserter_crc11;
wire    [6:0] sdcard_core_crc7_inserter_crc12;
wire    [6:0] sdcard_core_crc7_inserter_crc13;
wire    [6:0] sdcard_core_crc7_inserter_crc14;
wire    [6:0] sdcard_core_crc7_inserter_crc15;
wire    [6:0] sdcard_core_crc7_inserter_crc16;
wire    [6:0] sdcard_core_crc7_inserter_crc17;
wire    [6:0] sdcard_core_crc7_inserter_crc18;
wire    [6:0] sdcard_core_crc7_inserter_crc19;
wire    [6:0] sdcard_core_crc7_inserter_crc2;
wire    [6:0] sdcard_core_crc7_inserter_crc20;
wire    [6:0] sdcard_core_crc7_inserter_crc21;
wire    [6:0] sdcard_core_crc7_inserter_crc22;
wire    [6:0] sdcard_core_crc7_inserter_crc23;
wire    [6:0] sdcard_core_crc7_inserter_crc24;
wire    [6:0] sdcard_core_crc7_inserter_crc25;
wire    [6:0] sdcard_core_crc7_inserter_crc26;
wire    [6:0] sdcard_core_crc7_inserter_crc27;
wire    [6:0] sdcard_core_crc7_inserter_crc28;
wire    [6:0] sdcard_core_crc7_inserter_crc29;
wire    [6:0] sdcard_core_crc7_inserter_crc3;
wire    [6:0] sdcard_core_crc7_inserter_crc30;
wire    [6:0] sdcard_core_crc7_inserter_crc31;
wire    [6:0] sdcard_core_crc7_inserter_crc32;
wire    [6:0] sdcard_core_crc7_inserter_crc33;
wire    [6:0] sdcard_core_crc7_inserter_crc34;
wire    [6:0] sdcard_core_crc7_inserter_crc35;
wire    [6:0] sdcard_core_crc7_inserter_crc36;
wire    [6:0] sdcard_core_crc7_inserter_crc37;
wire    [6:0] sdcard_core_crc7_inserter_crc38;
wire    [6:0] sdcard_core_crc7_inserter_crc39;
wire    [6:0] sdcard_core_crc7_inserter_crc4;
wire    [6:0] sdcard_core_crc7_inserter_crc40;
wire    [6:0] sdcard_core_crc7_inserter_crc5;
wire    [6:0] sdcard_core_crc7_inserter_crc6;
wire    [6:0] sdcard_core_crc7_inserter_crc7;
wire    [6:0] sdcard_core_crc7_inserter_crc8;
wire    [6:0] sdcard_core_crc7_inserter_crc9;
reg     [6:0] sdcard_core_crc7_inserter_crc_crc = 7'd0;
wire   [39:0] sdcard_core_crc7_inserter_crc_din;
wire          sdcard_core_crc7_inserter_crc_enable;
wire          sdcard_core_crc7_inserter_crc_reset;
wire    [5:0] sdcard_core_csrfield_cmd;
wire    [1:0] sdcard_core_csrfield_cmd_type;
wire          sdcard_core_csrfield_crc0;
wire          sdcard_core_csrfield_crc1;
wire    [1:0] sdcard_core_csrfield_data_type;
wire          sdcard_core_csrfield_done0;
wire          sdcard_core_csrfield_done1;
wire          sdcard_core_csrfield_error0;
wire          sdcard_core_csrfield_error1;
wire          sdcard_core_csrfield_timeout0;
wire          sdcard_core_csrfield_timeout1;
reg    [31:0] sdcard_core_data_count = 32'd0;
reg    [31:0] sdcard_core_data_count_fsm_next_value3 = 32'd0;
reg           sdcard_core_data_count_fsm_next_value_ce3 = 1'd0;
reg           sdcard_core_data_done = 1'd0;
reg           sdcard_core_data_done_fsm_next_value1 = 1'd0;
reg           sdcard_core_data_done_fsm_next_value_ce1 = 1'd0;
reg           sdcard_core_data_error = 1'd0;
reg           sdcard_core_data_error_fsm_next_value6 = 1'd0;
reg           sdcard_core_data_error_fsm_next_value_ce6 = 1'd0;
reg           sdcard_core_data_event_re = 1'd0;
reg     [3:0] sdcard_core_data_event_status = 4'd0;
wire          sdcard_core_data_event_we;
reg           sdcard_core_data_timeout = 1'd0;
reg           sdcard_core_data_timeout_fsm_next_value7 = 1'd0;
reg           sdcard_core_data_timeout_fsm_next_value_ce7 = 1'd0;
wire    [1:0] sdcard_core_data_type;
reg           sdcard_core_done_d = 1'd0;
reg     [2:0] sdcard_core_fifo_consume = 3'd0;
wire          sdcard_core_fifo_do_read;
wire          sdcard_core_fifo_fifo_in_first;
wire          sdcard_core_fifo_fifo_in_last;
wire    [7:0] sdcard_core_fifo_fifo_in_payload_data;
wire          sdcard_core_fifo_fifo_out_first;
wire          sdcard_core_fifo_fifo_out_last;
wire    [7:0] sdcard_core_fifo_fifo_out_payload_data;
reg     [3:0] sdcard_core_fifo_level = 4'd0;
reg     [2:0] sdcard_core_fifo_produce = 3'd0;
wire    [2:0] sdcard_core_fifo_rdport_adr;
wire    [9:0] sdcard_core_fifo_rdport_dat_r;
reg           sdcard_core_fifo_replace = 1'd0;
wire          sdcard_core_fifo_reset;
wire          sdcard_core_fifo_sink_first;
wire          sdcard_core_fifo_sink_last;
wire    [7:0] sdcard_core_fifo_sink_payload_data;
wire          sdcard_core_fifo_sink_ready;
wire          sdcard_core_fifo_sink_valid;
wire          sdcard_core_fifo_source_first;
wire          sdcard_core_fifo_source_last;
wire    [7:0] sdcard_core_fifo_source_payload_data;
wire          sdcard_core_fifo_source_ready;
wire          sdcard_core_fifo_source_valid;
wire    [9:0] sdcard_core_fifo_syncfifo_din;
wire    [9:0] sdcard_core_fifo_syncfifo_dout;
wire          sdcard_core_fifo_syncfifo_re;
wire          sdcard_core_fifo_syncfifo_readable;
wire          sdcard_core_fifo_syncfifo_we;
wire          sdcard_core_fifo_syncfifo_writable;
reg     [2:0] sdcard_core_fifo_wrport_adr = 3'd0;
wire    [9:0] sdcard_core_fifo_wrport_dat_r;
wire    [9:0] sdcard_core_fifo_wrport_dat_w;
wire          sdcard_core_fifo_wrport_we;
reg           sdcard_core_irq = 1'd0;
wire          sdcard_core_sink_sink_first0;
reg           sdcard_core_sink_sink_first1 = 1'd0;
wire          sdcard_core_sink_sink_last0;
reg           sdcard_core_sink_sink_last1 = 1'd0;
wire    [7:0] sdcard_core_sink_sink_payload_data0;
reg     [7:0] sdcard_core_sink_sink_payload_data1 = 8'd0;
wire          sdcard_core_sink_sink_ready0;
wire          sdcard_core_sink_sink_ready1;
wire          sdcard_core_sink_sink_valid0;
reg           sdcard_core_sink_sink_valid1 = 1'd0;
wire          sdcard_core_source_source_first0;
wire          sdcard_core_source_source_first1;
wire          sdcard_core_source_source_last0;
wire          sdcard_core_source_source_last1;
wire    [7:0] sdcard_core_source_source_payload_data0;
wire    [7:0] sdcard_core_source_source_payload_data1;
wire          sdcard_core_source_source_ready0;
wire          sdcard_core_source_source_ready1;
wire          sdcard_core_source_source_valid0;
wire          sdcard_core_source_source_valid1;
wire          sdcard_irq_irq;
wire          sdcard_mem2block_converter_converter_first;
wire          sdcard_mem2block_converter_converter_last;
reg     [1:0] sdcard_mem2block_converter_converter_mux = 2'd0;
wire          sdcard_mem2block_converter_converter_sink_first;
wire          sdcard_mem2block_converter_converter_sink_last;
wire   [31:0] sdcard_mem2block_converter_converter_sink_payload_data;
wire          sdcard_mem2block_converter_converter_sink_ready;
wire          sdcard_mem2block_converter_converter_sink_valid;
wire          sdcard_mem2block_converter_converter_source_first;
wire          sdcard_mem2block_converter_converter_source_last;
reg     [7:0] sdcard_mem2block_converter_converter_source_payload_data = 8'd0;
wire          sdcard_mem2block_converter_converter_source_payload_valid_token_count;
wire          sdcard_mem2block_converter_converter_source_ready;
wire          sdcard_mem2block_converter_converter_source_valid;
wire          sdcard_mem2block_converter_source_source_first;
wire          sdcard_mem2block_converter_source_source_last;
wire    [7:0] sdcard_mem2block_converter_source_source_payload_data;
wire          sdcard_mem2block_converter_source_source_ready;
wire          sdcard_mem2block_converter_source_source_valid;
reg     [8:0] sdcard_mem2block_count = 9'd0;
wire   [63:0] sdcard_mem2block_dma_base0;
wire   [31:0] sdcard_mem2block_dma_base1;
reg           sdcard_mem2block_dma_base_re = 1'd0;
reg    [63:0] sdcard_mem2block_dma_base_storage = 64'd0;
reg           sdcard_mem2block_dma_done = 1'd0;
reg           sdcard_mem2block_dma_done_re = 1'd0;
wire          sdcard_mem2block_dma_done_status;
wire          sdcard_mem2block_dma_done_we;
wire          sdcard_mem2block_dma_enable;
reg           sdcard_mem2block_dma_enable_re = 1'd0;
reg           sdcard_mem2block_dma_enable_storage = 1'd0;
reg     [3:0] sdcard_mem2block_dma_fifo_consume = 4'd0;
wire          sdcard_mem2block_dma_fifo_do_read;
wire          sdcard_mem2block_dma_fifo_fifo_in_first;
wire          sdcard_mem2block_dma_fifo_fifo_in_last;
wire   [31:0] sdcard_mem2block_dma_fifo_fifo_in_payload_data;
wire          sdcard_mem2block_dma_fifo_fifo_out_first;
wire          sdcard_mem2block_dma_fifo_fifo_out_last;
wire   [31:0] sdcard_mem2block_dma_fifo_fifo_out_payload_data;
reg     [4:0] sdcard_mem2block_dma_fifo_level = 5'd0;
reg     [3:0] sdcard_mem2block_dma_fifo_produce = 4'd0;
wire    [3:0] sdcard_mem2block_dma_fifo_rdport_adr;
wire   [33:0] sdcard_mem2block_dma_fifo_rdport_dat_r;
reg           sdcard_mem2block_dma_fifo_replace = 1'd0;
reg           sdcard_mem2block_dma_fifo_sink_first = 1'd0;
wire          sdcard_mem2block_dma_fifo_sink_last;
wire   [31:0] sdcard_mem2block_dma_fifo_sink_payload_data;
wire          sdcard_mem2block_dma_fifo_sink_ready;
reg           sdcard_mem2block_dma_fifo_sink_valid = 1'd0;
wire          sdcard_mem2block_dma_fifo_source_first;
wire          sdcard_mem2block_dma_fifo_source_last;
wire   [31:0] sdcard_mem2block_dma_fifo_source_payload_data;
wire          sdcard_mem2block_dma_fifo_source_ready;
wire          sdcard_mem2block_dma_fifo_source_valid;
wire   [33:0] sdcard_mem2block_dma_fifo_syncfifo_din;
wire   [33:0] sdcard_mem2block_dma_fifo_syncfifo_dout;
wire          sdcard_mem2block_dma_fifo_syncfifo_re;
wire          sdcard_mem2block_dma_fifo_syncfifo_readable;
wire          sdcard_mem2block_dma_fifo_syncfifo_we;
wire          sdcard_mem2block_dma_fifo_syncfifo_writable;
reg     [3:0] sdcard_mem2block_dma_fifo_wrport_adr = 4'd0;
wire   [33:0] sdcard_mem2block_dma_fifo_wrport_dat_r;
wire   [33:0] sdcard_mem2block_dma_fifo_wrport_dat_w;
wire          sdcard_mem2block_dma_fifo_wrport_we;
wire   [31:0] sdcard_mem2block_dma_length0;
wire   [31:0] sdcard_mem2block_dma_length1;
reg           sdcard_mem2block_dma_length_re = 1'd0;
reg    [31:0] sdcard_mem2block_dma_length_storage = 32'd0;
wire          sdcard_mem2block_dma_loop;
reg           sdcard_mem2block_dma_loop_re = 1'd0;
reg           sdcard_mem2block_dma_loop_storage = 1'd0;
wire   [31:0] sdcard_mem2block_dma_offset0;
reg    [31:0] sdcard_mem2block_dma_offset1 = 32'd0;
reg    [31:0] sdcard_mem2block_dma_offset1_sdmem2blockdma_next_value = 32'd0;
reg           sdcard_mem2block_dma_offset1_sdmem2blockdma_next_value_ce = 1'd0;
reg           sdcard_mem2block_dma_offset_re = 1'd0;
wire   [31:0] sdcard_mem2block_dma_offset_status;
wire          sdcard_mem2block_dma_offset_we;
wire          sdcard_mem2block_dma_reset;
reg           sdcard_mem2block_dma_sink_sink_last = 1'd0;
reg    [31:0] sdcard_mem2block_dma_sink_sink_payload_address = 32'd0;
reg           sdcard_mem2block_dma_sink_sink_ready = 1'd0;
reg           sdcard_mem2block_dma_sink_sink_valid = 1'd0;
wire          sdcard_mem2block_dma_source_source_first;
wire          sdcard_mem2block_dma_source_source_last;
wire   [31:0] sdcard_mem2block_dma_source_source_payload_data;
wire          sdcard_mem2block_dma_source_source_ready;
wire          sdcard_mem2block_dma_source_source_valid;
reg           sdcard_mem2block_done_d = 1'd0;
reg     [8:0] sdcard_mem2block_fifo_consume = 9'd0;
wire          sdcard_mem2block_fifo_do_read;
wire          sdcard_mem2block_fifo_fifo_in_first;
wire          sdcard_mem2block_fifo_fifo_in_last;
wire    [7:0] sdcard_mem2block_fifo_fifo_in_payload_data;
wire          sdcard_mem2block_fifo_fifo_out_first;
wire          sdcard_mem2block_fifo_fifo_out_last;
wire    [7:0] sdcard_mem2block_fifo_fifo_out_payload_data;
reg     [9:0] sdcard_mem2block_fifo_level0 = 10'd0;
wire    [9:0] sdcard_mem2block_fifo_level1;
reg     [8:0] sdcard_mem2block_fifo_produce = 9'd0;
wire    [8:0] sdcard_mem2block_fifo_rdport_adr;
wire    [9:0] sdcard_mem2block_fifo_rdport_dat_r;
wire          sdcard_mem2block_fifo_rdport_re;
wire          sdcard_mem2block_fifo_re;
reg           sdcard_mem2block_fifo_readable = 1'd0;
reg           sdcard_mem2block_fifo_replace = 1'd0;
wire          sdcard_mem2block_fifo_sink_first;
wire          sdcard_mem2block_fifo_sink_last;
wire    [7:0] sdcard_mem2block_fifo_sink_payload_data;
wire          sdcard_mem2block_fifo_sink_ready;
wire          sdcard_mem2block_fifo_sink_valid;
wire          sdcard_mem2block_fifo_source_first;
wire          sdcard_mem2block_fifo_source_last;
wire    [7:0] sdcard_mem2block_fifo_source_payload_data;
wire          sdcard_mem2block_fifo_source_ready;
wire          sdcard_mem2block_fifo_source_valid;
wire    [9:0] sdcard_mem2block_fifo_syncfifo_din;
wire    [9:0] sdcard_mem2block_fifo_syncfifo_dout;
wire          sdcard_mem2block_fifo_syncfifo_re;
wire          sdcard_mem2block_fifo_syncfifo_readable;
wire          sdcard_mem2block_fifo_syncfifo_we;
wire          sdcard_mem2block_fifo_syncfifo_writable;
reg     [8:0] sdcard_mem2block_fifo_wrport_adr = 9'd0;
wire    [9:0] sdcard_mem2block_fifo_wrport_dat_r;
wire    [9:0] sdcard_mem2block_fifo_wrport_dat_w;
wire          sdcard_mem2block_fifo_wrport_we;
reg           sdcard_mem2block_irq = 1'd0;
wire          sdcard_mem2block_source_source_first;
reg           sdcard_mem2block_source_source_last = 1'd0;
wire    [7:0] sdcard_mem2block_source_source_payload_data;
wire          sdcard_mem2block_source_source_ready;
wire          sdcard_mem2block_source_source_valid;
wire          sdpads_clk;
wire          sdpads_cmd_i;
wire          sdpads_cmd_o;
wire          sdpads_cmd_oe;
wire    [3:0] sdpads_data_i;
wire          sdpads_data_i_ce;
wire    [3:0] sdpads_data_o;
wire          sdpads_data_oe;
wire          sys4x_clk;
wire          sys4x_dqs_clk;
wire          sys4x_dqs_rst;
wire          sys4x_rst;
(* dont_touch = "true" *)
wire          sys_clk;
wire          sys_rst;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign main_basesoc_reset = (main_basesoc_soc_rst | main_basesoc_cpu_rst);
assign main_vfb_vtg_sink_valid = main_vtg_source_valid;
assign main_vtg_source_ready = main_vfb_vtg_sink_ready;
assign main_vfb_vtg_sink_first = main_vtg_source_first;
assign main_vfb_vtg_sink_last = main_vtg_source_last;
assign main_vfb_vtg_sink_payload_hsync = main_vtg_source_payload_hsync;
assign main_vfb_vtg_sink_payload_vsync = main_vtg_source_payload_vsync;
assign main_vfb_vtg_sink_payload_de = main_vtg_source_payload_de;
assign main_vfb_vtg_sink_payload_hres = main_vtg_source_payload_hres;
assign main_vfb_vtg_sink_payload_vres = main_vtg_source_payload_vres;
assign main_vfb_vtg_sink_payload_hcount = main_vtg_source_payload_hcount;
assign main_vfb_vtg_sink_payload_vcount = main_vtg_source_payload_vcount;
assign main_sink_valid = main_vfb_source_valid;
assign main_vfb_source_ready = main_sink_ready;
assign main_sink_first = main_vfb_source_first;
assign main_sink_last = main_vfb_source_last;
assign main_sink_payload_hsync = main_vfb_source_payload_hsync;
assign main_sink_payload_vsync = main_vfb_source_payload_vsync;
assign main_sink_payload_de = main_vfb_source_payload_de;
assign main_sink_payload_r = main_vfb_source_payload_r;
assign main_sink_payload_g = main_vfb_source_payload_g;
assign main_sink_payload_b = main_vfb_source_payload_b;
assign sdcard_block2mem_sink_sink_valid0 = sdcard_core_source_source_valid0;
assign sdcard_core_source_source_ready0 = sdcard_block2mem_sink_sink_ready0;
assign sdcard_block2mem_sink_sink_first = sdcard_core_source_source_first0;
assign sdcard_block2mem_sink_sink_last0 = sdcard_core_source_source_last0;
assign sdcard_block2mem_sink_sink_payload_data0 = sdcard_core_source_source_payload_data0;
assign sdcard_core_sink_sink_valid0 = sdcard_mem2block_source_source_valid;
assign sdcard_mem2block_source_source_ready = sdcard_core_sink_sink_ready0;
assign sdcard_core_sink_sink_first0 = sdcard_mem2block_source_source_first;
assign sdcard_core_sink_sink_last0 = sdcard_mem2block_source_source_last;
assign sdcard_core_sink_sink_payload_data0 = sdcard_mem2block_source_source_payload_data;
assign block2mem_dma_trigger = sdcard_block2mem_irq;
assign mem2block_dma_trigger = sdcard_mem2block_irq;
assign card_detect_trigger = card_detect_irq;
assign cmd_done_trigger = sdcard_core_csrfield_done0;
always @(*) begin
    main_rst <= 1'd0;
    if (main_basesoc_soc_rst) begin
        main_rst <= 1'd1;
    end
end
assign main_basesoc_bus_error = builder_error;
always @(*) begin
    main_basesoc_interrupt <= 32'd0;
    main_basesoc_interrupt[2] <= sdcard_irq_irq;
    main_basesoc_interrupt[1] <= main_basesoc_timer_irq;
    main_basesoc_interrupt[0] <= main_basesoc_uart_irq;
end
assign main_reset = ((~cpu_reset) | main_rst);
assign main_clkin = clk100;
assign sys_clk = main_clkout_buf0;
assign sys4x_clk = main_clkout_buf1;
assign sys4x_dqs_clk = main_clkout_buf2;
assign idelay_clk = main_clkout_buf3;
assign dvi_clk = main_clkout_buf4;
assign builder_shared_adr = builder_rhs_self0;
assign builder_shared_dat_w = builder_rhs_self1;
assign builder_shared_sel = builder_rhs_self2;
assign builder_shared_cyc = builder_rhs_self3;
assign builder_shared_stb = builder_rhs_self4;
assign builder_shared_we = builder_rhs_self5;
assign builder_shared_cti = builder_rhs_self6;
assign builder_shared_bte = builder_rhs_self7;
assign main_basesoc_ibus_dat_r = builder_shared_dat_r;
assign main_basesoc_dbus_dat_r = builder_shared_dat_r;
assign interface0_bus_dat_r = builder_shared_dat_r;
assign interface1_bus_dat_r = builder_shared_dat_r;
assign main_basesoc_ibus_ack = (builder_shared_ack & (builder_grant == 1'd0));
assign main_basesoc_dbus_ack = (builder_shared_ack & (builder_grant == 1'd1));
assign interface0_bus_ack = (builder_shared_ack & (builder_grant == 2'd2));
assign interface1_bus_ack = (builder_shared_ack & (builder_grant == 2'd3));
assign main_basesoc_ibus_err = (builder_shared_err & (builder_grant == 1'd0));
assign main_basesoc_dbus_err = (builder_shared_err & (builder_grant == 1'd1));
assign interface0_bus_err = (builder_shared_err & (builder_grant == 2'd2));
assign interface1_bus_err = (builder_shared_err & (builder_grant == 2'd3));
assign builder_request = {interface1_bus_cyc, interface0_bus_cyc, main_basesoc_dbus_cyc, main_basesoc_ibus_cyc};
always @(*) begin
    builder_slave_sel <= 4'd0;
    builder_slave_sel[0] <= (builder_shared_adr[31:15] == 1'd0);
    builder_slave_sel[1] <= (builder_shared_adr[31:11] == 16'd32768);
    builder_slave_sel[2] <= (builder_shared_adr[31:26] == 3'd4);
    builder_slave_sel[3] <= (builder_shared_adr[31:14] == 16'd61440);
end
assign main_basesoc_basesoc_ram_bus_adr = builder_shared_adr;
assign main_basesoc_basesoc_ram_bus_dat_w = builder_shared_dat_w;
assign main_basesoc_basesoc_ram_bus_sel = builder_shared_sel;
assign main_basesoc_basesoc_ram_bus_stb = builder_shared_stb;
assign main_basesoc_basesoc_ram_bus_we = builder_shared_we;
assign main_basesoc_basesoc_ram_bus_cti = builder_shared_cti;
assign main_basesoc_basesoc_ram_bus_bte = builder_shared_bte;
assign main_basesoc_ram_bus_ram_bus_adr = builder_shared_adr;
assign main_basesoc_ram_bus_ram_bus_dat_w = builder_shared_dat_w;
assign main_basesoc_ram_bus_ram_bus_sel = builder_shared_sel;
assign main_basesoc_ram_bus_ram_bus_stb = builder_shared_stb;
assign main_basesoc_ram_bus_ram_bus_we = builder_shared_we;
assign main_basesoc_ram_bus_ram_bus_cti = builder_shared_cti;
assign main_basesoc_ram_bus_ram_bus_bte = builder_shared_bte;
assign main_wb_sdram_adr = builder_shared_adr;
assign main_wb_sdram_dat_w = builder_shared_dat_w;
assign main_wb_sdram_sel = builder_shared_sel;
assign main_wb_sdram_stb = builder_shared_stb;
assign main_wb_sdram_we = builder_shared_we;
assign main_wb_sdram_cti = builder_shared_cti;
assign main_wb_sdram_bte = builder_shared_bte;
assign builder_interface0_adr = builder_shared_adr;
assign builder_interface0_dat_w = builder_shared_dat_w;
assign builder_interface0_sel = builder_shared_sel;
assign builder_interface0_stb = builder_shared_stb;
assign builder_interface0_we = builder_shared_we;
assign builder_interface0_cti = builder_shared_cti;
assign builder_interface0_bte = builder_shared_bte;
assign main_basesoc_basesoc_ram_bus_cyc = (builder_shared_cyc & builder_slave_sel[0]);
assign main_basesoc_ram_bus_ram_bus_cyc = (builder_shared_cyc & builder_slave_sel[1]);
assign main_wb_sdram_cyc = (builder_shared_cyc & builder_slave_sel[2]);
assign builder_interface0_cyc = (builder_shared_cyc & builder_slave_sel[3]);
assign builder_shared_err = (((main_basesoc_basesoc_ram_bus_err | main_basesoc_ram_bus_ram_bus_err) | main_wb_sdram_err) | builder_interface0_err);
assign builder_wait = ((builder_shared_stb & builder_shared_cyc) & (~builder_shared_ack));
always @(*) begin
    builder_error <= 1'd0;
    builder_shared_ack <= 1'd0;
    builder_shared_dat_r <= 32'd0;
    builder_shared_ack <= (((main_basesoc_basesoc_ram_bus_ack | main_basesoc_ram_bus_ram_bus_ack) | main_wb_sdram_ack) | builder_interface0_ack);
    builder_shared_dat_r <= (((({32{builder_slave_sel_r[0]}} & main_basesoc_basesoc_ram_bus_dat_r) | ({32{builder_slave_sel_r[1]}} & main_basesoc_ram_bus_ram_bus_dat_r)) | ({32{builder_slave_sel_r[2]}} & main_wb_sdram_dat_r)) | ({32{builder_slave_sel_r[3]}} & builder_interface0_dat_r));
    if (builder_done) begin
        builder_shared_dat_r <= 32'd4294967295;
        builder_shared_ack <= 1'd1;
        builder_error <= 1'd1;
    end
end
assign builder_done = (builder_count == 1'd0);
assign main_basesoc_bus_errors_status = main_basesoc_bus_errors;
assign main_basesoc_basesoc_adr = main_basesoc_basesoc_ram_bus_adr[14:0];
assign main_basesoc_basesoc_ram_bus_dat_r = main_basesoc_basesoc_dat_r;
always @(*) begin
    main_basesoc_ram_we <= 4'd0;
    main_basesoc_ram_we[0] <= (((main_basesoc_ram_bus_ram_bus_cyc & main_basesoc_ram_bus_ram_bus_stb) & main_basesoc_ram_bus_ram_bus_we) & main_basesoc_ram_bus_ram_bus_sel[0]);
    main_basesoc_ram_we[1] <= (((main_basesoc_ram_bus_ram_bus_cyc & main_basesoc_ram_bus_ram_bus_stb) & main_basesoc_ram_bus_ram_bus_we) & main_basesoc_ram_bus_ram_bus_sel[1]);
    main_basesoc_ram_we[2] <= (((main_basesoc_ram_bus_ram_bus_cyc & main_basesoc_ram_bus_ram_bus_stb) & main_basesoc_ram_bus_ram_bus_we) & main_basesoc_ram_bus_ram_bus_sel[2]);
    main_basesoc_ram_we[3] <= (((main_basesoc_ram_bus_ram_bus_cyc & main_basesoc_ram_bus_ram_bus_stb) & main_basesoc_ram_bus_ram_bus_we) & main_basesoc_ram_bus_ram_bus_sel[3]);
end
assign main_basesoc_ram_adr = main_basesoc_ram_bus_ram_bus_adr[10:0];
assign main_basesoc_ram_bus_ram_bus_dat_r = main_basesoc_ram_dat_r;
assign main_basesoc_ram_dat_w = main_basesoc_ram_bus_ram_bus_dat_w;
always @(*) begin
    builder_rs232phytx_next_state <= 1'd0;
    main_basesoc_serial_tx_rs232phytx_next_value1 <= 1'd0;
    main_basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd0;
    main_basesoc_tx_count_rs232phytx_next_value0 <= 4'd0;
    main_basesoc_tx_count_rs232phytx_next_value_ce0 <= 1'd0;
    main_basesoc_tx_data_rs232phytx_next_value2 <= 8'd0;
    main_basesoc_tx_data_rs232phytx_next_value_ce2 <= 1'd0;
    main_basesoc_tx_enable <= 1'd0;
    main_basesoc_tx_sink_ready <= 1'd0;
    builder_rs232phytx_next_state <= builder_rs232phytx_state;
    case (builder_rs232phytx_state)
        1'd1: begin
            main_basesoc_tx_enable <= 1'd1;
            if (main_basesoc_tx_tick) begin
                main_basesoc_serial_tx_rs232phytx_next_value1 <= main_basesoc_tx_data;
                main_basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
                main_basesoc_tx_count_rs232phytx_next_value0 <= (main_basesoc_tx_count + 1'd1);
                main_basesoc_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
                main_basesoc_tx_data_rs232phytx_next_value2 <= {1'd1, main_basesoc_tx_data[7:1]};
                main_basesoc_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
                if ((main_basesoc_tx_count == 4'd9)) begin
                    main_basesoc_tx_sink_ready <= 1'd1;
                    builder_rs232phytx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            main_basesoc_tx_count_rs232phytx_next_value0 <= 1'd0;
            main_basesoc_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
            main_basesoc_serial_tx_rs232phytx_next_value1 <= 1'd1;
            main_basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
            if (main_basesoc_tx_sink_valid) begin
                main_basesoc_serial_tx_rs232phytx_next_value1 <= 1'd0;
                main_basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
                main_basesoc_tx_data_rs232phytx_next_value2 <= main_basesoc_tx_sink_payload_data;
                main_basesoc_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
                builder_rs232phytx_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    builder_rs232phyrx_next_state <= 1'd0;
    main_basesoc_rx_count_rs232phyrx_next_value0 <= 4'd0;
    main_basesoc_rx_count_rs232phyrx_next_value_ce0 <= 1'd0;
    main_basesoc_rx_data_rs232phyrx_next_value1 <= 8'd0;
    main_basesoc_rx_data_rs232phyrx_next_value_ce1 <= 1'd0;
    main_basesoc_rx_enable <= 1'd0;
    main_basesoc_rx_source_payload_data <= 8'd0;
    main_basesoc_rx_source_valid <= 1'd0;
    builder_rs232phyrx_next_state <= builder_rs232phyrx_state;
    case (builder_rs232phyrx_state)
        1'd1: begin
            main_basesoc_rx_enable <= 1'd1;
            if (main_basesoc_rx_tick) begin
                main_basesoc_rx_count_rs232phyrx_next_value0 <= (main_basesoc_rx_count + 1'd1);
                main_basesoc_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
                main_basesoc_rx_data_rs232phyrx_next_value1 <= {main_basesoc_rx_rx, main_basesoc_rx_data[7:1]};
                main_basesoc_rx_data_rs232phyrx_next_value_ce1 <= 1'd1;
                if ((main_basesoc_rx_count == 4'd9)) begin
                    main_basesoc_rx_source_valid <= (main_basesoc_rx_rx == 1'd1);
                    main_basesoc_rx_source_payload_data <= main_basesoc_rx_data;
                    builder_rs232phyrx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            main_basesoc_rx_count_rs232phyrx_next_value0 <= 1'd0;
            main_basesoc_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
            if (((main_basesoc_rx_rx == 1'd0) & (main_basesoc_rx_rx_d == 1'd1))) begin
                builder_rs232phyrx_next_state <= 1'd1;
            end
        end
    endcase
end
assign main_basesoc_uart_uart_sink_valid = main_basesoc_rx_source_valid;
assign main_basesoc_rx_source_ready = main_basesoc_uart_uart_sink_ready;
assign main_basesoc_uart_uart_sink_first = main_basesoc_rx_source_first;
assign main_basesoc_uart_uart_sink_last = main_basesoc_rx_source_last;
assign main_basesoc_uart_uart_sink_payload_data = main_basesoc_rx_source_payload_data;
assign main_basesoc_tx_sink_valid = main_basesoc_uart_uart_source_valid;
assign main_basesoc_uart_uart_source_ready = main_basesoc_tx_sink_ready;
assign main_basesoc_tx_sink_first = main_basesoc_uart_uart_source_first;
assign main_basesoc_tx_sink_last = main_basesoc_uart_uart_source_last;
assign main_basesoc_tx_sink_payload_data = main_basesoc_uart_uart_source_payload_data;
assign main_basesoc_uart_tx_fifo_sink_valid = main_basesoc_uart_rxtx_re;
assign main_basesoc_uart_tx_fifo_sink_payload_data = main_basesoc_uart_rxtx_r;
assign main_basesoc_uart_uart_source_valid = main_basesoc_uart_tx_fifo_source_valid;
assign main_basesoc_uart_tx_fifo_source_ready = main_basesoc_uart_uart_source_ready;
assign main_basesoc_uart_uart_source_first = main_basesoc_uart_tx_fifo_source_first;
assign main_basesoc_uart_uart_source_last = main_basesoc_uart_tx_fifo_source_last;
assign main_basesoc_uart_uart_source_payload_data = main_basesoc_uart_tx_fifo_source_payload_data;
assign main_basesoc_uart_txfull_status = (~main_basesoc_uart_tx_fifo_sink_ready);
assign main_basesoc_uart_txempty_status = (~main_basesoc_uart_tx_fifo_source_valid);
assign main_basesoc_uart_tx_trigger = main_basesoc_uart_tx_fifo_sink_ready;
assign main_basesoc_uart_rx_fifo_sink_valid = main_basesoc_uart_uart_sink_valid;
assign main_basesoc_uart_uart_sink_ready = main_basesoc_uart_rx_fifo_sink_ready;
assign main_basesoc_uart_rx_fifo_sink_first = main_basesoc_uart_uart_sink_first;
assign main_basesoc_uart_rx_fifo_sink_last = main_basesoc_uart_uart_sink_last;
assign main_basesoc_uart_rx_fifo_sink_payload_data = main_basesoc_uart_uart_sink_payload_data;
assign main_basesoc_uart_rxtx_w = main_basesoc_uart_rx_fifo_source_payload_data;
assign main_basesoc_uart_rx_fifo_source_ready = (main_basesoc_uart_rx_clear | (1'd0 & main_basesoc_uart_rxtx_we));
assign main_basesoc_uart_rxempty_status = (~main_basesoc_uart_rx_fifo_source_valid);
assign main_basesoc_uart_rxfull_status = (~main_basesoc_uart_rx_fifo_sink_ready);
assign main_basesoc_uart_rx_trigger = main_basesoc_uart_rx_fifo_source_valid;
assign main_basesoc_uart_tx0 = main_basesoc_uart_tx_status;
assign main_basesoc_uart_tx1 = main_basesoc_uart_tx_pending;
always @(*) begin
    main_basesoc_uart_tx_clear <= 1'd0;
    if ((main_basesoc_uart_pending_re & main_basesoc_uart_pending_r[0])) begin
        main_basesoc_uart_tx_clear <= 1'd1;
    end
end
assign main_basesoc_uart_rx0 = main_basesoc_uart_rx_status;
assign main_basesoc_uart_rx1 = main_basesoc_uart_rx_pending;
always @(*) begin
    main_basesoc_uart_rx_clear <= 1'd0;
    if ((main_basesoc_uart_pending_re & main_basesoc_uart_pending_r[1])) begin
        main_basesoc_uart_rx_clear <= 1'd1;
    end
end
assign main_basesoc_uart_irq = ((main_basesoc_uart_pending_status[0] & main_basesoc_uart_enable_storage[0]) | (main_basesoc_uart_pending_status[1] & main_basesoc_uart_enable_storage[1]));
assign main_basesoc_uart_tx_status = main_basesoc_uart_tx_trigger;
assign main_basesoc_uart_rx_status = main_basesoc_uart_rx_trigger;
assign main_basesoc_uart_tx_fifo_syncfifo_din = {main_basesoc_uart_tx_fifo_fifo_in_last, main_basesoc_uart_tx_fifo_fifo_in_first, main_basesoc_uart_tx_fifo_fifo_in_payload_data};
assign {main_basesoc_uart_tx_fifo_fifo_out_last, main_basesoc_uart_tx_fifo_fifo_out_first, main_basesoc_uart_tx_fifo_fifo_out_payload_data} = main_basesoc_uart_tx_fifo_syncfifo_dout;
assign main_basesoc_uart_tx_fifo_sink_ready = main_basesoc_uart_tx_fifo_syncfifo_writable;
assign main_basesoc_uart_tx_fifo_syncfifo_we = main_basesoc_uart_tx_fifo_sink_valid;
assign main_basesoc_uart_tx_fifo_fifo_in_first = main_basesoc_uart_tx_fifo_sink_first;
assign main_basesoc_uart_tx_fifo_fifo_in_last = main_basesoc_uart_tx_fifo_sink_last;
assign main_basesoc_uart_tx_fifo_fifo_in_payload_data = main_basesoc_uart_tx_fifo_sink_payload_data;
assign main_basesoc_uart_tx_fifo_source_valid = main_basesoc_uart_tx_fifo_readable;
assign main_basesoc_uart_tx_fifo_source_first = main_basesoc_uart_tx_fifo_fifo_out_first;
assign main_basesoc_uart_tx_fifo_source_last = main_basesoc_uart_tx_fifo_fifo_out_last;
assign main_basesoc_uart_tx_fifo_source_payload_data = main_basesoc_uart_tx_fifo_fifo_out_payload_data;
assign main_basesoc_uart_tx_fifo_re = main_basesoc_uart_tx_fifo_source_ready;
assign main_basesoc_uart_tx_fifo_syncfifo_re = (main_basesoc_uart_tx_fifo_syncfifo_readable & ((~main_basesoc_uart_tx_fifo_readable) | main_basesoc_uart_tx_fifo_re));
assign main_basesoc_uart_tx_fifo_level1 = (main_basesoc_uart_tx_fifo_level0 + main_basesoc_uart_tx_fifo_readable);
always @(*) begin
    main_basesoc_uart_tx_fifo_wrport_adr <= 4'd0;
    if (main_basesoc_uart_tx_fifo_replace) begin
        main_basesoc_uart_tx_fifo_wrport_adr <= (main_basesoc_uart_tx_fifo_produce - 1'd1);
    end else begin
        main_basesoc_uart_tx_fifo_wrport_adr <= main_basesoc_uart_tx_fifo_produce;
    end
end
assign main_basesoc_uart_tx_fifo_wrport_dat_w = main_basesoc_uart_tx_fifo_syncfifo_din;
assign main_basesoc_uart_tx_fifo_wrport_we = (main_basesoc_uart_tx_fifo_syncfifo_we & (main_basesoc_uart_tx_fifo_syncfifo_writable | main_basesoc_uart_tx_fifo_replace));
assign main_basesoc_uart_tx_fifo_do_read = (main_basesoc_uart_tx_fifo_syncfifo_readable & main_basesoc_uart_tx_fifo_syncfifo_re);
assign main_basesoc_uart_tx_fifo_rdport_adr = main_basesoc_uart_tx_fifo_consume;
assign main_basesoc_uart_tx_fifo_syncfifo_dout = main_basesoc_uart_tx_fifo_rdport_dat_r;
assign main_basesoc_uart_tx_fifo_rdport_re = main_basesoc_uart_tx_fifo_do_read;
assign main_basesoc_uart_tx_fifo_syncfifo_writable = (main_basesoc_uart_tx_fifo_level0 != 5'd16);
assign main_basesoc_uart_tx_fifo_syncfifo_readable = (main_basesoc_uart_tx_fifo_level0 != 1'd0);
assign main_basesoc_uart_rx_fifo_syncfifo_din = {main_basesoc_uart_rx_fifo_fifo_in_last, main_basesoc_uart_rx_fifo_fifo_in_first, main_basesoc_uart_rx_fifo_fifo_in_payload_data};
assign {main_basesoc_uart_rx_fifo_fifo_out_last, main_basesoc_uart_rx_fifo_fifo_out_first, main_basesoc_uart_rx_fifo_fifo_out_payload_data} = main_basesoc_uart_rx_fifo_syncfifo_dout;
assign main_basesoc_uart_rx_fifo_sink_ready = main_basesoc_uart_rx_fifo_syncfifo_writable;
assign main_basesoc_uart_rx_fifo_syncfifo_we = main_basesoc_uart_rx_fifo_sink_valid;
assign main_basesoc_uart_rx_fifo_fifo_in_first = main_basesoc_uart_rx_fifo_sink_first;
assign main_basesoc_uart_rx_fifo_fifo_in_last = main_basesoc_uart_rx_fifo_sink_last;
assign main_basesoc_uart_rx_fifo_fifo_in_payload_data = main_basesoc_uart_rx_fifo_sink_payload_data;
assign main_basesoc_uart_rx_fifo_source_valid = main_basesoc_uart_rx_fifo_readable;
assign main_basesoc_uart_rx_fifo_source_first = main_basesoc_uart_rx_fifo_fifo_out_first;
assign main_basesoc_uart_rx_fifo_source_last = main_basesoc_uart_rx_fifo_fifo_out_last;
assign main_basesoc_uart_rx_fifo_source_payload_data = main_basesoc_uart_rx_fifo_fifo_out_payload_data;
assign main_basesoc_uart_rx_fifo_re = main_basesoc_uart_rx_fifo_source_ready;
assign main_basesoc_uart_rx_fifo_syncfifo_re = (main_basesoc_uart_rx_fifo_syncfifo_readable & ((~main_basesoc_uart_rx_fifo_readable) | main_basesoc_uart_rx_fifo_re));
assign main_basesoc_uart_rx_fifo_level1 = (main_basesoc_uart_rx_fifo_level0 + main_basesoc_uart_rx_fifo_readable);
always @(*) begin
    main_basesoc_uart_rx_fifo_wrport_adr <= 4'd0;
    if (main_basesoc_uart_rx_fifo_replace) begin
        main_basesoc_uart_rx_fifo_wrport_adr <= (main_basesoc_uart_rx_fifo_produce - 1'd1);
    end else begin
        main_basesoc_uart_rx_fifo_wrport_adr <= main_basesoc_uart_rx_fifo_produce;
    end
end
assign main_basesoc_uart_rx_fifo_wrport_dat_w = main_basesoc_uart_rx_fifo_syncfifo_din;
assign main_basesoc_uart_rx_fifo_wrport_we = (main_basesoc_uart_rx_fifo_syncfifo_we & (main_basesoc_uart_rx_fifo_syncfifo_writable | main_basesoc_uart_rx_fifo_replace));
assign main_basesoc_uart_rx_fifo_do_read = (main_basesoc_uart_rx_fifo_syncfifo_readable & main_basesoc_uart_rx_fifo_syncfifo_re);
assign main_basesoc_uart_rx_fifo_rdport_adr = main_basesoc_uart_rx_fifo_consume;
assign main_basesoc_uart_rx_fifo_syncfifo_dout = main_basesoc_uart_rx_fifo_rdport_dat_r;
assign main_basesoc_uart_rx_fifo_rdport_re = main_basesoc_uart_rx_fifo_do_read;
assign main_basesoc_uart_rx_fifo_syncfifo_writable = (main_basesoc_uart_rx_fifo_level0 != 5'd16);
assign main_basesoc_uart_rx_fifo_syncfifo_readable = (main_basesoc_uart_rx_fifo_level0 != 1'd0);
assign main_basesoc_timer_zero_trigger = (main_basesoc_timer_value == 1'd0);
assign main_basesoc_timer_zero0 = main_basesoc_timer_zero_status;
assign main_basesoc_timer_zero1 = main_basesoc_timer_zero_pending;
always @(*) begin
    main_basesoc_timer_zero_clear <= 1'd0;
    if ((main_basesoc_timer_pending_re & main_basesoc_timer_pending_r)) begin
        main_basesoc_timer_zero_clear <= 1'd1;
    end
end
assign main_basesoc_timer_irq = (main_basesoc_timer_pending_status & main_basesoc_timer_enable_storage);
assign main_basesoc_timer_zero_status = main_basesoc_timer_zero_trigger;
assign ddram_ba = main_a7ddrphy_pads_ba;
assign main_a7ddrphy_dqs_oe_delay_tappeddelayline = ((main_a7ddrphy_dqs_preamble | main_a7ddrphy_dqs_oe) | main_a7ddrphy_dqs_postamble);
assign main_a7ddrphy_dq_oe_delay_tappeddelayline = ((main_a7ddrphy_dqs_preamble | main_a7ddrphy_dq_oe) | main_a7ddrphy_dqs_postamble);
always @(*) begin
    main_a7ddrphy_dfi_p0_rddata <= 32'd0;
    main_a7ddrphy_dfi_p0_rddata[0] <= main_a7ddrphy_bitslip04[0];
    main_a7ddrphy_dfi_p0_rddata[16] <= main_a7ddrphy_bitslip04[1];
    main_a7ddrphy_dfi_p0_rddata[1] <= main_a7ddrphy_bitslip14[0];
    main_a7ddrphy_dfi_p0_rddata[17] <= main_a7ddrphy_bitslip14[1];
    main_a7ddrphy_dfi_p0_rddata[2] <= main_a7ddrphy_bitslip22[0];
    main_a7ddrphy_dfi_p0_rddata[18] <= main_a7ddrphy_bitslip22[1];
    main_a7ddrphy_dfi_p0_rddata[3] <= main_a7ddrphy_bitslip32[0];
    main_a7ddrphy_dfi_p0_rddata[19] <= main_a7ddrphy_bitslip32[1];
    main_a7ddrphy_dfi_p0_rddata[4] <= main_a7ddrphy_bitslip42[0];
    main_a7ddrphy_dfi_p0_rddata[20] <= main_a7ddrphy_bitslip42[1];
    main_a7ddrphy_dfi_p0_rddata[5] <= main_a7ddrphy_bitslip52[0];
    main_a7ddrphy_dfi_p0_rddata[21] <= main_a7ddrphy_bitslip52[1];
    main_a7ddrphy_dfi_p0_rddata[6] <= main_a7ddrphy_bitslip62[0];
    main_a7ddrphy_dfi_p0_rddata[22] <= main_a7ddrphy_bitslip62[1];
    main_a7ddrphy_dfi_p0_rddata[7] <= main_a7ddrphy_bitslip72[0];
    main_a7ddrphy_dfi_p0_rddata[23] <= main_a7ddrphy_bitslip72[1];
    main_a7ddrphy_dfi_p0_rddata[8] <= main_a7ddrphy_bitslip82[0];
    main_a7ddrphy_dfi_p0_rddata[24] <= main_a7ddrphy_bitslip82[1];
    main_a7ddrphy_dfi_p0_rddata[9] <= main_a7ddrphy_bitslip92[0];
    main_a7ddrphy_dfi_p0_rddata[25] <= main_a7ddrphy_bitslip92[1];
    main_a7ddrphy_dfi_p0_rddata[10] <= main_a7ddrphy_bitslip102[0];
    main_a7ddrphy_dfi_p0_rddata[26] <= main_a7ddrphy_bitslip102[1];
    main_a7ddrphy_dfi_p0_rddata[11] <= main_a7ddrphy_bitslip112[0];
    main_a7ddrphy_dfi_p0_rddata[27] <= main_a7ddrphy_bitslip112[1];
    main_a7ddrphy_dfi_p0_rddata[12] <= main_a7ddrphy_bitslip122[0];
    main_a7ddrphy_dfi_p0_rddata[28] <= main_a7ddrphy_bitslip122[1];
    main_a7ddrphy_dfi_p0_rddata[13] <= main_a7ddrphy_bitslip132[0];
    main_a7ddrphy_dfi_p0_rddata[29] <= main_a7ddrphy_bitslip132[1];
    main_a7ddrphy_dfi_p0_rddata[14] <= main_a7ddrphy_bitslip142[0];
    main_a7ddrphy_dfi_p0_rddata[30] <= main_a7ddrphy_bitslip142[1];
    main_a7ddrphy_dfi_p0_rddata[15] <= main_a7ddrphy_bitslip152[0];
    main_a7ddrphy_dfi_p0_rddata[31] <= main_a7ddrphy_bitslip152[1];
end
always @(*) begin
    main_a7ddrphy_dfi_p1_rddata <= 32'd0;
    main_a7ddrphy_dfi_p1_rddata[0] <= main_a7ddrphy_bitslip04[2];
    main_a7ddrphy_dfi_p1_rddata[16] <= main_a7ddrphy_bitslip04[3];
    main_a7ddrphy_dfi_p1_rddata[1] <= main_a7ddrphy_bitslip14[2];
    main_a7ddrphy_dfi_p1_rddata[17] <= main_a7ddrphy_bitslip14[3];
    main_a7ddrphy_dfi_p1_rddata[2] <= main_a7ddrphy_bitslip22[2];
    main_a7ddrphy_dfi_p1_rddata[18] <= main_a7ddrphy_bitslip22[3];
    main_a7ddrphy_dfi_p1_rddata[3] <= main_a7ddrphy_bitslip32[2];
    main_a7ddrphy_dfi_p1_rddata[19] <= main_a7ddrphy_bitslip32[3];
    main_a7ddrphy_dfi_p1_rddata[4] <= main_a7ddrphy_bitslip42[2];
    main_a7ddrphy_dfi_p1_rddata[20] <= main_a7ddrphy_bitslip42[3];
    main_a7ddrphy_dfi_p1_rddata[5] <= main_a7ddrphy_bitslip52[2];
    main_a7ddrphy_dfi_p1_rddata[21] <= main_a7ddrphy_bitslip52[3];
    main_a7ddrphy_dfi_p1_rddata[6] <= main_a7ddrphy_bitslip62[2];
    main_a7ddrphy_dfi_p1_rddata[22] <= main_a7ddrphy_bitslip62[3];
    main_a7ddrphy_dfi_p1_rddata[7] <= main_a7ddrphy_bitslip72[2];
    main_a7ddrphy_dfi_p1_rddata[23] <= main_a7ddrphy_bitslip72[3];
    main_a7ddrphy_dfi_p1_rddata[8] <= main_a7ddrphy_bitslip82[2];
    main_a7ddrphy_dfi_p1_rddata[24] <= main_a7ddrphy_bitslip82[3];
    main_a7ddrphy_dfi_p1_rddata[9] <= main_a7ddrphy_bitslip92[2];
    main_a7ddrphy_dfi_p1_rddata[25] <= main_a7ddrphy_bitslip92[3];
    main_a7ddrphy_dfi_p1_rddata[10] <= main_a7ddrphy_bitslip102[2];
    main_a7ddrphy_dfi_p1_rddata[26] <= main_a7ddrphy_bitslip102[3];
    main_a7ddrphy_dfi_p1_rddata[11] <= main_a7ddrphy_bitslip112[2];
    main_a7ddrphy_dfi_p1_rddata[27] <= main_a7ddrphy_bitslip112[3];
    main_a7ddrphy_dfi_p1_rddata[12] <= main_a7ddrphy_bitslip122[2];
    main_a7ddrphy_dfi_p1_rddata[28] <= main_a7ddrphy_bitslip122[3];
    main_a7ddrphy_dfi_p1_rddata[13] <= main_a7ddrphy_bitslip132[2];
    main_a7ddrphy_dfi_p1_rddata[29] <= main_a7ddrphy_bitslip132[3];
    main_a7ddrphy_dfi_p1_rddata[14] <= main_a7ddrphy_bitslip142[2];
    main_a7ddrphy_dfi_p1_rddata[30] <= main_a7ddrphy_bitslip142[3];
    main_a7ddrphy_dfi_p1_rddata[15] <= main_a7ddrphy_bitslip152[2];
    main_a7ddrphy_dfi_p1_rddata[31] <= main_a7ddrphy_bitslip152[3];
end
always @(*) begin
    main_a7ddrphy_dfi_p2_rddata <= 32'd0;
    main_a7ddrphy_dfi_p2_rddata[0] <= main_a7ddrphy_bitslip04[4];
    main_a7ddrphy_dfi_p2_rddata[16] <= main_a7ddrphy_bitslip04[5];
    main_a7ddrphy_dfi_p2_rddata[1] <= main_a7ddrphy_bitslip14[4];
    main_a7ddrphy_dfi_p2_rddata[17] <= main_a7ddrphy_bitslip14[5];
    main_a7ddrphy_dfi_p2_rddata[2] <= main_a7ddrphy_bitslip22[4];
    main_a7ddrphy_dfi_p2_rddata[18] <= main_a7ddrphy_bitslip22[5];
    main_a7ddrphy_dfi_p2_rddata[3] <= main_a7ddrphy_bitslip32[4];
    main_a7ddrphy_dfi_p2_rddata[19] <= main_a7ddrphy_bitslip32[5];
    main_a7ddrphy_dfi_p2_rddata[4] <= main_a7ddrphy_bitslip42[4];
    main_a7ddrphy_dfi_p2_rddata[20] <= main_a7ddrphy_bitslip42[5];
    main_a7ddrphy_dfi_p2_rddata[5] <= main_a7ddrphy_bitslip52[4];
    main_a7ddrphy_dfi_p2_rddata[21] <= main_a7ddrphy_bitslip52[5];
    main_a7ddrphy_dfi_p2_rddata[6] <= main_a7ddrphy_bitslip62[4];
    main_a7ddrphy_dfi_p2_rddata[22] <= main_a7ddrphy_bitslip62[5];
    main_a7ddrphy_dfi_p2_rddata[7] <= main_a7ddrphy_bitslip72[4];
    main_a7ddrphy_dfi_p2_rddata[23] <= main_a7ddrphy_bitslip72[5];
    main_a7ddrphy_dfi_p2_rddata[8] <= main_a7ddrphy_bitslip82[4];
    main_a7ddrphy_dfi_p2_rddata[24] <= main_a7ddrphy_bitslip82[5];
    main_a7ddrphy_dfi_p2_rddata[9] <= main_a7ddrphy_bitslip92[4];
    main_a7ddrphy_dfi_p2_rddata[25] <= main_a7ddrphy_bitslip92[5];
    main_a7ddrphy_dfi_p2_rddata[10] <= main_a7ddrphy_bitslip102[4];
    main_a7ddrphy_dfi_p2_rddata[26] <= main_a7ddrphy_bitslip102[5];
    main_a7ddrphy_dfi_p2_rddata[11] <= main_a7ddrphy_bitslip112[4];
    main_a7ddrphy_dfi_p2_rddata[27] <= main_a7ddrphy_bitslip112[5];
    main_a7ddrphy_dfi_p2_rddata[12] <= main_a7ddrphy_bitslip122[4];
    main_a7ddrphy_dfi_p2_rddata[28] <= main_a7ddrphy_bitslip122[5];
    main_a7ddrphy_dfi_p2_rddata[13] <= main_a7ddrphy_bitslip132[4];
    main_a7ddrphy_dfi_p2_rddata[29] <= main_a7ddrphy_bitslip132[5];
    main_a7ddrphy_dfi_p2_rddata[14] <= main_a7ddrphy_bitslip142[4];
    main_a7ddrphy_dfi_p2_rddata[30] <= main_a7ddrphy_bitslip142[5];
    main_a7ddrphy_dfi_p2_rddata[15] <= main_a7ddrphy_bitslip152[4];
    main_a7ddrphy_dfi_p2_rddata[31] <= main_a7ddrphy_bitslip152[5];
end
always @(*) begin
    main_a7ddrphy_dfi_p3_rddata <= 32'd0;
    main_a7ddrphy_dfi_p3_rddata[0] <= main_a7ddrphy_bitslip04[6];
    main_a7ddrphy_dfi_p3_rddata[16] <= main_a7ddrphy_bitslip04[7];
    main_a7ddrphy_dfi_p3_rddata[1] <= main_a7ddrphy_bitslip14[6];
    main_a7ddrphy_dfi_p3_rddata[17] <= main_a7ddrphy_bitslip14[7];
    main_a7ddrphy_dfi_p3_rddata[2] <= main_a7ddrphy_bitslip22[6];
    main_a7ddrphy_dfi_p3_rddata[18] <= main_a7ddrphy_bitslip22[7];
    main_a7ddrphy_dfi_p3_rddata[3] <= main_a7ddrphy_bitslip32[6];
    main_a7ddrphy_dfi_p3_rddata[19] <= main_a7ddrphy_bitslip32[7];
    main_a7ddrphy_dfi_p3_rddata[4] <= main_a7ddrphy_bitslip42[6];
    main_a7ddrphy_dfi_p3_rddata[20] <= main_a7ddrphy_bitslip42[7];
    main_a7ddrphy_dfi_p3_rddata[5] <= main_a7ddrphy_bitslip52[6];
    main_a7ddrphy_dfi_p3_rddata[21] <= main_a7ddrphy_bitslip52[7];
    main_a7ddrphy_dfi_p3_rddata[6] <= main_a7ddrphy_bitslip62[6];
    main_a7ddrphy_dfi_p3_rddata[22] <= main_a7ddrphy_bitslip62[7];
    main_a7ddrphy_dfi_p3_rddata[7] <= main_a7ddrphy_bitslip72[6];
    main_a7ddrphy_dfi_p3_rddata[23] <= main_a7ddrphy_bitslip72[7];
    main_a7ddrphy_dfi_p3_rddata[8] <= main_a7ddrphy_bitslip82[6];
    main_a7ddrphy_dfi_p3_rddata[24] <= main_a7ddrphy_bitslip82[7];
    main_a7ddrphy_dfi_p3_rddata[9] <= main_a7ddrphy_bitslip92[6];
    main_a7ddrphy_dfi_p3_rddata[25] <= main_a7ddrphy_bitslip92[7];
    main_a7ddrphy_dfi_p3_rddata[10] <= main_a7ddrphy_bitslip102[6];
    main_a7ddrphy_dfi_p3_rddata[26] <= main_a7ddrphy_bitslip102[7];
    main_a7ddrphy_dfi_p3_rddata[11] <= main_a7ddrphy_bitslip112[6];
    main_a7ddrphy_dfi_p3_rddata[27] <= main_a7ddrphy_bitslip112[7];
    main_a7ddrphy_dfi_p3_rddata[12] <= main_a7ddrphy_bitslip122[6];
    main_a7ddrphy_dfi_p3_rddata[28] <= main_a7ddrphy_bitslip122[7];
    main_a7ddrphy_dfi_p3_rddata[13] <= main_a7ddrphy_bitslip132[6];
    main_a7ddrphy_dfi_p3_rddata[29] <= main_a7ddrphy_bitslip132[7];
    main_a7ddrphy_dfi_p3_rddata[14] <= main_a7ddrphy_bitslip142[6];
    main_a7ddrphy_dfi_p3_rddata[30] <= main_a7ddrphy_bitslip142[7];
    main_a7ddrphy_dfi_p3_rddata[15] <= main_a7ddrphy_bitslip152[6];
    main_a7ddrphy_dfi_p3_rddata[31] <= main_a7ddrphy_bitslip152[7];
end
assign main_a7ddrphy_dfi_p0_rddata_valid = (main_a7ddrphy_rddata_en_tappeddelayline7 | main_a7ddrphy_wlevel_en_storage);
assign main_a7ddrphy_dfi_p1_rddata_valid = (main_a7ddrphy_rddata_en_tappeddelayline7 | main_a7ddrphy_wlevel_en_storage);
assign main_a7ddrphy_dfi_p2_rddata_valid = (main_a7ddrphy_rddata_en_tappeddelayline7 | main_a7ddrphy_wlevel_en_storage);
assign main_a7ddrphy_dfi_p3_rddata_valid = (main_a7ddrphy_rddata_en_tappeddelayline7 | main_a7ddrphy_wlevel_en_storage);
assign main_a7ddrphy_dq_oe = main_a7ddrphy_wrdata_en_tappeddelayline1;
always @(*) begin
    main_a7ddrphy_dqs_oe <= 1'd0;
    if (main_a7ddrphy_wlevel_en_storage) begin
        main_a7ddrphy_dqs_oe <= 1'd1;
    end else begin
        main_a7ddrphy_dqs_oe <= main_a7ddrphy_dq_oe;
    end
end
assign main_a7ddrphy_dqs_preamble = (main_a7ddrphy_wrdata_en_tappeddelayline0 & (~main_a7ddrphy_wrdata_en_tappeddelayline1));
assign main_a7ddrphy_dqs_postamble = (main_a7ddrphy_wrdata_en_tappeddelayline2 & (~main_a7ddrphy_wrdata_en_tappeddelayline1));
always @(*) begin
    main_a7ddrphy_dqspattern_o0 <= 8'd0;
    main_a7ddrphy_dqspattern_o0 <= 7'd85;
    if (main_a7ddrphy_dqspattern0) begin
        main_a7ddrphy_dqspattern_o0 <= 5'd21;
    end
    if (main_a7ddrphy_dqspattern1) begin
        main_a7ddrphy_dqspattern_o0 <= 7'd84;
    end
    if (main_a7ddrphy_wlevel_en_storage) begin
        main_a7ddrphy_dqspattern_o0 <= 1'd0;
        if (main_a7ddrphy_wlevel_strobe_re) begin
            main_a7ddrphy_dqspattern_o0 <= 1'd1;
        end
    end
end
always @(*) begin
    main_a7ddrphy_bitslip00 <= 8'd0;
    case (main_a7ddrphy_bitslip0_value0)
        1'd0: begin
            main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip10 <= 8'd0;
    case (main_a7ddrphy_bitslip1_value0)
        1'd0: begin
            main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip01 <= 8'd0;
    case (main_a7ddrphy_bitslip0_value1)
        1'd0: begin
            main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip11 <= 8'd0;
    case (main_a7ddrphy_bitslip1_value1)
        1'd0: begin
            main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip02 <= 8'd0;
    case (main_a7ddrphy_bitslip0_value2)
        1'd0: begin
            main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip04 <= 8'd0;
    case (main_a7ddrphy_bitslip0_value3)
        1'd0: begin
            main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip12 <= 8'd0;
    case (main_a7ddrphy_bitslip1_value2)
        1'd0: begin
            main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip14 <= 8'd0;
    case (main_a7ddrphy_bitslip1_value3)
        1'd0: begin
            main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip20 <= 8'd0;
    case (main_a7ddrphy_bitslip2_value0)
        1'd0: begin
            main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip22 <= 8'd0;
    case (main_a7ddrphy_bitslip2_value1)
        1'd0: begin
            main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip30 <= 8'd0;
    case (main_a7ddrphy_bitslip3_value0)
        1'd0: begin
            main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip32 <= 8'd0;
    case (main_a7ddrphy_bitslip3_value1)
        1'd0: begin
            main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip40 <= 8'd0;
    case (main_a7ddrphy_bitslip4_value0)
        1'd0: begin
            main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip42 <= 8'd0;
    case (main_a7ddrphy_bitslip4_value1)
        1'd0: begin
            main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip50 <= 8'd0;
    case (main_a7ddrphy_bitslip5_value0)
        1'd0: begin
            main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip52 <= 8'd0;
    case (main_a7ddrphy_bitslip5_value1)
        1'd0: begin
            main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip60 <= 8'd0;
    case (main_a7ddrphy_bitslip6_value0)
        1'd0: begin
            main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip62 <= 8'd0;
    case (main_a7ddrphy_bitslip6_value1)
        1'd0: begin
            main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip70 <= 8'd0;
    case (main_a7ddrphy_bitslip7_value0)
        1'd0: begin
            main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip72 <= 8'd0;
    case (main_a7ddrphy_bitslip7_value1)
        1'd0: begin
            main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip80 <= 8'd0;
    case (main_a7ddrphy_bitslip8_value0)
        1'd0: begin
            main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip82 <= 8'd0;
    case (main_a7ddrphy_bitslip8_value1)
        1'd0: begin
            main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip90 <= 8'd0;
    case (main_a7ddrphy_bitslip9_value0)
        1'd0: begin
            main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip92 <= 8'd0;
    case (main_a7ddrphy_bitslip9_value1)
        1'd0: begin
            main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip100 <= 8'd0;
    case (main_a7ddrphy_bitslip10_value0)
        1'd0: begin
            main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip102 <= 8'd0;
    case (main_a7ddrphy_bitslip10_value1)
        1'd0: begin
            main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip110 <= 8'd0;
    case (main_a7ddrphy_bitslip11_value0)
        1'd0: begin
            main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip112 <= 8'd0;
    case (main_a7ddrphy_bitslip11_value1)
        1'd0: begin
            main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip120 <= 8'd0;
    case (main_a7ddrphy_bitslip12_value0)
        1'd0: begin
            main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip122 <= 8'd0;
    case (main_a7ddrphy_bitslip12_value1)
        1'd0: begin
            main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip130 <= 8'd0;
    case (main_a7ddrphy_bitslip13_value0)
        1'd0: begin
            main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip132 <= 8'd0;
    case (main_a7ddrphy_bitslip13_value1)
        1'd0: begin
            main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip140 <= 8'd0;
    case (main_a7ddrphy_bitslip14_value0)
        1'd0: begin
            main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip142 <= 8'd0;
    case (main_a7ddrphy_bitslip14_value1)
        1'd0: begin
            main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip150 <= 8'd0;
    case (main_a7ddrphy_bitslip15_value0)
        1'd0: begin
            main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip152 <= 8'd0;
    case (main_a7ddrphy_bitslip15_value1)
        1'd0: begin
            main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[15:8];
        end
    endcase
end
assign main_a7ddrphy_dfi_p0_address = main_sdram_master_p0_address;
assign main_a7ddrphy_dfi_p0_bank = main_sdram_master_p0_bank;
assign main_a7ddrphy_dfi_p0_cas_n = main_sdram_master_p0_cas_n;
assign main_a7ddrphy_dfi_p0_cs_n = main_sdram_master_p0_cs_n;
assign main_a7ddrphy_dfi_p0_ras_n = main_sdram_master_p0_ras_n;
assign main_a7ddrphy_dfi_p0_we_n = main_sdram_master_p0_we_n;
assign main_a7ddrphy_dfi_p0_cke = main_sdram_master_p0_cke;
assign main_a7ddrphy_dfi_p0_odt = main_sdram_master_p0_odt;
assign main_a7ddrphy_dfi_p0_reset_n = main_sdram_master_p0_reset_n;
assign main_a7ddrphy_dfi_p0_act_n = main_sdram_master_p0_act_n;
assign main_a7ddrphy_dfi_p0_wrdata = main_sdram_master_p0_wrdata;
assign main_a7ddrphy_dfi_p0_wrdata_en = main_sdram_master_p0_wrdata_en;
assign main_a7ddrphy_dfi_p0_wrdata_mask = main_sdram_master_p0_wrdata_mask;
assign main_a7ddrphy_dfi_p0_rddata_en = main_sdram_master_p0_rddata_en;
assign main_sdram_master_p0_rddata = main_a7ddrphy_dfi_p0_rddata;
assign main_sdram_master_p0_rddata_valid = main_a7ddrphy_dfi_p0_rddata_valid;
assign main_a7ddrphy_dfi_p1_address = main_sdram_master_p1_address;
assign main_a7ddrphy_dfi_p1_bank = main_sdram_master_p1_bank;
assign main_a7ddrphy_dfi_p1_cas_n = main_sdram_master_p1_cas_n;
assign main_a7ddrphy_dfi_p1_cs_n = main_sdram_master_p1_cs_n;
assign main_a7ddrphy_dfi_p1_ras_n = main_sdram_master_p1_ras_n;
assign main_a7ddrphy_dfi_p1_we_n = main_sdram_master_p1_we_n;
assign main_a7ddrphy_dfi_p1_cke = main_sdram_master_p1_cke;
assign main_a7ddrphy_dfi_p1_odt = main_sdram_master_p1_odt;
assign main_a7ddrphy_dfi_p1_reset_n = main_sdram_master_p1_reset_n;
assign main_a7ddrphy_dfi_p1_act_n = main_sdram_master_p1_act_n;
assign main_a7ddrphy_dfi_p1_wrdata = main_sdram_master_p1_wrdata;
assign main_a7ddrphy_dfi_p1_wrdata_en = main_sdram_master_p1_wrdata_en;
assign main_a7ddrphy_dfi_p1_wrdata_mask = main_sdram_master_p1_wrdata_mask;
assign main_a7ddrphy_dfi_p1_rddata_en = main_sdram_master_p1_rddata_en;
assign main_sdram_master_p1_rddata = main_a7ddrphy_dfi_p1_rddata;
assign main_sdram_master_p1_rddata_valid = main_a7ddrphy_dfi_p1_rddata_valid;
assign main_a7ddrphy_dfi_p2_address = main_sdram_master_p2_address;
assign main_a7ddrphy_dfi_p2_bank = main_sdram_master_p2_bank;
assign main_a7ddrphy_dfi_p2_cas_n = main_sdram_master_p2_cas_n;
assign main_a7ddrphy_dfi_p2_cs_n = main_sdram_master_p2_cs_n;
assign main_a7ddrphy_dfi_p2_ras_n = main_sdram_master_p2_ras_n;
assign main_a7ddrphy_dfi_p2_we_n = main_sdram_master_p2_we_n;
assign main_a7ddrphy_dfi_p2_cke = main_sdram_master_p2_cke;
assign main_a7ddrphy_dfi_p2_odt = main_sdram_master_p2_odt;
assign main_a7ddrphy_dfi_p2_reset_n = main_sdram_master_p2_reset_n;
assign main_a7ddrphy_dfi_p2_act_n = main_sdram_master_p2_act_n;
assign main_a7ddrphy_dfi_p2_wrdata = main_sdram_master_p2_wrdata;
assign main_a7ddrphy_dfi_p2_wrdata_en = main_sdram_master_p2_wrdata_en;
assign main_a7ddrphy_dfi_p2_wrdata_mask = main_sdram_master_p2_wrdata_mask;
assign main_a7ddrphy_dfi_p2_rddata_en = main_sdram_master_p2_rddata_en;
assign main_sdram_master_p2_rddata = main_a7ddrphy_dfi_p2_rddata;
assign main_sdram_master_p2_rddata_valid = main_a7ddrphy_dfi_p2_rddata_valid;
assign main_a7ddrphy_dfi_p3_address = main_sdram_master_p3_address;
assign main_a7ddrphy_dfi_p3_bank = main_sdram_master_p3_bank;
assign main_a7ddrphy_dfi_p3_cas_n = main_sdram_master_p3_cas_n;
assign main_a7ddrphy_dfi_p3_cs_n = main_sdram_master_p3_cs_n;
assign main_a7ddrphy_dfi_p3_ras_n = main_sdram_master_p3_ras_n;
assign main_a7ddrphy_dfi_p3_we_n = main_sdram_master_p3_we_n;
assign main_a7ddrphy_dfi_p3_cke = main_sdram_master_p3_cke;
assign main_a7ddrphy_dfi_p3_odt = main_sdram_master_p3_odt;
assign main_a7ddrphy_dfi_p3_reset_n = main_sdram_master_p3_reset_n;
assign main_a7ddrphy_dfi_p3_act_n = main_sdram_master_p3_act_n;
assign main_a7ddrphy_dfi_p3_wrdata = main_sdram_master_p3_wrdata;
assign main_a7ddrphy_dfi_p3_wrdata_en = main_sdram_master_p3_wrdata_en;
assign main_a7ddrphy_dfi_p3_wrdata_mask = main_sdram_master_p3_wrdata_mask;
assign main_a7ddrphy_dfi_p3_rddata_en = main_sdram_master_p3_rddata_en;
assign main_sdram_master_p3_rddata = main_a7ddrphy_dfi_p3_rddata;
assign main_sdram_master_p3_rddata_valid = main_a7ddrphy_dfi_p3_rddata_valid;
assign main_sdram_slave_p0_address = main_sdram_dfi_p0_address;
assign main_sdram_slave_p0_bank = main_sdram_dfi_p0_bank;
assign main_sdram_slave_p0_cas_n = main_sdram_dfi_p0_cas_n;
assign main_sdram_slave_p0_cs_n = main_sdram_dfi_p0_cs_n;
assign main_sdram_slave_p0_ras_n = main_sdram_dfi_p0_ras_n;
assign main_sdram_slave_p0_we_n = main_sdram_dfi_p0_we_n;
assign main_sdram_slave_p0_cke = main_sdram_dfi_p0_cke;
assign main_sdram_slave_p0_odt = main_sdram_dfi_p0_odt;
assign main_sdram_slave_p0_reset_n = main_sdram_dfi_p0_reset_n;
assign main_sdram_slave_p0_act_n = main_sdram_dfi_p0_act_n;
assign main_sdram_slave_p0_wrdata = main_sdram_dfi_p0_wrdata;
assign main_sdram_slave_p0_wrdata_en = main_sdram_dfi_p0_wrdata_en;
assign main_sdram_slave_p0_wrdata_mask = main_sdram_dfi_p0_wrdata_mask;
assign main_sdram_slave_p0_rddata_en = main_sdram_dfi_p0_rddata_en;
assign main_sdram_dfi_p0_rddata = main_sdram_slave_p0_rddata;
assign main_sdram_dfi_p0_rddata_valid = main_sdram_slave_p0_rddata_valid;
assign main_sdram_slave_p1_address = main_sdram_dfi_p1_address;
assign main_sdram_slave_p1_bank = main_sdram_dfi_p1_bank;
assign main_sdram_slave_p1_cas_n = main_sdram_dfi_p1_cas_n;
assign main_sdram_slave_p1_cs_n = main_sdram_dfi_p1_cs_n;
assign main_sdram_slave_p1_ras_n = main_sdram_dfi_p1_ras_n;
assign main_sdram_slave_p1_we_n = main_sdram_dfi_p1_we_n;
assign main_sdram_slave_p1_cke = main_sdram_dfi_p1_cke;
assign main_sdram_slave_p1_odt = main_sdram_dfi_p1_odt;
assign main_sdram_slave_p1_reset_n = main_sdram_dfi_p1_reset_n;
assign main_sdram_slave_p1_act_n = main_sdram_dfi_p1_act_n;
assign main_sdram_slave_p1_wrdata = main_sdram_dfi_p1_wrdata;
assign main_sdram_slave_p1_wrdata_en = main_sdram_dfi_p1_wrdata_en;
assign main_sdram_slave_p1_wrdata_mask = main_sdram_dfi_p1_wrdata_mask;
assign main_sdram_slave_p1_rddata_en = main_sdram_dfi_p1_rddata_en;
assign main_sdram_dfi_p1_rddata = main_sdram_slave_p1_rddata;
assign main_sdram_dfi_p1_rddata_valid = main_sdram_slave_p1_rddata_valid;
assign main_sdram_slave_p2_address = main_sdram_dfi_p2_address;
assign main_sdram_slave_p2_bank = main_sdram_dfi_p2_bank;
assign main_sdram_slave_p2_cas_n = main_sdram_dfi_p2_cas_n;
assign main_sdram_slave_p2_cs_n = main_sdram_dfi_p2_cs_n;
assign main_sdram_slave_p2_ras_n = main_sdram_dfi_p2_ras_n;
assign main_sdram_slave_p2_we_n = main_sdram_dfi_p2_we_n;
assign main_sdram_slave_p2_cke = main_sdram_dfi_p2_cke;
assign main_sdram_slave_p2_odt = main_sdram_dfi_p2_odt;
assign main_sdram_slave_p2_reset_n = main_sdram_dfi_p2_reset_n;
assign main_sdram_slave_p2_act_n = main_sdram_dfi_p2_act_n;
assign main_sdram_slave_p2_wrdata = main_sdram_dfi_p2_wrdata;
assign main_sdram_slave_p2_wrdata_en = main_sdram_dfi_p2_wrdata_en;
assign main_sdram_slave_p2_wrdata_mask = main_sdram_dfi_p2_wrdata_mask;
assign main_sdram_slave_p2_rddata_en = main_sdram_dfi_p2_rddata_en;
assign main_sdram_dfi_p2_rddata = main_sdram_slave_p2_rddata;
assign main_sdram_dfi_p2_rddata_valid = main_sdram_slave_p2_rddata_valid;
assign main_sdram_slave_p3_address = main_sdram_dfi_p3_address;
assign main_sdram_slave_p3_bank = main_sdram_dfi_p3_bank;
assign main_sdram_slave_p3_cas_n = main_sdram_dfi_p3_cas_n;
assign main_sdram_slave_p3_cs_n = main_sdram_dfi_p3_cs_n;
assign main_sdram_slave_p3_ras_n = main_sdram_dfi_p3_ras_n;
assign main_sdram_slave_p3_we_n = main_sdram_dfi_p3_we_n;
assign main_sdram_slave_p3_cke = main_sdram_dfi_p3_cke;
assign main_sdram_slave_p3_odt = main_sdram_dfi_p3_odt;
assign main_sdram_slave_p3_reset_n = main_sdram_dfi_p3_reset_n;
assign main_sdram_slave_p3_act_n = main_sdram_dfi_p3_act_n;
assign main_sdram_slave_p3_wrdata = main_sdram_dfi_p3_wrdata;
assign main_sdram_slave_p3_wrdata_en = main_sdram_dfi_p3_wrdata_en;
assign main_sdram_slave_p3_wrdata_mask = main_sdram_dfi_p3_wrdata_mask;
assign main_sdram_slave_p3_rddata_en = main_sdram_dfi_p3_rddata_en;
assign main_sdram_dfi_p3_rddata = main_sdram_slave_p3_rddata;
assign main_sdram_dfi_p3_rddata_valid = main_sdram_slave_p3_rddata_valid;
always @(*) begin
    main_sdram_csr_dfi_p0_rddata <= 32'd0;
    main_sdram_csr_dfi_p0_rddata_valid <= 1'd0;
    main_sdram_csr_dfi_p1_rddata <= 32'd0;
    main_sdram_csr_dfi_p1_rddata_valid <= 1'd0;
    main_sdram_csr_dfi_p2_rddata <= 32'd0;
    main_sdram_csr_dfi_p2_rddata_valid <= 1'd0;
    main_sdram_csr_dfi_p3_rddata <= 32'd0;
    main_sdram_csr_dfi_p3_rddata_valid <= 1'd0;
    main_sdram_ext_dfi_p0_rddata <= 32'd0;
    main_sdram_ext_dfi_p0_rddata_valid <= 1'd0;
    main_sdram_ext_dfi_p1_rddata <= 32'd0;
    main_sdram_ext_dfi_p1_rddata_valid <= 1'd0;
    main_sdram_ext_dfi_p2_rddata <= 32'd0;
    main_sdram_ext_dfi_p2_rddata_valid <= 1'd0;
    main_sdram_ext_dfi_p3_rddata <= 32'd0;
    main_sdram_ext_dfi_p3_rddata_valid <= 1'd0;
    main_sdram_master_p0_act_n <= 1'd1;
    main_sdram_master_p0_address <= 14'd0;
    main_sdram_master_p0_bank <= 3'd0;
    main_sdram_master_p0_cas_n <= 1'd1;
    main_sdram_master_p0_cke <= 1'd0;
    main_sdram_master_p0_cs_n <= 1'd1;
    main_sdram_master_p0_odt <= 1'd0;
    main_sdram_master_p0_ras_n <= 1'd1;
    main_sdram_master_p0_rddata_en <= 1'd0;
    main_sdram_master_p0_reset_n <= 1'd0;
    main_sdram_master_p0_we_n <= 1'd1;
    main_sdram_master_p0_wrdata <= 32'd0;
    main_sdram_master_p0_wrdata_en <= 1'd0;
    main_sdram_master_p0_wrdata_mask <= 4'd0;
    main_sdram_master_p1_act_n <= 1'd1;
    main_sdram_master_p1_address <= 14'd0;
    main_sdram_master_p1_bank <= 3'd0;
    main_sdram_master_p1_cas_n <= 1'd1;
    main_sdram_master_p1_cke <= 1'd0;
    main_sdram_master_p1_cs_n <= 1'd1;
    main_sdram_master_p1_odt <= 1'd0;
    main_sdram_master_p1_ras_n <= 1'd1;
    main_sdram_master_p1_rddata_en <= 1'd0;
    main_sdram_master_p1_reset_n <= 1'd0;
    main_sdram_master_p1_we_n <= 1'd1;
    main_sdram_master_p1_wrdata <= 32'd0;
    main_sdram_master_p1_wrdata_en <= 1'd0;
    main_sdram_master_p1_wrdata_mask <= 4'd0;
    main_sdram_master_p2_act_n <= 1'd1;
    main_sdram_master_p2_address <= 14'd0;
    main_sdram_master_p2_bank <= 3'd0;
    main_sdram_master_p2_cas_n <= 1'd1;
    main_sdram_master_p2_cke <= 1'd0;
    main_sdram_master_p2_cs_n <= 1'd1;
    main_sdram_master_p2_odt <= 1'd0;
    main_sdram_master_p2_ras_n <= 1'd1;
    main_sdram_master_p2_rddata_en <= 1'd0;
    main_sdram_master_p2_reset_n <= 1'd0;
    main_sdram_master_p2_we_n <= 1'd1;
    main_sdram_master_p2_wrdata <= 32'd0;
    main_sdram_master_p2_wrdata_en <= 1'd0;
    main_sdram_master_p2_wrdata_mask <= 4'd0;
    main_sdram_master_p3_act_n <= 1'd1;
    main_sdram_master_p3_address <= 14'd0;
    main_sdram_master_p3_bank <= 3'd0;
    main_sdram_master_p3_cas_n <= 1'd1;
    main_sdram_master_p3_cke <= 1'd0;
    main_sdram_master_p3_cs_n <= 1'd1;
    main_sdram_master_p3_odt <= 1'd0;
    main_sdram_master_p3_ras_n <= 1'd1;
    main_sdram_master_p3_rddata_en <= 1'd0;
    main_sdram_master_p3_reset_n <= 1'd0;
    main_sdram_master_p3_we_n <= 1'd1;
    main_sdram_master_p3_wrdata <= 32'd0;
    main_sdram_master_p3_wrdata_en <= 1'd0;
    main_sdram_master_p3_wrdata_mask <= 4'd0;
    main_sdram_slave_p0_rddata <= 32'd0;
    main_sdram_slave_p0_rddata_valid <= 1'd0;
    main_sdram_slave_p1_rddata <= 32'd0;
    main_sdram_slave_p1_rddata_valid <= 1'd0;
    main_sdram_slave_p2_rddata <= 32'd0;
    main_sdram_slave_p2_rddata_valid <= 1'd0;
    main_sdram_slave_p3_rddata <= 32'd0;
    main_sdram_slave_p3_rddata_valid <= 1'd0;
    if (main_sdram_sel) begin
        if (main_sdram_ext_dfi_sel) begin
            main_sdram_master_p0_address <= main_sdram_ext_dfi_p0_address;
            main_sdram_master_p0_bank <= main_sdram_ext_dfi_p0_bank;
            main_sdram_master_p0_cas_n <= main_sdram_ext_dfi_p0_cas_n;
            main_sdram_master_p0_cs_n <= main_sdram_ext_dfi_p0_cs_n;
            main_sdram_master_p0_ras_n <= main_sdram_ext_dfi_p0_ras_n;
            main_sdram_master_p0_we_n <= main_sdram_ext_dfi_p0_we_n;
            main_sdram_master_p0_cke <= main_sdram_ext_dfi_p0_cke;
            main_sdram_master_p0_odt <= main_sdram_ext_dfi_p0_odt;
            main_sdram_master_p0_reset_n <= main_sdram_ext_dfi_p0_reset_n;
            main_sdram_master_p0_act_n <= main_sdram_ext_dfi_p0_act_n;
            main_sdram_master_p0_wrdata <= main_sdram_ext_dfi_p0_wrdata;
            main_sdram_master_p0_wrdata_en <= main_sdram_ext_dfi_p0_wrdata_en;
            main_sdram_master_p0_wrdata_mask <= main_sdram_ext_dfi_p0_wrdata_mask;
            main_sdram_master_p0_rddata_en <= main_sdram_ext_dfi_p0_rddata_en;
            main_sdram_ext_dfi_p0_rddata <= main_sdram_master_p0_rddata;
            main_sdram_ext_dfi_p0_rddata_valid <= main_sdram_master_p0_rddata_valid;
            main_sdram_master_p1_address <= main_sdram_ext_dfi_p1_address;
            main_sdram_master_p1_bank <= main_sdram_ext_dfi_p1_bank;
            main_sdram_master_p1_cas_n <= main_sdram_ext_dfi_p1_cas_n;
            main_sdram_master_p1_cs_n <= main_sdram_ext_dfi_p1_cs_n;
            main_sdram_master_p1_ras_n <= main_sdram_ext_dfi_p1_ras_n;
            main_sdram_master_p1_we_n <= main_sdram_ext_dfi_p1_we_n;
            main_sdram_master_p1_cke <= main_sdram_ext_dfi_p1_cke;
            main_sdram_master_p1_odt <= main_sdram_ext_dfi_p1_odt;
            main_sdram_master_p1_reset_n <= main_sdram_ext_dfi_p1_reset_n;
            main_sdram_master_p1_act_n <= main_sdram_ext_dfi_p1_act_n;
            main_sdram_master_p1_wrdata <= main_sdram_ext_dfi_p1_wrdata;
            main_sdram_master_p1_wrdata_en <= main_sdram_ext_dfi_p1_wrdata_en;
            main_sdram_master_p1_wrdata_mask <= main_sdram_ext_dfi_p1_wrdata_mask;
            main_sdram_master_p1_rddata_en <= main_sdram_ext_dfi_p1_rddata_en;
            main_sdram_ext_dfi_p1_rddata <= main_sdram_master_p1_rddata;
            main_sdram_ext_dfi_p1_rddata_valid <= main_sdram_master_p1_rddata_valid;
            main_sdram_master_p2_address <= main_sdram_ext_dfi_p2_address;
            main_sdram_master_p2_bank <= main_sdram_ext_dfi_p2_bank;
            main_sdram_master_p2_cas_n <= main_sdram_ext_dfi_p2_cas_n;
            main_sdram_master_p2_cs_n <= main_sdram_ext_dfi_p2_cs_n;
            main_sdram_master_p2_ras_n <= main_sdram_ext_dfi_p2_ras_n;
            main_sdram_master_p2_we_n <= main_sdram_ext_dfi_p2_we_n;
            main_sdram_master_p2_cke <= main_sdram_ext_dfi_p2_cke;
            main_sdram_master_p2_odt <= main_sdram_ext_dfi_p2_odt;
            main_sdram_master_p2_reset_n <= main_sdram_ext_dfi_p2_reset_n;
            main_sdram_master_p2_act_n <= main_sdram_ext_dfi_p2_act_n;
            main_sdram_master_p2_wrdata <= main_sdram_ext_dfi_p2_wrdata;
            main_sdram_master_p2_wrdata_en <= main_sdram_ext_dfi_p2_wrdata_en;
            main_sdram_master_p2_wrdata_mask <= main_sdram_ext_dfi_p2_wrdata_mask;
            main_sdram_master_p2_rddata_en <= main_sdram_ext_dfi_p2_rddata_en;
            main_sdram_ext_dfi_p2_rddata <= main_sdram_master_p2_rddata;
            main_sdram_ext_dfi_p2_rddata_valid <= main_sdram_master_p2_rddata_valid;
            main_sdram_master_p3_address <= main_sdram_ext_dfi_p3_address;
            main_sdram_master_p3_bank <= main_sdram_ext_dfi_p3_bank;
            main_sdram_master_p3_cas_n <= main_sdram_ext_dfi_p3_cas_n;
            main_sdram_master_p3_cs_n <= main_sdram_ext_dfi_p3_cs_n;
            main_sdram_master_p3_ras_n <= main_sdram_ext_dfi_p3_ras_n;
            main_sdram_master_p3_we_n <= main_sdram_ext_dfi_p3_we_n;
            main_sdram_master_p3_cke <= main_sdram_ext_dfi_p3_cke;
            main_sdram_master_p3_odt <= main_sdram_ext_dfi_p3_odt;
            main_sdram_master_p3_reset_n <= main_sdram_ext_dfi_p3_reset_n;
            main_sdram_master_p3_act_n <= main_sdram_ext_dfi_p3_act_n;
            main_sdram_master_p3_wrdata <= main_sdram_ext_dfi_p3_wrdata;
            main_sdram_master_p3_wrdata_en <= main_sdram_ext_dfi_p3_wrdata_en;
            main_sdram_master_p3_wrdata_mask <= main_sdram_ext_dfi_p3_wrdata_mask;
            main_sdram_master_p3_rddata_en <= main_sdram_ext_dfi_p3_rddata_en;
            main_sdram_ext_dfi_p3_rddata <= main_sdram_master_p3_rddata;
            main_sdram_ext_dfi_p3_rddata_valid <= main_sdram_master_p3_rddata_valid;
        end else begin
            main_sdram_master_p0_address <= main_sdram_slave_p0_address;
            main_sdram_master_p0_bank <= main_sdram_slave_p0_bank;
            main_sdram_master_p0_cas_n <= main_sdram_slave_p0_cas_n;
            main_sdram_master_p0_cs_n <= main_sdram_slave_p0_cs_n;
            main_sdram_master_p0_ras_n <= main_sdram_slave_p0_ras_n;
            main_sdram_master_p0_we_n <= main_sdram_slave_p0_we_n;
            main_sdram_master_p0_cke <= main_sdram_slave_p0_cke;
            main_sdram_master_p0_odt <= main_sdram_slave_p0_odt;
            main_sdram_master_p0_reset_n <= main_sdram_slave_p0_reset_n;
            main_sdram_master_p0_act_n <= main_sdram_slave_p0_act_n;
            main_sdram_master_p0_wrdata <= main_sdram_slave_p0_wrdata;
            main_sdram_master_p0_wrdata_en <= main_sdram_slave_p0_wrdata_en;
            main_sdram_master_p0_wrdata_mask <= main_sdram_slave_p0_wrdata_mask;
            main_sdram_master_p0_rddata_en <= main_sdram_slave_p0_rddata_en;
            main_sdram_slave_p0_rddata <= main_sdram_master_p0_rddata;
            main_sdram_slave_p0_rddata_valid <= main_sdram_master_p0_rddata_valid;
            main_sdram_master_p1_address <= main_sdram_slave_p1_address;
            main_sdram_master_p1_bank <= main_sdram_slave_p1_bank;
            main_sdram_master_p1_cas_n <= main_sdram_slave_p1_cas_n;
            main_sdram_master_p1_cs_n <= main_sdram_slave_p1_cs_n;
            main_sdram_master_p1_ras_n <= main_sdram_slave_p1_ras_n;
            main_sdram_master_p1_we_n <= main_sdram_slave_p1_we_n;
            main_sdram_master_p1_cke <= main_sdram_slave_p1_cke;
            main_sdram_master_p1_odt <= main_sdram_slave_p1_odt;
            main_sdram_master_p1_reset_n <= main_sdram_slave_p1_reset_n;
            main_sdram_master_p1_act_n <= main_sdram_slave_p1_act_n;
            main_sdram_master_p1_wrdata <= main_sdram_slave_p1_wrdata;
            main_sdram_master_p1_wrdata_en <= main_sdram_slave_p1_wrdata_en;
            main_sdram_master_p1_wrdata_mask <= main_sdram_slave_p1_wrdata_mask;
            main_sdram_master_p1_rddata_en <= main_sdram_slave_p1_rddata_en;
            main_sdram_slave_p1_rddata <= main_sdram_master_p1_rddata;
            main_sdram_slave_p1_rddata_valid <= main_sdram_master_p1_rddata_valid;
            main_sdram_master_p2_address <= main_sdram_slave_p2_address;
            main_sdram_master_p2_bank <= main_sdram_slave_p2_bank;
            main_sdram_master_p2_cas_n <= main_sdram_slave_p2_cas_n;
            main_sdram_master_p2_cs_n <= main_sdram_slave_p2_cs_n;
            main_sdram_master_p2_ras_n <= main_sdram_slave_p2_ras_n;
            main_sdram_master_p2_we_n <= main_sdram_slave_p2_we_n;
            main_sdram_master_p2_cke <= main_sdram_slave_p2_cke;
            main_sdram_master_p2_odt <= main_sdram_slave_p2_odt;
            main_sdram_master_p2_reset_n <= main_sdram_slave_p2_reset_n;
            main_sdram_master_p2_act_n <= main_sdram_slave_p2_act_n;
            main_sdram_master_p2_wrdata <= main_sdram_slave_p2_wrdata;
            main_sdram_master_p2_wrdata_en <= main_sdram_slave_p2_wrdata_en;
            main_sdram_master_p2_wrdata_mask <= main_sdram_slave_p2_wrdata_mask;
            main_sdram_master_p2_rddata_en <= main_sdram_slave_p2_rddata_en;
            main_sdram_slave_p2_rddata <= main_sdram_master_p2_rddata;
            main_sdram_slave_p2_rddata_valid <= main_sdram_master_p2_rddata_valid;
            main_sdram_master_p3_address <= main_sdram_slave_p3_address;
            main_sdram_master_p3_bank <= main_sdram_slave_p3_bank;
            main_sdram_master_p3_cas_n <= main_sdram_slave_p3_cas_n;
            main_sdram_master_p3_cs_n <= main_sdram_slave_p3_cs_n;
            main_sdram_master_p3_ras_n <= main_sdram_slave_p3_ras_n;
            main_sdram_master_p3_we_n <= main_sdram_slave_p3_we_n;
            main_sdram_master_p3_cke <= main_sdram_slave_p3_cke;
            main_sdram_master_p3_odt <= main_sdram_slave_p3_odt;
            main_sdram_master_p3_reset_n <= main_sdram_slave_p3_reset_n;
            main_sdram_master_p3_act_n <= main_sdram_slave_p3_act_n;
            main_sdram_master_p3_wrdata <= main_sdram_slave_p3_wrdata;
            main_sdram_master_p3_wrdata_en <= main_sdram_slave_p3_wrdata_en;
            main_sdram_master_p3_wrdata_mask <= main_sdram_slave_p3_wrdata_mask;
            main_sdram_master_p3_rddata_en <= main_sdram_slave_p3_rddata_en;
            main_sdram_slave_p3_rddata <= main_sdram_master_p3_rddata;
            main_sdram_slave_p3_rddata_valid <= main_sdram_master_p3_rddata_valid;
            if (1'd0) begin
                main_sdram_master_p0_cs_n <= {2{main_sdram_slave_p0_cs_n}};
                main_sdram_master_p1_cs_n <= {2{main_sdram_slave_p1_cs_n}};
                main_sdram_master_p2_cs_n <= {2{main_sdram_slave_p2_cs_n}};
                main_sdram_master_p3_cs_n <= {2{main_sdram_slave_p3_cs_n}};
            end
        end
    end else begin
        main_sdram_master_p0_address <= main_sdram_csr_dfi_p0_address;
        main_sdram_master_p0_bank <= main_sdram_csr_dfi_p0_bank;
        main_sdram_master_p0_cas_n <= main_sdram_csr_dfi_p0_cas_n;
        main_sdram_master_p0_cs_n <= main_sdram_csr_dfi_p0_cs_n;
        main_sdram_master_p0_ras_n <= main_sdram_csr_dfi_p0_ras_n;
        main_sdram_master_p0_we_n <= main_sdram_csr_dfi_p0_we_n;
        main_sdram_master_p0_cke <= main_sdram_csr_dfi_p0_cke;
        main_sdram_master_p0_odt <= main_sdram_csr_dfi_p0_odt;
        main_sdram_master_p0_reset_n <= main_sdram_csr_dfi_p0_reset_n;
        main_sdram_master_p0_act_n <= main_sdram_csr_dfi_p0_act_n;
        main_sdram_master_p0_wrdata <= main_sdram_csr_dfi_p0_wrdata;
        main_sdram_master_p0_wrdata_en <= main_sdram_csr_dfi_p0_wrdata_en;
        main_sdram_master_p0_wrdata_mask <= main_sdram_csr_dfi_p0_wrdata_mask;
        main_sdram_master_p0_rddata_en <= main_sdram_csr_dfi_p0_rddata_en;
        main_sdram_csr_dfi_p0_rddata <= main_sdram_master_p0_rddata;
        main_sdram_csr_dfi_p0_rddata_valid <= main_sdram_master_p0_rddata_valid;
        main_sdram_master_p1_address <= main_sdram_csr_dfi_p1_address;
        main_sdram_master_p1_bank <= main_sdram_csr_dfi_p1_bank;
        main_sdram_master_p1_cas_n <= main_sdram_csr_dfi_p1_cas_n;
        main_sdram_master_p1_cs_n <= main_sdram_csr_dfi_p1_cs_n;
        main_sdram_master_p1_ras_n <= main_sdram_csr_dfi_p1_ras_n;
        main_sdram_master_p1_we_n <= main_sdram_csr_dfi_p1_we_n;
        main_sdram_master_p1_cke <= main_sdram_csr_dfi_p1_cke;
        main_sdram_master_p1_odt <= main_sdram_csr_dfi_p1_odt;
        main_sdram_master_p1_reset_n <= main_sdram_csr_dfi_p1_reset_n;
        main_sdram_master_p1_act_n <= main_sdram_csr_dfi_p1_act_n;
        main_sdram_master_p1_wrdata <= main_sdram_csr_dfi_p1_wrdata;
        main_sdram_master_p1_wrdata_en <= main_sdram_csr_dfi_p1_wrdata_en;
        main_sdram_master_p1_wrdata_mask <= main_sdram_csr_dfi_p1_wrdata_mask;
        main_sdram_master_p1_rddata_en <= main_sdram_csr_dfi_p1_rddata_en;
        main_sdram_csr_dfi_p1_rddata <= main_sdram_master_p1_rddata;
        main_sdram_csr_dfi_p1_rddata_valid <= main_sdram_master_p1_rddata_valid;
        main_sdram_master_p2_address <= main_sdram_csr_dfi_p2_address;
        main_sdram_master_p2_bank <= main_sdram_csr_dfi_p2_bank;
        main_sdram_master_p2_cas_n <= main_sdram_csr_dfi_p2_cas_n;
        main_sdram_master_p2_cs_n <= main_sdram_csr_dfi_p2_cs_n;
        main_sdram_master_p2_ras_n <= main_sdram_csr_dfi_p2_ras_n;
        main_sdram_master_p2_we_n <= main_sdram_csr_dfi_p2_we_n;
        main_sdram_master_p2_cke <= main_sdram_csr_dfi_p2_cke;
        main_sdram_master_p2_odt <= main_sdram_csr_dfi_p2_odt;
        main_sdram_master_p2_reset_n <= main_sdram_csr_dfi_p2_reset_n;
        main_sdram_master_p2_act_n <= main_sdram_csr_dfi_p2_act_n;
        main_sdram_master_p2_wrdata <= main_sdram_csr_dfi_p2_wrdata;
        main_sdram_master_p2_wrdata_en <= main_sdram_csr_dfi_p2_wrdata_en;
        main_sdram_master_p2_wrdata_mask <= main_sdram_csr_dfi_p2_wrdata_mask;
        main_sdram_master_p2_rddata_en <= main_sdram_csr_dfi_p2_rddata_en;
        main_sdram_csr_dfi_p2_rddata <= main_sdram_master_p2_rddata;
        main_sdram_csr_dfi_p2_rddata_valid <= main_sdram_master_p2_rddata_valid;
        main_sdram_master_p3_address <= main_sdram_csr_dfi_p3_address;
        main_sdram_master_p3_bank <= main_sdram_csr_dfi_p3_bank;
        main_sdram_master_p3_cas_n <= main_sdram_csr_dfi_p3_cas_n;
        main_sdram_master_p3_cs_n <= main_sdram_csr_dfi_p3_cs_n;
        main_sdram_master_p3_ras_n <= main_sdram_csr_dfi_p3_ras_n;
        main_sdram_master_p3_we_n <= main_sdram_csr_dfi_p3_we_n;
        main_sdram_master_p3_cke <= main_sdram_csr_dfi_p3_cke;
        main_sdram_master_p3_odt <= main_sdram_csr_dfi_p3_odt;
        main_sdram_master_p3_reset_n <= main_sdram_csr_dfi_p3_reset_n;
        main_sdram_master_p3_act_n <= main_sdram_csr_dfi_p3_act_n;
        main_sdram_master_p3_wrdata <= main_sdram_csr_dfi_p3_wrdata;
        main_sdram_master_p3_wrdata_en <= main_sdram_csr_dfi_p3_wrdata_en;
        main_sdram_master_p3_wrdata_mask <= main_sdram_csr_dfi_p3_wrdata_mask;
        main_sdram_master_p3_rddata_en <= main_sdram_csr_dfi_p3_rddata_en;
        main_sdram_csr_dfi_p3_rddata <= main_sdram_master_p3_rddata;
        main_sdram_csr_dfi_p3_rddata_valid <= main_sdram_master_p3_rddata_valid;
    end
end
always @(*) begin
    main_sdram_csr_dfi_p0_cke <= 1'd0;
    main_sdram_csr_dfi_p0_cke <= main_sdram_cke;
end
always @(*) begin
    main_sdram_csr_dfi_p1_cke <= 1'd0;
    main_sdram_csr_dfi_p1_cke <= main_sdram_cke;
end
always @(*) begin
    main_sdram_csr_dfi_p2_cke <= 1'd0;
    main_sdram_csr_dfi_p2_cke <= main_sdram_cke;
end
always @(*) begin
    main_sdram_csr_dfi_p3_cke <= 1'd0;
    main_sdram_csr_dfi_p3_cke <= main_sdram_cke;
end
always @(*) begin
    main_sdram_csr_dfi_p0_odt <= 1'd0;
    main_sdram_csr_dfi_p0_odt <= main_sdram_odt;
end
always @(*) begin
    main_sdram_csr_dfi_p1_odt <= 1'd0;
    main_sdram_csr_dfi_p1_odt <= main_sdram_odt;
end
always @(*) begin
    main_sdram_csr_dfi_p2_odt <= 1'd0;
    main_sdram_csr_dfi_p2_odt <= main_sdram_odt;
end
always @(*) begin
    main_sdram_csr_dfi_p3_odt <= 1'd0;
    main_sdram_csr_dfi_p3_odt <= main_sdram_odt;
end
assign main_sdram_csr_dfi_p0_reset_n = main_sdram_reset_n;
assign main_sdram_csr_dfi_p1_reset_n = main_sdram_reset_n;
assign main_sdram_csr_dfi_p2_reset_n = main_sdram_reset_n;
assign main_sdram_csr_dfi_p3_reset_n = main_sdram_reset_n;
always @(*) begin
    main_sdram_csr_dfi_p0_cas_n <= 1'd1;
    main_sdram_csr_dfi_p0_cs_n <= 1'd1;
    main_sdram_csr_dfi_p0_ras_n <= 1'd1;
    main_sdram_csr_dfi_p0_we_n <= 1'd1;
    if (main_sdram_phaseinjector0_command_issue_re) begin
        if (main_sdram_phaseinjector0_csrfield_cs_top) begin
            main_sdram_csr_dfi_p0_cs_n <= 2'd2;
        end else begin
            if (main_sdram_phaseinjector0_csrfield_cs_bottom) begin
                main_sdram_csr_dfi_p0_cs_n <= 1'd1;
            end else begin
                main_sdram_csr_dfi_p0_cs_n <= {1{(~main_sdram_phaseinjector0_csrfield_cs)}};
            end
        end
        main_sdram_csr_dfi_p0_we_n <= (~main_sdram_phaseinjector0_csrfield_we);
        main_sdram_csr_dfi_p0_cas_n <= (~main_sdram_phaseinjector0_csrfield_cas);
        main_sdram_csr_dfi_p0_ras_n <= (~main_sdram_phaseinjector0_csrfield_ras);
    end else begin
        main_sdram_csr_dfi_p0_cs_n <= {1{1'd1}};
        main_sdram_csr_dfi_p0_we_n <= 1'd1;
        main_sdram_csr_dfi_p0_cas_n <= 1'd1;
        main_sdram_csr_dfi_p0_ras_n <= 1'd1;
    end
end
assign main_sdram_csr_dfi_p0_address = main_sdram_phaseinjector0_address_storage;
assign main_sdram_csr_dfi_p0_bank = main_sdram_phaseinjector0_baddress_storage;
assign main_sdram_csr_dfi_p0_wrdata_en = (main_sdram_phaseinjector0_command_issue_re & main_sdram_phaseinjector0_csrfield_wren);
assign main_sdram_csr_dfi_p0_rddata_en = (main_sdram_phaseinjector0_command_issue_re & main_sdram_phaseinjector0_csrfield_rden);
assign main_sdram_csr_dfi_p0_wrdata = main_sdram_phaseinjector0_wrdata_storage;
assign main_sdram_csr_dfi_p0_wrdata_mask = 1'd0;
always @(*) begin
    main_sdram_csr_dfi_p1_cas_n <= 1'd1;
    main_sdram_csr_dfi_p1_cs_n <= 1'd1;
    main_sdram_csr_dfi_p1_ras_n <= 1'd1;
    main_sdram_csr_dfi_p1_we_n <= 1'd1;
    if (main_sdram_phaseinjector1_command_issue_re) begin
        if (main_sdram_phaseinjector1_csrfield_cs_top) begin
            main_sdram_csr_dfi_p1_cs_n <= 2'd2;
        end else begin
            if (main_sdram_phaseinjector1_csrfield_cs_bottom) begin
                main_sdram_csr_dfi_p1_cs_n <= 1'd1;
            end else begin
                main_sdram_csr_dfi_p1_cs_n <= {1{(~main_sdram_phaseinjector1_csrfield_cs)}};
            end
        end
        main_sdram_csr_dfi_p1_we_n <= (~main_sdram_phaseinjector1_csrfield_we);
        main_sdram_csr_dfi_p1_cas_n <= (~main_sdram_phaseinjector1_csrfield_cas);
        main_sdram_csr_dfi_p1_ras_n <= (~main_sdram_phaseinjector1_csrfield_ras);
    end else begin
        main_sdram_csr_dfi_p1_cs_n <= {1{1'd1}};
        main_sdram_csr_dfi_p1_we_n <= 1'd1;
        main_sdram_csr_dfi_p1_cas_n <= 1'd1;
        main_sdram_csr_dfi_p1_ras_n <= 1'd1;
    end
end
assign main_sdram_csr_dfi_p1_address = main_sdram_phaseinjector1_address_storage;
assign main_sdram_csr_dfi_p1_bank = main_sdram_phaseinjector1_baddress_storage;
assign main_sdram_csr_dfi_p1_wrdata_en = (main_sdram_phaseinjector1_command_issue_re & main_sdram_phaseinjector1_csrfield_wren);
assign main_sdram_csr_dfi_p1_rddata_en = (main_sdram_phaseinjector1_command_issue_re & main_sdram_phaseinjector1_csrfield_rden);
assign main_sdram_csr_dfi_p1_wrdata = main_sdram_phaseinjector1_wrdata_storage;
assign main_sdram_csr_dfi_p1_wrdata_mask = 1'd0;
always @(*) begin
    main_sdram_csr_dfi_p2_cas_n <= 1'd1;
    main_sdram_csr_dfi_p2_cs_n <= 1'd1;
    main_sdram_csr_dfi_p2_ras_n <= 1'd1;
    main_sdram_csr_dfi_p2_we_n <= 1'd1;
    if (main_sdram_phaseinjector2_command_issue_re) begin
        if (main_sdram_phaseinjector2_csrfield_cs_top) begin
            main_sdram_csr_dfi_p2_cs_n <= 2'd2;
        end else begin
            if (main_sdram_phaseinjector2_csrfield_cs_bottom) begin
                main_sdram_csr_dfi_p2_cs_n <= 1'd1;
            end else begin
                main_sdram_csr_dfi_p2_cs_n <= {1{(~main_sdram_phaseinjector2_csrfield_cs)}};
            end
        end
        main_sdram_csr_dfi_p2_we_n <= (~main_sdram_phaseinjector2_csrfield_we);
        main_sdram_csr_dfi_p2_cas_n <= (~main_sdram_phaseinjector2_csrfield_cas);
        main_sdram_csr_dfi_p2_ras_n <= (~main_sdram_phaseinjector2_csrfield_ras);
    end else begin
        main_sdram_csr_dfi_p2_cs_n <= {1{1'd1}};
        main_sdram_csr_dfi_p2_we_n <= 1'd1;
        main_sdram_csr_dfi_p2_cas_n <= 1'd1;
        main_sdram_csr_dfi_p2_ras_n <= 1'd1;
    end
end
assign main_sdram_csr_dfi_p2_address = main_sdram_phaseinjector2_address_storage;
assign main_sdram_csr_dfi_p2_bank = main_sdram_phaseinjector2_baddress_storage;
assign main_sdram_csr_dfi_p2_wrdata_en = (main_sdram_phaseinjector2_command_issue_re & main_sdram_phaseinjector2_csrfield_wren);
assign main_sdram_csr_dfi_p2_rddata_en = (main_sdram_phaseinjector2_command_issue_re & main_sdram_phaseinjector2_csrfield_rden);
assign main_sdram_csr_dfi_p2_wrdata = main_sdram_phaseinjector2_wrdata_storage;
assign main_sdram_csr_dfi_p2_wrdata_mask = 1'd0;
always @(*) begin
    main_sdram_csr_dfi_p3_cas_n <= 1'd1;
    main_sdram_csr_dfi_p3_cs_n <= 1'd1;
    main_sdram_csr_dfi_p3_ras_n <= 1'd1;
    main_sdram_csr_dfi_p3_we_n <= 1'd1;
    if (main_sdram_phaseinjector3_command_issue_re) begin
        if (main_sdram_phaseinjector3_csrfield_cs_top) begin
            main_sdram_csr_dfi_p3_cs_n <= 2'd2;
        end else begin
            if (main_sdram_phaseinjector3_csrfield_cs_bottom) begin
                main_sdram_csr_dfi_p3_cs_n <= 1'd1;
            end else begin
                main_sdram_csr_dfi_p3_cs_n <= {1{(~main_sdram_phaseinjector3_csrfield_cs)}};
            end
        end
        main_sdram_csr_dfi_p3_we_n <= (~main_sdram_phaseinjector3_csrfield_we);
        main_sdram_csr_dfi_p3_cas_n <= (~main_sdram_phaseinjector3_csrfield_cas);
        main_sdram_csr_dfi_p3_ras_n <= (~main_sdram_phaseinjector3_csrfield_ras);
    end else begin
        main_sdram_csr_dfi_p3_cs_n <= {1{1'd1}};
        main_sdram_csr_dfi_p3_we_n <= 1'd1;
        main_sdram_csr_dfi_p3_cas_n <= 1'd1;
        main_sdram_csr_dfi_p3_ras_n <= 1'd1;
    end
end
assign main_sdram_csr_dfi_p3_address = main_sdram_phaseinjector3_address_storage;
assign main_sdram_csr_dfi_p3_bank = main_sdram_phaseinjector3_baddress_storage;
assign main_sdram_csr_dfi_p3_wrdata_en = (main_sdram_phaseinjector3_command_issue_re & main_sdram_phaseinjector3_csrfield_wren);
assign main_sdram_csr_dfi_p3_rddata_en = (main_sdram_phaseinjector3_command_issue_re & main_sdram_phaseinjector3_csrfield_rden);
assign main_sdram_csr_dfi_p3_wrdata = main_sdram_phaseinjector3_wrdata_storage;
assign main_sdram_csr_dfi_p3_wrdata_mask = 1'd0;
assign main_sdram_bankmachine0_req_valid = main_sdram_interface_bank0_valid;
assign main_sdram_interface_bank0_ready = main_sdram_bankmachine0_req_ready;
assign main_sdram_bankmachine0_req_we = main_sdram_interface_bank0_we;
assign main_sdram_bankmachine0_req_addr = main_sdram_interface_bank0_addr;
assign main_sdram_interface_bank0_lock = main_sdram_bankmachine0_req_lock;
assign main_sdram_interface_bank0_wdata_ready = main_sdram_bankmachine0_req_wdata_ready;
assign main_sdram_interface_bank0_rdata_valid = main_sdram_bankmachine0_req_rdata_valid;
assign main_sdram_bankmachine1_req_valid = main_sdram_interface_bank1_valid;
assign main_sdram_interface_bank1_ready = main_sdram_bankmachine1_req_ready;
assign main_sdram_bankmachine1_req_we = main_sdram_interface_bank1_we;
assign main_sdram_bankmachine1_req_addr = main_sdram_interface_bank1_addr;
assign main_sdram_interface_bank1_lock = main_sdram_bankmachine1_req_lock;
assign main_sdram_interface_bank1_wdata_ready = main_sdram_bankmachine1_req_wdata_ready;
assign main_sdram_interface_bank1_rdata_valid = main_sdram_bankmachine1_req_rdata_valid;
assign main_sdram_bankmachine2_req_valid = main_sdram_interface_bank2_valid;
assign main_sdram_interface_bank2_ready = main_sdram_bankmachine2_req_ready;
assign main_sdram_bankmachine2_req_we = main_sdram_interface_bank2_we;
assign main_sdram_bankmachine2_req_addr = main_sdram_interface_bank2_addr;
assign main_sdram_interface_bank2_lock = main_sdram_bankmachine2_req_lock;
assign main_sdram_interface_bank2_wdata_ready = main_sdram_bankmachine2_req_wdata_ready;
assign main_sdram_interface_bank2_rdata_valid = main_sdram_bankmachine2_req_rdata_valid;
assign main_sdram_bankmachine3_req_valid = main_sdram_interface_bank3_valid;
assign main_sdram_interface_bank3_ready = main_sdram_bankmachine3_req_ready;
assign main_sdram_bankmachine3_req_we = main_sdram_interface_bank3_we;
assign main_sdram_bankmachine3_req_addr = main_sdram_interface_bank3_addr;
assign main_sdram_interface_bank3_lock = main_sdram_bankmachine3_req_lock;
assign main_sdram_interface_bank3_wdata_ready = main_sdram_bankmachine3_req_wdata_ready;
assign main_sdram_interface_bank3_rdata_valid = main_sdram_bankmachine3_req_rdata_valid;
assign main_sdram_bankmachine4_req_valid = main_sdram_interface_bank4_valid;
assign main_sdram_interface_bank4_ready = main_sdram_bankmachine4_req_ready;
assign main_sdram_bankmachine4_req_we = main_sdram_interface_bank4_we;
assign main_sdram_bankmachine4_req_addr = main_sdram_interface_bank4_addr;
assign main_sdram_interface_bank4_lock = main_sdram_bankmachine4_req_lock;
assign main_sdram_interface_bank4_wdata_ready = main_sdram_bankmachine4_req_wdata_ready;
assign main_sdram_interface_bank4_rdata_valid = main_sdram_bankmachine4_req_rdata_valid;
assign main_sdram_bankmachine5_req_valid = main_sdram_interface_bank5_valid;
assign main_sdram_interface_bank5_ready = main_sdram_bankmachine5_req_ready;
assign main_sdram_bankmachine5_req_we = main_sdram_interface_bank5_we;
assign main_sdram_bankmachine5_req_addr = main_sdram_interface_bank5_addr;
assign main_sdram_interface_bank5_lock = main_sdram_bankmachine5_req_lock;
assign main_sdram_interface_bank5_wdata_ready = main_sdram_bankmachine5_req_wdata_ready;
assign main_sdram_interface_bank5_rdata_valid = main_sdram_bankmachine5_req_rdata_valid;
assign main_sdram_bankmachine6_req_valid = main_sdram_interface_bank6_valid;
assign main_sdram_interface_bank6_ready = main_sdram_bankmachine6_req_ready;
assign main_sdram_bankmachine6_req_we = main_sdram_interface_bank6_we;
assign main_sdram_bankmachine6_req_addr = main_sdram_interface_bank6_addr;
assign main_sdram_interface_bank6_lock = main_sdram_bankmachine6_req_lock;
assign main_sdram_interface_bank6_wdata_ready = main_sdram_bankmachine6_req_wdata_ready;
assign main_sdram_interface_bank6_rdata_valid = main_sdram_bankmachine6_req_rdata_valid;
assign main_sdram_bankmachine7_req_valid = main_sdram_interface_bank7_valid;
assign main_sdram_interface_bank7_ready = main_sdram_bankmachine7_req_ready;
assign main_sdram_bankmachine7_req_we = main_sdram_interface_bank7_we;
assign main_sdram_bankmachine7_req_addr = main_sdram_interface_bank7_addr;
assign main_sdram_interface_bank7_lock = main_sdram_bankmachine7_req_lock;
assign main_sdram_interface_bank7_wdata_ready = main_sdram_bankmachine7_req_wdata_ready;
assign main_sdram_interface_bank7_rdata_valid = main_sdram_bankmachine7_req_rdata_valid;
assign main_sdram_timer_wait = (~main_sdram_timer_done0);
assign main_sdram_postponer_req_i = main_sdram_timer_done0;
assign main_sdram_wants_refresh = main_sdram_postponer_req_o;
assign main_sdram_wants_zqcs = main_sdram_zqcs_timer_done0;
assign main_sdram_zqcs_timer_wait = (~main_sdram_zqcs_executer_done);
assign main_sdram_timer_done1 = (main_sdram_timer_count1 == 1'd0);
assign main_sdram_timer_done0 = main_sdram_timer_done1;
assign main_sdram_timer_count0 = main_sdram_timer_count1;
assign main_sdram_sequencer_start1 = (main_sdram_sequencer_start0 | (main_sdram_sequencer_count != 1'd0));
assign main_sdram_sequencer_done0 = (main_sdram_sequencer_done1 & (main_sdram_sequencer_count == 1'd0));
assign main_sdram_zqcs_timer_done1 = (main_sdram_zqcs_timer_count1 == 1'd0);
assign main_sdram_zqcs_timer_done0 = main_sdram_zqcs_timer_done1;
assign main_sdram_zqcs_timer_count0 = main_sdram_zqcs_timer_count1;
always @(*) begin
    builder_refresher_next_state <= 2'd0;
    main_sdram_cmd_last <= 1'd0;
    main_sdram_cmd_valid <= 1'd0;
    main_sdram_sequencer_start0 <= 1'd0;
    main_sdram_zqcs_executer_start <= 1'd0;
    builder_refresher_next_state <= builder_refresher_state;
    case (builder_refresher_state)
        1'd1: begin
            main_sdram_cmd_valid <= 1'd1;
            if (main_sdram_cmd_ready) begin
                main_sdram_sequencer_start0 <= 1'd1;
                builder_refresher_next_state <= 2'd2;
            end
        end
        2'd2: begin
            main_sdram_cmd_valid <= 1'd1;
            if (main_sdram_sequencer_done0) begin
                if (main_sdram_wants_zqcs) begin
                    main_sdram_zqcs_executer_start <= 1'd1;
                    builder_refresher_next_state <= 2'd3;
                end else begin
                    main_sdram_cmd_valid <= 1'd0;
                    main_sdram_cmd_last <= 1'd1;
                    builder_refresher_next_state <= 1'd0;
                end
            end
        end
        2'd3: begin
            main_sdram_cmd_valid <= 1'd1;
            if (main_sdram_zqcs_executer_done) begin
                main_sdram_cmd_valid <= 1'd0;
                main_sdram_cmd_last <= 1'd1;
                builder_refresher_next_state <= 1'd0;
            end
        end
        default: begin
            if (1'd1) begin
                if (main_sdram_wants_refresh) begin
                    builder_refresher_next_state <= 1'd1;
                end
            end
        end
    endcase
end
assign main_sdram_bankmachine0_sink_valid = main_sdram_bankmachine0_req_valid;
assign main_sdram_bankmachine0_req_ready = main_sdram_bankmachine0_sink_ready;
assign main_sdram_bankmachine0_sink_payload_we = main_sdram_bankmachine0_req_we;
assign main_sdram_bankmachine0_sink_payload_addr = main_sdram_bankmachine0_req_addr;
assign main_sdram_bankmachine0_sink_sink_valid = main_sdram_bankmachine0_source_valid;
assign main_sdram_bankmachine0_source_ready = main_sdram_bankmachine0_sink_sink_ready;
assign main_sdram_bankmachine0_sink_sink_first = main_sdram_bankmachine0_source_first;
assign main_sdram_bankmachine0_sink_sink_last = main_sdram_bankmachine0_source_last;
assign main_sdram_bankmachine0_sink_sink_payload_we = main_sdram_bankmachine0_source_payload_we;
assign main_sdram_bankmachine0_sink_sink_payload_addr = main_sdram_bankmachine0_source_payload_addr;
assign main_sdram_bankmachine0_source_source_ready = (main_sdram_bankmachine0_req_wdata_ready | main_sdram_bankmachine0_req_rdata_valid);
assign main_sdram_bankmachine0_req_lock = (main_sdram_bankmachine0_source_valid | main_sdram_bankmachine0_source_source_valid);
assign main_sdram_bankmachine0_row_hit = (main_sdram_bankmachine0_row == main_sdram_bankmachine0_source_source_payload_addr[20:7]);
assign main_sdram_bankmachine0_cmd_payload_ba = 1'd0;
always @(*) begin
    main_sdram_bankmachine0_cmd_payload_a <= 14'd0;
    if (main_sdram_bankmachine0_row_col_n_addr_sel) begin
        main_sdram_bankmachine0_cmd_payload_a <= main_sdram_bankmachine0_source_source_payload_addr[20:7];
    end else begin
        main_sdram_bankmachine0_cmd_payload_a <= ((main_sdram_bankmachine0_auto_precharge <<< 4'd10) | {main_sdram_bankmachine0_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_sdram_bankmachine0_twtpcon_valid = ((main_sdram_bankmachine0_cmd_valid & main_sdram_bankmachine0_cmd_ready) & main_sdram_bankmachine0_cmd_payload_is_write);
assign main_sdram_bankmachine0_trccon_valid = ((main_sdram_bankmachine0_cmd_valid & main_sdram_bankmachine0_cmd_ready) & main_sdram_bankmachine0_row_open);
assign main_sdram_bankmachine0_trascon_valid = ((main_sdram_bankmachine0_cmd_valid & main_sdram_bankmachine0_cmd_ready) & main_sdram_bankmachine0_row_open);
always @(*) begin
    main_sdram_bankmachine0_auto_precharge <= 1'd0;
    if ((main_sdram_bankmachine0_source_valid & main_sdram_bankmachine0_source_source_valid)) begin
        if ((main_sdram_bankmachine0_source_payload_addr[20:7] != main_sdram_bankmachine0_source_source_payload_addr[20:7])) begin
            main_sdram_bankmachine0_auto_precharge <= (main_sdram_bankmachine0_row_close == 1'd0);
        end
    end
end
assign main_sdram_bankmachine0_syncfifo0_din = {main_sdram_bankmachine0_fifo_in_last, main_sdram_bankmachine0_fifo_in_first, main_sdram_bankmachine0_fifo_in_payload_addr, main_sdram_bankmachine0_fifo_in_payload_we};
assign {main_sdram_bankmachine0_fifo_out_last, main_sdram_bankmachine0_fifo_out_first, main_sdram_bankmachine0_fifo_out_payload_addr, main_sdram_bankmachine0_fifo_out_payload_we} = main_sdram_bankmachine0_syncfifo0_dout;
assign main_sdram_bankmachine0_sink_ready = main_sdram_bankmachine0_syncfifo0_writable;
assign main_sdram_bankmachine0_syncfifo0_we = main_sdram_bankmachine0_sink_valid;
assign main_sdram_bankmachine0_fifo_in_first = main_sdram_bankmachine0_sink_first;
assign main_sdram_bankmachine0_fifo_in_last = main_sdram_bankmachine0_sink_last;
assign main_sdram_bankmachine0_fifo_in_payload_we = main_sdram_bankmachine0_sink_payload_we;
assign main_sdram_bankmachine0_fifo_in_payload_addr = main_sdram_bankmachine0_sink_payload_addr;
assign main_sdram_bankmachine0_source_valid = main_sdram_bankmachine0_syncfifo0_readable;
assign main_sdram_bankmachine0_source_first = main_sdram_bankmachine0_fifo_out_first;
assign main_sdram_bankmachine0_source_last = main_sdram_bankmachine0_fifo_out_last;
assign main_sdram_bankmachine0_source_payload_we = main_sdram_bankmachine0_fifo_out_payload_we;
assign main_sdram_bankmachine0_source_payload_addr = main_sdram_bankmachine0_fifo_out_payload_addr;
assign main_sdram_bankmachine0_syncfifo0_re = main_sdram_bankmachine0_source_ready;
always @(*) begin
    main_sdram_bankmachine0_wrport_adr <= 3'd0;
    if (main_sdram_bankmachine0_replace) begin
        main_sdram_bankmachine0_wrport_adr <= (main_sdram_bankmachine0_produce - 1'd1);
    end else begin
        main_sdram_bankmachine0_wrport_adr <= main_sdram_bankmachine0_produce;
    end
end
assign main_sdram_bankmachine0_wrport_dat_w = main_sdram_bankmachine0_syncfifo0_din;
assign main_sdram_bankmachine0_wrport_we = (main_sdram_bankmachine0_syncfifo0_we & (main_sdram_bankmachine0_syncfifo0_writable | main_sdram_bankmachine0_replace));
assign main_sdram_bankmachine0_do_read = (main_sdram_bankmachine0_syncfifo0_readable & main_sdram_bankmachine0_syncfifo0_re);
assign main_sdram_bankmachine0_rdport_adr = main_sdram_bankmachine0_consume;
assign main_sdram_bankmachine0_syncfifo0_dout = main_sdram_bankmachine0_rdport_dat_r;
assign main_sdram_bankmachine0_syncfifo0_writable = (main_sdram_bankmachine0_level != 4'd8);
assign main_sdram_bankmachine0_syncfifo0_readable = (main_sdram_bankmachine0_level != 1'd0);
assign main_sdram_bankmachine0_pipe_valid_sink_ready = ((~main_sdram_bankmachine0_pipe_valid_source_valid) | main_sdram_bankmachine0_pipe_valid_source_ready);
assign main_sdram_bankmachine0_pipe_valid_sink_valid = main_sdram_bankmachine0_sink_sink_valid;
assign main_sdram_bankmachine0_sink_sink_ready = main_sdram_bankmachine0_pipe_valid_sink_ready;
assign main_sdram_bankmachine0_pipe_valid_sink_first = main_sdram_bankmachine0_sink_sink_first;
assign main_sdram_bankmachine0_pipe_valid_sink_last = main_sdram_bankmachine0_sink_sink_last;
assign main_sdram_bankmachine0_pipe_valid_sink_payload_we = main_sdram_bankmachine0_sink_sink_payload_we;
assign main_sdram_bankmachine0_pipe_valid_sink_payload_addr = main_sdram_bankmachine0_sink_sink_payload_addr;
assign main_sdram_bankmachine0_source_source_valid = main_sdram_bankmachine0_pipe_valid_source_valid;
assign main_sdram_bankmachine0_pipe_valid_source_ready = main_sdram_bankmachine0_source_source_ready;
assign main_sdram_bankmachine0_source_source_first = main_sdram_bankmachine0_pipe_valid_source_first;
assign main_sdram_bankmachine0_source_source_last = main_sdram_bankmachine0_pipe_valid_source_last;
assign main_sdram_bankmachine0_source_source_payload_we = main_sdram_bankmachine0_pipe_valid_source_payload_we;
assign main_sdram_bankmachine0_source_source_payload_addr = main_sdram_bankmachine0_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine0_next_state <= 4'd0;
    main_sdram_bankmachine0_cmd_payload_cas <= 1'd0;
    main_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd0;
    main_sdram_bankmachine0_cmd_payload_is_read <= 1'd0;
    main_sdram_bankmachine0_cmd_payload_is_write <= 1'd0;
    main_sdram_bankmachine0_cmd_payload_ras <= 1'd0;
    main_sdram_bankmachine0_cmd_payload_we <= 1'd0;
    main_sdram_bankmachine0_cmd_valid <= 1'd0;
    main_sdram_bankmachine0_refresh_gnt <= 1'd0;
    main_sdram_bankmachine0_req_rdata_valid <= 1'd0;
    main_sdram_bankmachine0_req_wdata_ready <= 1'd0;
    main_sdram_bankmachine0_row_close <= 1'd0;
    main_sdram_bankmachine0_row_col_n_addr_sel <= 1'd0;
    main_sdram_bankmachine0_row_open <= 1'd0;
    builder_bankmachine0_next_state <= builder_bankmachine0_state;
    case (builder_bankmachine0_state)
        1'd1: begin
            if ((main_sdram_bankmachine0_twtpcon_ready & main_sdram_bankmachine0_trascon_ready)) begin
                main_sdram_bankmachine0_cmd_valid <= 1'd1;
                if (main_sdram_bankmachine0_cmd_ready) begin
                    builder_bankmachine0_next_state <= 3'd5;
                end
                main_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
                main_sdram_bankmachine0_cmd_payload_we <= 1'd1;
                main_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
            end
            main_sdram_bankmachine0_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_sdram_bankmachine0_twtpcon_ready & main_sdram_bankmachine0_trascon_ready)) begin
                builder_bankmachine0_next_state <= 3'd5;
            end
            main_sdram_bankmachine0_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_sdram_bankmachine0_trccon_ready) begin
                main_sdram_bankmachine0_row_col_n_addr_sel <= 1'd1;
                main_sdram_bankmachine0_row_open <= 1'd1;
                main_sdram_bankmachine0_cmd_valid <= 1'd1;
                main_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
                if (main_sdram_bankmachine0_cmd_ready) begin
                    builder_bankmachine0_next_state <= 3'd7;
                end
                main_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_sdram_bankmachine0_twtpcon_ready) begin
                main_sdram_bankmachine0_refresh_gnt <= 1'd1;
            end
            main_sdram_bankmachine0_row_close <= 1'd1;
            main_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
            if ((~main_sdram_bankmachine0_refresh_req)) begin
                builder_bankmachine0_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_bankmachine0_next_state <= 3'd6;
        end
        3'd6: begin
            builder_bankmachine0_next_state <= 2'd3;
        end
        3'd7: begin
            builder_bankmachine0_next_state <= 4'd8;
        end
        4'd8: begin
            builder_bankmachine0_next_state <= 1'd0;
        end
        default: begin
            if (main_sdram_bankmachine0_refresh_req) begin
                builder_bankmachine0_next_state <= 3'd4;
            end else begin
                if (main_sdram_bankmachine0_source_source_valid) begin
                    if (main_sdram_bankmachine0_row_opened) begin
                        if (main_sdram_bankmachine0_row_hit) begin
                            main_sdram_bankmachine0_cmd_valid <= 1'd1;
                            if (main_sdram_bankmachine0_source_source_payload_we) begin
                                main_sdram_bankmachine0_req_wdata_ready <= main_sdram_bankmachine0_cmd_ready;
                                main_sdram_bankmachine0_cmd_payload_is_write <= 1'd1;
                                main_sdram_bankmachine0_cmd_payload_we <= 1'd1;
                            end else begin
                                main_sdram_bankmachine0_req_rdata_valid <= main_sdram_bankmachine0_cmd_ready;
                                main_sdram_bankmachine0_cmd_payload_is_read <= 1'd1;
                            end
                            main_sdram_bankmachine0_cmd_payload_cas <= 1'd1;
                            if ((main_sdram_bankmachine0_cmd_ready & main_sdram_bankmachine0_auto_precharge)) begin
                                builder_bankmachine0_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine0_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine0_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_sdram_bankmachine1_sink_valid = main_sdram_bankmachine1_req_valid;
assign main_sdram_bankmachine1_req_ready = main_sdram_bankmachine1_sink_ready;
assign main_sdram_bankmachine1_sink_payload_we = main_sdram_bankmachine1_req_we;
assign main_sdram_bankmachine1_sink_payload_addr = main_sdram_bankmachine1_req_addr;
assign main_sdram_bankmachine1_sink_sink_valid = main_sdram_bankmachine1_source_valid;
assign main_sdram_bankmachine1_source_ready = main_sdram_bankmachine1_sink_sink_ready;
assign main_sdram_bankmachine1_sink_sink_first = main_sdram_bankmachine1_source_first;
assign main_sdram_bankmachine1_sink_sink_last = main_sdram_bankmachine1_source_last;
assign main_sdram_bankmachine1_sink_sink_payload_we = main_sdram_bankmachine1_source_payload_we;
assign main_sdram_bankmachine1_sink_sink_payload_addr = main_sdram_bankmachine1_source_payload_addr;
assign main_sdram_bankmachine1_source_source_ready = (main_sdram_bankmachine1_req_wdata_ready | main_sdram_bankmachine1_req_rdata_valid);
assign main_sdram_bankmachine1_req_lock = (main_sdram_bankmachine1_source_valid | main_sdram_bankmachine1_source_source_valid);
assign main_sdram_bankmachine1_row_hit = (main_sdram_bankmachine1_row == main_sdram_bankmachine1_source_source_payload_addr[20:7]);
assign main_sdram_bankmachine1_cmd_payload_ba = 1'd1;
always @(*) begin
    main_sdram_bankmachine1_cmd_payload_a <= 14'd0;
    if (main_sdram_bankmachine1_row_col_n_addr_sel) begin
        main_sdram_bankmachine1_cmd_payload_a <= main_sdram_bankmachine1_source_source_payload_addr[20:7];
    end else begin
        main_sdram_bankmachine1_cmd_payload_a <= ((main_sdram_bankmachine1_auto_precharge <<< 4'd10) | {main_sdram_bankmachine1_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_sdram_bankmachine1_twtpcon_valid = ((main_sdram_bankmachine1_cmd_valid & main_sdram_bankmachine1_cmd_ready) & main_sdram_bankmachine1_cmd_payload_is_write);
assign main_sdram_bankmachine1_trccon_valid = ((main_sdram_bankmachine1_cmd_valid & main_sdram_bankmachine1_cmd_ready) & main_sdram_bankmachine1_row_open);
assign main_sdram_bankmachine1_trascon_valid = ((main_sdram_bankmachine1_cmd_valid & main_sdram_bankmachine1_cmd_ready) & main_sdram_bankmachine1_row_open);
always @(*) begin
    main_sdram_bankmachine1_auto_precharge <= 1'd0;
    if ((main_sdram_bankmachine1_source_valid & main_sdram_bankmachine1_source_source_valid)) begin
        if ((main_sdram_bankmachine1_source_payload_addr[20:7] != main_sdram_bankmachine1_source_source_payload_addr[20:7])) begin
            main_sdram_bankmachine1_auto_precharge <= (main_sdram_bankmachine1_row_close == 1'd0);
        end
    end
end
assign main_sdram_bankmachine1_syncfifo1_din = {main_sdram_bankmachine1_fifo_in_last, main_sdram_bankmachine1_fifo_in_first, main_sdram_bankmachine1_fifo_in_payload_addr, main_sdram_bankmachine1_fifo_in_payload_we};
assign {main_sdram_bankmachine1_fifo_out_last, main_sdram_bankmachine1_fifo_out_first, main_sdram_bankmachine1_fifo_out_payload_addr, main_sdram_bankmachine1_fifo_out_payload_we} = main_sdram_bankmachine1_syncfifo1_dout;
assign main_sdram_bankmachine1_sink_ready = main_sdram_bankmachine1_syncfifo1_writable;
assign main_sdram_bankmachine1_syncfifo1_we = main_sdram_bankmachine1_sink_valid;
assign main_sdram_bankmachine1_fifo_in_first = main_sdram_bankmachine1_sink_first;
assign main_sdram_bankmachine1_fifo_in_last = main_sdram_bankmachine1_sink_last;
assign main_sdram_bankmachine1_fifo_in_payload_we = main_sdram_bankmachine1_sink_payload_we;
assign main_sdram_bankmachine1_fifo_in_payload_addr = main_sdram_bankmachine1_sink_payload_addr;
assign main_sdram_bankmachine1_source_valid = main_sdram_bankmachine1_syncfifo1_readable;
assign main_sdram_bankmachine1_source_first = main_sdram_bankmachine1_fifo_out_first;
assign main_sdram_bankmachine1_source_last = main_sdram_bankmachine1_fifo_out_last;
assign main_sdram_bankmachine1_source_payload_we = main_sdram_bankmachine1_fifo_out_payload_we;
assign main_sdram_bankmachine1_source_payload_addr = main_sdram_bankmachine1_fifo_out_payload_addr;
assign main_sdram_bankmachine1_syncfifo1_re = main_sdram_bankmachine1_source_ready;
always @(*) begin
    main_sdram_bankmachine1_wrport_adr <= 3'd0;
    if (main_sdram_bankmachine1_replace) begin
        main_sdram_bankmachine1_wrport_adr <= (main_sdram_bankmachine1_produce - 1'd1);
    end else begin
        main_sdram_bankmachine1_wrport_adr <= main_sdram_bankmachine1_produce;
    end
end
assign main_sdram_bankmachine1_wrport_dat_w = main_sdram_bankmachine1_syncfifo1_din;
assign main_sdram_bankmachine1_wrport_we = (main_sdram_bankmachine1_syncfifo1_we & (main_sdram_bankmachine1_syncfifo1_writable | main_sdram_bankmachine1_replace));
assign main_sdram_bankmachine1_do_read = (main_sdram_bankmachine1_syncfifo1_readable & main_sdram_bankmachine1_syncfifo1_re);
assign main_sdram_bankmachine1_rdport_adr = main_sdram_bankmachine1_consume;
assign main_sdram_bankmachine1_syncfifo1_dout = main_sdram_bankmachine1_rdport_dat_r;
assign main_sdram_bankmachine1_syncfifo1_writable = (main_sdram_bankmachine1_level != 4'd8);
assign main_sdram_bankmachine1_syncfifo1_readable = (main_sdram_bankmachine1_level != 1'd0);
assign main_sdram_bankmachine1_pipe_valid_sink_ready = ((~main_sdram_bankmachine1_pipe_valid_source_valid) | main_sdram_bankmachine1_pipe_valid_source_ready);
assign main_sdram_bankmachine1_pipe_valid_sink_valid = main_sdram_bankmachine1_sink_sink_valid;
assign main_sdram_bankmachine1_sink_sink_ready = main_sdram_bankmachine1_pipe_valid_sink_ready;
assign main_sdram_bankmachine1_pipe_valid_sink_first = main_sdram_bankmachine1_sink_sink_first;
assign main_sdram_bankmachine1_pipe_valid_sink_last = main_sdram_bankmachine1_sink_sink_last;
assign main_sdram_bankmachine1_pipe_valid_sink_payload_we = main_sdram_bankmachine1_sink_sink_payload_we;
assign main_sdram_bankmachine1_pipe_valid_sink_payload_addr = main_sdram_bankmachine1_sink_sink_payload_addr;
assign main_sdram_bankmachine1_source_source_valid = main_sdram_bankmachine1_pipe_valid_source_valid;
assign main_sdram_bankmachine1_pipe_valid_source_ready = main_sdram_bankmachine1_source_source_ready;
assign main_sdram_bankmachine1_source_source_first = main_sdram_bankmachine1_pipe_valid_source_first;
assign main_sdram_bankmachine1_source_source_last = main_sdram_bankmachine1_pipe_valid_source_last;
assign main_sdram_bankmachine1_source_source_payload_we = main_sdram_bankmachine1_pipe_valid_source_payload_we;
assign main_sdram_bankmachine1_source_source_payload_addr = main_sdram_bankmachine1_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine1_next_state <= 4'd0;
    main_sdram_bankmachine1_cmd_payload_cas <= 1'd0;
    main_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd0;
    main_sdram_bankmachine1_cmd_payload_is_read <= 1'd0;
    main_sdram_bankmachine1_cmd_payload_is_write <= 1'd0;
    main_sdram_bankmachine1_cmd_payload_ras <= 1'd0;
    main_sdram_bankmachine1_cmd_payload_we <= 1'd0;
    main_sdram_bankmachine1_cmd_valid <= 1'd0;
    main_sdram_bankmachine1_refresh_gnt <= 1'd0;
    main_sdram_bankmachine1_req_rdata_valid <= 1'd0;
    main_sdram_bankmachine1_req_wdata_ready <= 1'd0;
    main_sdram_bankmachine1_row_close <= 1'd0;
    main_sdram_bankmachine1_row_col_n_addr_sel <= 1'd0;
    main_sdram_bankmachine1_row_open <= 1'd0;
    builder_bankmachine1_next_state <= builder_bankmachine1_state;
    case (builder_bankmachine1_state)
        1'd1: begin
            if ((main_sdram_bankmachine1_twtpcon_ready & main_sdram_bankmachine1_trascon_ready)) begin
                main_sdram_bankmachine1_cmd_valid <= 1'd1;
                if (main_sdram_bankmachine1_cmd_ready) begin
                    builder_bankmachine1_next_state <= 3'd5;
                end
                main_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
                main_sdram_bankmachine1_cmd_payload_we <= 1'd1;
                main_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
            end
            main_sdram_bankmachine1_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_sdram_bankmachine1_twtpcon_ready & main_sdram_bankmachine1_trascon_ready)) begin
                builder_bankmachine1_next_state <= 3'd5;
            end
            main_sdram_bankmachine1_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_sdram_bankmachine1_trccon_ready) begin
                main_sdram_bankmachine1_row_col_n_addr_sel <= 1'd1;
                main_sdram_bankmachine1_row_open <= 1'd1;
                main_sdram_bankmachine1_cmd_valid <= 1'd1;
                main_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
                if (main_sdram_bankmachine1_cmd_ready) begin
                    builder_bankmachine1_next_state <= 3'd7;
                end
                main_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_sdram_bankmachine1_twtpcon_ready) begin
                main_sdram_bankmachine1_refresh_gnt <= 1'd1;
            end
            main_sdram_bankmachine1_row_close <= 1'd1;
            main_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
            if ((~main_sdram_bankmachine1_refresh_req)) begin
                builder_bankmachine1_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_bankmachine1_next_state <= 3'd6;
        end
        3'd6: begin
            builder_bankmachine1_next_state <= 2'd3;
        end
        3'd7: begin
            builder_bankmachine1_next_state <= 4'd8;
        end
        4'd8: begin
            builder_bankmachine1_next_state <= 1'd0;
        end
        default: begin
            if (main_sdram_bankmachine1_refresh_req) begin
                builder_bankmachine1_next_state <= 3'd4;
            end else begin
                if (main_sdram_bankmachine1_source_source_valid) begin
                    if (main_sdram_bankmachine1_row_opened) begin
                        if (main_sdram_bankmachine1_row_hit) begin
                            main_sdram_bankmachine1_cmd_valid <= 1'd1;
                            if (main_sdram_bankmachine1_source_source_payload_we) begin
                                main_sdram_bankmachine1_req_wdata_ready <= main_sdram_bankmachine1_cmd_ready;
                                main_sdram_bankmachine1_cmd_payload_is_write <= 1'd1;
                                main_sdram_bankmachine1_cmd_payload_we <= 1'd1;
                            end else begin
                                main_sdram_bankmachine1_req_rdata_valid <= main_sdram_bankmachine1_cmd_ready;
                                main_sdram_bankmachine1_cmd_payload_is_read <= 1'd1;
                            end
                            main_sdram_bankmachine1_cmd_payload_cas <= 1'd1;
                            if ((main_sdram_bankmachine1_cmd_ready & main_sdram_bankmachine1_auto_precharge)) begin
                                builder_bankmachine1_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine1_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine1_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_sdram_bankmachine2_sink_valid = main_sdram_bankmachine2_req_valid;
assign main_sdram_bankmachine2_req_ready = main_sdram_bankmachine2_sink_ready;
assign main_sdram_bankmachine2_sink_payload_we = main_sdram_bankmachine2_req_we;
assign main_sdram_bankmachine2_sink_payload_addr = main_sdram_bankmachine2_req_addr;
assign main_sdram_bankmachine2_sink_sink_valid = main_sdram_bankmachine2_source_valid;
assign main_sdram_bankmachine2_source_ready = main_sdram_bankmachine2_sink_sink_ready;
assign main_sdram_bankmachine2_sink_sink_first = main_sdram_bankmachine2_source_first;
assign main_sdram_bankmachine2_sink_sink_last = main_sdram_bankmachine2_source_last;
assign main_sdram_bankmachine2_sink_sink_payload_we = main_sdram_bankmachine2_source_payload_we;
assign main_sdram_bankmachine2_sink_sink_payload_addr = main_sdram_bankmachine2_source_payload_addr;
assign main_sdram_bankmachine2_source_source_ready = (main_sdram_bankmachine2_req_wdata_ready | main_sdram_bankmachine2_req_rdata_valid);
assign main_sdram_bankmachine2_req_lock = (main_sdram_bankmachine2_source_valid | main_sdram_bankmachine2_source_source_valid);
assign main_sdram_bankmachine2_row_hit = (main_sdram_bankmachine2_row == main_sdram_bankmachine2_source_source_payload_addr[20:7]);
assign main_sdram_bankmachine2_cmd_payload_ba = 2'd2;
always @(*) begin
    main_sdram_bankmachine2_cmd_payload_a <= 14'd0;
    if (main_sdram_bankmachine2_row_col_n_addr_sel) begin
        main_sdram_bankmachine2_cmd_payload_a <= main_sdram_bankmachine2_source_source_payload_addr[20:7];
    end else begin
        main_sdram_bankmachine2_cmd_payload_a <= ((main_sdram_bankmachine2_auto_precharge <<< 4'd10) | {main_sdram_bankmachine2_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_sdram_bankmachine2_twtpcon_valid = ((main_sdram_bankmachine2_cmd_valid & main_sdram_bankmachine2_cmd_ready) & main_sdram_bankmachine2_cmd_payload_is_write);
assign main_sdram_bankmachine2_trccon_valid = ((main_sdram_bankmachine2_cmd_valid & main_sdram_bankmachine2_cmd_ready) & main_sdram_bankmachine2_row_open);
assign main_sdram_bankmachine2_trascon_valid = ((main_sdram_bankmachine2_cmd_valid & main_sdram_bankmachine2_cmd_ready) & main_sdram_bankmachine2_row_open);
always @(*) begin
    main_sdram_bankmachine2_auto_precharge <= 1'd0;
    if ((main_sdram_bankmachine2_source_valid & main_sdram_bankmachine2_source_source_valid)) begin
        if ((main_sdram_bankmachine2_source_payload_addr[20:7] != main_sdram_bankmachine2_source_source_payload_addr[20:7])) begin
            main_sdram_bankmachine2_auto_precharge <= (main_sdram_bankmachine2_row_close == 1'd0);
        end
    end
end
assign main_sdram_bankmachine2_syncfifo2_din = {main_sdram_bankmachine2_fifo_in_last, main_sdram_bankmachine2_fifo_in_first, main_sdram_bankmachine2_fifo_in_payload_addr, main_sdram_bankmachine2_fifo_in_payload_we};
assign {main_sdram_bankmachine2_fifo_out_last, main_sdram_bankmachine2_fifo_out_first, main_sdram_bankmachine2_fifo_out_payload_addr, main_sdram_bankmachine2_fifo_out_payload_we} = main_sdram_bankmachine2_syncfifo2_dout;
assign main_sdram_bankmachine2_sink_ready = main_sdram_bankmachine2_syncfifo2_writable;
assign main_sdram_bankmachine2_syncfifo2_we = main_sdram_bankmachine2_sink_valid;
assign main_sdram_bankmachine2_fifo_in_first = main_sdram_bankmachine2_sink_first;
assign main_sdram_bankmachine2_fifo_in_last = main_sdram_bankmachine2_sink_last;
assign main_sdram_bankmachine2_fifo_in_payload_we = main_sdram_bankmachine2_sink_payload_we;
assign main_sdram_bankmachine2_fifo_in_payload_addr = main_sdram_bankmachine2_sink_payload_addr;
assign main_sdram_bankmachine2_source_valid = main_sdram_bankmachine2_syncfifo2_readable;
assign main_sdram_bankmachine2_source_first = main_sdram_bankmachine2_fifo_out_first;
assign main_sdram_bankmachine2_source_last = main_sdram_bankmachine2_fifo_out_last;
assign main_sdram_bankmachine2_source_payload_we = main_sdram_bankmachine2_fifo_out_payload_we;
assign main_sdram_bankmachine2_source_payload_addr = main_sdram_bankmachine2_fifo_out_payload_addr;
assign main_sdram_bankmachine2_syncfifo2_re = main_sdram_bankmachine2_source_ready;
always @(*) begin
    main_sdram_bankmachine2_wrport_adr <= 3'd0;
    if (main_sdram_bankmachine2_replace) begin
        main_sdram_bankmachine2_wrport_adr <= (main_sdram_bankmachine2_produce - 1'd1);
    end else begin
        main_sdram_bankmachine2_wrport_adr <= main_sdram_bankmachine2_produce;
    end
end
assign main_sdram_bankmachine2_wrport_dat_w = main_sdram_bankmachine2_syncfifo2_din;
assign main_sdram_bankmachine2_wrport_we = (main_sdram_bankmachine2_syncfifo2_we & (main_sdram_bankmachine2_syncfifo2_writable | main_sdram_bankmachine2_replace));
assign main_sdram_bankmachine2_do_read = (main_sdram_bankmachine2_syncfifo2_readable & main_sdram_bankmachine2_syncfifo2_re);
assign main_sdram_bankmachine2_rdport_adr = main_sdram_bankmachine2_consume;
assign main_sdram_bankmachine2_syncfifo2_dout = main_sdram_bankmachine2_rdport_dat_r;
assign main_sdram_bankmachine2_syncfifo2_writable = (main_sdram_bankmachine2_level != 4'd8);
assign main_sdram_bankmachine2_syncfifo2_readable = (main_sdram_bankmachine2_level != 1'd0);
assign main_sdram_bankmachine2_pipe_valid_sink_ready = ((~main_sdram_bankmachine2_pipe_valid_source_valid) | main_sdram_bankmachine2_pipe_valid_source_ready);
assign main_sdram_bankmachine2_pipe_valid_sink_valid = main_sdram_bankmachine2_sink_sink_valid;
assign main_sdram_bankmachine2_sink_sink_ready = main_sdram_bankmachine2_pipe_valid_sink_ready;
assign main_sdram_bankmachine2_pipe_valid_sink_first = main_sdram_bankmachine2_sink_sink_first;
assign main_sdram_bankmachine2_pipe_valid_sink_last = main_sdram_bankmachine2_sink_sink_last;
assign main_sdram_bankmachine2_pipe_valid_sink_payload_we = main_sdram_bankmachine2_sink_sink_payload_we;
assign main_sdram_bankmachine2_pipe_valid_sink_payload_addr = main_sdram_bankmachine2_sink_sink_payload_addr;
assign main_sdram_bankmachine2_source_source_valid = main_sdram_bankmachine2_pipe_valid_source_valid;
assign main_sdram_bankmachine2_pipe_valid_source_ready = main_sdram_bankmachine2_source_source_ready;
assign main_sdram_bankmachine2_source_source_first = main_sdram_bankmachine2_pipe_valid_source_first;
assign main_sdram_bankmachine2_source_source_last = main_sdram_bankmachine2_pipe_valid_source_last;
assign main_sdram_bankmachine2_source_source_payload_we = main_sdram_bankmachine2_pipe_valid_source_payload_we;
assign main_sdram_bankmachine2_source_source_payload_addr = main_sdram_bankmachine2_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine2_next_state <= 4'd0;
    main_sdram_bankmachine2_cmd_payload_cas <= 1'd0;
    main_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd0;
    main_sdram_bankmachine2_cmd_payload_is_read <= 1'd0;
    main_sdram_bankmachine2_cmd_payload_is_write <= 1'd0;
    main_sdram_bankmachine2_cmd_payload_ras <= 1'd0;
    main_sdram_bankmachine2_cmd_payload_we <= 1'd0;
    main_sdram_bankmachine2_cmd_valid <= 1'd0;
    main_sdram_bankmachine2_refresh_gnt <= 1'd0;
    main_sdram_bankmachine2_req_rdata_valid <= 1'd0;
    main_sdram_bankmachine2_req_wdata_ready <= 1'd0;
    main_sdram_bankmachine2_row_close <= 1'd0;
    main_sdram_bankmachine2_row_col_n_addr_sel <= 1'd0;
    main_sdram_bankmachine2_row_open <= 1'd0;
    builder_bankmachine2_next_state <= builder_bankmachine2_state;
    case (builder_bankmachine2_state)
        1'd1: begin
            if ((main_sdram_bankmachine2_twtpcon_ready & main_sdram_bankmachine2_trascon_ready)) begin
                main_sdram_bankmachine2_cmd_valid <= 1'd1;
                if (main_sdram_bankmachine2_cmd_ready) begin
                    builder_bankmachine2_next_state <= 3'd5;
                end
                main_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
                main_sdram_bankmachine2_cmd_payload_we <= 1'd1;
                main_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
            end
            main_sdram_bankmachine2_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_sdram_bankmachine2_twtpcon_ready & main_sdram_bankmachine2_trascon_ready)) begin
                builder_bankmachine2_next_state <= 3'd5;
            end
            main_sdram_bankmachine2_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_sdram_bankmachine2_trccon_ready) begin
                main_sdram_bankmachine2_row_col_n_addr_sel <= 1'd1;
                main_sdram_bankmachine2_row_open <= 1'd1;
                main_sdram_bankmachine2_cmd_valid <= 1'd1;
                main_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
                if (main_sdram_bankmachine2_cmd_ready) begin
                    builder_bankmachine2_next_state <= 3'd7;
                end
                main_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_sdram_bankmachine2_twtpcon_ready) begin
                main_sdram_bankmachine2_refresh_gnt <= 1'd1;
            end
            main_sdram_bankmachine2_row_close <= 1'd1;
            main_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
            if ((~main_sdram_bankmachine2_refresh_req)) begin
                builder_bankmachine2_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_bankmachine2_next_state <= 3'd6;
        end
        3'd6: begin
            builder_bankmachine2_next_state <= 2'd3;
        end
        3'd7: begin
            builder_bankmachine2_next_state <= 4'd8;
        end
        4'd8: begin
            builder_bankmachine2_next_state <= 1'd0;
        end
        default: begin
            if (main_sdram_bankmachine2_refresh_req) begin
                builder_bankmachine2_next_state <= 3'd4;
            end else begin
                if (main_sdram_bankmachine2_source_source_valid) begin
                    if (main_sdram_bankmachine2_row_opened) begin
                        if (main_sdram_bankmachine2_row_hit) begin
                            main_sdram_bankmachine2_cmd_valid <= 1'd1;
                            if (main_sdram_bankmachine2_source_source_payload_we) begin
                                main_sdram_bankmachine2_req_wdata_ready <= main_sdram_bankmachine2_cmd_ready;
                                main_sdram_bankmachine2_cmd_payload_is_write <= 1'd1;
                                main_sdram_bankmachine2_cmd_payload_we <= 1'd1;
                            end else begin
                                main_sdram_bankmachine2_req_rdata_valid <= main_sdram_bankmachine2_cmd_ready;
                                main_sdram_bankmachine2_cmd_payload_is_read <= 1'd1;
                            end
                            main_sdram_bankmachine2_cmd_payload_cas <= 1'd1;
                            if ((main_sdram_bankmachine2_cmd_ready & main_sdram_bankmachine2_auto_precharge)) begin
                                builder_bankmachine2_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine2_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine2_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_sdram_bankmachine3_sink_valid = main_sdram_bankmachine3_req_valid;
assign main_sdram_bankmachine3_req_ready = main_sdram_bankmachine3_sink_ready;
assign main_sdram_bankmachine3_sink_payload_we = main_sdram_bankmachine3_req_we;
assign main_sdram_bankmachine3_sink_payload_addr = main_sdram_bankmachine3_req_addr;
assign main_sdram_bankmachine3_sink_sink_valid = main_sdram_bankmachine3_source_valid;
assign main_sdram_bankmachine3_source_ready = main_sdram_bankmachine3_sink_sink_ready;
assign main_sdram_bankmachine3_sink_sink_first = main_sdram_bankmachine3_source_first;
assign main_sdram_bankmachine3_sink_sink_last = main_sdram_bankmachine3_source_last;
assign main_sdram_bankmachine3_sink_sink_payload_we = main_sdram_bankmachine3_source_payload_we;
assign main_sdram_bankmachine3_sink_sink_payload_addr = main_sdram_bankmachine3_source_payload_addr;
assign main_sdram_bankmachine3_source_source_ready = (main_sdram_bankmachine3_req_wdata_ready | main_sdram_bankmachine3_req_rdata_valid);
assign main_sdram_bankmachine3_req_lock = (main_sdram_bankmachine3_source_valid | main_sdram_bankmachine3_source_source_valid);
assign main_sdram_bankmachine3_row_hit = (main_sdram_bankmachine3_row == main_sdram_bankmachine3_source_source_payload_addr[20:7]);
assign main_sdram_bankmachine3_cmd_payload_ba = 2'd3;
always @(*) begin
    main_sdram_bankmachine3_cmd_payload_a <= 14'd0;
    if (main_sdram_bankmachine3_row_col_n_addr_sel) begin
        main_sdram_bankmachine3_cmd_payload_a <= main_sdram_bankmachine3_source_source_payload_addr[20:7];
    end else begin
        main_sdram_bankmachine3_cmd_payload_a <= ((main_sdram_bankmachine3_auto_precharge <<< 4'd10) | {main_sdram_bankmachine3_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_sdram_bankmachine3_twtpcon_valid = ((main_sdram_bankmachine3_cmd_valid & main_sdram_bankmachine3_cmd_ready) & main_sdram_bankmachine3_cmd_payload_is_write);
assign main_sdram_bankmachine3_trccon_valid = ((main_sdram_bankmachine3_cmd_valid & main_sdram_bankmachine3_cmd_ready) & main_sdram_bankmachine3_row_open);
assign main_sdram_bankmachine3_trascon_valid = ((main_sdram_bankmachine3_cmd_valid & main_sdram_bankmachine3_cmd_ready) & main_sdram_bankmachine3_row_open);
always @(*) begin
    main_sdram_bankmachine3_auto_precharge <= 1'd0;
    if ((main_sdram_bankmachine3_source_valid & main_sdram_bankmachine3_source_source_valid)) begin
        if ((main_sdram_bankmachine3_source_payload_addr[20:7] != main_sdram_bankmachine3_source_source_payload_addr[20:7])) begin
            main_sdram_bankmachine3_auto_precharge <= (main_sdram_bankmachine3_row_close == 1'd0);
        end
    end
end
assign main_sdram_bankmachine3_syncfifo3_din = {main_sdram_bankmachine3_fifo_in_last, main_sdram_bankmachine3_fifo_in_first, main_sdram_bankmachine3_fifo_in_payload_addr, main_sdram_bankmachine3_fifo_in_payload_we};
assign {main_sdram_bankmachine3_fifo_out_last, main_sdram_bankmachine3_fifo_out_first, main_sdram_bankmachine3_fifo_out_payload_addr, main_sdram_bankmachine3_fifo_out_payload_we} = main_sdram_bankmachine3_syncfifo3_dout;
assign main_sdram_bankmachine3_sink_ready = main_sdram_bankmachine3_syncfifo3_writable;
assign main_sdram_bankmachine3_syncfifo3_we = main_sdram_bankmachine3_sink_valid;
assign main_sdram_bankmachine3_fifo_in_first = main_sdram_bankmachine3_sink_first;
assign main_sdram_bankmachine3_fifo_in_last = main_sdram_bankmachine3_sink_last;
assign main_sdram_bankmachine3_fifo_in_payload_we = main_sdram_bankmachine3_sink_payload_we;
assign main_sdram_bankmachine3_fifo_in_payload_addr = main_sdram_bankmachine3_sink_payload_addr;
assign main_sdram_bankmachine3_source_valid = main_sdram_bankmachine3_syncfifo3_readable;
assign main_sdram_bankmachine3_source_first = main_sdram_bankmachine3_fifo_out_first;
assign main_sdram_bankmachine3_source_last = main_sdram_bankmachine3_fifo_out_last;
assign main_sdram_bankmachine3_source_payload_we = main_sdram_bankmachine3_fifo_out_payload_we;
assign main_sdram_bankmachine3_source_payload_addr = main_sdram_bankmachine3_fifo_out_payload_addr;
assign main_sdram_bankmachine3_syncfifo3_re = main_sdram_bankmachine3_source_ready;
always @(*) begin
    main_sdram_bankmachine3_wrport_adr <= 3'd0;
    if (main_sdram_bankmachine3_replace) begin
        main_sdram_bankmachine3_wrport_adr <= (main_sdram_bankmachine3_produce - 1'd1);
    end else begin
        main_sdram_bankmachine3_wrport_adr <= main_sdram_bankmachine3_produce;
    end
end
assign main_sdram_bankmachine3_wrport_dat_w = main_sdram_bankmachine3_syncfifo3_din;
assign main_sdram_bankmachine3_wrport_we = (main_sdram_bankmachine3_syncfifo3_we & (main_sdram_bankmachine3_syncfifo3_writable | main_sdram_bankmachine3_replace));
assign main_sdram_bankmachine3_do_read = (main_sdram_bankmachine3_syncfifo3_readable & main_sdram_bankmachine3_syncfifo3_re);
assign main_sdram_bankmachine3_rdport_adr = main_sdram_bankmachine3_consume;
assign main_sdram_bankmachine3_syncfifo3_dout = main_sdram_bankmachine3_rdport_dat_r;
assign main_sdram_bankmachine3_syncfifo3_writable = (main_sdram_bankmachine3_level != 4'd8);
assign main_sdram_bankmachine3_syncfifo3_readable = (main_sdram_bankmachine3_level != 1'd0);
assign main_sdram_bankmachine3_pipe_valid_sink_ready = ((~main_sdram_bankmachine3_pipe_valid_source_valid) | main_sdram_bankmachine3_pipe_valid_source_ready);
assign main_sdram_bankmachine3_pipe_valid_sink_valid = main_sdram_bankmachine3_sink_sink_valid;
assign main_sdram_bankmachine3_sink_sink_ready = main_sdram_bankmachine3_pipe_valid_sink_ready;
assign main_sdram_bankmachine3_pipe_valid_sink_first = main_sdram_bankmachine3_sink_sink_first;
assign main_sdram_bankmachine3_pipe_valid_sink_last = main_sdram_bankmachine3_sink_sink_last;
assign main_sdram_bankmachine3_pipe_valid_sink_payload_we = main_sdram_bankmachine3_sink_sink_payload_we;
assign main_sdram_bankmachine3_pipe_valid_sink_payload_addr = main_sdram_bankmachine3_sink_sink_payload_addr;
assign main_sdram_bankmachine3_source_source_valid = main_sdram_bankmachine3_pipe_valid_source_valid;
assign main_sdram_bankmachine3_pipe_valid_source_ready = main_sdram_bankmachine3_source_source_ready;
assign main_sdram_bankmachine3_source_source_first = main_sdram_bankmachine3_pipe_valid_source_first;
assign main_sdram_bankmachine3_source_source_last = main_sdram_bankmachine3_pipe_valid_source_last;
assign main_sdram_bankmachine3_source_source_payload_we = main_sdram_bankmachine3_pipe_valid_source_payload_we;
assign main_sdram_bankmachine3_source_source_payload_addr = main_sdram_bankmachine3_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine3_next_state <= 4'd0;
    main_sdram_bankmachine3_cmd_payload_cas <= 1'd0;
    main_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd0;
    main_sdram_bankmachine3_cmd_payload_is_read <= 1'd0;
    main_sdram_bankmachine3_cmd_payload_is_write <= 1'd0;
    main_sdram_bankmachine3_cmd_payload_ras <= 1'd0;
    main_sdram_bankmachine3_cmd_payload_we <= 1'd0;
    main_sdram_bankmachine3_cmd_valid <= 1'd0;
    main_sdram_bankmachine3_refresh_gnt <= 1'd0;
    main_sdram_bankmachine3_req_rdata_valid <= 1'd0;
    main_sdram_bankmachine3_req_wdata_ready <= 1'd0;
    main_sdram_bankmachine3_row_close <= 1'd0;
    main_sdram_bankmachine3_row_col_n_addr_sel <= 1'd0;
    main_sdram_bankmachine3_row_open <= 1'd0;
    builder_bankmachine3_next_state <= builder_bankmachine3_state;
    case (builder_bankmachine3_state)
        1'd1: begin
            if ((main_sdram_bankmachine3_twtpcon_ready & main_sdram_bankmachine3_trascon_ready)) begin
                main_sdram_bankmachine3_cmd_valid <= 1'd1;
                if (main_sdram_bankmachine3_cmd_ready) begin
                    builder_bankmachine3_next_state <= 3'd5;
                end
                main_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
                main_sdram_bankmachine3_cmd_payload_we <= 1'd1;
                main_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
            end
            main_sdram_bankmachine3_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_sdram_bankmachine3_twtpcon_ready & main_sdram_bankmachine3_trascon_ready)) begin
                builder_bankmachine3_next_state <= 3'd5;
            end
            main_sdram_bankmachine3_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_sdram_bankmachine3_trccon_ready) begin
                main_sdram_bankmachine3_row_col_n_addr_sel <= 1'd1;
                main_sdram_bankmachine3_row_open <= 1'd1;
                main_sdram_bankmachine3_cmd_valid <= 1'd1;
                main_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
                if (main_sdram_bankmachine3_cmd_ready) begin
                    builder_bankmachine3_next_state <= 3'd7;
                end
                main_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_sdram_bankmachine3_twtpcon_ready) begin
                main_sdram_bankmachine3_refresh_gnt <= 1'd1;
            end
            main_sdram_bankmachine3_row_close <= 1'd1;
            main_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
            if ((~main_sdram_bankmachine3_refresh_req)) begin
                builder_bankmachine3_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_bankmachine3_next_state <= 3'd6;
        end
        3'd6: begin
            builder_bankmachine3_next_state <= 2'd3;
        end
        3'd7: begin
            builder_bankmachine3_next_state <= 4'd8;
        end
        4'd8: begin
            builder_bankmachine3_next_state <= 1'd0;
        end
        default: begin
            if (main_sdram_bankmachine3_refresh_req) begin
                builder_bankmachine3_next_state <= 3'd4;
            end else begin
                if (main_sdram_bankmachine3_source_source_valid) begin
                    if (main_sdram_bankmachine3_row_opened) begin
                        if (main_sdram_bankmachine3_row_hit) begin
                            main_sdram_bankmachine3_cmd_valid <= 1'd1;
                            if (main_sdram_bankmachine3_source_source_payload_we) begin
                                main_sdram_bankmachine3_req_wdata_ready <= main_sdram_bankmachine3_cmd_ready;
                                main_sdram_bankmachine3_cmd_payload_is_write <= 1'd1;
                                main_sdram_bankmachine3_cmd_payload_we <= 1'd1;
                            end else begin
                                main_sdram_bankmachine3_req_rdata_valid <= main_sdram_bankmachine3_cmd_ready;
                                main_sdram_bankmachine3_cmd_payload_is_read <= 1'd1;
                            end
                            main_sdram_bankmachine3_cmd_payload_cas <= 1'd1;
                            if ((main_sdram_bankmachine3_cmd_ready & main_sdram_bankmachine3_auto_precharge)) begin
                                builder_bankmachine3_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine3_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine3_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_sdram_bankmachine4_sink_valid = main_sdram_bankmachine4_req_valid;
assign main_sdram_bankmachine4_req_ready = main_sdram_bankmachine4_sink_ready;
assign main_sdram_bankmachine4_sink_payload_we = main_sdram_bankmachine4_req_we;
assign main_sdram_bankmachine4_sink_payload_addr = main_sdram_bankmachine4_req_addr;
assign main_sdram_bankmachine4_sink_sink_valid = main_sdram_bankmachine4_source_valid;
assign main_sdram_bankmachine4_source_ready = main_sdram_bankmachine4_sink_sink_ready;
assign main_sdram_bankmachine4_sink_sink_first = main_sdram_bankmachine4_source_first;
assign main_sdram_bankmachine4_sink_sink_last = main_sdram_bankmachine4_source_last;
assign main_sdram_bankmachine4_sink_sink_payload_we = main_sdram_bankmachine4_source_payload_we;
assign main_sdram_bankmachine4_sink_sink_payload_addr = main_sdram_bankmachine4_source_payload_addr;
assign main_sdram_bankmachine4_source_source_ready = (main_sdram_bankmachine4_req_wdata_ready | main_sdram_bankmachine4_req_rdata_valid);
assign main_sdram_bankmachine4_req_lock = (main_sdram_bankmachine4_source_valid | main_sdram_bankmachine4_source_source_valid);
assign main_sdram_bankmachine4_row_hit = (main_sdram_bankmachine4_row == main_sdram_bankmachine4_source_source_payload_addr[20:7]);
assign main_sdram_bankmachine4_cmd_payload_ba = 3'd4;
always @(*) begin
    main_sdram_bankmachine4_cmd_payload_a <= 14'd0;
    if (main_sdram_bankmachine4_row_col_n_addr_sel) begin
        main_sdram_bankmachine4_cmd_payload_a <= main_sdram_bankmachine4_source_source_payload_addr[20:7];
    end else begin
        main_sdram_bankmachine4_cmd_payload_a <= ((main_sdram_bankmachine4_auto_precharge <<< 4'd10) | {main_sdram_bankmachine4_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_sdram_bankmachine4_twtpcon_valid = ((main_sdram_bankmachine4_cmd_valid & main_sdram_bankmachine4_cmd_ready) & main_sdram_bankmachine4_cmd_payload_is_write);
assign main_sdram_bankmachine4_trccon_valid = ((main_sdram_bankmachine4_cmd_valid & main_sdram_bankmachine4_cmd_ready) & main_sdram_bankmachine4_row_open);
assign main_sdram_bankmachine4_trascon_valid = ((main_sdram_bankmachine4_cmd_valid & main_sdram_bankmachine4_cmd_ready) & main_sdram_bankmachine4_row_open);
always @(*) begin
    main_sdram_bankmachine4_auto_precharge <= 1'd0;
    if ((main_sdram_bankmachine4_source_valid & main_sdram_bankmachine4_source_source_valid)) begin
        if ((main_sdram_bankmachine4_source_payload_addr[20:7] != main_sdram_bankmachine4_source_source_payload_addr[20:7])) begin
            main_sdram_bankmachine4_auto_precharge <= (main_sdram_bankmachine4_row_close == 1'd0);
        end
    end
end
assign main_sdram_bankmachine4_syncfifo4_din = {main_sdram_bankmachine4_fifo_in_last, main_sdram_bankmachine4_fifo_in_first, main_sdram_bankmachine4_fifo_in_payload_addr, main_sdram_bankmachine4_fifo_in_payload_we};
assign {main_sdram_bankmachine4_fifo_out_last, main_sdram_bankmachine4_fifo_out_first, main_sdram_bankmachine4_fifo_out_payload_addr, main_sdram_bankmachine4_fifo_out_payload_we} = main_sdram_bankmachine4_syncfifo4_dout;
assign main_sdram_bankmachine4_sink_ready = main_sdram_bankmachine4_syncfifo4_writable;
assign main_sdram_bankmachine4_syncfifo4_we = main_sdram_bankmachine4_sink_valid;
assign main_sdram_bankmachine4_fifo_in_first = main_sdram_bankmachine4_sink_first;
assign main_sdram_bankmachine4_fifo_in_last = main_sdram_bankmachine4_sink_last;
assign main_sdram_bankmachine4_fifo_in_payload_we = main_sdram_bankmachine4_sink_payload_we;
assign main_sdram_bankmachine4_fifo_in_payload_addr = main_sdram_bankmachine4_sink_payload_addr;
assign main_sdram_bankmachine4_source_valid = main_sdram_bankmachine4_syncfifo4_readable;
assign main_sdram_bankmachine4_source_first = main_sdram_bankmachine4_fifo_out_first;
assign main_sdram_bankmachine4_source_last = main_sdram_bankmachine4_fifo_out_last;
assign main_sdram_bankmachine4_source_payload_we = main_sdram_bankmachine4_fifo_out_payload_we;
assign main_sdram_bankmachine4_source_payload_addr = main_sdram_bankmachine4_fifo_out_payload_addr;
assign main_sdram_bankmachine4_syncfifo4_re = main_sdram_bankmachine4_source_ready;
always @(*) begin
    main_sdram_bankmachine4_wrport_adr <= 3'd0;
    if (main_sdram_bankmachine4_replace) begin
        main_sdram_bankmachine4_wrport_adr <= (main_sdram_bankmachine4_produce - 1'd1);
    end else begin
        main_sdram_bankmachine4_wrport_adr <= main_sdram_bankmachine4_produce;
    end
end
assign main_sdram_bankmachine4_wrport_dat_w = main_sdram_bankmachine4_syncfifo4_din;
assign main_sdram_bankmachine4_wrport_we = (main_sdram_bankmachine4_syncfifo4_we & (main_sdram_bankmachine4_syncfifo4_writable | main_sdram_bankmachine4_replace));
assign main_sdram_bankmachine4_do_read = (main_sdram_bankmachine4_syncfifo4_readable & main_sdram_bankmachine4_syncfifo4_re);
assign main_sdram_bankmachine4_rdport_adr = main_sdram_bankmachine4_consume;
assign main_sdram_bankmachine4_syncfifo4_dout = main_sdram_bankmachine4_rdport_dat_r;
assign main_sdram_bankmachine4_syncfifo4_writable = (main_sdram_bankmachine4_level != 4'd8);
assign main_sdram_bankmachine4_syncfifo4_readable = (main_sdram_bankmachine4_level != 1'd0);
assign main_sdram_bankmachine4_pipe_valid_sink_ready = ((~main_sdram_bankmachine4_pipe_valid_source_valid) | main_sdram_bankmachine4_pipe_valid_source_ready);
assign main_sdram_bankmachine4_pipe_valid_sink_valid = main_sdram_bankmachine4_sink_sink_valid;
assign main_sdram_bankmachine4_sink_sink_ready = main_sdram_bankmachine4_pipe_valid_sink_ready;
assign main_sdram_bankmachine4_pipe_valid_sink_first = main_sdram_bankmachine4_sink_sink_first;
assign main_sdram_bankmachine4_pipe_valid_sink_last = main_sdram_bankmachine4_sink_sink_last;
assign main_sdram_bankmachine4_pipe_valid_sink_payload_we = main_sdram_bankmachine4_sink_sink_payload_we;
assign main_sdram_bankmachine4_pipe_valid_sink_payload_addr = main_sdram_bankmachine4_sink_sink_payload_addr;
assign main_sdram_bankmachine4_source_source_valid = main_sdram_bankmachine4_pipe_valid_source_valid;
assign main_sdram_bankmachine4_pipe_valid_source_ready = main_sdram_bankmachine4_source_source_ready;
assign main_sdram_bankmachine4_source_source_first = main_sdram_bankmachine4_pipe_valid_source_first;
assign main_sdram_bankmachine4_source_source_last = main_sdram_bankmachine4_pipe_valid_source_last;
assign main_sdram_bankmachine4_source_source_payload_we = main_sdram_bankmachine4_pipe_valid_source_payload_we;
assign main_sdram_bankmachine4_source_source_payload_addr = main_sdram_bankmachine4_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine4_next_state <= 4'd0;
    main_sdram_bankmachine4_cmd_payload_cas <= 1'd0;
    main_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd0;
    main_sdram_bankmachine4_cmd_payload_is_read <= 1'd0;
    main_sdram_bankmachine4_cmd_payload_is_write <= 1'd0;
    main_sdram_bankmachine4_cmd_payload_ras <= 1'd0;
    main_sdram_bankmachine4_cmd_payload_we <= 1'd0;
    main_sdram_bankmachine4_cmd_valid <= 1'd0;
    main_sdram_bankmachine4_refresh_gnt <= 1'd0;
    main_sdram_bankmachine4_req_rdata_valid <= 1'd0;
    main_sdram_bankmachine4_req_wdata_ready <= 1'd0;
    main_sdram_bankmachine4_row_close <= 1'd0;
    main_sdram_bankmachine4_row_col_n_addr_sel <= 1'd0;
    main_sdram_bankmachine4_row_open <= 1'd0;
    builder_bankmachine4_next_state <= builder_bankmachine4_state;
    case (builder_bankmachine4_state)
        1'd1: begin
            if ((main_sdram_bankmachine4_twtpcon_ready & main_sdram_bankmachine4_trascon_ready)) begin
                main_sdram_bankmachine4_cmd_valid <= 1'd1;
                if (main_sdram_bankmachine4_cmd_ready) begin
                    builder_bankmachine4_next_state <= 3'd5;
                end
                main_sdram_bankmachine4_cmd_payload_ras <= 1'd1;
                main_sdram_bankmachine4_cmd_payload_we <= 1'd1;
                main_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
            end
            main_sdram_bankmachine4_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_sdram_bankmachine4_twtpcon_ready & main_sdram_bankmachine4_trascon_ready)) begin
                builder_bankmachine4_next_state <= 3'd5;
            end
            main_sdram_bankmachine4_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_sdram_bankmachine4_trccon_ready) begin
                main_sdram_bankmachine4_row_col_n_addr_sel <= 1'd1;
                main_sdram_bankmachine4_row_open <= 1'd1;
                main_sdram_bankmachine4_cmd_valid <= 1'd1;
                main_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
                if (main_sdram_bankmachine4_cmd_ready) begin
                    builder_bankmachine4_next_state <= 3'd7;
                end
                main_sdram_bankmachine4_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_sdram_bankmachine4_twtpcon_ready) begin
                main_sdram_bankmachine4_refresh_gnt <= 1'd1;
            end
            main_sdram_bankmachine4_row_close <= 1'd1;
            main_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
            if ((~main_sdram_bankmachine4_refresh_req)) begin
                builder_bankmachine4_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_bankmachine4_next_state <= 3'd6;
        end
        3'd6: begin
            builder_bankmachine4_next_state <= 2'd3;
        end
        3'd7: begin
            builder_bankmachine4_next_state <= 4'd8;
        end
        4'd8: begin
            builder_bankmachine4_next_state <= 1'd0;
        end
        default: begin
            if (main_sdram_bankmachine4_refresh_req) begin
                builder_bankmachine4_next_state <= 3'd4;
            end else begin
                if (main_sdram_bankmachine4_source_source_valid) begin
                    if (main_sdram_bankmachine4_row_opened) begin
                        if (main_sdram_bankmachine4_row_hit) begin
                            main_sdram_bankmachine4_cmd_valid <= 1'd1;
                            if (main_sdram_bankmachine4_source_source_payload_we) begin
                                main_sdram_bankmachine4_req_wdata_ready <= main_sdram_bankmachine4_cmd_ready;
                                main_sdram_bankmachine4_cmd_payload_is_write <= 1'd1;
                                main_sdram_bankmachine4_cmd_payload_we <= 1'd1;
                            end else begin
                                main_sdram_bankmachine4_req_rdata_valid <= main_sdram_bankmachine4_cmd_ready;
                                main_sdram_bankmachine4_cmd_payload_is_read <= 1'd1;
                            end
                            main_sdram_bankmachine4_cmd_payload_cas <= 1'd1;
                            if ((main_sdram_bankmachine4_cmd_ready & main_sdram_bankmachine4_auto_precharge)) begin
                                builder_bankmachine4_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine4_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine4_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_sdram_bankmachine5_sink_valid = main_sdram_bankmachine5_req_valid;
assign main_sdram_bankmachine5_req_ready = main_sdram_bankmachine5_sink_ready;
assign main_sdram_bankmachine5_sink_payload_we = main_sdram_bankmachine5_req_we;
assign main_sdram_bankmachine5_sink_payload_addr = main_sdram_bankmachine5_req_addr;
assign main_sdram_bankmachine5_sink_sink_valid = main_sdram_bankmachine5_source_valid;
assign main_sdram_bankmachine5_source_ready = main_sdram_bankmachine5_sink_sink_ready;
assign main_sdram_bankmachine5_sink_sink_first = main_sdram_bankmachine5_source_first;
assign main_sdram_bankmachine5_sink_sink_last = main_sdram_bankmachine5_source_last;
assign main_sdram_bankmachine5_sink_sink_payload_we = main_sdram_bankmachine5_source_payload_we;
assign main_sdram_bankmachine5_sink_sink_payload_addr = main_sdram_bankmachine5_source_payload_addr;
assign main_sdram_bankmachine5_source_source_ready = (main_sdram_bankmachine5_req_wdata_ready | main_sdram_bankmachine5_req_rdata_valid);
assign main_sdram_bankmachine5_req_lock = (main_sdram_bankmachine5_source_valid | main_sdram_bankmachine5_source_source_valid);
assign main_sdram_bankmachine5_row_hit = (main_sdram_bankmachine5_row == main_sdram_bankmachine5_source_source_payload_addr[20:7]);
assign main_sdram_bankmachine5_cmd_payload_ba = 3'd5;
always @(*) begin
    main_sdram_bankmachine5_cmd_payload_a <= 14'd0;
    if (main_sdram_bankmachine5_row_col_n_addr_sel) begin
        main_sdram_bankmachine5_cmd_payload_a <= main_sdram_bankmachine5_source_source_payload_addr[20:7];
    end else begin
        main_sdram_bankmachine5_cmd_payload_a <= ((main_sdram_bankmachine5_auto_precharge <<< 4'd10) | {main_sdram_bankmachine5_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_sdram_bankmachine5_twtpcon_valid = ((main_sdram_bankmachine5_cmd_valid & main_sdram_bankmachine5_cmd_ready) & main_sdram_bankmachine5_cmd_payload_is_write);
assign main_sdram_bankmachine5_trccon_valid = ((main_sdram_bankmachine5_cmd_valid & main_sdram_bankmachine5_cmd_ready) & main_sdram_bankmachine5_row_open);
assign main_sdram_bankmachine5_trascon_valid = ((main_sdram_bankmachine5_cmd_valid & main_sdram_bankmachine5_cmd_ready) & main_sdram_bankmachine5_row_open);
always @(*) begin
    main_sdram_bankmachine5_auto_precharge <= 1'd0;
    if ((main_sdram_bankmachine5_source_valid & main_sdram_bankmachine5_source_source_valid)) begin
        if ((main_sdram_bankmachine5_source_payload_addr[20:7] != main_sdram_bankmachine5_source_source_payload_addr[20:7])) begin
            main_sdram_bankmachine5_auto_precharge <= (main_sdram_bankmachine5_row_close == 1'd0);
        end
    end
end
assign main_sdram_bankmachine5_syncfifo5_din = {main_sdram_bankmachine5_fifo_in_last, main_sdram_bankmachine5_fifo_in_first, main_sdram_bankmachine5_fifo_in_payload_addr, main_sdram_bankmachine5_fifo_in_payload_we};
assign {main_sdram_bankmachine5_fifo_out_last, main_sdram_bankmachine5_fifo_out_first, main_sdram_bankmachine5_fifo_out_payload_addr, main_sdram_bankmachine5_fifo_out_payload_we} = main_sdram_bankmachine5_syncfifo5_dout;
assign main_sdram_bankmachine5_sink_ready = main_sdram_bankmachine5_syncfifo5_writable;
assign main_sdram_bankmachine5_syncfifo5_we = main_sdram_bankmachine5_sink_valid;
assign main_sdram_bankmachine5_fifo_in_first = main_sdram_bankmachine5_sink_first;
assign main_sdram_bankmachine5_fifo_in_last = main_sdram_bankmachine5_sink_last;
assign main_sdram_bankmachine5_fifo_in_payload_we = main_sdram_bankmachine5_sink_payload_we;
assign main_sdram_bankmachine5_fifo_in_payload_addr = main_sdram_bankmachine5_sink_payload_addr;
assign main_sdram_bankmachine5_source_valid = main_sdram_bankmachine5_syncfifo5_readable;
assign main_sdram_bankmachine5_source_first = main_sdram_bankmachine5_fifo_out_first;
assign main_sdram_bankmachine5_source_last = main_sdram_bankmachine5_fifo_out_last;
assign main_sdram_bankmachine5_source_payload_we = main_sdram_bankmachine5_fifo_out_payload_we;
assign main_sdram_bankmachine5_source_payload_addr = main_sdram_bankmachine5_fifo_out_payload_addr;
assign main_sdram_bankmachine5_syncfifo5_re = main_sdram_bankmachine5_source_ready;
always @(*) begin
    main_sdram_bankmachine5_wrport_adr <= 3'd0;
    if (main_sdram_bankmachine5_replace) begin
        main_sdram_bankmachine5_wrport_adr <= (main_sdram_bankmachine5_produce - 1'd1);
    end else begin
        main_sdram_bankmachine5_wrport_adr <= main_sdram_bankmachine5_produce;
    end
end
assign main_sdram_bankmachine5_wrport_dat_w = main_sdram_bankmachine5_syncfifo5_din;
assign main_sdram_bankmachine5_wrport_we = (main_sdram_bankmachine5_syncfifo5_we & (main_sdram_bankmachine5_syncfifo5_writable | main_sdram_bankmachine5_replace));
assign main_sdram_bankmachine5_do_read = (main_sdram_bankmachine5_syncfifo5_readable & main_sdram_bankmachine5_syncfifo5_re);
assign main_sdram_bankmachine5_rdport_adr = main_sdram_bankmachine5_consume;
assign main_sdram_bankmachine5_syncfifo5_dout = main_sdram_bankmachine5_rdport_dat_r;
assign main_sdram_bankmachine5_syncfifo5_writable = (main_sdram_bankmachine5_level != 4'd8);
assign main_sdram_bankmachine5_syncfifo5_readable = (main_sdram_bankmachine5_level != 1'd0);
assign main_sdram_bankmachine5_pipe_valid_sink_ready = ((~main_sdram_bankmachine5_pipe_valid_source_valid) | main_sdram_bankmachine5_pipe_valid_source_ready);
assign main_sdram_bankmachine5_pipe_valid_sink_valid = main_sdram_bankmachine5_sink_sink_valid;
assign main_sdram_bankmachine5_sink_sink_ready = main_sdram_bankmachine5_pipe_valid_sink_ready;
assign main_sdram_bankmachine5_pipe_valid_sink_first = main_sdram_bankmachine5_sink_sink_first;
assign main_sdram_bankmachine5_pipe_valid_sink_last = main_sdram_bankmachine5_sink_sink_last;
assign main_sdram_bankmachine5_pipe_valid_sink_payload_we = main_sdram_bankmachine5_sink_sink_payload_we;
assign main_sdram_bankmachine5_pipe_valid_sink_payload_addr = main_sdram_bankmachine5_sink_sink_payload_addr;
assign main_sdram_bankmachine5_source_source_valid = main_sdram_bankmachine5_pipe_valid_source_valid;
assign main_sdram_bankmachine5_pipe_valid_source_ready = main_sdram_bankmachine5_source_source_ready;
assign main_sdram_bankmachine5_source_source_first = main_sdram_bankmachine5_pipe_valid_source_first;
assign main_sdram_bankmachine5_source_source_last = main_sdram_bankmachine5_pipe_valid_source_last;
assign main_sdram_bankmachine5_source_source_payload_we = main_sdram_bankmachine5_pipe_valid_source_payload_we;
assign main_sdram_bankmachine5_source_source_payload_addr = main_sdram_bankmachine5_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine5_next_state <= 4'd0;
    main_sdram_bankmachine5_cmd_payload_cas <= 1'd0;
    main_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd0;
    main_sdram_bankmachine5_cmd_payload_is_read <= 1'd0;
    main_sdram_bankmachine5_cmd_payload_is_write <= 1'd0;
    main_sdram_bankmachine5_cmd_payload_ras <= 1'd0;
    main_sdram_bankmachine5_cmd_payload_we <= 1'd0;
    main_sdram_bankmachine5_cmd_valid <= 1'd0;
    main_sdram_bankmachine5_refresh_gnt <= 1'd0;
    main_sdram_bankmachine5_req_rdata_valid <= 1'd0;
    main_sdram_bankmachine5_req_wdata_ready <= 1'd0;
    main_sdram_bankmachine5_row_close <= 1'd0;
    main_sdram_bankmachine5_row_col_n_addr_sel <= 1'd0;
    main_sdram_bankmachine5_row_open <= 1'd0;
    builder_bankmachine5_next_state <= builder_bankmachine5_state;
    case (builder_bankmachine5_state)
        1'd1: begin
            if ((main_sdram_bankmachine5_twtpcon_ready & main_sdram_bankmachine5_trascon_ready)) begin
                main_sdram_bankmachine5_cmd_valid <= 1'd1;
                if (main_sdram_bankmachine5_cmd_ready) begin
                    builder_bankmachine5_next_state <= 3'd5;
                end
                main_sdram_bankmachine5_cmd_payload_ras <= 1'd1;
                main_sdram_bankmachine5_cmd_payload_we <= 1'd1;
                main_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
            end
            main_sdram_bankmachine5_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_sdram_bankmachine5_twtpcon_ready & main_sdram_bankmachine5_trascon_ready)) begin
                builder_bankmachine5_next_state <= 3'd5;
            end
            main_sdram_bankmachine5_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_sdram_bankmachine5_trccon_ready) begin
                main_sdram_bankmachine5_row_col_n_addr_sel <= 1'd1;
                main_sdram_bankmachine5_row_open <= 1'd1;
                main_sdram_bankmachine5_cmd_valid <= 1'd1;
                main_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
                if (main_sdram_bankmachine5_cmd_ready) begin
                    builder_bankmachine5_next_state <= 3'd7;
                end
                main_sdram_bankmachine5_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_sdram_bankmachine5_twtpcon_ready) begin
                main_sdram_bankmachine5_refresh_gnt <= 1'd1;
            end
            main_sdram_bankmachine5_row_close <= 1'd1;
            main_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
            if ((~main_sdram_bankmachine5_refresh_req)) begin
                builder_bankmachine5_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_bankmachine5_next_state <= 3'd6;
        end
        3'd6: begin
            builder_bankmachine5_next_state <= 2'd3;
        end
        3'd7: begin
            builder_bankmachine5_next_state <= 4'd8;
        end
        4'd8: begin
            builder_bankmachine5_next_state <= 1'd0;
        end
        default: begin
            if (main_sdram_bankmachine5_refresh_req) begin
                builder_bankmachine5_next_state <= 3'd4;
            end else begin
                if (main_sdram_bankmachine5_source_source_valid) begin
                    if (main_sdram_bankmachine5_row_opened) begin
                        if (main_sdram_bankmachine5_row_hit) begin
                            main_sdram_bankmachine5_cmd_valid <= 1'd1;
                            if (main_sdram_bankmachine5_source_source_payload_we) begin
                                main_sdram_bankmachine5_req_wdata_ready <= main_sdram_bankmachine5_cmd_ready;
                                main_sdram_bankmachine5_cmd_payload_is_write <= 1'd1;
                                main_sdram_bankmachine5_cmd_payload_we <= 1'd1;
                            end else begin
                                main_sdram_bankmachine5_req_rdata_valid <= main_sdram_bankmachine5_cmd_ready;
                                main_sdram_bankmachine5_cmd_payload_is_read <= 1'd1;
                            end
                            main_sdram_bankmachine5_cmd_payload_cas <= 1'd1;
                            if ((main_sdram_bankmachine5_cmd_ready & main_sdram_bankmachine5_auto_precharge)) begin
                                builder_bankmachine5_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine5_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine5_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_sdram_bankmachine6_sink_valid = main_sdram_bankmachine6_req_valid;
assign main_sdram_bankmachine6_req_ready = main_sdram_bankmachine6_sink_ready;
assign main_sdram_bankmachine6_sink_payload_we = main_sdram_bankmachine6_req_we;
assign main_sdram_bankmachine6_sink_payload_addr = main_sdram_bankmachine6_req_addr;
assign main_sdram_bankmachine6_sink_sink_valid = main_sdram_bankmachine6_source_valid;
assign main_sdram_bankmachine6_source_ready = main_sdram_bankmachine6_sink_sink_ready;
assign main_sdram_bankmachine6_sink_sink_first = main_sdram_bankmachine6_source_first;
assign main_sdram_bankmachine6_sink_sink_last = main_sdram_bankmachine6_source_last;
assign main_sdram_bankmachine6_sink_sink_payload_we = main_sdram_bankmachine6_source_payload_we;
assign main_sdram_bankmachine6_sink_sink_payload_addr = main_sdram_bankmachine6_source_payload_addr;
assign main_sdram_bankmachine6_source_source_ready = (main_sdram_bankmachine6_req_wdata_ready | main_sdram_bankmachine6_req_rdata_valid);
assign main_sdram_bankmachine6_req_lock = (main_sdram_bankmachine6_source_valid | main_sdram_bankmachine6_source_source_valid);
assign main_sdram_bankmachine6_row_hit = (main_sdram_bankmachine6_row == main_sdram_bankmachine6_source_source_payload_addr[20:7]);
assign main_sdram_bankmachine6_cmd_payload_ba = 3'd6;
always @(*) begin
    main_sdram_bankmachine6_cmd_payload_a <= 14'd0;
    if (main_sdram_bankmachine6_row_col_n_addr_sel) begin
        main_sdram_bankmachine6_cmd_payload_a <= main_sdram_bankmachine6_source_source_payload_addr[20:7];
    end else begin
        main_sdram_bankmachine6_cmd_payload_a <= ((main_sdram_bankmachine6_auto_precharge <<< 4'd10) | {main_sdram_bankmachine6_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_sdram_bankmachine6_twtpcon_valid = ((main_sdram_bankmachine6_cmd_valid & main_sdram_bankmachine6_cmd_ready) & main_sdram_bankmachine6_cmd_payload_is_write);
assign main_sdram_bankmachine6_trccon_valid = ((main_sdram_bankmachine6_cmd_valid & main_sdram_bankmachine6_cmd_ready) & main_sdram_bankmachine6_row_open);
assign main_sdram_bankmachine6_trascon_valid = ((main_sdram_bankmachine6_cmd_valid & main_sdram_bankmachine6_cmd_ready) & main_sdram_bankmachine6_row_open);
always @(*) begin
    main_sdram_bankmachine6_auto_precharge <= 1'd0;
    if ((main_sdram_bankmachine6_source_valid & main_sdram_bankmachine6_source_source_valid)) begin
        if ((main_sdram_bankmachine6_source_payload_addr[20:7] != main_sdram_bankmachine6_source_source_payload_addr[20:7])) begin
            main_sdram_bankmachine6_auto_precharge <= (main_sdram_bankmachine6_row_close == 1'd0);
        end
    end
end
assign main_sdram_bankmachine6_syncfifo6_din = {main_sdram_bankmachine6_fifo_in_last, main_sdram_bankmachine6_fifo_in_first, main_sdram_bankmachine6_fifo_in_payload_addr, main_sdram_bankmachine6_fifo_in_payload_we};
assign {main_sdram_bankmachine6_fifo_out_last, main_sdram_bankmachine6_fifo_out_first, main_sdram_bankmachine6_fifo_out_payload_addr, main_sdram_bankmachine6_fifo_out_payload_we} = main_sdram_bankmachine6_syncfifo6_dout;
assign main_sdram_bankmachine6_sink_ready = main_sdram_bankmachine6_syncfifo6_writable;
assign main_sdram_bankmachine6_syncfifo6_we = main_sdram_bankmachine6_sink_valid;
assign main_sdram_bankmachine6_fifo_in_first = main_sdram_bankmachine6_sink_first;
assign main_sdram_bankmachine6_fifo_in_last = main_sdram_bankmachine6_sink_last;
assign main_sdram_bankmachine6_fifo_in_payload_we = main_sdram_bankmachine6_sink_payload_we;
assign main_sdram_bankmachine6_fifo_in_payload_addr = main_sdram_bankmachine6_sink_payload_addr;
assign main_sdram_bankmachine6_source_valid = main_sdram_bankmachine6_syncfifo6_readable;
assign main_sdram_bankmachine6_source_first = main_sdram_bankmachine6_fifo_out_first;
assign main_sdram_bankmachine6_source_last = main_sdram_bankmachine6_fifo_out_last;
assign main_sdram_bankmachine6_source_payload_we = main_sdram_bankmachine6_fifo_out_payload_we;
assign main_sdram_bankmachine6_source_payload_addr = main_sdram_bankmachine6_fifo_out_payload_addr;
assign main_sdram_bankmachine6_syncfifo6_re = main_sdram_bankmachine6_source_ready;
always @(*) begin
    main_sdram_bankmachine6_wrport_adr <= 3'd0;
    if (main_sdram_bankmachine6_replace) begin
        main_sdram_bankmachine6_wrport_adr <= (main_sdram_bankmachine6_produce - 1'd1);
    end else begin
        main_sdram_bankmachine6_wrport_adr <= main_sdram_bankmachine6_produce;
    end
end
assign main_sdram_bankmachine6_wrport_dat_w = main_sdram_bankmachine6_syncfifo6_din;
assign main_sdram_bankmachine6_wrport_we = (main_sdram_bankmachine6_syncfifo6_we & (main_sdram_bankmachine6_syncfifo6_writable | main_sdram_bankmachine6_replace));
assign main_sdram_bankmachine6_do_read = (main_sdram_bankmachine6_syncfifo6_readable & main_sdram_bankmachine6_syncfifo6_re);
assign main_sdram_bankmachine6_rdport_adr = main_sdram_bankmachine6_consume;
assign main_sdram_bankmachine6_syncfifo6_dout = main_sdram_bankmachine6_rdport_dat_r;
assign main_sdram_bankmachine6_syncfifo6_writable = (main_sdram_bankmachine6_level != 4'd8);
assign main_sdram_bankmachine6_syncfifo6_readable = (main_sdram_bankmachine6_level != 1'd0);
assign main_sdram_bankmachine6_pipe_valid_sink_ready = ((~main_sdram_bankmachine6_pipe_valid_source_valid) | main_sdram_bankmachine6_pipe_valid_source_ready);
assign main_sdram_bankmachine6_pipe_valid_sink_valid = main_sdram_bankmachine6_sink_sink_valid;
assign main_sdram_bankmachine6_sink_sink_ready = main_sdram_bankmachine6_pipe_valid_sink_ready;
assign main_sdram_bankmachine6_pipe_valid_sink_first = main_sdram_bankmachine6_sink_sink_first;
assign main_sdram_bankmachine6_pipe_valid_sink_last = main_sdram_bankmachine6_sink_sink_last;
assign main_sdram_bankmachine6_pipe_valid_sink_payload_we = main_sdram_bankmachine6_sink_sink_payload_we;
assign main_sdram_bankmachine6_pipe_valid_sink_payload_addr = main_sdram_bankmachine6_sink_sink_payload_addr;
assign main_sdram_bankmachine6_source_source_valid = main_sdram_bankmachine6_pipe_valid_source_valid;
assign main_sdram_bankmachine6_pipe_valid_source_ready = main_sdram_bankmachine6_source_source_ready;
assign main_sdram_bankmachine6_source_source_first = main_sdram_bankmachine6_pipe_valid_source_first;
assign main_sdram_bankmachine6_source_source_last = main_sdram_bankmachine6_pipe_valid_source_last;
assign main_sdram_bankmachine6_source_source_payload_we = main_sdram_bankmachine6_pipe_valid_source_payload_we;
assign main_sdram_bankmachine6_source_source_payload_addr = main_sdram_bankmachine6_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine6_next_state <= 4'd0;
    main_sdram_bankmachine6_cmd_payload_cas <= 1'd0;
    main_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd0;
    main_sdram_bankmachine6_cmd_payload_is_read <= 1'd0;
    main_sdram_bankmachine6_cmd_payload_is_write <= 1'd0;
    main_sdram_bankmachine6_cmd_payload_ras <= 1'd0;
    main_sdram_bankmachine6_cmd_payload_we <= 1'd0;
    main_sdram_bankmachine6_cmd_valid <= 1'd0;
    main_sdram_bankmachine6_refresh_gnt <= 1'd0;
    main_sdram_bankmachine6_req_rdata_valid <= 1'd0;
    main_sdram_bankmachine6_req_wdata_ready <= 1'd0;
    main_sdram_bankmachine6_row_close <= 1'd0;
    main_sdram_bankmachine6_row_col_n_addr_sel <= 1'd0;
    main_sdram_bankmachine6_row_open <= 1'd0;
    builder_bankmachine6_next_state <= builder_bankmachine6_state;
    case (builder_bankmachine6_state)
        1'd1: begin
            if ((main_sdram_bankmachine6_twtpcon_ready & main_sdram_bankmachine6_trascon_ready)) begin
                main_sdram_bankmachine6_cmd_valid <= 1'd1;
                if (main_sdram_bankmachine6_cmd_ready) begin
                    builder_bankmachine6_next_state <= 3'd5;
                end
                main_sdram_bankmachine6_cmd_payload_ras <= 1'd1;
                main_sdram_bankmachine6_cmd_payload_we <= 1'd1;
                main_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
            end
            main_sdram_bankmachine6_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_sdram_bankmachine6_twtpcon_ready & main_sdram_bankmachine6_trascon_ready)) begin
                builder_bankmachine6_next_state <= 3'd5;
            end
            main_sdram_bankmachine6_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_sdram_bankmachine6_trccon_ready) begin
                main_sdram_bankmachine6_row_col_n_addr_sel <= 1'd1;
                main_sdram_bankmachine6_row_open <= 1'd1;
                main_sdram_bankmachine6_cmd_valid <= 1'd1;
                main_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
                if (main_sdram_bankmachine6_cmd_ready) begin
                    builder_bankmachine6_next_state <= 3'd7;
                end
                main_sdram_bankmachine6_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_sdram_bankmachine6_twtpcon_ready) begin
                main_sdram_bankmachine6_refresh_gnt <= 1'd1;
            end
            main_sdram_bankmachine6_row_close <= 1'd1;
            main_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
            if ((~main_sdram_bankmachine6_refresh_req)) begin
                builder_bankmachine6_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_bankmachine6_next_state <= 3'd6;
        end
        3'd6: begin
            builder_bankmachine6_next_state <= 2'd3;
        end
        3'd7: begin
            builder_bankmachine6_next_state <= 4'd8;
        end
        4'd8: begin
            builder_bankmachine6_next_state <= 1'd0;
        end
        default: begin
            if (main_sdram_bankmachine6_refresh_req) begin
                builder_bankmachine6_next_state <= 3'd4;
            end else begin
                if (main_sdram_bankmachine6_source_source_valid) begin
                    if (main_sdram_bankmachine6_row_opened) begin
                        if (main_sdram_bankmachine6_row_hit) begin
                            main_sdram_bankmachine6_cmd_valid <= 1'd1;
                            if (main_sdram_bankmachine6_source_source_payload_we) begin
                                main_sdram_bankmachine6_req_wdata_ready <= main_sdram_bankmachine6_cmd_ready;
                                main_sdram_bankmachine6_cmd_payload_is_write <= 1'd1;
                                main_sdram_bankmachine6_cmd_payload_we <= 1'd1;
                            end else begin
                                main_sdram_bankmachine6_req_rdata_valid <= main_sdram_bankmachine6_cmd_ready;
                                main_sdram_bankmachine6_cmd_payload_is_read <= 1'd1;
                            end
                            main_sdram_bankmachine6_cmd_payload_cas <= 1'd1;
                            if ((main_sdram_bankmachine6_cmd_ready & main_sdram_bankmachine6_auto_precharge)) begin
                                builder_bankmachine6_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine6_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine6_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_sdram_bankmachine7_sink_valid = main_sdram_bankmachine7_req_valid;
assign main_sdram_bankmachine7_req_ready = main_sdram_bankmachine7_sink_ready;
assign main_sdram_bankmachine7_sink_payload_we = main_sdram_bankmachine7_req_we;
assign main_sdram_bankmachine7_sink_payload_addr = main_sdram_bankmachine7_req_addr;
assign main_sdram_bankmachine7_sink_sink_valid = main_sdram_bankmachine7_source_valid;
assign main_sdram_bankmachine7_source_ready = main_sdram_bankmachine7_sink_sink_ready;
assign main_sdram_bankmachine7_sink_sink_first = main_sdram_bankmachine7_source_first;
assign main_sdram_bankmachine7_sink_sink_last = main_sdram_bankmachine7_source_last;
assign main_sdram_bankmachine7_sink_sink_payload_we = main_sdram_bankmachine7_source_payload_we;
assign main_sdram_bankmachine7_sink_sink_payload_addr = main_sdram_bankmachine7_source_payload_addr;
assign main_sdram_bankmachine7_source_source_ready = (main_sdram_bankmachine7_req_wdata_ready | main_sdram_bankmachine7_req_rdata_valid);
assign main_sdram_bankmachine7_req_lock = (main_sdram_bankmachine7_source_valid | main_sdram_bankmachine7_source_source_valid);
assign main_sdram_bankmachine7_row_hit = (main_sdram_bankmachine7_row == main_sdram_bankmachine7_source_source_payload_addr[20:7]);
assign main_sdram_bankmachine7_cmd_payload_ba = 3'd7;
always @(*) begin
    main_sdram_bankmachine7_cmd_payload_a <= 14'd0;
    if (main_sdram_bankmachine7_row_col_n_addr_sel) begin
        main_sdram_bankmachine7_cmd_payload_a <= main_sdram_bankmachine7_source_source_payload_addr[20:7];
    end else begin
        main_sdram_bankmachine7_cmd_payload_a <= ((main_sdram_bankmachine7_auto_precharge <<< 4'd10) | {main_sdram_bankmachine7_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_sdram_bankmachine7_twtpcon_valid = ((main_sdram_bankmachine7_cmd_valid & main_sdram_bankmachine7_cmd_ready) & main_sdram_bankmachine7_cmd_payload_is_write);
assign main_sdram_bankmachine7_trccon_valid = ((main_sdram_bankmachine7_cmd_valid & main_sdram_bankmachine7_cmd_ready) & main_sdram_bankmachine7_row_open);
assign main_sdram_bankmachine7_trascon_valid = ((main_sdram_bankmachine7_cmd_valid & main_sdram_bankmachine7_cmd_ready) & main_sdram_bankmachine7_row_open);
always @(*) begin
    main_sdram_bankmachine7_auto_precharge <= 1'd0;
    if ((main_sdram_bankmachine7_source_valid & main_sdram_bankmachine7_source_source_valid)) begin
        if ((main_sdram_bankmachine7_source_payload_addr[20:7] != main_sdram_bankmachine7_source_source_payload_addr[20:7])) begin
            main_sdram_bankmachine7_auto_precharge <= (main_sdram_bankmachine7_row_close == 1'd0);
        end
    end
end
assign main_sdram_bankmachine7_syncfifo7_din = {main_sdram_bankmachine7_fifo_in_last, main_sdram_bankmachine7_fifo_in_first, main_sdram_bankmachine7_fifo_in_payload_addr, main_sdram_bankmachine7_fifo_in_payload_we};
assign {main_sdram_bankmachine7_fifo_out_last, main_sdram_bankmachine7_fifo_out_first, main_sdram_bankmachine7_fifo_out_payload_addr, main_sdram_bankmachine7_fifo_out_payload_we} = main_sdram_bankmachine7_syncfifo7_dout;
assign main_sdram_bankmachine7_sink_ready = main_sdram_bankmachine7_syncfifo7_writable;
assign main_sdram_bankmachine7_syncfifo7_we = main_sdram_bankmachine7_sink_valid;
assign main_sdram_bankmachine7_fifo_in_first = main_sdram_bankmachine7_sink_first;
assign main_sdram_bankmachine7_fifo_in_last = main_sdram_bankmachine7_sink_last;
assign main_sdram_bankmachine7_fifo_in_payload_we = main_sdram_bankmachine7_sink_payload_we;
assign main_sdram_bankmachine7_fifo_in_payload_addr = main_sdram_bankmachine7_sink_payload_addr;
assign main_sdram_bankmachine7_source_valid = main_sdram_bankmachine7_syncfifo7_readable;
assign main_sdram_bankmachine7_source_first = main_sdram_bankmachine7_fifo_out_first;
assign main_sdram_bankmachine7_source_last = main_sdram_bankmachine7_fifo_out_last;
assign main_sdram_bankmachine7_source_payload_we = main_sdram_bankmachine7_fifo_out_payload_we;
assign main_sdram_bankmachine7_source_payload_addr = main_sdram_bankmachine7_fifo_out_payload_addr;
assign main_sdram_bankmachine7_syncfifo7_re = main_sdram_bankmachine7_source_ready;
always @(*) begin
    main_sdram_bankmachine7_wrport_adr <= 3'd0;
    if (main_sdram_bankmachine7_replace) begin
        main_sdram_bankmachine7_wrport_adr <= (main_sdram_bankmachine7_produce - 1'd1);
    end else begin
        main_sdram_bankmachine7_wrport_adr <= main_sdram_bankmachine7_produce;
    end
end
assign main_sdram_bankmachine7_wrport_dat_w = main_sdram_bankmachine7_syncfifo7_din;
assign main_sdram_bankmachine7_wrport_we = (main_sdram_bankmachine7_syncfifo7_we & (main_sdram_bankmachine7_syncfifo7_writable | main_sdram_bankmachine7_replace));
assign main_sdram_bankmachine7_do_read = (main_sdram_bankmachine7_syncfifo7_readable & main_sdram_bankmachine7_syncfifo7_re);
assign main_sdram_bankmachine7_rdport_adr = main_sdram_bankmachine7_consume;
assign main_sdram_bankmachine7_syncfifo7_dout = main_sdram_bankmachine7_rdport_dat_r;
assign main_sdram_bankmachine7_syncfifo7_writable = (main_sdram_bankmachine7_level != 4'd8);
assign main_sdram_bankmachine7_syncfifo7_readable = (main_sdram_bankmachine7_level != 1'd0);
assign main_sdram_bankmachine7_pipe_valid_sink_ready = ((~main_sdram_bankmachine7_pipe_valid_source_valid) | main_sdram_bankmachine7_pipe_valid_source_ready);
assign main_sdram_bankmachine7_pipe_valid_sink_valid = main_sdram_bankmachine7_sink_sink_valid;
assign main_sdram_bankmachine7_sink_sink_ready = main_sdram_bankmachine7_pipe_valid_sink_ready;
assign main_sdram_bankmachine7_pipe_valid_sink_first = main_sdram_bankmachine7_sink_sink_first;
assign main_sdram_bankmachine7_pipe_valid_sink_last = main_sdram_bankmachine7_sink_sink_last;
assign main_sdram_bankmachine7_pipe_valid_sink_payload_we = main_sdram_bankmachine7_sink_sink_payload_we;
assign main_sdram_bankmachine7_pipe_valid_sink_payload_addr = main_sdram_bankmachine7_sink_sink_payload_addr;
assign main_sdram_bankmachine7_source_source_valid = main_sdram_bankmachine7_pipe_valid_source_valid;
assign main_sdram_bankmachine7_pipe_valid_source_ready = main_sdram_bankmachine7_source_source_ready;
assign main_sdram_bankmachine7_source_source_first = main_sdram_bankmachine7_pipe_valid_source_first;
assign main_sdram_bankmachine7_source_source_last = main_sdram_bankmachine7_pipe_valid_source_last;
assign main_sdram_bankmachine7_source_source_payload_we = main_sdram_bankmachine7_pipe_valid_source_payload_we;
assign main_sdram_bankmachine7_source_source_payload_addr = main_sdram_bankmachine7_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine7_next_state <= 4'd0;
    main_sdram_bankmachine7_cmd_payload_cas <= 1'd0;
    main_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd0;
    main_sdram_bankmachine7_cmd_payload_is_read <= 1'd0;
    main_sdram_bankmachine7_cmd_payload_is_write <= 1'd0;
    main_sdram_bankmachine7_cmd_payload_ras <= 1'd0;
    main_sdram_bankmachine7_cmd_payload_we <= 1'd0;
    main_sdram_bankmachine7_cmd_valid <= 1'd0;
    main_sdram_bankmachine7_refresh_gnt <= 1'd0;
    main_sdram_bankmachine7_req_rdata_valid <= 1'd0;
    main_sdram_bankmachine7_req_wdata_ready <= 1'd0;
    main_sdram_bankmachine7_row_close <= 1'd0;
    main_sdram_bankmachine7_row_col_n_addr_sel <= 1'd0;
    main_sdram_bankmachine7_row_open <= 1'd0;
    builder_bankmachine7_next_state <= builder_bankmachine7_state;
    case (builder_bankmachine7_state)
        1'd1: begin
            if ((main_sdram_bankmachine7_twtpcon_ready & main_sdram_bankmachine7_trascon_ready)) begin
                main_sdram_bankmachine7_cmd_valid <= 1'd1;
                if (main_sdram_bankmachine7_cmd_ready) begin
                    builder_bankmachine7_next_state <= 3'd5;
                end
                main_sdram_bankmachine7_cmd_payload_ras <= 1'd1;
                main_sdram_bankmachine7_cmd_payload_we <= 1'd1;
                main_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
            end
            main_sdram_bankmachine7_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_sdram_bankmachine7_twtpcon_ready & main_sdram_bankmachine7_trascon_ready)) begin
                builder_bankmachine7_next_state <= 3'd5;
            end
            main_sdram_bankmachine7_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_sdram_bankmachine7_trccon_ready) begin
                main_sdram_bankmachine7_row_col_n_addr_sel <= 1'd1;
                main_sdram_bankmachine7_row_open <= 1'd1;
                main_sdram_bankmachine7_cmd_valid <= 1'd1;
                main_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
                if (main_sdram_bankmachine7_cmd_ready) begin
                    builder_bankmachine7_next_state <= 3'd7;
                end
                main_sdram_bankmachine7_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_sdram_bankmachine7_twtpcon_ready) begin
                main_sdram_bankmachine7_refresh_gnt <= 1'd1;
            end
            main_sdram_bankmachine7_row_close <= 1'd1;
            main_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
            if ((~main_sdram_bankmachine7_refresh_req)) begin
                builder_bankmachine7_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_bankmachine7_next_state <= 3'd6;
        end
        3'd6: begin
            builder_bankmachine7_next_state <= 2'd3;
        end
        3'd7: begin
            builder_bankmachine7_next_state <= 4'd8;
        end
        4'd8: begin
            builder_bankmachine7_next_state <= 1'd0;
        end
        default: begin
            if (main_sdram_bankmachine7_refresh_req) begin
                builder_bankmachine7_next_state <= 3'd4;
            end else begin
                if (main_sdram_bankmachine7_source_source_valid) begin
                    if (main_sdram_bankmachine7_row_opened) begin
                        if (main_sdram_bankmachine7_row_hit) begin
                            main_sdram_bankmachine7_cmd_valid <= 1'd1;
                            if (main_sdram_bankmachine7_source_source_payload_we) begin
                                main_sdram_bankmachine7_req_wdata_ready <= main_sdram_bankmachine7_cmd_ready;
                                main_sdram_bankmachine7_cmd_payload_is_write <= 1'd1;
                                main_sdram_bankmachine7_cmd_payload_we <= 1'd1;
                            end else begin
                                main_sdram_bankmachine7_req_rdata_valid <= main_sdram_bankmachine7_cmd_ready;
                                main_sdram_bankmachine7_cmd_payload_is_read <= 1'd1;
                            end
                            main_sdram_bankmachine7_cmd_payload_cas <= 1'd1;
                            if ((main_sdram_bankmachine7_cmd_ready & main_sdram_bankmachine7_auto_precharge)) begin
                                builder_bankmachine7_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine7_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine7_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_sdram_nphases = (main_a7ddrphy_rdphase_storage - 1'd1);
assign main_sdram_rdphase = (main_a7ddrphy_wrphase_storage - 1'd1);
assign main_sdram_trrdcon_valid = ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & ((main_sdram_choose_cmd_cmd_payload_ras & (~main_sdram_choose_cmd_cmd_payload_cas)) & (~main_sdram_choose_cmd_cmd_payload_we)));
assign main_sdram_tfawcon_valid = ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & ((main_sdram_choose_cmd_cmd_payload_ras & (~main_sdram_choose_cmd_cmd_payload_cas)) & (~main_sdram_choose_cmd_cmd_payload_we)));
assign main_sdram_ras_allowed = (main_sdram_trrdcon_ready & main_sdram_tfawcon_ready);
assign main_sdram_tccdcon_valid = ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_cmd_payload_is_write | main_sdram_choose_req_cmd_payload_is_read));
assign main_sdram_cas_allowed = main_sdram_tccdcon_ready;
assign main_sdram_twtrcon_valid = ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_write);
assign main_sdram_read_available = ((((((((main_sdram_bankmachine0_cmd_valid & main_sdram_bankmachine0_cmd_payload_is_read) | (main_sdram_bankmachine1_cmd_valid & main_sdram_bankmachine1_cmd_payload_is_read)) | (main_sdram_bankmachine2_cmd_valid & main_sdram_bankmachine2_cmd_payload_is_read)) | (main_sdram_bankmachine3_cmd_valid & main_sdram_bankmachine3_cmd_payload_is_read)) | (main_sdram_bankmachine4_cmd_valid & main_sdram_bankmachine4_cmd_payload_is_read)) | (main_sdram_bankmachine5_cmd_valid & main_sdram_bankmachine5_cmd_payload_is_read)) | (main_sdram_bankmachine6_cmd_valid & main_sdram_bankmachine6_cmd_payload_is_read)) | (main_sdram_bankmachine7_cmd_valid & main_sdram_bankmachine7_cmd_payload_is_read));
assign main_sdram_write_available = ((((((((main_sdram_bankmachine0_cmd_valid & main_sdram_bankmachine0_cmd_payload_is_write) | (main_sdram_bankmachine1_cmd_valid & main_sdram_bankmachine1_cmd_payload_is_write)) | (main_sdram_bankmachine2_cmd_valid & main_sdram_bankmachine2_cmd_payload_is_write)) | (main_sdram_bankmachine3_cmd_valid & main_sdram_bankmachine3_cmd_payload_is_write)) | (main_sdram_bankmachine4_cmd_valid & main_sdram_bankmachine4_cmd_payload_is_write)) | (main_sdram_bankmachine5_cmd_valid & main_sdram_bankmachine5_cmd_payload_is_write)) | (main_sdram_bankmachine6_cmd_valid & main_sdram_bankmachine6_cmd_payload_is_write)) | (main_sdram_bankmachine7_cmd_valid & main_sdram_bankmachine7_cmd_payload_is_write));
assign main_sdram_max_time0 = (main_sdram_time0 == 1'd0);
assign main_sdram_max_time1 = (main_sdram_time1 == 1'd0);
assign main_sdram_bankmachine0_refresh_req = main_sdram_cmd_valid;
assign main_sdram_bankmachine1_refresh_req = main_sdram_cmd_valid;
assign main_sdram_bankmachine2_refresh_req = main_sdram_cmd_valid;
assign main_sdram_bankmachine3_refresh_req = main_sdram_cmd_valid;
assign main_sdram_bankmachine4_refresh_req = main_sdram_cmd_valid;
assign main_sdram_bankmachine5_refresh_req = main_sdram_cmd_valid;
assign main_sdram_bankmachine6_refresh_req = main_sdram_cmd_valid;
assign main_sdram_bankmachine7_refresh_req = main_sdram_cmd_valid;
assign main_sdram_go_to_refresh = (((((((main_sdram_bankmachine0_refresh_gnt & main_sdram_bankmachine1_refresh_gnt) & main_sdram_bankmachine2_refresh_gnt) & main_sdram_bankmachine3_refresh_gnt) & main_sdram_bankmachine4_refresh_gnt) & main_sdram_bankmachine5_refresh_gnt) & main_sdram_bankmachine6_refresh_gnt) & main_sdram_bankmachine7_refresh_gnt);
assign main_sdram_interface_rdata = {main_sdram_dfi_p3_rddata, main_sdram_dfi_p2_rddata, main_sdram_dfi_p1_rddata, main_sdram_dfi_p0_rddata};
assign {main_sdram_dfi_p3_wrdata, main_sdram_dfi_p2_wrdata, main_sdram_dfi_p1_wrdata, main_sdram_dfi_p0_wrdata} = main_sdram_interface_wdata;
assign {main_sdram_dfi_p3_wrdata_mask, main_sdram_dfi_p2_wrdata_mask, main_sdram_dfi_p1_wrdata_mask, main_sdram_dfi_p0_wrdata_mask} = (~main_sdram_interface_wdata_we);
always @(*) begin
    main_sdram_choose_cmd_valids <= 8'd0;
    main_sdram_choose_cmd_valids[0] <= (main_sdram_bankmachine0_cmd_valid & (((main_sdram_bankmachine0_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine0_cmd_payload_ras & (~main_sdram_bankmachine0_cmd_payload_cas)) & (~main_sdram_bankmachine0_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine0_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine0_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
    main_sdram_choose_cmd_valids[1] <= (main_sdram_bankmachine1_cmd_valid & (((main_sdram_bankmachine1_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine1_cmd_payload_ras & (~main_sdram_bankmachine1_cmd_payload_cas)) & (~main_sdram_bankmachine1_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine1_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine1_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
    main_sdram_choose_cmd_valids[2] <= (main_sdram_bankmachine2_cmd_valid & (((main_sdram_bankmachine2_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine2_cmd_payload_ras & (~main_sdram_bankmachine2_cmd_payload_cas)) & (~main_sdram_bankmachine2_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine2_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine2_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
    main_sdram_choose_cmd_valids[3] <= (main_sdram_bankmachine3_cmd_valid & (((main_sdram_bankmachine3_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine3_cmd_payload_ras & (~main_sdram_bankmachine3_cmd_payload_cas)) & (~main_sdram_bankmachine3_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine3_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine3_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
    main_sdram_choose_cmd_valids[4] <= (main_sdram_bankmachine4_cmd_valid & (((main_sdram_bankmachine4_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine4_cmd_payload_ras & (~main_sdram_bankmachine4_cmd_payload_cas)) & (~main_sdram_bankmachine4_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine4_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine4_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
    main_sdram_choose_cmd_valids[5] <= (main_sdram_bankmachine5_cmd_valid & (((main_sdram_bankmachine5_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine5_cmd_payload_ras & (~main_sdram_bankmachine5_cmd_payload_cas)) & (~main_sdram_bankmachine5_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine5_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine5_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
    main_sdram_choose_cmd_valids[6] <= (main_sdram_bankmachine6_cmd_valid & (((main_sdram_bankmachine6_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine6_cmd_payload_ras & (~main_sdram_bankmachine6_cmd_payload_cas)) & (~main_sdram_bankmachine6_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine6_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine6_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
    main_sdram_choose_cmd_valids[7] <= (main_sdram_bankmachine7_cmd_valid & (((main_sdram_bankmachine7_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine7_cmd_payload_ras & (~main_sdram_bankmachine7_cmd_payload_cas)) & (~main_sdram_bankmachine7_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine7_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine7_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
end
assign main_sdram_choose_cmd_request = main_sdram_choose_cmd_valids;
assign main_sdram_choose_cmd_cmd_valid = builder_rhs_self8;
assign main_sdram_choose_cmd_cmd_payload_a = builder_rhs_self9;
assign main_sdram_choose_cmd_cmd_payload_ba = builder_rhs_self10;
assign main_sdram_choose_cmd_cmd_payload_is_read = builder_rhs_self11;
assign main_sdram_choose_cmd_cmd_payload_is_write = builder_rhs_self12;
assign main_sdram_choose_cmd_cmd_payload_is_cmd = builder_rhs_self13;
always @(*) begin
    main_sdram_choose_cmd_cmd_payload_cas <= 1'd0;
    if (main_sdram_choose_cmd_cmd_valid) begin
        main_sdram_choose_cmd_cmd_payload_cas <= builder_t_self0;
    end
end
always @(*) begin
    main_sdram_choose_cmd_cmd_payload_ras <= 1'd0;
    if (main_sdram_choose_cmd_cmd_valid) begin
        main_sdram_choose_cmd_cmd_payload_ras <= builder_t_self1;
    end
end
always @(*) begin
    main_sdram_choose_cmd_cmd_payload_we <= 1'd0;
    if (main_sdram_choose_cmd_cmd_valid) begin
        main_sdram_choose_cmd_cmd_payload_we <= builder_t_self2;
    end
end
assign main_sdram_choose_cmd_ce = (main_sdram_choose_cmd_cmd_ready | (~main_sdram_choose_cmd_cmd_valid));
always @(*) begin
    main_sdram_choose_req_valids <= 8'd0;
    main_sdram_choose_req_valids[0] <= (main_sdram_bankmachine0_cmd_valid & (((main_sdram_bankmachine0_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine0_cmd_payload_ras & (~main_sdram_bankmachine0_cmd_payload_cas)) & (~main_sdram_bankmachine0_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine0_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine0_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
    main_sdram_choose_req_valids[1] <= (main_sdram_bankmachine1_cmd_valid & (((main_sdram_bankmachine1_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine1_cmd_payload_ras & (~main_sdram_bankmachine1_cmd_payload_cas)) & (~main_sdram_bankmachine1_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine1_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine1_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
    main_sdram_choose_req_valids[2] <= (main_sdram_bankmachine2_cmd_valid & (((main_sdram_bankmachine2_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine2_cmd_payload_ras & (~main_sdram_bankmachine2_cmd_payload_cas)) & (~main_sdram_bankmachine2_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine2_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine2_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
    main_sdram_choose_req_valids[3] <= (main_sdram_bankmachine3_cmd_valid & (((main_sdram_bankmachine3_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine3_cmd_payload_ras & (~main_sdram_bankmachine3_cmd_payload_cas)) & (~main_sdram_bankmachine3_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine3_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine3_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
    main_sdram_choose_req_valids[4] <= (main_sdram_bankmachine4_cmd_valid & (((main_sdram_bankmachine4_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine4_cmd_payload_ras & (~main_sdram_bankmachine4_cmd_payload_cas)) & (~main_sdram_bankmachine4_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine4_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine4_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
    main_sdram_choose_req_valids[5] <= (main_sdram_bankmachine5_cmd_valid & (((main_sdram_bankmachine5_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine5_cmd_payload_ras & (~main_sdram_bankmachine5_cmd_payload_cas)) & (~main_sdram_bankmachine5_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine5_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine5_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
    main_sdram_choose_req_valids[6] <= (main_sdram_bankmachine6_cmd_valid & (((main_sdram_bankmachine6_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine6_cmd_payload_ras & (~main_sdram_bankmachine6_cmd_payload_cas)) & (~main_sdram_bankmachine6_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine6_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine6_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
    main_sdram_choose_req_valids[7] <= (main_sdram_bankmachine7_cmd_valid & (((main_sdram_bankmachine7_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine7_cmd_payload_ras & (~main_sdram_bankmachine7_cmd_payload_cas)) & (~main_sdram_bankmachine7_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine7_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine7_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
end
assign main_sdram_choose_req_request = main_sdram_choose_req_valids;
assign main_sdram_choose_req_cmd_valid = builder_rhs_self14;
assign main_sdram_choose_req_cmd_payload_a = builder_rhs_self15;
assign main_sdram_choose_req_cmd_payload_ba = builder_rhs_self16;
assign main_sdram_choose_req_cmd_payload_is_read = builder_rhs_self17;
assign main_sdram_choose_req_cmd_payload_is_write = builder_rhs_self18;
assign main_sdram_choose_req_cmd_payload_is_cmd = builder_rhs_self19;
always @(*) begin
    main_sdram_choose_req_cmd_payload_cas <= 1'd0;
    if (main_sdram_choose_req_cmd_valid) begin
        main_sdram_choose_req_cmd_payload_cas <= builder_t_self3;
    end
end
always @(*) begin
    main_sdram_choose_req_cmd_payload_ras <= 1'd0;
    if (main_sdram_choose_req_cmd_valid) begin
        main_sdram_choose_req_cmd_payload_ras <= builder_t_self4;
    end
end
always @(*) begin
    main_sdram_choose_req_cmd_payload_we <= 1'd0;
    if (main_sdram_choose_req_cmd_valid) begin
        main_sdram_choose_req_cmd_payload_we <= builder_t_self5;
    end
end
always @(*) begin
    main_sdram_bankmachine0_cmd_ready <= 1'd0;
    if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 1'd0))) begin
        main_sdram_bankmachine0_cmd_ready <= 1'd1;
    end
    if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 1'd0))) begin
        main_sdram_bankmachine0_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_sdram_bankmachine1_cmd_ready <= 1'd0;
    if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 1'd1))) begin
        main_sdram_bankmachine1_cmd_ready <= 1'd1;
    end
    if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 1'd1))) begin
        main_sdram_bankmachine1_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_sdram_bankmachine2_cmd_ready <= 1'd0;
    if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 2'd2))) begin
        main_sdram_bankmachine2_cmd_ready <= 1'd1;
    end
    if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 2'd2))) begin
        main_sdram_bankmachine2_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_sdram_bankmachine3_cmd_ready <= 1'd0;
    if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 2'd3))) begin
        main_sdram_bankmachine3_cmd_ready <= 1'd1;
    end
    if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 2'd3))) begin
        main_sdram_bankmachine3_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_sdram_bankmachine4_cmd_ready <= 1'd0;
    if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 3'd4))) begin
        main_sdram_bankmachine4_cmd_ready <= 1'd1;
    end
    if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 3'd4))) begin
        main_sdram_bankmachine4_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_sdram_bankmachine5_cmd_ready <= 1'd0;
    if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 3'd5))) begin
        main_sdram_bankmachine5_cmd_ready <= 1'd1;
    end
    if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 3'd5))) begin
        main_sdram_bankmachine5_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_sdram_bankmachine6_cmd_ready <= 1'd0;
    if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 3'd6))) begin
        main_sdram_bankmachine6_cmd_ready <= 1'd1;
    end
    if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 3'd6))) begin
        main_sdram_bankmachine6_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_sdram_bankmachine7_cmd_ready <= 1'd0;
    if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 3'd7))) begin
        main_sdram_bankmachine7_cmd_ready <= 1'd1;
    end
    if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 3'd7))) begin
        main_sdram_bankmachine7_cmd_ready <= 1'd1;
    end
end
assign main_sdram_choose_req_ce = (main_sdram_choose_req_cmd_ready | (~main_sdram_choose_req_cmd_valid));
assign main_sdram_dfi_p0_reset_n = 1'd1;
assign main_sdram_dfi_p0_cke = {1{main_sdram_steerer4}};
assign main_sdram_dfi_p0_odt = {1{main_sdram_steerer5}};
assign main_sdram_dfi_p1_reset_n = 1'd1;
assign main_sdram_dfi_p1_cke = {1{main_sdram_steerer6}};
assign main_sdram_dfi_p1_odt = {1{main_sdram_steerer7}};
assign main_sdram_dfi_p2_reset_n = 1'd1;
assign main_sdram_dfi_p2_cke = {1{main_sdram_steerer8}};
assign main_sdram_dfi_p2_odt = {1{main_sdram_steerer9}};
assign main_sdram_dfi_p3_reset_n = 1'd1;
assign main_sdram_dfi_p3_cke = {1{main_sdram_steerer10}};
assign main_sdram_dfi_p3_odt = {1{main_sdram_steerer11}};
assign main_sdram_tfawcon_count = ((((main_sdram_tfawcon_window[0] + main_sdram_tfawcon_window[1]) + main_sdram_tfawcon_window[2]) + main_sdram_tfawcon_window[3]) + main_sdram_tfawcon_window[4]);
always @(*) begin
    builder_multiplexer_next_state <= 4'd0;
    main_sdram_choose_cmd_cmd_ready <= 1'd0;
    main_sdram_choose_cmd_want_activates <= 1'd0;
    main_sdram_choose_req_cmd_ready <= 1'd0;
    main_sdram_choose_req_want_reads <= 1'd0;
    main_sdram_choose_req_want_writes <= 1'd0;
    main_sdram_cmd_ready <= 1'd0;
    main_sdram_en0 <= 1'd0;
    main_sdram_en1 <= 1'd0;
    main_sdram_steerer0 <= 2'd0;
    main_sdram_steerer1 <= 2'd0;
    main_sdram_steerer2 <= 2'd0;
    main_sdram_steerer3 <= 2'd0;
    builder_multiplexer_next_state <= builder_multiplexer_state;
    case (builder_multiplexer_state)
        1'd1: begin
            main_sdram_en1 <= 1'd1;
            main_sdram_choose_req_want_writes <= 1'd1;
            if (1'd0) begin
                main_sdram_choose_req_cmd_ready <= (main_sdram_cas_allowed & ((~((main_sdram_choose_req_cmd_payload_ras & (~main_sdram_choose_req_cmd_payload_cas)) & (~main_sdram_choose_req_cmd_payload_we))) | main_sdram_ras_allowed));
            end else begin
                main_sdram_choose_cmd_want_activates <= main_sdram_ras_allowed;
                main_sdram_choose_cmd_cmd_ready <= ((~((main_sdram_choose_cmd_cmd_payload_ras & (~main_sdram_choose_cmd_cmd_payload_cas)) & (~main_sdram_choose_cmd_cmd_payload_we))) | main_sdram_ras_allowed);
                main_sdram_choose_req_cmd_ready <= main_sdram_cas_allowed;
            end
            main_sdram_steerer0 <= 1'd0;
            if ((main_a7ddrphy_wrphase_storage == 1'd0)) begin
                main_sdram_steerer0 <= 2'd2;
            end
            if ((main_sdram_rdphase == 1'd0)) begin
                main_sdram_steerer0 <= 1'd1;
            end
            main_sdram_steerer1 <= 1'd0;
            if ((main_a7ddrphy_wrphase_storage == 1'd1)) begin
                main_sdram_steerer1 <= 2'd2;
            end
            if ((main_sdram_rdphase == 1'd1)) begin
                main_sdram_steerer1 <= 1'd1;
            end
            main_sdram_steerer2 <= 1'd0;
            if ((main_a7ddrphy_wrphase_storage == 2'd2)) begin
                main_sdram_steerer2 <= 2'd2;
            end
            if ((main_sdram_rdphase == 2'd2)) begin
                main_sdram_steerer2 <= 1'd1;
            end
            main_sdram_steerer3 <= 1'd0;
            if ((main_a7ddrphy_wrphase_storage == 2'd3)) begin
                main_sdram_steerer3 <= 2'd2;
            end
            if ((main_sdram_rdphase == 2'd3)) begin
                main_sdram_steerer3 <= 1'd1;
            end
            if (main_sdram_read_available) begin
                if (((~main_sdram_write_available) | main_sdram_max_time1)) begin
                    builder_multiplexer_next_state <= 2'd3;
                end
            end
            if (main_sdram_go_to_refresh) begin
                builder_multiplexer_next_state <= 2'd2;
            end
        end
        2'd2: begin
            main_sdram_steerer0 <= 2'd3;
            main_sdram_cmd_ready <= 1'd1;
            if (main_sdram_cmd_last) begin
                builder_multiplexer_next_state <= 1'd0;
            end
        end
        2'd3: begin
            if (main_sdram_twtrcon_ready) begin
                builder_multiplexer_next_state <= 1'd0;
            end
        end
        3'd4: begin
            builder_multiplexer_next_state <= 3'd5;
        end
        3'd5: begin
            builder_multiplexer_next_state <= 3'd6;
        end
        3'd6: begin
            builder_multiplexer_next_state <= 3'd7;
        end
        3'd7: begin
            builder_multiplexer_next_state <= 4'd8;
        end
        4'd8: begin
            builder_multiplexer_next_state <= 4'd9;
        end
        4'd9: begin
            builder_multiplexer_next_state <= 4'd10;
        end
        4'd10: begin
            builder_multiplexer_next_state <= 1'd1;
        end
        default: begin
            main_sdram_en0 <= 1'd1;
            main_sdram_choose_req_want_reads <= 1'd1;
            if (1'd0) begin
                main_sdram_choose_req_cmd_ready <= (main_sdram_cas_allowed & ((~((main_sdram_choose_req_cmd_payload_ras & (~main_sdram_choose_req_cmd_payload_cas)) & (~main_sdram_choose_req_cmd_payload_we))) | main_sdram_ras_allowed));
            end else begin
                main_sdram_choose_cmd_want_activates <= main_sdram_ras_allowed;
                main_sdram_choose_cmd_cmd_ready <= ((~((main_sdram_choose_cmd_cmd_payload_ras & (~main_sdram_choose_cmd_cmd_payload_cas)) & (~main_sdram_choose_cmd_cmd_payload_we))) | main_sdram_ras_allowed);
                main_sdram_choose_req_cmd_ready <= main_sdram_cas_allowed;
            end
            main_sdram_steerer0 <= 1'd0;
            if ((main_a7ddrphy_rdphase_storage == 1'd0)) begin
                main_sdram_steerer0 <= 2'd2;
            end
            if ((main_sdram_nphases == 1'd0)) begin
                main_sdram_steerer0 <= 1'd1;
            end
            main_sdram_steerer1 <= 1'd0;
            if ((main_a7ddrphy_rdphase_storage == 1'd1)) begin
                main_sdram_steerer1 <= 2'd2;
            end
            if ((main_sdram_nphases == 1'd1)) begin
                main_sdram_steerer1 <= 1'd1;
            end
            main_sdram_steerer2 <= 1'd0;
            if ((main_a7ddrphy_rdphase_storage == 2'd2)) begin
                main_sdram_steerer2 <= 2'd2;
            end
            if ((main_sdram_nphases == 2'd2)) begin
                main_sdram_steerer2 <= 1'd1;
            end
            main_sdram_steerer3 <= 1'd0;
            if ((main_a7ddrphy_rdphase_storage == 2'd3)) begin
                main_sdram_steerer3 <= 2'd2;
            end
            if ((main_sdram_nphases == 2'd3)) begin
                main_sdram_steerer3 <= 1'd1;
            end
            if (main_sdram_write_available) begin
                if (((~main_sdram_read_available) | main_sdram_max_time0)) begin
                    builder_multiplexer_next_state <= 3'd4;
                end
            end
            if (main_sdram_go_to_refresh) begin
                builder_multiplexer_next_state <= 2'd2;
            end
        end
    endcase
end
assign builder_roundrobin0_request = {(((main_litedramcrossbar_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_locked1 | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd1))))) & main_litedramcrossbar_cmd_valid), (((main_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_locked0 | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_roundrobin0_ce = ((~main_sdram_interface_bank0_valid) & (~main_sdram_interface_bank0_lock));
assign main_sdram_interface_bank0_addr = builder_rhs_self20;
assign main_sdram_interface_bank0_we = builder_rhs_self21;
assign main_sdram_interface_bank0_valid = builder_rhs_self22;
assign builder_roundrobin1_request = {(((main_litedramcrossbar_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_locked3 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd1))))) & main_litedramcrossbar_cmd_valid), (((main_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_locked2 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_roundrobin1_ce = ((~main_sdram_interface_bank1_valid) & (~main_sdram_interface_bank1_lock));
assign main_sdram_interface_bank1_addr = builder_rhs_self23;
assign main_sdram_interface_bank1_we = builder_rhs_self24;
assign main_sdram_interface_bank1_valid = builder_rhs_self25;
assign builder_roundrobin2_request = {(((main_litedramcrossbar_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_locked5 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd1))))) & main_litedramcrossbar_cmd_valid), (((main_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_locked4 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_roundrobin2_ce = ((~main_sdram_interface_bank2_valid) & (~main_sdram_interface_bank2_lock));
assign main_sdram_interface_bank2_addr = builder_rhs_self26;
assign main_sdram_interface_bank2_we = builder_rhs_self27;
assign main_sdram_interface_bank2_valid = builder_rhs_self28;
assign builder_roundrobin3_request = {(((main_litedramcrossbar_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_locked7 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd1))))) & main_litedramcrossbar_cmd_valid), (((main_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_locked6 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_roundrobin3_ce = ((~main_sdram_interface_bank3_valid) & (~main_sdram_interface_bank3_lock));
assign main_sdram_interface_bank3_addr = builder_rhs_self29;
assign main_sdram_interface_bank3_we = builder_rhs_self30;
assign main_sdram_interface_bank3_valid = builder_rhs_self31;
assign builder_roundrobin4_request = {(((main_litedramcrossbar_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_locked9 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd1))))) & main_litedramcrossbar_cmd_valid), (((main_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_locked8 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_roundrobin4_ce = ((~main_sdram_interface_bank4_valid) & (~main_sdram_interface_bank4_lock));
assign main_sdram_interface_bank4_addr = builder_rhs_self32;
assign main_sdram_interface_bank4_we = builder_rhs_self33;
assign main_sdram_interface_bank4_valid = builder_rhs_self34;
assign builder_roundrobin5_request = {(((main_litedramcrossbar_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_locked11 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd1))))) & main_litedramcrossbar_cmd_valid), (((main_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_locked10 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_roundrobin5_ce = ((~main_sdram_interface_bank5_valid) & (~main_sdram_interface_bank5_lock));
assign main_sdram_interface_bank5_addr = builder_rhs_self35;
assign main_sdram_interface_bank5_we = builder_rhs_self36;
assign main_sdram_interface_bank5_valid = builder_rhs_self37;
assign builder_roundrobin6_request = {(((main_litedramcrossbar_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_locked13 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd1))))) & main_litedramcrossbar_cmd_valid), (((main_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_locked12 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_roundrobin6_ce = ((~main_sdram_interface_bank6_valid) & (~main_sdram_interface_bank6_lock));
assign main_sdram_interface_bank6_addr = builder_rhs_self38;
assign main_sdram_interface_bank6_we = builder_rhs_self39;
assign main_sdram_interface_bank6_valid = builder_rhs_self40;
assign builder_roundrobin7_request = {(((main_litedramcrossbar_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_locked15 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd1))))) & main_litedramcrossbar_cmd_valid), (((main_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_locked14 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_roundrobin7_ce = ((~main_sdram_interface_bank7_valid) & (~main_sdram_interface_bank7_lock));
assign main_sdram_interface_bank7_addr = builder_rhs_self41;
assign main_sdram_interface_bank7_we = builder_rhs_self42;
assign main_sdram_interface_bank7_valid = builder_rhs_self43;
assign main_port_cmd_ready = ((((((((1'd0 | (((builder_roundrobin0_grant == 1'd0) & ((main_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_locked0 | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_sdram_interface_bank0_ready)) | (((builder_roundrobin1_grant == 1'd0) & ((main_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_locked2 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_sdram_interface_bank1_ready)) | (((builder_roundrobin2_grant == 1'd0) & ((main_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_locked4 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_sdram_interface_bank2_ready)) | (((builder_roundrobin3_grant == 1'd0) & ((main_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_locked6 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_sdram_interface_bank3_ready)) | (((builder_roundrobin4_grant == 1'd0) & ((main_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_locked8 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_sdram_interface_bank4_ready)) | (((builder_roundrobin5_grant == 1'd0) & ((main_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_locked10 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_sdram_interface_bank5_ready)) | (((builder_roundrobin6_grant == 1'd0) & ((main_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_locked12 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_sdram_interface_bank6_ready)) | (((builder_roundrobin7_grant == 1'd0) & ((main_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_locked14 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0)))))) & main_sdram_interface_bank7_ready));
assign main_litedramcrossbar_cmd_ready = ((((((((1'd0 | (((builder_roundrobin0_grant == 1'd1) & ((main_litedramcrossbar_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_locked1 | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd1)))))) & main_sdram_interface_bank0_ready)) | (((builder_roundrobin1_grant == 1'd1) & ((main_litedramcrossbar_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_locked3 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd1)))))) & main_sdram_interface_bank1_ready)) | (((builder_roundrobin2_grant == 1'd1) & ((main_litedramcrossbar_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_locked5 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd1)))))) & main_sdram_interface_bank2_ready)) | (((builder_roundrobin3_grant == 1'd1) & ((main_litedramcrossbar_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_locked7 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd1)))))) & main_sdram_interface_bank3_ready)) | (((builder_roundrobin4_grant == 1'd1) & ((main_litedramcrossbar_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_locked9 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd1)))))) & main_sdram_interface_bank4_ready)) | (((builder_roundrobin5_grant == 1'd1) & ((main_litedramcrossbar_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_locked11 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd1)))))) & main_sdram_interface_bank5_ready)) | (((builder_roundrobin6_grant == 1'd1) & ((main_litedramcrossbar_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_locked13 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd1)))))) & main_sdram_interface_bank6_ready)) | (((builder_roundrobin7_grant == 1'd1) & ((main_litedramcrossbar_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_locked15 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd1)))))) & main_sdram_interface_bank7_ready));
assign main_port_wdata_ready = builder_new_master_wdata_ready1;
assign main_litedramcrossbar_wdata_ready = builder_new_master_wdata_ready3;
assign main_port_rdata_valid = builder_new_master_rdata_valid8;
assign main_litedramcrossbar_rdata_valid = builder_new_master_rdata_valid17;
always @(*) begin
    main_sdram_interface_wdata <= 128'd0;
    main_sdram_interface_wdata_we <= 16'd0;
    case ({builder_new_master_wdata_ready3, builder_new_master_wdata_ready1})
        1'd1: begin
            main_sdram_interface_wdata <= main_port_wdata_payload_data;
            main_sdram_interface_wdata_we <= main_port_wdata_payload_we;
        end
        2'd2: begin
            main_sdram_interface_wdata <= main_litedramcrossbar_wdata_payload_data;
            main_sdram_interface_wdata_we <= main_litedramcrossbar_wdata_payload_we;
        end
        default: begin
            main_sdram_interface_wdata <= 1'd0;
            main_sdram_interface_wdata_we <= 1'd0;
        end
    endcase
end
assign main_port_rdata_payload_data = main_sdram_interface_rdata;
assign main_litedramcrossbar_rdata_payload_data = main_sdram_interface_rdata;
assign main_data_port_adr = main_wb_sdram_adr[10:2];
always @(*) begin
    main_data_port_dat_w <= 128'd0;
    main_data_port_we <= 16'd0;
    if (main_write_from_slave) begin
        main_data_port_dat_w <= main_interface_dat_r;
        main_data_port_we <= {16{1'd1}};
    end else begin
        main_data_port_dat_w <= {4{main_wb_sdram_dat_w}};
        if ((((main_wb_sdram_cyc & main_wb_sdram_stb) & main_wb_sdram_we) & main_wb_sdram_ack)) begin
            main_data_port_we <= {({4{(main_wb_sdram_adr[1:0] == 2'd3)}} & main_wb_sdram_sel), ({4{(main_wb_sdram_adr[1:0] == 2'd2)}} & main_wb_sdram_sel), ({4{(main_wb_sdram_adr[1:0] == 1'd1)}} & main_wb_sdram_sel), ({4{(main_wb_sdram_adr[1:0] == 1'd0)}} & main_wb_sdram_sel)};
        end
    end
end
assign main_interface_dat_w = main_data_port_dat_r;
assign main_interface_sel = 16'd65535;
always @(*) begin
    main_wb_sdram_dat_r <= 32'd0;
    case (main_adr_offset_r)
        1'd0: begin
            main_wb_sdram_dat_r <= main_data_port_dat_r[31:0];
        end
        1'd1: begin
            main_wb_sdram_dat_r <= main_data_port_dat_r[63:32];
        end
        2'd2: begin
            main_wb_sdram_dat_r <= main_data_port_dat_r[95:64];
        end
        default: begin
            main_wb_sdram_dat_r <= main_data_port_dat_r[127:96];
        end
    endcase
end
assign {main_tag_do_dirty, main_tag_do_tag} = main_tag_port_dat_r;
assign main_tag_port_dat_w = {main_tag_di_dirty, main_tag_di_tag};
assign main_tag_port_adr = main_wb_sdram_adr[10:2];
assign main_tag_di_tag = main_wb_sdram_adr[29:11];
assign main_interface_adr = {main_tag_do_tag, main_wb_sdram_adr[10:2]};
always @(*) begin
    builder_fullmemorywe_next_state <= 2'd0;
    main_interface_cyc <= 1'd0;
    main_interface_stb <= 1'd0;
    main_interface_we <= 1'd0;
    main_tag_di_dirty <= 1'd0;
    main_tag_port_we <= 1'd0;
    main_wb_sdram_ack <= 1'd0;
    main_word_clr <= 1'd0;
    main_word_inc <= 1'd0;
    main_write_from_slave <= 1'd0;
    builder_fullmemorywe_next_state <= builder_fullmemorywe_state;
    case (builder_fullmemorywe_state)
        1'd1: begin
            main_word_clr <= 1'd1;
            if ((main_tag_do_tag == main_wb_sdram_adr[29:11])) begin
                main_wb_sdram_ack <= 1'd1;
                if (main_wb_sdram_we) begin
                    main_tag_di_dirty <= 1'd1;
                    main_tag_port_we <= 1'd1;
                end
                builder_fullmemorywe_next_state <= 1'd0;
            end else begin
                if (main_tag_do_dirty) begin
                    builder_fullmemorywe_next_state <= 2'd2;
                end else begin
                    main_tag_port_we <= 1'd1;
                    main_word_clr <= 1'd1;
                    builder_fullmemorywe_next_state <= 2'd3;
                end
            end
        end
        2'd2: begin
            main_interface_stb <= 1'd1;
            main_interface_cyc <= 1'd1;
            main_interface_we <= 1'd1;
            if (main_interface_ack) begin
                main_word_inc <= 1'd1;
                if (1'd1) begin
                    main_tag_port_we <= 1'd1;
                    main_word_clr <= 1'd1;
                    builder_fullmemorywe_next_state <= 2'd3;
                end
            end
        end
        2'd3: begin
            main_interface_stb <= 1'd1;
            main_interface_cyc <= 1'd1;
            main_interface_we <= 1'd0;
            if (main_interface_ack) begin
                main_write_from_slave <= 1'd1;
                main_word_inc <= 1'd1;
                if (1'd1) begin
                    builder_fullmemorywe_next_state <= 1'd1;
                end else begin
                    builder_fullmemorywe_next_state <= 2'd3;
                end
            end
        end
        default: begin
            if ((main_wb_sdram_cyc & main_wb_sdram_stb)) begin
                builder_fullmemorywe_next_state <= 1'd1;
            end
        end
    endcase
end
assign main_port_cmd_payload_addr = (main_interface_adr - 27'd67108864);
assign main_port_cmd_payload_we = main_interface_we;
assign main_port_cmd_last = (~main_interface_we);
assign main_port_flush = (~main_interface_cyc);
always @(*) begin
    main_port_wdata_valid <= 1'd0;
    main_port_wdata_valid <= (main_interface_stb & main_interface_we);
    if (1'd1) begin
        if ((~main_is_ongoing)) begin
            main_port_wdata_valid <= 1'd0;
        end
    end
end
assign main_port_wdata_payload_data = main_interface_dat_w;
assign main_port_wdata_payload_we = main_interface_sel;
assign main_port_rdata_ready = 1'd1;
always @(*) begin
    builder_litedramwishbone2native_next_state <= 2'd0;
    main_aborted_litedramwishbone2native_next_value <= 1'd0;
    main_aborted_litedramwishbone2native_next_value_ce <= 1'd0;
    main_interface_ack <= 1'd0;
    main_interface_dat_r <= 128'd0;
    main_is_ongoing <= 1'd0;
    main_port_cmd_valid <= 1'd0;
    builder_litedramwishbone2native_next_state <= builder_litedramwishbone2native_state;
    case (builder_litedramwishbone2native_state)
        1'd1: begin
            main_is_ongoing <= 1'd1;
            main_aborted_litedramwishbone2native_next_value <= ((~main_interface_cyc) | main_aborted);
            main_aborted_litedramwishbone2native_next_value_ce <= 1'd1;
            if ((main_port_wdata_valid & main_port_wdata_ready)) begin
                main_interface_ack <= (main_interface_cyc & (~main_aborted));
                builder_litedramwishbone2native_next_state <= 1'd0;
            end
        end
        2'd2: begin
            main_aborted_litedramwishbone2native_next_value <= ((~main_interface_cyc) | main_aborted);
            main_aborted_litedramwishbone2native_next_value_ce <= 1'd1;
            if (main_port_rdata_valid) begin
                main_interface_ack <= (main_interface_cyc & (~main_aborted));
                main_interface_dat_r <= main_port_rdata_payload_data;
                builder_litedramwishbone2native_next_state <= 1'd0;
            end
        end
        default: begin
            main_port_cmd_valid <= (main_interface_cyc & main_interface_stb);
            if (((main_port_cmd_valid & main_port_cmd_ready) & main_interface_we)) begin
                builder_litedramwishbone2native_next_state <= 1'd1;
            end
            if (((main_port_cmd_valid & main_port_cmd_ready) & (~main_interface_we))) begin
                builder_litedramwishbone2native_next_state <= 2'd2;
            end
            main_aborted_litedramwishbone2native_next_value <= 1'd0;
            main_aborted_litedramwishbone2native_next_value_ce <= 1'd1;
        end
    endcase
end
assign main_leds_wait = (~main_leds_done);
always @(*) begin
    main_leds_leds <= 4'd0;
    if ((main_leds_mode == 1'd1)) begin
        main_leds_leds <= main_leds_storage;
    end else begin
        main_leds_leds <= main_leds_chaser;
    end
end
assign {user_led3, user_led2, user_led1, user_led0} = (main_leds_leds ^ 1'd0);
assign main_leds_done = (main_leds_count == 1'd0);
always @(*) begin
    main_buttons_eventsourceprocess0_trigger <= 1'd0;
    if (main_buttons_mode_storage[0]) begin
        main_buttons_eventsourceprocess0_trigger <= (main_buttons_status[0] ^ main_buttons_in_pads_n_d0);
    end else begin
        main_buttons_eventsourceprocess0_trigger <= (main_buttons_status[0] ^ main_buttons_edge_storage[0]);
    end
end
always @(*) begin
    main_buttons_eventsourceprocess1_trigger <= 1'd0;
    if (main_buttons_mode_storage[1]) begin
        main_buttons_eventsourceprocess1_trigger <= (main_buttons_status[1] ^ main_buttons_in_pads_n_d1);
    end else begin
        main_buttons_eventsourceprocess1_trigger <= (main_buttons_status[1] ^ main_buttons_edge_storage[1]);
    end
end
always @(*) begin
    main_buttons_eventsourceprocess2_trigger <= 1'd0;
    if (main_buttons_mode_storage[2]) begin
        main_buttons_eventsourceprocess2_trigger <= (main_buttons_status[2] ^ main_buttons_in_pads_n_d2);
    end else begin
        main_buttons_eventsourceprocess2_trigger <= (main_buttons_status[2] ^ main_buttons_edge_storage[2]);
    end
end
always @(*) begin
    main_buttons_eventsourceprocess3_trigger <= 1'd0;
    if (main_buttons_mode_storage[3]) begin
        main_buttons_eventsourceprocess3_trigger <= (main_buttons_status[3] ^ main_buttons_in_pads_n_d3);
    end else begin
        main_buttons_eventsourceprocess3_trigger <= (main_buttons_status[3] ^ main_buttons_edge_storage[3]);
    end
end
assign main_buttons_i00 = main_buttons_eventsourceprocess0_status;
assign main_buttons_i01 = main_buttons_eventsourceprocess0_pending;
always @(*) begin
    main_buttons_eventsourceprocess0_clear <= 1'd0;
    if ((main_buttons_pending_re & main_buttons_pending_r[0])) begin
        main_buttons_eventsourceprocess0_clear <= 1'd1;
    end
end
assign main_buttons_i10 = main_buttons_eventsourceprocess1_status;
assign main_buttons_i11 = main_buttons_eventsourceprocess1_pending;
always @(*) begin
    main_buttons_eventsourceprocess1_clear <= 1'd0;
    if ((main_buttons_pending_re & main_buttons_pending_r[1])) begin
        main_buttons_eventsourceprocess1_clear <= 1'd1;
    end
end
assign main_buttons_i20 = main_buttons_eventsourceprocess2_status;
assign main_buttons_i21 = main_buttons_eventsourceprocess2_pending;
always @(*) begin
    main_buttons_eventsourceprocess2_clear <= 1'd0;
    if ((main_buttons_pending_re & main_buttons_pending_r[2])) begin
        main_buttons_eventsourceprocess2_clear <= 1'd1;
    end
end
assign main_buttons_i30 = main_buttons_eventsourceprocess3_status;
assign main_buttons_i31 = main_buttons_eventsourceprocess3_pending;
always @(*) begin
    main_buttons_eventsourceprocess3_clear <= 1'd0;
    if ((main_buttons_pending_re & main_buttons_pending_r[3])) begin
        main_buttons_eventsourceprocess3_clear <= 1'd1;
    end
end
assign main_buttons_irq = ((((main_buttons_pending_status[0] & main_buttons_enable_storage[0]) | (main_buttons_pending_status[1] & main_buttons_enable_storage[1])) | (main_buttons_pending_status[2] & main_buttons_enable_storage[2])) | (main_buttons_pending_status[3] & main_buttons_enable_storage[3]));
assign main_buttons_eventsourceprocess0_status = main_buttons_eventsourceprocess0_trigger;
assign main_buttons_eventsourceprocess1_status = main_buttons_eventsourceprocess1_trigger;
assign main_buttons_eventsourceprocess2_status = main_buttons_eventsourceprocess2_trigger;
assign main_buttons_eventsourceprocess3_status = main_buttons_eventsourceprocess3_trigger;
assign main_gpiotristate0_oe = main_gpiotristate0_oe_storage;
assign main_gpiotristate0_o = main_gpiotristate0_out_storage;
always @(*) begin
    main_gpiotristate0_esp_trigger <= 1'd0;
    if (main_gpiotristate0_mode_storage) begin
        main_gpiotristate0_esp_trigger <= (main_gpiotristate0_status ^ main_gpiotristate0_in_pads_n_d);
    end else begin
        main_gpiotristate0_esp_trigger <= (main_gpiotristate0_status ^ main_gpiotristate0_edge_storage);
    end
end
assign main_gpiotristate0_eventmanager0_i00 = main_gpiotristate0_esp_status;
assign main_gpiotristate0_eventmanager0_i01 = main_gpiotristate0_esp_pending;
always @(*) begin
    main_gpiotristate0_esp_clear <= 1'd0;
    if ((main_gpiotristate0_eventmanager0_re & main_gpiotristate0_eventmanager0_r)) begin
        main_gpiotristate0_esp_clear <= 1'd1;
    end
end
assign main_gpiotristate0_irq = (main_gpiotristate0_eventmanager0_status & main_gpiotristate0_eventmanager0_storage);
assign main_gpiotristate0_esp_status = main_gpiotristate0_esp_trigger;
assign main_gpiotristate1_oe = main_gpiotristate1_oe_storage;
assign main_gpiotristate1_o = main_gpiotristate1_out_storage;
always @(*) begin
    main_gpiotristate1_gpiotristate1_trigger <= 1'd0;
    if (main_gpiotristate1_gpiotristate1_mode_storage) begin
        main_gpiotristate1_gpiotristate1_trigger <= (main_gpiotristate1_in_status ^ main_gpiotristate1_gpiotristate1_in_pads_n_d);
    end else begin
        main_gpiotristate1_gpiotristate1_trigger <= (main_gpiotristate1_in_status ^ main_gpiotristate1_gpiotristate1_edge_storage);
    end
end
assign main_gpiotristate1_gpiotristate1_i00 = main_gpiotristate1_gpiotristate1_status;
assign main_gpiotristate1_gpiotristate1_i01 = main_gpiotristate1_gpiotristate1_pending;
always @(*) begin
    main_gpiotristate1_gpiotristate1_clear <= 1'd0;
    if ((main_gpiotristate1_gpiotristate1_pending_re & main_gpiotristate1_gpiotristate1_pending_r)) begin
        main_gpiotristate1_gpiotristate1_clear <= 1'd1;
    end
end
assign main_gpiotristate1_gpiotristate1_irq = (main_gpiotristate1_gpiotristate1_pending_status & main_gpiotristate1_gpiotristate1_enable_storage);
assign main_gpiotristate1_gpiotristate1_status = main_gpiotristate1_gpiotristate1_trigger;
assign main_sink_ready = 1'd1;
assign main_vtg_reset = (~main_vtg_enable);
assign main_vtg_source_payload_de = (main_vtg_hactive & main_vtg_vactive);
always @(*) begin
    builder_clockdomainsrenamer_next_state <= 1'd0;
    main_vtg_hactive_clockdomainsrenamer_next_value0 <= 1'd0;
    main_vtg_hactive_clockdomainsrenamer_next_value_ce0 <= 1'd0;
    main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4 <= 12'd0;
    main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4 <= 1'd0;
    main_vtg_source_payload_hres_clockdomainsrenamer_next_value2 <= 12'd0;
    main_vtg_source_payload_hres_clockdomainsrenamer_next_value_ce2 <= 1'd0;
    main_vtg_source_payload_hsync_clockdomainsrenamer_next_value6 <= 1'd0;
    main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6 <= 1'd0;
    main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5 <= 12'd0;
    main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5 <= 1'd0;
    main_vtg_source_payload_vres_clockdomainsrenamer_next_value3 <= 12'd0;
    main_vtg_source_payload_vres_clockdomainsrenamer_next_value_ce3 <= 1'd0;
    main_vtg_source_payload_vsync_clockdomainsrenamer_next_value7 <= 1'd0;
    main_vtg_source_payload_vsync_clockdomainsrenamer_next_value_ce7 <= 1'd0;
    main_vtg_source_valid <= 1'd0;
    main_vtg_vactive_clockdomainsrenamer_next_value1 <= 1'd0;
    main_vtg_vactive_clockdomainsrenamer_next_value_ce1 <= 1'd0;
    builder_clockdomainsrenamer_next_state <= builder_clockdomainsrenamer_state;
    case (builder_clockdomainsrenamer_state)
        1'd1: begin
            main_vtg_source_valid <= 1'd1;
            if (main_vtg_source_ready) begin
                main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4 <= (main_vtg_source_payload_hcount + 1'd1);
                main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4 <= 1'd1;
                if ((main_vtg_source_payload_hcount == 1'd0)) begin
                    main_vtg_hactive_clockdomainsrenamer_next_value0 <= 1'd1;
                    main_vtg_hactive_clockdomainsrenamer_next_value_ce0 <= 1'd1;
                end
                if ((main_vtg_source_payload_hcount == main_vtg_hres)) begin
                    main_vtg_hactive_clockdomainsrenamer_next_value0 <= 1'd0;
                    main_vtg_hactive_clockdomainsrenamer_next_value_ce0 <= 1'd1;
                end
                if ((main_vtg_source_payload_hcount == main_vtg_hsync_start)) begin
                    main_vtg_source_payload_hsync_clockdomainsrenamer_next_value6 <= 1'd1;
                    main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6 <= 1'd1;
                end
                if ((main_vtg_source_payload_hcount == main_vtg_hsync_end)) begin
                    main_vtg_source_payload_hsync_clockdomainsrenamer_next_value6 <= 1'd0;
                    main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6 <= 1'd1;
                end
                if ((main_vtg_source_payload_hcount == main_vtg_hscan)) begin
                    main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4 <= 1'd0;
                    main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4 <= 1'd1;
                end
                if ((main_vtg_source_payload_hcount == main_vtg_hsync_start)) begin
                    main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5 <= (main_vtg_source_payload_vcount + 1'd1);
                    main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5 <= 1'd1;
                    if ((main_vtg_source_payload_vcount == 1'd0)) begin
                        main_vtg_vactive_clockdomainsrenamer_next_value1 <= 1'd1;
                        main_vtg_vactive_clockdomainsrenamer_next_value_ce1 <= 1'd1;
                    end
                    if ((main_vtg_source_payload_vcount == main_vtg_vres)) begin
                        main_vtg_vactive_clockdomainsrenamer_next_value1 <= 1'd0;
                        main_vtg_vactive_clockdomainsrenamer_next_value_ce1 <= 1'd1;
                    end
                    if ((main_vtg_source_payload_vcount == main_vtg_vsync_start)) begin
                        main_vtg_source_payload_vsync_clockdomainsrenamer_next_value7 <= 1'd1;
                        main_vtg_source_payload_vsync_clockdomainsrenamer_next_value_ce7 <= 1'd1;
                    end
                    if ((main_vtg_source_payload_vcount == main_vtg_vsync_end)) begin
                        main_vtg_source_payload_vsync_clockdomainsrenamer_next_value7 <= 1'd0;
                        main_vtg_source_payload_vsync_clockdomainsrenamer_next_value_ce7 <= 1'd1;
                    end
                    if ((main_vtg_source_payload_vcount == main_vtg_vscan)) begin
                        main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5 <= 1'd0;
                        main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5 <= 1'd1;
                    end
                end
            end
        end
        default: begin
            main_vtg_hactive_clockdomainsrenamer_next_value0 <= 1'd0;
            main_vtg_hactive_clockdomainsrenamer_next_value_ce0 <= 1'd1;
            main_vtg_vactive_clockdomainsrenamer_next_value1 <= 1'd0;
            main_vtg_vactive_clockdomainsrenamer_next_value_ce1 <= 1'd1;
            main_vtg_source_payload_hres_clockdomainsrenamer_next_value2 <= main_vtg_hres;
            main_vtg_source_payload_hres_clockdomainsrenamer_next_value_ce2 <= 1'd1;
            main_vtg_source_payload_vres_clockdomainsrenamer_next_value3 <= main_vtg_vres;
            main_vtg_source_payload_vres_clockdomainsrenamer_next_value_ce3 <= 1'd1;
            main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4 <= 1'd0;
            main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4 <= 1'd1;
            main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5 <= 1'd0;
            main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5 <= 1'd1;
            builder_clockdomainsrenamer_next_state <= 1'd1;
        end
    endcase
end
assign main_vfb_conv_converter_sink_valid = main_vfb_dma_source_source_valid;
assign main_vfb_dma_source_source_ready = main_vfb_conv_converter_sink_ready;
assign main_vfb_conv_converter_sink_first = main_vfb_dma_source_source_first;
assign main_vfb_conv_converter_sink_last = main_vfb_dma_source_source_last;
assign main_vfb_conv_converter_sink_payload_data = main_vfb_dma_source_source_payload_data;
assign main_vfb_cdc_sink_sink_valid = main_vfb_conv_source_source_valid;
assign main_vfb_conv_source_source_ready = main_vfb_cdc_sink_sink_ready;
assign main_vfb_cdc_sink_sink_first = main_vfb_conv_source_source_first;
assign main_vfb_cdc_sink_sink_last = main_vfb_conv_source_source_last;
assign main_vfb_cdc_sink_sink_payload_data = main_vfb_conv_source_source_payload_data;
assign main_vfb_source_payload_r = main_vfb_cdc_source_source_payload_data[7:0];
assign main_vfb_source_payload_g = main_vfb_cdc_source_source_payload_data[15:8];
assign main_vfb_source_payload_b = main_vfb_cdc_source_source_payload_data[23:16];
assign main_vfb_underflow = (~main_vfb_source_valid);
assign main_litedramcrossbar_cmd_payload_we = 1'd0;
assign main_litedramcrossbar_cmd_payload_addr = main_vfb_dma_sink_sink_payload_address;
assign main_litedramcrossbar_cmd_last = main_vfb_dma_sink_sink_last;
assign main_litedramcrossbar_cmd_valid = ((main_vfb_dma_enable & main_vfb_dma_sink_sink_valid) & main_vfb_dma_res_fifo_sink_ready);
assign main_vfb_dma_sink_sink_ready = ((main_vfb_dma_enable & main_litedramcrossbar_cmd_ready) & main_vfb_dma_res_fifo_sink_ready);
assign main_vfb_dma_res_fifo_sink_valid = (main_litedramcrossbar_cmd_valid & main_litedramcrossbar_cmd_ready);
assign main_vfb_dma_res_fifo_sink_last = main_litedramcrossbar_cmd_last;
assign main_vfb_dma_fifo_sink_valid = main_litedramcrossbar_rdata_valid;
assign main_litedramcrossbar_rdata_ready = main_vfb_dma_fifo_sink_ready;
assign main_vfb_dma_fifo_sink_first = main_litedramcrossbar_rdata_first;
assign main_vfb_dma_fifo_sink_last = main_litedramcrossbar_rdata_last;
assign main_vfb_dma_fifo_sink_payload_data = main_litedramcrossbar_rdata_payload_data;
assign main_vfb_dma_source_source_first = main_vfb_dma_fifo_source_first;
assign main_vfb_dma_source_source_payload_data = main_vfb_dma_fifo_source_payload_data;
always @(*) begin
    main_vfb_dma_source_source_last <= 1'd0;
    main_vfb_dma_source_source_valid <= 1'd0;
    if (main_vfb_dma_res_fifo_source_valid) begin
        main_vfb_dma_source_source_valid <= main_vfb_dma_fifo_source_valid;
        main_vfb_dma_source_source_last <= main_vfb_dma_res_fifo_source_last;
    end
end
assign main_vfb_dma_fifo_source_ready = (main_vfb_dma_source_source_ready | (~main_vfb_dma_enable));
assign main_vfb_dma_res_fifo_source_ready = (main_vfb_dma_fifo_source_valid & main_vfb_dma_fifo_source_ready);
assign main_vfb_dma_enable = main_vfb_litedramdmareader_enable_storage;
assign main_vfb_litedramdmareader_base = main_vfb_litedramdmareader_base_storage[31:4];
assign main_vfb_litedramdmareader_length = main_vfb_litedramdmareader_length_storage[31:4];
assign main_vfb_litedramdmareader_offset_status = main_vfb_litedramdmareader_offset;
assign main_vfb_litedramdmareader_reset = (~main_vfb_litedramdmareader_enable_storage);
assign main_vfb_dma_res_fifo_syncfifo_din = {main_vfb_dma_res_fifo_fifo_in_last, main_vfb_dma_res_fifo_fifo_in_first, main_vfb_dma_res_fifo_fifo_in_payload_dummy};
assign {main_vfb_dma_res_fifo_fifo_out_last, main_vfb_dma_res_fifo_fifo_out_first, main_vfb_dma_res_fifo_fifo_out_payload_dummy} = main_vfb_dma_res_fifo_syncfifo_dout;
assign main_vfb_dma_res_fifo_sink_ready = main_vfb_dma_res_fifo_syncfifo_writable;
assign main_vfb_dma_res_fifo_syncfifo_we = main_vfb_dma_res_fifo_sink_valid;
assign main_vfb_dma_res_fifo_fifo_in_first = main_vfb_dma_res_fifo_sink_first;
assign main_vfb_dma_res_fifo_fifo_in_last = main_vfb_dma_res_fifo_sink_last;
assign main_vfb_dma_res_fifo_fifo_in_payload_dummy = main_vfb_dma_res_fifo_sink_payload_dummy;
assign main_vfb_dma_res_fifo_source_valid = main_vfb_dma_res_fifo_syncfifo_readable;
assign main_vfb_dma_res_fifo_source_first = main_vfb_dma_res_fifo_fifo_out_first;
assign main_vfb_dma_res_fifo_source_last = main_vfb_dma_res_fifo_fifo_out_last;
assign main_vfb_dma_res_fifo_source_payload_dummy = main_vfb_dma_res_fifo_fifo_out_payload_dummy;
assign main_vfb_dma_res_fifo_syncfifo_re = main_vfb_dma_res_fifo_source_ready;
always @(*) begin
    main_vfb_dma_res_fifo_wrport_adr <= 12'd0;
    if (main_vfb_dma_res_fifo_replace) begin
        main_vfb_dma_res_fifo_wrport_adr <= (main_vfb_dma_res_fifo_produce - 1'd1);
    end else begin
        main_vfb_dma_res_fifo_wrport_adr <= main_vfb_dma_res_fifo_produce;
    end
end
assign main_vfb_dma_res_fifo_wrport_dat_w = main_vfb_dma_res_fifo_syncfifo_din;
assign main_vfb_dma_res_fifo_wrport_we = (main_vfb_dma_res_fifo_syncfifo_we & (main_vfb_dma_res_fifo_syncfifo_writable | main_vfb_dma_res_fifo_replace));
assign main_vfb_dma_res_fifo_do_read = (main_vfb_dma_res_fifo_syncfifo_readable & main_vfb_dma_res_fifo_syncfifo_re);
assign main_vfb_dma_res_fifo_rdport_adr = main_vfb_dma_res_fifo_consume;
assign main_vfb_dma_res_fifo_syncfifo_dout = main_vfb_dma_res_fifo_rdport_dat_r;
assign main_vfb_dma_res_fifo_syncfifo_writable = (main_vfb_dma_res_fifo_level != 13'd4096);
assign main_vfb_dma_res_fifo_syncfifo_readable = (main_vfb_dma_res_fifo_level != 1'd0);
assign main_vfb_dma_fifo_syncfifo_din = {main_vfb_dma_fifo_fifo_in_last, main_vfb_dma_fifo_fifo_in_first, main_vfb_dma_fifo_fifo_in_payload_data};
assign {main_vfb_dma_fifo_fifo_out_last, main_vfb_dma_fifo_fifo_out_first, main_vfb_dma_fifo_fifo_out_payload_data} = main_vfb_dma_fifo_syncfifo_dout;
assign main_vfb_dma_fifo_sink_ready = main_vfb_dma_fifo_syncfifo_writable;
assign main_vfb_dma_fifo_syncfifo_we = main_vfb_dma_fifo_sink_valid;
assign main_vfb_dma_fifo_fifo_in_first = main_vfb_dma_fifo_sink_first;
assign main_vfb_dma_fifo_fifo_in_last = main_vfb_dma_fifo_sink_last;
assign main_vfb_dma_fifo_fifo_in_payload_data = main_vfb_dma_fifo_sink_payload_data;
assign main_vfb_dma_fifo_source_valid = main_vfb_dma_fifo_readable;
assign main_vfb_dma_fifo_source_first = main_vfb_dma_fifo_fifo_out_first;
assign main_vfb_dma_fifo_source_last = main_vfb_dma_fifo_fifo_out_last;
assign main_vfb_dma_fifo_source_payload_data = main_vfb_dma_fifo_fifo_out_payload_data;
assign main_vfb_dma_fifo_re = main_vfb_dma_fifo_source_ready;
assign main_vfb_dma_fifo_syncfifo_re = (main_vfb_dma_fifo_syncfifo_readable & ((~main_vfb_dma_fifo_readable) | main_vfb_dma_fifo_re));
assign main_vfb_dma_fifo_level1 = (main_vfb_dma_fifo_level0 + main_vfb_dma_fifo_readable);
always @(*) begin
    main_vfb_dma_fifo_wrport_adr <= 12'd0;
    if (main_vfb_dma_fifo_replace) begin
        main_vfb_dma_fifo_wrport_adr <= (main_vfb_dma_fifo_produce - 1'd1);
    end else begin
        main_vfb_dma_fifo_wrport_adr <= main_vfb_dma_fifo_produce;
    end
end
assign main_vfb_dma_fifo_wrport_dat_w = main_vfb_dma_fifo_syncfifo_din;
assign main_vfb_dma_fifo_wrport_we = (main_vfb_dma_fifo_syncfifo_we & (main_vfb_dma_fifo_syncfifo_writable | main_vfb_dma_fifo_replace));
assign main_vfb_dma_fifo_do_read = (main_vfb_dma_fifo_syncfifo_readable & main_vfb_dma_fifo_syncfifo_re);
assign main_vfb_dma_fifo_rdport_adr = main_vfb_dma_fifo_consume;
assign main_vfb_dma_fifo_syncfifo_dout = main_vfb_dma_fifo_rdport_dat_r;
assign main_vfb_dma_fifo_rdport_re = main_vfb_dma_fifo_do_read;
assign main_vfb_dma_fifo_syncfifo_writable = (main_vfb_dma_fifo_level0 != 13'd4096);
assign main_vfb_dma_fifo_syncfifo_readable = (main_vfb_dma_fifo_level0 != 1'd0);
always @(*) begin
    builder_litedramdmareader_next_state <= 2'd0;
    main_vfb_dma_sink_sink_last <= 1'd0;
    main_vfb_dma_sink_sink_payload_address <= 24'd0;
    main_vfb_dma_sink_sink_valid <= 1'd0;
    main_vfb_litedramdmareader_done_status <= 1'd0;
    main_vfb_litedramdmareader_offset_litedramdmareader_next_value <= 24'd0;
    main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce <= 1'd0;
    builder_litedramdmareader_next_state <= builder_litedramdmareader_state;
    case (builder_litedramdmareader_state)
        1'd1: begin
            main_vfb_dma_sink_sink_valid <= 1'd1;
            main_vfb_dma_sink_sink_last <= (main_vfb_litedramdmareader_offset == (main_vfb_litedramdmareader_length - 1'd1));
            main_vfb_dma_sink_sink_payload_address <= (main_vfb_litedramdmareader_base + main_vfb_litedramdmareader_offset);
            if (main_vfb_dma_sink_sink_ready) begin
                main_vfb_litedramdmareader_offset_litedramdmareader_next_value <= (main_vfb_litedramdmareader_offset + 1'd1);
                main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce <= 1'd1;
                if (main_vfb_dma_sink_sink_last) begin
                    if (main_vfb_litedramdmareader_loop_storage) begin
                        main_vfb_litedramdmareader_offset_litedramdmareader_next_value <= 1'd0;
                        main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce <= 1'd1;
                    end else begin
                        builder_litedramdmareader_next_state <= 2'd2;
                    end
                end
            end
        end
        2'd2: begin
            main_vfb_litedramdmareader_done_status <= 1'd1;
        end
        default: begin
            main_vfb_litedramdmareader_offset_litedramdmareader_next_value <= 1'd0;
            main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce <= 1'd1;
            builder_litedramdmareader_next_state <= 1'd1;
        end
    endcase
end
assign main_vfb_conv_source_source_valid = main_vfb_conv_converter_source_valid;
assign main_vfb_conv_converter_source_ready = main_vfb_conv_source_source_ready;
assign main_vfb_conv_source_source_first = main_vfb_conv_converter_source_first;
assign main_vfb_conv_source_source_last = main_vfb_conv_converter_source_last;
assign main_vfb_conv_source_source_payload_data = main_vfb_conv_converter_source_payload_data;
assign main_vfb_conv_converter_first = (main_vfb_conv_converter_mux == 1'd0);
assign main_vfb_conv_converter_last = (main_vfb_conv_converter_mux == 2'd3);
assign main_vfb_conv_converter_source_valid = main_vfb_conv_converter_sink_valid;
assign main_vfb_conv_converter_source_first = (main_vfb_conv_converter_sink_first & main_vfb_conv_converter_first);
assign main_vfb_conv_converter_source_last = (main_vfb_conv_converter_sink_last & main_vfb_conv_converter_last);
assign main_vfb_conv_converter_sink_ready = (main_vfb_conv_converter_last & main_vfb_conv_converter_source_ready);
always @(*) begin
    main_vfb_conv_converter_source_payload_data <= 32'd0;
    case (main_vfb_conv_converter_mux)
        1'd0: begin
            main_vfb_conv_converter_source_payload_data <= main_vfb_conv_converter_sink_payload_data[31:0];
        end
        1'd1: begin
            main_vfb_conv_converter_source_payload_data <= main_vfb_conv_converter_sink_payload_data[63:32];
        end
        2'd2: begin
            main_vfb_conv_converter_source_payload_data <= main_vfb_conv_converter_sink_payload_data[95:64];
        end
        default: begin
            main_vfb_conv_converter_source_payload_data <= main_vfb_conv_converter_sink_payload_data[127:96];
        end
    endcase
end
assign main_vfb_conv_converter_source_payload_valid_token_count = main_vfb_conv_converter_last;
assign main_vfb_cdc_cdc_sink_valid = main_vfb_cdc_sink_sink_valid;
assign main_vfb_cdc_sink_sink_ready = main_vfb_cdc_cdc_sink_ready;
assign main_vfb_cdc_cdc_sink_first = main_vfb_cdc_sink_sink_first;
assign main_vfb_cdc_cdc_sink_last = main_vfb_cdc_sink_sink_last;
assign main_vfb_cdc_cdc_sink_payload_data = main_vfb_cdc_sink_sink_payload_data;
assign main_vfb_cdc_source_source_valid = main_vfb_cdc_cdc_source_valid;
assign main_vfb_cdc_cdc_source_ready = main_vfb_cdc_source_source_ready;
assign main_vfb_cdc_source_source_first = main_vfb_cdc_cdc_source_first;
assign main_vfb_cdc_source_source_last = main_vfb_cdc_cdc_source_last;
assign main_vfb_cdc_source_source_payload_data = main_vfb_cdc_cdc_source_payload_data;
assign main_vfb_cdc_cdc_asyncfifo_din = {main_vfb_cdc_cdc_fifo_in_last, main_vfb_cdc_cdc_fifo_in_first, main_vfb_cdc_cdc_fifo_in_payload_data};
assign {main_vfb_cdc_cdc_fifo_out_last, main_vfb_cdc_cdc_fifo_out_first, main_vfb_cdc_cdc_fifo_out_payload_data} = main_vfb_cdc_cdc_asyncfifo_dout;
assign main_vfb_cdc_cdc_sink_ready = main_vfb_cdc_cdc_asyncfifo_writable;
assign main_vfb_cdc_cdc_asyncfifo_we = main_vfb_cdc_cdc_sink_valid;
assign main_vfb_cdc_cdc_fifo_in_first = main_vfb_cdc_cdc_sink_first;
assign main_vfb_cdc_cdc_fifo_in_last = main_vfb_cdc_cdc_sink_last;
assign main_vfb_cdc_cdc_fifo_in_payload_data = main_vfb_cdc_cdc_sink_payload_data;
assign main_vfb_cdc_cdc_source_valid = main_vfb_cdc_cdc_asyncfifo_readable;
assign main_vfb_cdc_cdc_source_first = main_vfb_cdc_cdc_fifo_out_first;
assign main_vfb_cdc_cdc_source_last = main_vfb_cdc_cdc_fifo_out_last;
assign main_vfb_cdc_cdc_source_payload_data = main_vfb_cdc_cdc_fifo_out_payload_data;
assign main_vfb_cdc_cdc_asyncfifo_re = main_vfb_cdc_cdc_source_ready;
assign main_vfb_cdc_cdc_graycounter0_ce = (main_vfb_cdc_cdc_asyncfifo_writable & main_vfb_cdc_cdc_asyncfifo_we);
assign main_vfb_cdc_cdc_graycounter1_ce = (main_vfb_cdc_cdc_asyncfifo_readable & main_vfb_cdc_cdc_asyncfifo_re);
assign main_vfb_cdc_cdc_asyncfifo_writable = (((main_vfb_cdc_cdc_graycounter0_q[2] == main_vfb_cdc_cdc_consume_wdomain[2]) | (main_vfb_cdc_cdc_graycounter0_q[1] == main_vfb_cdc_cdc_consume_wdomain[1])) | (main_vfb_cdc_cdc_graycounter0_q[0] != main_vfb_cdc_cdc_consume_wdomain[0]));
assign main_vfb_cdc_cdc_asyncfifo_readable = (main_vfb_cdc_cdc_graycounter1_q != main_vfb_cdc_cdc_produce_rdomain);
assign main_vfb_cdc_cdc_wrport_adr = main_vfb_cdc_cdc_graycounter0_q_binary[1:0];
assign main_vfb_cdc_cdc_wrport_dat_w = main_vfb_cdc_cdc_asyncfifo_din;
assign main_vfb_cdc_cdc_wrport_we = main_vfb_cdc_cdc_graycounter0_ce;
assign main_vfb_cdc_cdc_rdport_adr = main_vfb_cdc_cdc_graycounter1_q_next_binary[1:0];
assign main_vfb_cdc_cdc_asyncfifo_dout = main_vfb_cdc_cdc_rdport_dat_r;
always @(*) begin
    main_vfb_cdc_cdc_graycounter0_q_next_binary <= 3'd0;
    if (main_vfb_cdc_cdc_graycounter0_ce) begin
        main_vfb_cdc_cdc_graycounter0_q_next_binary <= (main_vfb_cdc_cdc_graycounter0_q_binary + 1'd1);
    end else begin
        main_vfb_cdc_cdc_graycounter0_q_next_binary <= main_vfb_cdc_cdc_graycounter0_q_binary;
    end
end
assign main_vfb_cdc_cdc_graycounter0_q_next = (main_vfb_cdc_cdc_graycounter0_q_next_binary ^ main_vfb_cdc_cdc_graycounter0_q_next_binary[2:1]);
always @(*) begin
    main_vfb_cdc_cdc_graycounter1_q_next_binary <= 3'd0;
    if (main_vfb_cdc_cdc_graycounter1_ce) begin
        main_vfb_cdc_cdc_graycounter1_q_next_binary <= (main_vfb_cdc_cdc_graycounter1_q_binary + 1'd1);
    end else begin
        main_vfb_cdc_cdc_graycounter1_q_next_binary <= main_vfb_cdc_cdc_graycounter1_q_binary;
    end
end
assign main_vfb_cdc_cdc_graycounter1_q_next = (main_vfb_cdc_cdc_graycounter1_q_next_binary ^ main_vfb_cdc_cdc_graycounter1_q_next_binary[2:1]);
always @(*) begin
    builder_resetinserter_next_state <= 1'd0;
    main_vfb_cdc_source_source_ready <= 1'd0;
    main_vfb_first_resetinserter_next_value <= 1'd0;
    main_vfb_first_resetinserter_next_value_ce <= 1'd0;
    main_vfb_source_payload_de <= 1'd0;
    main_vfb_source_payload_hsync <= 1'd0;
    main_vfb_source_payload_vsync <= 1'd0;
    main_vfb_source_valid <= 1'd0;
    main_vfb_vtg_sink_ready <= 1'd0;
    builder_resetinserter_next_state <= builder_resetinserter_state;
    case (builder_resetinserter_state)
        1'd1: begin
            main_vfb_vtg_sink_ready <= 1'd1;
            if ((main_vfb_vtg_sink_valid & main_vfb_vtg_sink_payload_de)) begin
                main_vfb_source_valid <= main_vfb_cdc_source_source_valid;
                main_vfb_cdc_source_source_ready <= main_vfb_source_ready;
                if (main_vfb_first) begin
                    main_vfb_source_valid <= 1'd0;
                end
                main_vfb_vtg_sink_ready <= (main_vfb_source_valid & main_vfb_source_ready);
                if ((main_vfb_cdc_source_source_valid & main_vfb_cdc_source_source_last)) begin
                    main_vfb_first_resetinserter_next_value <= 1'd0;
                    main_vfb_first_resetinserter_next_value_ce <= 1'd1;
                    builder_resetinserter_next_state <= 1'd0;
                end
            end
            main_vfb_source_payload_hsync <= main_vfb_vtg_sink_payload_hsync;
            main_vfb_source_payload_vsync <= main_vfb_vtg_sink_payload_vsync;
            main_vfb_source_payload_de <= main_vfb_vtg_sink_payload_de;
        end
        default: begin
            main_vfb_vtg_sink_ready <= 1'd1;
            if (main_vfb_fsm_reset) begin
                main_vfb_vtg_sink_ready <= 1'd0;
                main_vfb_first_resetinserter_next_value <= 1'd1;
                main_vfb_first_resetinserter_next_value_ce <= 1'd1;
            end
            if ((main_vfb_vtg_sink_valid & main_vfb_vtg_sink_last)) begin
                builder_resetinserter_next_state <= 1'd1;
            end
            main_vfb_source_payload_hsync <= main_vfb_vtg_sink_payload_hsync;
            main_vfb_source_payload_vsync <= main_vfb_vtg_sink_payload_vsync;
        end
    endcase
end
assign card_detect_status0 = sdcard_cd;
assign sdpads_clk = ((((init_pads_out_payload_clk | cmdw_pads_out_payload_clk) | cmdr_pads_out_payload_clk) | dataw_pads_out_payload_clk) | datar_pads_out_payload_clk);
assign sdpads_cmd_oe = ((((init_pads_out_payload_cmd_oe | cmdw_pads_out_payload_cmd_oe) | cmdr_pads_out_payload_cmd_oe) | dataw_pads_out_payload_cmd_oe) | datar_pads_out_payload_cmd_oe);
assign sdpads_cmd_o = ((((init_pads_out_payload_cmd_o | cmdw_pads_out_payload_cmd_o) | cmdr_pads_out_payload_cmd_o) | dataw_pads_out_payload_cmd_o) | datar_pads_out_payload_cmd_o);
assign sdpads_data_oe = ((((init_pads_out_payload_data_oe | cmdw_pads_out_payload_data_oe) | cmdr_pads_out_payload_data_oe) | dataw_pads_out_payload_data_oe) | datar_pads_out_payload_data_oe);
assign sdpads_data_o = ((((init_pads_out_payload_data_o | cmdw_pads_out_payload_data_o) | cmdr_pads_out_payload_data_o) | dataw_pads_out_payload_data_o) | datar_pads_out_payload_data_o);
assign init_pads_out_ready = clocker_ce;
assign cmdw_pads_out_ready = clocker_ce;
assign cmdr_pads_out_ready = clocker_ce;
assign dataw_pads_out_ready = clocker_ce;
assign datar_pads_out_ready = clocker_ce;
assign clocker_clk_en = sdpads_clk;
assign init_pads_in_valid = sdpads_data_i_ce;
assign init_pads_in_payload_cmd_i = sdpads_cmd_i;
assign init_pads_in_payload_data_i = sdpads_data_i;
assign cmdw_pads_in_valid = sdpads_data_i_ce;
assign cmdw_pads_in_payload_cmd_i = sdpads_cmd_i;
assign cmdw_pads_in_payload_data_i = sdpads_data_i;
assign cmdr_pads_in_pads_in_valid = sdpads_data_i_ce;
assign cmdr_pads_in_pads_in_payload_cmd_i = sdpads_cmd_i;
assign cmdr_pads_in_pads_in_payload_data_i = sdpads_data_i;
assign dataw_pads_in_pads_in_valid = sdpads_data_i_ce;
assign dataw_pads_in_pads_in_payload_cmd_i = sdpads_cmd_i;
assign dataw_pads_in_pads_in_payload_data_i = sdpads_data_i;
assign datar_pads_in_pads_in_valid = sdpads_data_i_ce;
assign datar_pads_in_pads_in_payload_cmd_i = sdpads_cmd_i;
assign datar_pads_in_pads_in_payload_data_i = sdpads_data_i;
assign clocker_stop = (dataw_stop | datar_stop);
assign clocker_ce = (clocker_clk1 & (~clocker_clk_d));
always @(*) begin
    clocker_ce_latched <= 1'd0;
    if (clocker_clk_d) begin
        clocker_ce_latched <= clocker_clk_en;
    end else begin
        clocker_ce_latched <= clocker_ce_delayed;
    end
end
assign clocker_clk0 = ((~clocker_clk1) & clocker_ce_latched);
always @(*) begin
    builder_sdphyinit_next_state <= 1'd0;
    init_count_sdphyinit_next_value <= 8'd0;
    init_count_sdphyinit_next_value_ce <= 1'd0;
    init_pads_out_payload_clk <= 1'd0;
    init_pads_out_payload_cmd_o <= 1'd0;
    init_pads_out_payload_cmd_oe <= 1'd0;
    init_pads_out_payload_data_o <= 4'd0;
    init_pads_out_payload_data_oe <= 1'd0;
    builder_sdphyinit_next_state <= builder_sdphyinit_state;
    case (builder_sdphyinit_state)
        1'd1: begin
            init_pads_out_payload_clk <= 1'd1;
            init_pads_out_payload_cmd_oe <= 1'd1;
            init_pads_out_payload_cmd_o <= 1'd1;
            init_pads_out_payload_data_oe <= 1'd1;
            init_pads_out_payload_data_o <= 4'd15;
            if (init_pads_out_ready) begin
                init_count_sdphyinit_next_value <= (init_count + 1'd1);
                init_count_sdphyinit_next_value_ce <= 1'd1;
                if ((init_count == 7'd79)) begin
                    builder_sdphyinit_next_state <= 1'd0;
                end
            end
        end
        default: begin
            init_count_sdphyinit_next_value <= 1'd0;
            init_count_sdphyinit_next_value_ce <= 1'd1;
            if (init_initialize_re) begin
                builder_sdphyinit_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    builder_sdphycmdw_next_state <= 2'd0;
    cmdw_count_sdphycmdw_next_value <= 8'd0;
    cmdw_count_sdphycmdw_next_value_ce <= 1'd0;
    cmdw_done <= 1'd0;
    cmdw_pads_out_payload_clk <= 1'd0;
    cmdw_pads_out_payload_cmd_o <= 1'd0;
    cmdw_pads_out_payload_cmd_oe <= 1'd0;
    cmdw_sink_ready <= 1'd0;
    builder_sdphycmdw_next_state <= builder_sdphycmdw_state;
    case (builder_sdphycmdw_state)
        1'd1: begin
            cmdw_pads_out_payload_clk <= 1'd1;
            cmdw_pads_out_payload_cmd_oe <= 1'd1;
            case (cmdw_count)
                1'd0: begin
                    cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[7];
                end
                1'd1: begin
                    cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[6];
                end
                2'd2: begin
                    cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[5];
                end
                2'd3: begin
                    cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[4];
                end
                3'd4: begin
                    cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[3];
                end
                3'd5: begin
                    cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[2];
                end
                3'd6: begin
                    cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[1];
                end
                3'd7: begin
                    cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[0];
                end
            endcase
            if (cmdw_pads_out_ready) begin
                cmdw_count_sdphycmdw_next_value <= (cmdw_count + 1'd1);
                cmdw_count_sdphycmdw_next_value_ce <= 1'd1;
                if ((cmdw_count == 3'd7)) begin
                    if ((cmdw_sink_last & (cmdw_sink_payload_cmd_type == 1'd0))) begin
                        builder_sdphycmdw_next_state <= 2'd2;
                    end else begin
                        cmdw_sink_ready <= 1'd1;
                        builder_sdphycmdw_next_state <= 1'd0;
                    end
                end
            end
        end
        2'd2: begin
            cmdw_pads_out_payload_clk <= 1'd1;
            cmdw_pads_out_payload_cmd_oe <= 1'd1;
            cmdw_pads_out_payload_cmd_o <= 1'd1;
            if (cmdw_pads_out_ready) begin
                cmdw_count_sdphycmdw_next_value <= (cmdw_count + 1'd1);
                cmdw_count_sdphycmdw_next_value_ce <= 1'd1;
                if ((cmdw_count == 3'd7)) begin
                    cmdw_sink_ready <= 1'd1;
                    builder_sdphycmdw_next_state <= 1'd0;
                end
            end
        end
        default: begin
            cmdw_count_sdphycmdw_next_value <= 1'd0;
            cmdw_count_sdphycmdw_next_value_ce <= 1'd1;
            if ((cmdw_sink_valid & cmdw_pads_out_ready)) begin
                builder_sdphycmdw_next_state <= 1'd1;
            end else begin
                cmdw_done <= 1'd1;
            end
        end
    endcase
end
assign cmdr_cmdr_pads_in_valid = cmdr_pads_in_pads_in_valid;
assign cmdr_pads_in_pads_in_ready = cmdr_cmdr_pads_in_ready;
assign cmdr_cmdr_pads_in_first = cmdr_pads_in_pads_in_first;
assign cmdr_cmdr_pads_in_last = cmdr_pads_in_pads_in_last;
assign cmdr_cmdr_pads_in_payload_clk = cmdr_pads_in_pads_in_payload_clk;
assign cmdr_cmdr_pads_in_payload_cmd_i = cmdr_pads_in_pads_in_payload_cmd_i;
assign cmdr_cmdr_pads_in_payload_cmd_o = cmdr_pads_in_pads_in_payload_cmd_o;
assign cmdr_cmdr_pads_in_payload_cmd_oe = cmdr_pads_in_pads_in_payload_cmd_oe;
assign cmdr_cmdr_pads_in_payload_data_i = cmdr_pads_in_pads_in_payload_data_i;
assign cmdr_cmdr_pads_in_payload_data_o = cmdr_pads_in_pads_in_payload_data_o;
assign cmdr_cmdr_pads_in_payload_data_oe = cmdr_pads_in_pads_in_payload_data_oe;
assign cmdr_cmdr_pads_in_payload_data_i_ce = cmdr_pads_in_pads_in_payload_data_i_ce;
assign cmdr_cmdr_start = (cmdr_cmdr_pads_in_payload_cmd_i == 1'd0);
assign cmdr_cmdr_converter_converter_sink_valid = (cmdr_cmdr_pads_in_valid & (cmdr_cmdr_start | cmdr_cmdr_run));
assign cmdr_cmdr_converter_converter_sink_payload_data = cmdr_cmdr_pads_in_payload_cmd_i;
assign cmdr_cmdr_buf_sink_sink_valid = cmdr_cmdr_converter_source_source_valid;
assign cmdr_cmdr_converter_source_source_ready = cmdr_cmdr_buf_sink_sink_ready;
assign cmdr_cmdr_buf_sink_sink_first = cmdr_cmdr_converter_source_source_first;
assign cmdr_cmdr_buf_sink_sink_last = cmdr_cmdr_converter_source_source_last;
assign cmdr_cmdr_buf_sink_sink_payload_data = cmdr_cmdr_converter_source_source_payload_data;
assign cmdr_cmdr_source_valid = cmdr_cmdr_buf_source_source_valid;
assign cmdr_cmdr_buf_source_source_ready = cmdr_cmdr_source_ready;
assign cmdr_cmdr_source_first = cmdr_cmdr_buf_source_source_first;
assign cmdr_cmdr_source_last = cmdr_cmdr_buf_source_source_last;
assign cmdr_cmdr_source_payload_data = cmdr_cmdr_buf_source_source_payload_data;
assign cmdr_cmdr_converter_source_source_valid = cmdr_cmdr_converter_converter_source_valid;
assign cmdr_cmdr_converter_converter_source_ready = cmdr_cmdr_converter_source_source_ready;
assign cmdr_cmdr_converter_source_source_first = cmdr_cmdr_converter_converter_source_first;
assign cmdr_cmdr_converter_source_source_last = cmdr_cmdr_converter_converter_source_last;
assign cmdr_cmdr_converter_source_source_payload_data = cmdr_cmdr_converter_converter_source_payload_data;
assign cmdr_cmdr_converter_converter_sink_ready = ((~cmdr_cmdr_converter_converter_strobe_all) | cmdr_cmdr_converter_converter_source_ready);
assign cmdr_cmdr_converter_converter_source_valid = cmdr_cmdr_converter_converter_strobe_all;
assign cmdr_cmdr_converter_converter_load_part = (cmdr_cmdr_converter_converter_sink_valid & cmdr_cmdr_converter_converter_sink_ready);
assign cmdr_cmdr_buf_pipe_valid_sink_ready = ((~cmdr_cmdr_buf_pipe_valid_source_valid) | cmdr_cmdr_buf_pipe_valid_source_ready);
assign cmdr_cmdr_buf_pipe_valid_sink_valid = cmdr_cmdr_buf_sink_sink_valid;
assign cmdr_cmdr_buf_sink_sink_ready = cmdr_cmdr_buf_pipe_valid_sink_ready;
assign cmdr_cmdr_buf_pipe_valid_sink_first = cmdr_cmdr_buf_sink_sink_first;
assign cmdr_cmdr_buf_pipe_valid_sink_last = cmdr_cmdr_buf_sink_sink_last;
assign cmdr_cmdr_buf_pipe_valid_sink_payload_data = cmdr_cmdr_buf_sink_sink_payload_data;
assign cmdr_cmdr_buf_source_source_valid = cmdr_cmdr_buf_pipe_valid_source_valid;
assign cmdr_cmdr_buf_pipe_valid_source_ready = cmdr_cmdr_buf_source_source_ready;
assign cmdr_cmdr_buf_source_source_first = cmdr_cmdr_buf_pipe_valid_source_first;
assign cmdr_cmdr_buf_source_source_last = cmdr_cmdr_buf_pipe_valid_source_last;
assign cmdr_cmdr_buf_source_source_payload_data = cmdr_cmdr_buf_pipe_valid_source_payload_data;
always @(*) begin
    builder_sdphycmdr_next_state <= 3'd0;
    cmdr_busy_sdphycmdr_next_value2 <= 1'd0;
    cmdr_busy_sdphycmdr_next_value_ce2 <= 1'd0;
    cmdr_cmdr_reset_sdphycmdr_next_value3 <= 1'd0;
    cmdr_cmdr_reset_sdphycmdr_next_value_ce3 <= 1'd0;
    cmdr_cmdr_source_ready <= 1'd0;
    cmdr_count_sdphycmdr_next_value1 <= 8'd0;
    cmdr_count_sdphycmdr_next_value_ce1 <= 1'd0;
    cmdr_pads_out_payload_clk <= 1'd0;
    cmdr_pads_out_payload_cmd_o <= 1'd0;
    cmdr_pads_out_payload_cmd_oe <= 1'd0;
    cmdr_sink_ready <= 1'd0;
    cmdr_source_source_last <= 1'd0;
    cmdr_source_source_payload_data <= 8'd0;
    cmdr_source_source_payload_status <= 3'd0;
    cmdr_source_source_valid <= 1'd0;
    cmdr_timeout_sdphycmdr_next_value0 <= 32'd0;
    cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd0;
    builder_sdphycmdr_next_state <= builder_sdphycmdr_state;
    case (builder_sdphycmdr_state)
        1'd1: begin
            cmdr_pads_out_payload_clk <= 1'd1;
            cmdr_cmdr_reset_sdphycmdr_next_value3 <= 1'd0;
            cmdr_cmdr_reset_sdphycmdr_next_value_ce3 <= 1'd1;
            if (cmdr_cmdr_source_valid) begin
                builder_sdphycmdr_next_state <= 2'd2;
            end
            cmdr_timeout_sdphycmdr_next_value0 <= (cmdr_timeout - 1'd1);
            cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd1;
            if ((cmdr_timeout == 1'd0)) begin
                builder_sdphycmdr_next_state <= 3'd5;
            end
        end
        2'd2: begin
            cmdr_pads_out_payload_clk <= 1'd1;
            cmdr_source_source_valid <= cmdr_cmdr_source_valid;
            cmdr_source_source_payload_status <= 1'd0;
            cmdr_source_source_last <= (cmdr_count == (cmdr_sink_payload_length - 1'd1));
            cmdr_source_source_payload_data <= cmdr_cmdr_source_payload_data;
            if ((cmdr_cmdr_source_valid & cmdr_source_source_ready)) begin
                cmdr_cmdr_source_ready <= 1'd1;
                cmdr_count_sdphycmdr_next_value1 <= (cmdr_count + 1'd1);
                cmdr_count_sdphycmdr_next_value_ce1 <= 1'd1;
                if (cmdr_source_source_last) begin
                    cmdr_sink_ready <= 1'd1;
                    if ((cmdr_sink_payload_cmd_type == 2'd3)) begin
                        cmdr_source_source_valid <= 1'd0;
                        cmdr_timeout_sdphycmdr_next_value0 <= 27'd100000000;
                        cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd1;
                        builder_sdphycmdr_next_state <= 2'd3;
                    end else begin
                        if ((cmdr_sink_payload_data_type == 1'd0)) begin
                            cmdr_count_sdphycmdr_next_value1 <= 1'd0;
                            cmdr_count_sdphycmdr_next_value_ce1 <= 1'd1;
                            builder_sdphycmdr_next_state <= 3'd4;
                        end else begin
                            builder_sdphycmdr_next_state <= 1'd0;
                        end
                    end
                end
            end
            cmdr_timeout_sdphycmdr_next_value0 <= (cmdr_timeout - 1'd1);
            cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd1;
            if ((cmdr_timeout == 1'd0)) begin
                builder_sdphycmdr_next_state <= 3'd5;
            end
        end
        2'd3: begin
            cmdr_pads_out_payload_clk <= 1'd1;
            if ((cmdr_pads_in_pads_in_valid & cmdr_pads_in_pads_in_payload_data_i[0])) begin
                cmdr_busy_sdphycmdr_next_value2 <= 1'd0;
                cmdr_busy_sdphycmdr_next_value_ce2 <= 1'd1;
            end
            if ((~cmdr_busy)) begin
                cmdr_source_source_valid <= 1'd1;
                cmdr_source_source_last <= 1'd1;
                cmdr_source_source_payload_status <= 1'd0;
                if (cmdr_source_source_ready) begin
                    cmdr_count_sdphycmdr_next_value1 <= 1'd0;
                    cmdr_count_sdphycmdr_next_value_ce1 <= 1'd1;
                    builder_sdphycmdr_next_state <= 3'd4;
                end
            end
            cmdr_timeout_sdphycmdr_next_value0 <= (cmdr_timeout - 1'd1);
            cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd1;
            if ((cmdr_timeout == 1'd0)) begin
                builder_sdphycmdr_next_state <= 3'd5;
            end
        end
        3'd4: begin
            cmdr_pads_out_payload_clk <= 1'd1;
            cmdr_pads_out_payload_cmd_oe <= 1'd1;
            cmdr_pads_out_payload_cmd_o <= 1'd1;
            if (cmdr_pads_out_ready) begin
                cmdr_count_sdphycmdr_next_value1 <= (cmdr_count + 1'd1);
                cmdr_count_sdphycmdr_next_value_ce1 <= 1'd1;
                if ((cmdr_count == 3'd7)) begin
                    builder_sdphycmdr_next_state <= 1'd0;
                end
            end
        end
        3'd5: begin
            cmdr_sink_ready <= 1'd1;
            cmdr_source_source_valid <= 1'd1;
            cmdr_source_source_last <= 1'd1;
            cmdr_source_source_payload_status <= 1'd1;
            if (cmdr_source_source_ready) begin
                builder_sdphycmdr_next_state <= 1'd0;
            end
        end
        default: begin
            cmdr_timeout_sdphycmdr_next_value0 <= 27'd100000000;
            cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd1;
            cmdr_count_sdphycmdr_next_value1 <= 1'd0;
            cmdr_count_sdphycmdr_next_value_ce1 <= 1'd1;
            cmdr_busy_sdphycmdr_next_value2 <= 1'd1;
            cmdr_busy_sdphycmdr_next_value_ce2 <= 1'd1;
            if (((cmdr_sink_valid & cmdr_pads_out_ready) & cmdw_done)) begin
                cmdr_cmdr_reset_sdphycmdr_next_value3 <= 1'd1;
                cmdr_cmdr_reset_sdphycmdr_next_value_ce3 <= 1'd1;
                builder_sdphycmdr_next_state <= 1'd1;
            end
        end
    endcase
end
assign dataw_accepted0 = dataw_accepted1;
assign dataw_crc_error0 = dataw_crc_error1;
assign dataw_write_error0 = dataw_write_error1;
assign dataw_crc_pads_in_valid = dataw_pads_in_pads_in_valid;
assign dataw_crc_pads_in_ready = dataw_pads_in_pads_in_ready;
assign dataw_crc_pads_in_first = dataw_pads_in_pads_in_first;
assign dataw_crc_pads_in_last = dataw_pads_in_pads_in_last;
assign dataw_crc_pads_in_payload_clk = dataw_pads_in_pads_in_payload_clk;
assign dataw_crc_pads_in_payload_cmd_i = dataw_pads_in_pads_in_payload_cmd_i;
assign dataw_crc_pads_in_payload_cmd_o = dataw_pads_in_pads_in_payload_cmd_o;
assign dataw_crc_pads_in_payload_cmd_oe = dataw_pads_in_pads_in_payload_cmd_oe;
assign dataw_crc_pads_in_payload_data_i = dataw_pads_in_pads_in_payload_data_i;
assign dataw_crc_pads_in_payload_data_o = dataw_pads_in_pads_in_payload_data_o;
assign dataw_crc_pads_in_payload_data_oe = dataw_pads_in_pads_in_payload_data_oe;
assign dataw_crc_pads_in_payload_data_i_ce = dataw_pads_in_pads_in_payload_data_i_ce;
assign dataw_crc_start = (dataw_crc_pads_in_payload_data_i[0] == 1'd0);
assign dataw_crc_converter_converter_sink_valid = (dataw_crc_pads_in_valid & dataw_crc_run);
assign dataw_crc_converter_converter_sink_payload_data = dataw_crc_pads_in_payload_data_i[0];
assign dataw_crc_buf_sink_sink_valid = dataw_crc_converter_source_source_valid;
assign dataw_crc_converter_source_source_ready = dataw_crc_buf_sink_sink_ready;
assign dataw_crc_buf_sink_sink_first = dataw_crc_converter_source_source_first;
assign dataw_crc_buf_sink_sink_last = dataw_crc_converter_source_source_last;
assign dataw_crc_buf_sink_sink_payload_data = dataw_crc_converter_source_source_payload_data;
assign dataw_crc_source_valid = dataw_crc_buf_source_source_valid;
assign dataw_crc_buf_source_source_ready = dataw_crc_source_ready;
assign dataw_crc_source_first = dataw_crc_buf_source_source_first;
assign dataw_crc_source_last = dataw_crc_buf_source_source_last;
assign dataw_crc_source_payload_data = dataw_crc_buf_source_source_payload_data;
assign dataw_crc_converter_source_source_valid = dataw_crc_converter_converter_source_valid;
assign dataw_crc_converter_converter_source_ready = dataw_crc_converter_source_source_ready;
assign dataw_crc_converter_source_source_first = dataw_crc_converter_converter_source_first;
assign dataw_crc_converter_source_source_last = dataw_crc_converter_converter_source_last;
assign dataw_crc_converter_source_source_payload_data = dataw_crc_converter_converter_source_payload_data;
assign dataw_crc_converter_converter_sink_ready = ((~dataw_crc_converter_converter_strobe_all) | dataw_crc_converter_converter_source_ready);
assign dataw_crc_converter_converter_source_valid = dataw_crc_converter_converter_strobe_all;
assign dataw_crc_converter_converter_load_part = (dataw_crc_converter_converter_sink_valid & dataw_crc_converter_converter_sink_ready);
assign dataw_crc_buf_pipe_valid_sink_ready = ((~dataw_crc_buf_pipe_valid_source_valid) | dataw_crc_buf_pipe_valid_source_ready);
assign dataw_crc_buf_pipe_valid_sink_valid = dataw_crc_buf_sink_sink_valid;
assign dataw_crc_buf_sink_sink_ready = dataw_crc_buf_pipe_valid_sink_ready;
assign dataw_crc_buf_pipe_valid_sink_first = dataw_crc_buf_sink_sink_first;
assign dataw_crc_buf_pipe_valid_sink_last = dataw_crc_buf_sink_sink_last;
assign dataw_crc_buf_pipe_valid_sink_payload_data = dataw_crc_buf_sink_sink_payload_data;
assign dataw_crc_buf_source_source_valid = dataw_crc_buf_pipe_valid_source_valid;
assign dataw_crc_buf_pipe_valid_source_ready = dataw_crc_buf_source_source_ready;
assign dataw_crc_buf_source_source_first = dataw_crc_buf_pipe_valid_source_first;
assign dataw_crc_buf_source_source_last = dataw_crc_buf_pipe_valid_source_last;
assign dataw_crc_buf_source_source_payload_data = dataw_crc_buf_pipe_valid_source_payload_data;
always @(*) begin
    builder_sdphydataw_next_state <= 3'd0;
    dataw_accepted1_sdphydataw_next_value0 <= 1'd0;
    dataw_accepted1_sdphydataw_next_value_ce0 <= 1'd0;
    dataw_count_sdphydataw_next_value3 <= 8'd0;
    dataw_count_sdphydataw_next_value_ce3 <= 1'd0;
    dataw_crc_error1_sdphydataw_next_value1 <= 1'd0;
    dataw_crc_error1_sdphydataw_next_value_ce1 <= 1'd0;
    dataw_crc_reset <= 1'd0;
    dataw_pads_out_payload_clk <= 1'd0;
    dataw_pads_out_payload_cmd_o <= 1'd0;
    dataw_pads_out_payload_cmd_oe <= 1'd0;
    dataw_pads_out_payload_data_o <= 4'd0;
    dataw_pads_out_payload_data_oe <= 1'd0;
    dataw_sink_ready <= 1'd0;
    dataw_stop <= 1'd0;
    dataw_write_error1_sdphydataw_next_value2 <= 1'd0;
    dataw_write_error1_sdphydataw_next_value_ce2 <= 1'd0;
    builder_sdphydataw_next_state <= builder_sdphydataw_state;
    case (builder_sdphydataw_state)
        1'd1: begin
            dataw_pads_out_payload_clk <= 1'd1;
            dataw_pads_out_payload_cmd_oe <= 1'd1;
            dataw_pads_out_payload_cmd_o <= 1'd1;
            if (dataw_pads_out_ready) begin
                dataw_count_sdphydataw_next_value3 <= (dataw_count + 1'd1);
                dataw_count_sdphydataw_next_value_ce3 <= 1'd1;
                if ((dataw_count == 3'd7)) begin
                    dataw_count_sdphydataw_next_value3 <= 1'd0;
                    dataw_count_sdphydataw_next_value_ce3 <= 1'd1;
                    builder_sdphydataw_next_state <= 2'd2;
                end
            end
        end
        2'd2: begin
            dataw_pads_out_payload_clk <= 1'd1;
            dataw_pads_out_payload_data_oe <= 1'd1;
            dataw_pads_out_payload_data_o <= 1'd0;
            if (dataw_pads_out_ready) begin
                builder_sdphydataw_next_state <= 2'd3;
            end
        end
        2'd3: begin
            dataw_stop <= (~dataw_sink_valid);
            dataw_pads_out_payload_clk <= 1'd1;
            dataw_pads_out_payload_data_oe <= 1'd1;
            case (dataw_count)
                1'd0: begin
                    dataw_pads_out_payload_data_o <= dataw_sink_payload_data[7:4];
                end
                1'd1: begin
                    dataw_pads_out_payload_data_o <= dataw_sink_payload_data[3:0];
                end
            endcase
            if (dataw_pads_out_ready) begin
                dataw_count_sdphydataw_next_value3 <= (dataw_count + 1'd1);
                dataw_count_sdphydataw_next_value_ce3 <= 1'd1;
                if ((dataw_count == 1'd1)) begin
                    dataw_count_sdphydataw_next_value3 <= 1'd0;
                    dataw_count_sdphydataw_next_value_ce3 <= 1'd1;
                    if (dataw_sink_last) begin
                        builder_sdphydataw_next_state <= 3'd4;
                    end else begin
                        dataw_sink_ready <= 1'd1;
                    end
                end
            end
        end
        3'd4: begin
            dataw_pads_out_payload_clk <= 1'd1;
            dataw_pads_out_payload_data_oe <= 1'd1;
            dataw_pads_out_payload_data_o <= 4'd15;
            if (dataw_pads_out_ready) begin
                dataw_crc_reset <= 1'd1;
                builder_sdphydataw_next_state <= 3'd5;
            end
        end
        3'd5: begin
            dataw_pads_out_payload_clk <= 1'd1;
            if (dataw_crc_source_valid) begin
                dataw_accepted1_sdphydataw_next_value0 <= (dataw_crc_source_payload_data[7:5] == 2'd2);
                dataw_accepted1_sdphydataw_next_value_ce0 <= 1'd1;
                dataw_crc_error1_sdphydataw_next_value1 <= (dataw_crc_source_payload_data[7:5] == 3'd5);
                dataw_crc_error1_sdphydataw_next_value_ce1 <= 1'd1;
                dataw_write_error1_sdphydataw_next_value2 <= (dataw_crc_source_payload_data[7:5] == 3'd6);
                dataw_write_error1_sdphydataw_next_value_ce2 <= 1'd1;
                builder_sdphydataw_next_state <= 3'd6;
            end
        end
        3'd6: begin
            dataw_pads_out_payload_clk <= 1'd1;
            if ((dataw_pads_in_pads_in_valid & dataw_pads_in_pads_in_payload_data_i[0])) begin
                dataw_sink_ready <= 1'd1;
                builder_sdphydataw_next_state <= 1'd0;
            end
        end
        default: begin
            dataw_accepted1_sdphydataw_next_value0 <= 1'd0;
            dataw_accepted1_sdphydataw_next_value_ce0 <= 1'd1;
            dataw_crc_error1_sdphydataw_next_value1 <= 1'd0;
            dataw_crc_error1_sdphydataw_next_value_ce1 <= 1'd1;
            dataw_write_error1_sdphydataw_next_value2 <= 1'd0;
            dataw_write_error1_sdphydataw_next_value_ce2 <= 1'd1;
            dataw_count_sdphydataw_next_value3 <= 1'd0;
            dataw_count_sdphydataw_next_value_ce3 <= 1'd1;
            if ((dataw_sink_valid & dataw_pads_out_ready)) begin
                builder_sdphydataw_next_state <= 1'd1;
            end
        end
    endcase
end
assign datar_datar_pads_in_valid = datar_pads_in_pads_in_valid;
assign datar_pads_in_pads_in_ready = datar_datar_pads_in_ready;
assign datar_datar_pads_in_first = datar_pads_in_pads_in_first;
assign datar_datar_pads_in_last = datar_pads_in_pads_in_last;
assign datar_datar_pads_in_payload_clk = datar_pads_in_pads_in_payload_clk;
assign datar_datar_pads_in_payload_cmd_i = datar_pads_in_pads_in_payload_cmd_i;
assign datar_datar_pads_in_payload_cmd_o = datar_pads_in_pads_in_payload_cmd_o;
assign datar_datar_pads_in_payload_cmd_oe = datar_pads_in_pads_in_payload_cmd_oe;
assign datar_datar_pads_in_payload_data_i = datar_pads_in_pads_in_payload_data_i;
assign datar_datar_pads_in_payload_data_o = datar_pads_in_pads_in_payload_data_o;
assign datar_datar_pads_in_payload_data_oe = datar_pads_in_pads_in_payload_data_oe;
assign datar_datar_pads_in_payload_data_i_ce = datar_pads_in_pads_in_payload_data_i_ce;
assign datar_datar_start = (datar_datar_pads_in_payload_data_i[3:0] == 1'd0);
assign datar_datar_converter_converter_sink_valid = (datar_datar_pads_in_valid & datar_datar_run);
assign datar_datar_converter_converter_sink_payload_data = datar_datar_pads_in_payload_data_i[3:0];
assign datar_datar_buf_sink_sink_valid = datar_datar_converter_source_source_valid;
assign datar_datar_converter_source_source_ready = datar_datar_buf_sink_sink_ready;
assign datar_datar_buf_sink_sink_first = datar_datar_converter_source_source_first;
assign datar_datar_buf_sink_sink_last = datar_datar_converter_source_source_last;
assign datar_datar_buf_sink_sink_payload_data = datar_datar_converter_source_source_payload_data;
assign datar_datar_source_valid = datar_datar_buf_source_source_valid;
assign datar_datar_buf_source_source_ready = datar_datar_source_ready;
assign datar_datar_source_first = datar_datar_buf_source_source_first;
assign datar_datar_source_last = datar_datar_buf_source_source_last;
assign datar_datar_source_payload_data = datar_datar_buf_source_source_payload_data;
assign datar_datar_converter_source_source_valid = datar_datar_converter_converter_source_valid;
assign datar_datar_converter_converter_source_ready = datar_datar_converter_source_source_ready;
assign datar_datar_converter_source_source_first = datar_datar_converter_converter_source_first;
assign datar_datar_converter_source_source_last = datar_datar_converter_converter_source_last;
assign datar_datar_converter_source_source_payload_data = datar_datar_converter_converter_source_payload_data;
assign datar_datar_converter_converter_sink_ready = ((~datar_datar_converter_converter_strobe_all) | datar_datar_converter_converter_source_ready);
assign datar_datar_converter_converter_source_valid = datar_datar_converter_converter_strobe_all;
assign datar_datar_converter_converter_load_part = (datar_datar_converter_converter_sink_valid & datar_datar_converter_converter_sink_ready);
assign datar_datar_buf_pipe_valid_sink_ready = ((~datar_datar_buf_pipe_valid_source_valid) | datar_datar_buf_pipe_valid_source_ready);
assign datar_datar_buf_pipe_valid_sink_valid = datar_datar_buf_sink_sink_valid;
assign datar_datar_buf_sink_sink_ready = datar_datar_buf_pipe_valid_sink_ready;
assign datar_datar_buf_pipe_valid_sink_first = datar_datar_buf_sink_sink_first;
assign datar_datar_buf_pipe_valid_sink_last = datar_datar_buf_sink_sink_last;
assign datar_datar_buf_pipe_valid_sink_payload_data = datar_datar_buf_sink_sink_payload_data;
assign datar_datar_buf_source_source_valid = datar_datar_buf_pipe_valid_source_valid;
assign datar_datar_buf_pipe_valid_source_ready = datar_datar_buf_source_source_ready;
assign datar_datar_buf_source_source_first = datar_datar_buf_pipe_valid_source_first;
assign datar_datar_buf_source_source_last = datar_datar_buf_pipe_valid_source_last;
assign datar_datar_buf_source_source_payload_data = datar_datar_buf_pipe_valid_source_payload_data;
always @(*) begin
    builder_sdphydatar_next_state <= 3'd0;
    datar_count_sdphydatar_next_value0 <= 10'd0;
    datar_count_sdphydatar_next_value_ce0 <= 1'd0;
    datar_datar_reset_sdphydatar_next_value2 <= 1'd0;
    datar_datar_reset_sdphydatar_next_value_ce2 <= 1'd0;
    datar_datar_source_ready <= 1'd0;
    datar_pads_out_payload_clk <= 1'd0;
    datar_sink_ready <= 1'd0;
    datar_source_source_first <= 1'd0;
    datar_source_source_last <= 1'd0;
    datar_source_source_payload_data <= 8'd0;
    datar_source_source_payload_status <= 3'd0;
    datar_source_source_valid <= 1'd0;
    datar_stop <= 1'd0;
    datar_timeout_sdphydatar_next_value1 <= 32'd0;
    datar_timeout_sdphydatar_next_value_ce1 <= 1'd0;
    builder_sdphydatar_next_state <= builder_sdphydatar_state;
    case (builder_sdphydatar_state)
        1'd1: begin
            datar_pads_out_payload_clk <= 1'd1;
            datar_datar_reset_sdphydatar_next_value2 <= 1'd0;
            datar_datar_reset_sdphydatar_next_value_ce2 <= 1'd1;
            datar_timeout_sdphydatar_next_value1 <= (datar_timeout - 1'd1);
            datar_timeout_sdphydatar_next_value_ce1 <= 1'd1;
            if (datar_datar_source_valid) begin
                builder_sdphydatar_next_state <= 2'd2;
            end
            datar_timeout_sdphydatar_next_value1 <= (datar_timeout - 1'd1);
            datar_timeout_sdphydatar_next_value_ce1 <= 1'd1;
            if ((datar_timeout == 1'd0)) begin
                datar_sink_ready <= 1'd1;
                builder_sdphydatar_next_state <= 3'd4;
            end
        end
        2'd2: begin
            datar_pads_out_payload_clk <= 1'd1;
            datar_source_source_valid <= datar_datar_source_valid;
            datar_source_source_payload_status <= 1'd0;
            datar_source_source_first <= (datar_count == 1'd0);
            datar_source_source_last <= (datar_count == ((datar_sink_payload_block_length + 4'd8) - 1'd1));
            datar_source_source_payload_data <= datar_datar_source_payload_data;
            if (datar_source_source_valid) begin
                if (datar_source_source_ready) begin
                    datar_datar_source_ready <= 1'd1;
                    datar_count_sdphydatar_next_value0 <= (datar_count + 1'd1);
                    datar_count_sdphydatar_next_value_ce0 <= 1'd1;
                    if (datar_source_source_last) begin
                        datar_sink_ready <= 1'd1;
                        if (datar_sink_last) begin
                            datar_count_sdphydatar_next_value0 <= 1'd0;
                            datar_count_sdphydatar_next_value_ce0 <= 1'd1;
                            builder_sdphydatar_next_state <= 2'd3;
                        end else begin
                            builder_sdphydatar_next_state <= 1'd0;
                        end
                    end
                end else begin
                    datar_stop <= 1'd1;
                end
            end
            datar_timeout_sdphydatar_next_value1 <= (datar_timeout - 1'd1);
            datar_timeout_sdphydatar_next_value_ce1 <= 1'd1;
            if ((datar_timeout == 1'd0)) begin
                datar_sink_ready <= 1'd1;
                builder_sdphydatar_next_state <= 3'd4;
            end
        end
        2'd3: begin
            datar_pads_out_payload_clk <= 1'd1;
            if (datar_pads_out_ready) begin
                datar_count_sdphydatar_next_value0 <= (datar_count + 1'd1);
                datar_count_sdphydatar_next_value_ce0 <= 1'd1;
                if ((datar_count == 6'd39)) begin
                    builder_sdphydatar_next_state <= 1'd0;
                end
            end
        end
        3'd4: begin
            datar_source_source_valid <= 1'd1;
            datar_source_source_payload_status <= 1'd1;
            datar_source_source_last <= 1'd1;
            if (datar_source_source_ready) begin
                builder_sdphydatar_next_state <= 1'd0;
            end
        end
        default: begin
            datar_count_sdphydatar_next_value0 <= 1'd0;
            datar_count_sdphydatar_next_value_ce0 <= 1'd1;
            if ((datar_sink_valid & datar_pads_out_ready)) begin
                datar_pads_out_payload_clk <= 1'd1;
                datar_timeout_sdphydatar_next_value1 <= 32'd100000000;
                datar_timeout_sdphydatar_next_value_ce1 <= 1'd1;
                datar_count_sdphydatar_next_value0 <= 1'd0;
                datar_count_sdphydatar_next_value_ce0 <= 1'd1;
                datar_datar_reset_sdphydatar_next_value2 <= 1'd1;
                datar_datar_reset_sdphydatar_next_value_ce2 <= 1'd1;
                builder_sdphydatar_next_state <= 1'd1;
            end
        end
    endcase
end
assign sdpads_data_i_ce = (clk_i & (~clk_i_d));
assign sdcard_core_crc16_inserter_sink_valid = sdcard_core_sink_sink_valid0;
assign sdcard_core_sink_sink_ready0 = sdcard_core_crc16_inserter_sink_ready;
assign sdcard_core_crc16_inserter_sink_first = sdcard_core_sink_sink_first0;
assign sdcard_core_crc16_inserter_sink_last = sdcard_core_sink_sink_last0;
assign sdcard_core_crc16_inserter_sink_payload_data = sdcard_core_sink_sink_payload_data0;
assign sdcard_core_source_source_valid0 = sdcard_core_source_source_valid1;
assign sdcard_core_source_source_ready1 = sdcard_core_source_source_ready0;
assign sdcard_core_source_source_first0 = sdcard_core_source_source_first1;
assign sdcard_core_source_source_last0 = sdcard_core_source_source_last1;
assign sdcard_core_source_source_payload_data0 = sdcard_core_source_source_payload_data1;
assign sdcard_core_cmd_type = sdcard_core_csrfield_cmd_type;
assign sdcard_core_data_type = sdcard_core_csrfield_data_type;
assign sdcard_core_cmd = sdcard_core_csrfield_cmd;
assign sdcard_core_csrfield_done0 = sdcard_core_cmd_done;
assign sdcard_core_csrfield_error0 = sdcard_core_cmd_error;
assign sdcard_core_csrfield_timeout0 = sdcard_core_cmd_timeout;
assign sdcard_core_csrfield_crc0 = 1'd0;
assign sdcard_core_csrfield_done1 = sdcard_core_data_done;
assign sdcard_core_csrfield_error1 = sdcard_core_data_error;
assign sdcard_core_csrfield_timeout1 = sdcard_core_data_timeout;
assign sdcard_core_csrfield_crc1 = 1'd0;
assign sdcard_core_crc7_inserter_crc_din = {1'd0, 1'd1, sdcard_core_cmd, sdcard_core_cmd_argument_storage};
assign sdcard_core_crc7_inserter_crc_reset = 1'd1;
assign sdcard_core_crc7_inserter_crc_enable = 1'd1;
assign sdcard_core_crc7_inserter_crc1 = {sdcard_core_crc7_inserter_crc0[5], sdcard_core_crc7_inserter_crc0[4], sdcard_core_crc7_inserter_crc0[3], (sdcard_core_crc7_inserter_crc0[2] ^ (sdcard_core_crc7_inserter_crc_din[39] ^ sdcard_core_crc7_inserter_crc0[6])), sdcard_core_crc7_inserter_crc0[1], sdcard_core_crc7_inserter_crc0[0], (sdcard_core_crc7_inserter_crc_din[39] ^ sdcard_core_crc7_inserter_crc0[6])};
assign sdcard_core_crc7_inserter_crc2 = {sdcard_core_crc7_inserter_crc1[5], sdcard_core_crc7_inserter_crc1[4], sdcard_core_crc7_inserter_crc1[3], (sdcard_core_crc7_inserter_crc1[2] ^ (sdcard_core_crc7_inserter_crc_din[38] ^ sdcard_core_crc7_inserter_crc1[6])), sdcard_core_crc7_inserter_crc1[1], sdcard_core_crc7_inserter_crc1[0], (sdcard_core_crc7_inserter_crc_din[38] ^ sdcard_core_crc7_inserter_crc1[6])};
assign sdcard_core_crc7_inserter_crc3 = {sdcard_core_crc7_inserter_crc2[5], sdcard_core_crc7_inserter_crc2[4], sdcard_core_crc7_inserter_crc2[3], (sdcard_core_crc7_inserter_crc2[2] ^ (sdcard_core_crc7_inserter_crc_din[37] ^ sdcard_core_crc7_inserter_crc2[6])), sdcard_core_crc7_inserter_crc2[1], sdcard_core_crc7_inserter_crc2[0], (sdcard_core_crc7_inserter_crc_din[37] ^ sdcard_core_crc7_inserter_crc2[6])};
assign sdcard_core_crc7_inserter_crc4 = {sdcard_core_crc7_inserter_crc3[5], sdcard_core_crc7_inserter_crc3[4], sdcard_core_crc7_inserter_crc3[3], (sdcard_core_crc7_inserter_crc3[2] ^ (sdcard_core_crc7_inserter_crc_din[36] ^ sdcard_core_crc7_inserter_crc3[6])), sdcard_core_crc7_inserter_crc3[1], sdcard_core_crc7_inserter_crc3[0], (sdcard_core_crc7_inserter_crc_din[36] ^ sdcard_core_crc7_inserter_crc3[6])};
assign sdcard_core_crc7_inserter_crc5 = {sdcard_core_crc7_inserter_crc4[5], sdcard_core_crc7_inserter_crc4[4], sdcard_core_crc7_inserter_crc4[3], (sdcard_core_crc7_inserter_crc4[2] ^ (sdcard_core_crc7_inserter_crc_din[35] ^ sdcard_core_crc7_inserter_crc4[6])), sdcard_core_crc7_inserter_crc4[1], sdcard_core_crc7_inserter_crc4[0], (sdcard_core_crc7_inserter_crc_din[35] ^ sdcard_core_crc7_inserter_crc4[6])};
assign sdcard_core_crc7_inserter_crc6 = {sdcard_core_crc7_inserter_crc5[5], sdcard_core_crc7_inserter_crc5[4], sdcard_core_crc7_inserter_crc5[3], (sdcard_core_crc7_inserter_crc5[2] ^ (sdcard_core_crc7_inserter_crc_din[34] ^ sdcard_core_crc7_inserter_crc5[6])), sdcard_core_crc7_inserter_crc5[1], sdcard_core_crc7_inserter_crc5[0], (sdcard_core_crc7_inserter_crc_din[34] ^ sdcard_core_crc7_inserter_crc5[6])};
assign sdcard_core_crc7_inserter_crc7 = {sdcard_core_crc7_inserter_crc6[5], sdcard_core_crc7_inserter_crc6[4], sdcard_core_crc7_inserter_crc6[3], (sdcard_core_crc7_inserter_crc6[2] ^ (sdcard_core_crc7_inserter_crc_din[33] ^ sdcard_core_crc7_inserter_crc6[6])), sdcard_core_crc7_inserter_crc6[1], sdcard_core_crc7_inserter_crc6[0], (sdcard_core_crc7_inserter_crc_din[33] ^ sdcard_core_crc7_inserter_crc6[6])};
assign sdcard_core_crc7_inserter_crc8 = {sdcard_core_crc7_inserter_crc7[5], sdcard_core_crc7_inserter_crc7[4], sdcard_core_crc7_inserter_crc7[3], (sdcard_core_crc7_inserter_crc7[2] ^ (sdcard_core_crc7_inserter_crc_din[32] ^ sdcard_core_crc7_inserter_crc7[6])), sdcard_core_crc7_inserter_crc7[1], sdcard_core_crc7_inserter_crc7[0], (sdcard_core_crc7_inserter_crc_din[32] ^ sdcard_core_crc7_inserter_crc7[6])};
assign sdcard_core_crc7_inserter_crc9 = {sdcard_core_crc7_inserter_crc8[5], sdcard_core_crc7_inserter_crc8[4], sdcard_core_crc7_inserter_crc8[3], (sdcard_core_crc7_inserter_crc8[2] ^ (sdcard_core_crc7_inserter_crc_din[31] ^ sdcard_core_crc7_inserter_crc8[6])), sdcard_core_crc7_inserter_crc8[1], sdcard_core_crc7_inserter_crc8[0], (sdcard_core_crc7_inserter_crc_din[31] ^ sdcard_core_crc7_inserter_crc8[6])};
assign sdcard_core_crc7_inserter_crc10 = {sdcard_core_crc7_inserter_crc9[5], sdcard_core_crc7_inserter_crc9[4], sdcard_core_crc7_inserter_crc9[3], (sdcard_core_crc7_inserter_crc9[2] ^ (sdcard_core_crc7_inserter_crc_din[30] ^ sdcard_core_crc7_inserter_crc9[6])), sdcard_core_crc7_inserter_crc9[1], sdcard_core_crc7_inserter_crc9[0], (sdcard_core_crc7_inserter_crc_din[30] ^ sdcard_core_crc7_inserter_crc9[6])};
assign sdcard_core_crc7_inserter_crc11 = {sdcard_core_crc7_inserter_crc10[5], sdcard_core_crc7_inserter_crc10[4], sdcard_core_crc7_inserter_crc10[3], (sdcard_core_crc7_inserter_crc10[2] ^ (sdcard_core_crc7_inserter_crc_din[29] ^ sdcard_core_crc7_inserter_crc10[6])), sdcard_core_crc7_inserter_crc10[1], sdcard_core_crc7_inserter_crc10[0], (sdcard_core_crc7_inserter_crc_din[29] ^ sdcard_core_crc7_inserter_crc10[6])};
assign sdcard_core_crc7_inserter_crc12 = {sdcard_core_crc7_inserter_crc11[5], sdcard_core_crc7_inserter_crc11[4], sdcard_core_crc7_inserter_crc11[3], (sdcard_core_crc7_inserter_crc11[2] ^ (sdcard_core_crc7_inserter_crc_din[28] ^ sdcard_core_crc7_inserter_crc11[6])), sdcard_core_crc7_inserter_crc11[1], sdcard_core_crc7_inserter_crc11[0], (sdcard_core_crc7_inserter_crc_din[28] ^ sdcard_core_crc7_inserter_crc11[6])};
assign sdcard_core_crc7_inserter_crc13 = {sdcard_core_crc7_inserter_crc12[5], sdcard_core_crc7_inserter_crc12[4], sdcard_core_crc7_inserter_crc12[3], (sdcard_core_crc7_inserter_crc12[2] ^ (sdcard_core_crc7_inserter_crc_din[27] ^ sdcard_core_crc7_inserter_crc12[6])), sdcard_core_crc7_inserter_crc12[1], sdcard_core_crc7_inserter_crc12[0], (sdcard_core_crc7_inserter_crc_din[27] ^ sdcard_core_crc7_inserter_crc12[6])};
assign sdcard_core_crc7_inserter_crc14 = {sdcard_core_crc7_inserter_crc13[5], sdcard_core_crc7_inserter_crc13[4], sdcard_core_crc7_inserter_crc13[3], (sdcard_core_crc7_inserter_crc13[2] ^ (sdcard_core_crc7_inserter_crc_din[26] ^ sdcard_core_crc7_inserter_crc13[6])), sdcard_core_crc7_inserter_crc13[1], sdcard_core_crc7_inserter_crc13[0], (sdcard_core_crc7_inserter_crc_din[26] ^ sdcard_core_crc7_inserter_crc13[6])};
assign sdcard_core_crc7_inserter_crc15 = {sdcard_core_crc7_inserter_crc14[5], sdcard_core_crc7_inserter_crc14[4], sdcard_core_crc7_inserter_crc14[3], (sdcard_core_crc7_inserter_crc14[2] ^ (sdcard_core_crc7_inserter_crc_din[25] ^ sdcard_core_crc7_inserter_crc14[6])), sdcard_core_crc7_inserter_crc14[1], sdcard_core_crc7_inserter_crc14[0], (sdcard_core_crc7_inserter_crc_din[25] ^ sdcard_core_crc7_inserter_crc14[6])};
assign sdcard_core_crc7_inserter_crc16 = {sdcard_core_crc7_inserter_crc15[5], sdcard_core_crc7_inserter_crc15[4], sdcard_core_crc7_inserter_crc15[3], (sdcard_core_crc7_inserter_crc15[2] ^ (sdcard_core_crc7_inserter_crc_din[24] ^ sdcard_core_crc7_inserter_crc15[6])), sdcard_core_crc7_inserter_crc15[1], sdcard_core_crc7_inserter_crc15[0], (sdcard_core_crc7_inserter_crc_din[24] ^ sdcard_core_crc7_inserter_crc15[6])};
assign sdcard_core_crc7_inserter_crc17 = {sdcard_core_crc7_inserter_crc16[5], sdcard_core_crc7_inserter_crc16[4], sdcard_core_crc7_inserter_crc16[3], (sdcard_core_crc7_inserter_crc16[2] ^ (sdcard_core_crc7_inserter_crc_din[23] ^ sdcard_core_crc7_inserter_crc16[6])), sdcard_core_crc7_inserter_crc16[1], sdcard_core_crc7_inserter_crc16[0], (sdcard_core_crc7_inserter_crc_din[23] ^ sdcard_core_crc7_inserter_crc16[6])};
assign sdcard_core_crc7_inserter_crc18 = {sdcard_core_crc7_inserter_crc17[5], sdcard_core_crc7_inserter_crc17[4], sdcard_core_crc7_inserter_crc17[3], (sdcard_core_crc7_inserter_crc17[2] ^ (sdcard_core_crc7_inserter_crc_din[22] ^ sdcard_core_crc7_inserter_crc17[6])), sdcard_core_crc7_inserter_crc17[1], sdcard_core_crc7_inserter_crc17[0], (sdcard_core_crc7_inserter_crc_din[22] ^ sdcard_core_crc7_inserter_crc17[6])};
assign sdcard_core_crc7_inserter_crc19 = {sdcard_core_crc7_inserter_crc18[5], sdcard_core_crc7_inserter_crc18[4], sdcard_core_crc7_inserter_crc18[3], (sdcard_core_crc7_inserter_crc18[2] ^ (sdcard_core_crc7_inserter_crc_din[21] ^ sdcard_core_crc7_inserter_crc18[6])), sdcard_core_crc7_inserter_crc18[1], sdcard_core_crc7_inserter_crc18[0], (sdcard_core_crc7_inserter_crc_din[21] ^ sdcard_core_crc7_inserter_crc18[6])};
assign sdcard_core_crc7_inserter_crc20 = {sdcard_core_crc7_inserter_crc19[5], sdcard_core_crc7_inserter_crc19[4], sdcard_core_crc7_inserter_crc19[3], (sdcard_core_crc7_inserter_crc19[2] ^ (sdcard_core_crc7_inserter_crc_din[20] ^ sdcard_core_crc7_inserter_crc19[6])), sdcard_core_crc7_inserter_crc19[1], sdcard_core_crc7_inserter_crc19[0], (sdcard_core_crc7_inserter_crc_din[20] ^ sdcard_core_crc7_inserter_crc19[6])};
assign sdcard_core_crc7_inserter_crc21 = {sdcard_core_crc7_inserter_crc20[5], sdcard_core_crc7_inserter_crc20[4], sdcard_core_crc7_inserter_crc20[3], (sdcard_core_crc7_inserter_crc20[2] ^ (sdcard_core_crc7_inserter_crc_din[19] ^ sdcard_core_crc7_inserter_crc20[6])), sdcard_core_crc7_inserter_crc20[1], sdcard_core_crc7_inserter_crc20[0], (sdcard_core_crc7_inserter_crc_din[19] ^ sdcard_core_crc7_inserter_crc20[6])};
assign sdcard_core_crc7_inserter_crc22 = {sdcard_core_crc7_inserter_crc21[5], sdcard_core_crc7_inserter_crc21[4], sdcard_core_crc7_inserter_crc21[3], (sdcard_core_crc7_inserter_crc21[2] ^ (sdcard_core_crc7_inserter_crc_din[18] ^ sdcard_core_crc7_inserter_crc21[6])), sdcard_core_crc7_inserter_crc21[1], sdcard_core_crc7_inserter_crc21[0], (sdcard_core_crc7_inserter_crc_din[18] ^ sdcard_core_crc7_inserter_crc21[6])};
assign sdcard_core_crc7_inserter_crc23 = {sdcard_core_crc7_inserter_crc22[5], sdcard_core_crc7_inserter_crc22[4], sdcard_core_crc7_inserter_crc22[3], (sdcard_core_crc7_inserter_crc22[2] ^ (sdcard_core_crc7_inserter_crc_din[17] ^ sdcard_core_crc7_inserter_crc22[6])), sdcard_core_crc7_inserter_crc22[1], sdcard_core_crc7_inserter_crc22[0], (sdcard_core_crc7_inserter_crc_din[17] ^ sdcard_core_crc7_inserter_crc22[6])};
assign sdcard_core_crc7_inserter_crc24 = {sdcard_core_crc7_inserter_crc23[5], sdcard_core_crc7_inserter_crc23[4], sdcard_core_crc7_inserter_crc23[3], (sdcard_core_crc7_inserter_crc23[2] ^ (sdcard_core_crc7_inserter_crc_din[16] ^ sdcard_core_crc7_inserter_crc23[6])), sdcard_core_crc7_inserter_crc23[1], sdcard_core_crc7_inserter_crc23[0], (sdcard_core_crc7_inserter_crc_din[16] ^ sdcard_core_crc7_inserter_crc23[6])};
assign sdcard_core_crc7_inserter_crc25 = {sdcard_core_crc7_inserter_crc24[5], sdcard_core_crc7_inserter_crc24[4], sdcard_core_crc7_inserter_crc24[3], (sdcard_core_crc7_inserter_crc24[2] ^ (sdcard_core_crc7_inserter_crc_din[15] ^ sdcard_core_crc7_inserter_crc24[6])), sdcard_core_crc7_inserter_crc24[1], sdcard_core_crc7_inserter_crc24[0], (sdcard_core_crc7_inserter_crc_din[15] ^ sdcard_core_crc7_inserter_crc24[6])};
assign sdcard_core_crc7_inserter_crc26 = {sdcard_core_crc7_inserter_crc25[5], sdcard_core_crc7_inserter_crc25[4], sdcard_core_crc7_inserter_crc25[3], (sdcard_core_crc7_inserter_crc25[2] ^ (sdcard_core_crc7_inserter_crc_din[14] ^ sdcard_core_crc7_inserter_crc25[6])), sdcard_core_crc7_inserter_crc25[1], sdcard_core_crc7_inserter_crc25[0], (sdcard_core_crc7_inserter_crc_din[14] ^ sdcard_core_crc7_inserter_crc25[6])};
assign sdcard_core_crc7_inserter_crc27 = {sdcard_core_crc7_inserter_crc26[5], sdcard_core_crc7_inserter_crc26[4], sdcard_core_crc7_inserter_crc26[3], (sdcard_core_crc7_inserter_crc26[2] ^ (sdcard_core_crc7_inserter_crc_din[13] ^ sdcard_core_crc7_inserter_crc26[6])), sdcard_core_crc7_inserter_crc26[1], sdcard_core_crc7_inserter_crc26[0], (sdcard_core_crc7_inserter_crc_din[13] ^ sdcard_core_crc7_inserter_crc26[6])};
assign sdcard_core_crc7_inserter_crc28 = {sdcard_core_crc7_inserter_crc27[5], sdcard_core_crc7_inserter_crc27[4], sdcard_core_crc7_inserter_crc27[3], (sdcard_core_crc7_inserter_crc27[2] ^ (sdcard_core_crc7_inserter_crc_din[12] ^ sdcard_core_crc7_inserter_crc27[6])), sdcard_core_crc7_inserter_crc27[1], sdcard_core_crc7_inserter_crc27[0], (sdcard_core_crc7_inserter_crc_din[12] ^ sdcard_core_crc7_inserter_crc27[6])};
assign sdcard_core_crc7_inserter_crc29 = {sdcard_core_crc7_inserter_crc28[5], sdcard_core_crc7_inserter_crc28[4], sdcard_core_crc7_inserter_crc28[3], (sdcard_core_crc7_inserter_crc28[2] ^ (sdcard_core_crc7_inserter_crc_din[11] ^ sdcard_core_crc7_inserter_crc28[6])), sdcard_core_crc7_inserter_crc28[1], sdcard_core_crc7_inserter_crc28[0], (sdcard_core_crc7_inserter_crc_din[11] ^ sdcard_core_crc7_inserter_crc28[6])};
assign sdcard_core_crc7_inserter_crc30 = {sdcard_core_crc7_inserter_crc29[5], sdcard_core_crc7_inserter_crc29[4], sdcard_core_crc7_inserter_crc29[3], (sdcard_core_crc7_inserter_crc29[2] ^ (sdcard_core_crc7_inserter_crc_din[10] ^ sdcard_core_crc7_inserter_crc29[6])), sdcard_core_crc7_inserter_crc29[1], sdcard_core_crc7_inserter_crc29[0], (sdcard_core_crc7_inserter_crc_din[10] ^ sdcard_core_crc7_inserter_crc29[6])};
assign sdcard_core_crc7_inserter_crc31 = {sdcard_core_crc7_inserter_crc30[5], sdcard_core_crc7_inserter_crc30[4], sdcard_core_crc7_inserter_crc30[3], (sdcard_core_crc7_inserter_crc30[2] ^ (sdcard_core_crc7_inserter_crc_din[9] ^ sdcard_core_crc7_inserter_crc30[6])), sdcard_core_crc7_inserter_crc30[1], sdcard_core_crc7_inserter_crc30[0], (sdcard_core_crc7_inserter_crc_din[9] ^ sdcard_core_crc7_inserter_crc30[6])};
assign sdcard_core_crc7_inserter_crc32 = {sdcard_core_crc7_inserter_crc31[5], sdcard_core_crc7_inserter_crc31[4], sdcard_core_crc7_inserter_crc31[3], (sdcard_core_crc7_inserter_crc31[2] ^ (sdcard_core_crc7_inserter_crc_din[8] ^ sdcard_core_crc7_inserter_crc31[6])), sdcard_core_crc7_inserter_crc31[1], sdcard_core_crc7_inserter_crc31[0], (sdcard_core_crc7_inserter_crc_din[8] ^ sdcard_core_crc7_inserter_crc31[6])};
assign sdcard_core_crc7_inserter_crc33 = {sdcard_core_crc7_inserter_crc32[5], sdcard_core_crc7_inserter_crc32[4], sdcard_core_crc7_inserter_crc32[3], (sdcard_core_crc7_inserter_crc32[2] ^ (sdcard_core_crc7_inserter_crc_din[7] ^ sdcard_core_crc7_inserter_crc32[6])), sdcard_core_crc7_inserter_crc32[1], sdcard_core_crc7_inserter_crc32[0], (sdcard_core_crc7_inserter_crc_din[7] ^ sdcard_core_crc7_inserter_crc32[6])};
assign sdcard_core_crc7_inserter_crc34 = {sdcard_core_crc7_inserter_crc33[5], sdcard_core_crc7_inserter_crc33[4], sdcard_core_crc7_inserter_crc33[3], (sdcard_core_crc7_inserter_crc33[2] ^ (sdcard_core_crc7_inserter_crc_din[6] ^ sdcard_core_crc7_inserter_crc33[6])), sdcard_core_crc7_inserter_crc33[1], sdcard_core_crc7_inserter_crc33[0], (sdcard_core_crc7_inserter_crc_din[6] ^ sdcard_core_crc7_inserter_crc33[6])};
assign sdcard_core_crc7_inserter_crc35 = {sdcard_core_crc7_inserter_crc34[5], sdcard_core_crc7_inserter_crc34[4], sdcard_core_crc7_inserter_crc34[3], (sdcard_core_crc7_inserter_crc34[2] ^ (sdcard_core_crc7_inserter_crc_din[5] ^ sdcard_core_crc7_inserter_crc34[6])), sdcard_core_crc7_inserter_crc34[1], sdcard_core_crc7_inserter_crc34[0], (sdcard_core_crc7_inserter_crc_din[5] ^ sdcard_core_crc7_inserter_crc34[6])};
assign sdcard_core_crc7_inserter_crc36 = {sdcard_core_crc7_inserter_crc35[5], sdcard_core_crc7_inserter_crc35[4], sdcard_core_crc7_inserter_crc35[3], (sdcard_core_crc7_inserter_crc35[2] ^ (sdcard_core_crc7_inserter_crc_din[4] ^ sdcard_core_crc7_inserter_crc35[6])), sdcard_core_crc7_inserter_crc35[1], sdcard_core_crc7_inserter_crc35[0], (sdcard_core_crc7_inserter_crc_din[4] ^ sdcard_core_crc7_inserter_crc35[6])};
assign sdcard_core_crc7_inserter_crc37 = {sdcard_core_crc7_inserter_crc36[5], sdcard_core_crc7_inserter_crc36[4], sdcard_core_crc7_inserter_crc36[3], (sdcard_core_crc7_inserter_crc36[2] ^ (sdcard_core_crc7_inserter_crc_din[3] ^ sdcard_core_crc7_inserter_crc36[6])), sdcard_core_crc7_inserter_crc36[1], sdcard_core_crc7_inserter_crc36[0], (sdcard_core_crc7_inserter_crc_din[3] ^ sdcard_core_crc7_inserter_crc36[6])};
assign sdcard_core_crc7_inserter_crc38 = {sdcard_core_crc7_inserter_crc37[5], sdcard_core_crc7_inserter_crc37[4], sdcard_core_crc7_inserter_crc37[3], (sdcard_core_crc7_inserter_crc37[2] ^ (sdcard_core_crc7_inserter_crc_din[2] ^ sdcard_core_crc7_inserter_crc37[6])), sdcard_core_crc7_inserter_crc37[1], sdcard_core_crc7_inserter_crc37[0], (sdcard_core_crc7_inserter_crc_din[2] ^ sdcard_core_crc7_inserter_crc37[6])};
assign sdcard_core_crc7_inserter_crc39 = {sdcard_core_crc7_inserter_crc38[5], sdcard_core_crc7_inserter_crc38[4], sdcard_core_crc7_inserter_crc38[3], (sdcard_core_crc7_inserter_crc38[2] ^ (sdcard_core_crc7_inserter_crc_din[1] ^ sdcard_core_crc7_inserter_crc38[6])), sdcard_core_crc7_inserter_crc38[1], sdcard_core_crc7_inserter_crc38[0], (sdcard_core_crc7_inserter_crc_din[1] ^ sdcard_core_crc7_inserter_crc38[6])};
assign sdcard_core_crc7_inserter_crc40 = {sdcard_core_crc7_inserter_crc39[5], sdcard_core_crc7_inserter_crc39[4], sdcard_core_crc7_inserter_crc39[3], (sdcard_core_crc7_inserter_crc39[2] ^ (sdcard_core_crc7_inserter_crc_din[0] ^ sdcard_core_crc7_inserter_crc39[6])), sdcard_core_crc7_inserter_crc39[1], sdcard_core_crc7_inserter_crc39[0], (sdcard_core_crc7_inserter_crc_din[0] ^ sdcard_core_crc7_inserter_crc39[6])};
always @(*) begin
    sdcard_core_crc7_inserter_crc_crc <= 7'd0;
    if (sdcard_core_crc7_inserter_crc_enable) begin
        sdcard_core_crc7_inserter_crc_crc <= sdcard_core_crc7_inserter_crc40;
    end else begin
        sdcard_core_crc7_inserter_crc_crc <= sdcard_core_crc7_inserter_crc0;
    end
end
assign sdcard_core_crc16_inserter_crc0_reset = ((sdcard_core_crc16_inserter_source_valid & sdcard_core_crc16_inserter_source_ready) & sdcard_core_crc16_inserter_source_last);
assign sdcard_core_crc16_inserter_crc0_enable = (sdcard_core_crc16_inserter_sink_valid & sdcard_core_crc16_inserter_sink_ready);
always @(*) begin
    sdcard_core_crc16_inserter_crc0_din <= 2'd0;
    sdcard_core_crc16_inserter_crc0_din[0] <= sdcard_core_crc16_inserter_sink_payload_data[0];
    sdcard_core_crc16_inserter_crc0_din[1] <= sdcard_core_crc16_inserter_sink_payload_data[4];
end
assign sdcard_core_crc16_inserter_crc1_reset = ((sdcard_core_crc16_inserter_source_valid & sdcard_core_crc16_inserter_source_ready) & sdcard_core_crc16_inserter_source_last);
assign sdcard_core_crc16_inserter_crc1_enable = (sdcard_core_crc16_inserter_sink_valid & sdcard_core_crc16_inserter_sink_ready);
always @(*) begin
    sdcard_core_crc16_inserter_crc1_din <= 2'd0;
    sdcard_core_crc16_inserter_crc1_din[0] <= sdcard_core_crc16_inserter_sink_payload_data[1];
    sdcard_core_crc16_inserter_crc1_din[1] <= sdcard_core_crc16_inserter_sink_payload_data[5];
end
assign sdcard_core_crc16_inserter_crc2_reset = ((sdcard_core_crc16_inserter_source_valid & sdcard_core_crc16_inserter_source_ready) & sdcard_core_crc16_inserter_source_last);
assign sdcard_core_crc16_inserter_crc2_enable = (sdcard_core_crc16_inserter_sink_valid & sdcard_core_crc16_inserter_sink_ready);
always @(*) begin
    sdcard_core_crc16_inserter_crc2_din <= 2'd0;
    sdcard_core_crc16_inserter_crc2_din[0] <= sdcard_core_crc16_inserter_sink_payload_data[2];
    sdcard_core_crc16_inserter_crc2_din[1] <= sdcard_core_crc16_inserter_sink_payload_data[6];
end
assign sdcard_core_crc16_inserter_crc3_reset = ((sdcard_core_crc16_inserter_source_valid & sdcard_core_crc16_inserter_source_ready) & sdcard_core_crc16_inserter_source_last);
assign sdcard_core_crc16_inserter_crc3_enable = (sdcard_core_crc16_inserter_sink_valid & sdcard_core_crc16_inserter_sink_ready);
always @(*) begin
    sdcard_core_crc16_inserter_crc3_din <= 2'd0;
    sdcard_core_crc16_inserter_crc3_din[0] <= sdcard_core_crc16_inserter_sink_payload_data[3];
    sdcard_core_crc16_inserter_crc3_din[1] <= sdcard_core_crc16_inserter_sink_payload_data[7];
end
assign sdcard_core_crc16_inserter_crc01 = {sdcard_core_crc16_inserter_crc00[14], sdcard_core_crc16_inserter_crc00[13], sdcard_core_crc16_inserter_crc00[12], (sdcard_core_crc16_inserter_crc00[11] ^ (sdcard_core_crc16_inserter_crc0_din[1] ^ sdcard_core_crc16_inserter_crc00[15])), sdcard_core_crc16_inserter_crc00[10], sdcard_core_crc16_inserter_crc00[9], sdcard_core_crc16_inserter_crc00[8], sdcard_core_crc16_inserter_crc00[7], sdcard_core_crc16_inserter_crc00[6], sdcard_core_crc16_inserter_crc00[5], (sdcard_core_crc16_inserter_crc00[4] ^ (sdcard_core_crc16_inserter_crc0_din[1] ^ sdcard_core_crc16_inserter_crc00[15])), sdcard_core_crc16_inserter_crc00[3], sdcard_core_crc16_inserter_crc00[2], sdcard_core_crc16_inserter_crc00[1], sdcard_core_crc16_inserter_crc00[0], (sdcard_core_crc16_inserter_crc0_din[1] ^ sdcard_core_crc16_inserter_crc00[15])};
assign sdcard_core_crc16_inserter_crc02 = {sdcard_core_crc16_inserter_crc01[14], sdcard_core_crc16_inserter_crc01[13], sdcard_core_crc16_inserter_crc01[12], (sdcard_core_crc16_inserter_crc01[11] ^ (sdcard_core_crc16_inserter_crc0_din[0] ^ sdcard_core_crc16_inserter_crc01[15])), sdcard_core_crc16_inserter_crc01[10], sdcard_core_crc16_inserter_crc01[9], sdcard_core_crc16_inserter_crc01[8], sdcard_core_crc16_inserter_crc01[7], sdcard_core_crc16_inserter_crc01[6], sdcard_core_crc16_inserter_crc01[5], (sdcard_core_crc16_inserter_crc01[4] ^ (sdcard_core_crc16_inserter_crc0_din[0] ^ sdcard_core_crc16_inserter_crc01[15])), sdcard_core_crc16_inserter_crc01[3], sdcard_core_crc16_inserter_crc01[2], sdcard_core_crc16_inserter_crc01[1], sdcard_core_crc16_inserter_crc01[0], (sdcard_core_crc16_inserter_crc0_din[0] ^ sdcard_core_crc16_inserter_crc01[15])};
always @(*) begin
    sdcard_core_crc16_inserter_crc0_crc <= 16'd0;
    if (sdcard_core_crc16_inserter_crc0_enable) begin
        sdcard_core_crc16_inserter_crc0_crc <= sdcard_core_crc16_inserter_crc02;
    end else begin
        sdcard_core_crc16_inserter_crc0_crc <= sdcard_core_crc16_inserter_crc00;
    end
end
assign sdcard_core_crc16_inserter_crc11 = {sdcard_core_crc16_inserter_crc10[14], sdcard_core_crc16_inserter_crc10[13], sdcard_core_crc16_inserter_crc10[12], (sdcard_core_crc16_inserter_crc10[11] ^ (sdcard_core_crc16_inserter_crc1_din[1] ^ sdcard_core_crc16_inserter_crc10[15])), sdcard_core_crc16_inserter_crc10[10], sdcard_core_crc16_inserter_crc10[9], sdcard_core_crc16_inserter_crc10[8], sdcard_core_crc16_inserter_crc10[7], sdcard_core_crc16_inserter_crc10[6], sdcard_core_crc16_inserter_crc10[5], (sdcard_core_crc16_inserter_crc10[4] ^ (sdcard_core_crc16_inserter_crc1_din[1] ^ sdcard_core_crc16_inserter_crc10[15])), sdcard_core_crc16_inserter_crc10[3], sdcard_core_crc16_inserter_crc10[2], sdcard_core_crc16_inserter_crc10[1], sdcard_core_crc16_inserter_crc10[0], (sdcard_core_crc16_inserter_crc1_din[1] ^ sdcard_core_crc16_inserter_crc10[15])};
assign sdcard_core_crc16_inserter_crc12 = {sdcard_core_crc16_inserter_crc11[14], sdcard_core_crc16_inserter_crc11[13], sdcard_core_crc16_inserter_crc11[12], (sdcard_core_crc16_inserter_crc11[11] ^ (sdcard_core_crc16_inserter_crc1_din[0] ^ sdcard_core_crc16_inserter_crc11[15])), sdcard_core_crc16_inserter_crc11[10], sdcard_core_crc16_inserter_crc11[9], sdcard_core_crc16_inserter_crc11[8], sdcard_core_crc16_inserter_crc11[7], sdcard_core_crc16_inserter_crc11[6], sdcard_core_crc16_inserter_crc11[5], (sdcard_core_crc16_inserter_crc11[4] ^ (sdcard_core_crc16_inserter_crc1_din[0] ^ sdcard_core_crc16_inserter_crc11[15])), sdcard_core_crc16_inserter_crc11[3], sdcard_core_crc16_inserter_crc11[2], sdcard_core_crc16_inserter_crc11[1], sdcard_core_crc16_inserter_crc11[0], (sdcard_core_crc16_inserter_crc1_din[0] ^ sdcard_core_crc16_inserter_crc11[15])};
always @(*) begin
    sdcard_core_crc16_inserter_crc1_crc <= 16'd0;
    if (sdcard_core_crc16_inserter_crc1_enable) begin
        sdcard_core_crc16_inserter_crc1_crc <= sdcard_core_crc16_inserter_crc12;
    end else begin
        sdcard_core_crc16_inserter_crc1_crc <= sdcard_core_crc16_inserter_crc10;
    end
end
assign sdcard_core_crc16_inserter_crc21 = {sdcard_core_crc16_inserter_crc20[14], sdcard_core_crc16_inserter_crc20[13], sdcard_core_crc16_inserter_crc20[12], (sdcard_core_crc16_inserter_crc20[11] ^ (sdcard_core_crc16_inserter_crc2_din[1] ^ sdcard_core_crc16_inserter_crc20[15])), sdcard_core_crc16_inserter_crc20[10], sdcard_core_crc16_inserter_crc20[9], sdcard_core_crc16_inserter_crc20[8], sdcard_core_crc16_inserter_crc20[7], sdcard_core_crc16_inserter_crc20[6], sdcard_core_crc16_inserter_crc20[5], (sdcard_core_crc16_inserter_crc20[4] ^ (sdcard_core_crc16_inserter_crc2_din[1] ^ sdcard_core_crc16_inserter_crc20[15])), sdcard_core_crc16_inserter_crc20[3], sdcard_core_crc16_inserter_crc20[2], sdcard_core_crc16_inserter_crc20[1], sdcard_core_crc16_inserter_crc20[0], (sdcard_core_crc16_inserter_crc2_din[1] ^ sdcard_core_crc16_inserter_crc20[15])};
assign sdcard_core_crc16_inserter_crc22 = {sdcard_core_crc16_inserter_crc21[14], sdcard_core_crc16_inserter_crc21[13], sdcard_core_crc16_inserter_crc21[12], (sdcard_core_crc16_inserter_crc21[11] ^ (sdcard_core_crc16_inserter_crc2_din[0] ^ sdcard_core_crc16_inserter_crc21[15])), sdcard_core_crc16_inserter_crc21[10], sdcard_core_crc16_inserter_crc21[9], sdcard_core_crc16_inserter_crc21[8], sdcard_core_crc16_inserter_crc21[7], sdcard_core_crc16_inserter_crc21[6], sdcard_core_crc16_inserter_crc21[5], (sdcard_core_crc16_inserter_crc21[4] ^ (sdcard_core_crc16_inserter_crc2_din[0] ^ sdcard_core_crc16_inserter_crc21[15])), sdcard_core_crc16_inserter_crc21[3], sdcard_core_crc16_inserter_crc21[2], sdcard_core_crc16_inserter_crc21[1], sdcard_core_crc16_inserter_crc21[0], (sdcard_core_crc16_inserter_crc2_din[0] ^ sdcard_core_crc16_inserter_crc21[15])};
always @(*) begin
    sdcard_core_crc16_inserter_crc2_crc <= 16'd0;
    if (sdcard_core_crc16_inserter_crc2_enable) begin
        sdcard_core_crc16_inserter_crc2_crc <= sdcard_core_crc16_inserter_crc22;
    end else begin
        sdcard_core_crc16_inserter_crc2_crc <= sdcard_core_crc16_inserter_crc20;
    end
end
assign sdcard_core_crc16_inserter_crc31 = {sdcard_core_crc16_inserter_crc30[14], sdcard_core_crc16_inserter_crc30[13], sdcard_core_crc16_inserter_crc30[12], (sdcard_core_crc16_inserter_crc30[11] ^ (sdcard_core_crc16_inserter_crc3_din[1] ^ sdcard_core_crc16_inserter_crc30[15])), sdcard_core_crc16_inserter_crc30[10], sdcard_core_crc16_inserter_crc30[9], sdcard_core_crc16_inserter_crc30[8], sdcard_core_crc16_inserter_crc30[7], sdcard_core_crc16_inserter_crc30[6], sdcard_core_crc16_inserter_crc30[5], (sdcard_core_crc16_inserter_crc30[4] ^ (sdcard_core_crc16_inserter_crc3_din[1] ^ sdcard_core_crc16_inserter_crc30[15])), sdcard_core_crc16_inserter_crc30[3], sdcard_core_crc16_inserter_crc30[2], sdcard_core_crc16_inserter_crc30[1], sdcard_core_crc16_inserter_crc30[0], (sdcard_core_crc16_inserter_crc3_din[1] ^ sdcard_core_crc16_inserter_crc30[15])};
assign sdcard_core_crc16_inserter_crc32 = {sdcard_core_crc16_inserter_crc31[14], sdcard_core_crc16_inserter_crc31[13], sdcard_core_crc16_inserter_crc31[12], (sdcard_core_crc16_inserter_crc31[11] ^ (sdcard_core_crc16_inserter_crc3_din[0] ^ sdcard_core_crc16_inserter_crc31[15])), sdcard_core_crc16_inserter_crc31[10], sdcard_core_crc16_inserter_crc31[9], sdcard_core_crc16_inserter_crc31[8], sdcard_core_crc16_inserter_crc31[7], sdcard_core_crc16_inserter_crc31[6], sdcard_core_crc16_inserter_crc31[5], (sdcard_core_crc16_inserter_crc31[4] ^ (sdcard_core_crc16_inserter_crc3_din[0] ^ sdcard_core_crc16_inserter_crc31[15])), sdcard_core_crc16_inserter_crc31[3], sdcard_core_crc16_inserter_crc31[2], sdcard_core_crc16_inserter_crc31[1], sdcard_core_crc16_inserter_crc31[0], (sdcard_core_crc16_inserter_crc3_din[0] ^ sdcard_core_crc16_inserter_crc31[15])};
always @(*) begin
    sdcard_core_crc16_inserter_crc3_crc <= 16'd0;
    if (sdcard_core_crc16_inserter_crc3_enable) begin
        sdcard_core_crc16_inserter_crc3_crc <= sdcard_core_crc16_inserter_crc32;
    end else begin
        sdcard_core_crc16_inserter_crc3_crc <= sdcard_core_crc16_inserter_crc30;
    end
end
always @(*) begin
    builder_crc16inserter_next_state <= 1'd0;
    sdcard_core_crc16_inserter_count_crc16inserter_next_value <= 3'd0;
    sdcard_core_crc16_inserter_count_crc16inserter_next_value_ce <= 1'd0;
    sdcard_core_crc16_inserter_sink_ready <= 1'd0;
    sdcard_core_crc16_inserter_source_first <= 1'd0;
    sdcard_core_crc16_inserter_source_last <= 1'd0;
    sdcard_core_crc16_inserter_source_payload_data <= 8'd0;
    sdcard_core_crc16_inserter_source_valid <= 1'd0;
    builder_crc16inserter_next_state <= builder_crc16inserter_state;
    case (builder_crc16inserter_state)
        1'd1: begin
            sdcard_core_crc16_inserter_source_valid <= 1'd1;
            sdcard_core_crc16_inserter_source_last <= (sdcard_core_crc16_inserter_count == 3'd7);
            case (sdcard_core_crc16_inserter_count)
                1'd0: begin
                    sdcard_core_crc16_inserter_source_payload_data[0] <= sdcard_core_crc16_inserter_crc0_crc[14];
                    sdcard_core_crc16_inserter_source_payload_data[1] <= sdcard_core_crc16_inserter_crc1_crc[14];
                    sdcard_core_crc16_inserter_source_payload_data[2] <= sdcard_core_crc16_inserter_crc2_crc[14];
                    sdcard_core_crc16_inserter_source_payload_data[3] <= sdcard_core_crc16_inserter_crc3_crc[14];
                    sdcard_core_crc16_inserter_source_payload_data[4] <= sdcard_core_crc16_inserter_crc0_crc[15];
                    sdcard_core_crc16_inserter_source_payload_data[5] <= sdcard_core_crc16_inserter_crc1_crc[15];
                    sdcard_core_crc16_inserter_source_payload_data[6] <= sdcard_core_crc16_inserter_crc2_crc[15];
                    sdcard_core_crc16_inserter_source_payload_data[7] <= sdcard_core_crc16_inserter_crc3_crc[15];
                end
                1'd1: begin
                    sdcard_core_crc16_inserter_source_payload_data[0] <= sdcard_core_crc16_inserter_crc0_crc[12];
                    sdcard_core_crc16_inserter_source_payload_data[1] <= sdcard_core_crc16_inserter_crc1_crc[12];
                    sdcard_core_crc16_inserter_source_payload_data[2] <= sdcard_core_crc16_inserter_crc2_crc[12];
                    sdcard_core_crc16_inserter_source_payload_data[3] <= sdcard_core_crc16_inserter_crc3_crc[12];
                    sdcard_core_crc16_inserter_source_payload_data[4] <= sdcard_core_crc16_inserter_crc0_crc[13];
                    sdcard_core_crc16_inserter_source_payload_data[5] <= sdcard_core_crc16_inserter_crc1_crc[13];
                    sdcard_core_crc16_inserter_source_payload_data[6] <= sdcard_core_crc16_inserter_crc2_crc[13];
                    sdcard_core_crc16_inserter_source_payload_data[7] <= sdcard_core_crc16_inserter_crc3_crc[13];
                end
                2'd2: begin
                    sdcard_core_crc16_inserter_source_payload_data[0] <= sdcard_core_crc16_inserter_crc0_crc[10];
                    sdcard_core_crc16_inserter_source_payload_data[1] <= sdcard_core_crc16_inserter_crc1_crc[10];
                    sdcard_core_crc16_inserter_source_payload_data[2] <= sdcard_core_crc16_inserter_crc2_crc[10];
                    sdcard_core_crc16_inserter_source_payload_data[3] <= sdcard_core_crc16_inserter_crc3_crc[10];
                    sdcard_core_crc16_inserter_source_payload_data[4] <= sdcard_core_crc16_inserter_crc0_crc[11];
                    sdcard_core_crc16_inserter_source_payload_data[5] <= sdcard_core_crc16_inserter_crc1_crc[11];
                    sdcard_core_crc16_inserter_source_payload_data[6] <= sdcard_core_crc16_inserter_crc2_crc[11];
                    sdcard_core_crc16_inserter_source_payload_data[7] <= sdcard_core_crc16_inserter_crc3_crc[11];
                end
                2'd3: begin
                    sdcard_core_crc16_inserter_source_payload_data[0] <= sdcard_core_crc16_inserter_crc0_crc[8];
                    sdcard_core_crc16_inserter_source_payload_data[1] <= sdcard_core_crc16_inserter_crc1_crc[8];
                    sdcard_core_crc16_inserter_source_payload_data[2] <= sdcard_core_crc16_inserter_crc2_crc[8];
                    sdcard_core_crc16_inserter_source_payload_data[3] <= sdcard_core_crc16_inserter_crc3_crc[8];
                    sdcard_core_crc16_inserter_source_payload_data[4] <= sdcard_core_crc16_inserter_crc0_crc[9];
                    sdcard_core_crc16_inserter_source_payload_data[5] <= sdcard_core_crc16_inserter_crc1_crc[9];
                    sdcard_core_crc16_inserter_source_payload_data[6] <= sdcard_core_crc16_inserter_crc2_crc[9];
                    sdcard_core_crc16_inserter_source_payload_data[7] <= sdcard_core_crc16_inserter_crc3_crc[9];
                end
                3'd4: begin
                    sdcard_core_crc16_inserter_source_payload_data[0] <= sdcard_core_crc16_inserter_crc0_crc[6];
                    sdcard_core_crc16_inserter_source_payload_data[1] <= sdcard_core_crc16_inserter_crc1_crc[6];
                    sdcard_core_crc16_inserter_source_payload_data[2] <= sdcard_core_crc16_inserter_crc2_crc[6];
                    sdcard_core_crc16_inserter_source_payload_data[3] <= sdcard_core_crc16_inserter_crc3_crc[6];
                    sdcard_core_crc16_inserter_source_payload_data[4] <= sdcard_core_crc16_inserter_crc0_crc[7];
                    sdcard_core_crc16_inserter_source_payload_data[5] <= sdcard_core_crc16_inserter_crc1_crc[7];
                    sdcard_core_crc16_inserter_source_payload_data[6] <= sdcard_core_crc16_inserter_crc2_crc[7];
                    sdcard_core_crc16_inserter_source_payload_data[7] <= sdcard_core_crc16_inserter_crc3_crc[7];
                end
                3'd5: begin
                    sdcard_core_crc16_inserter_source_payload_data[0] <= sdcard_core_crc16_inserter_crc0_crc[4];
                    sdcard_core_crc16_inserter_source_payload_data[1] <= sdcard_core_crc16_inserter_crc1_crc[4];
                    sdcard_core_crc16_inserter_source_payload_data[2] <= sdcard_core_crc16_inserter_crc2_crc[4];
                    sdcard_core_crc16_inserter_source_payload_data[3] <= sdcard_core_crc16_inserter_crc3_crc[4];
                    sdcard_core_crc16_inserter_source_payload_data[4] <= sdcard_core_crc16_inserter_crc0_crc[5];
                    sdcard_core_crc16_inserter_source_payload_data[5] <= sdcard_core_crc16_inserter_crc1_crc[5];
                    sdcard_core_crc16_inserter_source_payload_data[6] <= sdcard_core_crc16_inserter_crc2_crc[5];
                    sdcard_core_crc16_inserter_source_payload_data[7] <= sdcard_core_crc16_inserter_crc3_crc[5];
                end
                3'd6: begin
                    sdcard_core_crc16_inserter_source_payload_data[0] <= sdcard_core_crc16_inserter_crc0_crc[2];
                    sdcard_core_crc16_inserter_source_payload_data[1] <= sdcard_core_crc16_inserter_crc1_crc[2];
                    sdcard_core_crc16_inserter_source_payload_data[2] <= sdcard_core_crc16_inserter_crc2_crc[2];
                    sdcard_core_crc16_inserter_source_payload_data[3] <= sdcard_core_crc16_inserter_crc3_crc[2];
                    sdcard_core_crc16_inserter_source_payload_data[4] <= sdcard_core_crc16_inserter_crc0_crc[3];
                    sdcard_core_crc16_inserter_source_payload_data[5] <= sdcard_core_crc16_inserter_crc1_crc[3];
                    sdcard_core_crc16_inserter_source_payload_data[6] <= sdcard_core_crc16_inserter_crc2_crc[3];
                    sdcard_core_crc16_inserter_source_payload_data[7] <= sdcard_core_crc16_inserter_crc3_crc[3];
                end
                3'd7: begin
                    sdcard_core_crc16_inserter_source_payload_data[0] <= sdcard_core_crc16_inserter_crc0_crc[0];
                    sdcard_core_crc16_inserter_source_payload_data[1] <= sdcard_core_crc16_inserter_crc1_crc[0];
                    sdcard_core_crc16_inserter_source_payload_data[2] <= sdcard_core_crc16_inserter_crc2_crc[0];
                    sdcard_core_crc16_inserter_source_payload_data[3] <= sdcard_core_crc16_inserter_crc3_crc[0];
                    sdcard_core_crc16_inserter_source_payload_data[4] <= sdcard_core_crc16_inserter_crc0_crc[1];
                    sdcard_core_crc16_inserter_source_payload_data[5] <= sdcard_core_crc16_inserter_crc1_crc[1];
                    sdcard_core_crc16_inserter_source_payload_data[6] <= sdcard_core_crc16_inserter_crc2_crc[1];
                    sdcard_core_crc16_inserter_source_payload_data[7] <= sdcard_core_crc16_inserter_crc3_crc[1];
                end
            endcase
            if ((sdcard_core_crc16_inserter_source_valid & sdcard_core_crc16_inserter_source_ready)) begin
                sdcard_core_crc16_inserter_count_crc16inserter_next_value <= (sdcard_core_crc16_inserter_count + 1'd1);
                sdcard_core_crc16_inserter_count_crc16inserter_next_value_ce <= 1'd1;
                if (sdcard_core_crc16_inserter_source_last) begin
                    builder_crc16inserter_next_state <= 1'd0;
                end
            end
        end
        default: begin
            sdcard_core_crc16_inserter_count_crc16inserter_next_value <= 1'd0;
            sdcard_core_crc16_inserter_count_crc16inserter_next_value_ce <= 1'd1;
            sdcard_core_crc16_inserter_source_valid <= sdcard_core_crc16_inserter_sink_valid;
            sdcard_core_crc16_inserter_sink_ready <= sdcard_core_crc16_inserter_source_ready;
            sdcard_core_crc16_inserter_source_first <= sdcard_core_crc16_inserter_sink_first;
            sdcard_core_crc16_inserter_source_payload_data <= sdcard_core_crc16_inserter_sink_payload_data;
            sdcard_core_crc16_inserter_source_last <= 1'd0;
            if ((sdcard_core_crc16_inserter_sink_valid & sdcard_core_crc16_inserter_sink_ready)) begin
                if (sdcard_core_crc16_inserter_sink_last) begin
                    builder_crc16inserter_next_state <= 1'd1;
                end
            end
        end
    endcase
end
assign sdcard_core_fifo_sink_valid = sdcard_core_sink_sink_valid1;
assign sdcard_core_sink_sink_ready1 = sdcard_core_fifo_sink_ready;
assign sdcard_core_fifo_sink_first = sdcard_core_sink_sink_first1;
assign sdcard_core_fifo_sink_last = sdcard_core_sink_sink_last1;
assign sdcard_core_fifo_sink_payload_data = sdcard_core_sink_sink_payload_data1;
assign sdcard_core_source_source_first1 = sdcard_core_fifo_source_first;
assign sdcard_core_source_source_last1 = sdcard_core_fifo_source_last;
assign sdcard_core_source_source_payload_data1 = sdcard_core_fifo_source_payload_data;
assign sdcard_core_source_source_valid1 = (sdcard_core_fifo_level >= 4'd8);
assign sdcard_core_fifo_source_ready = (sdcard_core_source_source_valid1 & sdcard_core_source_source_ready1);
assign sdcard_core_fifo_reset = ((sdcard_core_sink_sink_valid1 & sdcard_core_sink_sink_ready1) & sdcard_core_sink_sink_last1);
assign sdcard_core_fifo_syncfifo_din = {sdcard_core_fifo_fifo_in_last, sdcard_core_fifo_fifo_in_first, sdcard_core_fifo_fifo_in_payload_data};
assign {sdcard_core_fifo_fifo_out_last, sdcard_core_fifo_fifo_out_first, sdcard_core_fifo_fifo_out_payload_data} = sdcard_core_fifo_syncfifo_dout;
assign sdcard_core_fifo_sink_ready = sdcard_core_fifo_syncfifo_writable;
assign sdcard_core_fifo_syncfifo_we = sdcard_core_fifo_sink_valid;
assign sdcard_core_fifo_fifo_in_first = sdcard_core_fifo_sink_first;
assign sdcard_core_fifo_fifo_in_last = sdcard_core_fifo_sink_last;
assign sdcard_core_fifo_fifo_in_payload_data = sdcard_core_fifo_sink_payload_data;
assign sdcard_core_fifo_source_valid = sdcard_core_fifo_syncfifo_readable;
assign sdcard_core_fifo_source_first = sdcard_core_fifo_fifo_out_first;
assign sdcard_core_fifo_source_last = sdcard_core_fifo_fifo_out_last;
assign sdcard_core_fifo_source_payload_data = sdcard_core_fifo_fifo_out_payload_data;
assign sdcard_core_fifo_syncfifo_re = sdcard_core_fifo_source_ready;
always @(*) begin
    sdcard_core_fifo_wrport_adr <= 3'd0;
    if (sdcard_core_fifo_replace) begin
        sdcard_core_fifo_wrport_adr <= (sdcard_core_fifo_produce - 1'd1);
    end else begin
        sdcard_core_fifo_wrport_adr <= sdcard_core_fifo_produce;
    end
end
assign sdcard_core_fifo_wrport_dat_w = sdcard_core_fifo_syncfifo_din;
assign sdcard_core_fifo_wrport_we = (sdcard_core_fifo_syncfifo_we & (sdcard_core_fifo_syncfifo_writable | sdcard_core_fifo_replace));
assign sdcard_core_fifo_do_read = (sdcard_core_fifo_syncfifo_readable & sdcard_core_fifo_syncfifo_re);
assign sdcard_core_fifo_rdport_adr = sdcard_core_fifo_consume;
assign sdcard_core_fifo_syncfifo_dout = sdcard_core_fifo_rdport_dat_r;
assign sdcard_core_fifo_syncfifo_writable = (sdcard_core_fifo_level != 4'd8);
assign sdcard_core_fifo_syncfifo_readable = (sdcard_core_fifo_level != 1'd0);
always @(*) begin
    builder_fsm_next_state <= 3'd0;
    cmdr_sink_payload_cmd_type <= 2'd0;
    cmdr_sink_payload_data_type <= 2'd0;
    cmdr_sink_payload_length <= 8'd0;
    cmdr_sink_valid <= 1'd0;
    cmdr_source_source_ready <= 1'd0;
    cmdw_sink_last <= 1'd0;
    cmdw_sink_payload_cmd_type <= 2'd0;
    cmdw_sink_payload_data <= 8'd0;
    cmdw_sink_valid <= 1'd0;
    datar_sink_last <= 1'd0;
    datar_sink_payload_block_length <= 10'd0;
    datar_sink_valid <= 1'd0;
    datar_source_source_ready <= 1'd0;
    dataw_sink_first <= 1'd0;
    dataw_sink_last <= 1'd0;
    dataw_sink_payload_data <= 8'd0;
    dataw_sink_valid <= 1'd0;
    sdcard_core_cmd_count_fsm_next_value2 <= 3'd0;
    sdcard_core_cmd_count_fsm_next_value_ce2 <= 1'd0;
    sdcard_core_cmd_done_fsm_next_value0 <= 1'd0;
    sdcard_core_cmd_done_fsm_next_value_ce0 <= 1'd0;
    sdcard_core_cmd_error_fsm_next_value4 <= 1'd0;
    sdcard_core_cmd_error_fsm_next_value_ce4 <= 1'd0;
    sdcard_core_cmd_response_status_fsm_next_value8 <= 128'd0;
    sdcard_core_cmd_response_status_fsm_next_value_ce8 <= 1'd0;
    sdcard_core_cmd_timeout_fsm_next_value5 <= 1'd0;
    sdcard_core_cmd_timeout_fsm_next_value_ce5 <= 1'd0;
    sdcard_core_crc16_inserter_source_ready <= 1'd0;
    sdcard_core_data_count_fsm_next_value3 <= 32'd0;
    sdcard_core_data_count_fsm_next_value_ce3 <= 1'd0;
    sdcard_core_data_done_fsm_next_value1 <= 1'd0;
    sdcard_core_data_done_fsm_next_value_ce1 <= 1'd0;
    sdcard_core_data_error_fsm_next_value6 <= 1'd0;
    sdcard_core_data_error_fsm_next_value_ce6 <= 1'd0;
    sdcard_core_data_timeout_fsm_next_value7 <= 1'd0;
    sdcard_core_data_timeout_fsm_next_value_ce7 <= 1'd0;
    sdcard_core_sink_sink_first1 <= 1'd0;
    sdcard_core_sink_sink_last1 <= 1'd0;
    sdcard_core_sink_sink_payload_data1 <= 8'd0;
    sdcard_core_sink_sink_valid1 <= 1'd0;
    builder_fsm_next_state <= builder_fsm_state;
    case (builder_fsm_state)
        1'd1: begin
            cmdw_sink_valid <= 1'd1;
            cmdw_sink_last <= (sdcard_core_cmd_count == 3'd5);
            cmdw_sink_payload_cmd_type <= sdcard_core_cmd_type;
            case (sdcard_core_cmd_count)
                1'd0: begin
                    cmdw_sink_payload_data <= {1'd0, 1'd1, sdcard_core_cmd};
                end
                1'd1: begin
                    cmdw_sink_payload_data <= sdcard_core_cmd_argument_storage[31:24];
                end
                2'd2: begin
                    cmdw_sink_payload_data <= sdcard_core_cmd_argument_storage[23:16];
                end
                2'd3: begin
                    cmdw_sink_payload_data <= sdcard_core_cmd_argument_storage[15:8];
                end
                3'd4: begin
                    cmdw_sink_payload_data <= sdcard_core_cmd_argument_storage[7:0];
                end
                3'd5: begin
                    cmdw_sink_payload_data <= {sdcard_core_crc7_inserter_crc_crc, 1'd1};
                end
            endcase
            if (cmdw_sink_ready) begin
                sdcard_core_cmd_count_fsm_next_value2 <= (sdcard_core_cmd_count + 1'd1);
                sdcard_core_cmd_count_fsm_next_value_ce2 <= 1'd1;
                if (cmdw_sink_last) begin
                    if ((sdcard_core_cmd_type == 1'd0)) begin
                        builder_fsm_next_state <= 1'd0;
                    end else begin
                        builder_fsm_next_state <= 2'd2;
                    end
                end
            end
        end
        2'd2: begin
            cmdr_sink_valid <= 1'd1;
            cmdr_sink_payload_cmd_type <= sdcard_core_cmd_type;
            cmdr_sink_payload_data_type <= sdcard_core_data_type;
            if ((sdcard_core_cmd_type == 2'd2)) begin
                cmdr_sink_payload_length <= 5'd18;
            end else begin
                cmdr_sink_payload_length <= 3'd6;
            end
            cmdr_source_source_ready <= 1'd1;
            if (cmdr_source_source_valid) begin
                if ((cmdr_source_source_payload_status == 1'd1)) begin
                    sdcard_core_cmd_timeout_fsm_next_value5 <= 1'd1;
                    sdcard_core_cmd_timeout_fsm_next_value_ce5 <= 1'd1;
                    builder_fsm_next_state <= 1'd0;
                end else begin
                    if (cmdr_source_source_last) begin
                        if ((sdcard_core_data_type == 2'd2)) begin
                            builder_fsm_next_state <= 2'd3;
                        end else begin
                            if ((sdcard_core_data_type == 1'd1)) begin
                                builder_fsm_next_state <= 3'd4;
                            end else begin
                                builder_fsm_next_state <= 1'd0;
                            end
                        end
                    end else begin
                        sdcard_core_cmd_response_status_fsm_next_value8 <= {sdcard_core_cmd_response_status, cmdr_source_source_payload_data};
                        sdcard_core_cmd_response_status_fsm_next_value_ce8 <= 1'd1;
                    end
                end
            end
        end
        2'd3: begin
            dataw_sink_valid <= sdcard_core_crc16_inserter_source_valid;
            sdcard_core_crc16_inserter_source_ready <= dataw_sink_ready;
            dataw_sink_first <= sdcard_core_crc16_inserter_source_first;
            dataw_sink_last <= sdcard_core_crc16_inserter_source_last;
            dataw_sink_payload_data <= sdcard_core_crc16_inserter_source_payload_data;
            if (((dataw_sink_valid & dataw_sink_ready) & dataw_sink_last)) begin
                sdcard_core_data_count_fsm_next_value3 <= (sdcard_core_data_count + 1'd1);
                sdcard_core_data_count_fsm_next_value_ce3 <= 1'd1;
                if ((sdcard_core_data_count == (sdcard_core_block_count_storage - 1'd1))) begin
                    builder_fsm_next_state <= 1'd0;
                end
            end
            datar_source_source_ready <= 1'd1;
            if (datar_source_source_valid) begin
                if ((datar_source_source_payload_status != 2'd2)) begin
                    sdcard_core_data_error_fsm_next_value6 <= 1'd1;
                    sdcard_core_data_error_fsm_next_value_ce6 <= 1'd1;
                end
            end
        end
        3'd4: begin
            datar_sink_valid <= 1'd1;
            datar_sink_payload_block_length <= sdcard_core_block_length_storage;
            datar_sink_last <= (sdcard_core_data_count == (sdcard_core_block_count_storage - 1'd1));
            if (datar_source_source_valid) begin
                if ((datar_source_source_payload_status == 1'd0)) begin
                    sdcard_core_sink_sink_valid1 <= datar_source_source_valid;
                    datar_source_source_ready <= sdcard_core_sink_sink_ready1;
                    sdcard_core_sink_sink_first1 <= datar_source_source_first;
                    sdcard_core_sink_sink_last1 <= datar_source_source_last;
                    sdcard_core_sink_sink_payload_data1 <= datar_source_source_payload_data;
                    if ((datar_source_source_last & datar_source_source_ready)) begin
                        sdcard_core_data_count_fsm_next_value3 <= (sdcard_core_data_count + 1'd1);
                        sdcard_core_data_count_fsm_next_value_ce3 <= 1'd1;
                        if ((sdcard_core_data_count == (sdcard_core_block_count_storage - 1'd1))) begin
                            builder_fsm_next_state <= 1'd0;
                        end
                    end
                end else begin
                    if ((datar_source_source_payload_status == 1'd1)) begin
                        sdcard_core_data_timeout_fsm_next_value7 <= 1'd1;
                        sdcard_core_data_timeout_fsm_next_value_ce7 <= 1'd1;
                        datar_source_source_ready <= 1'd1;
                        builder_fsm_next_state <= 1'd0;
                    end
                end
            end
        end
        default: begin
            sdcard_core_cmd_done_fsm_next_value0 <= 1'd1;
            sdcard_core_cmd_done_fsm_next_value_ce0 <= 1'd1;
            sdcard_core_data_done_fsm_next_value1 <= 1'd1;
            sdcard_core_data_done_fsm_next_value_ce1 <= 1'd1;
            sdcard_core_cmd_count_fsm_next_value2 <= 1'd0;
            sdcard_core_cmd_count_fsm_next_value_ce2 <= 1'd1;
            sdcard_core_data_count_fsm_next_value3 <= 1'd0;
            sdcard_core_data_count_fsm_next_value_ce3 <= 1'd1;
            if (sdcard_core_cmd_send_re) begin
                sdcard_core_cmd_done_fsm_next_value0 <= 1'd0;
                sdcard_core_cmd_done_fsm_next_value_ce0 <= 1'd1;
                sdcard_core_cmd_error_fsm_next_value4 <= 1'd0;
                sdcard_core_cmd_error_fsm_next_value_ce4 <= 1'd1;
                sdcard_core_cmd_timeout_fsm_next_value5 <= 1'd0;
                sdcard_core_cmd_timeout_fsm_next_value_ce5 <= 1'd1;
                sdcard_core_data_done_fsm_next_value1 <= 1'd0;
                sdcard_core_data_done_fsm_next_value_ce1 <= 1'd1;
                sdcard_core_data_error_fsm_next_value6 <= 1'd0;
                sdcard_core_data_error_fsm_next_value_ce6 <= 1'd1;
                sdcard_core_data_timeout_fsm_next_value7 <= 1'd0;
                sdcard_core_data_timeout_fsm_next_value_ce7 <= 1'd1;
                builder_fsm_next_state <= 1'd1;
            end
        end
    endcase
end
assign sdcard_block2mem_start = (sdcard_block2mem_sink_sink_valid0 & sdcard_block2mem_sink_sink_first);
always @(*) begin
    sdcard_block2mem_fifo_sink_first <= 1'd0;
    sdcard_block2mem_fifo_sink_last <= 1'd0;
    sdcard_block2mem_fifo_sink_payload_data <= 8'd0;
    sdcard_block2mem_fifo_sink_valid <= 1'd0;
    sdcard_block2mem_sink_sink_ready0 <= 1'd0;
    if ((sdcard_block2mem_wishbonedmawriter_enable_storage & (sdcard_block2mem_start | sdcard_block2mem_connect))) begin
        sdcard_block2mem_fifo_sink_valid <= sdcard_block2mem_sink_sink_valid0;
        sdcard_block2mem_sink_sink_ready0 <= sdcard_block2mem_fifo_sink_ready;
        sdcard_block2mem_fifo_sink_first <= sdcard_block2mem_sink_sink_first;
        sdcard_block2mem_fifo_sink_last <= sdcard_block2mem_sink_sink_last0;
        sdcard_block2mem_fifo_sink_payload_data <= sdcard_block2mem_sink_sink_payload_data0;
    end else begin
        sdcard_block2mem_sink_sink_ready0 <= 1'd1;
    end
end
assign sdcard_block2mem_converter_sink_valid = sdcard_block2mem_fifo_source_valid;
assign sdcard_block2mem_fifo_source_ready = sdcard_block2mem_converter_sink_ready;
assign sdcard_block2mem_converter_sink_first = sdcard_block2mem_fifo_source_first;
assign sdcard_block2mem_converter_sink_last = sdcard_block2mem_fifo_source_last;
assign sdcard_block2mem_converter_sink_payload_data = sdcard_block2mem_fifo_source_payload_data;
assign sdcard_block2mem_wishbonedmawriter_sink_valid = sdcard_block2mem_source_source_valid;
assign sdcard_block2mem_source_source_ready = sdcard_block2mem_wishbonedmawriter_sink_ready;
assign sdcard_block2mem_wishbonedmawriter_sink_first = sdcard_block2mem_source_source_first;
assign sdcard_block2mem_wishbonedmawriter_sink_last = sdcard_block2mem_source_source_last;
assign sdcard_block2mem_wishbonedmawriter_sink_payload_data = sdcard_block2mem_source_source_payload_data;
assign sdcard_block2mem_fifo_syncfifo_din = {sdcard_block2mem_fifo_fifo_in_last, sdcard_block2mem_fifo_fifo_in_first, sdcard_block2mem_fifo_fifo_in_payload_data};
assign {sdcard_block2mem_fifo_fifo_out_last, sdcard_block2mem_fifo_fifo_out_first, sdcard_block2mem_fifo_fifo_out_payload_data} = sdcard_block2mem_fifo_syncfifo_dout;
assign sdcard_block2mem_fifo_sink_ready = sdcard_block2mem_fifo_syncfifo_writable;
assign sdcard_block2mem_fifo_syncfifo_we = sdcard_block2mem_fifo_sink_valid;
assign sdcard_block2mem_fifo_fifo_in_first = sdcard_block2mem_fifo_sink_first;
assign sdcard_block2mem_fifo_fifo_in_last = sdcard_block2mem_fifo_sink_last;
assign sdcard_block2mem_fifo_fifo_in_payload_data = sdcard_block2mem_fifo_sink_payload_data;
assign sdcard_block2mem_fifo_source_valid = sdcard_block2mem_fifo_readable;
assign sdcard_block2mem_fifo_source_first = sdcard_block2mem_fifo_fifo_out_first;
assign sdcard_block2mem_fifo_source_last = sdcard_block2mem_fifo_fifo_out_last;
assign sdcard_block2mem_fifo_source_payload_data = sdcard_block2mem_fifo_fifo_out_payload_data;
assign sdcard_block2mem_fifo_re = sdcard_block2mem_fifo_source_ready;
assign sdcard_block2mem_fifo_syncfifo_re = (sdcard_block2mem_fifo_syncfifo_readable & ((~sdcard_block2mem_fifo_readable) | sdcard_block2mem_fifo_re));
assign sdcard_block2mem_fifo_level1 = (sdcard_block2mem_fifo_level0 + sdcard_block2mem_fifo_readable);
always @(*) begin
    sdcard_block2mem_fifo_wrport_adr <= 9'd0;
    if (sdcard_block2mem_fifo_replace) begin
        sdcard_block2mem_fifo_wrport_adr <= (sdcard_block2mem_fifo_produce - 1'd1);
    end else begin
        sdcard_block2mem_fifo_wrport_adr <= sdcard_block2mem_fifo_produce;
    end
end
assign sdcard_block2mem_fifo_wrport_dat_w = sdcard_block2mem_fifo_syncfifo_din;
assign sdcard_block2mem_fifo_wrport_we = (sdcard_block2mem_fifo_syncfifo_we & (sdcard_block2mem_fifo_syncfifo_writable | sdcard_block2mem_fifo_replace));
assign sdcard_block2mem_fifo_do_read = (sdcard_block2mem_fifo_syncfifo_readable & sdcard_block2mem_fifo_syncfifo_re);
assign sdcard_block2mem_fifo_rdport_adr = sdcard_block2mem_fifo_consume;
assign sdcard_block2mem_fifo_syncfifo_dout = sdcard_block2mem_fifo_rdport_dat_r;
assign sdcard_block2mem_fifo_rdport_re = sdcard_block2mem_fifo_do_read;
assign sdcard_block2mem_fifo_syncfifo_writable = (sdcard_block2mem_fifo_level0 != 10'd512);
assign sdcard_block2mem_fifo_syncfifo_readable = (sdcard_block2mem_fifo_level0 != 1'd0);
assign sdcard_block2mem_source_source_valid = sdcard_block2mem_converter_source_valid;
assign sdcard_block2mem_converter_source_ready = sdcard_block2mem_source_source_ready;
assign sdcard_block2mem_source_source_first = sdcard_block2mem_converter_source_first;
assign sdcard_block2mem_source_source_last = sdcard_block2mem_converter_source_last;
assign sdcard_block2mem_source_source_payload_data = sdcard_block2mem_converter_source_payload_data;
assign sdcard_block2mem_converter_sink_ready = ((~sdcard_block2mem_converter_strobe_all) | sdcard_block2mem_converter_source_ready);
assign sdcard_block2mem_converter_source_valid = sdcard_block2mem_converter_strobe_all;
assign sdcard_block2mem_converter_load_part = (sdcard_block2mem_converter_sink_valid & sdcard_block2mem_converter_sink_ready);
assign interface0_bus_stb = sdcard_block2mem_sink_sink_valid1;
assign interface0_bus_cyc = sdcard_block2mem_sink_sink_valid1;
assign interface0_bus_we = 1'd1;
assign interface0_bus_sel = 4'd15;
assign interface0_bus_adr = sdcard_block2mem_sink_sink_payload_address;
assign interface0_bus_dat_w = {sdcard_block2mem_sink_sink_payload_data1[7:0], sdcard_block2mem_sink_sink_payload_data1[15:8], sdcard_block2mem_sink_sink_payload_data1[23:16], sdcard_block2mem_sink_sink_payload_data1[31:24]};
assign sdcard_block2mem_sink_sink_ready1 = interface0_bus_ack;
assign sdcard_block2mem_wishbonedmawriter_base1 = sdcard_block2mem_wishbonedmawriter_base0[63:2];
assign sdcard_block2mem_wishbonedmawriter_length1 = sdcard_block2mem_wishbonedmawriter_length0[31:2];
assign sdcard_block2mem_wishbonedmawriter_offset0 = sdcard_block2mem_wishbonedmawriter_offset1;
assign sdcard_block2mem_wishbonedmawriter_reset = (~sdcard_block2mem_wishbonedmawriter_enable);
assign sdcard_block2mem_wishbonedmawriter_base0 = sdcard_block2mem_wishbonedmawriter_base_storage;
assign sdcard_block2mem_wishbonedmawriter_length0 = sdcard_block2mem_wishbonedmawriter_length_storage;
assign sdcard_block2mem_wishbonedmawriter_enable = sdcard_block2mem_wishbonedmawriter_enable_storage;
assign sdcard_block2mem_wishbonedmawriter_loop = sdcard_block2mem_wishbonedmawriter_loop_storage;
assign sdcard_block2mem_wishbonedmawriter_done_status = sdcard_block2mem_wishbonedmawriter_done;
assign sdcard_block2mem_wishbonedmawriter_offset_status = sdcard_block2mem_wishbonedmawriter_offset0;
always @(*) begin
    builder_sdblock2memdma_next_state <= 2'd0;
    sdcard_block2mem_sink_sink_last1 <= 1'd0;
    sdcard_block2mem_sink_sink_payload_address <= 32'd0;
    sdcard_block2mem_sink_sink_payload_data1 <= 32'd0;
    sdcard_block2mem_sink_sink_valid1 <= 1'd0;
    sdcard_block2mem_wishbonedmawriter_done <= 1'd0;
    sdcard_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value <= 32'd0;
    sdcard_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value_ce <= 1'd0;
    sdcard_block2mem_wishbonedmawriter_sink_ready <= 1'd0;
    builder_sdblock2memdma_next_state <= builder_sdblock2memdma_state;
    case (builder_sdblock2memdma_state)
        1'd1: begin
            sdcard_block2mem_sink_sink_valid1 <= sdcard_block2mem_wishbonedmawriter_sink_valid;
            sdcard_block2mem_sink_sink_last1 <= (sdcard_block2mem_wishbonedmawriter_sink_last | ((sdcard_block2mem_wishbonedmawriter_offset1 + 1'd1) == sdcard_block2mem_wishbonedmawriter_length1));
            sdcard_block2mem_sink_sink_payload_address <= (sdcard_block2mem_wishbonedmawriter_base1 + sdcard_block2mem_wishbonedmawriter_offset1);
            sdcard_block2mem_sink_sink_payload_data1 <= sdcard_block2mem_wishbonedmawriter_sink_payload_data;
            sdcard_block2mem_wishbonedmawriter_sink_ready <= sdcard_block2mem_sink_sink_ready1;
            if ((sdcard_block2mem_wishbonedmawriter_sink_valid & sdcard_block2mem_wishbonedmawriter_sink_ready)) begin
                sdcard_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value <= (sdcard_block2mem_wishbonedmawriter_offset1 + 1'd1);
                sdcard_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value_ce <= 1'd1;
                if (sdcard_block2mem_sink_sink_last1) begin
                    if (sdcard_block2mem_wishbonedmawriter_loop) begin
                        sdcard_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value <= 1'd0;
                        sdcard_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value_ce <= 1'd1;
                    end else begin
                        builder_sdblock2memdma_next_state <= 2'd2;
                    end
                end
            end
        end
        2'd2: begin
            sdcard_block2mem_wishbonedmawriter_done <= 1'd1;
        end
        default: begin
            sdcard_block2mem_wishbonedmawriter_sink_ready <= 1'd1;
            sdcard_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value <= 1'd0;
            sdcard_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value_ce <= 1'd1;
            builder_sdblock2memdma_next_state <= 1'd1;
        end
    endcase
end
assign sdcard_mem2block_converter_converter_sink_valid = sdcard_mem2block_dma_source_source_valid;
assign sdcard_mem2block_dma_source_source_ready = sdcard_mem2block_converter_converter_sink_ready;
assign sdcard_mem2block_converter_converter_sink_first = sdcard_mem2block_dma_source_source_first;
assign sdcard_mem2block_converter_converter_sink_last = sdcard_mem2block_dma_source_source_last;
assign sdcard_mem2block_converter_converter_sink_payload_data = sdcard_mem2block_dma_source_source_payload_data;
assign sdcard_mem2block_fifo_sink_valid = sdcard_mem2block_converter_source_source_valid;
assign sdcard_mem2block_converter_source_source_ready = sdcard_mem2block_fifo_sink_ready;
assign sdcard_mem2block_fifo_sink_first = sdcard_mem2block_converter_source_source_first;
assign sdcard_mem2block_fifo_sink_last = sdcard_mem2block_converter_source_source_last;
assign sdcard_mem2block_fifo_sink_payload_data = sdcard_mem2block_converter_source_source_payload_data;
assign sdcard_mem2block_source_source_valid = sdcard_mem2block_fifo_source_valid;
assign sdcard_mem2block_fifo_source_ready = sdcard_mem2block_source_source_ready;
assign sdcard_mem2block_source_source_first = sdcard_mem2block_fifo_source_first;
assign sdcard_mem2block_source_source_payload_data = sdcard_mem2block_fifo_source_payload_data;
always @(*) begin
    sdcard_mem2block_source_source_last <= 1'd0;
    sdcard_mem2block_source_source_last <= sdcard_mem2block_fifo_source_last;
    if ((sdcard_mem2block_count == 9'd511)) begin
        sdcard_mem2block_source_source_last <= 1'd1;
    end
end
assign interface1_bus_stb = (sdcard_mem2block_dma_sink_sink_valid & sdcard_mem2block_dma_fifo_sink_ready);
assign interface1_bus_cyc = (sdcard_mem2block_dma_sink_sink_valid & sdcard_mem2block_dma_fifo_sink_ready);
assign interface1_bus_we = 1'd0;
assign interface1_bus_sel = 4'd15;
assign interface1_bus_adr = sdcard_mem2block_dma_sink_sink_payload_address;
assign sdcard_mem2block_dma_fifo_sink_last = sdcard_mem2block_dma_sink_sink_last;
assign sdcard_mem2block_dma_fifo_sink_payload_data = {interface1_bus_dat_r[7:0], interface1_bus_dat_r[15:8], interface1_bus_dat_r[23:16], interface1_bus_dat_r[31:24]};
always @(*) begin
    sdcard_mem2block_dma_fifo_sink_valid <= 1'd0;
    sdcard_mem2block_dma_sink_sink_ready <= 1'd0;
    if ((interface1_bus_stb & interface1_bus_ack)) begin
        sdcard_mem2block_dma_sink_sink_ready <= 1'd1;
        sdcard_mem2block_dma_fifo_sink_valid <= 1'd1;
    end
end
assign sdcard_mem2block_dma_source_source_valid = sdcard_mem2block_dma_fifo_source_valid;
assign sdcard_mem2block_dma_fifo_source_ready = sdcard_mem2block_dma_source_source_ready;
assign sdcard_mem2block_dma_source_source_first = sdcard_mem2block_dma_fifo_source_first;
assign sdcard_mem2block_dma_source_source_last = sdcard_mem2block_dma_fifo_source_last;
assign sdcard_mem2block_dma_source_source_payload_data = sdcard_mem2block_dma_fifo_source_payload_data;
assign sdcard_mem2block_dma_base1 = sdcard_mem2block_dma_base0[63:2];
assign sdcard_mem2block_dma_length1 = sdcard_mem2block_dma_length0[31:2];
assign sdcard_mem2block_dma_offset0 = sdcard_mem2block_dma_offset1;
assign sdcard_mem2block_dma_reset = (~sdcard_mem2block_dma_enable);
assign sdcard_mem2block_dma_base0 = sdcard_mem2block_dma_base_storage;
assign sdcard_mem2block_dma_length0 = sdcard_mem2block_dma_length_storage;
assign sdcard_mem2block_dma_enable = sdcard_mem2block_dma_enable_storage;
assign sdcard_mem2block_dma_loop = sdcard_mem2block_dma_loop_storage;
assign sdcard_mem2block_dma_done_status = sdcard_mem2block_dma_done;
assign sdcard_mem2block_dma_offset_status = sdcard_mem2block_dma_offset0;
assign sdcard_mem2block_dma_fifo_syncfifo_din = {sdcard_mem2block_dma_fifo_fifo_in_last, sdcard_mem2block_dma_fifo_fifo_in_first, sdcard_mem2block_dma_fifo_fifo_in_payload_data};
assign {sdcard_mem2block_dma_fifo_fifo_out_last, sdcard_mem2block_dma_fifo_fifo_out_first, sdcard_mem2block_dma_fifo_fifo_out_payload_data} = sdcard_mem2block_dma_fifo_syncfifo_dout;
assign sdcard_mem2block_dma_fifo_sink_ready = sdcard_mem2block_dma_fifo_syncfifo_writable;
assign sdcard_mem2block_dma_fifo_syncfifo_we = sdcard_mem2block_dma_fifo_sink_valid;
assign sdcard_mem2block_dma_fifo_fifo_in_first = sdcard_mem2block_dma_fifo_sink_first;
assign sdcard_mem2block_dma_fifo_fifo_in_last = sdcard_mem2block_dma_fifo_sink_last;
assign sdcard_mem2block_dma_fifo_fifo_in_payload_data = sdcard_mem2block_dma_fifo_sink_payload_data;
assign sdcard_mem2block_dma_fifo_source_valid = sdcard_mem2block_dma_fifo_syncfifo_readable;
assign sdcard_mem2block_dma_fifo_source_first = sdcard_mem2block_dma_fifo_fifo_out_first;
assign sdcard_mem2block_dma_fifo_source_last = sdcard_mem2block_dma_fifo_fifo_out_last;
assign sdcard_mem2block_dma_fifo_source_payload_data = sdcard_mem2block_dma_fifo_fifo_out_payload_data;
assign sdcard_mem2block_dma_fifo_syncfifo_re = sdcard_mem2block_dma_fifo_source_ready;
always @(*) begin
    sdcard_mem2block_dma_fifo_wrport_adr <= 4'd0;
    if (sdcard_mem2block_dma_fifo_replace) begin
        sdcard_mem2block_dma_fifo_wrport_adr <= (sdcard_mem2block_dma_fifo_produce - 1'd1);
    end else begin
        sdcard_mem2block_dma_fifo_wrport_adr <= sdcard_mem2block_dma_fifo_produce;
    end
end
assign sdcard_mem2block_dma_fifo_wrport_dat_w = sdcard_mem2block_dma_fifo_syncfifo_din;
assign sdcard_mem2block_dma_fifo_wrport_we = (sdcard_mem2block_dma_fifo_syncfifo_we & (sdcard_mem2block_dma_fifo_syncfifo_writable | sdcard_mem2block_dma_fifo_replace));
assign sdcard_mem2block_dma_fifo_do_read = (sdcard_mem2block_dma_fifo_syncfifo_readable & sdcard_mem2block_dma_fifo_syncfifo_re);
assign sdcard_mem2block_dma_fifo_rdport_adr = sdcard_mem2block_dma_fifo_consume;
assign sdcard_mem2block_dma_fifo_syncfifo_dout = sdcard_mem2block_dma_fifo_rdport_dat_r;
assign sdcard_mem2block_dma_fifo_syncfifo_writable = (sdcard_mem2block_dma_fifo_level != 5'd16);
assign sdcard_mem2block_dma_fifo_syncfifo_readable = (sdcard_mem2block_dma_fifo_level != 1'd0);
always @(*) begin
    builder_sdmem2blockdma_next_state <= 2'd0;
    sdcard_mem2block_dma_done <= 1'd0;
    sdcard_mem2block_dma_offset1_sdmem2blockdma_next_value <= 32'd0;
    sdcard_mem2block_dma_offset1_sdmem2blockdma_next_value_ce <= 1'd0;
    sdcard_mem2block_dma_sink_sink_last <= 1'd0;
    sdcard_mem2block_dma_sink_sink_payload_address <= 32'd0;
    sdcard_mem2block_dma_sink_sink_valid <= 1'd0;
    builder_sdmem2blockdma_next_state <= builder_sdmem2blockdma_state;
    case (builder_sdmem2blockdma_state)
        1'd1: begin
            sdcard_mem2block_dma_sink_sink_valid <= 1'd1;
            sdcard_mem2block_dma_sink_sink_last <= (sdcard_mem2block_dma_offset1 == (sdcard_mem2block_dma_length1 - 1'd1));
            sdcard_mem2block_dma_sink_sink_payload_address <= (sdcard_mem2block_dma_base1 + sdcard_mem2block_dma_offset1);
            if (sdcard_mem2block_dma_sink_sink_ready) begin
                sdcard_mem2block_dma_offset1_sdmem2blockdma_next_value <= (sdcard_mem2block_dma_offset1 + 1'd1);
                sdcard_mem2block_dma_offset1_sdmem2blockdma_next_value_ce <= 1'd1;
                if (sdcard_mem2block_dma_sink_sink_last) begin
                    if (sdcard_mem2block_dma_loop) begin
                        sdcard_mem2block_dma_offset1_sdmem2blockdma_next_value <= 1'd0;
                        sdcard_mem2block_dma_offset1_sdmem2blockdma_next_value_ce <= 1'd1;
                    end else begin
                        builder_sdmem2blockdma_next_state <= 2'd2;
                    end
                end
            end
        end
        2'd2: begin
            sdcard_mem2block_dma_done <= 1'd1;
        end
        default: begin
            sdcard_mem2block_dma_offset1_sdmem2blockdma_next_value <= 1'd0;
            sdcard_mem2block_dma_offset1_sdmem2blockdma_next_value_ce <= 1'd1;
            builder_sdmem2blockdma_next_state <= 1'd1;
        end
    endcase
end
assign sdcard_mem2block_converter_source_source_valid = sdcard_mem2block_converter_converter_source_valid;
assign sdcard_mem2block_converter_converter_source_ready = sdcard_mem2block_converter_source_source_ready;
assign sdcard_mem2block_converter_source_source_first = sdcard_mem2block_converter_converter_source_first;
assign sdcard_mem2block_converter_source_source_last = sdcard_mem2block_converter_converter_source_last;
assign sdcard_mem2block_converter_source_source_payload_data = sdcard_mem2block_converter_converter_source_payload_data;
assign sdcard_mem2block_converter_converter_first = (sdcard_mem2block_converter_converter_mux == 1'd0);
assign sdcard_mem2block_converter_converter_last = (sdcard_mem2block_converter_converter_mux == 2'd3);
assign sdcard_mem2block_converter_converter_source_valid = sdcard_mem2block_converter_converter_sink_valid;
assign sdcard_mem2block_converter_converter_source_first = (sdcard_mem2block_converter_converter_sink_first & sdcard_mem2block_converter_converter_first);
assign sdcard_mem2block_converter_converter_source_last = (sdcard_mem2block_converter_converter_sink_last & sdcard_mem2block_converter_converter_last);
assign sdcard_mem2block_converter_converter_sink_ready = (sdcard_mem2block_converter_converter_last & sdcard_mem2block_converter_converter_source_ready);
always @(*) begin
    sdcard_mem2block_converter_converter_source_payload_data <= 8'd0;
    case (sdcard_mem2block_converter_converter_mux)
        1'd0: begin
            sdcard_mem2block_converter_converter_source_payload_data <= sdcard_mem2block_converter_converter_sink_payload_data[31:24];
        end
        1'd1: begin
            sdcard_mem2block_converter_converter_source_payload_data <= sdcard_mem2block_converter_converter_sink_payload_data[23:16];
        end
        2'd2: begin
            sdcard_mem2block_converter_converter_source_payload_data <= sdcard_mem2block_converter_converter_sink_payload_data[15:8];
        end
        default: begin
            sdcard_mem2block_converter_converter_source_payload_data <= sdcard_mem2block_converter_converter_sink_payload_data[7:0];
        end
    endcase
end
assign sdcard_mem2block_converter_converter_source_payload_valid_token_count = sdcard_mem2block_converter_converter_last;
assign sdcard_mem2block_fifo_syncfifo_din = {sdcard_mem2block_fifo_fifo_in_last, sdcard_mem2block_fifo_fifo_in_first, sdcard_mem2block_fifo_fifo_in_payload_data};
assign {sdcard_mem2block_fifo_fifo_out_last, sdcard_mem2block_fifo_fifo_out_first, sdcard_mem2block_fifo_fifo_out_payload_data} = sdcard_mem2block_fifo_syncfifo_dout;
assign sdcard_mem2block_fifo_sink_ready = sdcard_mem2block_fifo_syncfifo_writable;
assign sdcard_mem2block_fifo_syncfifo_we = sdcard_mem2block_fifo_sink_valid;
assign sdcard_mem2block_fifo_fifo_in_first = sdcard_mem2block_fifo_sink_first;
assign sdcard_mem2block_fifo_fifo_in_last = sdcard_mem2block_fifo_sink_last;
assign sdcard_mem2block_fifo_fifo_in_payload_data = sdcard_mem2block_fifo_sink_payload_data;
assign sdcard_mem2block_fifo_source_valid = sdcard_mem2block_fifo_readable;
assign sdcard_mem2block_fifo_source_first = sdcard_mem2block_fifo_fifo_out_first;
assign sdcard_mem2block_fifo_source_last = sdcard_mem2block_fifo_fifo_out_last;
assign sdcard_mem2block_fifo_source_payload_data = sdcard_mem2block_fifo_fifo_out_payload_data;
assign sdcard_mem2block_fifo_re = sdcard_mem2block_fifo_source_ready;
assign sdcard_mem2block_fifo_syncfifo_re = (sdcard_mem2block_fifo_syncfifo_readable & ((~sdcard_mem2block_fifo_readable) | sdcard_mem2block_fifo_re));
assign sdcard_mem2block_fifo_level1 = (sdcard_mem2block_fifo_level0 + sdcard_mem2block_fifo_readable);
always @(*) begin
    sdcard_mem2block_fifo_wrport_adr <= 9'd0;
    if (sdcard_mem2block_fifo_replace) begin
        sdcard_mem2block_fifo_wrport_adr <= (sdcard_mem2block_fifo_produce - 1'd1);
    end else begin
        sdcard_mem2block_fifo_wrport_adr <= sdcard_mem2block_fifo_produce;
    end
end
assign sdcard_mem2block_fifo_wrport_dat_w = sdcard_mem2block_fifo_syncfifo_din;
assign sdcard_mem2block_fifo_wrport_we = (sdcard_mem2block_fifo_syncfifo_we & (sdcard_mem2block_fifo_syncfifo_writable | sdcard_mem2block_fifo_replace));
assign sdcard_mem2block_fifo_do_read = (sdcard_mem2block_fifo_syncfifo_readable & sdcard_mem2block_fifo_syncfifo_re);
assign sdcard_mem2block_fifo_rdport_adr = sdcard_mem2block_fifo_consume;
assign sdcard_mem2block_fifo_syncfifo_dout = sdcard_mem2block_fifo_rdport_dat_r;
assign sdcard_mem2block_fifo_rdport_re = sdcard_mem2block_fifo_do_read;
assign sdcard_mem2block_fifo_syncfifo_writable = (sdcard_mem2block_fifo_level0 != 10'd512);
assign sdcard_mem2block_fifo_syncfifo_readable = (sdcard_mem2block_fifo_level0 != 1'd0);
assign eventmanager_card_detect0 = card_detect_status1;
assign eventmanager_card_detect1 = card_detect_pending;
always @(*) begin
    card_detect_clear <= 1'd0;
    if ((eventmanager_pending_re & eventmanager_pending_r[0])) begin
        card_detect_clear <= 1'd1;
    end
end
assign eventmanager_block2mem_dma0 = block2mem_dma_status;
assign eventmanager_block2mem_dma1 = block2mem_dma_pending;
always @(*) begin
    block2mem_dma_clear <= 1'd0;
    if ((eventmanager_pending_re & eventmanager_pending_r[1])) begin
        block2mem_dma_clear <= 1'd1;
    end
end
assign eventmanager_mem2block_dma0 = mem2block_dma_status;
assign eventmanager_mem2block_dma1 = mem2block_dma_pending;
always @(*) begin
    mem2block_dma_clear <= 1'd0;
    if ((eventmanager_pending_re & eventmanager_pending_r[2])) begin
        mem2block_dma_clear <= 1'd1;
    end
end
assign eventmanager_cmd_done0 = cmd_done_status;
assign eventmanager_cmd_done1 = cmd_done_pending;
always @(*) begin
    cmd_done_clear <= 1'd0;
    if ((eventmanager_pending_re & eventmanager_pending_r[3])) begin
        cmd_done_clear <= 1'd1;
    end
end
assign sdcard_irq_irq = ((((eventmanager_pending_status[0] & eventmanager_enable_storage[0]) | (eventmanager_pending_status[1] & eventmanager_enable_storage[1])) | (eventmanager_pending_status[2] & eventmanager_enable_storage[2])) | (eventmanager_pending_status[3] & eventmanager_enable_storage[3]));
assign card_detect_status1 = 1'd0;
assign block2mem_dma_status = 1'd0;
assign mem2block_dma_status = 1'd0;
assign cmd_done_status = cmd_done_trigger;
assign cmd_done_pending = cmd_done_trigger;
always @(*) begin
    builder_interface0_ack <= 1'd0;
    builder_interface0_dat_r <= 32'd0;
    builder_interface1_adr_wishbone2csr_next_value1 <= 14'd0;
    builder_interface1_adr_wishbone2csr_next_value_ce1 <= 1'd0;
    builder_interface1_dat_w_wishbone2csr_next_value0 <= 32'd0;
    builder_interface1_dat_w_wishbone2csr_next_value_ce0 <= 1'd0;
    builder_interface1_re_wishbone2csr_next_value2 <= 1'd0;
    builder_interface1_re_wishbone2csr_next_value_ce2 <= 1'd0;
    builder_interface1_we_wishbone2csr_next_value3 <= 1'd0;
    builder_interface1_we_wishbone2csr_next_value_ce3 <= 1'd0;
    builder_wishbone2csr_next_state <= 2'd0;
    builder_wishbone2csr_next_state <= builder_wishbone2csr_state;
    case (builder_wishbone2csr_state)
        1'd1: begin
            builder_interface1_adr_wishbone2csr_next_value1 <= 1'd0;
            builder_interface1_adr_wishbone2csr_next_value_ce1 <= 1'd1;
            builder_interface1_re_wishbone2csr_next_value2 <= 1'd0;
            builder_interface1_re_wishbone2csr_next_value_ce2 <= 1'd1;
            builder_interface1_we_wishbone2csr_next_value3 <= 1'd0;
            builder_interface1_we_wishbone2csr_next_value_ce3 <= 1'd1;
            builder_wishbone2csr_next_state <= 2'd2;
        end
        2'd2: begin
            builder_interface0_ack <= 1'd1;
            builder_interface0_dat_r <= builder_interface1_dat_r;
            builder_wishbone2csr_next_state <= 1'd0;
        end
        default: begin
            builder_interface1_dat_w_wishbone2csr_next_value0 <= builder_interface0_dat_w;
            builder_interface1_dat_w_wishbone2csr_next_value_ce0 <= 1'd1;
            if ((builder_interface0_cyc & builder_interface0_stb)) begin
                builder_interface1_adr_wishbone2csr_next_value1 <= builder_interface0_adr[29:0];
                builder_interface1_adr_wishbone2csr_next_value_ce1 <= 1'd1;
                builder_interface1_re_wishbone2csr_next_value2 <= ((~builder_interface0_we) & (builder_interface0_sel != 1'd0));
                builder_interface1_re_wishbone2csr_next_value_ce2 <= 1'd1;
                builder_interface1_we_wishbone2csr_next_value3 <= (builder_interface0_we & (builder_interface0_sel != 1'd0));
                builder_interface1_we_wishbone2csr_next_value_ce3 <= 1'd1;
                builder_wishbone2csr_next_state <= 1'd1;
            end
        end
    endcase
end
assign builder_csr_bankarray_csrbank0_sel = (builder_csr_bankarray_interface0_bank_bus_adr[13:9] == 1'd0);
assign builder_csr_bankarray_csrbank0_in_r = builder_csr_bankarray_interface0_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank0_in_re <= 1'd0;
    builder_csr_bankarray_csrbank0_in_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank0_in_re <= builder_csr_bankarray_interface0_bank_bus_we;
        builder_csr_bankarray_csrbank0_in_we <= builder_csr_bankarray_interface0_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank0_mode0_r = builder_csr_bankarray_interface0_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank0_mode0_re <= 1'd0;
    builder_csr_bankarray_csrbank0_mode0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank0_mode0_re <= builder_csr_bankarray_interface0_bank_bus_we;
        builder_csr_bankarray_csrbank0_mode0_we <= builder_csr_bankarray_interface0_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank0_edge0_r = builder_csr_bankarray_interface0_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank0_edge0_re <= 1'd0;
    builder_csr_bankarray_csrbank0_edge0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank0_edge0_re <= builder_csr_bankarray_interface0_bank_bus_we;
        builder_csr_bankarray_csrbank0_edge0_we <= builder_csr_bankarray_interface0_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank0_ev_status_r = builder_csr_bankarray_interface0_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank0_ev_status_re <= 1'd0;
    builder_csr_bankarray_csrbank0_ev_status_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank0_ev_status_re <= builder_csr_bankarray_interface0_bank_bus_we;
        builder_csr_bankarray_csrbank0_ev_status_we <= builder_csr_bankarray_interface0_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank0_ev_pending_r = builder_csr_bankarray_interface0_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank0_ev_pending_re <= 1'd0;
    builder_csr_bankarray_csrbank0_ev_pending_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank0_ev_pending_re <= builder_csr_bankarray_interface0_bank_bus_we;
        builder_csr_bankarray_csrbank0_ev_pending_we <= builder_csr_bankarray_interface0_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank0_ev_enable0_r = builder_csr_bankarray_interface0_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank0_ev_enable0_re <= 1'd0;
    builder_csr_bankarray_csrbank0_ev_enable0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank0_ev_enable0_re <= builder_csr_bankarray_interface0_bank_bus_we;
        builder_csr_bankarray_csrbank0_ev_enable0_we <= builder_csr_bankarray_interface0_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank0_in_w = main_buttons_status[3:0];
assign main_buttons_we = builder_csr_bankarray_csrbank0_in_we;
assign builder_csr_bankarray_csrbank0_mode0_w = main_buttons_mode_storage[3:0];
assign builder_csr_bankarray_csrbank0_edge0_w = main_buttons_edge_storage[3:0];
always @(*) begin
    main_buttons_status_status <= 4'd0;
    main_buttons_status_status[0] <= main_buttons_i00;
    main_buttons_status_status[1] <= main_buttons_i10;
    main_buttons_status_status[2] <= main_buttons_i20;
    main_buttons_status_status[3] <= main_buttons_i30;
end
assign builder_csr_bankarray_csrbank0_ev_status_w = main_buttons_status_status[3:0];
assign main_buttons_status_we = builder_csr_bankarray_csrbank0_ev_status_we;
always @(*) begin
    main_buttons_pending_status <= 4'd0;
    main_buttons_pending_status[0] <= main_buttons_i01;
    main_buttons_pending_status[1] <= main_buttons_i11;
    main_buttons_pending_status[2] <= main_buttons_i21;
    main_buttons_pending_status[3] <= main_buttons_i31;
end
assign builder_csr_bankarray_csrbank0_ev_pending_w = main_buttons_pending_status[3:0];
assign main_buttons_pending_we = builder_csr_bankarray_csrbank0_ev_pending_we;
assign main_buttons_i02 = main_buttons_enable_storage[0];
assign main_buttons_i12 = main_buttons_enable_storage[1];
assign main_buttons_i22 = main_buttons_enable_storage[2];
assign main_buttons_i32 = main_buttons_enable_storage[3];
assign builder_csr_bankarray_csrbank0_ev_enable0_w = main_buttons_enable_storage[3:0];
assign builder_csr_bankarray_csrbank1_sel = (builder_csr_bankarray_interface1_bank_bus_adr[13:9] == 1'd1);
assign builder_csr_bankarray_csrbank1_reset0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_reset0_re <= 1'd0;
    builder_csr_bankarray_csrbank1_reset0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank1_reset0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_reset0_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank1_scratch0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_scratch0_re <= 1'd0;
    builder_csr_bankarray_csrbank1_scratch0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank1_scratch0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_scratch0_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank1_bus_errors_r = builder_csr_bankarray_interface1_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_bus_errors_re <= 1'd0;
    builder_csr_bankarray_csrbank1_bus_errors_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank1_bus_errors_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_bus_errors_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
always @(*) begin
    main_basesoc_soc_rst <= 1'd0;
    if (main_basesoc_reset_re) begin
        main_basesoc_soc_rst <= main_basesoc_reset_storage[0];
    end
end
assign main_basesoc_cpu_rst = main_basesoc_reset_storage[1];
assign builder_csr_bankarray_csrbank1_reset0_w = main_basesoc_reset_storage[1:0];
assign builder_csr_bankarray_csrbank1_scratch0_w = main_basesoc_scratch_storage[31:0];
assign builder_csr_bankarray_csrbank1_bus_errors_w = main_basesoc_bus_errors_status[31:0];
assign main_basesoc_bus_errors_we = builder_csr_bankarray_csrbank1_bus_errors_we;
assign builder_csr_bankarray_csrbank2_sel = (builder_csr_bankarray_interface2_bank_bus_adr[13:9] == 2'd2);
assign builder_csr_bankarray_csrbank2_rst0_r = builder_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank2_rst0_re <= 1'd0;
    builder_csr_bankarray_csrbank2_rst0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank2_rst0_re <= builder_csr_bankarray_interface2_bank_bus_we;
        builder_csr_bankarray_csrbank2_rst0_we <= builder_csr_bankarray_interface2_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank2_dly_sel0_r = builder_csr_bankarray_interface2_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank2_dly_sel0_re <= 1'd0;
    builder_csr_bankarray_csrbank2_dly_sel0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank2_dly_sel0_re <= builder_csr_bankarray_interface2_bank_bus_we;
        builder_csr_bankarray_csrbank2_dly_sel0_we <= builder_csr_bankarray_interface2_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank2_half_sys8x_taps0_r = builder_csr_bankarray_interface2_bank_bus_dat_w[4:0];
always @(*) begin
    builder_csr_bankarray_csrbank2_half_sys8x_taps0_re <= 1'd0;
    builder_csr_bankarray_csrbank2_half_sys8x_taps0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank2_half_sys8x_taps0_re <= builder_csr_bankarray_interface2_bank_bus_we;
        builder_csr_bankarray_csrbank2_half_sys8x_taps0_we <= builder_csr_bankarray_interface2_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank2_wlevel_en0_r = builder_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank2_wlevel_en0_re <= 1'd0;
    builder_csr_bankarray_csrbank2_wlevel_en0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank2_wlevel_en0_re <= builder_csr_bankarray_interface2_bank_bus_we;
        builder_csr_bankarray_csrbank2_wlevel_en0_we <= builder_csr_bankarray_interface2_bank_bus_re;
    end
end
assign main_a7ddrphy_wlevel_strobe_r = builder_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    main_a7ddrphy_wlevel_strobe_re <= 1'd0;
    main_a7ddrphy_wlevel_strobe_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd4))) begin
        main_a7ddrphy_wlevel_strobe_re <= builder_csr_bankarray_interface2_bank_bus_we;
        main_a7ddrphy_wlevel_strobe_we <= builder_csr_bankarray_interface2_bank_bus_re;
    end
end
assign main_a7ddrphy_rdly_dq_rst_r = builder_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    main_a7ddrphy_rdly_dq_rst_re <= 1'd0;
    main_a7ddrphy_rdly_dq_rst_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd5))) begin
        main_a7ddrphy_rdly_dq_rst_re <= builder_csr_bankarray_interface2_bank_bus_we;
        main_a7ddrphy_rdly_dq_rst_we <= builder_csr_bankarray_interface2_bank_bus_re;
    end
end
assign main_a7ddrphy_rdly_dq_inc_r = builder_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    main_a7ddrphy_rdly_dq_inc_re <= 1'd0;
    main_a7ddrphy_rdly_dq_inc_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd6))) begin
        main_a7ddrphy_rdly_dq_inc_re <= builder_csr_bankarray_interface2_bank_bus_we;
        main_a7ddrphy_rdly_dq_inc_we <= builder_csr_bankarray_interface2_bank_bus_re;
    end
end
assign main_a7ddrphy_rdly_dq_bitslip_rst_r = builder_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    main_a7ddrphy_rdly_dq_bitslip_rst_re <= 1'd0;
    main_a7ddrphy_rdly_dq_bitslip_rst_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd7))) begin
        main_a7ddrphy_rdly_dq_bitslip_rst_re <= builder_csr_bankarray_interface2_bank_bus_we;
        main_a7ddrphy_rdly_dq_bitslip_rst_we <= builder_csr_bankarray_interface2_bank_bus_re;
    end
end
assign main_a7ddrphy_rdly_dq_bitslip_r = builder_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    main_a7ddrphy_rdly_dq_bitslip_re <= 1'd0;
    main_a7ddrphy_rdly_dq_bitslip_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd8))) begin
        main_a7ddrphy_rdly_dq_bitslip_re <= builder_csr_bankarray_interface2_bank_bus_we;
        main_a7ddrphy_rdly_dq_bitslip_we <= builder_csr_bankarray_interface2_bank_bus_re;
    end
end
assign main_a7ddrphy_wdly_dq_bitslip_rst_r = builder_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    main_a7ddrphy_wdly_dq_bitslip_rst_re <= 1'd0;
    main_a7ddrphy_wdly_dq_bitslip_rst_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd9))) begin
        main_a7ddrphy_wdly_dq_bitslip_rst_re <= builder_csr_bankarray_interface2_bank_bus_we;
        main_a7ddrphy_wdly_dq_bitslip_rst_we <= builder_csr_bankarray_interface2_bank_bus_re;
    end
end
assign main_a7ddrphy_wdly_dq_bitslip_r = builder_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    main_a7ddrphy_wdly_dq_bitslip_re <= 1'd0;
    main_a7ddrphy_wdly_dq_bitslip_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd10))) begin
        main_a7ddrphy_wdly_dq_bitslip_re <= builder_csr_bankarray_interface2_bank_bus_we;
        main_a7ddrphy_wdly_dq_bitslip_we <= builder_csr_bankarray_interface2_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank2_rdphase0_r = builder_csr_bankarray_interface2_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank2_rdphase0_re <= 1'd0;
    builder_csr_bankarray_csrbank2_rdphase0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd11))) begin
        builder_csr_bankarray_csrbank2_rdphase0_re <= builder_csr_bankarray_interface2_bank_bus_we;
        builder_csr_bankarray_csrbank2_rdphase0_we <= builder_csr_bankarray_interface2_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank2_wrphase0_r = builder_csr_bankarray_interface2_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank2_wrphase0_re <= 1'd0;
    builder_csr_bankarray_csrbank2_wrphase0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd12))) begin
        builder_csr_bankarray_csrbank2_wrphase0_re <= builder_csr_bankarray_interface2_bank_bus_we;
        builder_csr_bankarray_csrbank2_wrphase0_we <= builder_csr_bankarray_interface2_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank2_rst0_w = main_a7ddrphy_rst_storage;
assign builder_csr_bankarray_csrbank2_dly_sel0_w = main_a7ddrphy_dly_sel_storage[1:0];
assign builder_csr_bankarray_csrbank2_half_sys8x_taps0_w = main_a7ddrphy_half_sys8x_taps_storage[4:0];
assign builder_csr_bankarray_csrbank2_wlevel_en0_w = main_a7ddrphy_wlevel_en_storage;
assign builder_csr_bankarray_csrbank2_rdphase0_w = main_a7ddrphy_rdphase_storage[1:0];
assign builder_csr_bankarray_csrbank2_wrphase0_w = main_a7ddrphy_wrphase_storage[1:0];
assign builder_csr_bankarray_csrbank3_sel = (builder_csr_bankarray_interface3_bank_bus_adr[13:9] == 2'd3);
assign builder_csr_bankarray_csrbank3_oe0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank3_oe0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_oe0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank3_oe0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_oe0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_in_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank3_in_re <= 1'd0;
    builder_csr_bankarray_csrbank3_in_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank3_in_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_in_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_out0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank3_out0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_out0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank3_out0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_out0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_mode0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank3_mode0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_mode0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank3_mode0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_mode0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_edge0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank3_edge0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_edge0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank3_edge0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_edge0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_ev_status_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank3_ev_status_re <= 1'd0;
    builder_csr_bankarray_csrbank3_ev_status_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank3_ev_status_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_ev_status_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_ev_pending_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank3_ev_pending_re <= 1'd0;
    builder_csr_bankarray_csrbank3_ev_pending_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank3_ev_pending_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_ev_pending_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_ev_enable0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank3_ev_enable0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_ev_enable0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank3_ev_enable0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_ev_enable0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_oe0_w = main_gpiotristate1_oe_storage;
assign builder_csr_bankarray_csrbank3_in_w = main_gpiotristate1_in_status;
assign main_gpiotristate1_in_we = builder_csr_bankarray_csrbank3_in_we;
assign builder_csr_bankarray_csrbank3_out0_w = main_gpiotristate1_out_storage;
assign builder_csr_bankarray_csrbank3_mode0_w = main_gpiotristate1_gpiotristate1_mode_storage;
assign builder_csr_bankarray_csrbank3_edge0_w = main_gpiotristate1_gpiotristate1_edge_storage;
always @(*) begin
    main_gpiotristate1_gpiotristate1_status_status <= 1'd0;
    main_gpiotristate1_gpiotristate1_status_status <= main_gpiotristate1_gpiotristate1_i00;
end
assign builder_csr_bankarray_csrbank3_ev_status_w = main_gpiotristate1_gpiotristate1_status_status;
assign main_gpiotristate1_gpiotristate1_status_we = builder_csr_bankarray_csrbank3_ev_status_we;
always @(*) begin
    main_gpiotristate1_gpiotristate1_pending_status <= 1'd0;
    main_gpiotristate1_gpiotristate1_pending_status <= main_gpiotristate1_gpiotristate1_i01;
end
assign builder_csr_bankarray_csrbank3_ev_pending_w = main_gpiotristate1_gpiotristate1_pending_status;
assign main_gpiotristate1_gpiotristate1_pending_we = builder_csr_bankarray_csrbank3_ev_pending_we;
assign main_gpiotristate1_gpiotristate1_i02 = main_gpiotristate1_gpiotristate1_enable_storage;
assign builder_csr_bankarray_csrbank3_ev_enable0_w = main_gpiotristate1_gpiotristate1_enable_storage;
assign builder_csr_bankarray_sel = (builder_csr_bankarray_sram_bus_adr[13:9] == 3'd4);
always @(*) begin
    builder_csr_bankarray_sram_bus_dat_r <= 32'd0;
    if (builder_csr_bankarray_sel_r) begin
        builder_csr_bankarray_sram_bus_dat_r <= builder_csr_bankarray_dat_r;
    end
end
assign builder_csr_bankarray_adr = builder_csr_bankarray_sram_bus_adr[5:0];
assign builder_csr_bankarray_csrbank4_sel = (builder_csr_bankarray_interface4_bank_bus_adr[13:9] == 3'd5);
assign builder_csr_bankarray_csrbank4_out0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_out0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_out0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank4_out0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_out0_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_out0_w = main_leds_storage[3:0];
assign builder_csr_bankarray_csrbank5_sel = (builder_csr_bankarray_interface5_bank_bus_adr[13:9] == 3'd6);
assign builder_csr_bankarray_csrbank5_dma_base1_r = builder_csr_bankarray_interface5_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank5_dma_base1_re <= 1'd0;
    builder_csr_bankarray_csrbank5_dma_base1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank5_dma_base1_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_dma_base1_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_dma_base0_r = builder_csr_bankarray_interface5_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank5_dma_base0_re <= 1'd0;
    builder_csr_bankarray_csrbank5_dma_base0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank5_dma_base0_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_dma_base0_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_dma_length0_r = builder_csr_bankarray_interface5_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank5_dma_length0_re <= 1'd0;
    builder_csr_bankarray_csrbank5_dma_length0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank5_dma_length0_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_dma_length0_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_dma_enable0_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank5_dma_enable0_re <= 1'd0;
    builder_csr_bankarray_csrbank5_dma_enable0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank5_dma_enable0_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_dma_enable0_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_dma_done_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank5_dma_done_re <= 1'd0;
    builder_csr_bankarray_csrbank5_dma_done_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank5_dma_done_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_dma_done_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_dma_loop0_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank5_dma_loop0_re <= 1'd0;
    builder_csr_bankarray_csrbank5_dma_loop0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank5_dma_loop0_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_dma_loop0_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_dma_offset_r = builder_csr_bankarray_interface5_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank5_dma_offset_re <= 1'd0;
    builder_csr_bankarray_csrbank5_dma_offset_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank5_dma_offset_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_dma_offset_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_dma_base1_w = sdcard_block2mem_wishbonedmawriter_base_storage[63:32];
assign builder_csr_bankarray_csrbank5_dma_base0_w = sdcard_block2mem_wishbonedmawriter_base_storage[31:0];
assign builder_csr_bankarray_csrbank5_dma_length0_w = sdcard_block2mem_wishbonedmawriter_length_storage[31:0];
assign builder_csr_bankarray_csrbank5_dma_enable0_w = sdcard_block2mem_wishbonedmawriter_enable_storage;
assign builder_csr_bankarray_csrbank5_dma_done_w = sdcard_block2mem_wishbonedmawriter_done_status;
assign sdcard_block2mem_wishbonedmawriter_done_we = builder_csr_bankarray_csrbank5_dma_done_we;
assign builder_csr_bankarray_csrbank5_dma_loop0_w = sdcard_block2mem_wishbonedmawriter_loop_storage;
assign builder_csr_bankarray_csrbank5_dma_offset_w = sdcard_block2mem_wishbonedmawriter_offset_status[31:0];
assign sdcard_block2mem_wishbonedmawriter_offset_we = builder_csr_bankarray_csrbank5_dma_offset_we;
assign builder_csr_bankarray_csrbank6_sel = (builder_csr_bankarray_interface6_bank_bus_adr[13:9] == 3'd7);
assign builder_csr_bankarray_csrbank6_cmd_argument0_r = builder_csr_bankarray_interface6_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank6_cmd_argument0_re <= 1'd0;
    builder_csr_bankarray_csrbank6_cmd_argument0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank6_cmd_argument0_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_cmd_argument0_we <= builder_csr_bankarray_interface6_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank6_cmd_command0_r = builder_csr_bankarray_interface6_bank_bus_dat_w[13:0];
always @(*) begin
    builder_csr_bankarray_csrbank6_cmd_command0_re <= 1'd0;
    builder_csr_bankarray_csrbank6_cmd_command0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank6_cmd_command0_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_cmd_command0_we <= builder_csr_bankarray_interface6_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank6_cmd_send0_r = builder_csr_bankarray_interface6_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank6_cmd_send0_re <= 1'd0;
    builder_csr_bankarray_csrbank6_cmd_send0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank6_cmd_send0_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_cmd_send0_we <= builder_csr_bankarray_interface6_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank6_cmd_response3_r = builder_csr_bankarray_interface6_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank6_cmd_response3_re <= 1'd0;
    builder_csr_bankarray_csrbank6_cmd_response3_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank6_cmd_response3_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_cmd_response3_we <= builder_csr_bankarray_interface6_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank6_cmd_response2_r = builder_csr_bankarray_interface6_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank6_cmd_response2_re <= 1'd0;
    builder_csr_bankarray_csrbank6_cmd_response2_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank6_cmd_response2_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_cmd_response2_we <= builder_csr_bankarray_interface6_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank6_cmd_response1_r = builder_csr_bankarray_interface6_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank6_cmd_response1_re <= 1'd0;
    builder_csr_bankarray_csrbank6_cmd_response1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank6_cmd_response1_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_cmd_response1_we <= builder_csr_bankarray_interface6_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank6_cmd_response0_r = builder_csr_bankarray_interface6_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank6_cmd_response0_re <= 1'd0;
    builder_csr_bankarray_csrbank6_cmd_response0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank6_cmd_response0_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_cmd_response0_we <= builder_csr_bankarray_interface6_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank6_cmd_event_r = builder_csr_bankarray_interface6_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank6_cmd_event_re <= 1'd0;
    builder_csr_bankarray_csrbank6_cmd_event_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank6_cmd_event_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_cmd_event_we <= builder_csr_bankarray_interface6_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank6_data_event_r = builder_csr_bankarray_interface6_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank6_data_event_re <= 1'd0;
    builder_csr_bankarray_csrbank6_data_event_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 4'd8))) begin
        builder_csr_bankarray_csrbank6_data_event_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_data_event_we <= builder_csr_bankarray_interface6_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank6_block_length0_r = builder_csr_bankarray_interface6_bank_bus_dat_w[9:0];
always @(*) begin
    builder_csr_bankarray_csrbank6_block_length0_re <= 1'd0;
    builder_csr_bankarray_csrbank6_block_length0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 4'd9))) begin
        builder_csr_bankarray_csrbank6_block_length0_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_block_length0_we <= builder_csr_bankarray_interface6_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank6_block_count0_r = builder_csr_bankarray_interface6_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank6_block_count0_re <= 1'd0;
    builder_csr_bankarray_csrbank6_block_count0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 4'd10))) begin
        builder_csr_bankarray_csrbank6_block_count0_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_block_count0_we <= builder_csr_bankarray_interface6_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank6_cmd_argument0_w = sdcard_core_cmd_argument_storage[31:0];
assign sdcard_core_csrfield_cmd_type = sdcard_core_cmd_command_storage[1:0];
assign sdcard_core_csrfield_data_type = sdcard_core_cmd_command_storage[6:5];
assign sdcard_core_csrfield_cmd = sdcard_core_cmd_command_storage[13:8];
assign builder_csr_bankarray_csrbank6_cmd_command0_w = sdcard_core_cmd_command_storage[13:0];
assign builder_csr_bankarray_csrbank6_cmd_send0_w = sdcard_core_cmd_send_storage;
assign builder_csr_bankarray_csrbank6_cmd_response3_w = sdcard_core_cmd_response_status[127:96];
assign builder_csr_bankarray_csrbank6_cmd_response2_w = sdcard_core_cmd_response_status[95:64];
assign builder_csr_bankarray_csrbank6_cmd_response1_w = sdcard_core_cmd_response_status[63:32];
assign builder_csr_bankarray_csrbank6_cmd_response0_w = sdcard_core_cmd_response_status[31:0];
assign sdcard_core_cmd_response_we = builder_csr_bankarray_csrbank6_cmd_response0_we;
always @(*) begin
    sdcard_core_cmd_event_status <= 4'd0;
    sdcard_core_cmd_event_status[0] <= sdcard_core_csrfield_done0;
    sdcard_core_cmd_event_status[1] <= sdcard_core_csrfield_error0;
    sdcard_core_cmd_event_status[2] <= sdcard_core_csrfield_timeout0;
    sdcard_core_cmd_event_status[3] <= sdcard_core_csrfield_crc0;
end
assign builder_csr_bankarray_csrbank6_cmd_event_w = sdcard_core_cmd_event_status[3:0];
assign sdcard_core_cmd_event_we = builder_csr_bankarray_csrbank6_cmd_event_we;
always @(*) begin
    sdcard_core_data_event_status <= 4'd0;
    sdcard_core_data_event_status[0] <= sdcard_core_csrfield_done1;
    sdcard_core_data_event_status[1] <= sdcard_core_csrfield_error1;
    sdcard_core_data_event_status[2] <= sdcard_core_csrfield_timeout1;
    sdcard_core_data_event_status[3] <= sdcard_core_csrfield_crc1;
end
assign builder_csr_bankarray_csrbank6_data_event_w = sdcard_core_data_event_status[3:0];
assign sdcard_core_data_event_we = builder_csr_bankarray_csrbank6_data_event_we;
assign builder_csr_bankarray_csrbank6_block_length0_w = sdcard_core_block_length_storage[9:0];
assign builder_csr_bankarray_csrbank6_block_count0_w = sdcard_core_block_count_storage[31:0];
assign builder_csr_bankarray_csrbank7_sel = (builder_csr_bankarray_interface7_bank_bus_adr[13:9] == 4'd8);
assign builder_csr_bankarray_csrbank7_status_r = builder_csr_bankarray_interface7_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank7_status_re <= 1'd0;
    builder_csr_bankarray_csrbank7_status_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank7_sel & (builder_csr_bankarray_interface7_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank7_status_re <= builder_csr_bankarray_interface7_bank_bus_we;
        builder_csr_bankarray_csrbank7_status_we <= builder_csr_bankarray_interface7_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank7_pending_r = builder_csr_bankarray_interface7_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank7_pending_re <= 1'd0;
    builder_csr_bankarray_csrbank7_pending_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank7_sel & (builder_csr_bankarray_interface7_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank7_pending_re <= builder_csr_bankarray_interface7_bank_bus_we;
        builder_csr_bankarray_csrbank7_pending_we <= builder_csr_bankarray_interface7_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank7_enable0_r = builder_csr_bankarray_interface7_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank7_enable0_re <= 1'd0;
    builder_csr_bankarray_csrbank7_enable0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank7_sel & (builder_csr_bankarray_interface7_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank7_enable0_re <= builder_csr_bankarray_interface7_bank_bus_we;
        builder_csr_bankarray_csrbank7_enable0_we <= builder_csr_bankarray_interface7_bank_bus_re;
    end
end
always @(*) begin
    eventmanager_status_status <= 4'd0;
    eventmanager_status_status[0] <= eventmanager_card_detect0;
    eventmanager_status_status[1] <= eventmanager_block2mem_dma0;
    eventmanager_status_status[2] <= eventmanager_mem2block_dma0;
    eventmanager_status_status[3] <= eventmanager_cmd_done0;
end
assign builder_csr_bankarray_csrbank7_status_w = eventmanager_status_status[3:0];
assign eventmanager_status_we = builder_csr_bankarray_csrbank7_status_we;
always @(*) begin
    eventmanager_pending_status <= 4'd0;
    eventmanager_pending_status[0] <= eventmanager_card_detect1;
    eventmanager_pending_status[1] <= eventmanager_block2mem_dma1;
    eventmanager_pending_status[2] <= eventmanager_mem2block_dma1;
    eventmanager_pending_status[3] <= eventmanager_cmd_done1;
end
assign builder_csr_bankarray_csrbank7_pending_w = eventmanager_pending_status[3:0];
assign eventmanager_pending_we = builder_csr_bankarray_csrbank7_pending_we;
assign eventmanager_card_detect2 = eventmanager_enable_storage[0];
assign eventmanager_block2mem_dma2 = eventmanager_enable_storage[1];
assign eventmanager_mem2block_dma2 = eventmanager_enable_storage[2];
assign eventmanager_cmd_done2 = eventmanager_enable_storage[3];
assign builder_csr_bankarray_csrbank7_enable0_w = eventmanager_enable_storage[3:0];
assign builder_csr_bankarray_csrbank8_sel = (builder_csr_bankarray_interface8_bank_bus_adr[13:9] == 4'd9);
assign builder_csr_bankarray_csrbank8_dma_base1_r = builder_csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dma_base1_re <= 1'd0;
    builder_csr_bankarray_csrbank8_dma_base1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank8_dma_base1_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dma_base1_we <= builder_csr_bankarray_interface8_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank8_dma_base0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dma_base0_re <= 1'd0;
    builder_csr_bankarray_csrbank8_dma_base0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank8_dma_base0_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dma_base0_we <= builder_csr_bankarray_interface8_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank8_dma_length0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dma_length0_re <= 1'd0;
    builder_csr_bankarray_csrbank8_dma_length0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank8_dma_length0_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dma_length0_we <= builder_csr_bankarray_interface8_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank8_dma_enable0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dma_enable0_re <= 1'd0;
    builder_csr_bankarray_csrbank8_dma_enable0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank8_dma_enable0_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dma_enable0_we <= builder_csr_bankarray_interface8_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank8_dma_done_r = builder_csr_bankarray_interface8_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dma_done_re <= 1'd0;
    builder_csr_bankarray_csrbank8_dma_done_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank8_dma_done_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dma_done_we <= builder_csr_bankarray_interface8_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank8_dma_loop0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dma_loop0_re <= 1'd0;
    builder_csr_bankarray_csrbank8_dma_loop0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank8_dma_loop0_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dma_loop0_we <= builder_csr_bankarray_interface8_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank8_dma_offset_r = builder_csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dma_offset_re <= 1'd0;
    builder_csr_bankarray_csrbank8_dma_offset_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank8_dma_offset_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dma_offset_we <= builder_csr_bankarray_interface8_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank8_dma_base1_w = sdcard_mem2block_dma_base_storage[63:32];
assign builder_csr_bankarray_csrbank8_dma_base0_w = sdcard_mem2block_dma_base_storage[31:0];
assign builder_csr_bankarray_csrbank8_dma_length0_w = sdcard_mem2block_dma_length_storage[31:0];
assign builder_csr_bankarray_csrbank8_dma_enable0_w = sdcard_mem2block_dma_enable_storage;
assign builder_csr_bankarray_csrbank8_dma_done_w = sdcard_mem2block_dma_done_status;
assign sdcard_mem2block_dma_done_we = builder_csr_bankarray_csrbank8_dma_done_we;
assign builder_csr_bankarray_csrbank8_dma_loop0_w = sdcard_mem2block_dma_loop_storage;
assign builder_csr_bankarray_csrbank8_dma_offset_w = sdcard_mem2block_dma_offset_status[31:0];
assign sdcard_mem2block_dma_offset_we = builder_csr_bankarray_csrbank8_dma_offset_we;
assign builder_csr_bankarray_csrbank9_sel = (builder_csr_bankarray_interface9_bank_bus_adr[13:9] == 4'd10);
assign builder_csr_bankarray_csrbank9_card_detect_r = builder_csr_bankarray_interface9_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank9_card_detect_re <= 1'd0;
    builder_csr_bankarray_csrbank9_card_detect_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank9_sel & (builder_csr_bankarray_interface9_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank9_card_detect_re <= builder_csr_bankarray_interface9_bank_bus_we;
        builder_csr_bankarray_csrbank9_card_detect_we <= builder_csr_bankarray_interface9_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank9_clocker_divider0_r = builder_csr_bankarray_interface9_bank_bus_dat_w[8:0];
always @(*) begin
    builder_csr_bankarray_csrbank9_clocker_divider0_re <= 1'd0;
    builder_csr_bankarray_csrbank9_clocker_divider0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank9_sel & (builder_csr_bankarray_interface9_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank9_clocker_divider0_re <= builder_csr_bankarray_interface9_bank_bus_we;
        builder_csr_bankarray_csrbank9_clocker_divider0_we <= builder_csr_bankarray_interface9_bank_bus_re;
    end
end
assign init_initialize_r = builder_csr_bankarray_interface9_bank_bus_dat_w[0];
always @(*) begin
    init_initialize_re <= 1'd0;
    init_initialize_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank9_sel & (builder_csr_bankarray_interface9_bank_bus_adr[8:0] == 2'd2))) begin
        init_initialize_re <= builder_csr_bankarray_interface9_bank_bus_we;
        init_initialize_we <= builder_csr_bankarray_interface9_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank9_dataw_status_r = builder_csr_bankarray_interface9_bank_bus_dat_w[2:0];
always @(*) begin
    builder_csr_bankarray_csrbank9_dataw_status_re <= 1'd0;
    builder_csr_bankarray_csrbank9_dataw_status_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank9_sel & (builder_csr_bankarray_interface9_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank9_dataw_status_re <= builder_csr_bankarray_interface9_bank_bus_we;
        builder_csr_bankarray_csrbank9_dataw_status_we <= builder_csr_bankarray_interface9_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank9_card_detect_w = card_detect_status0;
assign card_detect_we = builder_csr_bankarray_csrbank9_card_detect_we;
assign builder_csr_bankarray_csrbank9_clocker_divider0_w = clocker_storage[8:0];
always @(*) begin
    dataw_status <= 3'd0;
    dataw_status[0] <= dataw_accepted0;
    dataw_status[1] <= dataw_crc_error0;
    dataw_status[2] <= dataw_write_error0;
end
assign builder_csr_bankarray_csrbank9_dataw_status_w = dataw_status[2:0];
assign dataw_we = builder_csr_bankarray_csrbank9_dataw_status_we;
assign builder_csr_bankarray_csrbank10_sel = (builder_csr_bankarray_interface10_bank_bus_adr[13:9] == 4'd11);
assign builder_csr_bankarray_csrbank10_dfii_control0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank10_dfii_control0_re <= 1'd0;
    builder_csr_bankarray_csrbank10_dfii_control0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank10_dfii_control0_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_dfii_control0_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_dfii_pi0_command0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank10_dfii_pi0_command0_re <= 1'd0;
    builder_csr_bankarray_csrbank10_dfii_pi0_command0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank10_dfii_pi0_command0_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_dfii_pi0_command0_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign main_sdram_phaseinjector0_command_issue_r = builder_csr_bankarray_interface10_bank_bus_dat_w[0];
always @(*) begin
    main_sdram_phaseinjector0_command_issue_re <= 1'd0;
    main_sdram_phaseinjector0_command_issue_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 2'd2))) begin
        main_sdram_phaseinjector0_command_issue_re <= builder_csr_bankarray_interface10_bank_bus_we;
        main_sdram_phaseinjector0_command_issue_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_dfii_pi0_address0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[13:0];
always @(*) begin
    builder_csr_bankarray_csrbank10_dfii_pi0_address0_re <= 1'd0;
    builder_csr_bankarray_csrbank10_dfii_pi0_address0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank10_dfii_pi0_address0_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_dfii_pi0_address0_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[2:0];
always @(*) begin
    builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_re <= 1'd0;
    builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_re <= 1'd0;
    builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_dfii_pi0_rddata_r = builder_csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank10_dfii_pi0_rddata_re <= 1'd0;
    builder_csr_bankarray_csrbank10_dfii_pi0_rddata_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank10_dfii_pi0_rddata_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_dfii_pi0_rddata_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_dfii_pi1_command0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank10_dfii_pi1_command0_re <= 1'd0;
    builder_csr_bankarray_csrbank10_dfii_pi1_command0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank10_dfii_pi1_command0_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_dfii_pi1_command0_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign main_sdram_phaseinjector1_command_issue_r = builder_csr_bankarray_interface10_bank_bus_dat_w[0];
always @(*) begin
    main_sdram_phaseinjector1_command_issue_re <= 1'd0;
    main_sdram_phaseinjector1_command_issue_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 4'd8))) begin
        main_sdram_phaseinjector1_command_issue_re <= builder_csr_bankarray_interface10_bank_bus_we;
        main_sdram_phaseinjector1_command_issue_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_dfii_pi1_address0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[13:0];
always @(*) begin
    builder_csr_bankarray_csrbank10_dfii_pi1_address0_re <= 1'd0;
    builder_csr_bankarray_csrbank10_dfii_pi1_address0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 4'd9))) begin
        builder_csr_bankarray_csrbank10_dfii_pi1_address0_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_dfii_pi1_address0_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[2:0];
always @(*) begin
    builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_re <= 1'd0;
    builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 4'd10))) begin
        builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_re <= 1'd0;
    builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 4'd11))) begin
        builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_dfii_pi1_rddata_r = builder_csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank10_dfii_pi1_rddata_re <= 1'd0;
    builder_csr_bankarray_csrbank10_dfii_pi1_rddata_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 4'd12))) begin
        builder_csr_bankarray_csrbank10_dfii_pi1_rddata_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_dfii_pi1_rddata_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_dfii_pi2_command0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank10_dfii_pi2_command0_re <= 1'd0;
    builder_csr_bankarray_csrbank10_dfii_pi2_command0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 4'd13))) begin
        builder_csr_bankarray_csrbank10_dfii_pi2_command0_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_dfii_pi2_command0_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign main_sdram_phaseinjector2_command_issue_r = builder_csr_bankarray_interface10_bank_bus_dat_w[0];
always @(*) begin
    main_sdram_phaseinjector2_command_issue_re <= 1'd0;
    main_sdram_phaseinjector2_command_issue_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 4'd14))) begin
        main_sdram_phaseinjector2_command_issue_re <= builder_csr_bankarray_interface10_bank_bus_we;
        main_sdram_phaseinjector2_command_issue_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_dfii_pi2_address0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[13:0];
always @(*) begin
    builder_csr_bankarray_csrbank10_dfii_pi2_address0_re <= 1'd0;
    builder_csr_bankarray_csrbank10_dfii_pi2_address0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 4'd15))) begin
        builder_csr_bankarray_csrbank10_dfii_pi2_address0_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_dfii_pi2_address0_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_dfii_pi2_baddress0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[2:0];
always @(*) begin
    builder_csr_bankarray_csrbank10_dfii_pi2_baddress0_re <= 1'd0;
    builder_csr_bankarray_csrbank10_dfii_pi2_baddress0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 5'd16))) begin
        builder_csr_bankarray_csrbank10_dfii_pi2_baddress0_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_dfii_pi2_baddress0_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_dfii_pi2_wrdata0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank10_dfii_pi2_wrdata0_re <= 1'd0;
    builder_csr_bankarray_csrbank10_dfii_pi2_wrdata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 5'd17))) begin
        builder_csr_bankarray_csrbank10_dfii_pi2_wrdata0_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_dfii_pi2_wrdata0_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_dfii_pi2_rddata_r = builder_csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank10_dfii_pi2_rddata_re <= 1'd0;
    builder_csr_bankarray_csrbank10_dfii_pi2_rddata_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 5'd18))) begin
        builder_csr_bankarray_csrbank10_dfii_pi2_rddata_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_dfii_pi2_rddata_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_dfii_pi3_command0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank10_dfii_pi3_command0_re <= 1'd0;
    builder_csr_bankarray_csrbank10_dfii_pi3_command0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 5'd19))) begin
        builder_csr_bankarray_csrbank10_dfii_pi3_command0_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_dfii_pi3_command0_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign main_sdram_phaseinjector3_command_issue_r = builder_csr_bankarray_interface10_bank_bus_dat_w[0];
always @(*) begin
    main_sdram_phaseinjector3_command_issue_re <= 1'd0;
    main_sdram_phaseinjector3_command_issue_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 5'd20))) begin
        main_sdram_phaseinjector3_command_issue_re <= builder_csr_bankarray_interface10_bank_bus_we;
        main_sdram_phaseinjector3_command_issue_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_dfii_pi3_address0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[13:0];
always @(*) begin
    builder_csr_bankarray_csrbank10_dfii_pi3_address0_re <= 1'd0;
    builder_csr_bankarray_csrbank10_dfii_pi3_address0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 5'd21))) begin
        builder_csr_bankarray_csrbank10_dfii_pi3_address0_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_dfii_pi3_address0_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_dfii_pi3_baddress0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[2:0];
always @(*) begin
    builder_csr_bankarray_csrbank10_dfii_pi3_baddress0_re <= 1'd0;
    builder_csr_bankarray_csrbank10_dfii_pi3_baddress0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 5'd22))) begin
        builder_csr_bankarray_csrbank10_dfii_pi3_baddress0_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_dfii_pi3_baddress0_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_dfii_pi3_wrdata0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank10_dfii_pi3_wrdata0_re <= 1'd0;
    builder_csr_bankarray_csrbank10_dfii_pi3_wrdata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 5'd23))) begin
        builder_csr_bankarray_csrbank10_dfii_pi3_wrdata0_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_dfii_pi3_wrdata0_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_dfii_pi3_rddata_r = builder_csr_bankarray_interface10_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank10_dfii_pi3_rddata_re <= 1'd0;
    builder_csr_bankarray_csrbank10_dfii_pi3_rddata_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 5'd24))) begin
        builder_csr_bankarray_csrbank10_dfii_pi3_rddata_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_dfii_pi3_rddata_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign main_sdram_sel = main_sdram_storage[0];
assign main_sdram_cke = main_sdram_storage[1];
assign main_sdram_odt = main_sdram_storage[2];
assign main_sdram_reset_n = main_sdram_storage[3];
assign builder_csr_bankarray_csrbank10_dfii_control0_w = main_sdram_storage[3:0];
assign main_sdram_phaseinjector0_csrfield_cs = main_sdram_phaseinjector0_command_storage[0];
assign main_sdram_phaseinjector0_csrfield_we = main_sdram_phaseinjector0_command_storage[1];
assign main_sdram_phaseinjector0_csrfield_cas = main_sdram_phaseinjector0_command_storage[2];
assign main_sdram_phaseinjector0_csrfield_ras = main_sdram_phaseinjector0_command_storage[3];
assign main_sdram_phaseinjector0_csrfield_wren = main_sdram_phaseinjector0_command_storage[4];
assign main_sdram_phaseinjector0_csrfield_rden = main_sdram_phaseinjector0_command_storage[5];
assign main_sdram_phaseinjector0_csrfield_cs_top = main_sdram_phaseinjector0_command_storage[6];
assign main_sdram_phaseinjector0_csrfield_cs_bottom = main_sdram_phaseinjector0_command_storage[7];
assign builder_csr_bankarray_csrbank10_dfii_pi0_command0_w = main_sdram_phaseinjector0_command_storage[7:0];
assign builder_csr_bankarray_csrbank10_dfii_pi0_address0_w = main_sdram_phaseinjector0_address_storage[13:0];
assign builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_w = main_sdram_phaseinjector0_baddress_storage[2:0];
assign builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_w = main_sdram_phaseinjector0_wrdata_storage[31:0];
assign builder_csr_bankarray_csrbank10_dfii_pi0_rddata_w = main_sdram_phaseinjector0_rddata_status[31:0];
assign main_sdram_phaseinjector0_rddata_we = builder_csr_bankarray_csrbank10_dfii_pi0_rddata_we;
assign main_sdram_phaseinjector1_csrfield_cs = main_sdram_phaseinjector1_command_storage[0];
assign main_sdram_phaseinjector1_csrfield_we = main_sdram_phaseinjector1_command_storage[1];
assign main_sdram_phaseinjector1_csrfield_cas = main_sdram_phaseinjector1_command_storage[2];
assign main_sdram_phaseinjector1_csrfield_ras = main_sdram_phaseinjector1_command_storage[3];
assign main_sdram_phaseinjector1_csrfield_wren = main_sdram_phaseinjector1_command_storage[4];
assign main_sdram_phaseinjector1_csrfield_rden = main_sdram_phaseinjector1_command_storage[5];
assign main_sdram_phaseinjector1_csrfield_cs_top = main_sdram_phaseinjector1_command_storage[6];
assign main_sdram_phaseinjector1_csrfield_cs_bottom = main_sdram_phaseinjector1_command_storage[7];
assign builder_csr_bankarray_csrbank10_dfii_pi1_command0_w = main_sdram_phaseinjector1_command_storage[7:0];
assign builder_csr_bankarray_csrbank10_dfii_pi1_address0_w = main_sdram_phaseinjector1_address_storage[13:0];
assign builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_w = main_sdram_phaseinjector1_baddress_storage[2:0];
assign builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_w = main_sdram_phaseinjector1_wrdata_storage[31:0];
assign builder_csr_bankarray_csrbank10_dfii_pi1_rddata_w = main_sdram_phaseinjector1_rddata_status[31:0];
assign main_sdram_phaseinjector1_rddata_we = builder_csr_bankarray_csrbank10_dfii_pi1_rddata_we;
assign main_sdram_phaseinjector2_csrfield_cs = main_sdram_phaseinjector2_command_storage[0];
assign main_sdram_phaseinjector2_csrfield_we = main_sdram_phaseinjector2_command_storage[1];
assign main_sdram_phaseinjector2_csrfield_cas = main_sdram_phaseinjector2_command_storage[2];
assign main_sdram_phaseinjector2_csrfield_ras = main_sdram_phaseinjector2_command_storage[3];
assign main_sdram_phaseinjector2_csrfield_wren = main_sdram_phaseinjector2_command_storage[4];
assign main_sdram_phaseinjector2_csrfield_rden = main_sdram_phaseinjector2_command_storage[5];
assign main_sdram_phaseinjector2_csrfield_cs_top = main_sdram_phaseinjector2_command_storage[6];
assign main_sdram_phaseinjector2_csrfield_cs_bottom = main_sdram_phaseinjector2_command_storage[7];
assign builder_csr_bankarray_csrbank10_dfii_pi2_command0_w = main_sdram_phaseinjector2_command_storage[7:0];
assign builder_csr_bankarray_csrbank10_dfii_pi2_address0_w = main_sdram_phaseinjector2_address_storage[13:0];
assign builder_csr_bankarray_csrbank10_dfii_pi2_baddress0_w = main_sdram_phaseinjector2_baddress_storage[2:0];
assign builder_csr_bankarray_csrbank10_dfii_pi2_wrdata0_w = main_sdram_phaseinjector2_wrdata_storage[31:0];
assign builder_csr_bankarray_csrbank10_dfii_pi2_rddata_w = main_sdram_phaseinjector2_rddata_status[31:0];
assign main_sdram_phaseinjector2_rddata_we = builder_csr_bankarray_csrbank10_dfii_pi2_rddata_we;
assign main_sdram_phaseinjector3_csrfield_cs = main_sdram_phaseinjector3_command_storage[0];
assign main_sdram_phaseinjector3_csrfield_we = main_sdram_phaseinjector3_command_storage[1];
assign main_sdram_phaseinjector3_csrfield_cas = main_sdram_phaseinjector3_command_storage[2];
assign main_sdram_phaseinjector3_csrfield_ras = main_sdram_phaseinjector3_command_storage[3];
assign main_sdram_phaseinjector3_csrfield_wren = main_sdram_phaseinjector3_command_storage[4];
assign main_sdram_phaseinjector3_csrfield_rden = main_sdram_phaseinjector3_command_storage[5];
assign main_sdram_phaseinjector3_csrfield_cs_top = main_sdram_phaseinjector3_command_storage[6];
assign main_sdram_phaseinjector3_csrfield_cs_bottom = main_sdram_phaseinjector3_command_storage[7];
assign builder_csr_bankarray_csrbank10_dfii_pi3_command0_w = main_sdram_phaseinjector3_command_storage[7:0];
assign builder_csr_bankarray_csrbank10_dfii_pi3_address0_w = main_sdram_phaseinjector3_address_storage[13:0];
assign builder_csr_bankarray_csrbank10_dfii_pi3_baddress0_w = main_sdram_phaseinjector3_baddress_storage[2:0];
assign builder_csr_bankarray_csrbank10_dfii_pi3_wrdata0_w = main_sdram_phaseinjector3_wrdata_storage[31:0];
assign builder_csr_bankarray_csrbank10_dfii_pi3_rddata_w = main_sdram_phaseinjector3_rddata_status[31:0];
assign main_sdram_phaseinjector3_rddata_we = builder_csr_bankarray_csrbank10_dfii_pi3_rddata_we;
assign builder_csr_bankarray_csrbank11_sel = (builder_csr_bankarray_interface11_bank_bus_adr[13:9] == 4'd12);
assign builder_csr_bankarray_csrbank11_load0_r = builder_csr_bankarray_interface11_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank11_load0_re <= 1'd0;
    builder_csr_bankarray_csrbank11_load0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank11_sel & (builder_csr_bankarray_interface11_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank11_load0_re <= builder_csr_bankarray_interface11_bank_bus_we;
        builder_csr_bankarray_csrbank11_load0_we <= builder_csr_bankarray_interface11_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank11_reload0_r = builder_csr_bankarray_interface11_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank11_reload0_re <= 1'd0;
    builder_csr_bankarray_csrbank11_reload0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank11_sel & (builder_csr_bankarray_interface11_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank11_reload0_re <= builder_csr_bankarray_interface11_bank_bus_we;
        builder_csr_bankarray_csrbank11_reload0_we <= builder_csr_bankarray_interface11_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank11_en0_r = builder_csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank11_en0_re <= 1'd0;
    builder_csr_bankarray_csrbank11_en0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank11_sel & (builder_csr_bankarray_interface11_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank11_en0_re <= builder_csr_bankarray_interface11_bank_bus_we;
        builder_csr_bankarray_csrbank11_en0_we <= builder_csr_bankarray_interface11_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank11_update_value0_r = builder_csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank11_update_value0_re <= 1'd0;
    builder_csr_bankarray_csrbank11_update_value0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank11_sel & (builder_csr_bankarray_interface11_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank11_update_value0_re <= builder_csr_bankarray_interface11_bank_bus_we;
        builder_csr_bankarray_csrbank11_update_value0_we <= builder_csr_bankarray_interface11_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank11_value_r = builder_csr_bankarray_interface11_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank11_value_re <= 1'd0;
    builder_csr_bankarray_csrbank11_value_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank11_sel & (builder_csr_bankarray_interface11_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank11_value_re <= builder_csr_bankarray_interface11_bank_bus_we;
        builder_csr_bankarray_csrbank11_value_we <= builder_csr_bankarray_interface11_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank11_ev_status_r = builder_csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank11_ev_status_re <= 1'd0;
    builder_csr_bankarray_csrbank11_ev_status_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank11_sel & (builder_csr_bankarray_interface11_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank11_ev_status_re <= builder_csr_bankarray_interface11_bank_bus_we;
        builder_csr_bankarray_csrbank11_ev_status_we <= builder_csr_bankarray_interface11_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank11_ev_pending_r = builder_csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank11_ev_pending_re <= 1'd0;
    builder_csr_bankarray_csrbank11_ev_pending_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank11_sel & (builder_csr_bankarray_interface11_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank11_ev_pending_re <= builder_csr_bankarray_interface11_bank_bus_we;
        builder_csr_bankarray_csrbank11_ev_pending_we <= builder_csr_bankarray_interface11_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank11_ev_enable0_r = builder_csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank11_ev_enable0_re <= 1'd0;
    builder_csr_bankarray_csrbank11_ev_enable0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank11_sel & (builder_csr_bankarray_interface11_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank11_ev_enable0_re <= builder_csr_bankarray_interface11_bank_bus_we;
        builder_csr_bankarray_csrbank11_ev_enable0_we <= builder_csr_bankarray_interface11_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank11_load0_w = main_basesoc_timer_load_storage[31:0];
assign builder_csr_bankarray_csrbank11_reload0_w = main_basesoc_timer_reload_storage[31:0];
assign builder_csr_bankarray_csrbank11_en0_w = main_basesoc_timer_en_storage;
assign builder_csr_bankarray_csrbank11_update_value0_w = main_basesoc_timer_update_value_storage;
assign builder_csr_bankarray_csrbank11_value_w = main_basesoc_timer_value_status[31:0];
assign main_basesoc_timer_value_we = builder_csr_bankarray_csrbank11_value_we;
always @(*) begin
    main_basesoc_timer_status_status <= 1'd0;
    main_basesoc_timer_status_status <= main_basesoc_timer_zero0;
end
assign builder_csr_bankarray_csrbank11_ev_status_w = main_basesoc_timer_status_status;
assign main_basesoc_timer_status_we = builder_csr_bankarray_csrbank11_ev_status_we;
always @(*) begin
    main_basesoc_timer_pending_status <= 1'd0;
    main_basesoc_timer_pending_status <= main_basesoc_timer_zero1;
end
assign builder_csr_bankarray_csrbank11_ev_pending_w = main_basesoc_timer_pending_status;
assign main_basesoc_timer_pending_we = builder_csr_bankarray_csrbank11_ev_pending_we;
assign main_basesoc_timer_zero2 = main_basesoc_timer_enable_storage;
assign builder_csr_bankarray_csrbank11_ev_enable0_w = main_basesoc_timer_enable_storage;
assign builder_csr_bankarray_csrbank12_sel = (builder_csr_bankarray_interface12_bank_bus_adr[13:9] == 4'd13);
assign main_basesoc_uart_rxtx_r = builder_csr_bankarray_interface12_bank_bus_dat_w[7:0];
always @(*) begin
    main_basesoc_uart_rxtx_re <= 1'd0;
    main_basesoc_uart_rxtx_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank12_sel & (builder_csr_bankarray_interface12_bank_bus_adr[8:0] == 1'd0))) begin
        main_basesoc_uart_rxtx_re <= builder_csr_bankarray_interface12_bank_bus_we;
        main_basesoc_uart_rxtx_we <= builder_csr_bankarray_interface12_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank12_txfull_r = builder_csr_bankarray_interface12_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank12_txfull_re <= 1'd0;
    builder_csr_bankarray_csrbank12_txfull_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank12_sel & (builder_csr_bankarray_interface12_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank12_txfull_re <= builder_csr_bankarray_interface12_bank_bus_we;
        builder_csr_bankarray_csrbank12_txfull_we <= builder_csr_bankarray_interface12_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank12_rxempty_r = builder_csr_bankarray_interface12_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank12_rxempty_re <= 1'd0;
    builder_csr_bankarray_csrbank12_rxempty_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank12_sel & (builder_csr_bankarray_interface12_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank12_rxempty_re <= builder_csr_bankarray_interface12_bank_bus_we;
        builder_csr_bankarray_csrbank12_rxempty_we <= builder_csr_bankarray_interface12_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank12_ev_status_r = builder_csr_bankarray_interface12_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank12_ev_status_re <= 1'd0;
    builder_csr_bankarray_csrbank12_ev_status_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank12_sel & (builder_csr_bankarray_interface12_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank12_ev_status_re <= builder_csr_bankarray_interface12_bank_bus_we;
        builder_csr_bankarray_csrbank12_ev_status_we <= builder_csr_bankarray_interface12_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank12_ev_pending_r = builder_csr_bankarray_interface12_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank12_ev_pending_re <= 1'd0;
    builder_csr_bankarray_csrbank12_ev_pending_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank12_sel & (builder_csr_bankarray_interface12_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank12_ev_pending_re <= builder_csr_bankarray_interface12_bank_bus_we;
        builder_csr_bankarray_csrbank12_ev_pending_we <= builder_csr_bankarray_interface12_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank12_ev_enable0_r = builder_csr_bankarray_interface12_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank12_ev_enable0_re <= 1'd0;
    builder_csr_bankarray_csrbank12_ev_enable0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank12_sel & (builder_csr_bankarray_interface12_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank12_ev_enable0_re <= builder_csr_bankarray_interface12_bank_bus_we;
        builder_csr_bankarray_csrbank12_ev_enable0_we <= builder_csr_bankarray_interface12_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank12_txempty_r = builder_csr_bankarray_interface12_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank12_txempty_re <= 1'd0;
    builder_csr_bankarray_csrbank12_txempty_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank12_sel & (builder_csr_bankarray_interface12_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank12_txempty_re <= builder_csr_bankarray_interface12_bank_bus_we;
        builder_csr_bankarray_csrbank12_txempty_we <= builder_csr_bankarray_interface12_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank12_rxfull_r = builder_csr_bankarray_interface12_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank12_rxfull_re <= 1'd0;
    builder_csr_bankarray_csrbank12_rxfull_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank12_sel & (builder_csr_bankarray_interface12_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank12_rxfull_re <= builder_csr_bankarray_interface12_bank_bus_we;
        builder_csr_bankarray_csrbank12_rxfull_we <= builder_csr_bankarray_interface12_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank12_txfull_w = main_basesoc_uart_txfull_status;
assign main_basesoc_uart_txfull_we = builder_csr_bankarray_csrbank12_txfull_we;
assign builder_csr_bankarray_csrbank12_rxempty_w = main_basesoc_uart_rxempty_status;
assign main_basesoc_uart_rxempty_we = builder_csr_bankarray_csrbank12_rxempty_we;
always @(*) begin
    main_basesoc_uart_status_status <= 2'd0;
    main_basesoc_uart_status_status[0] <= main_basesoc_uart_tx0;
    main_basesoc_uart_status_status[1] <= main_basesoc_uart_rx0;
end
assign builder_csr_bankarray_csrbank12_ev_status_w = main_basesoc_uart_status_status[1:0];
assign main_basesoc_uart_status_we = builder_csr_bankarray_csrbank12_ev_status_we;
always @(*) begin
    main_basesoc_uart_pending_status <= 2'd0;
    main_basesoc_uart_pending_status[0] <= main_basesoc_uart_tx1;
    main_basesoc_uart_pending_status[1] <= main_basesoc_uart_rx1;
end
assign builder_csr_bankarray_csrbank12_ev_pending_w = main_basesoc_uart_pending_status[1:0];
assign main_basesoc_uart_pending_we = builder_csr_bankarray_csrbank12_ev_pending_we;
assign main_basesoc_uart_tx2 = main_basesoc_uart_enable_storage[0];
assign main_basesoc_uart_rx2 = main_basesoc_uart_enable_storage[1];
assign builder_csr_bankarray_csrbank12_ev_enable0_w = main_basesoc_uart_enable_storage[1:0];
assign builder_csr_bankarray_csrbank12_txempty_w = main_basesoc_uart_txempty_status;
assign main_basesoc_uart_txempty_we = builder_csr_bankarray_csrbank12_txempty_we;
assign builder_csr_bankarray_csrbank12_rxfull_w = main_basesoc_uart_rxfull_status;
assign main_basesoc_uart_rxfull_we = builder_csr_bankarray_csrbank12_rxfull_we;
assign builder_csr_bankarray_csrbank13_sel = (builder_csr_bankarray_interface13_bank_bus_adr[13:9] == 4'd14);
assign builder_csr_bankarray_csrbank13_dma_base0_r = builder_csr_bankarray_interface13_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank13_dma_base0_re <= 1'd0;
    builder_csr_bankarray_csrbank13_dma_base0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank13_sel & (builder_csr_bankarray_interface13_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank13_dma_base0_re <= builder_csr_bankarray_interface13_bank_bus_we;
        builder_csr_bankarray_csrbank13_dma_base0_we <= builder_csr_bankarray_interface13_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank13_dma_length0_r = builder_csr_bankarray_interface13_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank13_dma_length0_re <= 1'd0;
    builder_csr_bankarray_csrbank13_dma_length0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank13_sel & (builder_csr_bankarray_interface13_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank13_dma_length0_re <= builder_csr_bankarray_interface13_bank_bus_we;
        builder_csr_bankarray_csrbank13_dma_length0_we <= builder_csr_bankarray_interface13_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank13_dma_enable0_r = builder_csr_bankarray_interface13_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank13_dma_enable0_re <= 1'd0;
    builder_csr_bankarray_csrbank13_dma_enable0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank13_sel & (builder_csr_bankarray_interface13_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank13_dma_enable0_re <= builder_csr_bankarray_interface13_bank_bus_we;
        builder_csr_bankarray_csrbank13_dma_enable0_we <= builder_csr_bankarray_interface13_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank13_dma_done_r = builder_csr_bankarray_interface13_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank13_dma_done_re <= 1'd0;
    builder_csr_bankarray_csrbank13_dma_done_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank13_sel & (builder_csr_bankarray_interface13_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank13_dma_done_re <= builder_csr_bankarray_interface13_bank_bus_we;
        builder_csr_bankarray_csrbank13_dma_done_we <= builder_csr_bankarray_interface13_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank13_dma_loop0_r = builder_csr_bankarray_interface13_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank13_dma_loop0_re <= 1'd0;
    builder_csr_bankarray_csrbank13_dma_loop0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank13_sel & (builder_csr_bankarray_interface13_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank13_dma_loop0_re <= builder_csr_bankarray_interface13_bank_bus_we;
        builder_csr_bankarray_csrbank13_dma_loop0_we <= builder_csr_bankarray_interface13_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank13_dma_offset_r = builder_csr_bankarray_interface13_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank13_dma_offset_re <= 1'd0;
    builder_csr_bankarray_csrbank13_dma_offset_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank13_sel & (builder_csr_bankarray_interface13_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank13_dma_offset_re <= builder_csr_bankarray_interface13_bank_bus_we;
        builder_csr_bankarray_csrbank13_dma_offset_we <= builder_csr_bankarray_interface13_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank13_dma_base0_w = main_vfb_litedramdmareader_base_storage[31:0];
assign builder_csr_bankarray_csrbank13_dma_length0_w = main_vfb_litedramdmareader_length_storage[31:0];
assign builder_csr_bankarray_csrbank13_dma_enable0_w = main_vfb_litedramdmareader_enable_storage;
assign builder_csr_bankarray_csrbank13_dma_done_w = main_vfb_litedramdmareader_done_status;
assign main_vfb_litedramdmareader_done_we = builder_csr_bankarray_csrbank13_dma_done_we;
assign builder_csr_bankarray_csrbank13_dma_loop0_w = main_vfb_litedramdmareader_loop_storage;
assign builder_csr_bankarray_csrbank13_dma_offset_w = main_vfb_litedramdmareader_offset_status[31:0];
assign main_vfb_litedramdmareader_offset_we = builder_csr_bankarray_csrbank13_dma_offset_we;
assign builder_csr_bankarray_csrbank14_sel = (builder_csr_bankarray_interface14_bank_bus_adr[13:9] == 4'd15);
assign builder_csr_bankarray_csrbank14_enable0_r = builder_csr_bankarray_interface14_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank14_enable0_re <= 1'd0;
    builder_csr_bankarray_csrbank14_enable0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank14_sel & (builder_csr_bankarray_interface14_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank14_enable0_re <= builder_csr_bankarray_interface14_bank_bus_we;
        builder_csr_bankarray_csrbank14_enable0_we <= builder_csr_bankarray_interface14_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank14_hres0_r = builder_csr_bankarray_interface14_bank_bus_dat_w[11:0];
always @(*) begin
    builder_csr_bankarray_csrbank14_hres0_re <= 1'd0;
    builder_csr_bankarray_csrbank14_hres0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank14_sel & (builder_csr_bankarray_interface14_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank14_hres0_re <= builder_csr_bankarray_interface14_bank_bus_we;
        builder_csr_bankarray_csrbank14_hres0_we <= builder_csr_bankarray_interface14_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank14_hsync_start0_r = builder_csr_bankarray_interface14_bank_bus_dat_w[11:0];
always @(*) begin
    builder_csr_bankarray_csrbank14_hsync_start0_re <= 1'd0;
    builder_csr_bankarray_csrbank14_hsync_start0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank14_sel & (builder_csr_bankarray_interface14_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank14_hsync_start0_re <= builder_csr_bankarray_interface14_bank_bus_we;
        builder_csr_bankarray_csrbank14_hsync_start0_we <= builder_csr_bankarray_interface14_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank14_hsync_end0_r = builder_csr_bankarray_interface14_bank_bus_dat_w[11:0];
always @(*) begin
    builder_csr_bankarray_csrbank14_hsync_end0_re <= 1'd0;
    builder_csr_bankarray_csrbank14_hsync_end0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank14_sel & (builder_csr_bankarray_interface14_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank14_hsync_end0_re <= builder_csr_bankarray_interface14_bank_bus_we;
        builder_csr_bankarray_csrbank14_hsync_end0_we <= builder_csr_bankarray_interface14_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank14_hscan0_r = builder_csr_bankarray_interface14_bank_bus_dat_w[11:0];
always @(*) begin
    builder_csr_bankarray_csrbank14_hscan0_re <= 1'd0;
    builder_csr_bankarray_csrbank14_hscan0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank14_sel & (builder_csr_bankarray_interface14_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank14_hscan0_re <= builder_csr_bankarray_interface14_bank_bus_we;
        builder_csr_bankarray_csrbank14_hscan0_we <= builder_csr_bankarray_interface14_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank14_vres0_r = builder_csr_bankarray_interface14_bank_bus_dat_w[11:0];
always @(*) begin
    builder_csr_bankarray_csrbank14_vres0_re <= 1'd0;
    builder_csr_bankarray_csrbank14_vres0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank14_sel & (builder_csr_bankarray_interface14_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank14_vres0_re <= builder_csr_bankarray_interface14_bank_bus_we;
        builder_csr_bankarray_csrbank14_vres0_we <= builder_csr_bankarray_interface14_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank14_vsync_start0_r = builder_csr_bankarray_interface14_bank_bus_dat_w[11:0];
always @(*) begin
    builder_csr_bankarray_csrbank14_vsync_start0_re <= 1'd0;
    builder_csr_bankarray_csrbank14_vsync_start0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank14_sel & (builder_csr_bankarray_interface14_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank14_vsync_start0_re <= builder_csr_bankarray_interface14_bank_bus_we;
        builder_csr_bankarray_csrbank14_vsync_start0_we <= builder_csr_bankarray_interface14_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank14_vsync_end0_r = builder_csr_bankarray_interface14_bank_bus_dat_w[11:0];
always @(*) begin
    builder_csr_bankarray_csrbank14_vsync_end0_re <= 1'd0;
    builder_csr_bankarray_csrbank14_vsync_end0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank14_sel & (builder_csr_bankarray_interface14_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank14_vsync_end0_re <= builder_csr_bankarray_interface14_bank_bus_we;
        builder_csr_bankarray_csrbank14_vsync_end0_we <= builder_csr_bankarray_interface14_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank14_vscan0_r = builder_csr_bankarray_interface14_bank_bus_dat_w[11:0];
always @(*) begin
    builder_csr_bankarray_csrbank14_vscan0_re <= 1'd0;
    builder_csr_bankarray_csrbank14_vscan0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank14_sel & (builder_csr_bankarray_interface14_bank_bus_adr[8:0] == 4'd8))) begin
        builder_csr_bankarray_csrbank14_vscan0_re <= builder_csr_bankarray_interface14_bank_bus_we;
        builder_csr_bankarray_csrbank14_vscan0_we <= builder_csr_bankarray_interface14_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank14_enable0_w = main_vtg_enable_storage;
assign builder_csr_bankarray_csrbank14_hres0_w = main_vtg_hres_storage[11:0];
assign builder_csr_bankarray_csrbank14_hsync_start0_w = main_vtg_hsync_start_storage[11:0];
assign builder_csr_bankarray_csrbank14_hsync_end0_w = main_vtg_hsync_end_storage[11:0];
assign builder_csr_bankarray_csrbank14_hscan0_w = main_vtg_hscan_storage[11:0];
assign builder_csr_bankarray_csrbank14_vres0_w = main_vtg_vres_storage[11:0];
assign builder_csr_bankarray_csrbank14_vsync_start0_w = main_vtg_vsync_start_storage[11:0];
assign builder_csr_bankarray_csrbank14_vsync_end0_w = main_vtg_vsync_end_storage[11:0];
assign builder_csr_bankarray_csrbank14_vscan0_w = main_vtg_vscan_storage[11:0];
assign builder_csr_interconnect_adr = builder_interface1_adr;
assign builder_csr_interconnect_re = builder_interface1_re;
assign builder_csr_interconnect_we = builder_interface1_we;
assign builder_csr_interconnect_dat_w = builder_interface1_dat_w;
assign builder_interface1_dat_r = builder_csr_interconnect_dat_r;
assign builder_csr_bankarray_interface0_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface1_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface2_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface3_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface4_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface5_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface6_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface7_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface8_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface9_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface10_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface11_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface12_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface13_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface14_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_sram_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface0_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface1_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface2_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface3_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface4_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface5_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface6_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface7_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface8_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface9_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface10_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface11_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface12_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface13_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface14_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_sram_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface0_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface1_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface2_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface3_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface4_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface5_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface6_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface7_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface8_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface9_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface10_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface11_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface12_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface13_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface14_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_sram_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface0_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface1_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface2_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface3_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface4_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface5_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface6_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface7_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface8_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface9_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface10_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface11_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface12_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface13_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface14_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_sram_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_interconnect_dat_r = (((((((((((((((builder_csr_bankarray_interface0_bank_bus_dat_r | builder_csr_bankarray_interface1_bank_bus_dat_r) | builder_csr_bankarray_interface2_bank_bus_dat_r) | builder_csr_bankarray_interface3_bank_bus_dat_r) | builder_csr_bankarray_interface4_bank_bus_dat_r) | builder_csr_bankarray_interface5_bank_bus_dat_r) | builder_csr_bankarray_interface6_bank_bus_dat_r) | builder_csr_bankarray_interface7_bank_bus_dat_r) | builder_csr_bankarray_interface8_bank_bus_dat_r) | builder_csr_bankarray_interface9_bank_bus_dat_r) | builder_csr_bankarray_interface10_bank_bus_dat_r) | builder_csr_bankarray_interface11_bank_bus_dat_r) | builder_csr_bankarray_interface12_bank_bus_dat_r) | builder_csr_bankarray_interface13_bank_bus_dat_r) | builder_csr_bankarray_interface14_bank_bus_dat_r) | builder_csr_bankarray_sram_bus_dat_r);
always @(*) begin
    builder_rhs_self0 <= 32'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_self0 <= main_basesoc_ibus_adr;
        end
        1'd1: begin
            builder_rhs_self0 <= main_basesoc_dbus_adr;
        end
        2'd2: begin
            builder_rhs_self0 <= interface0_bus_adr;
        end
        default: begin
            builder_rhs_self0 <= interface1_bus_adr;
        end
    endcase
end
always @(*) begin
    builder_rhs_self1 <= 32'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_self1 <= main_basesoc_ibus_dat_w;
        end
        1'd1: begin
            builder_rhs_self1 <= main_basesoc_dbus_dat_w;
        end
        2'd2: begin
            builder_rhs_self1 <= interface0_bus_dat_w;
        end
        default: begin
            builder_rhs_self1 <= interface1_bus_dat_w;
        end
    endcase
end
always @(*) begin
    builder_rhs_self2 <= 4'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_self2 <= main_basesoc_ibus_sel;
        end
        1'd1: begin
            builder_rhs_self2 <= main_basesoc_dbus_sel;
        end
        2'd2: begin
            builder_rhs_self2 <= interface0_bus_sel;
        end
        default: begin
            builder_rhs_self2 <= interface1_bus_sel;
        end
    endcase
end
always @(*) begin
    builder_rhs_self3 <= 1'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_self3 <= main_basesoc_ibus_cyc;
        end
        1'd1: begin
            builder_rhs_self3 <= main_basesoc_dbus_cyc;
        end
        2'd2: begin
            builder_rhs_self3 <= interface0_bus_cyc;
        end
        default: begin
            builder_rhs_self3 <= interface1_bus_cyc;
        end
    endcase
end
always @(*) begin
    builder_rhs_self4 <= 1'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_self4 <= main_basesoc_ibus_stb;
        end
        1'd1: begin
            builder_rhs_self4 <= main_basesoc_dbus_stb;
        end
        2'd2: begin
            builder_rhs_self4 <= interface0_bus_stb;
        end
        default: begin
            builder_rhs_self4 <= interface1_bus_stb;
        end
    endcase
end
always @(*) begin
    builder_rhs_self5 <= 1'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_self5 <= main_basesoc_ibus_we;
        end
        1'd1: begin
            builder_rhs_self5 <= main_basesoc_dbus_we;
        end
        2'd2: begin
            builder_rhs_self5 <= interface0_bus_we;
        end
        default: begin
            builder_rhs_self5 <= interface1_bus_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self6 <= 3'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_self6 <= main_basesoc_ibus_cti;
        end
        1'd1: begin
            builder_rhs_self6 <= main_basesoc_dbus_cti;
        end
        2'd2: begin
            builder_rhs_self6 <= interface0_bus_cti;
        end
        default: begin
            builder_rhs_self6 <= interface1_bus_cti;
        end
    endcase
end
always @(*) begin
    builder_rhs_self7 <= 2'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_self7 <= main_basesoc_ibus_bte;
        end
        1'd1: begin
            builder_rhs_self7 <= main_basesoc_dbus_bte;
        end
        2'd2: begin
            builder_rhs_self7 <= interface0_bus_bte;
        end
        default: begin
            builder_rhs_self7 <= interface1_bus_bte;
        end
    endcase
end
always @(*) begin
    builder_rhs_self8 <= 1'd0;
    case (main_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_self8 <= main_sdram_choose_cmd_valids[0];
        end
        1'd1: begin
            builder_rhs_self8 <= main_sdram_choose_cmd_valids[1];
        end
        2'd2: begin
            builder_rhs_self8 <= main_sdram_choose_cmd_valids[2];
        end
        2'd3: begin
            builder_rhs_self8 <= main_sdram_choose_cmd_valids[3];
        end
        3'd4: begin
            builder_rhs_self8 <= main_sdram_choose_cmd_valids[4];
        end
        3'd5: begin
            builder_rhs_self8 <= main_sdram_choose_cmd_valids[5];
        end
        3'd6: begin
            builder_rhs_self8 <= main_sdram_choose_cmd_valids[6];
        end
        default: begin
            builder_rhs_self8 <= main_sdram_choose_cmd_valids[7];
        end
    endcase
end
always @(*) begin
    builder_rhs_self9 <= 14'd0;
    case (main_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_self9 <= main_sdram_bankmachine0_cmd_payload_a;
        end
        1'd1: begin
            builder_rhs_self9 <= main_sdram_bankmachine1_cmd_payload_a;
        end
        2'd2: begin
            builder_rhs_self9 <= main_sdram_bankmachine2_cmd_payload_a;
        end
        2'd3: begin
            builder_rhs_self9 <= main_sdram_bankmachine3_cmd_payload_a;
        end
        3'd4: begin
            builder_rhs_self9 <= main_sdram_bankmachine4_cmd_payload_a;
        end
        3'd5: begin
            builder_rhs_self9 <= main_sdram_bankmachine5_cmd_payload_a;
        end
        3'd6: begin
            builder_rhs_self9 <= main_sdram_bankmachine6_cmd_payload_a;
        end
        default: begin
            builder_rhs_self9 <= main_sdram_bankmachine7_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_rhs_self10 <= 3'd0;
    case (main_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_self10 <= main_sdram_bankmachine0_cmd_payload_ba;
        end
        1'd1: begin
            builder_rhs_self10 <= main_sdram_bankmachine1_cmd_payload_ba;
        end
        2'd2: begin
            builder_rhs_self10 <= main_sdram_bankmachine2_cmd_payload_ba;
        end
        2'd3: begin
            builder_rhs_self10 <= main_sdram_bankmachine3_cmd_payload_ba;
        end
        3'd4: begin
            builder_rhs_self10 <= main_sdram_bankmachine4_cmd_payload_ba;
        end
        3'd5: begin
            builder_rhs_self10 <= main_sdram_bankmachine5_cmd_payload_ba;
        end
        3'd6: begin
            builder_rhs_self10 <= main_sdram_bankmachine6_cmd_payload_ba;
        end
        default: begin
            builder_rhs_self10 <= main_sdram_bankmachine7_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    builder_rhs_self11 <= 1'd0;
    case (main_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_self11 <= main_sdram_bankmachine0_cmd_payload_is_read;
        end
        1'd1: begin
            builder_rhs_self11 <= main_sdram_bankmachine1_cmd_payload_is_read;
        end
        2'd2: begin
            builder_rhs_self11 <= main_sdram_bankmachine2_cmd_payload_is_read;
        end
        2'd3: begin
            builder_rhs_self11 <= main_sdram_bankmachine3_cmd_payload_is_read;
        end
        3'd4: begin
            builder_rhs_self11 <= main_sdram_bankmachine4_cmd_payload_is_read;
        end
        3'd5: begin
            builder_rhs_self11 <= main_sdram_bankmachine5_cmd_payload_is_read;
        end
        3'd6: begin
            builder_rhs_self11 <= main_sdram_bankmachine6_cmd_payload_is_read;
        end
        default: begin
            builder_rhs_self11 <= main_sdram_bankmachine7_cmd_payload_is_read;
        end
    endcase
end
always @(*) begin
    builder_rhs_self12 <= 1'd0;
    case (main_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_self12 <= main_sdram_bankmachine0_cmd_payload_is_write;
        end
        1'd1: begin
            builder_rhs_self12 <= main_sdram_bankmachine1_cmd_payload_is_write;
        end
        2'd2: begin
            builder_rhs_self12 <= main_sdram_bankmachine2_cmd_payload_is_write;
        end
        2'd3: begin
            builder_rhs_self12 <= main_sdram_bankmachine3_cmd_payload_is_write;
        end
        3'd4: begin
            builder_rhs_self12 <= main_sdram_bankmachine4_cmd_payload_is_write;
        end
        3'd5: begin
            builder_rhs_self12 <= main_sdram_bankmachine5_cmd_payload_is_write;
        end
        3'd6: begin
            builder_rhs_self12 <= main_sdram_bankmachine6_cmd_payload_is_write;
        end
        default: begin
            builder_rhs_self12 <= main_sdram_bankmachine7_cmd_payload_is_write;
        end
    endcase
end
always @(*) begin
    builder_rhs_self13 <= 1'd0;
    case (main_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_self13 <= main_sdram_bankmachine0_cmd_payload_is_cmd;
        end
        1'd1: begin
            builder_rhs_self13 <= main_sdram_bankmachine1_cmd_payload_is_cmd;
        end
        2'd2: begin
            builder_rhs_self13 <= main_sdram_bankmachine2_cmd_payload_is_cmd;
        end
        2'd3: begin
            builder_rhs_self13 <= main_sdram_bankmachine3_cmd_payload_is_cmd;
        end
        3'd4: begin
            builder_rhs_self13 <= main_sdram_bankmachine4_cmd_payload_is_cmd;
        end
        3'd5: begin
            builder_rhs_self13 <= main_sdram_bankmachine5_cmd_payload_is_cmd;
        end
        3'd6: begin
            builder_rhs_self13 <= main_sdram_bankmachine6_cmd_payload_is_cmd;
        end
        default: begin
            builder_rhs_self13 <= main_sdram_bankmachine7_cmd_payload_is_cmd;
        end
    endcase
end
always @(*) begin
    builder_t_self0 <= 1'd0;
    case (main_sdram_choose_cmd_grant)
        1'd0: begin
            builder_t_self0 <= main_sdram_bankmachine0_cmd_payload_cas;
        end
        1'd1: begin
            builder_t_self0 <= main_sdram_bankmachine1_cmd_payload_cas;
        end
        2'd2: begin
            builder_t_self0 <= main_sdram_bankmachine2_cmd_payload_cas;
        end
        2'd3: begin
            builder_t_self0 <= main_sdram_bankmachine3_cmd_payload_cas;
        end
        3'd4: begin
            builder_t_self0 <= main_sdram_bankmachine4_cmd_payload_cas;
        end
        3'd5: begin
            builder_t_self0 <= main_sdram_bankmachine5_cmd_payload_cas;
        end
        3'd6: begin
            builder_t_self0 <= main_sdram_bankmachine6_cmd_payload_cas;
        end
        default: begin
            builder_t_self0 <= main_sdram_bankmachine7_cmd_payload_cas;
        end
    endcase
end
always @(*) begin
    builder_t_self1 <= 1'd0;
    case (main_sdram_choose_cmd_grant)
        1'd0: begin
            builder_t_self1 <= main_sdram_bankmachine0_cmd_payload_ras;
        end
        1'd1: begin
            builder_t_self1 <= main_sdram_bankmachine1_cmd_payload_ras;
        end
        2'd2: begin
            builder_t_self1 <= main_sdram_bankmachine2_cmd_payload_ras;
        end
        2'd3: begin
            builder_t_self1 <= main_sdram_bankmachine3_cmd_payload_ras;
        end
        3'd4: begin
            builder_t_self1 <= main_sdram_bankmachine4_cmd_payload_ras;
        end
        3'd5: begin
            builder_t_self1 <= main_sdram_bankmachine5_cmd_payload_ras;
        end
        3'd6: begin
            builder_t_self1 <= main_sdram_bankmachine6_cmd_payload_ras;
        end
        default: begin
            builder_t_self1 <= main_sdram_bankmachine7_cmd_payload_ras;
        end
    endcase
end
always @(*) begin
    builder_t_self2 <= 1'd0;
    case (main_sdram_choose_cmd_grant)
        1'd0: begin
            builder_t_self2 <= main_sdram_bankmachine0_cmd_payload_we;
        end
        1'd1: begin
            builder_t_self2 <= main_sdram_bankmachine1_cmd_payload_we;
        end
        2'd2: begin
            builder_t_self2 <= main_sdram_bankmachine2_cmd_payload_we;
        end
        2'd3: begin
            builder_t_self2 <= main_sdram_bankmachine3_cmd_payload_we;
        end
        3'd4: begin
            builder_t_self2 <= main_sdram_bankmachine4_cmd_payload_we;
        end
        3'd5: begin
            builder_t_self2 <= main_sdram_bankmachine5_cmd_payload_we;
        end
        3'd6: begin
            builder_t_self2 <= main_sdram_bankmachine6_cmd_payload_we;
        end
        default: begin
            builder_t_self2 <= main_sdram_bankmachine7_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self14 <= 1'd0;
    case (main_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_self14 <= main_sdram_choose_req_valids[0];
        end
        1'd1: begin
            builder_rhs_self14 <= main_sdram_choose_req_valids[1];
        end
        2'd2: begin
            builder_rhs_self14 <= main_sdram_choose_req_valids[2];
        end
        2'd3: begin
            builder_rhs_self14 <= main_sdram_choose_req_valids[3];
        end
        3'd4: begin
            builder_rhs_self14 <= main_sdram_choose_req_valids[4];
        end
        3'd5: begin
            builder_rhs_self14 <= main_sdram_choose_req_valids[5];
        end
        3'd6: begin
            builder_rhs_self14 <= main_sdram_choose_req_valids[6];
        end
        default: begin
            builder_rhs_self14 <= main_sdram_choose_req_valids[7];
        end
    endcase
end
always @(*) begin
    builder_rhs_self15 <= 14'd0;
    case (main_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_self15 <= main_sdram_bankmachine0_cmd_payload_a;
        end
        1'd1: begin
            builder_rhs_self15 <= main_sdram_bankmachine1_cmd_payload_a;
        end
        2'd2: begin
            builder_rhs_self15 <= main_sdram_bankmachine2_cmd_payload_a;
        end
        2'd3: begin
            builder_rhs_self15 <= main_sdram_bankmachine3_cmd_payload_a;
        end
        3'd4: begin
            builder_rhs_self15 <= main_sdram_bankmachine4_cmd_payload_a;
        end
        3'd5: begin
            builder_rhs_self15 <= main_sdram_bankmachine5_cmd_payload_a;
        end
        3'd6: begin
            builder_rhs_self15 <= main_sdram_bankmachine6_cmd_payload_a;
        end
        default: begin
            builder_rhs_self15 <= main_sdram_bankmachine7_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_rhs_self16 <= 3'd0;
    case (main_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_self16 <= main_sdram_bankmachine0_cmd_payload_ba;
        end
        1'd1: begin
            builder_rhs_self16 <= main_sdram_bankmachine1_cmd_payload_ba;
        end
        2'd2: begin
            builder_rhs_self16 <= main_sdram_bankmachine2_cmd_payload_ba;
        end
        2'd3: begin
            builder_rhs_self16 <= main_sdram_bankmachine3_cmd_payload_ba;
        end
        3'd4: begin
            builder_rhs_self16 <= main_sdram_bankmachine4_cmd_payload_ba;
        end
        3'd5: begin
            builder_rhs_self16 <= main_sdram_bankmachine5_cmd_payload_ba;
        end
        3'd6: begin
            builder_rhs_self16 <= main_sdram_bankmachine6_cmd_payload_ba;
        end
        default: begin
            builder_rhs_self16 <= main_sdram_bankmachine7_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    builder_rhs_self17 <= 1'd0;
    case (main_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_self17 <= main_sdram_bankmachine0_cmd_payload_is_read;
        end
        1'd1: begin
            builder_rhs_self17 <= main_sdram_bankmachine1_cmd_payload_is_read;
        end
        2'd2: begin
            builder_rhs_self17 <= main_sdram_bankmachine2_cmd_payload_is_read;
        end
        2'd3: begin
            builder_rhs_self17 <= main_sdram_bankmachine3_cmd_payload_is_read;
        end
        3'd4: begin
            builder_rhs_self17 <= main_sdram_bankmachine4_cmd_payload_is_read;
        end
        3'd5: begin
            builder_rhs_self17 <= main_sdram_bankmachine5_cmd_payload_is_read;
        end
        3'd6: begin
            builder_rhs_self17 <= main_sdram_bankmachine6_cmd_payload_is_read;
        end
        default: begin
            builder_rhs_self17 <= main_sdram_bankmachine7_cmd_payload_is_read;
        end
    endcase
end
always @(*) begin
    builder_rhs_self18 <= 1'd0;
    case (main_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_self18 <= main_sdram_bankmachine0_cmd_payload_is_write;
        end
        1'd1: begin
            builder_rhs_self18 <= main_sdram_bankmachine1_cmd_payload_is_write;
        end
        2'd2: begin
            builder_rhs_self18 <= main_sdram_bankmachine2_cmd_payload_is_write;
        end
        2'd3: begin
            builder_rhs_self18 <= main_sdram_bankmachine3_cmd_payload_is_write;
        end
        3'd4: begin
            builder_rhs_self18 <= main_sdram_bankmachine4_cmd_payload_is_write;
        end
        3'd5: begin
            builder_rhs_self18 <= main_sdram_bankmachine5_cmd_payload_is_write;
        end
        3'd6: begin
            builder_rhs_self18 <= main_sdram_bankmachine6_cmd_payload_is_write;
        end
        default: begin
            builder_rhs_self18 <= main_sdram_bankmachine7_cmd_payload_is_write;
        end
    endcase
end
always @(*) begin
    builder_rhs_self19 <= 1'd0;
    case (main_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_self19 <= main_sdram_bankmachine0_cmd_payload_is_cmd;
        end
        1'd1: begin
            builder_rhs_self19 <= main_sdram_bankmachine1_cmd_payload_is_cmd;
        end
        2'd2: begin
            builder_rhs_self19 <= main_sdram_bankmachine2_cmd_payload_is_cmd;
        end
        2'd3: begin
            builder_rhs_self19 <= main_sdram_bankmachine3_cmd_payload_is_cmd;
        end
        3'd4: begin
            builder_rhs_self19 <= main_sdram_bankmachine4_cmd_payload_is_cmd;
        end
        3'd5: begin
            builder_rhs_self19 <= main_sdram_bankmachine5_cmd_payload_is_cmd;
        end
        3'd6: begin
            builder_rhs_self19 <= main_sdram_bankmachine6_cmd_payload_is_cmd;
        end
        default: begin
            builder_rhs_self19 <= main_sdram_bankmachine7_cmd_payload_is_cmd;
        end
    endcase
end
always @(*) begin
    builder_t_self3 <= 1'd0;
    case (main_sdram_choose_req_grant)
        1'd0: begin
            builder_t_self3 <= main_sdram_bankmachine0_cmd_payload_cas;
        end
        1'd1: begin
            builder_t_self3 <= main_sdram_bankmachine1_cmd_payload_cas;
        end
        2'd2: begin
            builder_t_self3 <= main_sdram_bankmachine2_cmd_payload_cas;
        end
        2'd3: begin
            builder_t_self3 <= main_sdram_bankmachine3_cmd_payload_cas;
        end
        3'd4: begin
            builder_t_self3 <= main_sdram_bankmachine4_cmd_payload_cas;
        end
        3'd5: begin
            builder_t_self3 <= main_sdram_bankmachine5_cmd_payload_cas;
        end
        3'd6: begin
            builder_t_self3 <= main_sdram_bankmachine6_cmd_payload_cas;
        end
        default: begin
            builder_t_self3 <= main_sdram_bankmachine7_cmd_payload_cas;
        end
    endcase
end
always @(*) begin
    builder_t_self4 <= 1'd0;
    case (main_sdram_choose_req_grant)
        1'd0: begin
            builder_t_self4 <= main_sdram_bankmachine0_cmd_payload_ras;
        end
        1'd1: begin
            builder_t_self4 <= main_sdram_bankmachine1_cmd_payload_ras;
        end
        2'd2: begin
            builder_t_self4 <= main_sdram_bankmachine2_cmd_payload_ras;
        end
        2'd3: begin
            builder_t_self4 <= main_sdram_bankmachine3_cmd_payload_ras;
        end
        3'd4: begin
            builder_t_self4 <= main_sdram_bankmachine4_cmd_payload_ras;
        end
        3'd5: begin
            builder_t_self4 <= main_sdram_bankmachine5_cmd_payload_ras;
        end
        3'd6: begin
            builder_t_self4 <= main_sdram_bankmachine6_cmd_payload_ras;
        end
        default: begin
            builder_t_self4 <= main_sdram_bankmachine7_cmd_payload_ras;
        end
    endcase
end
always @(*) begin
    builder_t_self5 <= 1'd0;
    case (main_sdram_choose_req_grant)
        1'd0: begin
            builder_t_self5 <= main_sdram_bankmachine0_cmd_payload_we;
        end
        1'd1: begin
            builder_t_self5 <= main_sdram_bankmachine1_cmd_payload_we;
        end
        2'd2: begin
            builder_t_self5 <= main_sdram_bankmachine2_cmd_payload_we;
        end
        2'd3: begin
            builder_t_self5 <= main_sdram_bankmachine3_cmd_payload_we;
        end
        3'd4: begin
            builder_t_self5 <= main_sdram_bankmachine4_cmd_payload_we;
        end
        3'd5: begin
            builder_t_self5 <= main_sdram_bankmachine5_cmd_payload_we;
        end
        3'd6: begin
            builder_t_self5 <= main_sdram_bankmachine6_cmd_payload_we;
        end
        default: begin
            builder_t_self5 <= main_sdram_bankmachine7_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self20 <= 21'd0;
    case (builder_roundrobin0_grant)
        1'd0: begin
            builder_rhs_self20 <= {main_port_cmd_payload_addr[23:10], main_port_cmd_payload_addr[6:0]};
        end
        default: begin
            builder_rhs_self20 <= {main_litedramcrossbar_cmd_payload_addr[23:10], main_litedramcrossbar_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_self21 <= 1'd0;
    case (builder_roundrobin0_grant)
        1'd0: begin
            builder_rhs_self21 <= main_port_cmd_payload_we;
        end
        default: begin
            builder_rhs_self21 <= main_litedramcrossbar_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self22 <= 1'd0;
    case (builder_roundrobin0_grant)
        1'd0: begin
            builder_rhs_self22 <= (((main_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_locked0 | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid);
        end
        default: begin
            builder_rhs_self22 <= (((main_litedramcrossbar_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_locked1 | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd1))))) & main_litedramcrossbar_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_self23 <= 21'd0;
    case (builder_roundrobin1_grant)
        1'd0: begin
            builder_rhs_self23 <= {main_port_cmd_payload_addr[23:10], main_port_cmd_payload_addr[6:0]};
        end
        default: begin
            builder_rhs_self23 <= {main_litedramcrossbar_cmd_payload_addr[23:10], main_litedramcrossbar_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_self24 <= 1'd0;
    case (builder_roundrobin1_grant)
        1'd0: begin
            builder_rhs_self24 <= main_port_cmd_payload_we;
        end
        default: begin
            builder_rhs_self24 <= main_litedramcrossbar_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self25 <= 1'd0;
    case (builder_roundrobin1_grant)
        1'd0: begin
            builder_rhs_self25 <= (((main_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_locked2 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid);
        end
        default: begin
            builder_rhs_self25 <= (((main_litedramcrossbar_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_locked3 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd1))))) & main_litedramcrossbar_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_self26 <= 21'd0;
    case (builder_roundrobin2_grant)
        1'd0: begin
            builder_rhs_self26 <= {main_port_cmd_payload_addr[23:10], main_port_cmd_payload_addr[6:0]};
        end
        default: begin
            builder_rhs_self26 <= {main_litedramcrossbar_cmd_payload_addr[23:10], main_litedramcrossbar_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_self27 <= 1'd0;
    case (builder_roundrobin2_grant)
        1'd0: begin
            builder_rhs_self27 <= main_port_cmd_payload_we;
        end
        default: begin
            builder_rhs_self27 <= main_litedramcrossbar_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self28 <= 1'd0;
    case (builder_roundrobin2_grant)
        1'd0: begin
            builder_rhs_self28 <= (((main_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_locked4 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid);
        end
        default: begin
            builder_rhs_self28 <= (((main_litedramcrossbar_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_locked5 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd1))))) & main_litedramcrossbar_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_self29 <= 21'd0;
    case (builder_roundrobin3_grant)
        1'd0: begin
            builder_rhs_self29 <= {main_port_cmd_payload_addr[23:10], main_port_cmd_payload_addr[6:0]};
        end
        default: begin
            builder_rhs_self29 <= {main_litedramcrossbar_cmd_payload_addr[23:10], main_litedramcrossbar_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_self30 <= 1'd0;
    case (builder_roundrobin3_grant)
        1'd0: begin
            builder_rhs_self30 <= main_port_cmd_payload_we;
        end
        default: begin
            builder_rhs_self30 <= main_litedramcrossbar_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self31 <= 1'd0;
    case (builder_roundrobin3_grant)
        1'd0: begin
            builder_rhs_self31 <= (((main_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_locked6 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid);
        end
        default: begin
            builder_rhs_self31 <= (((main_litedramcrossbar_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_locked7 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd1))))) & main_litedramcrossbar_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_self32 <= 21'd0;
    case (builder_roundrobin4_grant)
        1'd0: begin
            builder_rhs_self32 <= {main_port_cmd_payload_addr[23:10], main_port_cmd_payload_addr[6:0]};
        end
        default: begin
            builder_rhs_self32 <= {main_litedramcrossbar_cmd_payload_addr[23:10], main_litedramcrossbar_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_self33 <= 1'd0;
    case (builder_roundrobin4_grant)
        1'd0: begin
            builder_rhs_self33 <= main_port_cmd_payload_we;
        end
        default: begin
            builder_rhs_self33 <= main_litedramcrossbar_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self34 <= 1'd0;
    case (builder_roundrobin4_grant)
        1'd0: begin
            builder_rhs_self34 <= (((main_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_locked8 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid);
        end
        default: begin
            builder_rhs_self34 <= (((main_litedramcrossbar_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_locked9 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd1))))) & main_litedramcrossbar_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_self35 <= 21'd0;
    case (builder_roundrobin5_grant)
        1'd0: begin
            builder_rhs_self35 <= {main_port_cmd_payload_addr[23:10], main_port_cmd_payload_addr[6:0]};
        end
        default: begin
            builder_rhs_self35 <= {main_litedramcrossbar_cmd_payload_addr[23:10], main_litedramcrossbar_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_self36 <= 1'd0;
    case (builder_roundrobin5_grant)
        1'd0: begin
            builder_rhs_self36 <= main_port_cmd_payload_we;
        end
        default: begin
            builder_rhs_self36 <= main_litedramcrossbar_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self37 <= 1'd0;
    case (builder_roundrobin5_grant)
        1'd0: begin
            builder_rhs_self37 <= (((main_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_locked10 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid);
        end
        default: begin
            builder_rhs_self37 <= (((main_litedramcrossbar_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_locked11 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd1))))) & main_litedramcrossbar_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_self38 <= 21'd0;
    case (builder_roundrobin6_grant)
        1'd0: begin
            builder_rhs_self38 <= {main_port_cmd_payload_addr[23:10], main_port_cmd_payload_addr[6:0]};
        end
        default: begin
            builder_rhs_self38 <= {main_litedramcrossbar_cmd_payload_addr[23:10], main_litedramcrossbar_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_self39 <= 1'd0;
    case (builder_roundrobin6_grant)
        1'd0: begin
            builder_rhs_self39 <= main_port_cmd_payload_we;
        end
        default: begin
            builder_rhs_self39 <= main_litedramcrossbar_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self40 <= 1'd0;
    case (builder_roundrobin6_grant)
        1'd0: begin
            builder_rhs_self40 <= (((main_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_locked12 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid);
        end
        default: begin
            builder_rhs_self40 <= (((main_litedramcrossbar_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_locked13 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd1))))) & main_litedramcrossbar_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_self41 <= 21'd0;
    case (builder_roundrobin7_grant)
        1'd0: begin
            builder_rhs_self41 <= {main_port_cmd_payload_addr[23:10], main_port_cmd_payload_addr[6:0]};
        end
        default: begin
            builder_rhs_self41 <= {main_litedramcrossbar_cmd_payload_addr[23:10], main_litedramcrossbar_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_self42 <= 1'd0;
    case (builder_roundrobin7_grant)
        1'd0: begin
            builder_rhs_self42 <= main_port_cmd_payload_we;
        end
        default: begin
            builder_rhs_self42 <= main_litedramcrossbar_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self43 <= 1'd0;
    case (builder_roundrobin7_grant)
        1'd0: begin
            builder_rhs_self43 <= (((main_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_locked14 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))))) & main_port_cmd_valid);
        end
        default: begin
            builder_rhs_self43 <= (((main_litedramcrossbar_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_locked15 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd1))))) & main_litedramcrossbar_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_self0 <= 3'd0;
    case (main_sdram_steerer0)
        1'd0: begin
            builder_self0 <= main_sdram_nop_ba[2:0];
        end
        1'd1: begin
            builder_self0 <= main_sdram_choose_cmd_cmd_payload_ba[2:0];
        end
        2'd2: begin
            builder_self0 <= main_sdram_choose_req_cmd_payload_ba[2:0];
        end
        default: begin
            builder_self0 <= main_sdram_cmd_payload_ba[2:0];
        end
    endcase
end
always @(*) begin
    builder_self1 <= 14'd0;
    case (main_sdram_steerer0)
        1'd0: begin
            builder_self1 <= main_sdram_nop_a;
        end
        1'd1: begin
            builder_self1 <= main_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            builder_self1 <= main_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            builder_self1 <= main_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_self2 <= 1'd0;
    case (main_sdram_steerer0)
        1'd0: begin
            builder_self2 <= 1'd0;
        end
        1'd1: begin
            builder_self2 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            builder_self2 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            builder_self2 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    builder_self3 <= 1'd0;
    case (main_sdram_steerer0)
        1'd0: begin
            builder_self3 <= 1'd0;
        end
        1'd1: begin
            builder_self3 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            builder_self3 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            builder_self3 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    builder_self4 <= 1'd0;
    case (main_sdram_steerer0)
        1'd0: begin
            builder_self4 <= 1'd0;
        end
        1'd1: begin
            builder_self4 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            builder_self4 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            builder_self4 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    builder_self5 <= 1'd0;
    case (main_sdram_steerer0)
        1'd0: begin
            builder_self5 <= 1'd0;
        end
        1'd1: begin
            builder_self5 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            builder_self5 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            builder_self5 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    builder_self6 <= 1'd0;
    case (main_sdram_steerer0)
        1'd0: begin
            builder_self6 <= 1'd0;
        end
        1'd1: begin
            builder_self6 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            builder_self6 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            builder_self6 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_is_write);
        end
    endcase
end
always @(*) begin
    builder_self7 <= 3'd0;
    case (main_sdram_steerer1)
        1'd0: begin
            builder_self7 <= main_sdram_nop_ba[2:0];
        end
        1'd1: begin
            builder_self7 <= main_sdram_choose_cmd_cmd_payload_ba[2:0];
        end
        2'd2: begin
            builder_self7 <= main_sdram_choose_req_cmd_payload_ba[2:0];
        end
        default: begin
            builder_self7 <= main_sdram_cmd_payload_ba[2:0];
        end
    endcase
end
always @(*) begin
    builder_self8 <= 14'd0;
    case (main_sdram_steerer1)
        1'd0: begin
            builder_self8 <= main_sdram_nop_a;
        end
        1'd1: begin
            builder_self8 <= main_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            builder_self8 <= main_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            builder_self8 <= main_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_self9 <= 1'd0;
    case (main_sdram_steerer1)
        1'd0: begin
            builder_self9 <= 1'd0;
        end
        1'd1: begin
            builder_self9 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            builder_self9 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            builder_self9 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    builder_self10 <= 1'd0;
    case (main_sdram_steerer1)
        1'd0: begin
            builder_self10 <= 1'd0;
        end
        1'd1: begin
            builder_self10 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            builder_self10 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            builder_self10 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    builder_self11 <= 1'd0;
    case (main_sdram_steerer1)
        1'd0: begin
            builder_self11 <= 1'd0;
        end
        1'd1: begin
            builder_self11 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            builder_self11 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            builder_self11 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    builder_self12 <= 1'd0;
    case (main_sdram_steerer1)
        1'd0: begin
            builder_self12 <= 1'd0;
        end
        1'd1: begin
            builder_self12 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            builder_self12 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            builder_self12 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    builder_self13 <= 1'd0;
    case (main_sdram_steerer1)
        1'd0: begin
            builder_self13 <= 1'd0;
        end
        1'd1: begin
            builder_self13 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            builder_self13 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            builder_self13 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_is_write);
        end
    endcase
end
always @(*) begin
    builder_self14 <= 3'd0;
    case (main_sdram_steerer2)
        1'd0: begin
            builder_self14 <= main_sdram_nop_ba[2:0];
        end
        1'd1: begin
            builder_self14 <= main_sdram_choose_cmd_cmd_payload_ba[2:0];
        end
        2'd2: begin
            builder_self14 <= main_sdram_choose_req_cmd_payload_ba[2:0];
        end
        default: begin
            builder_self14 <= main_sdram_cmd_payload_ba[2:0];
        end
    endcase
end
always @(*) begin
    builder_self15 <= 14'd0;
    case (main_sdram_steerer2)
        1'd0: begin
            builder_self15 <= main_sdram_nop_a;
        end
        1'd1: begin
            builder_self15 <= main_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            builder_self15 <= main_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            builder_self15 <= main_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_self16 <= 1'd0;
    case (main_sdram_steerer2)
        1'd0: begin
            builder_self16 <= 1'd0;
        end
        1'd1: begin
            builder_self16 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            builder_self16 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            builder_self16 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    builder_self17 <= 1'd0;
    case (main_sdram_steerer2)
        1'd0: begin
            builder_self17 <= 1'd0;
        end
        1'd1: begin
            builder_self17 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            builder_self17 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            builder_self17 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    builder_self18 <= 1'd0;
    case (main_sdram_steerer2)
        1'd0: begin
            builder_self18 <= 1'd0;
        end
        1'd1: begin
            builder_self18 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            builder_self18 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            builder_self18 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    builder_self19 <= 1'd0;
    case (main_sdram_steerer2)
        1'd0: begin
            builder_self19 <= 1'd0;
        end
        1'd1: begin
            builder_self19 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            builder_self19 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            builder_self19 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    builder_self20 <= 1'd0;
    case (main_sdram_steerer2)
        1'd0: begin
            builder_self20 <= 1'd0;
        end
        1'd1: begin
            builder_self20 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            builder_self20 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            builder_self20 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_is_write);
        end
    endcase
end
always @(*) begin
    builder_self21 <= 3'd0;
    case (main_sdram_steerer3)
        1'd0: begin
            builder_self21 <= main_sdram_nop_ba[2:0];
        end
        1'd1: begin
            builder_self21 <= main_sdram_choose_cmd_cmd_payload_ba[2:0];
        end
        2'd2: begin
            builder_self21 <= main_sdram_choose_req_cmd_payload_ba[2:0];
        end
        default: begin
            builder_self21 <= main_sdram_cmd_payload_ba[2:0];
        end
    endcase
end
always @(*) begin
    builder_self22 <= 14'd0;
    case (main_sdram_steerer3)
        1'd0: begin
            builder_self22 <= main_sdram_nop_a;
        end
        1'd1: begin
            builder_self22 <= main_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            builder_self22 <= main_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            builder_self22 <= main_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_self23 <= 1'd0;
    case (main_sdram_steerer3)
        1'd0: begin
            builder_self23 <= 1'd0;
        end
        1'd1: begin
            builder_self23 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            builder_self23 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            builder_self23 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    builder_self24 <= 1'd0;
    case (main_sdram_steerer3)
        1'd0: begin
            builder_self24 <= 1'd0;
        end
        1'd1: begin
            builder_self24 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            builder_self24 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            builder_self24 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    builder_self25 <= 1'd0;
    case (main_sdram_steerer3)
        1'd0: begin
            builder_self25 <= 1'd0;
        end
        1'd1: begin
            builder_self25 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            builder_self25 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            builder_self25 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    builder_self26 <= 1'd0;
    case (main_sdram_steerer3)
        1'd0: begin
            builder_self26 <= 1'd0;
        end
        1'd1: begin
            builder_self26 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            builder_self26 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            builder_self26 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    builder_self27 <= 1'd0;
    case (main_sdram_steerer3)
        1'd0: begin
            builder_self27 <= 1'd0;
        end
        1'd1: begin
            builder_self27 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            builder_self27 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            builder_self27 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_is_write);
        end
    endcase
end
assign builder_impl_xilinxasyncresetsynchronizerimpl0_async_reset = (~main_locked);
assign builder_impl_xilinxasyncresetsynchronizerimpl1_async_reset = (~main_locked);
assign builder_impl_xilinxasyncresetsynchronizerimpl2_async_reset = (~main_locked);
assign builder_impl_xilinxasyncresetsynchronizerimpl3_async_reset = (~main_locked);
assign builder_impl_xilinxasyncresetsynchronizerimpl4_async_reset = (~main_locked);
assign main_basesoc_rx_rx = builder_impl_xilinxmultiregimpl01;
assign main_buttons_status = builder_impl_xilinxmultiregimpl1_xilinxmultiregimpl11;
assign builder_impl_xilinxmultiregimpl1_i = {user_btn3, user_btn2, user_btn1, user_btn0};
always @(*) begin
    main_gpiotristate0_status <= 1'd0;
    main_gpiotristate0_status <= builder_impl_xilinxmultiregimpl21;
end
always @(*) begin
    main_gpiotristate1_in_status <= 1'd0;
    main_gpiotristate1_in_status <= builder_impl_xilinxmultiregimpl31;
end
assign main_vtg_enable = builder_impl_xilinxmultiregimpl41;
assign main_vtg_hres = builder_impl_xilinxmultiregimpl51;
assign main_vtg_hsync_start = builder_impl_xilinxmultiregimpl61;
assign main_vtg_hsync_end = builder_impl_xilinxmultiregimpl71;
assign main_vtg_hscan = builder_impl_xilinxmultiregimpl81;
assign main_vtg_vres = builder_impl_xilinxmultiregimpl91;
assign main_vtg_vsync_start = builder_impl_xilinxmultiregimpl101;
assign main_vtg_vsync_end = builder_impl_xilinxmultiregimpl111;
assign main_vtg_vscan = builder_impl_xilinxmultiregimpl121;
assign main_vfb_cdc_cdc_produce_rdomain = builder_impl_xilinxmultiregimpl131;
assign main_vfb_cdc_cdc_consume_wdomain = builder_impl_xilinxmultiregimpl141;
assign main_vfb_fsm_reset = builder_impl_xilinxmultiregimpl151;
assign clk_i = builder_impl_xilinxmultiregimpl16_xilinxmultiregimpl16;
assign builder_impl_xilinxmultiregimpl16_i = (~clocker_clk0);


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------

always @(posedge dvi_clk) begin
    main_vtg_source_first <= ((main_vtg_source_payload_hcount == 1'd0) & (main_vtg_source_payload_vcount == 1'd0));
    main_vtg_source_last <= ((main_vtg_source_payload_hcount == main_vtg_hscan) & (main_vtg_source_payload_vcount == main_vtg_vscan));
    builder_clockdomainsrenamer_state <= builder_clockdomainsrenamer_next_state;
    if (main_vtg_hactive_clockdomainsrenamer_next_value_ce0) begin
        main_vtg_hactive <= main_vtg_hactive_clockdomainsrenamer_next_value0;
    end
    if (main_vtg_vactive_clockdomainsrenamer_next_value_ce1) begin
        main_vtg_vactive <= main_vtg_vactive_clockdomainsrenamer_next_value1;
    end
    if (main_vtg_source_payload_hres_clockdomainsrenamer_next_value_ce2) begin
        main_vtg_source_payload_hres <= main_vtg_source_payload_hres_clockdomainsrenamer_next_value2;
    end
    if (main_vtg_source_payload_vres_clockdomainsrenamer_next_value_ce3) begin
        main_vtg_source_payload_vres <= main_vtg_source_payload_vres_clockdomainsrenamer_next_value3;
    end
    if (main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4) begin
        main_vtg_source_payload_hcount <= main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4;
    end
    if (main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5) begin
        main_vtg_source_payload_vcount <= main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5;
    end
    if (main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6) begin
        main_vtg_source_payload_hsync <= main_vtg_source_payload_hsync_clockdomainsrenamer_next_value6;
    end
    if (main_vtg_source_payload_vsync_clockdomainsrenamer_next_value_ce7) begin
        main_vtg_source_payload_vsync <= main_vtg_source_payload_vsync_clockdomainsrenamer_next_value7;
    end
    if (main_vtg_reset) begin
        main_vtg_source_payload_hsync <= 1'd0;
        main_vtg_source_payload_vsync <= 1'd0;
        main_vtg_source_payload_hres <= 12'd0;
        main_vtg_source_payload_vres <= 12'd0;
        main_vtg_source_payload_hcount <= 12'd0;
        main_vtg_source_payload_vcount <= 12'd0;
        main_vtg_hactive <= 1'd0;
        main_vtg_vactive <= 1'd0;
        builder_clockdomainsrenamer_state <= 1'd0;
    end
    main_vfb_cdc_cdc_graycounter1_q_binary <= main_vfb_cdc_cdc_graycounter1_q_next_binary;
    main_vfb_cdc_cdc_graycounter1_q <= main_vfb_cdc_cdc_graycounter1_q_next;
    builder_resetinserter_state <= builder_resetinserter_next_state;
    if (main_vfb_first_resetinserter_next_value_ce) begin
        main_vfb_first <= main_vfb_first_resetinserter_next_value;
    end
    if (main_vfb_fsm_reset) begin
        main_vfb_first <= 1'd0;
        builder_resetinserter_state <= 1'd0;
    end
    if (dvi_rst) begin
        main_vtg_source_payload_hsync <= 1'd0;
        main_vtg_source_payload_vsync <= 1'd0;
        main_vtg_source_payload_hres <= 12'd0;
        main_vtg_source_payload_vres <= 12'd0;
        main_vtg_source_payload_hcount <= 12'd0;
        main_vtg_source_payload_vcount <= 12'd0;
        main_vtg_hactive <= 1'd0;
        main_vtg_vactive <= 1'd0;
        main_vfb_cdc_cdc_graycounter1_q <= 3'd0;
        main_vfb_cdc_cdc_graycounter1_q_binary <= 3'd0;
        main_vfb_first <= 1'd0;
        builder_clockdomainsrenamer_state <= 1'd0;
        builder_resetinserter_state <= 1'd0;
    end
    builder_impl_xilinxmultiregimpl40 <= main_vtg_enable_storage;
    builder_impl_xilinxmultiregimpl41 <= builder_impl_xilinxmultiregimpl40;
    builder_impl_xilinxmultiregimpl50 <= main_vtg_hres_storage;
    builder_impl_xilinxmultiregimpl51 <= builder_impl_xilinxmultiregimpl50;
    builder_impl_xilinxmultiregimpl60 <= main_vtg_hsync_start_storage;
    builder_impl_xilinxmultiregimpl61 <= builder_impl_xilinxmultiregimpl60;
    builder_impl_xilinxmultiregimpl70 <= main_vtg_hsync_end_storage;
    builder_impl_xilinxmultiregimpl71 <= builder_impl_xilinxmultiregimpl70;
    builder_impl_xilinxmultiregimpl80 <= main_vtg_hscan_storage;
    builder_impl_xilinxmultiregimpl81 <= builder_impl_xilinxmultiregimpl80;
    builder_impl_xilinxmultiregimpl90 <= main_vtg_vres_storage;
    builder_impl_xilinxmultiregimpl91 <= builder_impl_xilinxmultiregimpl90;
    builder_impl_xilinxmultiregimpl100 <= main_vtg_vsync_start_storage;
    builder_impl_xilinxmultiregimpl101 <= builder_impl_xilinxmultiregimpl100;
    builder_impl_xilinxmultiregimpl110 <= main_vtg_vsync_end_storage;
    builder_impl_xilinxmultiregimpl111 <= builder_impl_xilinxmultiregimpl110;
    builder_impl_xilinxmultiregimpl120 <= main_vtg_vscan_storage;
    builder_impl_xilinxmultiregimpl121 <= builder_impl_xilinxmultiregimpl120;
    builder_impl_xilinxmultiregimpl130 <= main_vfb_cdc_cdc_graycounter0_q;
    builder_impl_xilinxmultiregimpl131 <= builder_impl_xilinxmultiregimpl130;
    builder_impl_xilinxmultiregimpl150 <= main_vfb_litedramdmareader_reset;
    builder_impl_xilinxmultiregimpl151 <= builder_impl_xilinxmultiregimpl150;
end

always @(posedge idelay_clk) begin
    if ((main_reset_counter != 1'd0)) begin
        main_reset_counter <= (main_reset_counter - 1'd1);
    end else begin
        main_ic_reset <= 1'd0;
    end
    if (idelay_rst) begin
        main_reset_counter <= 4'd15;
        main_ic_reset <= 1'd1;
    end
end

always @(posedge sys_clk) begin
    case (builder_grant)
        1'd0: begin
            if ((~builder_request[0])) begin
                if (builder_request[1]) begin
                    builder_grant <= 1'd1;
                end else begin
                    if (builder_request[2]) begin
                        builder_grant <= 2'd2;
                    end else begin
                        if (builder_request[3]) begin
                            builder_grant <= 2'd3;
                        end
                    end
                end
            end
        end
        1'd1: begin
            if ((~builder_request[1])) begin
                if (builder_request[2]) begin
                    builder_grant <= 2'd2;
                end else begin
                    if (builder_request[3]) begin
                        builder_grant <= 2'd3;
                    end else begin
                        if (builder_request[0]) begin
                            builder_grant <= 1'd0;
                        end
                    end
                end
            end
        end
        2'd2: begin
            if ((~builder_request[2])) begin
                if (builder_request[3]) begin
                    builder_grant <= 2'd3;
                end else begin
                    if (builder_request[0]) begin
                        builder_grant <= 1'd0;
                    end else begin
                        if (builder_request[1]) begin
                            builder_grant <= 1'd1;
                        end
                    end
                end
            end
        end
        2'd3: begin
            if ((~builder_request[3])) begin
                if (builder_request[0]) begin
                    builder_grant <= 1'd0;
                end else begin
                    if (builder_request[1]) begin
                        builder_grant <= 1'd1;
                    end else begin
                        if (builder_request[2]) begin
                            builder_grant <= 2'd2;
                        end
                    end
                end
            end
        end
    endcase
    builder_slave_sel_r <= builder_slave_sel;
    if (builder_wait) begin
        if ((~builder_done)) begin
            builder_count <= (builder_count - 1'd1);
        end
    end else begin
        builder_count <= 20'd1000000;
    end
    if ((main_basesoc_bus_errors != 32'd4294967295)) begin
        if (main_basesoc_bus_error) begin
            main_basesoc_bus_errors <= (main_basesoc_bus_errors + 1'd1);
        end
    end
    main_basesoc_basesoc_ram_bus_ack <= 1'd0;
    if (((main_basesoc_basesoc_ram_bus_cyc & main_basesoc_basesoc_ram_bus_stb) & ((~main_basesoc_basesoc_ram_bus_ack) | main_basesoc_basesoc_adr_burst))) begin
        main_basesoc_basesoc_ram_bus_ack <= 1'd1;
    end
    main_basesoc_ram_bus_ram_bus_ack <= 1'd0;
    if (((main_basesoc_ram_bus_ram_bus_cyc & main_basesoc_ram_bus_ram_bus_stb) & ((~main_basesoc_ram_bus_ram_bus_ack) | main_basesoc_ram_adr_burst))) begin
        main_basesoc_ram_bus_ram_bus_ack <= 1'd1;
    end
    {main_basesoc_tx_tick, main_basesoc_tx_phase} <= 23'd4947802;
    if (main_basesoc_tx_enable) begin
        {main_basesoc_tx_tick, main_basesoc_tx_phase} <= (main_basesoc_tx_phase + 23'd4947802);
    end
    builder_rs232phytx_state <= builder_rs232phytx_next_state;
    if (main_basesoc_tx_count_rs232phytx_next_value_ce0) begin
        main_basesoc_tx_count <= main_basesoc_tx_count_rs232phytx_next_value0;
    end
    if (main_basesoc_serial_tx_rs232phytx_next_value_ce1) begin
        serial_tx <= main_basesoc_serial_tx_rs232phytx_next_value1;
    end
    if (main_basesoc_tx_data_rs232phytx_next_value_ce2) begin
        main_basesoc_tx_data <= main_basesoc_tx_data_rs232phytx_next_value2;
    end
    main_basesoc_rx_rx_d <= main_basesoc_rx_rx;
    {main_basesoc_rx_tick, main_basesoc_rx_phase} <= 32'd2147483648;
    if (main_basesoc_rx_enable) begin
        {main_basesoc_rx_tick, main_basesoc_rx_phase} <= (main_basesoc_rx_phase + 23'd4947802);
    end
    builder_rs232phyrx_state <= builder_rs232phyrx_next_state;
    if (main_basesoc_rx_count_rs232phyrx_next_value_ce0) begin
        main_basesoc_rx_count <= main_basesoc_rx_count_rs232phyrx_next_value0;
    end
    if (main_basesoc_rx_data_rs232phyrx_next_value_ce1) begin
        main_basesoc_rx_data <= main_basesoc_rx_data_rs232phyrx_next_value1;
    end
    if (main_basesoc_uart_tx_clear) begin
        main_basesoc_uart_tx_pending <= 1'd0;
    end
    main_basesoc_uart_tx_trigger_d <= main_basesoc_uart_tx_trigger;
    if ((main_basesoc_uart_tx_trigger & (~main_basesoc_uart_tx_trigger_d))) begin
        main_basesoc_uart_tx_pending <= 1'd1;
    end
    if (main_basesoc_uart_rx_clear) begin
        main_basesoc_uart_rx_pending <= 1'd0;
    end
    main_basesoc_uart_rx_trigger_d <= main_basesoc_uart_rx_trigger;
    if ((main_basesoc_uart_rx_trigger & (~main_basesoc_uart_rx_trigger_d))) begin
        main_basesoc_uart_rx_pending <= 1'd1;
    end
    if (main_basesoc_uart_tx_fifo_syncfifo_re) begin
        main_basesoc_uart_tx_fifo_readable <= 1'd1;
    end else begin
        if (main_basesoc_uart_tx_fifo_re) begin
            main_basesoc_uart_tx_fifo_readable <= 1'd0;
        end
    end
    if (((main_basesoc_uart_tx_fifo_syncfifo_we & main_basesoc_uart_tx_fifo_syncfifo_writable) & (~main_basesoc_uart_tx_fifo_replace))) begin
        main_basesoc_uart_tx_fifo_produce <= (main_basesoc_uart_tx_fifo_produce + 1'd1);
    end
    if (main_basesoc_uart_tx_fifo_do_read) begin
        main_basesoc_uart_tx_fifo_consume <= (main_basesoc_uart_tx_fifo_consume + 1'd1);
    end
    if (((main_basesoc_uart_tx_fifo_syncfifo_we & main_basesoc_uart_tx_fifo_syncfifo_writable) & (~main_basesoc_uart_tx_fifo_replace))) begin
        if ((~main_basesoc_uart_tx_fifo_do_read)) begin
            main_basesoc_uart_tx_fifo_level0 <= (main_basesoc_uart_tx_fifo_level0 + 1'd1);
        end
    end else begin
        if (main_basesoc_uart_tx_fifo_do_read) begin
            main_basesoc_uart_tx_fifo_level0 <= (main_basesoc_uart_tx_fifo_level0 - 1'd1);
        end
    end
    if (main_basesoc_uart_rx_fifo_syncfifo_re) begin
        main_basesoc_uart_rx_fifo_readable <= 1'd1;
    end else begin
        if (main_basesoc_uart_rx_fifo_re) begin
            main_basesoc_uart_rx_fifo_readable <= 1'd0;
        end
    end
    if (((main_basesoc_uart_rx_fifo_syncfifo_we & main_basesoc_uart_rx_fifo_syncfifo_writable) & (~main_basesoc_uart_rx_fifo_replace))) begin
        main_basesoc_uart_rx_fifo_produce <= (main_basesoc_uart_rx_fifo_produce + 1'd1);
    end
    if (main_basesoc_uart_rx_fifo_do_read) begin
        main_basesoc_uart_rx_fifo_consume <= (main_basesoc_uart_rx_fifo_consume + 1'd1);
    end
    if (((main_basesoc_uart_rx_fifo_syncfifo_we & main_basesoc_uart_rx_fifo_syncfifo_writable) & (~main_basesoc_uart_rx_fifo_replace))) begin
        if ((~main_basesoc_uart_rx_fifo_do_read)) begin
            main_basesoc_uart_rx_fifo_level0 <= (main_basesoc_uart_rx_fifo_level0 + 1'd1);
        end
    end else begin
        if (main_basesoc_uart_rx_fifo_do_read) begin
            main_basesoc_uart_rx_fifo_level0 <= (main_basesoc_uart_rx_fifo_level0 - 1'd1);
        end
    end
    if (main_basesoc_timer_en_storage) begin
        if ((main_basesoc_timer_value == 1'd0)) begin
            main_basesoc_timer_value <= main_basesoc_timer_reload_storage;
        end else begin
            main_basesoc_timer_value <= (main_basesoc_timer_value - 1'd1);
        end
    end else begin
        main_basesoc_timer_value <= main_basesoc_timer_load_storage;
    end
    if (main_basesoc_timer_update_value_re) begin
        main_basesoc_timer_value_status <= main_basesoc_timer_value;
    end
    if (main_basesoc_timer_zero_clear) begin
        main_basesoc_timer_zero_pending <= 1'd0;
    end
    main_basesoc_timer_zero_trigger_d <= main_basesoc_timer_zero_trigger;
    if ((main_basesoc_timer_zero_trigger & (~main_basesoc_timer_zero_trigger_d))) begin
        main_basesoc_timer_zero_pending <= 1'd1;
    end
    main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline0 <= main_a7ddrphy_dqs_oe_delay_tappeddelayline;
    main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1 <= main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline0;
    main_a7ddrphy_dqspattern_o1 <= main_a7ddrphy_dqspattern_o0;
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip0_value0 <= (main_a7ddrphy_bitslip0_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip0_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip0_r0 <= {main_a7ddrphy_dqspattern_o1, main_a7ddrphy_bitslip0_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip1_value0 <= (main_a7ddrphy_bitslip1_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip1_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip1_r0 <= {main_a7ddrphy_dqspattern_o1, main_a7ddrphy_bitslip1_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip0_value1 <= (main_a7ddrphy_bitslip0_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip0_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip0_r1 <= {{main_a7ddrphy_dfi_p3_wrdata_mask[2], main_a7ddrphy_dfi_p3_wrdata_mask[0], main_a7ddrphy_dfi_p2_wrdata_mask[2], main_a7ddrphy_dfi_p2_wrdata_mask[0], main_a7ddrphy_dfi_p1_wrdata_mask[2], main_a7ddrphy_dfi_p1_wrdata_mask[0], main_a7ddrphy_dfi_p0_wrdata_mask[2], main_a7ddrphy_dfi_p0_wrdata_mask[0]}, main_a7ddrphy_bitslip0_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip1_value1 <= (main_a7ddrphy_bitslip1_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip1_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip1_r1 <= {{main_a7ddrphy_dfi_p3_wrdata_mask[3], main_a7ddrphy_dfi_p3_wrdata_mask[1], main_a7ddrphy_dfi_p2_wrdata_mask[3], main_a7ddrphy_dfi_p2_wrdata_mask[1], main_a7ddrphy_dfi_p1_wrdata_mask[3], main_a7ddrphy_dfi_p1_wrdata_mask[1], main_a7ddrphy_dfi_p0_wrdata_mask[3], main_a7ddrphy_dfi_p0_wrdata_mask[1]}, main_a7ddrphy_bitslip1_r1[15:8]};
    main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline0 <= main_a7ddrphy_dq_oe_delay_tappeddelayline;
    main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1 <= main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline0;
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip0_value2 <= (main_a7ddrphy_bitslip0_value2 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip0_value2 <= 3'd7;
    end
    main_a7ddrphy_bitslip0_r2 <= {{main_a7ddrphy_dfi_p3_wrdata[16], main_a7ddrphy_dfi_p3_wrdata[0], main_a7ddrphy_dfi_p2_wrdata[16], main_a7ddrphy_dfi_p2_wrdata[0], main_a7ddrphy_dfi_p1_wrdata[16], main_a7ddrphy_dfi_p1_wrdata[0], main_a7ddrphy_dfi_p0_wrdata[16], main_a7ddrphy_dfi_p0_wrdata[0]}, main_a7ddrphy_bitslip0_r2[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip0_value3 <= (main_a7ddrphy_bitslip0_value3 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip0_value3 <= 3'd7;
    end
    main_a7ddrphy_bitslip0_r3 <= {main_a7ddrphy_bitslip03, main_a7ddrphy_bitslip0_r3[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip1_value2 <= (main_a7ddrphy_bitslip1_value2 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip1_value2 <= 3'd7;
    end
    main_a7ddrphy_bitslip1_r2 <= {{main_a7ddrphy_dfi_p3_wrdata[17], main_a7ddrphy_dfi_p3_wrdata[1], main_a7ddrphy_dfi_p2_wrdata[17], main_a7ddrphy_dfi_p2_wrdata[1], main_a7ddrphy_dfi_p1_wrdata[17], main_a7ddrphy_dfi_p1_wrdata[1], main_a7ddrphy_dfi_p0_wrdata[17], main_a7ddrphy_dfi_p0_wrdata[1]}, main_a7ddrphy_bitslip1_r2[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip1_value3 <= (main_a7ddrphy_bitslip1_value3 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip1_value3 <= 3'd7;
    end
    main_a7ddrphy_bitslip1_r3 <= {main_a7ddrphy_bitslip13, main_a7ddrphy_bitslip1_r3[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip2_value0 <= (main_a7ddrphy_bitslip2_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip2_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip2_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[18], main_a7ddrphy_dfi_p3_wrdata[2], main_a7ddrphy_dfi_p2_wrdata[18], main_a7ddrphy_dfi_p2_wrdata[2], main_a7ddrphy_dfi_p1_wrdata[18], main_a7ddrphy_dfi_p1_wrdata[2], main_a7ddrphy_dfi_p0_wrdata[18], main_a7ddrphy_dfi_p0_wrdata[2]}, main_a7ddrphy_bitslip2_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip2_value1 <= (main_a7ddrphy_bitslip2_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip2_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip2_r1 <= {main_a7ddrphy_bitslip21, main_a7ddrphy_bitslip2_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip3_value0 <= (main_a7ddrphy_bitslip3_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip3_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip3_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[19], main_a7ddrphy_dfi_p3_wrdata[3], main_a7ddrphy_dfi_p2_wrdata[19], main_a7ddrphy_dfi_p2_wrdata[3], main_a7ddrphy_dfi_p1_wrdata[19], main_a7ddrphy_dfi_p1_wrdata[3], main_a7ddrphy_dfi_p0_wrdata[19], main_a7ddrphy_dfi_p0_wrdata[3]}, main_a7ddrphy_bitslip3_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip3_value1 <= (main_a7ddrphy_bitslip3_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip3_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip3_r1 <= {main_a7ddrphy_bitslip31, main_a7ddrphy_bitslip3_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip4_value0 <= (main_a7ddrphy_bitslip4_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip4_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip4_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[20], main_a7ddrphy_dfi_p3_wrdata[4], main_a7ddrphy_dfi_p2_wrdata[20], main_a7ddrphy_dfi_p2_wrdata[4], main_a7ddrphy_dfi_p1_wrdata[20], main_a7ddrphy_dfi_p1_wrdata[4], main_a7ddrphy_dfi_p0_wrdata[20], main_a7ddrphy_dfi_p0_wrdata[4]}, main_a7ddrphy_bitslip4_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip4_value1 <= (main_a7ddrphy_bitslip4_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip4_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip4_r1 <= {main_a7ddrphy_bitslip41, main_a7ddrphy_bitslip4_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip5_value0 <= (main_a7ddrphy_bitslip5_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip5_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip5_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[21], main_a7ddrphy_dfi_p3_wrdata[5], main_a7ddrphy_dfi_p2_wrdata[21], main_a7ddrphy_dfi_p2_wrdata[5], main_a7ddrphy_dfi_p1_wrdata[21], main_a7ddrphy_dfi_p1_wrdata[5], main_a7ddrphy_dfi_p0_wrdata[21], main_a7ddrphy_dfi_p0_wrdata[5]}, main_a7ddrphy_bitslip5_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip5_value1 <= (main_a7ddrphy_bitslip5_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip5_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip5_r1 <= {main_a7ddrphy_bitslip51, main_a7ddrphy_bitslip5_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip6_value0 <= (main_a7ddrphy_bitslip6_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip6_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip6_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[22], main_a7ddrphy_dfi_p3_wrdata[6], main_a7ddrphy_dfi_p2_wrdata[22], main_a7ddrphy_dfi_p2_wrdata[6], main_a7ddrphy_dfi_p1_wrdata[22], main_a7ddrphy_dfi_p1_wrdata[6], main_a7ddrphy_dfi_p0_wrdata[22], main_a7ddrphy_dfi_p0_wrdata[6]}, main_a7ddrphy_bitslip6_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip6_value1 <= (main_a7ddrphy_bitslip6_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip6_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip6_r1 <= {main_a7ddrphy_bitslip61, main_a7ddrphy_bitslip6_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip7_value0 <= (main_a7ddrphy_bitslip7_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip7_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip7_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[23], main_a7ddrphy_dfi_p3_wrdata[7], main_a7ddrphy_dfi_p2_wrdata[23], main_a7ddrphy_dfi_p2_wrdata[7], main_a7ddrphy_dfi_p1_wrdata[23], main_a7ddrphy_dfi_p1_wrdata[7], main_a7ddrphy_dfi_p0_wrdata[23], main_a7ddrphy_dfi_p0_wrdata[7]}, main_a7ddrphy_bitslip7_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip7_value1 <= (main_a7ddrphy_bitslip7_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip7_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip7_r1 <= {main_a7ddrphy_bitslip71, main_a7ddrphy_bitslip7_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip8_value0 <= (main_a7ddrphy_bitslip8_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip8_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip8_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[24], main_a7ddrphy_dfi_p3_wrdata[8], main_a7ddrphy_dfi_p2_wrdata[24], main_a7ddrphy_dfi_p2_wrdata[8], main_a7ddrphy_dfi_p1_wrdata[24], main_a7ddrphy_dfi_p1_wrdata[8], main_a7ddrphy_dfi_p0_wrdata[24], main_a7ddrphy_dfi_p0_wrdata[8]}, main_a7ddrphy_bitslip8_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip8_value1 <= (main_a7ddrphy_bitslip8_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip8_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip8_r1 <= {main_a7ddrphy_bitslip81, main_a7ddrphy_bitslip8_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip9_value0 <= (main_a7ddrphy_bitslip9_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip9_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip9_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[25], main_a7ddrphy_dfi_p3_wrdata[9], main_a7ddrphy_dfi_p2_wrdata[25], main_a7ddrphy_dfi_p2_wrdata[9], main_a7ddrphy_dfi_p1_wrdata[25], main_a7ddrphy_dfi_p1_wrdata[9], main_a7ddrphy_dfi_p0_wrdata[25], main_a7ddrphy_dfi_p0_wrdata[9]}, main_a7ddrphy_bitslip9_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip9_value1 <= (main_a7ddrphy_bitslip9_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip9_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip9_r1 <= {main_a7ddrphy_bitslip91, main_a7ddrphy_bitslip9_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip10_value0 <= (main_a7ddrphy_bitslip10_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip10_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip10_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[26], main_a7ddrphy_dfi_p3_wrdata[10], main_a7ddrphy_dfi_p2_wrdata[26], main_a7ddrphy_dfi_p2_wrdata[10], main_a7ddrphy_dfi_p1_wrdata[26], main_a7ddrphy_dfi_p1_wrdata[10], main_a7ddrphy_dfi_p0_wrdata[26], main_a7ddrphy_dfi_p0_wrdata[10]}, main_a7ddrphy_bitslip10_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip10_value1 <= (main_a7ddrphy_bitslip10_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip10_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip10_r1 <= {main_a7ddrphy_bitslip101, main_a7ddrphy_bitslip10_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip11_value0 <= (main_a7ddrphy_bitslip11_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip11_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip11_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[27], main_a7ddrphy_dfi_p3_wrdata[11], main_a7ddrphy_dfi_p2_wrdata[27], main_a7ddrphy_dfi_p2_wrdata[11], main_a7ddrphy_dfi_p1_wrdata[27], main_a7ddrphy_dfi_p1_wrdata[11], main_a7ddrphy_dfi_p0_wrdata[27], main_a7ddrphy_dfi_p0_wrdata[11]}, main_a7ddrphy_bitslip11_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip11_value1 <= (main_a7ddrphy_bitslip11_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip11_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip11_r1 <= {main_a7ddrphy_bitslip111, main_a7ddrphy_bitslip11_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip12_value0 <= (main_a7ddrphy_bitslip12_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip12_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip12_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[28], main_a7ddrphy_dfi_p3_wrdata[12], main_a7ddrphy_dfi_p2_wrdata[28], main_a7ddrphy_dfi_p2_wrdata[12], main_a7ddrphy_dfi_p1_wrdata[28], main_a7ddrphy_dfi_p1_wrdata[12], main_a7ddrphy_dfi_p0_wrdata[28], main_a7ddrphy_dfi_p0_wrdata[12]}, main_a7ddrphy_bitslip12_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip12_value1 <= (main_a7ddrphy_bitslip12_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip12_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip12_r1 <= {main_a7ddrphy_bitslip121, main_a7ddrphy_bitslip12_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip13_value0 <= (main_a7ddrphy_bitslip13_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip13_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip13_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[29], main_a7ddrphy_dfi_p3_wrdata[13], main_a7ddrphy_dfi_p2_wrdata[29], main_a7ddrphy_dfi_p2_wrdata[13], main_a7ddrphy_dfi_p1_wrdata[29], main_a7ddrphy_dfi_p1_wrdata[13], main_a7ddrphy_dfi_p0_wrdata[29], main_a7ddrphy_dfi_p0_wrdata[13]}, main_a7ddrphy_bitslip13_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip13_value1 <= (main_a7ddrphy_bitslip13_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip13_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip13_r1 <= {main_a7ddrphy_bitslip131, main_a7ddrphy_bitslip13_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip14_value0 <= (main_a7ddrphy_bitslip14_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip14_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip14_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[30], main_a7ddrphy_dfi_p3_wrdata[14], main_a7ddrphy_dfi_p2_wrdata[30], main_a7ddrphy_dfi_p2_wrdata[14], main_a7ddrphy_dfi_p1_wrdata[30], main_a7ddrphy_dfi_p1_wrdata[14], main_a7ddrphy_dfi_p0_wrdata[30], main_a7ddrphy_dfi_p0_wrdata[14]}, main_a7ddrphy_bitslip14_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip14_value1 <= (main_a7ddrphy_bitslip14_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip14_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip14_r1 <= {main_a7ddrphy_bitslip141, main_a7ddrphy_bitslip14_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip15_value0 <= (main_a7ddrphy_bitslip15_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip15_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip15_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[31], main_a7ddrphy_dfi_p3_wrdata[15], main_a7ddrphy_dfi_p2_wrdata[31], main_a7ddrphy_dfi_p2_wrdata[15], main_a7ddrphy_dfi_p1_wrdata[31], main_a7ddrphy_dfi_p1_wrdata[15], main_a7ddrphy_dfi_p0_wrdata[31], main_a7ddrphy_dfi_p0_wrdata[15]}, main_a7ddrphy_bitslip15_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip15_value1 <= (main_a7ddrphy_bitslip15_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip15_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip15_r1 <= {main_a7ddrphy_bitslip151, main_a7ddrphy_bitslip15_r1[15:8]};
    main_a7ddrphy_rddata_en_tappeddelayline0 <= (((main_a7ddrphy_dfi_p0_rddata_en | main_a7ddrphy_dfi_p1_rddata_en) | main_a7ddrphy_dfi_p2_rddata_en) | main_a7ddrphy_dfi_p3_rddata_en);
    main_a7ddrphy_rddata_en_tappeddelayline1 <= main_a7ddrphy_rddata_en_tappeddelayline0;
    main_a7ddrphy_rddata_en_tappeddelayline2 <= main_a7ddrphy_rddata_en_tappeddelayline1;
    main_a7ddrphy_rddata_en_tappeddelayline3 <= main_a7ddrphy_rddata_en_tappeddelayline2;
    main_a7ddrphy_rddata_en_tappeddelayline4 <= main_a7ddrphy_rddata_en_tappeddelayline3;
    main_a7ddrphy_rddata_en_tappeddelayline5 <= main_a7ddrphy_rddata_en_tappeddelayline4;
    main_a7ddrphy_rddata_en_tappeddelayline6 <= main_a7ddrphy_rddata_en_tappeddelayline5;
    main_a7ddrphy_rddata_en_tappeddelayline7 <= main_a7ddrphy_rddata_en_tappeddelayline6;
    main_a7ddrphy_wrdata_en_tappeddelayline0 <= (((main_a7ddrphy_dfi_p0_wrdata_en | main_a7ddrphy_dfi_p1_wrdata_en) | main_a7ddrphy_dfi_p2_wrdata_en) | main_a7ddrphy_dfi_p3_wrdata_en);
    main_a7ddrphy_wrdata_en_tappeddelayline1 <= main_a7ddrphy_wrdata_en_tappeddelayline0;
    main_a7ddrphy_wrdata_en_tappeddelayline2 <= main_a7ddrphy_wrdata_en_tappeddelayline1;
    if (main_sdram_csr_dfi_p0_rddata_valid) begin
        main_sdram_phaseinjector0_rddata_status <= main_sdram_csr_dfi_p0_rddata;
    end
    if (main_sdram_csr_dfi_p1_rddata_valid) begin
        main_sdram_phaseinjector1_rddata_status <= main_sdram_csr_dfi_p1_rddata;
    end
    if (main_sdram_csr_dfi_p2_rddata_valid) begin
        main_sdram_phaseinjector2_rddata_status <= main_sdram_csr_dfi_p2_rddata;
    end
    if (main_sdram_csr_dfi_p3_rddata_valid) begin
        main_sdram_phaseinjector3_rddata_status <= main_sdram_csr_dfi_p3_rddata;
    end
    if ((main_sdram_timer_wait & (~main_sdram_timer_done0))) begin
        main_sdram_timer_count1 <= (main_sdram_timer_count1 - 1'd1);
    end else begin
        main_sdram_timer_count1 <= 10'd781;
    end
    main_sdram_postponer_req_o <= 1'd0;
    if (main_sdram_postponer_req_i) begin
        main_sdram_postponer_count <= (main_sdram_postponer_count - 1'd1);
        if ((main_sdram_postponer_count == 1'd0)) begin
            main_sdram_postponer_count <= 1'd0;
            main_sdram_postponer_req_o <= 1'd1;
        end
    end
    if (main_sdram_sequencer_start0) begin
        main_sdram_sequencer_count <= 1'd0;
    end else begin
        if (main_sdram_sequencer_done1) begin
            if ((main_sdram_sequencer_count != 1'd0)) begin
                main_sdram_sequencer_count <= (main_sdram_sequencer_count - 1'd1);
            end
        end
    end
    main_sdram_cmd_payload_a <= 1'd0;
    main_sdram_cmd_payload_ba <= 1'd0;
    main_sdram_cmd_payload_cas <= 1'd0;
    main_sdram_cmd_payload_ras <= 1'd0;
    main_sdram_cmd_payload_we <= 1'd0;
    main_sdram_sequencer_done1 <= 1'd0;
    if ((main_sdram_sequencer_start1 & (main_sdram_sequencer_trigger == 1'd0))) begin
        main_sdram_cmd_payload_a <= 11'd1024;
        main_sdram_cmd_payload_ba <= 1'd0;
        main_sdram_cmd_payload_cas <= 1'd0;
        main_sdram_cmd_payload_ras <= 1'd1;
        main_sdram_cmd_payload_we <= 1'd1;
    end
    if ((main_sdram_sequencer_trigger == 2'd3)) begin
        main_sdram_cmd_payload_a <= 11'd1024;
        main_sdram_cmd_payload_ba <= 1'd0;
        main_sdram_cmd_payload_cas <= 1'd1;
        main_sdram_cmd_payload_ras <= 1'd1;
        main_sdram_cmd_payload_we <= 1'd0;
    end
    if ((main_sdram_sequencer_trigger == 6'd35)) begin
        main_sdram_cmd_payload_a <= 1'd0;
        main_sdram_cmd_payload_ba <= 1'd0;
        main_sdram_cmd_payload_cas <= 1'd0;
        main_sdram_cmd_payload_ras <= 1'd0;
        main_sdram_cmd_payload_we <= 1'd0;
        main_sdram_sequencer_done1 <= 1'd1;
    end
    if ((main_sdram_sequencer_trigger == 6'd35)) begin
        main_sdram_sequencer_trigger <= 1'd0;
    end else begin
        if ((main_sdram_sequencer_trigger != 1'd0)) begin
            main_sdram_sequencer_trigger <= (main_sdram_sequencer_trigger + 1'd1);
        end else begin
            if (main_sdram_sequencer_start1) begin
                main_sdram_sequencer_trigger <= 1'd1;
            end
        end
    end
    if ((main_sdram_zqcs_timer_wait & (~main_sdram_zqcs_timer_done0))) begin
        main_sdram_zqcs_timer_count1 <= (main_sdram_zqcs_timer_count1 - 1'd1);
    end else begin
        main_sdram_zqcs_timer_count1 <= 27'd99999999;
    end
    main_sdram_zqcs_executer_done <= 1'd0;
    if ((main_sdram_zqcs_executer_start & (main_sdram_zqcs_executer_trigger == 1'd0))) begin
        main_sdram_cmd_payload_a <= 11'd1024;
        main_sdram_cmd_payload_ba <= 1'd0;
        main_sdram_cmd_payload_cas <= 1'd0;
        main_sdram_cmd_payload_ras <= 1'd1;
        main_sdram_cmd_payload_we <= 1'd1;
    end
    if ((main_sdram_zqcs_executer_trigger == 2'd3)) begin
        main_sdram_cmd_payload_a <= 1'd0;
        main_sdram_cmd_payload_ba <= 1'd0;
        main_sdram_cmd_payload_cas <= 1'd0;
        main_sdram_cmd_payload_ras <= 1'd0;
        main_sdram_cmd_payload_we <= 1'd1;
    end
    if ((main_sdram_zqcs_executer_trigger == 5'd19)) begin
        main_sdram_cmd_payload_a <= 1'd0;
        main_sdram_cmd_payload_ba <= 1'd0;
        main_sdram_cmd_payload_cas <= 1'd0;
        main_sdram_cmd_payload_ras <= 1'd0;
        main_sdram_cmd_payload_we <= 1'd0;
        main_sdram_zqcs_executer_done <= 1'd1;
    end
    if ((main_sdram_zqcs_executer_trigger == 5'd19)) begin
        main_sdram_zqcs_executer_trigger <= 1'd0;
    end else begin
        if ((main_sdram_zqcs_executer_trigger != 1'd0)) begin
            main_sdram_zqcs_executer_trigger <= (main_sdram_zqcs_executer_trigger + 1'd1);
        end else begin
            if (main_sdram_zqcs_executer_start) begin
                main_sdram_zqcs_executer_trigger <= 1'd1;
            end
        end
    end
    builder_refresher_state <= builder_refresher_next_state;
    if (main_sdram_bankmachine0_row_close) begin
        main_sdram_bankmachine0_row_opened <= 1'd0;
    end else begin
        if (main_sdram_bankmachine0_row_open) begin
            main_sdram_bankmachine0_row_opened <= 1'd1;
            main_sdram_bankmachine0_row <= main_sdram_bankmachine0_source_source_payload_addr[20:7];
        end
    end
    if (((main_sdram_bankmachine0_syncfifo0_we & main_sdram_bankmachine0_syncfifo0_writable) & (~main_sdram_bankmachine0_replace))) begin
        main_sdram_bankmachine0_produce <= (main_sdram_bankmachine0_produce + 1'd1);
    end
    if (main_sdram_bankmachine0_do_read) begin
        main_sdram_bankmachine0_consume <= (main_sdram_bankmachine0_consume + 1'd1);
    end
    if (((main_sdram_bankmachine0_syncfifo0_we & main_sdram_bankmachine0_syncfifo0_writable) & (~main_sdram_bankmachine0_replace))) begin
        if ((~main_sdram_bankmachine0_do_read)) begin
            main_sdram_bankmachine0_level <= (main_sdram_bankmachine0_level + 1'd1);
        end
    end else begin
        if (main_sdram_bankmachine0_do_read) begin
            main_sdram_bankmachine0_level <= (main_sdram_bankmachine0_level - 1'd1);
        end
    end
    if (((~main_sdram_bankmachine0_pipe_valid_source_valid) | main_sdram_bankmachine0_pipe_valid_source_ready)) begin
        main_sdram_bankmachine0_pipe_valid_source_valid <= main_sdram_bankmachine0_pipe_valid_sink_valid;
        main_sdram_bankmachine0_pipe_valid_source_first <= main_sdram_bankmachine0_pipe_valid_sink_first;
        main_sdram_bankmachine0_pipe_valid_source_last <= main_sdram_bankmachine0_pipe_valid_sink_last;
        main_sdram_bankmachine0_pipe_valid_source_payload_we <= main_sdram_bankmachine0_pipe_valid_sink_payload_we;
        main_sdram_bankmachine0_pipe_valid_source_payload_addr <= main_sdram_bankmachine0_pipe_valid_sink_payload_addr;
    end
    if (main_sdram_bankmachine0_twtpcon_valid) begin
        main_sdram_bankmachine0_twtpcon_count <= 3'd5;
        if (1'd0) begin
            main_sdram_bankmachine0_twtpcon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine0_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine0_twtpcon_ready)) begin
            main_sdram_bankmachine0_twtpcon_count <= (main_sdram_bankmachine0_twtpcon_count - 1'd1);
            if ((main_sdram_bankmachine0_twtpcon_count == 1'd1)) begin
                main_sdram_bankmachine0_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine0_trccon_valid) begin
        main_sdram_bankmachine0_trccon_count <= 3'd5;
        if (1'd0) begin
            main_sdram_bankmachine0_trccon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine0_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine0_trccon_ready)) begin
            main_sdram_bankmachine0_trccon_count <= (main_sdram_bankmachine0_trccon_count - 1'd1);
            if ((main_sdram_bankmachine0_trccon_count == 1'd1)) begin
                main_sdram_bankmachine0_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine0_trascon_valid) begin
        main_sdram_bankmachine0_trascon_count <= 3'd4;
        if (1'd0) begin
            main_sdram_bankmachine0_trascon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine0_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine0_trascon_ready)) begin
            main_sdram_bankmachine0_trascon_count <= (main_sdram_bankmachine0_trascon_count - 1'd1);
            if ((main_sdram_bankmachine0_trascon_count == 1'd1)) begin
                main_sdram_bankmachine0_trascon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine0_state <= builder_bankmachine0_next_state;
    if (main_sdram_bankmachine1_row_close) begin
        main_sdram_bankmachine1_row_opened <= 1'd0;
    end else begin
        if (main_sdram_bankmachine1_row_open) begin
            main_sdram_bankmachine1_row_opened <= 1'd1;
            main_sdram_bankmachine1_row <= main_sdram_bankmachine1_source_source_payload_addr[20:7];
        end
    end
    if (((main_sdram_bankmachine1_syncfifo1_we & main_sdram_bankmachine1_syncfifo1_writable) & (~main_sdram_bankmachine1_replace))) begin
        main_sdram_bankmachine1_produce <= (main_sdram_bankmachine1_produce + 1'd1);
    end
    if (main_sdram_bankmachine1_do_read) begin
        main_sdram_bankmachine1_consume <= (main_sdram_bankmachine1_consume + 1'd1);
    end
    if (((main_sdram_bankmachine1_syncfifo1_we & main_sdram_bankmachine1_syncfifo1_writable) & (~main_sdram_bankmachine1_replace))) begin
        if ((~main_sdram_bankmachine1_do_read)) begin
            main_sdram_bankmachine1_level <= (main_sdram_bankmachine1_level + 1'd1);
        end
    end else begin
        if (main_sdram_bankmachine1_do_read) begin
            main_sdram_bankmachine1_level <= (main_sdram_bankmachine1_level - 1'd1);
        end
    end
    if (((~main_sdram_bankmachine1_pipe_valid_source_valid) | main_sdram_bankmachine1_pipe_valid_source_ready)) begin
        main_sdram_bankmachine1_pipe_valid_source_valid <= main_sdram_bankmachine1_pipe_valid_sink_valid;
        main_sdram_bankmachine1_pipe_valid_source_first <= main_sdram_bankmachine1_pipe_valid_sink_first;
        main_sdram_bankmachine1_pipe_valid_source_last <= main_sdram_bankmachine1_pipe_valid_sink_last;
        main_sdram_bankmachine1_pipe_valid_source_payload_we <= main_sdram_bankmachine1_pipe_valid_sink_payload_we;
        main_sdram_bankmachine1_pipe_valid_source_payload_addr <= main_sdram_bankmachine1_pipe_valid_sink_payload_addr;
    end
    if (main_sdram_bankmachine1_twtpcon_valid) begin
        main_sdram_bankmachine1_twtpcon_count <= 3'd5;
        if (1'd0) begin
            main_sdram_bankmachine1_twtpcon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine1_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine1_twtpcon_ready)) begin
            main_sdram_bankmachine1_twtpcon_count <= (main_sdram_bankmachine1_twtpcon_count - 1'd1);
            if ((main_sdram_bankmachine1_twtpcon_count == 1'd1)) begin
                main_sdram_bankmachine1_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine1_trccon_valid) begin
        main_sdram_bankmachine1_trccon_count <= 3'd5;
        if (1'd0) begin
            main_sdram_bankmachine1_trccon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine1_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine1_trccon_ready)) begin
            main_sdram_bankmachine1_trccon_count <= (main_sdram_bankmachine1_trccon_count - 1'd1);
            if ((main_sdram_bankmachine1_trccon_count == 1'd1)) begin
                main_sdram_bankmachine1_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine1_trascon_valid) begin
        main_sdram_bankmachine1_trascon_count <= 3'd4;
        if (1'd0) begin
            main_sdram_bankmachine1_trascon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine1_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine1_trascon_ready)) begin
            main_sdram_bankmachine1_trascon_count <= (main_sdram_bankmachine1_trascon_count - 1'd1);
            if ((main_sdram_bankmachine1_trascon_count == 1'd1)) begin
                main_sdram_bankmachine1_trascon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine1_state <= builder_bankmachine1_next_state;
    if (main_sdram_bankmachine2_row_close) begin
        main_sdram_bankmachine2_row_opened <= 1'd0;
    end else begin
        if (main_sdram_bankmachine2_row_open) begin
            main_sdram_bankmachine2_row_opened <= 1'd1;
            main_sdram_bankmachine2_row <= main_sdram_bankmachine2_source_source_payload_addr[20:7];
        end
    end
    if (((main_sdram_bankmachine2_syncfifo2_we & main_sdram_bankmachine2_syncfifo2_writable) & (~main_sdram_bankmachine2_replace))) begin
        main_sdram_bankmachine2_produce <= (main_sdram_bankmachine2_produce + 1'd1);
    end
    if (main_sdram_bankmachine2_do_read) begin
        main_sdram_bankmachine2_consume <= (main_sdram_bankmachine2_consume + 1'd1);
    end
    if (((main_sdram_bankmachine2_syncfifo2_we & main_sdram_bankmachine2_syncfifo2_writable) & (~main_sdram_bankmachine2_replace))) begin
        if ((~main_sdram_bankmachine2_do_read)) begin
            main_sdram_bankmachine2_level <= (main_sdram_bankmachine2_level + 1'd1);
        end
    end else begin
        if (main_sdram_bankmachine2_do_read) begin
            main_sdram_bankmachine2_level <= (main_sdram_bankmachine2_level - 1'd1);
        end
    end
    if (((~main_sdram_bankmachine2_pipe_valid_source_valid) | main_sdram_bankmachine2_pipe_valid_source_ready)) begin
        main_sdram_bankmachine2_pipe_valid_source_valid <= main_sdram_bankmachine2_pipe_valid_sink_valid;
        main_sdram_bankmachine2_pipe_valid_source_first <= main_sdram_bankmachine2_pipe_valid_sink_first;
        main_sdram_bankmachine2_pipe_valid_source_last <= main_sdram_bankmachine2_pipe_valid_sink_last;
        main_sdram_bankmachine2_pipe_valid_source_payload_we <= main_sdram_bankmachine2_pipe_valid_sink_payload_we;
        main_sdram_bankmachine2_pipe_valid_source_payload_addr <= main_sdram_bankmachine2_pipe_valid_sink_payload_addr;
    end
    if (main_sdram_bankmachine2_twtpcon_valid) begin
        main_sdram_bankmachine2_twtpcon_count <= 3'd5;
        if (1'd0) begin
            main_sdram_bankmachine2_twtpcon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine2_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine2_twtpcon_ready)) begin
            main_sdram_bankmachine2_twtpcon_count <= (main_sdram_bankmachine2_twtpcon_count - 1'd1);
            if ((main_sdram_bankmachine2_twtpcon_count == 1'd1)) begin
                main_sdram_bankmachine2_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine2_trccon_valid) begin
        main_sdram_bankmachine2_trccon_count <= 3'd5;
        if (1'd0) begin
            main_sdram_bankmachine2_trccon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine2_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine2_trccon_ready)) begin
            main_sdram_bankmachine2_trccon_count <= (main_sdram_bankmachine2_trccon_count - 1'd1);
            if ((main_sdram_bankmachine2_trccon_count == 1'd1)) begin
                main_sdram_bankmachine2_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine2_trascon_valid) begin
        main_sdram_bankmachine2_trascon_count <= 3'd4;
        if (1'd0) begin
            main_sdram_bankmachine2_trascon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine2_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine2_trascon_ready)) begin
            main_sdram_bankmachine2_trascon_count <= (main_sdram_bankmachine2_trascon_count - 1'd1);
            if ((main_sdram_bankmachine2_trascon_count == 1'd1)) begin
                main_sdram_bankmachine2_trascon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine2_state <= builder_bankmachine2_next_state;
    if (main_sdram_bankmachine3_row_close) begin
        main_sdram_bankmachine3_row_opened <= 1'd0;
    end else begin
        if (main_sdram_bankmachine3_row_open) begin
            main_sdram_bankmachine3_row_opened <= 1'd1;
            main_sdram_bankmachine3_row <= main_sdram_bankmachine3_source_source_payload_addr[20:7];
        end
    end
    if (((main_sdram_bankmachine3_syncfifo3_we & main_sdram_bankmachine3_syncfifo3_writable) & (~main_sdram_bankmachine3_replace))) begin
        main_sdram_bankmachine3_produce <= (main_sdram_bankmachine3_produce + 1'd1);
    end
    if (main_sdram_bankmachine3_do_read) begin
        main_sdram_bankmachine3_consume <= (main_sdram_bankmachine3_consume + 1'd1);
    end
    if (((main_sdram_bankmachine3_syncfifo3_we & main_sdram_bankmachine3_syncfifo3_writable) & (~main_sdram_bankmachine3_replace))) begin
        if ((~main_sdram_bankmachine3_do_read)) begin
            main_sdram_bankmachine3_level <= (main_sdram_bankmachine3_level + 1'd1);
        end
    end else begin
        if (main_sdram_bankmachine3_do_read) begin
            main_sdram_bankmachine3_level <= (main_sdram_bankmachine3_level - 1'd1);
        end
    end
    if (((~main_sdram_bankmachine3_pipe_valid_source_valid) | main_sdram_bankmachine3_pipe_valid_source_ready)) begin
        main_sdram_bankmachine3_pipe_valid_source_valid <= main_sdram_bankmachine3_pipe_valid_sink_valid;
        main_sdram_bankmachine3_pipe_valid_source_first <= main_sdram_bankmachine3_pipe_valid_sink_first;
        main_sdram_bankmachine3_pipe_valid_source_last <= main_sdram_bankmachine3_pipe_valid_sink_last;
        main_sdram_bankmachine3_pipe_valid_source_payload_we <= main_sdram_bankmachine3_pipe_valid_sink_payload_we;
        main_sdram_bankmachine3_pipe_valid_source_payload_addr <= main_sdram_bankmachine3_pipe_valid_sink_payload_addr;
    end
    if (main_sdram_bankmachine3_twtpcon_valid) begin
        main_sdram_bankmachine3_twtpcon_count <= 3'd5;
        if (1'd0) begin
            main_sdram_bankmachine3_twtpcon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine3_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine3_twtpcon_ready)) begin
            main_sdram_bankmachine3_twtpcon_count <= (main_sdram_bankmachine3_twtpcon_count - 1'd1);
            if ((main_sdram_bankmachine3_twtpcon_count == 1'd1)) begin
                main_sdram_bankmachine3_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine3_trccon_valid) begin
        main_sdram_bankmachine3_trccon_count <= 3'd5;
        if (1'd0) begin
            main_sdram_bankmachine3_trccon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine3_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine3_trccon_ready)) begin
            main_sdram_bankmachine3_trccon_count <= (main_sdram_bankmachine3_trccon_count - 1'd1);
            if ((main_sdram_bankmachine3_trccon_count == 1'd1)) begin
                main_sdram_bankmachine3_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine3_trascon_valid) begin
        main_sdram_bankmachine3_trascon_count <= 3'd4;
        if (1'd0) begin
            main_sdram_bankmachine3_trascon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine3_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine3_trascon_ready)) begin
            main_sdram_bankmachine3_trascon_count <= (main_sdram_bankmachine3_trascon_count - 1'd1);
            if ((main_sdram_bankmachine3_trascon_count == 1'd1)) begin
                main_sdram_bankmachine3_trascon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine3_state <= builder_bankmachine3_next_state;
    if (main_sdram_bankmachine4_row_close) begin
        main_sdram_bankmachine4_row_opened <= 1'd0;
    end else begin
        if (main_sdram_bankmachine4_row_open) begin
            main_sdram_bankmachine4_row_opened <= 1'd1;
            main_sdram_bankmachine4_row <= main_sdram_bankmachine4_source_source_payload_addr[20:7];
        end
    end
    if (((main_sdram_bankmachine4_syncfifo4_we & main_sdram_bankmachine4_syncfifo4_writable) & (~main_sdram_bankmachine4_replace))) begin
        main_sdram_bankmachine4_produce <= (main_sdram_bankmachine4_produce + 1'd1);
    end
    if (main_sdram_bankmachine4_do_read) begin
        main_sdram_bankmachine4_consume <= (main_sdram_bankmachine4_consume + 1'd1);
    end
    if (((main_sdram_bankmachine4_syncfifo4_we & main_sdram_bankmachine4_syncfifo4_writable) & (~main_sdram_bankmachine4_replace))) begin
        if ((~main_sdram_bankmachine4_do_read)) begin
            main_sdram_bankmachine4_level <= (main_sdram_bankmachine4_level + 1'd1);
        end
    end else begin
        if (main_sdram_bankmachine4_do_read) begin
            main_sdram_bankmachine4_level <= (main_sdram_bankmachine4_level - 1'd1);
        end
    end
    if (((~main_sdram_bankmachine4_pipe_valid_source_valid) | main_sdram_bankmachine4_pipe_valid_source_ready)) begin
        main_sdram_bankmachine4_pipe_valid_source_valid <= main_sdram_bankmachine4_pipe_valid_sink_valid;
        main_sdram_bankmachine4_pipe_valid_source_first <= main_sdram_bankmachine4_pipe_valid_sink_first;
        main_sdram_bankmachine4_pipe_valid_source_last <= main_sdram_bankmachine4_pipe_valid_sink_last;
        main_sdram_bankmachine4_pipe_valid_source_payload_we <= main_sdram_bankmachine4_pipe_valid_sink_payload_we;
        main_sdram_bankmachine4_pipe_valid_source_payload_addr <= main_sdram_bankmachine4_pipe_valid_sink_payload_addr;
    end
    if (main_sdram_bankmachine4_twtpcon_valid) begin
        main_sdram_bankmachine4_twtpcon_count <= 3'd5;
        if (1'd0) begin
            main_sdram_bankmachine4_twtpcon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine4_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine4_twtpcon_ready)) begin
            main_sdram_bankmachine4_twtpcon_count <= (main_sdram_bankmachine4_twtpcon_count - 1'd1);
            if ((main_sdram_bankmachine4_twtpcon_count == 1'd1)) begin
                main_sdram_bankmachine4_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine4_trccon_valid) begin
        main_sdram_bankmachine4_trccon_count <= 3'd5;
        if (1'd0) begin
            main_sdram_bankmachine4_trccon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine4_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine4_trccon_ready)) begin
            main_sdram_bankmachine4_trccon_count <= (main_sdram_bankmachine4_trccon_count - 1'd1);
            if ((main_sdram_bankmachine4_trccon_count == 1'd1)) begin
                main_sdram_bankmachine4_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine4_trascon_valid) begin
        main_sdram_bankmachine4_trascon_count <= 3'd4;
        if (1'd0) begin
            main_sdram_bankmachine4_trascon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine4_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine4_trascon_ready)) begin
            main_sdram_bankmachine4_trascon_count <= (main_sdram_bankmachine4_trascon_count - 1'd1);
            if ((main_sdram_bankmachine4_trascon_count == 1'd1)) begin
                main_sdram_bankmachine4_trascon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine4_state <= builder_bankmachine4_next_state;
    if (main_sdram_bankmachine5_row_close) begin
        main_sdram_bankmachine5_row_opened <= 1'd0;
    end else begin
        if (main_sdram_bankmachine5_row_open) begin
            main_sdram_bankmachine5_row_opened <= 1'd1;
            main_sdram_bankmachine5_row <= main_sdram_bankmachine5_source_source_payload_addr[20:7];
        end
    end
    if (((main_sdram_bankmachine5_syncfifo5_we & main_sdram_bankmachine5_syncfifo5_writable) & (~main_sdram_bankmachine5_replace))) begin
        main_sdram_bankmachine5_produce <= (main_sdram_bankmachine5_produce + 1'd1);
    end
    if (main_sdram_bankmachine5_do_read) begin
        main_sdram_bankmachine5_consume <= (main_sdram_bankmachine5_consume + 1'd1);
    end
    if (((main_sdram_bankmachine5_syncfifo5_we & main_sdram_bankmachine5_syncfifo5_writable) & (~main_sdram_bankmachine5_replace))) begin
        if ((~main_sdram_bankmachine5_do_read)) begin
            main_sdram_bankmachine5_level <= (main_sdram_bankmachine5_level + 1'd1);
        end
    end else begin
        if (main_sdram_bankmachine5_do_read) begin
            main_sdram_bankmachine5_level <= (main_sdram_bankmachine5_level - 1'd1);
        end
    end
    if (((~main_sdram_bankmachine5_pipe_valid_source_valid) | main_sdram_bankmachine5_pipe_valid_source_ready)) begin
        main_sdram_bankmachine5_pipe_valid_source_valid <= main_sdram_bankmachine5_pipe_valid_sink_valid;
        main_sdram_bankmachine5_pipe_valid_source_first <= main_sdram_bankmachine5_pipe_valid_sink_first;
        main_sdram_bankmachine5_pipe_valid_source_last <= main_sdram_bankmachine5_pipe_valid_sink_last;
        main_sdram_bankmachine5_pipe_valid_source_payload_we <= main_sdram_bankmachine5_pipe_valid_sink_payload_we;
        main_sdram_bankmachine5_pipe_valid_source_payload_addr <= main_sdram_bankmachine5_pipe_valid_sink_payload_addr;
    end
    if (main_sdram_bankmachine5_twtpcon_valid) begin
        main_sdram_bankmachine5_twtpcon_count <= 3'd5;
        if (1'd0) begin
            main_sdram_bankmachine5_twtpcon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine5_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine5_twtpcon_ready)) begin
            main_sdram_bankmachine5_twtpcon_count <= (main_sdram_bankmachine5_twtpcon_count - 1'd1);
            if ((main_sdram_bankmachine5_twtpcon_count == 1'd1)) begin
                main_sdram_bankmachine5_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine5_trccon_valid) begin
        main_sdram_bankmachine5_trccon_count <= 3'd5;
        if (1'd0) begin
            main_sdram_bankmachine5_trccon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine5_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine5_trccon_ready)) begin
            main_sdram_bankmachine5_trccon_count <= (main_sdram_bankmachine5_trccon_count - 1'd1);
            if ((main_sdram_bankmachine5_trccon_count == 1'd1)) begin
                main_sdram_bankmachine5_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine5_trascon_valid) begin
        main_sdram_bankmachine5_trascon_count <= 3'd4;
        if (1'd0) begin
            main_sdram_bankmachine5_trascon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine5_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine5_trascon_ready)) begin
            main_sdram_bankmachine5_trascon_count <= (main_sdram_bankmachine5_trascon_count - 1'd1);
            if ((main_sdram_bankmachine5_trascon_count == 1'd1)) begin
                main_sdram_bankmachine5_trascon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine5_state <= builder_bankmachine5_next_state;
    if (main_sdram_bankmachine6_row_close) begin
        main_sdram_bankmachine6_row_opened <= 1'd0;
    end else begin
        if (main_sdram_bankmachine6_row_open) begin
            main_sdram_bankmachine6_row_opened <= 1'd1;
            main_sdram_bankmachine6_row <= main_sdram_bankmachine6_source_source_payload_addr[20:7];
        end
    end
    if (((main_sdram_bankmachine6_syncfifo6_we & main_sdram_bankmachine6_syncfifo6_writable) & (~main_sdram_bankmachine6_replace))) begin
        main_sdram_bankmachine6_produce <= (main_sdram_bankmachine6_produce + 1'd1);
    end
    if (main_sdram_bankmachine6_do_read) begin
        main_sdram_bankmachine6_consume <= (main_sdram_bankmachine6_consume + 1'd1);
    end
    if (((main_sdram_bankmachine6_syncfifo6_we & main_sdram_bankmachine6_syncfifo6_writable) & (~main_sdram_bankmachine6_replace))) begin
        if ((~main_sdram_bankmachine6_do_read)) begin
            main_sdram_bankmachine6_level <= (main_sdram_bankmachine6_level + 1'd1);
        end
    end else begin
        if (main_sdram_bankmachine6_do_read) begin
            main_sdram_bankmachine6_level <= (main_sdram_bankmachine6_level - 1'd1);
        end
    end
    if (((~main_sdram_bankmachine6_pipe_valid_source_valid) | main_sdram_bankmachine6_pipe_valid_source_ready)) begin
        main_sdram_bankmachine6_pipe_valid_source_valid <= main_sdram_bankmachine6_pipe_valid_sink_valid;
        main_sdram_bankmachine6_pipe_valid_source_first <= main_sdram_bankmachine6_pipe_valid_sink_first;
        main_sdram_bankmachine6_pipe_valid_source_last <= main_sdram_bankmachine6_pipe_valid_sink_last;
        main_sdram_bankmachine6_pipe_valid_source_payload_we <= main_sdram_bankmachine6_pipe_valid_sink_payload_we;
        main_sdram_bankmachine6_pipe_valid_source_payload_addr <= main_sdram_bankmachine6_pipe_valid_sink_payload_addr;
    end
    if (main_sdram_bankmachine6_twtpcon_valid) begin
        main_sdram_bankmachine6_twtpcon_count <= 3'd5;
        if (1'd0) begin
            main_sdram_bankmachine6_twtpcon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine6_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine6_twtpcon_ready)) begin
            main_sdram_bankmachine6_twtpcon_count <= (main_sdram_bankmachine6_twtpcon_count - 1'd1);
            if ((main_sdram_bankmachine6_twtpcon_count == 1'd1)) begin
                main_sdram_bankmachine6_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine6_trccon_valid) begin
        main_sdram_bankmachine6_trccon_count <= 3'd5;
        if (1'd0) begin
            main_sdram_bankmachine6_trccon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine6_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine6_trccon_ready)) begin
            main_sdram_bankmachine6_trccon_count <= (main_sdram_bankmachine6_trccon_count - 1'd1);
            if ((main_sdram_bankmachine6_trccon_count == 1'd1)) begin
                main_sdram_bankmachine6_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine6_trascon_valid) begin
        main_sdram_bankmachine6_trascon_count <= 3'd4;
        if (1'd0) begin
            main_sdram_bankmachine6_trascon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine6_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine6_trascon_ready)) begin
            main_sdram_bankmachine6_trascon_count <= (main_sdram_bankmachine6_trascon_count - 1'd1);
            if ((main_sdram_bankmachine6_trascon_count == 1'd1)) begin
                main_sdram_bankmachine6_trascon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine6_state <= builder_bankmachine6_next_state;
    if (main_sdram_bankmachine7_row_close) begin
        main_sdram_bankmachine7_row_opened <= 1'd0;
    end else begin
        if (main_sdram_bankmachine7_row_open) begin
            main_sdram_bankmachine7_row_opened <= 1'd1;
            main_sdram_bankmachine7_row <= main_sdram_bankmachine7_source_source_payload_addr[20:7];
        end
    end
    if (((main_sdram_bankmachine7_syncfifo7_we & main_sdram_bankmachine7_syncfifo7_writable) & (~main_sdram_bankmachine7_replace))) begin
        main_sdram_bankmachine7_produce <= (main_sdram_bankmachine7_produce + 1'd1);
    end
    if (main_sdram_bankmachine7_do_read) begin
        main_sdram_bankmachine7_consume <= (main_sdram_bankmachine7_consume + 1'd1);
    end
    if (((main_sdram_bankmachine7_syncfifo7_we & main_sdram_bankmachine7_syncfifo7_writable) & (~main_sdram_bankmachine7_replace))) begin
        if ((~main_sdram_bankmachine7_do_read)) begin
            main_sdram_bankmachine7_level <= (main_sdram_bankmachine7_level + 1'd1);
        end
    end else begin
        if (main_sdram_bankmachine7_do_read) begin
            main_sdram_bankmachine7_level <= (main_sdram_bankmachine7_level - 1'd1);
        end
    end
    if (((~main_sdram_bankmachine7_pipe_valid_source_valid) | main_sdram_bankmachine7_pipe_valid_source_ready)) begin
        main_sdram_bankmachine7_pipe_valid_source_valid <= main_sdram_bankmachine7_pipe_valid_sink_valid;
        main_sdram_bankmachine7_pipe_valid_source_first <= main_sdram_bankmachine7_pipe_valid_sink_first;
        main_sdram_bankmachine7_pipe_valid_source_last <= main_sdram_bankmachine7_pipe_valid_sink_last;
        main_sdram_bankmachine7_pipe_valid_source_payload_we <= main_sdram_bankmachine7_pipe_valid_sink_payload_we;
        main_sdram_bankmachine7_pipe_valid_source_payload_addr <= main_sdram_bankmachine7_pipe_valid_sink_payload_addr;
    end
    if (main_sdram_bankmachine7_twtpcon_valid) begin
        main_sdram_bankmachine7_twtpcon_count <= 3'd5;
        if (1'd0) begin
            main_sdram_bankmachine7_twtpcon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine7_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine7_twtpcon_ready)) begin
            main_sdram_bankmachine7_twtpcon_count <= (main_sdram_bankmachine7_twtpcon_count - 1'd1);
            if ((main_sdram_bankmachine7_twtpcon_count == 1'd1)) begin
                main_sdram_bankmachine7_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine7_trccon_valid) begin
        main_sdram_bankmachine7_trccon_count <= 3'd5;
        if (1'd0) begin
            main_sdram_bankmachine7_trccon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine7_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine7_trccon_ready)) begin
            main_sdram_bankmachine7_trccon_count <= (main_sdram_bankmachine7_trccon_count - 1'd1);
            if ((main_sdram_bankmachine7_trccon_count == 1'd1)) begin
                main_sdram_bankmachine7_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine7_trascon_valid) begin
        main_sdram_bankmachine7_trascon_count <= 3'd4;
        if (1'd0) begin
            main_sdram_bankmachine7_trascon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine7_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine7_trascon_ready)) begin
            main_sdram_bankmachine7_trascon_count <= (main_sdram_bankmachine7_trascon_count - 1'd1);
            if ((main_sdram_bankmachine7_trascon_count == 1'd1)) begin
                main_sdram_bankmachine7_trascon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine7_state <= builder_bankmachine7_next_state;
    if ((~main_sdram_en0)) begin
        main_sdram_time0 <= 5'd31;
    end else begin
        if ((~main_sdram_max_time0)) begin
            main_sdram_time0 <= (main_sdram_time0 - 1'd1);
        end
    end
    if ((~main_sdram_en1)) begin
        main_sdram_time1 <= 4'd15;
    end else begin
        if ((~main_sdram_max_time1)) begin
            main_sdram_time1 <= (main_sdram_time1 - 1'd1);
        end
    end
    if (main_sdram_choose_cmd_ce) begin
        case (main_sdram_choose_cmd_grant)
            1'd0: begin
                if (main_sdram_choose_cmd_request[1]) begin
                    main_sdram_choose_cmd_grant <= 1'd1;
                end else begin
                    if (main_sdram_choose_cmd_request[2]) begin
                        main_sdram_choose_cmd_grant <= 2'd2;
                    end else begin
                        if (main_sdram_choose_cmd_request[3]) begin
                            main_sdram_choose_cmd_grant <= 2'd3;
                        end else begin
                            if (main_sdram_choose_cmd_request[4]) begin
                                main_sdram_choose_cmd_grant <= 3'd4;
                            end else begin
                                if (main_sdram_choose_cmd_request[5]) begin
                                    main_sdram_choose_cmd_grant <= 3'd5;
                                end else begin
                                    if (main_sdram_choose_cmd_request[6]) begin
                                        main_sdram_choose_cmd_grant <= 3'd6;
                                    end else begin
                                        if (main_sdram_choose_cmd_request[7]) begin
                                            main_sdram_choose_cmd_grant <= 3'd7;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (main_sdram_choose_cmd_request[2]) begin
                    main_sdram_choose_cmd_grant <= 2'd2;
                end else begin
                    if (main_sdram_choose_cmd_request[3]) begin
                        main_sdram_choose_cmd_grant <= 2'd3;
                    end else begin
                        if (main_sdram_choose_cmd_request[4]) begin
                            main_sdram_choose_cmd_grant <= 3'd4;
                        end else begin
                            if (main_sdram_choose_cmd_request[5]) begin
                                main_sdram_choose_cmd_grant <= 3'd5;
                            end else begin
                                if (main_sdram_choose_cmd_request[6]) begin
                                    main_sdram_choose_cmd_grant <= 3'd6;
                                end else begin
                                    if (main_sdram_choose_cmd_request[7]) begin
                                        main_sdram_choose_cmd_grant <= 3'd7;
                                    end else begin
                                        if (main_sdram_choose_cmd_request[0]) begin
                                            main_sdram_choose_cmd_grant <= 1'd0;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (main_sdram_choose_cmd_request[3]) begin
                    main_sdram_choose_cmd_grant <= 2'd3;
                end else begin
                    if (main_sdram_choose_cmd_request[4]) begin
                        main_sdram_choose_cmd_grant <= 3'd4;
                    end else begin
                        if (main_sdram_choose_cmd_request[5]) begin
                            main_sdram_choose_cmd_grant <= 3'd5;
                        end else begin
                            if (main_sdram_choose_cmd_request[6]) begin
                                main_sdram_choose_cmd_grant <= 3'd6;
                            end else begin
                                if (main_sdram_choose_cmd_request[7]) begin
                                    main_sdram_choose_cmd_grant <= 3'd7;
                                end else begin
                                    if (main_sdram_choose_cmd_request[0]) begin
                                        main_sdram_choose_cmd_grant <= 1'd0;
                                    end else begin
                                        if (main_sdram_choose_cmd_request[1]) begin
                                            main_sdram_choose_cmd_grant <= 1'd1;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (main_sdram_choose_cmd_request[4]) begin
                    main_sdram_choose_cmd_grant <= 3'd4;
                end else begin
                    if (main_sdram_choose_cmd_request[5]) begin
                        main_sdram_choose_cmd_grant <= 3'd5;
                    end else begin
                        if (main_sdram_choose_cmd_request[6]) begin
                            main_sdram_choose_cmd_grant <= 3'd6;
                        end else begin
                            if (main_sdram_choose_cmd_request[7]) begin
                                main_sdram_choose_cmd_grant <= 3'd7;
                            end else begin
                                if (main_sdram_choose_cmd_request[0]) begin
                                    main_sdram_choose_cmd_grant <= 1'd0;
                                end else begin
                                    if (main_sdram_choose_cmd_request[1]) begin
                                        main_sdram_choose_cmd_grant <= 1'd1;
                                    end else begin
                                        if (main_sdram_choose_cmd_request[2]) begin
                                            main_sdram_choose_cmd_grant <= 2'd2;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (main_sdram_choose_cmd_request[5]) begin
                    main_sdram_choose_cmd_grant <= 3'd5;
                end else begin
                    if (main_sdram_choose_cmd_request[6]) begin
                        main_sdram_choose_cmd_grant <= 3'd6;
                    end else begin
                        if (main_sdram_choose_cmd_request[7]) begin
                            main_sdram_choose_cmd_grant <= 3'd7;
                        end else begin
                            if (main_sdram_choose_cmd_request[0]) begin
                                main_sdram_choose_cmd_grant <= 1'd0;
                            end else begin
                                if (main_sdram_choose_cmd_request[1]) begin
                                    main_sdram_choose_cmd_grant <= 1'd1;
                                end else begin
                                    if (main_sdram_choose_cmd_request[2]) begin
                                        main_sdram_choose_cmd_grant <= 2'd2;
                                    end else begin
                                        if (main_sdram_choose_cmd_request[3]) begin
                                            main_sdram_choose_cmd_grant <= 2'd3;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (main_sdram_choose_cmd_request[6]) begin
                    main_sdram_choose_cmd_grant <= 3'd6;
                end else begin
                    if (main_sdram_choose_cmd_request[7]) begin
                        main_sdram_choose_cmd_grant <= 3'd7;
                    end else begin
                        if (main_sdram_choose_cmd_request[0]) begin
                            main_sdram_choose_cmd_grant <= 1'd0;
                        end else begin
                            if (main_sdram_choose_cmd_request[1]) begin
                                main_sdram_choose_cmd_grant <= 1'd1;
                            end else begin
                                if (main_sdram_choose_cmd_request[2]) begin
                                    main_sdram_choose_cmd_grant <= 2'd2;
                                end else begin
                                    if (main_sdram_choose_cmd_request[3]) begin
                                        main_sdram_choose_cmd_grant <= 2'd3;
                                    end else begin
                                        if (main_sdram_choose_cmd_request[4]) begin
                                            main_sdram_choose_cmd_grant <= 3'd4;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd6: begin
                if (main_sdram_choose_cmd_request[7]) begin
                    main_sdram_choose_cmd_grant <= 3'd7;
                end else begin
                    if (main_sdram_choose_cmd_request[0]) begin
                        main_sdram_choose_cmd_grant <= 1'd0;
                    end else begin
                        if (main_sdram_choose_cmd_request[1]) begin
                            main_sdram_choose_cmd_grant <= 1'd1;
                        end else begin
                            if (main_sdram_choose_cmd_request[2]) begin
                                main_sdram_choose_cmd_grant <= 2'd2;
                            end else begin
                                if (main_sdram_choose_cmd_request[3]) begin
                                    main_sdram_choose_cmd_grant <= 2'd3;
                                end else begin
                                    if (main_sdram_choose_cmd_request[4]) begin
                                        main_sdram_choose_cmd_grant <= 3'd4;
                                    end else begin
                                        if (main_sdram_choose_cmd_request[5]) begin
                                            main_sdram_choose_cmd_grant <= 3'd5;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd7: begin
                if (main_sdram_choose_cmd_request[0]) begin
                    main_sdram_choose_cmd_grant <= 1'd0;
                end else begin
                    if (main_sdram_choose_cmd_request[1]) begin
                        main_sdram_choose_cmd_grant <= 1'd1;
                    end else begin
                        if (main_sdram_choose_cmd_request[2]) begin
                            main_sdram_choose_cmd_grant <= 2'd2;
                        end else begin
                            if (main_sdram_choose_cmd_request[3]) begin
                                main_sdram_choose_cmd_grant <= 2'd3;
                            end else begin
                                if (main_sdram_choose_cmd_request[4]) begin
                                    main_sdram_choose_cmd_grant <= 3'd4;
                                end else begin
                                    if (main_sdram_choose_cmd_request[5]) begin
                                        main_sdram_choose_cmd_grant <= 3'd5;
                                    end else begin
                                        if (main_sdram_choose_cmd_request[6]) begin
                                            main_sdram_choose_cmd_grant <= 3'd6;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    if (main_sdram_choose_req_ce) begin
        case (main_sdram_choose_req_grant)
            1'd0: begin
                if (main_sdram_choose_req_request[1]) begin
                    main_sdram_choose_req_grant <= 1'd1;
                end else begin
                    if (main_sdram_choose_req_request[2]) begin
                        main_sdram_choose_req_grant <= 2'd2;
                    end else begin
                        if (main_sdram_choose_req_request[3]) begin
                            main_sdram_choose_req_grant <= 2'd3;
                        end else begin
                            if (main_sdram_choose_req_request[4]) begin
                                main_sdram_choose_req_grant <= 3'd4;
                            end else begin
                                if (main_sdram_choose_req_request[5]) begin
                                    main_sdram_choose_req_grant <= 3'd5;
                                end else begin
                                    if (main_sdram_choose_req_request[6]) begin
                                        main_sdram_choose_req_grant <= 3'd6;
                                    end else begin
                                        if (main_sdram_choose_req_request[7]) begin
                                            main_sdram_choose_req_grant <= 3'd7;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (main_sdram_choose_req_request[2]) begin
                    main_sdram_choose_req_grant <= 2'd2;
                end else begin
                    if (main_sdram_choose_req_request[3]) begin
                        main_sdram_choose_req_grant <= 2'd3;
                    end else begin
                        if (main_sdram_choose_req_request[4]) begin
                            main_sdram_choose_req_grant <= 3'd4;
                        end else begin
                            if (main_sdram_choose_req_request[5]) begin
                                main_sdram_choose_req_grant <= 3'd5;
                            end else begin
                                if (main_sdram_choose_req_request[6]) begin
                                    main_sdram_choose_req_grant <= 3'd6;
                                end else begin
                                    if (main_sdram_choose_req_request[7]) begin
                                        main_sdram_choose_req_grant <= 3'd7;
                                    end else begin
                                        if (main_sdram_choose_req_request[0]) begin
                                            main_sdram_choose_req_grant <= 1'd0;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (main_sdram_choose_req_request[3]) begin
                    main_sdram_choose_req_grant <= 2'd3;
                end else begin
                    if (main_sdram_choose_req_request[4]) begin
                        main_sdram_choose_req_grant <= 3'd4;
                    end else begin
                        if (main_sdram_choose_req_request[5]) begin
                            main_sdram_choose_req_grant <= 3'd5;
                        end else begin
                            if (main_sdram_choose_req_request[6]) begin
                                main_sdram_choose_req_grant <= 3'd6;
                            end else begin
                                if (main_sdram_choose_req_request[7]) begin
                                    main_sdram_choose_req_grant <= 3'd7;
                                end else begin
                                    if (main_sdram_choose_req_request[0]) begin
                                        main_sdram_choose_req_grant <= 1'd0;
                                    end else begin
                                        if (main_sdram_choose_req_request[1]) begin
                                            main_sdram_choose_req_grant <= 1'd1;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (main_sdram_choose_req_request[4]) begin
                    main_sdram_choose_req_grant <= 3'd4;
                end else begin
                    if (main_sdram_choose_req_request[5]) begin
                        main_sdram_choose_req_grant <= 3'd5;
                    end else begin
                        if (main_sdram_choose_req_request[6]) begin
                            main_sdram_choose_req_grant <= 3'd6;
                        end else begin
                            if (main_sdram_choose_req_request[7]) begin
                                main_sdram_choose_req_grant <= 3'd7;
                            end else begin
                                if (main_sdram_choose_req_request[0]) begin
                                    main_sdram_choose_req_grant <= 1'd0;
                                end else begin
                                    if (main_sdram_choose_req_request[1]) begin
                                        main_sdram_choose_req_grant <= 1'd1;
                                    end else begin
                                        if (main_sdram_choose_req_request[2]) begin
                                            main_sdram_choose_req_grant <= 2'd2;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (main_sdram_choose_req_request[5]) begin
                    main_sdram_choose_req_grant <= 3'd5;
                end else begin
                    if (main_sdram_choose_req_request[6]) begin
                        main_sdram_choose_req_grant <= 3'd6;
                    end else begin
                        if (main_sdram_choose_req_request[7]) begin
                            main_sdram_choose_req_grant <= 3'd7;
                        end else begin
                            if (main_sdram_choose_req_request[0]) begin
                                main_sdram_choose_req_grant <= 1'd0;
                            end else begin
                                if (main_sdram_choose_req_request[1]) begin
                                    main_sdram_choose_req_grant <= 1'd1;
                                end else begin
                                    if (main_sdram_choose_req_request[2]) begin
                                        main_sdram_choose_req_grant <= 2'd2;
                                    end else begin
                                        if (main_sdram_choose_req_request[3]) begin
                                            main_sdram_choose_req_grant <= 2'd3;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (main_sdram_choose_req_request[6]) begin
                    main_sdram_choose_req_grant <= 3'd6;
                end else begin
                    if (main_sdram_choose_req_request[7]) begin
                        main_sdram_choose_req_grant <= 3'd7;
                    end else begin
                        if (main_sdram_choose_req_request[0]) begin
                            main_sdram_choose_req_grant <= 1'd0;
                        end else begin
                            if (main_sdram_choose_req_request[1]) begin
                                main_sdram_choose_req_grant <= 1'd1;
                            end else begin
                                if (main_sdram_choose_req_request[2]) begin
                                    main_sdram_choose_req_grant <= 2'd2;
                                end else begin
                                    if (main_sdram_choose_req_request[3]) begin
                                        main_sdram_choose_req_grant <= 2'd3;
                                    end else begin
                                        if (main_sdram_choose_req_request[4]) begin
                                            main_sdram_choose_req_grant <= 3'd4;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd6: begin
                if (main_sdram_choose_req_request[7]) begin
                    main_sdram_choose_req_grant <= 3'd7;
                end else begin
                    if (main_sdram_choose_req_request[0]) begin
                        main_sdram_choose_req_grant <= 1'd0;
                    end else begin
                        if (main_sdram_choose_req_request[1]) begin
                            main_sdram_choose_req_grant <= 1'd1;
                        end else begin
                            if (main_sdram_choose_req_request[2]) begin
                                main_sdram_choose_req_grant <= 2'd2;
                            end else begin
                                if (main_sdram_choose_req_request[3]) begin
                                    main_sdram_choose_req_grant <= 2'd3;
                                end else begin
                                    if (main_sdram_choose_req_request[4]) begin
                                        main_sdram_choose_req_grant <= 3'd4;
                                    end else begin
                                        if (main_sdram_choose_req_request[5]) begin
                                            main_sdram_choose_req_grant <= 3'd5;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd7: begin
                if (main_sdram_choose_req_request[0]) begin
                    main_sdram_choose_req_grant <= 1'd0;
                end else begin
                    if (main_sdram_choose_req_request[1]) begin
                        main_sdram_choose_req_grant <= 1'd1;
                    end else begin
                        if (main_sdram_choose_req_request[2]) begin
                            main_sdram_choose_req_grant <= 2'd2;
                        end else begin
                            if (main_sdram_choose_req_request[3]) begin
                                main_sdram_choose_req_grant <= 2'd3;
                            end else begin
                                if (main_sdram_choose_req_request[4]) begin
                                    main_sdram_choose_req_grant <= 3'd4;
                                end else begin
                                    if (main_sdram_choose_req_request[5]) begin
                                        main_sdram_choose_req_grant <= 3'd5;
                                    end else begin
                                        if (main_sdram_choose_req_request[6]) begin
                                            main_sdram_choose_req_grant <= 3'd6;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    main_sdram_dfi_p0_cs_n <= 1'd0;
    main_sdram_dfi_p0_bank <= builder_self0;
    main_sdram_dfi_p0_address <= builder_self1;
    main_sdram_dfi_p0_cas_n <= (~builder_self2);
    main_sdram_dfi_p0_ras_n <= (~builder_self3);
    main_sdram_dfi_p0_we_n <= (~builder_self4);
    main_sdram_dfi_p0_rddata_en <= builder_self5;
    main_sdram_dfi_p0_wrdata_en <= builder_self6;
    main_sdram_dfi_p1_cs_n <= 1'd0;
    main_sdram_dfi_p1_bank <= builder_self7;
    main_sdram_dfi_p1_address <= builder_self8;
    main_sdram_dfi_p1_cas_n <= (~builder_self9);
    main_sdram_dfi_p1_ras_n <= (~builder_self10);
    main_sdram_dfi_p1_we_n <= (~builder_self11);
    main_sdram_dfi_p1_rddata_en <= builder_self12;
    main_sdram_dfi_p1_wrdata_en <= builder_self13;
    main_sdram_dfi_p2_cs_n <= 1'd0;
    main_sdram_dfi_p2_bank <= builder_self14;
    main_sdram_dfi_p2_address <= builder_self15;
    main_sdram_dfi_p2_cas_n <= (~builder_self16);
    main_sdram_dfi_p2_ras_n <= (~builder_self17);
    main_sdram_dfi_p2_we_n <= (~builder_self18);
    main_sdram_dfi_p2_rddata_en <= builder_self19;
    main_sdram_dfi_p2_wrdata_en <= builder_self20;
    main_sdram_dfi_p3_cs_n <= 1'd0;
    main_sdram_dfi_p3_bank <= builder_self21;
    main_sdram_dfi_p3_address <= builder_self22;
    main_sdram_dfi_p3_cas_n <= (~builder_self23);
    main_sdram_dfi_p3_ras_n <= (~builder_self24);
    main_sdram_dfi_p3_we_n <= (~builder_self25);
    main_sdram_dfi_p3_rddata_en <= builder_self26;
    main_sdram_dfi_p3_wrdata_en <= builder_self27;
    if (main_sdram_trrdcon_valid) begin
        main_sdram_trrdcon_count <= 1'd1;
        if (1'd0) begin
            main_sdram_trrdcon_ready <= 1'd1;
        end else begin
            main_sdram_trrdcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_trrdcon_ready)) begin
            main_sdram_trrdcon_count <= (main_sdram_trrdcon_count - 1'd1);
            if ((main_sdram_trrdcon_count == 1'd1)) begin
                main_sdram_trrdcon_ready <= 1'd1;
            end
        end
    end
    main_sdram_tfawcon_window <= {main_sdram_tfawcon_window, main_sdram_tfawcon_valid};
    if ((main_sdram_tfawcon_count < 3'd4)) begin
        if ((main_sdram_tfawcon_count == 2'd3)) begin
            main_sdram_tfawcon_ready <= (~main_sdram_tfawcon_valid);
        end else begin
            main_sdram_tfawcon_ready <= 1'd1;
        end
    end
    if (main_sdram_tccdcon_valid) begin
        main_sdram_tccdcon_count <= 1'd0;
        if (1'd1) begin
            main_sdram_tccdcon_ready <= 1'd1;
        end else begin
            main_sdram_tccdcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_tccdcon_ready)) begin
            main_sdram_tccdcon_count <= (main_sdram_tccdcon_count - 1'd1);
            if ((main_sdram_tccdcon_count == 1'd1)) begin
                main_sdram_tccdcon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_twtrcon_valid) begin
        main_sdram_twtrcon_count <= 3'd4;
        if (1'd0) begin
            main_sdram_twtrcon_ready <= 1'd1;
        end else begin
            main_sdram_twtrcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_twtrcon_ready)) begin
            main_sdram_twtrcon_count <= (main_sdram_twtrcon_count - 1'd1);
            if ((main_sdram_twtrcon_count == 1'd1)) begin
                main_sdram_twtrcon_ready <= 1'd1;
            end
        end
    end
    builder_multiplexer_state <= builder_multiplexer_next_state;
    builder_new_master_wdata_ready0 <= ((((((((1'd0 | ((builder_roundrobin0_grant == 1'd0) & main_sdram_interface_bank0_wdata_ready)) | ((builder_roundrobin1_grant == 1'd0) & main_sdram_interface_bank1_wdata_ready)) | ((builder_roundrobin2_grant == 1'd0) & main_sdram_interface_bank2_wdata_ready)) | ((builder_roundrobin3_grant == 1'd0) & main_sdram_interface_bank3_wdata_ready)) | ((builder_roundrobin4_grant == 1'd0) & main_sdram_interface_bank4_wdata_ready)) | ((builder_roundrobin5_grant == 1'd0) & main_sdram_interface_bank5_wdata_ready)) | ((builder_roundrobin6_grant == 1'd0) & main_sdram_interface_bank6_wdata_ready)) | ((builder_roundrobin7_grant == 1'd0) & main_sdram_interface_bank7_wdata_ready));
    builder_new_master_wdata_ready1 <= builder_new_master_wdata_ready0;
    builder_new_master_wdata_ready2 <= ((((((((1'd0 | ((builder_roundrobin0_grant == 1'd1) & main_sdram_interface_bank0_wdata_ready)) | ((builder_roundrobin1_grant == 1'd1) & main_sdram_interface_bank1_wdata_ready)) | ((builder_roundrobin2_grant == 1'd1) & main_sdram_interface_bank2_wdata_ready)) | ((builder_roundrobin3_grant == 1'd1) & main_sdram_interface_bank3_wdata_ready)) | ((builder_roundrobin4_grant == 1'd1) & main_sdram_interface_bank4_wdata_ready)) | ((builder_roundrobin5_grant == 1'd1) & main_sdram_interface_bank5_wdata_ready)) | ((builder_roundrobin6_grant == 1'd1) & main_sdram_interface_bank6_wdata_ready)) | ((builder_roundrobin7_grant == 1'd1) & main_sdram_interface_bank7_wdata_ready));
    builder_new_master_wdata_ready3 <= builder_new_master_wdata_ready2;
    builder_new_master_rdata_valid0 <= ((((((((1'd0 | ((builder_roundrobin0_grant == 1'd0) & main_sdram_interface_bank0_rdata_valid)) | ((builder_roundrobin1_grant == 1'd0) & main_sdram_interface_bank1_rdata_valid)) | ((builder_roundrobin2_grant == 1'd0) & main_sdram_interface_bank2_rdata_valid)) | ((builder_roundrobin3_grant == 1'd0) & main_sdram_interface_bank3_rdata_valid)) | ((builder_roundrobin4_grant == 1'd0) & main_sdram_interface_bank4_rdata_valid)) | ((builder_roundrobin5_grant == 1'd0) & main_sdram_interface_bank5_rdata_valid)) | ((builder_roundrobin6_grant == 1'd0) & main_sdram_interface_bank6_rdata_valid)) | ((builder_roundrobin7_grant == 1'd0) & main_sdram_interface_bank7_rdata_valid));
    builder_new_master_rdata_valid1 <= builder_new_master_rdata_valid0;
    builder_new_master_rdata_valid2 <= builder_new_master_rdata_valid1;
    builder_new_master_rdata_valid3 <= builder_new_master_rdata_valid2;
    builder_new_master_rdata_valid4 <= builder_new_master_rdata_valid3;
    builder_new_master_rdata_valid5 <= builder_new_master_rdata_valid4;
    builder_new_master_rdata_valid6 <= builder_new_master_rdata_valid5;
    builder_new_master_rdata_valid7 <= builder_new_master_rdata_valid6;
    builder_new_master_rdata_valid8 <= builder_new_master_rdata_valid7;
    builder_new_master_rdata_valid9 <= ((((((((1'd0 | ((builder_roundrobin0_grant == 1'd1) & main_sdram_interface_bank0_rdata_valid)) | ((builder_roundrobin1_grant == 1'd1) & main_sdram_interface_bank1_rdata_valid)) | ((builder_roundrobin2_grant == 1'd1) & main_sdram_interface_bank2_rdata_valid)) | ((builder_roundrobin3_grant == 1'd1) & main_sdram_interface_bank3_rdata_valid)) | ((builder_roundrobin4_grant == 1'd1) & main_sdram_interface_bank4_rdata_valid)) | ((builder_roundrobin5_grant == 1'd1) & main_sdram_interface_bank5_rdata_valid)) | ((builder_roundrobin6_grant == 1'd1) & main_sdram_interface_bank6_rdata_valid)) | ((builder_roundrobin7_grant == 1'd1) & main_sdram_interface_bank7_rdata_valid));
    builder_new_master_rdata_valid10 <= builder_new_master_rdata_valid9;
    builder_new_master_rdata_valid11 <= builder_new_master_rdata_valid10;
    builder_new_master_rdata_valid12 <= builder_new_master_rdata_valid11;
    builder_new_master_rdata_valid13 <= builder_new_master_rdata_valid12;
    builder_new_master_rdata_valid14 <= builder_new_master_rdata_valid13;
    builder_new_master_rdata_valid15 <= builder_new_master_rdata_valid14;
    builder_new_master_rdata_valid16 <= builder_new_master_rdata_valid15;
    builder_new_master_rdata_valid17 <= builder_new_master_rdata_valid16;
    if (builder_roundrobin0_ce) begin
        case (builder_roundrobin0_grant)
            1'd0: begin
                if (builder_roundrobin0_request[1]) begin
                    builder_roundrobin0_grant <= 1'd1;
                end
            end
            1'd1: begin
                if (builder_roundrobin0_request[0]) begin
                    builder_roundrobin0_grant <= 1'd0;
                end
            end
        endcase
    end
    if (builder_roundrobin1_ce) begin
        case (builder_roundrobin1_grant)
            1'd0: begin
                if (builder_roundrobin1_request[1]) begin
                    builder_roundrobin1_grant <= 1'd1;
                end
            end
            1'd1: begin
                if (builder_roundrobin1_request[0]) begin
                    builder_roundrobin1_grant <= 1'd0;
                end
            end
        endcase
    end
    if (builder_roundrobin2_ce) begin
        case (builder_roundrobin2_grant)
            1'd0: begin
                if (builder_roundrobin2_request[1]) begin
                    builder_roundrobin2_grant <= 1'd1;
                end
            end
            1'd1: begin
                if (builder_roundrobin2_request[0]) begin
                    builder_roundrobin2_grant <= 1'd0;
                end
            end
        endcase
    end
    if (builder_roundrobin3_ce) begin
        case (builder_roundrobin3_grant)
            1'd0: begin
                if (builder_roundrobin3_request[1]) begin
                    builder_roundrobin3_grant <= 1'd1;
                end
            end
            1'd1: begin
                if (builder_roundrobin3_request[0]) begin
                    builder_roundrobin3_grant <= 1'd0;
                end
            end
        endcase
    end
    if (builder_roundrobin4_ce) begin
        case (builder_roundrobin4_grant)
            1'd0: begin
                if (builder_roundrobin4_request[1]) begin
                    builder_roundrobin4_grant <= 1'd1;
                end
            end
            1'd1: begin
                if (builder_roundrobin4_request[0]) begin
                    builder_roundrobin4_grant <= 1'd0;
                end
            end
        endcase
    end
    if (builder_roundrobin5_ce) begin
        case (builder_roundrobin5_grant)
            1'd0: begin
                if (builder_roundrobin5_request[1]) begin
                    builder_roundrobin5_grant <= 1'd1;
                end
            end
            1'd1: begin
                if (builder_roundrobin5_request[0]) begin
                    builder_roundrobin5_grant <= 1'd0;
                end
            end
        endcase
    end
    if (builder_roundrobin6_ce) begin
        case (builder_roundrobin6_grant)
            1'd0: begin
                if (builder_roundrobin6_request[1]) begin
                    builder_roundrobin6_grant <= 1'd1;
                end
            end
            1'd1: begin
                if (builder_roundrobin6_request[0]) begin
                    builder_roundrobin6_grant <= 1'd0;
                end
            end
        endcase
    end
    if (builder_roundrobin7_ce) begin
        case (builder_roundrobin7_grant)
            1'd0: begin
                if (builder_roundrobin7_request[1]) begin
                    builder_roundrobin7_grant <= 1'd1;
                end
            end
            1'd1: begin
                if (builder_roundrobin7_request[0]) begin
                    builder_roundrobin7_grant <= 1'd0;
                end
            end
        endcase
    end
    main_adr_offset_r <= main_wb_sdram_adr[1:0];
    builder_fullmemorywe_state <= builder_fullmemorywe_next_state;
    builder_litedramwishbone2native_state <= builder_litedramwishbone2native_next_state;
    if (main_aborted_litedramwishbone2native_next_value_ce) begin
        main_aborted <= main_aborted_litedramwishbone2native_next_value;
    end
    if (main_leds_done) begin
        main_leds_chaser <= {main_leds_chaser, (~main_leds_chaser[3])};
    end
    if (main_leds_re) begin
        main_leds_mode <= 1'd1;
    end
    if (main_leds_wait) begin
        if ((~main_leds_done)) begin
            main_leds_count <= (main_leds_count - 1'd1);
        end
    end else begin
        main_leds_count <= 24'd12500000;
    end
    main_buttons_in_pads_n_d0 <= main_buttons_status[0];
    main_buttons_in_pads_n_d1 <= main_buttons_status[1];
    main_buttons_in_pads_n_d2 <= main_buttons_status[2];
    main_buttons_in_pads_n_d3 <= main_buttons_status[3];
    if (main_buttons_eventsourceprocess0_clear) begin
        main_buttons_eventsourceprocess0_pending <= 1'd0;
    end
    main_buttons_eventsourceprocess0_trigger_d <= main_buttons_eventsourceprocess0_trigger;
    if ((main_buttons_eventsourceprocess0_trigger & (~main_buttons_eventsourceprocess0_trigger_d))) begin
        main_buttons_eventsourceprocess0_pending <= 1'd1;
    end
    if (main_buttons_eventsourceprocess1_clear) begin
        main_buttons_eventsourceprocess1_pending <= 1'd0;
    end
    main_buttons_eventsourceprocess1_trigger_d <= main_buttons_eventsourceprocess1_trigger;
    if ((main_buttons_eventsourceprocess1_trigger & (~main_buttons_eventsourceprocess1_trigger_d))) begin
        main_buttons_eventsourceprocess1_pending <= 1'd1;
    end
    if (main_buttons_eventsourceprocess2_clear) begin
        main_buttons_eventsourceprocess2_pending <= 1'd0;
    end
    main_buttons_eventsourceprocess2_trigger_d <= main_buttons_eventsourceprocess2_trigger;
    if ((main_buttons_eventsourceprocess2_trigger & (~main_buttons_eventsourceprocess2_trigger_d))) begin
        main_buttons_eventsourceprocess2_pending <= 1'd1;
    end
    if (main_buttons_eventsourceprocess3_clear) begin
        main_buttons_eventsourceprocess3_pending <= 1'd0;
    end
    main_buttons_eventsourceprocess3_trigger_d <= main_buttons_eventsourceprocess3_trigger;
    if ((main_buttons_eventsourceprocess3_trigger & (~main_buttons_eventsourceprocess3_trigger_d))) begin
        main_buttons_eventsourceprocess3_pending <= 1'd1;
    end
    main_gpiotristate0_in_pads_n_d <= main_gpiotristate0_status;
    if (main_gpiotristate0_esp_clear) begin
        main_gpiotristate0_esp_pending <= 1'd0;
    end
    main_gpiotristate0_esp_trigger_d <= main_gpiotristate0_esp_trigger;
    if ((main_gpiotristate0_esp_trigger & (~main_gpiotristate0_esp_trigger_d))) begin
        main_gpiotristate0_esp_pending <= 1'd1;
    end
    main_gpiotristate1_gpiotristate1_in_pads_n_d <= main_gpiotristate1_in_status;
    if (main_gpiotristate1_gpiotristate1_clear) begin
        main_gpiotristate1_gpiotristate1_pending <= 1'd0;
    end
    main_gpiotristate1_gpiotristate1_trigger_d <= main_gpiotristate1_gpiotristate1_trigger;
    if ((main_gpiotristate1_gpiotristate1_trigger & (~main_gpiotristate1_gpiotristate1_trigger_d))) begin
        main_gpiotristate1_gpiotristate1_pending <= 1'd1;
    end
    if (((main_vfb_dma_res_fifo_syncfifo_we & main_vfb_dma_res_fifo_syncfifo_writable) & (~main_vfb_dma_res_fifo_replace))) begin
        main_vfb_dma_res_fifo_produce <= (main_vfb_dma_res_fifo_produce + 1'd1);
    end
    if (main_vfb_dma_res_fifo_do_read) begin
        main_vfb_dma_res_fifo_consume <= (main_vfb_dma_res_fifo_consume + 1'd1);
    end
    if (((main_vfb_dma_res_fifo_syncfifo_we & main_vfb_dma_res_fifo_syncfifo_writable) & (~main_vfb_dma_res_fifo_replace))) begin
        if ((~main_vfb_dma_res_fifo_do_read)) begin
            main_vfb_dma_res_fifo_level <= (main_vfb_dma_res_fifo_level + 1'd1);
        end
    end else begin
        if (main_vfb_dma_res_fifo_do_read) begin
            main_vfb_dma_res_fifo_level <= (main_vfb_dma_res_fifo_level - 1'd1);
        end
    end
    if (main_vfb_dma_fifo_syncfifo_re) begin
        main_vfb_dma_fifo_readable <= 1'd1;
    end else begin
        if (main_vfb_dma_fifo_re) begin
            main_vfb_dma_fifo_readable <= 1'd0;
        end
    end
    if (((main_vfb_dma_fifo_syncfifo_we & main_vfb_dma_fifo_syncfifo_writable) & (~main_vfb_dma_fifo_replace))) begin
        main_vfb_dma_fifo_produce <= (main_vfb_dma_fifo_produce + 1'd1);
    end
    if (main_vfb_dma_fifo_do_read) begin
        main_vfb_dma_fifo_consume <= (main_vfb_dma_fifo_consume + 1'd1);
    end
    if (((main_vfb_dma_fifo_syncfifo_we & main_vfb_dma_fifo_syncfifo_writable) & (~main_vfb_dma_fifo_replace))) begin
        if ((~main_vfb_dma_fifo_do_read)) begin
            main_vfb_dma_fifo_level0 <= (main_vfb_dma_fifo_level0 + 1'd1);
        end
    end else begin
        if (main_vfb_dma_fifo_do_read) begin
            main_vfb_dma_fifo_level0 <= (main_vfb_dma_fifo_level0 - 1'd1);
        end
    end
    builder_litedramdmareader_state <= builder_litedramdmareader_next_state;
    if (main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) begin
        main_vfb_litedramdmareader_offset <= main_vfb_litedramdmareader_offset_litedramdmareader_next_value;
    end
    if (main_vfb_litedramdmareader_reset) begin
        main_vfb_litedramdmareader_offset <= 24'd0;
        builder_litedramdmareader_state <= 2'd0;
    end
    if ((main_vfb_conv_converter_source_valid & main_vfb_conv_converter_source_ready)) begin
        if (main_vfb_conv_converter_last) begin
            main_vfb_conv_converter_mux <= 1'd0;
        end else begin
            main_vfb_conv_converter_mux <= (main_vfb_conv_converter_mux + 1'd1);
        end
    end
    main_vfb_cdc_cdc_graycounter0_q_binary <= main_vfb_cdc_cdc_graycounter0_q_next_binary;
    main_vfb_cdc_cdc_graycounter0_q <= main_vfb_cdc_cdc_graycounter0_q_next;
    card_detect_d <= card_detect_status0;
    card_detect_irq <= (card_detect_status0 ^ card_detect_d);
    if ((~clocker_stop)) begin
        clocker_count <= (clocker_count + 1'd1);
        if ((clocker_count >= (clocker_storage[8:1] - 1'd1))) begin
            clocker_clk1 <= (~clocker_clk1);
            clocker_count <= 1'd0;
        end
    end
    clocker_clk_d <= clocker_clk1;
    if (clocker_clk_d) begin
        clocker_ce_delayed <= clocker_clk_en;
    end
    builder_sdphyinit_state <= builder_sdphyinit_next_state;
    if (init_count_sdphyinit_next_value_ce) begin
        init_count <= init_count_sdphyinit_next_value;
    end
    builder_sdphycmdw_state <= builder_sdphycmdw_next_state;
    if (cmdw_count_sdphycmdw_next_value_ce) begin
        cmdw_count <= cmdw_count_sdphycmdw_next_value;
    end
    if (cmdr_cmdr_pads_in_valid) begin
        cmdr_cmdr_run <= (cmdr_cmdr_start | cmdr_cmdr_run);
    end
    if (cmdr_cmdr_converter_converter_source_ready) begin
        cmdr_cmdr_converter_converter_strobe_all <= 1'd0;
    end
    if (cmdr_cmdr_converter_converter_load_part) begin
        if (((cmdr_cmdr_converter_converter_demux == 3'd7) | cmdr_cmdr_converter_converter_sink_last)) begin
            cmdr_cmdr_converter_converter_demux <= 1'd0;
            cmdr_cmdr_converter_converter_strobe_all <= 1'd1;
        end else begin
            cmdr_cmdr_converter_converter_demux <= (cmdr_cmdr_converter_converter_demux + 1'd1);
        end
    end
    if ((cmdr_cmdr_converter_converter_source_valid & cmdr_cmdr_converter_converter_source_ready)) begin
        if ((cmdr_cmdr_converter_converter_sink_valid & cmdr_cmdr_converter_converter_sink_ready)) begin
            cmdr_cmdr_converter_converter_source_first <= cmdr_cmdr_converter_converter_sink_first;
            cmdr_cmdr_converter_converter_source_last <= cmdr_cmdr_converter_converter_sink_last;
        end else begin
            cmdr_cmdr_converter_converter_source_first <= 1'd0;
            cmdr_cmdr_converter_converter_source_last <= 1'd0;
        end
    end else begin
        if ((cmdr_cmdr_converter_converter_sink_valid & cmdr_cmdr_converter_converter_sink_ready)) begin
            cmdr_cmdr_converter_converter_source_first <= (cmdr_cmdr_converter_converter_sink_first | cmdr_cmdr_converter_converter_source_first);
            cmdr_cmdr_converter_converter_source_last <= (cmdr_cmdr_converter_converter_sink_last | cmdr_cmdr_converter_converter_source_last);
        end
    end
    if (cmdr_cmdr_converter_converter_load_part) begin
        case (cmdr_cmdr_converter_converter_demux)
            1'd0: begin
                cmdr_cmdr_converter_converter_source_payload_data[7] <= cmdr_cmdr_converter_converter_sink_payload_data;
            end
            1'd1: begin
                cmdr_cmdr_converter_converter_source_payload_data[6] <= cmdr_cmdr_converter_converter_sink_payload_data;
            end
            2'd2: begin
                cmdr_cmdr_converter_converter_source_payload_data[5] <= cmdr_cmdr_converter_converter_sink_payload_data;
            end
            2'd3: begin
                cmdr_cmdr_converter_converter_source_payload_data[4] <= cmdr_cmdr_converter_converter_sink_payload_data;
            end
            3'd4: begin
                cmdr_cmdr_converter_converter_source_payload_data[3] <= cmdr_cmdr_converter_converter_sink_payload_data;
            end
            3'd5: begin
                cmdr_cmdr_converter_converter_source_payload_data[2] <= cmdr_cmdr_converter_converter_sink_payload_data;
            end
            3'd6: begin
                cmdr_cmdr_converter_converter_source_payload_data[1] <= cmdr_cmdr_converter_converter_sink_payload_data;
            end
            3'd7: begin
                cmdr_cmdr_converter_converter_source_payload_data[0] <= cmdr_cmdr_converter_converter_sink_payload_data;
            end
        endcase
    end
    if (cmdr_cmdr_converter_converter_load_part) begin
        cmdr_cmdr_converter_converter_source_payload_valid_token_count <= (cmdr_cmdr_converter_converter_demux + 1'd1);
    end
    if (((~cmdr_cmdr_buf_pipe_valid_source_valid) | cmdr_cmdr_buf_pipe_valid_source_ready)) begin
        cmdr_cmdr_buf_pipe_valid_source_valid <= cmdr_cmdr_buf_pipe_valid_sink_valid;
        cmdr_cmdr_buf_pipe_valid_source_first <= cmdr_cmdr_buf_pipe_valid_sink_first;
        cmdr_cmdr_buf_pipe_valid_source_last <= cmdr_cmdr_buf_pipe_valid_sink_last;
        cmdr_cmdr_buf_pipe_valid_source_payload_data <= cmdr_cmdr_buf_pipe_valid_sink_payload_data;
    end
    if (cmdr_cmdr_reset) begin
        cmdr_cmdr_run <= 1'd0;
        cmdr_cmdr_converter_converter_source_payload_data <= 8'd0;
        cmdr_cmdr_converter_converter_source_payload_valid_token_count <= 4'd0;
        cmdr_cmdr_converter_converter_demux <= 3'd0;
        cmdr_cmdr_converter_converter_strobe_all <= 1'd0;
        cmdr_cmdr_buf_pipe_valid_source_valid <= 1'd0;
        cmdr_cmdr_buf_pipe_valid_source_payload_data <= 8'd0;
    end
    builder_sdphycmdr_state <= builder_sdphycmdr_next_state;
    if (cmdr_timeout_sdphycmdr_next_value_ce0) begin
        cmdr_timeout <= cmdr_timeout_sdphycmdr_next_value0;
    end
    if (cmdr_count_sdphycmdr_next_value_ce1) begin
        cmdr_count <= cmdr_count_sdphycmdr_next_value1;
    end
    if (cmdr_busy_sdphycmdr_next_value_ce2) begin
        cmdr_busy <= cmdr_busy_sdphycmdr_next_value2;
    end
    if (cmdr_cmdr_reset_sdphycmdr_next_value_ce3) begin
        cmdr_cmdr_reset <= cmdr_cmdr_reset_sdphycmdr_next_value3;
    end
    if (dataw_crc_pads_in_valid) begin
        dataw_crc_run <= (dataw_crc_start | dataw_crc_run);
    end
    if (dataw_crc_converter_converter_source_ready) begin
        dataw_crc_converter_converter_strobe_all <= 1'd0;
    end
    if (dataw_crc_converter_converter_load_part) begin
        if (((dataw_crc_converter_converter_demux == 3'd7) | dataw_crc_converter_converter_sink_last)) begin
            dataw_crc_converter_converter_demux <= 1'd0;
            dataw_crc_converter_converter_strobe_all <= 1'd1;
        end else begin
            dataw_crc_converter_converter_demux <= (dataw_crc_converter_converter_demux + 1'd1);
        end
    end
    if ((dataw_crc_converter_converter_source_valid & dataw_crc_converter_converter_source_ready)) begin
        if ((dataw_crc_converter_converter_sink_valid & dataw_crc_converter_converter_sink_ready)) begin
            dataw_crc_converter_converter_source_first <= dataw_crc_converter_converter_sink_first;
            dataw_crc_converter_converter_source_last <= dataw_crc_converter_converter_sink_last;
        end else begin
            dataw_crc_converter_converter_source_first <= 1'd0;
            dataw_crc_converter_converter_source_last <= 1'd0;
        end
    end else begin
        if ((dataw_crc_converter_converter_sink_valid & dataw_crc_converter_converter_sink_ready)) begin
            dataw_crc_converter_converter_source_first <= (dataw_crc_converter_converter_sink_first | dataw_crc_converter_converter_source_first);
            dataw_crc_converter_converter_source_last <= (dataw_crc_converter_converter_sink_last | dataw_crc_converter_converter_source_last);
        end
    end
    if (dataw_crc_converter_converter_load_part) begin
        case (dataw_crc_converter_converter_demux)
            1'd0: begin
                dataw_crc_converter_converter_source_payload_data[7] <= dataw_crc_converter_converter_sink_payload_data;
            end
            1'd1: begin
                dataw_crc_converter_converter_source_payload_data[6] <= dataw_crc_converter_converter_sink_payload_data;
            end
            2'd2: begin
                dataw_crc_converter_converter_source_payload_data[5] <= dataw_crc_converter_converter_sink_payload_data;
            end
            2'd3: begin
                dataw_crc_converter_converter_source_payload_data[4] <= dataw_crc_converter_converter_sink_payload_data;
            end
            3'd4: begin
                dataw_crc_converter_converter_source_payload_data[3] <= dataw_crc_converter_converter_sink_payload_data;
            end
            3'd5: begin
                dataw_crc_converter_converter_source_payload_data[2] <= dataw_crc_converter_converter_sink_payload_data;
            end
            3'd6: begin
                dataw_crc_converter_converter_source_payload_data[1] <= dataw_crc_converter_converter_sink_payload_data;
            end
            3'd7: begin
                dataw_crc_converter_converter_source_payload_data[0] <= dataw_crc_converter_converter_sink_payload_data;
            end
        endcase
    end
    if (dataw_crc_converter_converter_load_part) begin
        dataw_crc_converter_converter_source_payload_valid_token_count <= (dataw_crc_converter_converter_demux + 1'd1);
    end
    if (((~dataw_crc_buf_pipe_valid_source_valid) | dataw_crc_buf_pipe_valid_source_ready)) begin
        dataw_crc_buf_pipe_valid_source_valid <= dataw_crc_buf_pipe_valid_sink_valid;
        dataw_crc_buf_pipe_valid_source_first <= dataw_crc_buf_pipe_valid_sink_first;
        dataw_crc_buf_pipe_valid_source_last <= dataw_crc_buf_pipe_valid_sink_last;
        dataw_crc_buf_pipe_valid_source_payload_data <= dataw_crc_buf_pipe_valid_sink_payload_data;
    end
    if (dataw_crc_reset) begin
        dataw_crc_run <= 1'd0;
        dataw_crc_converter_converter_source_payload_data <= 8'd0;
        dataw_crc_converter_converter_source_payload_valid_token_count <= 4'd0;
        dataw_crc_converter_converter_demux <= 3'd0;
        dataw_crc_converter_converter_strobe_all <= 1'd0;
        dataw_crc_buf_pipe_valid_source_valid <= 1'd0;
        dataw_crc_buf_pipe_valid_source_payload_data <= 8'd0;
    end
    builder_sdphydataw_state <= builder_sdphydataw_next_state;
    if (dataw_accepted1_sdphydataw_next_value_ce0) begin
        dataw_accepted1 <= dataw_accepted1_sdphydataw_next_value0;
    end
    if (dataw_crc_error1_sdphydataw_next_value_ce1) begin
        dataw_crc_error1 <= dataw_crc_error1_sdphydataw_next_value1;
    end
    if (dataw_write_error1_sdphydataw_next_value_ce2) begin
        dataw_write_error1 <= dataw_write_error1_sdphydataw_next_value2;
    end
    if (dataw_count_sdphydataw_next_value_ce3) begin
        dataw_count <= dataw_count_sdphydataw_next_value3;
    end
    if (datar_datar_pads_in_valid) begin
        datar_datar_run <= (datar_datar_start | datar_datar_run);
    end
    if (datar_datar_converter_converter_source_ready) begin
        datar_datar_converter_converter_strobe_all <= 1'd0;
    end
    if (datar_datar_converter_converter_load_part) begin
        if (((datar_datar_converter_converter_demux == 1'd1) | datar_datar_converter_converter_sink_last)) begin
            datar_datar_converter_converter_demux <= 1'd0;
            datar_datar_converter_converter_strobe_all <= 1'd1;
        end else begin
            datar_datar_converter_converter_demux <= (datar_datar_converter_converter_demux + 1'd1);
        end
    end
    if ((datar_datar_converter_converter_source_valid & datar_datar_converter_converter_source_ready)) begin
        if ((datar_datar_converter_converter_sink_valid & datar_datar_converter_converter_sink_ready)) begin
            datar_datar_converter_converter_source_first <= datar_datar_converter_converter_sink_first;
            datar_datar_converter_converter_source_last <= datar_datar_converter_converter_sink_last;
        end else begin
            datar_datar_converter_converter_source_first <= 1'd0;
            datar_datar_converter_converter_source_last <= 1'd0;
        end
    end else begin
        if ((datar_datar_converter_converter_sink_valid & datar_datar_converter_converter_sink_ready)) begin
            datar_datar_converter_converter_source_first <= (datar_datar_converter_converter_sink_first | datar_datar_converter_converter_source_first);
            datar_datar_converter_converter_source_last <= (datar_datar_converter_converter_sink_last | datar_datar_converter_converter_source_last);
        end
    end
    if (datar_datar_converter_converter_load_part) begin
        case (datar_datar_converter_converter_demux)
            1'd0: begin
                datar_datar_converter_converter_source_payload_data[7:4] <= datar_datar_converter_converter_sink_payload_data;
            end
            1'd1: begin
                datar_datar_converter_converter_source_payload_data[3:0] <= datar_datar_converter_converter_sink_payload_data;
            end
        endcase
    end
    if (datar_datar_converter_converter_load_part) begin
        datar_datar_converter_converter_source_payload_valid_token_count <= (datar_datar_converter_converter_demux + 1'd1);
    end
    if (((~datar_datar_buf_pipe_valid_source_valid) | datar_datar_buf_pipe_valid_source_ready)) begin
        datar_datar_buf_pipe_valid_source_valid <= datar_datar_buf_pipe_valid_sink_valid;
        datar_datar_buf_pipe_valid_source_first <= datar_datar_buf_pipe_valid_sink_first;
        datar_datar_buf_pipe_valid_source_last <= datar_datar_buf_pipe_valid_sink_last;
        datar_datar_buf_pipe_valid_source_payload_data <= datar_datar_buf_pipe_valid_sink_payload_data;
    end
    if (datar_datar_reset) begin
        datar_datar_run <= 1'd0;
        datar_datar_converter_converter_source_payload_data <= 8'd0;
        datar_datar_converter_converter_source_payload_valid_token_count <= 2'd0;
        datar_datar_converter_converter_demux <= 1'd0;
        datar_datar_converter_converter_strobe_all <= 1'd0;
        datar_datar_buf_pipe_valid_source_valid <= 1'd0;
        datar_datar_buf_pipe_valid_source_payload_data <= 8'd0;
    end
    builder_sdphydatar_state <= builder_sdphydatar_next_state;
    if (datar_count_sdphydatar_next_value_ce0) begin
        datar_count <= datar_count_sdphydatar_next_value0;
    end
    if (datar_timeout_sdphydatar_next_value_ce1) begin
        datar_timeout <= datar_timeout_sdphydatar_next_value1;
    end
    if (datar_datar_reset_sdphydatar_next_value_ce2) begin
        datar_datar_reset <= datar_datar_reset_sdphydatar_next_value2;
    end
    clk_i_d <= clk_i;
    sdcard_core_done_d <= sdcard_core_cmd_done;
    sdcard_core_irq <= (sdcard_core_cmd_done & (~sdcard_core_done_d));
    if (sdcard_core_crc7_inserter_crc_reset) begin
        sdcard_core_crc7_inserter_crc0 <= 1'd0;
    end else begin
        if (sdcard_core_crc7_inserter_crc_enable) begin
            sdcard_core_crc7_inserter_crc0 <= sdcard_core_crc7_inserter_crc40;
        end
    end
    if (sdcard_core_crc16_inserter_crc0_reset) begin
        sdcard_core_crc16_inserter_crc00 <= 1'd0;
    end else begin
        if (sdcard_core_crc16_inserter_crc0_enable) begin
            sdcard_core_crc16_inserter_crc00 <= sdcard_core_crc16_inserter_crc02;
        end
    end
    if (sdcard_core_crc16_inserter_crc1_reset) begin
        sdcard_core_crc16_inserter_crc10 <= 1'd0;
    end else begin
        if (sdcard_core_crc16_inserter_crc1_enable) begin
            sdcard_core_crc16_inserter_crc10 <= sdcard_core_crc16_inserter_crc12;
        end
    end
    if (sdcard_core_crc16_inserter_crc2_reset) begin
        sdcard_core_crc16_inserter_crc20 <= 1'd0;
    end else begin
        if (sdcard_core_crc16_inserter_crc2_enable) begin
            sdcard_core_crc16_inserter_crc20 <= sdcard_core_crc16_inserter_crc22;
        end
    end
    if (sdcard_core_crc16_inserter_crc3_reset) begin
        sdcard_core_crc16_inserter_crc30 <= 1'd0;
    end else begin
        if (sdcard_core_crc16_inserter_crc3_enable) begin
            sdcard_core_crc16_inserter_crc30 <= sdcard_core_crc16_inserter_crc32;
        end
    end
    builder_crc16inserter_state <= builder_crc16inserter_next_state;
    if (sdcard_core_crc16_inserter_count_crc16inserter_next_value_ce) begin
        sdcard_core_crc16_inserter_count <= sdcard_core_crc16_inserter_count_crc16inserter_next_value;
    end
    if (((sdcard_core_fifo_syncfifo_we & sdcard_core_fifo_syncfifo_writable) & (~sdcard_core_fifo_replace))) begin
        sdcard_core_fifo_produce <= (sdcard_core_fifo_produce + 1'd1);
    end
    if (sdcard_core_fifo_do_read) begin
        sdcard_core_fifo_consume <= (sdcard_core_fifo_consume + 1'd1);
    end
    if (((sdcard_core_fifo_syncfifo_we & sdcard_core_fifo_syncfifo_writable) & (~sdcard_core_fifo_replace))) begin
        if ((~sdcard_core_fifo_do_read)) begin
            sdcard_core_fifo_level <= (sdcard_core_fifo_level + 1'd1);
        end
    end else begin
        if (sdcard_core_fifo_do_read) begin
            sdcard_core_fifo_level <= (sdcard_core_fifo_level - 1'd1);
        end
    end
    if (sdcard_core_fifo_reset) begin
        sdcard_core_fifo_level <= 4'd0;
        sdcard_core_fifo_produce <= 3'd0;
        sdcard_core_fifo_consume <= 3'd0;
    end
    builder_fsm_state <= builder_fsm_next_state;
    if (sdcard_core_cmd_done_fsm_next_value_ce0) begin
        sdcard_core_cmd_done <= sdcard_core_cmd_done_fsm_next_value0;
    end
    if (sdcard_core_data_done_fsm_next_value_ce1) begin
        sdcard_core_data_done <= sdcard_core_data_done_fsm_next_value1;
    end
    if (sdcard_core_cmd_count_fsm_next_value_ce2) begin
        sdcard_core_cmd_count <= sdcard_core_cmd_count_fsm_next_value2;
    end
    if (sdcard_core_data_count_fsm_next_value_ce3) begin
        sdcard_core_data_count <= sdcard_core_data_count_fsm_next_value3;
    end
    if (sdcard_core_cmd_error_fsm_next_value_ce4) begin
        sdcard_core_cmd_error <= sdcard_core_cmd_error_fsm_next_value4;
    end
    if (sdcard_core_cmd_timeout_fsm_next_value_ce5) begin
        sdcard_core_cmd_timeout <= sdcard_core_cmd_timeout_fsm_next_value5;
    end
    if (sdcard_core_data_error_fsm_next_value_ce6) begin
        sdcard_core_data_error <= sdcard_core_data_error_fsm_next_value6;
    end
    if (sdcard_core_data_timeout_fsm_next_value_ce7) begin
        sdcard_core_data_timeout <= sdcard_core_data_timeout_fsm_next_value7;
    end
    if (sdcard_core_cmd_response_status_fsm_next_value_ce8) begin
        sdcard_core_cmd_response_status <= sdcard_core_cmd_response_status_fsm_next_value8;
    end
    if ((~sdcard_block2mem_wishbonedmawriter_enable_storage)) begin
        sdcard_block2mem_connect <= 1'd0;
    end else begin
        if (sdcard_block2mem_start) begin
            sdcard_block2mem_connect <= 1'd1;
        end
    end
    sdcard_block2mem_done_d <= sdcard_block2mem_wishbonedmawriter_done_status;
    sdcard_block2mem_irq <= (sdcard_block2mem_wishbonedmawriter_done_status & (~sdcard_block2mem_done_d));
    if (sdcard_block2mem_fifo_syncfifo_re) begin
        sdcard_block2mem_fifo_readable <= 1'd1;
    end else begin
        if (sdcard_block2mem_fifo_re) begin
            sdcard_block2mem_fifo_readable <= 1'd0;
        end
    end
    if (((sdcard_block2mem_fifo_syncfifo_we & sdcard_block2mem_fifo_syncfifo_writable) & (~sdcard_block2mem_fifo_replace))) begin
        sdcard_block2mem_fifo_produce <= (sdcard_block2mem_fifo_produce + 1'd1);
    end
    if (sdcard_block2mem_fifo_do_read) begin
        sdcard_block2mem_fifo_consume <= (sdcard_block2mem_fifo_consume + 1'd1);
    end
    if (((sdcard_block2mem_fifo_syncfifo_we & sdcard_block2mem_fifo_syncfifo_writable) & (~sdcard_block2mem_fifo_replace))) begin
        if ((~sdcard_block2mem_fifo_do_read)) begin
            sdcard_block2mem_fifo_level0 <= (sdcard_block2mem_fifo_level0 + 1'd1);
        end
    end else begin
        if (sdcard_block2mem_fifo_do_read) begin
            sdcard_block2mem_fifo_level0 <= (sdcard_block2mem_fifo_level0 - 1'd1);
        end
    end
    if (sdcard_block2mem_converter_source_ready) begin
        sdcard_block2mem_converter_strobe_all <= 1'd0;
    end
    if (sdcard_block2mem_converter_load_part) begin
        if (((sdcard_block2mem_converter_demux == 2'd3) | sdcard_block2mem_converter_sink_last)) begin
            sdcard_block2mem_converter_demux <= 1'd0;
            sdcard_block2mem_converter_strobe_all <= 1'd1;
        end else begin
            sdcard_block2mem_converter_demux <= (sdcard_block2mem_converter_demux + 1'd1);
        end
    end
    if ((sdcard_block2mem_converter_source_valid & sdcard_block2mem_converter_source_ready)) begin
        if ((sdcard_block2mem_converter_sink_valid & sdcard_block2mem_converter_sink_ready)) begin
            sdcard_block2mem_converter_source_first <= sdcard_block2mem_converter_sink_first;
            sdcard_block2mem_converter_source_last <= sdcard_block2mem_converter_sink_last;
        end else begin
            sdcard_block2mem_converter_source_first <= 1'd0;
            sdcard_block2mem_converter_source_last <= 1'd0;
        end
    end else begin
        if ((sdcard_block2mem_converter_sink_valid & sdcard_block2mem_converter_sink_ready)) begin
            sdcard_block2mem_converter_source_first <= (sdcard_block2mem_converter_sink_first | sdcard_block2mem_converter_source_first);
            sdcard_block2mem_converter_source_last <= (sdcard_block2mem_converter_sink_last | sdcard_block2mem_converter_source_last);
        end
    end
    if (sdcard_block2mem_converter_load_part) begin
        case (sdcard_block2mem_converter_demux)
            1'd0: begin
                sdcard_block2mem_converter_source_payload_data[31:24] <= sdcard_block2mem_converter_sink_payload_data;
            end
            1'd1: begin
                sdcard_block2mem_converter_source_payload_data[23:16] <= sdcard_block2mem_converter_sink_payload_data;
            end
            2'd2: begin
                sdcard_block2mem_converter_source_payload_data[15:8] <= sdcard_block2mem_converter_sink_payload_data;
            end
            2'd3: begin
                sdcard_block2mem_converter_source_payload_data[7:0] <= sdcard_block2mem_converter_sink_payload_data;
            end
        endcase
    end
    if (sdcard_block2mem_converter_load_part) begin
        sdcard_block2mem_converter_source_payload_valid_token_count <= (sdcard_block2mem_converter_demux + 1'd1);
    end
    builder_sdblock2memdma_state <= builder_sdblock2memdma_next_state;
    if (sdcard_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value_ce) begin
        sdcard_block2mem_wishbonedmawriter_offset1 <= sdcard_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value;
    end
    if (sdcard_block2mem_wishbonedmawriter_reset) begin
        sdcard_block2mem_wishbonedmawriter_offset1 <= 32'd0;
        builder_sdblock2memdma_state <= 2'd0;
    end
    if ((sdcard_mem2block_source_source_valid & sdcard_mem2block_source_source_ready)) begin
        sdcard_mem2block_count <= (sdcard_mem2block_count + 1'd1);
        if (sdcard_mem2block_source_source_last) begin
            sdcard_mem2block_count <= 1'd0;
        end
    end
    sdcard_mem2block_done_d <= sdcard_mem2block_dma_done_status;
    sdcard_mem2block_irq <= (sdcard_mem2block_dma_done_status & (~sdcard_mem2block_done_d));
    if (((sdcard_mem2block_dma_fifo_syncfifo_we & sdcard_mem2block_dma_fifo_syncfifo_writable) & (~sdcard_mem2block_dma_fifo_replace))) begin
        sdcard_mem2block_dma_fifo_produce <= (sdcard_mem2block_dma_fifo_produce + 1'd1);
    end
    if (sdcard_mem2block_dma_fifo_do_read) begin
        sdcard_mem2block_dma_fifo_consume <= (sdcard_mem2block_dma_fifo_consume + 1'd1);
    end
    if (((sdcard_mem2block_dma_fifo_syncfifo_we & sdcard_mem2block_dma_fifo_syncfifo_writable) & (~sdcard_mem2block_dma_fifo_replace))) begin
        if ((~sdcard_mem2block_dma_fifo_do_read)) begin
            sdcard_mem2block_dma_fifo_level <= (sdcard_mem2block_dma_fifo_level + 1'd1);
        end
    end else begin
        if (sdcard_mem2block_dma_fifo_do_read) begin
            sdcard_mem2block_dma_fifo_level <= (sdcard_mem2block_dma_fifo_level - 1'd1);
        end
    end
    builder_sdmem2blockdma_state <= builder_sdmem2blockdma_next_state;
    if (sdcard_mem2block_dma_offset1_sdmem2blockdma_next_value_ce) begin
        sdcard_mem2block_dma_offset1 <= sdcard_mem2block_dma_offset1_sdmem2blockdma_next_value;
    end
    if (sdcard_mem2block_dma_reset) begin
        sdcard_mem2block_dma_offset1 <= 32'd0;
        builder_sdmem2blockdma_state <= 2'd0;
    end
    if ((sdcard_mem2block_converter_converter_source_valid & sdcard_mem2block_converter_converter_source_ready)) begin
        if (sdcard_mem2block_converter_converter_last) begin
            sdcard_mem2block_converter_converter_mux <= 1'd0;
        end else begin
            sdcard_mem2block_converter_converter_mux <= (sdcard_mem2block_converter_converter_mux + 1'd1);
        end
    end
    if (sdcard_mem2block_fifo_syncfifo_re) begin
        sdcard_mem2block_fifo_readable <= 1'd1;
    end else begin
        if (sdcard_mem2block_fifo_re) begin
            sdcard_mem2block_fifo_readable <= 1'd0;
        end
    end
    if (((sdcard_mem2block_fifo_syncfifo_we & sdcard_mem2block_fifo_syncfifo_writable) & (~sdcard_mem2block_fifo_replace))) begin
        sdcard_mem2block_fifo_produce <= (sdcard_mem2block_fifo_produce + 1'd1);
    end
    if (sdcard_mem2block_fifo_do_read) begin
        sdcard_mem2block_fifo_consume <= (sdcard_mem2block_fifo_consume + 1'd1);
    end
    if (((sdcard_mem2block_fifo_syncfifo_we & sdcard_mem2block_fifo_syncfifo_writable) & (~sdcard_mem2block_fifo_replace))) begin
        if ((~sdcard_mem2block_fifo_do_read)) begin
            sdcard_mem2block_fifo_level0 <= (sdcard_mem2block_fifo_level0 + 1'd1);
        end
    end else begin
        if (sdcard_mem2block_fifo_do_read) begin
            sdcard_mem2block_fifo_level0 <= (sdcard_mem2block_fifo_level0 - 1'd1);
        end
    end
    if (card_detect_clear) begin
        card_detect_pending <= 1'd0;
    end
    if (card_detect_trigger) begin
        card_detect_pending <= 1'd1;
    end
    if (block2mem_dma_clear) begin
        block2mem_dma_pending <= 1'd0;
    end
    if (block2mem_dma_trigger) begin
        block2mem_dma_pending <= 1'd1;
    end
    if (mem2block_dma_clear) begin
        mem2block_dma_pending <= 1'd0;
    end
    if (mem2block_dma_trigger) begin
        mem2block_dma_pending <= 1'd1;
    end
    builder_wishbone2csr_state <= builder_wishbone2csr_next_state;
    if (builder_interface1_dat_w_wishbone2csr_next_value_ce0) begin
        builder_interface1_dat_w <= builder_interface1_dat_w_wishbone2csr_next_value0;
    end
    if (builder_interface1_adr_wishbone2csr_next_value_ce1) begin
        builder_interface1_adr <= builder_interface1_adr_wishbone2csr_next_value1;
    end
    if (builder_interface1_re_wishbone2csr_next_value_ce2) begin
        builder_interface1_re <= builder_interface1_re_wishbone2csr_next_value2;
    end
    if (builder_interface1_we_wishbone2csr_next_value_ce3) begin
        builder_interface1_we <= builder_interface1_we_wishbone2csr_next_value3;
    end
    builder_csr_bankarray_interface0_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank0_sel) begin
        case (builder_csr_bankarray_interface0_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_in_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_mode0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_edge0_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_ev_status_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_ev_pending_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_ev_enable0_w;
            end
        endcase
    end
    main_buttons_re <= builder_csr_bankarray_csrbank0_in_re;
    if (builder_csr_bankarray_csrbank0_mode0_re) begin
        main_buttons_mode_storage[3:0] <= builder_csr_bankarray_csrbank0_mode0_r;
    end
    main_buttons_mode_re <= builder_csr_bankarray_csrbank0_mode0_re;
    if (builder_csr_bankarray_csrbank0_edge0_re) begin
        main_buttons_edge_storage[3:0] <= builder_csr_bankarray_csrbank0_edge0_r;
    end
    main_buttons_edge_re <= builder_csr_bankarray_csrbank0_edge0_re;
    main_buttons_status_re <= builder_csr_bankarray_csrbank0_ev_status_re;
    if (builder_csr_bankarray_csrbank0_ev_pending_re) begin
        main_buttons_pending_r[3:0] <= builder_csr_bankarray_csrbank0_ev_pending_r;
    end
    main_buttons_pending_re <= builder_csr_bankarray_csrbank0_ev_pending_re;
    if (builder_csr_bankarray_csrbank0_ev_enable0_re) begin
        main_buttons_enable_storage[3:0] <= builder_csr_bankarray_csrbank0_ev_enable0_r;
    end
    main_buttons_enable_re <= builder_csr_bankarray_csrbank0_ev_enable0_re;
    builder_csr_bankarray_interface1_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank1_sel) begin
        case (builder_csr_bankarray_interface1_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_reset0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_scratch0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_bus_errors_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank1_reset0_re) begin
        main_basesoc_reset_storage[1:0] <= builder_csr_bankarray_csrbank1_reset0_r;
    end
    main_basesoc_reset_re <= builder_csr_bankarray_csrbank1_reset0_re;
    if (builder_csr_bankarray_csrbank1_scratch0_re) begin
        main_basesoc_scratch_storage[31:0] <= builder_csr_bankarray_csrbank1_scratch0_r;
    end
    main_basesoc_scratch_re <= builder_csr_bankarray_csrbank1_scratch0_re;
    main_basesoc_bus_errors_re <= builder_csr_bankarray_csrbank1_bus_errors_re;
    builder_csr_bankarray_interface2_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank2_sel) begin
        case (builder_csr_bankarray_interface2_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_rst0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_dly_sel0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_half_sys8x_taps0_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_wlevel_en0_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface2_bank_bus_dat_r <= main_a7ddrphy_wlevel_strobe_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface2_bank_bus_dat_r <= main_a7ddrphy_rdly_dq_rst_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface2_bank_bus_dat_r <= main_a7ddrphy_rdly_dq_inc_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface2_bank_bus_dat_r <= main_a7ddrphy_rdly_dq_bitslip_rst_w;
            end
            4'd8: begin
                builder_csr_bankarray_interface2_bank_bus_dat_r <= main_a7ddrphy_rdly_dq_bitslip_w;
            end
            4'd9: begin
                builder_csr_bankarray_interface2_bank_bus_dat_r <= main_a7ddrphy_wdly_dq_bitslip_rst_w;
            end
            4'd10: begin
                builder_csr_bankarray_interface2_bank_bus_dat_r <= main_a7ddrphy_wdly_dq_bitslip_w;
            end
            4'd11: begin
                builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_rdphase0_w;
            end
            4'd12: begin
                builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_wrphase0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank2_rst0_re) begin
        main_a7ddrphy_rst_storage <= builder_csr_bankarray_csrbank2_rst0_r;
    end
    main_a7ddrphy_rst_re <= builder_csr_bankarray_csrbank2_rst0_re;
    if (builder_csr_bankarray_csrbank2_dly_sel0_re) begin
        main_a7ddrphy_dly_sel_storage[1:0] <= builder_csr_bankarray_csrbank2_dly_sel0_r;
    end
    main_a7ddrphy_dly_sel_re <= builder_csr_bankarray_csrbank2_dly_sel0_re;
    if (builder_csr_bankarray_csrbank2_half_sys8x_taps0_re) begin
        main_a7ddrphy_half_sys8x_taps_storage[4:0] <= builder_csr_bankarray_csrbank2_half_sys8x_taps0_r;
    end
    main_a7ddrphy_half_sys8x_taps_re <= builder_csr_bankarray_csrbank2_half_sys8x_taps0_re;
    if (builder_csr_bankarray_csrbank2_wlevel_en0_re) begin
        main_a7ddrphy_wlevel_en_storage <= builder_csr_bankarray_csrbank2_wlevel_en0_r;
    end
    main_a7ddrphy_wlevel_en_re <= builder_csr_bankarray_csrbank2_wlevel_en0_re;
    if (builder_csr_bankarray_csrbank2_rdphase0_re) begin
        main_a7ddrphy_rdphase_storage[1:0] <= builder_csr_bankarray_csrbank2_rdphase0_r;
    end
    main_a7ddrphy_rdphase_re <= builder_csr_bankarray_csrbank2_rdphase0_re;
    if (builder_csr_bankarray_csrbank2_wrphase0_re) begin
        main_a7ddrphy_wrphase_storage[1:0] <= builder_csr_bankarray_csrbank2_wrphase0_r;
    end
    main_a7ddrphy_wrphase_re <= builder_csr_bankarray_csrbank2_wrphase0_re;
    builder_csr_bankarray_interface3_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank3_sel) begin
        case (builder_csr_bankarray_interface3_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_oe0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_in_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_out0_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_mode0_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_edge0_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_ev_status_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_ev_pending_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_ev_enable0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank3_oe0_re) begin
        main_gpiotristate1_oe_storage <= builder_csr_bankarray_csrbank3_oe0_r;
    end
    main_gpiotristate1_oe_re <= builder_csr_bankarray_csrbank3_oe0_re;
    main_gpiotristate1_in_re <= builder_csr_bankarray_csrbank3_in_re;
    if (builder_csr_bankarray_csrbank3_out0_re) begin
        main_gpiotristate1_out_storage <= builder_csr_bankarray_csrbank3_out0_r;
    end
    main_gpiotristate1_out_re <= builder_csr_bankarray_csrbank3_out0_re;
    if (builder_csr_bankarray_csrbank3_mode0_re) begin
        main_gpiotristate1_gpiotristate1_mode_storage <= builder_csr_bankarray_csrbank3_mode0_r;
    end
    main_gpiotristate1_gpiotristate1_mode_re <= builder_csr_bankarray_csrbank3_mode0_re;
    if (builder_csr_bankarray_csrbank3_edge0_re) begin
        main_gpiotristate1_gpiotristate1_edge_storage <= builder_csr_bankarray_csrbank3_edge0_r;
    end
    main_gpiotristate1_gpiotristate1_edge_re <= builder_csr_bankarray_csrbank3_edge0_re;
    main_gpiotristate1_gpiotristate1_status_re <= builder_csr_bankarray_csrbank3_ev_status_re;
    if (builder_csr_bankarray_csrbank3_ev_pending_re) begin
        main_gpiotristate1_gpiotristate1_pending_r <= builder_csr_bankarray_csrbank3_ev_pending_r;
    end
    main_gpiotristate1_gpiotristate1_pending_re <= builder_csr_bankarray_csrbank3_ev_pending_re;
    if (builder_csr_bankarray_csrbank3_ev_enable0_re) begin
        main_gpiotristate1_gpiotristate1_enable_storage <= builder_csr_bankarray_csrbank3_ev_enable0_r;
    end
    main_gpiotristate1_gpiotristate1_enable_re <= builder_csr_bankarray_csrbank3_ev_enable0_re;
    builder_csr_bankarray_sel_r <= builder_csr_bankarray_sel;
    builder_csr_bankarray_interface4_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank4_sel) begin
        case (builder_csr_bankarray_interface4_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_out0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank4_out0_re) begin
        main_leds_storage[3:0] <= builder_csr_bankarray_csrbank4_out0_r;
    end
    main_leds_re <= builder_csr_bankarray_csrbank4_out0_re;
    builder_csr_bankarray_interface5_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank5_sel) begin
        case (builder_csr_bankarray_interface5_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_dma_base1_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_dma_base0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_dma_length0_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_dma_enable0_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_dma_done_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_dma_loop0_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_dma_offset_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank5_dma_base1_re) begin
        sdcard_block2mem_wishbonedmawriter_base_storage[63:32] <= builder_csr_bankarray_csrbank5_dma_base1_r;
    end
    if (builder_csr_bankarray_csrbank5_dma_base0_re) begin
        sdcard_block2mem_wishbonedmawriter_base_storage[31:0] <= builder_csr_bankarray_csrbank5_dma_base0_r;
    end
    sdcard_block2mem_wishbonedmawriter_base_re <= builder_csr_bankarray_csrbank5_dma_base0_re;
    if (builder_csr_bankarray_csrbank5_dma_length0_re) begin
        sdcard_block2mem_wishbonedmawriter_length_storage[31:0] <= builder_csr_bankarray_csrbank5_dma_length0_r;
    end
    sdcard_block2mem_wishbonedmawriter_length_re <= builder_csr_bankarray_csrbank5_dma_length0_re;
    if (builder_csr_bankarray_csrbank5_dma_enable0_re) begin
        sdcard_block2mem_wishbonedmawriter_enable_storage <= builder_csr_bankarray_csrbank5_dma_enable0_r;
    end
    sdcard_block2mem_wishbonedmawriter_enable_re <= builder_csr_bankarray_csrbank5_dma_enable0_re;
    sdcard_block2mem_wishbonedmawriter_done_re <= builder_csr_bankarray_csrbank5_dma_done_re;
    if (builder_csr_bankarray_csrbank5_dma_loop0_re) begin
        sdcard_block2mem_wishbonedmawriter_loop_storage <= builder_csr_bankarray_csrbank5_dma_loop0_r;
    end
    sdcard_block2mem_wishbonedmawriter_loop_re <= builder_csr_bankarray_csrbank5_dma_loop0_re;
    sdcard_block2mem_wishbonedmawriter_offset_re <= builder_csr_bankarray_csrbank5_dma_offset_re;
    builder_csr_bankarray_interface6_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank6_sel) begin
        case (builder_csr_bankarray_interface6_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_cmd_argument0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_cmd_command0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_cmd_send0_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_cmd_response3_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_cmd_response2_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_cmd_response1_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_cmd_response0_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_cmd_event_w;
            end
            4'd8: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_data_event_w;
            end
            4'd9: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_block_length0_w;
            end
            4'd10: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_block_count0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank6_cmd_argument0_re) begin
        sdcard_core_cmd_argument_storage[31:0] <= builder_csr_bankarray_csrbank6_cmd_argument0_r;
    end
    sdcard_core_cmd_argument_re <= builder_csr_bankarray_csrbank6_cmd_argument0_re;
    if (builder_csr_bankarray_csrbank6_cmd_command0_re) begin
        sdcard_core_cmd_command_storage[13:0] <= builder_csr_bankarray_csrbank6_cmd_command0_r;
    end
    sdcard_core_cmd_command_re <= builder_csr_bankarray_csrbank6_cmd_command0_re;
    if (builder_csr_bankarray_csrbank6_cmd_send0_re) begin
        sdcard_core_cmd_send_storage <= builder_csr_bankarray_csrbank6_cmd_send0_r;
    end
    sdcard_core_cmd_send_re <= builder_csr_bankarray_csrbank6_cmd_send0_re;
    sdcard_core_cmd_response_re <= builder_csr_bankarray_csrbank6_cmd_response0_re;
    sdcard_core_cmd_event_re <= builder_csr_bankarray_csrbank6_cmd_event_re;
    sdcard_core_data_event_re <= builder_csr_bankarray_csrbank6_data_event_re;
    if (builder_csr_bankarray_csrbank6_block_length0_re) begin
        sdcard_core_block_length_storage[9:0] <= builder_csr_bankarray_csrbank6_block_length0_r;
    end
    sdcard_core_block_length_re <= builder_csr_bankarray_csrbank6_block_length0_re;
    if (builder_csr_bankarray_csrbank6_block_count0_re) begin
        sdcard_core_block_count_storage[31:0] <= builder_csr_bankarray_csrbank6_block_count0_r;
    end
    sdcard_core_block_count_re <= builder_csr_bankarray_csrbank6_block_count0_re;
    builder_csr_bankarray_interface7_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank7_sel) begin
        case (builder_csr_bankarray_interface7_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface7_bank_bus_dat_r <= builder_csr_bankarray_csrbank7_status_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface7_bank_bus_dat_r <= builder_csr_bankarray_csrbank7_pending_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface7_bank_bus_dat_r <= builder_csr_bankarray_csrbank7_enable0_w;
            end
        endcase
    end
    eventmanager_status_re <= builder_csr_bankarray_csrbank7_status_re;
    if (builder_csr_bankarray_csrbank7_pending_re) begin
        eventmanager_pending_r[3:0] <= builder_csr_bankarray_csrbank7_pending_r;
    end
    eventmanager_pending_re <= builder_csr_bankarray_csrbank7_pending_re;
    if (builder_csr_bankarray_csrbank7_enable0_re) begin
        eventmanager_enable_storage[3:0] <= builder_csr_bankarray_csrbank7_enable0_r;
    end
    eventmanager_enable_re <= builder_csr_bankarray_csrbank7_enable0_re;
    builder_csr_bankarray_interface8_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank8_sel) begin
        case (builder_csr_bankarray_interface8_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dma_base1_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dma_base0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dma_length0_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dma_enable0_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dma_done_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dma_loop0_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dma_offset_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank8_dma_base1_re) begin
        sdcard_mem2block_dma_base_storage[63:32] <= builder_csr_bankarray_csrbank8_dma_base1_r;
    end
    if (builder_csr_bankarray_csrbank8_dma_base0_re) begin
        sdcard_mem2block_dma_base_storage[31:0] <= builder_csr_bankarray_csrbank8_dma_base0_r;
    end
    sdcard_mem2block_dma_base_re <= builder_csr_bankarray_csrbank8_dma_base0_re;
    if (builder_csr_bankarray_csrbank8_dma_length0_re) begin
        sdcard_mem2block_dma_length_storage[31:0] <= builder_csr_bankarray_csrbank8_dma_length0_r;
    end
    sdcard_mem2block_dma_length_re <= builder_csr_bankarray_csrbank8_dma_length0_re;
    if (builder_csr_bankarray_csrbank8_dma_enable0_re) begin
        sdcard_mem2block_dma_enable_storage <= builder_csr_bankarray_csrbank8_dma_enable0_r;
    end
    sdcard_mem2block_dma_enable_re <= builder_csr_bankarray_csrbank8_dma_enable0_re;
    sdcard_mem2block_dma_done_re <= builder_csr_bankarray_csrbank8_dma_done_re;
    if (builder_csr_bankarray_csrbank8_dma_loop0_re) begin
        sdcard_mem2block_dma_loop_storage <= builder_csr_bankarray_csrbank8_dma_loop0_r;
    end
    sdcard_mem2block_dma_loop_re <= builder_csr_bankarray_csrbank8_dma_loop0_re;
    sdcard_mem2block_dma_offset_re <= builder_csr_bankarray_csrbank8_dma_offset_re;
    builder_csr_bankarray_interface9_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank9_sel) begin
        case (builder_csr_bankarray_interface9_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface9_bank_bus_dat_r <= builder_csr_bankarray_csrbank9_card_detect_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface9_bank_bus_dat_r <= builder_csr_bankarray_csrbank9_clocker_divider0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface9_bank_bus_dat_r <= init_initialize_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface9_bank_bus_dat_r <= builder_csr_bankarray_csrbank9_dataw_status_w;
            end
        endcase
    end
    card_detect_re <= builder_csr_bankarray_csrbank9_card_detect_re;
    if (builder_csr_bankarray_csrbank9_clocker_divider0_re) begin
        clocker_storage[8:0] <= builder_csr_bankarray_csrbank9_clocker_divider0_r;
    end
    clocker_re <= builder_csr_bankarray_csrbank9_clocker_divider0_re;
    dataw_re <= builder_csr_bankarray_csrbank9_dataw_status_re;
    builder_csr_bankarray_interface10_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank10_sel) begin
        case (builder_csr_bankarray_interface10_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_control0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi0_command0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= main_sdram_phaseinjector0_command_issue_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi0_address0_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi0_rddata_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi1_command0_w;
            end
            4'd8: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= main_sdram_phaseinjector1_command_issue_w;
            end
            4'd9: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi1_address0_w;
            end
            4'd10: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_w;
            end
            4'd11: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_w;
            end
            4'd12: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi1_rddata_w;
            end
            4'd13: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi2_command0_w;
            end
            4'd14: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= main_sdram_phaseinjector2_command_issue_w;
            end
            4'd15: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi2_address0_w;
            end
            5'd16: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi2_baddress0_w;
            end
            5'd17: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi2_wrdata0_w;
            end
            5'd18: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi2_rddata_w;
            end
            5'd19: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi3_command0_w;
            end
            5'd20: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= main_sdram_phaseinjector3_command_issue_w;
            end
            5'd21: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi3_address0_w;
            end
            5'd22: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi3_baddress0_w;
            end
            5'd23: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi3_wrdata0_w;
            end
            5'd24: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_dfii_pi3_rddata_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank10_dfii_control0_re) begin
        main_sdram_storage[3:0] <= builder_csr_bankarray_csrbank10_dfii_control0_r;
    end
    main_sdram_re <= builder_csr_bankarray_csrbank10_dfii_control0_re;
    if (builder_csr_bankarray_csrbank10_dfii_pi0_command0_re) begin
        main_sdram_phaseinjector0_command_storage[7:0] <= builder_csr_bankarray_csrbank10_dfii_pi0_command0_r;
    end
    main_sdram_phaseinjector0_command_re <= builder_csr_bankarray_csrbank10_dfii_pi0_command0_re;
    if (builder_csr_bankarray_csrbank10_dfii_pi0_address0_re) begin
        main_sdram_phaseinjector0_address_storage[13:0] <= builder_csr_bankarray_csrbank10_dfii_pi0_address0_r;
    end
    main_sdram_phaseinjector0_address_re <= builder_csr_bankarray_csrbank10_dfii_pi0_address0_re;
    if (builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_re) begin
        main_sdram_phaseinjector0_baddress_storage[2:0] <= builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_r;
    end
    main_sdram_phaseinjector0_baddress_re <= builder_csr_bankarray_csrbank10_dfii_pi0_baddress0_re;
    if (builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_re) begin
        main_sdram_phaseinjector0_wrdata_storage[31:0] <= builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_r;
    end
    main_sdram_phaseinjector0_wrdata_re <= builder_csr_bankarray_csrbank10_dfii_pi0_wrdata0_re;
    main_sdram_phaseinjector0_rddata_re <= builder_csr_bankarray_csrbank10_dfii_pi0_rddata_re;
    if (builder_csr_bankarray_csrbank10_dfii_pi1_command0_re) begin
        main_sdram_phaseinjector1_command_storage[7:0] <= builder_csr_bankarray_csrbank10_dfii_pi1_command0_r;
    end
    main_sdram_phaseinjector1_command_re <= builder_csr_bankarray_csrbank10_dfii_pi1_command0_re;
    if (builder_csr_bankarray_csrbank10_dfii_pi1_address0_re) begin
        main_sdram_phaseinjector1_address_storage[13:0] <= builder_csr_bankarray_csrbank10_dfii_pi1_address0_r;
    end
    main_sdram_phaseinjector1_address_re <= builder_csr_bankarray_csrbank10_dfii_pi1_address0_re;
    if (builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_re) begin
        main_sdram_phaseinjector1_baddress_storage[2:0] <= builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_r;
    end
    main_sdram_phaseinjector1_baddress_re <= builder_csr_bankarray_csrbank10_dfii_pi1_baddress0_re;
    if (builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_re) begin
        main_sdram_phaseinjector1_wrdata_storage[31:0] <= builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_r;
    end
    main_sdram_phaseinjector1_wrdata_re <= builder_csr_bankarray_csrbank10_dfii_pi1_wrdata0_re;
    main_sdram_phaseinjector1_rddata_re <= builder_csr_bankarray_csrbank10_dfii_pi1_rddata_re;
    if (builder_csr_bankarray_csrbank10_dfii_pi2_command0_re) begin
        main_sdram_phaseinjector2_command_storage[7:0] <= builder_csr_bankarray_csrbank10_dfii_pi2_command0_r;
    end
    main_sdram_phaseinjector2_command_re <= builder_csr_bankarray_csrbank10_dfii_pi2_command0_re;
    if (builder_csr_bankarray_csrbank10_dfii_pi2_address0_re) begin
        main_sdram_phaseinjector2_address_storage[13:0] <= builder_csr_bankarray_csrbank10_dfii_pi2_address0_r;
    end
    main_sdram_phaseinjector2_address_re <= builder_csr_bankarray_csrbank10_dfii_pi2_address0_re;
    if (builder_csr_bankarray_csrbank10_dfii_pi2_baddress0_re) begin
        main_sdram_phaseinjector2_baddress_storage[2:0] <= builder_csr_bankarray_csrbank10_dfii_pi2_baddress0_r;
    end
    main_sdram_phaseinjector2_baddress_re <= builder_csr_bankarray_csrbank10_dfii_pi2_baddress0_re;
    if (builder_csr_bankarray_csrbank10_dfii_pi2_wrdata0_re) begin
        main_sdram_phaseinjector2_wrdata_storage[31:0] <= builder_csr_bankarray_csrbank10_dfii_pi2_wrdata0_r;
    end
    main_sdram_phaseinjector2_wrdata_re <= builder_csr_bankarray_csrbank10_dfii_pi2_wrdata0_re;
    main_sdram_phaseinjector2_rddata_re <= builder_csr_bankarray_csrbank10_dfii_pi2_rddata_re;
    if (builder_csr_bankarray_csrbank10_dfii_pi3_command0_re) begin
        main_sdram_phaseinjector3_command_storage[7:0] <= builder_csr_bankarray_csrbank10_dfii_pi3_command0_r;
    end
    main_sdram_phaseinjector3_command_re <= builder_csr_bankarray_csrbank10_dfii_pi3_command0_re;
    if (builder_csr_bankarray_csrbank10_dfii_pi3_address0_re) begin
        main_sdram_phaseinjector3_address_storage[13:0] <= builder_csr_bankarray_csrbank10_dfii_pi3_address0_r;
    end
    main_sdram_phaseinjector3_address_re <= builder_csr_bankarray_csrbank10_dfii_pi3_address0_re;
    if (builder_csr_bankarray_csrbank10_dfii_pi3_baddress0_re) begin
        main_sdram_phaseinjector3_baddress_storage[2:0] <= builder_csr_bankarray_csrbank10_dfii_pi3_baddress0_r;
    end
    main_sdram_phaseinjector3_baddress_re <= builder_csr_bankarray_csrbank10_dfii_pi3_baddress0_re;
    if (builder_csr_bankarray_csrbank10_dfii_pi3_wrdata0_re) begin
        main_sdram_phaseinjector3_wrdata_storage[31:0] <= builder_csr_bankarray_csrbank10_dfii_pi3_wrdata0_r;
    end
    main_sdram_phaseinjector3_wrdata_re <= builder_csr_bankarray_csrbank10_dfii_pi3_wrdata0_re;
    main_sdram_phaseinjector3_rddata_re <= builder_csr_bankarray_csrbank10_dfii_pi3_rddata_re;
    builder_csr_bankarray_interface11_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank11_sel) begin
        case (builder_csr_bankarray_interface11_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface11_bank_bus_dat_r <= builder_csr_bankarray_csrbank11_load0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface11_bank_bus_dat_r <= builder_csr_bankarray_csrbank11_reload0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface11_bank_bus_dat_r <= builder_csr_bankarray_csrbank11_en0_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface11_bank_bus_dat_r <= builder_csr_bankarray_csrbank11_update_value0_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface11_bank_bus_dat_r <= builder_csr_bankarray_csrbank11_value_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface11_bank_bus_dat_r <= builder_csr_bankarray_csrbank11_ev_status_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface11_bank_bus_dat_r <= builder_csr_bankarray_csrbank11_ev_pending_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface11_bank_bus_dat_r <= builder_csr_bankarray_csrbank11_ev_enable0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank11_load0_re) begin
        main_basesoc_timer_load_storage[31:0] <= builder_csr_bankarray_csrbank11_load0_r;
    end
    main_basesoc_timer_load_re <= builder_csr_bankarray_csrbank11_load0_re;
    if (builder_csr_bankarray_csrbank11_reload0_re) begin
        main_basesoc_timer_reload_storage[31:0] <= builder_csr_bankarray_csrbank11_reload0_r;
    end
    main_basesoc_timer_reload_re <= builder_csr_bankarray_csrbank11_reload0_re;
    if (builder_csr_bankarray_csrbank11_en0_re) begin
        main_basesoc_timer_en_storage <= builder_csr_bankarray_csrbank11_en0_r;
    end
    main_basesoc_timer_en_re <= builder_csr_bankarray_csrbank11_en0_re;
    if (builder_csr_bankarray_csrbank11_update_value0_re) begin
        main_basesoc_timer_update_value_storage <= builder_csr_bankarray_csrbank11_update_value0_r;
    end
    main_basesoc_timer_update_value_re <= builder_csr_bankarray_csrbank11_update_value0_re;
    main_basesoc_timer_value_re <= builder_csr_bankarray_csrbank11_value_re;
    main_basesoc_timer_status_re <= builder_csr_bankarray_csrbank11_ev_status_re;
    if (builder_csr_bankarray_csrbank11_ev_pending_re) begin
        main_basesoc_timer_pending_r <= builder_csr_bankarray_csrbank11_ev_pending_r;
    end
    main_basesoc_timer_pending_re <= builder_csr_bankarray_csrbank11_ev_pending_re;
    if (builder_csr_bankarray_csrbank11_ev_enable0_re) begin
        main_basesoc_timer_enable_storage <= builder_csr_bankarray_csrbank11_ev_enable0_r;
    end
    main_basesoc_timer_enable_re <= builder_csr_bankarray_csrbank11_ev_enable0_re;
    builder_csr_bankarray_interface12_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank12_sel) begin
        case (builder_csr_bankarray_interface12_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface12_bank_bus_dat_r <= main_basesoc_uart_rxtx_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface12_bank_bus_dat_r <= builder_csr_bankarray_csrbank12_txfull_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface12_bank_bus_dat_r <= builder_csr_bankarray_csrbank12_rxempty_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface12_bank_bus_dat_r <= builder_csr_bankarray_csrbank12_ev_status_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface12_bank_bus_dat_r <= builder_csr_bankarray_csrbank12_ev_pending_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface12_bank_bus_dat_r <= builder_csr_bankarray_csrbank12_ev_enable0_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface12_bank_bus_dat_r <= builder_csr_bankarray_csrbank12_txempty_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface12_bank_bus_dat_r <= builder_csr_bankarray_csrbank12_rxfull_w;
            end
        endcase
    end
    main_basesoc_uart_txfull_re <= builder_csr_bankarray_csrbank12_txfull_re;
    main_basesoc_uart_rxempty_re <= builder_csr_bankarray_csrbank12_rxempty_re;
    main_basesoc_uart_status_re <= builder_csr_bankarray_csrbank12_ev_status_re;
    if (builder_csr_bankarray_csrbank12_ev_pending_re) begin
        main_basesoc_uart_pending_r[1:0] <= builder_csr_bankarray_csrbank12_ev_pending_r;
    end
    main_basesoc_uart_pending_re <= builder_csr_bankarray_csrbank12_ev_pending_re;
    if (builder_csr_bankarray_csrbank12_ev_enable0_re) begin
        main_basesoc_uart_enable_storage[1:0] <= builder_csr_bankarray_csrbank12_ev_enable0_r;
    end
    main_basesoc_uart_enable_re <= builder_csr_bankarray_csrbank12_ev_enable0_re;
    main_basesoc_uart_txempty_re <= builder_csr_bankarray_csrbank12_txempty_re;
    main_basesoc_uart_rxfull_re <= builder_csr_bankarray_csrbank12_rxfull_re;
    builder_csr_bankarray_interface13_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank13_sel) begin
        case (builder_csr_bankarray_interface13_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface13_bank_bus_dat_r <= builder_csr_bankarray_csrbank13_dma_base0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface13_bank_bus_dat_r <= builder_csr_bankarray_csrbank13_dma_length0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface13_bank_bus_dat_r <= builder_csr_bankarray_csrbank13_dma_enable0_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface13_bank_bus_dat_r <= builder_csr_bankarray_csrbank13_dma_done_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface13_bank_bus_dat_r <= builder_csr_bankarray_csrbank13_dma_loop0_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface13_bank_bus_dat_r <= builder_csr_bankarray_csrbank13_dma_offset_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank13_dma_base0_re) begin
        main_vfb_litedramdmareader_base_storage[31:0] <= builder_csr_bankarray_csrbank13_dma_base0_r;
    end
    main_vfb_litedramdmareader_base_re <= builder_csr_bankarray_csrbank13_dma_base0_re;
    if (builder_csr_bankarray_csrbank13_dma_length0_re) begin
        main_vfb_litedramdmareader_length_storage[31:0] <= builder_csr_bankarray_csrbank13_dma_length0_r;
    end
    main_vfb_litedramdmareader_length_re <= builder_csr_bankarray_csrbank13_dma_length0_re;
    if (builder_csr_bankarray_csrbank13_dma_enable0_re) begin
        main_vfb_litedramdmareader_enable_storage <= builder_csr_bankarray_csrbank13_dma_enable0_r;
    end
    main_vfb_litedramdmareader_enable_re <= builder_csr_bankarray_csrbank13_dma_enable0_re;
    main_vfb_litedramdmareader_done_re <= builder_csr_bankarray_csrbank13_dma_done_re;
    if (builder_csr_bankarray_csrbank13_dma_loop0_re) begin
        main_vfb_litedramdmareader_loop_storage <= builder_csr_bankarray_csrbank13_dma_loop0_r;
    end
    main_vfb_litedramdmareader_loop_re <= builder_csr_bankarray_csrbank13_dma_loop0_re;
    main_vfb_litedramdmareader_offset_re <= builder_csr_bankarray_csrbank13_dma_offset_re;
    builder_csr_bankarray_interface14_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank14_sel) begin
        case (builder_csr_bankarray_interface14_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface14_bank_bus_dat_r <= builder_csr_bankarray_csrbank14_enable0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface14_bank_bus_dat_r <= builder_csr_bankarray_csrbank14_hres0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface14_bank_bus_dat_r <= builder_csr_bankarray_csrbank14_hsync_start0_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface14_bank_bus_dat_r <= builder_csr_bankarray_csrbank14_hsync_end0_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface14_bank_bus_dat_r <= builder_csr_bankarray_csrbank14_hscan0_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface14_bank_bus_dat_r <= builder_csr_bankarray_csrbank14_vres0_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface14_bank_bus_dat_r <= builder_csr_bankarray_csrbank14_vsync_start0_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface14_bank_bus_dat_r <= builder_csr_bankarray_csrbank14_vsync_end0_w;
            end
            4'd8: begin
                builder_csr_bankarray_interface14_bank_bus_dat_r <= builder_csr_bankarray_csrbank14_vscan0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank14_enable0_re) begin
        main_vtg_enable_storage <= builder_csr_bankarray_csrbank14_enable0_r;
    end
    main_vtg_enable_re <= builder_csr_bankarray_csrbank14_enable0_re;
    if (builder_csr_bankarray_csrbank14_hres0_re) begin
        main_vtg_hres_storage[11:0] <= builder_csr_bankarray_csrbank14_hres0_r;
    end
    main_vtg_hres_re <= builder_csr_bankarray_csrbank14_hres0_re;
    if (builder_csr_bankarray_csrbank14_hsync_start0_re) begin
        main_vtg_hsync_start_storage[11:0] <= builder_csr_bankarray_csrbank14_hsync_start0_r;
    end
    main_vtg_hsync_start_re <= builder_csr_bankarray_csrbank14_hsync_start0_re;
    if (builder_csr_bankarray_csrbank14_hsync_end0_re) begin
        main_vtg_hsync_end_storage[11:0] <= builder_csr_bankarray_csrbank14_hsync_end0_r;
    end
    main_vtg_hsync_end_re <= builder_csr_bankarray_csrbank14_hsync_end0_re;
    if (builder_csr_bankarray_csrbank14_hscan0_re) begin
        main_vtg_hscan_storage[11:0] <= builder_csr_bankarray_csrbank14_hscan0_r;
    end
    main_vtg_hscan_re <= builder_csr_bankarray_csrbank14_hscan0_re;
    if (builder_csr_bankarray_csrbank14_vres0_re) begin
        main_vtg_vres_storage[11:0] <= builder_csr_bankarray_csrbank14_vres0_r;
    end
    main_vtg_vres_re <= builder_csr_bankarray_csrbank14_vres0_re;
    if (builder_csr_bankarray_csrbank14_vsync_start0_re) begin
        main_vtg_vsync_start_storage[11:0] <= builder_csr_bankarray_csrbank14_vsync_start0_r;
    end
    main_vtg_vsync_start_re <= builder_csr_bankarray_csrbank14_vsync_start0_re;
    if (builder_csr_bankarray_csrbank14_vsync_end0_re) begin
        main_vtg_vsync_end_storage[11:0] <= builder_csr_bankarray_csrbank14_vsync_end0_r;
    end
    main_vtg_vsync_end_re <= builder_csr_bankarray_csrbank14_vsync_end0_re;
    if (builder_csr_bankarray_csrbank14_vscan0_re) begin
        main_vtg_vscan_storage[11:0] <= builder_csr_bankarray_csrbank14_vscan0_r;
    end
    main_vtg_vscan_re <= builder_csr_bankarray_csrbank14_vscan0_re;
    if (sys_rst) begin
        main_basesoc_reset_storage <= 2'd0;
        main_basesoc_reset_re <= 1'd0;
        main_basesoc_scratch_storage <= 32'd305419896;
        main_basesoc_scratch_re <= 1'd0;
        main_basesoc_bus_errors_re <= 1'd0;
        main_basesoc_bus_errors <= 32'd0;
        main_basesoc_basesoc_ram_bus_ack <= 1'd0;
        main_basesoc_ram_bus_ram_bus_ack <= 1'd0;
        serial_tx <= 1'd1;
        main_basesoc_tx_tick <= 1'd0;
        main_basesoc_rx_tick <= 1'd0;
        main_basesoc_rx_rx_d <= 1'd0;
        main_basesoc_uart_txfull_re <= 1'd0;
        main_basesoc_uart_rxempty_re <= 1'd0;
        main_basesoc_uart_tx_pending <= 1'd0;
        main_basesoc_uart_tx_trigger_d <= 1'd0;
        main_basesoc_uart_rx_pending <= 1'd0;
        main_basesoc_uart_rx_trigger_d <= 1'd0;
        main_basesoc_uart_status_re <= 1'd0;
        main_basesoc_uart_pending_re <= 1'd0;
        main_basesoc_uart_pending_r <= 2'd0;
        main_basesoc_uart_enable_storage <= 2'd0;
        main_basesoc_uart_enable_re <= 1'd0;
        main_basesoc_uart_txempty_re <= 1'd0;
        main_basesoc_uart_rxfull_re <= 1'd0;
        main_basesoc_uart_tx_fifo_readable <= 1'd0;
        main_basesoc_uart_tx_fifo_level0 <= 5'd0;
        main_basesoc_uart_tx_fifo_produce <= 4'd0;
        main_basesoc_uart_tx_fifo_consume <= 4'd0;
        main_basesoc_uart_rx_fifo_readable <= 1'd0;
        main_basesoc_uart_rx_fifo_level0 <= 5'd0;
        main_basesoc_uart_rx_fifo_produce <= 4'd0;
        main_basesoc_uart_rx_fifo_consume <= 4'd0;
        main_basesoc_timer_load_storage <= 32'd0;
        main_basesoc_timer_load_re <= 1'd0;
        main_basesoc_timer_reload_storage <= 32'd0;
        main_basesoc_timer_reload_re <= 1'd0;
        main_basesoc_timer_en_storage <= 1'd0;
        main_basesoc_timer_en_re <= 1'd0;
        main_basesoc_timer_update_value_storage <= 1'd0;
        main_basesoc_timer_update_value_re <= 1'd0;
        main_basesoc_timer_value_status <= 32'd0;
        main_basesoc_timer_value_re <= 1'd0;
        main_basesoc_timer_zero_pending <= 1'd0;
        main_basesoc_timer_zero_trigger_d <= 1'd0;
        main_basesoc_timer_status_re <= 1'd0;
        main_basesoc_timer_pending_re <= 1'd0;
        main_basesoc_timer_pending_r <= 1'd0;
        main_basesoc_timer_enable_storage <= 1'd0;
        main_basesoc_timer_enable_re <= 1'd0;
        main_basesoc_timer_value <= 32'd0;
        main_a7ddrphy_rst_storage <= 1'd0;
        main_a7ddrphy_rst_re <= 1'd0;
        main_a7ddrphy_dly_sel_storage <= 2'd0;
        main_a7ddrphy_dly_sel_re <= 1'd0;
        main_a7ddrphy_half_sys8x_taps_storage <= 5'd8;
        main_a7ddrphy_half_sys8x_taps_re <= 1'd0;
        main_a7ddrphy_wlevel_en_storage <= 1'd0;
        main_a7ddrphy_wlevel_en_re <= 1'd0;
        main_a7ddrphy_rdphase_storage <= 2'd2;
        main_a7ddrphy_rdphase_re <= 1'd0;
        main_a7ddrphy_wrphase_storage <= 2'd3;
        main_a7ddrphy_wrphase_re <= 1'd0;
        main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline0 <= 1'd0;
        main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1 <= 1'd0;
        main_a7ddrphy_dqspattern_o1 <= 8'd0;
        main_a7ddrphy_bitslip0_value0 <= 3'd7;
        main_a7ddrphy_bitslip1_value0 <= 3'd7;
        main_a7ddrphy_bitslip0_value1 <= 3'd7;
        main_a7ddrphy_bitslip1_value1 <= 3'd7;
        main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline0 <= 1'd0;
        main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1 <= 1'd0;
        main_a7ddrphy_bitslip0_value2 <= 3'd7;
        main_a7ddrphy_bitslip0_value3 <= 3'd7;
        main_a7ddrphy_bitslip1_value2 <= 3'd7;
        main_a7ddrphy_bitslip1_value3 <= 3'd7;
        main_a7ddrphy_bitslip2_value0 <= 3'd7;
        main_a7ddrphy_bitslip2_value1 <= 3'd7;
        main_a7ddrphy_bitslip3_value0 <= 3'd7;
        main_a7ddrphy_bitslip3_value1 <= 3'd7;
        main_a7ddrphy_bitslip4_value0 <= 3'd7;
        main_a7ddrphy_bitslip4_value1 <= 3'd7;
        main_a7ddrphy_bitslip5_value0 <= 3'd7;
        main_a7ddrphy_bitslip5_value1 <= 3'd7;
        main_a7ddrphy_bitslip6_value0 <= 3'd7;
        main_a7ddrphy_bitslip6_value1 <= 3'd7;
        main_a7ddrphy_bitslip7_value0 <= 3'd7;
        main_a7ddrphy_bitslip7_value1 <= 3'd7;
        main_a7ddrphy_bitslip8_value0 <= 3'd7;
        main_a7ddrphy_bitslip8_value1 <= 3'd7;
        main_a7ddrphy_bitslip9_value0 <= 3'd7;
        main_a7ddrphy_bitslip9_value1 <= 3'd7;
        main_a7ddrphy_bitslip10_value0 <= 3'd7;
        main_a7ddrphy_bitslip10_value1 <= 3'd7;
        main_a7ddrphy_bitslip11_value0 <= 3'd7;
        main_a7ddrphy_bitslip11_value1 <= 3'd7;
        main_a7ddrphy_bitslip12_value0 <= 3'd7;
        main_a7ddrphy_bitslip12_value1 <= 3'd7;
        main_a7ddrphy_bitslip13_value0 <= 3'd7;
        main_a7ddrphy_bitslip13_value1 <= 3'd7;
        main_a7ddrphy_bitslip14_value0 <= 3'd7;
        main_a7ddrphy_bitslip14_value1 <= 3'd7;
        main_a7ddrphy_bitslip15_value0 <= 3'd7;
        main_a7ddrphy_bitslip15_value1 <= 3'd7;
        main_a7ddrphy_rddata_en_tappeddelayline0 <= 1'd0;
        main_a7ddrphy_rddata_en_tappeddelayline1 <= 1'd0;
        main_a7ddrphy_rddata_en_tappeddelayline2 <= 1'd0;
        main_a7ddrphy_rddata_en_tappeddelayline3 <= 1'd0;
        main_a7ddrphy_rddata_en_tappeddelayline4 <= 1'd0;
        main_a7ddrphy_rddata_en_tappeddelayline5 <= 1'd0;
        main_a7ddrphy_rddata_en_tappeddelayline6 <= 1'd0;
        main_a7ddrphy_rddata_en_tappeddelayline7 <= 1'd0;
        main_a7ddrphy_wrdata_en_tappeddelayline0 <= 1'd0;
        main_a7ddrphy_wrdata_en_tappeddelayline1 <= 1'd0;
        main_a7ddrphy_wrdata_en_tappeddelayline2 <= 1'd0;
        main_sdram_storage <= 4'd1;
        main_sdram_re <= 1'd0;
        main_sdram_phaseinjector0_command_storage <= 8'd0;
        main_sdram_phaseinjector0_command_re <= 1'd0;
        main_sdram_phaseinjector0_address_re <= 1'd0;
        main_sdram_phaseinjector0_baddress_re <= 1'd0;
        main_sdram_phaseinjector0_wrdata_re <= 1'd0;
        main_sdram_phaseinjector0_rddata_status <= 32'd0;
        main_sdram_phaseinjector0_rddata_re <= 1'd0;
        main_sdram_phaseinjector1_command_storage <= 8'd0;
        main_sdram_phaseinjector1_command_re <= 1'd0;
        main_sdram_phaseinjector1_address_re <= 1'd0;
        main_sdram_phaseinjector1_baddress_re <= 1'd0;
        main_sdram_phaseinjector1_wrdata_re <= 1'd0;
        main_sdram_phaseinjector1_rddata_status <= 32'd0;
        main_sdram_phaseinjector1_rddata_re <= 1'd0;
        main_sdram_phaseinjector2_command_storage <= 8'd0;
        main_sdram_phaseinjector2_command_re <= 1'd0;
        main_sdram_phaseinjector2_address_re <= 1'd0;
        main_sdram_phaseinjector2_baddress_re <= 1'd0;
        main_sdram_phaseinjector2_wrdata_re <= 1'd0;
        main_sdram_phaseinjector2_rddata_status <= 32'd0;
        main_sdram_phaseinjector2_rddata_re <= 1'd0;
        main_sdram_phaseinjector3_command_storage <= 8'd0;
        main_sdram_phaseinjector3_command_re <= 1'd0;
        main_sdram_phaseinjector3_address_re <= 1'd0;
        main_sdram_phaseinjector3_baddress_re <= 1'd0;
        main_sdram_phaseinjector3_wrdata_re <= 1'd0;
        main_sdram_phaseinjector3_rddata_status <= 32'd0;
        main_sdram_phaseinjector3_rddata_re <= 1'd0;
        main_sdram_dfi_p0_address <= 14'd0;
        main_sdram_dfi_p0_bank <= 3'd0;
        main_sdram_dfi_p0_cas_n <= 1'd1;
        main_sdram_dfi_p0_cs_n <= 1'd1;
        main_sdram_dfi_p0_ras_n <= 1'd1;
        main_sdram_dfi_p0_we_n <= 1'd1;
        main_sdram_dfi_p0_wrdata_en <= 1'd0;
        main_sdram_dfi_p0_rddata_en <= 1'd0;
        main_sdram_dfi_p1_address <= 14'd0;
        main_sdram_dfi_p1_bank <= 3'd0;
        main_sdram_dfi_p1_cas_n <= 1'd1;
        main_sdram_dfi_p1_cs_n <= 1'd1;
        main_sdram_dfi_p1_ras_n <= 1'd1;
        main_sdram_dfi_p1_we_n <= 1'd1;
        main_sdram_dfi_p1_wrdata_en <= 1'd0;
        main_sdram_dfi_p1_rddata_en <= 1'd0;
        main_sdram_dfi_p2_address <= 14'd0;
        main_sdram_dfi_p2_bank <= 3'd0;
        main_sdram_dfi_p2_cas_n <= 1'd1;
        main_sdram_dfi_p2_cs_n <= 1'd1;
        main_sdram_dfi_p2_ras_n <= 1'd1;
        main_sdram_dfi_p2_we_n <= 1'd1;
        main_sdram_dfi_p2_wrdata_en <= 1'd0;
        main_sdram_dfi_p2_rddata_en <= 1'd0;
        main_sdram_dfi_p3_address <= 14'd0;
        main_sdram_dfi_p3_bank <= 3'd0;
        main_sdram_dfi_p3_cas_n <= 1'd1;
        main_sdram_dfi_p3_cs_n <= 1'd1;
        main_sdram_dfi_p3_ras_n <= 1'd1;
        main_sdram_dfi_p3_we_n <= 1'd1;
        main_sdram_dfi_p3_wrdata_en <= 1'd0;
        main_sdram_dfi_p3_rddata_en <= 1'd0;
        main_sdram_cmd_payload_a <= 14'd0;
        main_sdram_cmd_payload_ba <= 3'd0;
        main_sdram_cmd_payload_cas <= 1'd0;
        main_sdram_cmd_payload_ras <= 1'd0;
        main_sdram_cmd_payload_we <= 1'd0;
        main_sdram_timer_count1 <= 10'd781;
        main_sdram_postponer_req_o <= 1'd0;
        main_sdram_postponer_count <= 1'd0;
        main_sdram_sequencer_done1 <= 1'd0;
        main_sdram_sequencer_trigger <= 6'd0;
        main_sdram_sequencer_count <= 1'd0;
        main_sdram_zqcs_timer_count1 <= 27'd99999999;
        main_sdram_zqcs_executer_done <= 1'd0;
        main_sdram_zqcs_executer_trigger <= 5'd0;
        main_sdram_bankmachine0_level <= 4'd0;
        main_sdram_bankmachine0_produce <= 3'd0;
        main_sdram_bankmachine0_consume <= 3'd0;
        main_sdram_bankmachine0_pipe_valid_source_valid <= 1'd0;
        main_sdram_bankmachine0_pipe_valid_source_payload_we <= 1'd0;
        main_sdram_bankmachine0_pipe_valid_source_payload_addr <= 21'd0;
        main_sdram_bankmachine0_row <= 14'd0;
        main_sdram_bankmachine0_row_opened <= 1'd0;
        main_sdram_bankmachine0_twtpcon_ready <= 1'd0;
        main_sdram_bankmachine0_twtpcon_count <= 3'd0;
        main_sdram_bankmachine0_trccon_ready <= 1'd0;
        main_sdram_bankmachine0_trccon_count <= 3'd0;
        main_sdram_bankmachine0_trascon_ready <= 1'd0;
        main_sdram_bankmachine0_trascon_count <= 3'd0;
        main_sdram_bankmachine1_level <= 4'd0;
        main_sdram_bankmachine1_produce <= 3'd0;
        main_sdram_bankmachine1_consume <= 3'd0;
        main_sdram_bankmachine1_pipe_valid_source_valid <= 1'd0;
        main_sdram_bankmachine1_pipe_valid_source_payload_we <= 1'd0;
        main_sdram_bankmachine1_pipe_valid_source_payload_addr <= 21'd0;
        main_sdram_bankmachine1_row <= 14'd0;
        main_sdram_bankmachine1_row_opened <= 1'd0;
        main_sdram_bankmachine1_twtpcon_ready <= 1'd0;
        main_sdram_bankmachine1_twtpcon_count <= 3'd0;
        main_sdram_bankmachine1_trccon_ready <= 1'd0;
        main_sdram_bankmachine1_trccon_count <= 3'd0;
        main_sdram_bankmachine1_trascon_ready <= 1'd0;
        main_sdram_bankmachine1_trascon_count <= 3'd0;
        main_sdram_bankmachine2_level <= 4'd0;
        main_sdram_bankmachine2_produce <= 3'd0;
        main_sdram_bankmachine2_consume <= 3'd0;
        main_sdram_bankmachine2_pipe_valid_source_valid <= 1'd0;
        main_sdram_bankmachine2_pipe_valid_source_payload_we <= 1'd0;
        main_sdram_bankmachine2_pipe_valid_source_payload_addr <= 21'd0;
        main_sdram_bankmachine2_row <= 14'd0;
        main_sdram_bankmachine2_row_opened <= 1'd0;
        main_sdram_bankmachine2_twtpcon_ready <= 1'd0;
        main_sdram_bankmachine2_twtpcon_count <= 3'd0;
        main_sdram_bankmachine2_trccon_ready <= 1'd0;
        main_sdram_bankmachine2_trccon_count <= 3'd0;
        main_sdram_bankmachine2_trascon_ready <= 1'd0;
        main_sdram_bankmachine2_trascon_count <= 3'd0;
        main_sdram_bankmachine3_level <= 4'd0;
        main_sdram_bankmachine3_produce <= 3'd0;
        main_sdram_bankmachine3_consume <= 3'd0;
        main_sdram_bankmachine3_pipe_valid_source_valid <= 1'd0;
        main_sdram_bankmachine3_pipe_valid_source_payload_we <= 1'd0;
        main_sdram_bankmachine3_pipe_valid_source_payload_addr <= 21'd0;
        main_sdram_bankmachine3_row <= 14'd0;
        main_sdram_bankmachine3_row_opened <= 1'd0;
        main_sdram_bankmachine3_twtpcon_ready <= 1'd0;
        main_sdram_bankmachine3_twtpcon_count <= 3'd0;
        main_sdram_bankmachine3_trccon_ready <= 1'd0;
        main_sdram_bankmachine3_trccon_count <= 3'd0;
        main_sdram_bankmachine3_trascon_ready <= 1'd0;
        main_sdram_bankmachine3_trascon_count <= 3'd0;
        main_sdram_bankmachine4_level <= 4'd0;
        main_sdram_bankmachine4_produce <= 3'd0;
        main_sdram_bankmachine4_consume <= 3'd0;
        main_sdram_bankmachine4_pipe_valid_source_valid <= 1'd0;
        main_sdram_bankmachine4_pipe_valid_source_payload_we <= 1'd0;
        main_sdram_bankmachine4_pipe_valid_source_payload_addr <= 21'd0;
        main_sdram_bankmachine4_row <= 14'd0;
        main_sdram_bankmachine4_row_opened <= 1'd0;
        main_sdram_bankmachine4_twtpcon_ready <= 1'd0;
        main_sdram_bankmachine4_twtpcon_count <= 3'd0;
        main_sdram_bankmachine4_trccon_ready <= 1'd0;
        main_sdram_bankmachine4_trccon_count <= 3'd0;
        main_sdram_bankmachine4_trascon_ready <= 1'd0;
        main_sdram_bankmachine4_trascon_count <= 3'd0;
        main_sdram_bankmachine5_level <= 4'd0;
        main_sdram_bankmachine5_produce <= 3'd0;
        main_sdram_bankmachine5_consume <= 3'd0;
        main_sdram_bankmachine5_pipe_valid_source_valid <= 1'd0;
        main_sdram_bankmachine5_pipe_valid_source_payload_we <= 1'd0;
        main_sdram_bankmachine5_pipe_valid_source_payload_addr <= 21'd0;
        main_sdram_bankmachine5_row <= 14'd0;
        main_sdram_bankmachine5_row_opened <= 1'd0;
        main_sdram_bankmachine5_twtpcon_ready <= 1'd0;
        main_sdram_bankmachine5_twtpcon_count <= 3'd0;
        main_sdram_bankmachine5_trccon_ready <= 1'd0;
        main_sdram_bankmachine5_trccon_count <= 3'd0;
        main_sdram_bankmachine5_trascon_ready <= 1'd0;
        main_sdram_bankmachine5_trascon_count <= 3'd0;
        main_sdram_bankmachine6_level <= 4'd0;
        main_sdram_bankmachine6_produce <= 3'd0;
        main_sdram_bankmachine6_consume <= 3'd0;
        main_sdram_bankmachine6_pipe_valid_source_valid <= 1'd0;
        main_sdram_bankmachine6_pipe_valid_source_payload_we <= 1'd0;
        main_sdram_bankmachine6_pipe_valid_source_payload_addr <= 21'd0;
        main_sdram_bankmachine6_row <= 14'd0;
        main_sdram_bankmachine6_row_opened <= 1'd0;
        main_sdram_bankmachine6_twtpcon_ready <= 1'd0;
        main_sdram_bankmachine6_twtpcon_count <= 3'd0;
        main_sdram_bankmachine6_trccon_ready <= 1'd0;
        main_sdram_bankmachine6_trccon_count <= 3'd0;
        main_sdram_bankmachine6_trascon_ready <= 1'd0;
        main_sdram_bankmachine6_trascon_count <= 3'd0;
        main_sdram_bankmachine7_level <= 4'd0;
        main_sdram_bankmachine7_produce <= 3'd0;
        main_sdram_bankmachine7_consume <= 3'd0;
        main_sdram_bankmachine7_pipe_valid_source_valid <= 1'd0;
        main_sdram_bankmachine7_pipe_valid_source_payload_we <= 1'd0;
        main_sdram_bankmachine7_pipe_valid_source_payload_addr <= 21'd0;
        main_sdram_bankmachine7_row <= 14'd0;
        main_sdram_bankmachine7_row_opened <= 1'd0;
        main_sdram_bankmachine7_twtpcon_ready <= 1'd0;
        main_sdram_bankmachine7_twtpcon_count <= 3'd0;
        main_sdram_bankmachine7_trccon_ready <= 1'd0;
        main_sdram_bankmachine7_trccon_count <= 3'd0;
        main_sdram_bankmachine7_trascon_ready <= 1'd0;
        main_sdram_bankmachine7_trascon_count <= 3'd0;
        main_sdram_choose_cmd_grant <= 3'd0;
        main_sdram_choose_req_grant <= 3'd0;
        main_sdram_trrdcon_ready <= 1'd0;
        main_sdram_trrdcon_count <= 1'd0;
        main_sdram_tfawcon_ready <= 1'd1;
        main_sdram_tfawcon_window <= 5'd0;
        main_sdram_tccdcon_ready <= 1'd0;
        main_sdram_tccdcon_count <= 1'd0;
        main_sdram_twtrcon_ready <= 1'd0;
        main_sdram_twtrcon_count <= 3'd0;
        main_sdram_time0 <= 5'd0;
        main_sdram_time1 <= 4'd0;
        main_aborted <= 1'd0;
        main_leds_storage <= 4'd0;
        main_leds_re <= 1'd0;
        main_leds_chaser <= 4'd0;
        main_leds_mode <= 1'd0;
        main_leds_count <= 24'd12500000;
        main_buttons_re <= 1'd0;
        main_buttons_mode_storage <= 4'd0;
        main_buttons_mode_re <= 1'd0;
        main_buttons_edge_storage <= 4'd0;
        main_buttons_edge_re <= 1'd0;
        main_buttons_in_pads_n_d0 <= 1'd0;
        main_buttons_eventsourceprocess0_pending <= 1'd0;
        main_buttons_eventsourceprocess0_trigger_d <= 1'd0;
        main_buttons_in_pads_n_d1 <= 1'd0;
        main_buttons_eventsourceprocess1_pending <= 1'd0;
        main_buttons_eventsourceprocess1_trigger_d <= 1'd0;
        main_buttons_in_pads_n_d2 <= 1'd0;
        main_buttons_eventsourceprocess2_pending <= 1'd0;
        main_buttons_eventsourceprocess2_trigger_d <= 1'd0;
        main_buttons_in_pads_n_d3 <= 1'd0;
        main_buttons_eventsourceprocess3_pending <= 1'd0;
        main_buttons_eventsourceprocess3_trigger_d <= 1'd0;
        main_buttons_status_re <= 1'd0;
        main_buttons_pending_re <= 1'd0;
        main_buttons_pending_r <= 4'd0;
        main_buttons_enable_storage <= 4'd0;
        main_buttons_enable_re <= 1'd0;
        main_gpiotristate0_in_pads_n_d <= 1'd0;
        main_gpiotristate0_esp_pending <= 1'd0;
        main_gpiotristate0_esp_trigger_d <= 1'd0;
        main_gpiotristate1_oe_storage <= 1'd0;
        main_gpiotristate1_oe_re <= 1'd0;
        main_gpiotristate1_in_re <= 1'd0;
        main_gpiotristate1_out_storage <= 1'd0;
        main_gpiotristate1_out_re <= 1'd0;
        main_gpiotristate1_gpiotristate1_mode_storage <= 1'd0;
        main_gpiotristate1_gpiotristate1_mode_re <= 1'd0;
        main_gpiotristate1_gpiotristate1_edge_storage <= 1'd0;
        main_gpiotristate1_gpiotristate1_edge_re <= 1'd0;
        main_gpiotristate1_gpiotristate1_in_pads_n_d <= 1'd0;
        main_gpiotristate1_gpiotristate1_pending <= 1'd0;
        main_gpiotristate1_gpiotristate1_trigger_d <= 1'd0;
        main_gpiotristate1_gpiotristate1_status_re <= 1'd0;
        main_gpiotristate1_gpiotristate1_pending_re <= 1'd0;
        main_gpiotristate1_gpiotristate1_pending_r <= 1'd0;
        main_gpiotristate1_gpiotristate1_enable_storage <= 1'd0;
        main_gpiotristate1_gpiotristate1_enable_re <= 1'd0;
        main_vtg_enable_storage <= 1'd1;
        main_vtg_enable_re <= 1'd0;
        main_vtg_hres_storage <= 12'd800;
        main_vtg_hres_re <= 1'd0;
        main_vtg_hsync_start_storage <= 12'd1010;
        main_vtg_hsync_start_re <= 1'd0;
        main_vtg_hsync_end_storage <= 12'd1011;
        main_vtg_hsync_end_re <= 1'd0;
        main_vtg_hscan_storage <= 12'd1055;
        main_vtg_hscan_re <= 1'd0;
        main_vtg_vres_storage <= 12'd480;
        main_vtg_vres_re <= 1'd0;
        main_vtg_vsync_start_storage <= 12'd502;
        main_vtg_vsync_start_re <= 1'd0;
        main_vtg_vsync_end_storage <= 12'd503;
        main_vtg_vsync_end_re <= 1'd0;
        main_vtg_vscan_storage <= 12'd524;
        main_vtg_vscan_re <= 1'd0;
        main_vfb_dma_res_fifo_level <= 13'd0;
        main_vfb_dma_res_fifo_produce <= 12'd0;
        main_vfb_dma_res_fifo_consume <= 12'd0;
        main_vfb_dma_fifo_readable <= 1'd0;
        main_vfb_dma_fifo_level0 <= 13'd0;
        main_vfb_dma_fifo_produce <= 12'd0;
        main_vfb_dma_fifo_consume <= 12'd0;
        main_vfb_litedramdmareader_base_storage <= 32'd1086324736;
        main_vfb_litedramdmareader_base_re <= 1'd0;
        main_vfb_litedramdmareader_length_storage <= 32'd1536000;
        main_vfb_litedramdmareader_length_re <= 1'd0;
        main_vfb_litedramdmareader_enable_storage <= 1'd0;
        main_vfb_litedramdmareader_enable_re <= 1'd0;
        main_vfb_litedramdmareader_done_re <= 1'd0;
        main_vfb_litedramdmareader_loop_storage <= 1'd1;
        main_vfb_litedramdmareader_loop_re <= 1'd0;
        main_vfb_litedramdmareader_offset_re <= 1'd0;
        main_vfb_litedramdmareader_offset <= 24'd0;
        main_vfb_conv_converter_mux <= 2'd0;
        main_vfb_cdc_cdc_graycounter0_q <= 3'd0;
        main_vfb_cdc_cdc_graycounter0_q_binary <= 3'd0;
        card_detect_re <= 1'd0;
        clocker_storage <= 9'd256;
        clocker_re <= 1'd0;
        clocker_clk1 <= 1'd0;
        clocker_count <= 10'd0;
        clocker_clk_d <= 1'd0;
        clocker_ce_delayed <= 1'd0;
        init_count <= 8'd0;
        cmdw_count <= 8'd0;
        cmdr_timeout <= 32'd100000000;
        cmdr_count <= 8'd0;
        cmdr_busy <= 1'd0;
        cmdr_cmdr_run <= 1'd0;
        cmdr_cmdr_converter_converter_source_payload_data <= 8'd0;
        cmdr_cmdr_converter_converter_source_payload_valid_token_count <= 4'd0;
        cmdr_cmdr_converter_converter_demux <= 3'd0;
        cmdr_cmdr_converter_converter_strobe_all <= 1'd0;
        cmdr_cmdr_buf_pipe_valid_source_valid <= 1'd0;
        cmdr_cmdr_buf_pipe_valid_source_payload_data <= 8'd0;
        cmdr_cmdr_reset <= 1'd0;
        dataw_re <= 1'd0;
        dataw_count <= 8'd0;
        dataw_accepted1 <= 1'd0;
        dataw_crc_error1 <= 1'd0;
        dataw_write_error1 <= 1'd0;
        dataw_crc_run <= 1'd0;
        dataw_crc_converter_converter_source_payload_data <= 8'd0;
        dataw_crc_converter_converter_source_payload_valid_token_count <= 4'd0;
        dataw_crc_converter_converter_demux <= 3'd0;
        dataw_crc_converter_converter_strobe_all <= 1'd0;
        dataw_crc_buf_pipe_valid_source_valid <= 1'd0;
        dataw_crc_buf_pipe_valid_source_payload_data <= 8'd0;
        datar_timeout <= 32'd100000000;
        datar_count <= 10'd0;
        datar_datar_run <= 1'd0;
        datar_datar_converter_converter_source_payload_data <= 8'd0;
        datar_datar_converter_converter_source_payload_valid_token_count <= 2'd0;
        datar_datar_converter_converter_demux <= 1'd0;
        datar_datar_converter_converter_strobe_all <= 1'd0;
        datar_datar_buf_pipe_valid_source_valid <= 1'd0;
        datar_datar_buf_pipe_valid_source_payload_data <= 8'd0;
        datar_datar_reset <= 1'd0;
        clk_i_d <= 1'd0;
        card_detect_irq <= 1'd0;
        card_detect_d <= 1'd0;
        sdcard_core_irq <= 1'd0;
        sdcard_core_cmd_argument_storage <= 32'd0;
        sdcard_core_cmd_argument_re <= 1'd0;
        sdcard_core_cmd_command_storage <= 14'd0;
        sdcard_core_cmd_command_re <= 1'd0;
        sdcard_core_cmd_send_storage <= 1'd0;
        sdcard_core_cmd_send_re <= 1'd0;
        sdcard_core_cmd_response_status <= 128'd0;
        sdcard_core_cmd_response_re <= 1'd0;
        sdcard_core_cmd_event_re <= 1'd0;
        sdcard_core_data_event_re <= 1'd0;
        sdcard_core_block_length_storage <= 10'd0;
        sdcard_core_block_length_re <= 1'd0;
        sdcard_core_block_count_storage <= 32'd0;
        sdcard_core_block_count_re <= 1'd0;
        sdcard_core_crc7_inserter_crc0 <= 7'd0;
        sdcard_core_crc16_inserter_count <= 3'd0;
        sdcard_core_crc16_inserter_crc00 <= 16'd0;
        sdcard_core_crc16_inserter_crc10 <= 16'd0;
        sdcard_core_crc16_inserter_crc20 <= 16'd0;
        sdcard_core_crc16_inserter_crc30 <= 16'd0;
        sdcard_core_fifo_level <= 4'd0;
        sdcard_core_fifo_produce <= 3'd0;
        sdcard_core_fifo_consume <= 3'd0;
        sdcard_core_cmd_count <= 3'd0;
        sdcard_core_cmd_done <= 1'd0;
        sdcard_core_cmd_error <= 1'd0;
        sdcard_core_cmd_timeout <= 1'd0;
        sdcard_core_data_count <= 32'd0;
        sdcard_core_data_done <= 1'd0;
        sdcard_core_data_error <= 1'd0;
        sdcard_core_data_timeout <= 1'd0;
        sdcard_core_done_d <= 1'd0;
        sdcard_block2mem_irq <= 1'd0;
        sdcard_block2mem_fifo_readable <= 1'd0;
        sdcard_block2mem_fifo_level0 <= 10'd0;
        sdcard_block2mem_fifo_produce <= 9'd0;
        sdcard_block2mem_fifo_consume <= 9'd0;
        sdcard_block2mem_converter_source_payload_data <= 32'd0;
        sdcard_block2mem_converter_source_payload_valid_token_count <= 3'd0;
        sdcard_block2mem_converter_demux <= 2'd0;
        sdcard_block2mem_converter_strobe_all <= 1'd0;
        sdcard_block2mem_wishbonedmawriter_offset1 <= 32'd0;
        sdcard_block2mem_wishbonedmawriter_base_storage <= 64'd0;
        sdcard_block2mem_wishbonedmawriter_base_re <= 1'd0;
        sdcard_block2mem_wishbonedmawriter_length_storage <= 32'd0;
        sdcard_block2mem_wishbonedmawriter_length_re <= 1'd0;
        sdcard_block2mem_wishbonedmawriter_enable_storage <= 1'd0;
        sdcard_block2mem_wishbonedmawriter_enable_re <= 1'd0;
        sdcard_block2mem_wishbonedmawriter_done_re <= 1'd0;
        sdcard_block2mem_wishbonedmawriter_loop_storage <= 1'd0;
        sdcard_block2mem_wishbonedmawriter_loop_re <= 1'd0;
        sdcard_block2mem_wishbonedmawriter_offset_re <= 1'd0;
        sdcard_block2mem_connect <= 1'd0;
        sdcard_block2mem_done_d <= 1'd0;
        sdcard_mem2block_irq <= 1'd0;
        sdcard_mem2block_dma_fifo_level <= 5'd0;
        sdcard_mem2block_dma_fifo_produce <= 4'd0;
        sdcard_mem2block_dma_fifo_consume <= 4'd0;
        sdcard_mem2block_dma_offset1 <= 32'd0;
        sdcard_mem2block_dma_base_storage <= 64'd0;
        sdcard_mem2block_dma_base_re <= 1'd0;
        sdcard_mem2block_dma_length_storage <= 32'd0;
        sdcard_mem2block_dma_length_re <= 1'd0;
        sdcard_mem2block_dma_enable_storage <= 1'd0;
        sdcard_mem2block_dma_enable_re <= 1'd0;
        sdcard_mem2block_dma_done_re <= 1'd0;
        sdcard_mem2block_dma_loop_storage <= 1'd0;
        sdcard_mem2block_dma_loop_re <= 1'd0;
        sdcard_mem2block_dma_offset_re <= 1'd0;
        sdcard_mem2block_converter_converter_mux <= 2'd0;
        sdcard_mem2block_fifo_readable <= 1'd0;
        sdcard_mem2block_fifo_level0 <= 10'd0;
        sdcard_mem2block_fifo_produce <= 9'd0;
        sdcard_mem2block_fifo_consume <= 9'd0;
        sdcard_mem2block_count <= 9'd0;
        sdcard_mem2block_done_d <= 1'd0;
        card_detect_pending <= 1'd0;
        block2mem_dma_pending <= 1'd0;
        mem2block_dma_pending <= 1'd0;
        eventmanager_status_re <= 1'd0;
        eventmanager_pending_re <= 1'd0;
        eventmanager_pending_r <= 4'd0;
        eventmanager_enable_storage <= 4'd0;
        eventmanager_enable_re <= 1'd0;
        builder_interface1_re <= 1'd0;
        builder_interface1_we <= 1'd0;
        builder_grant <= 2'd0;
        builder_slave_sel_r <= 4'd0;
        builder_count <= 20'd1000000;
        builder_csr_bankarray_sel_r <= 1'd0;
        builder_rs232phytx_state <= 1'd0;
        builder_rs232phyrx_state <= 1'd0;
        builder_refresher_state <= 2'd0;
        builder_bankmachine0_state <= 4'd0;
        builder_bankmachine1_state <= 4'd0;
        builder_bankmachine2_state <= 4'd0;
        builder_bankmachine3_state <= 4'd0;
        builder_bankmachine4_state <= 4'd0;
        builder_bankmachine5_state <= 4'd0;
        builder_bankmachine6_state <= 4'd0;
        builder_bankmachine7_state <= 4'd0;
        builder_multiplexer_state <= 4'd0;
        builder_roundrobin0_grant <= 1'd0;
        builder_roundrobin1_grant <= 1'd0;
        builder_roundrobin2_grant <= 1'd0;
        builder_roundrobin3_grant <= 1'd0;
        builder_roundrobin4_grant <= 1'd0;
        builder_roundrobin5_grant <= 1'd0;
        builder_roundrobin6_grant <= 1'd0;
        builder_roundrobin7_grant <= 1'd0;
        builder_new_master_wdata_ready0 <= 1'd0;
        builder_new_master_wdata_ready1 <= 1'd0;
        builder_new_master_wdata_ready2 <= 1'd0;
        builder_new_master_wdata_ready3 <= 1'd0;
        builder_new_master_rdata_valid0 <= 1'd0;
        builder_new_master_rdata_valid1 <= 1'd0;
        builder_new_master_rdata_valid2 <= 1'd0;
        builder_new_master_rdata_valid3 <= 1'd0;
        builder_new_master_rdata_valid4 <= 1'd0;
        builder_new_master_rdata_valid5 <= 1'd0;
        builder_new_master_rdata_valid6 <= 1'd0;
        builder_new_master_rdata_valid7 <= 1'd0;
        builder_new_master_rdata_valid8 <= 1'd0;
        builder_new_master_rdata_valid9 <= 1'd0;
        builder_new_master_rdata_valid10 <= 1'd0;
        builder_new_master_rdata_valid11 <= 1'd0;
        builder_new_master_rdata_valid12 <= 1'd0;
        builder_new_master_rdata_valid13 <= 1'd0;
        builder_new_master_rdata_valid14 <= 1'd0;
        builder_new_master_rdata_valid15 <= 1'd0;
        builder_new_master_rdata_valid16 <= 1'd0;
        builder_new_master_rdata_valid17 <= 1'd0;
        builder_fullmemorywe_state <= 2'd0;
        builder_litedramwishbone2native_state <= 2'd0;
        builder_litedramdmareader_state <= 2'd0;
        builder_sdphyinit_state <= 1'd0;
        builder_sdphycmdw_state <= 2'd0;
        builder_sdphycmdr_state <= 3'd0;
        builder_sdphydataw_state <= 3'd0;
        builder_sdphydatar_state <= 3'd0;
        builder_crc16inserter_state <= 1'd0;
        builder_fsm_state <= 3'd0;
        builder_sdblock2memdma_state <= 2'd0;
        builder_sdmem2blockdma_state <= 2'd0;
        builder_wishbone2csr_state <= 2'd0;
    end
    builder_impl_xilinxmultiregimpl00 <= serial_rx;
    builder_impl_xilinxmultiregimpl01 <= builder_impl_xilinxmultiregimpl00;
    builder_impl_xilinxmultiregimpl1_xilinxmultiregimpl10 <= {user_btn3, user_btn2, user_btn1, user_btn0};
    builder_impl_xilinxmultiregimpl1_xilinxmultiregimpl11 <= builder_impl_xilinxmultiregimpl1_xilinxmultiregimpl10;
    builder_impl_xilinxmultiregimpl20 <= main_gpiotristate0_i;
    builder_impl_xilinxmultiregimpl21 <= builder_impl_xilinxmultiregimpl20;
    builder_impl_xilinxmultiregimpl30 <= main_gpiotristate1_i;
    builder_impl_xilinxmultiregimpl31 <= builder_impl_xilinxmultiregimpl30;
    builder_impl_xilinxmultiregimpl140 <= main_vfb_cdc_cdc_graycounter1_q;
    builder_impl_xilinxmultiregimpl141 <= builder_impl_xilinxmultiregimpl140;
    builder_impl_xilinxmultiregimpl16_xilinxmultiregimpl16 <= (~clocker_clk0);
end


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
// Instance BUFG of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG(
	// Inputs.
	.I (main_clkout0),

	// Outputs.
	.O (main_clkout_buf0)
);

//------------------------------------------------------------------------------
// Instance BUFG_1 of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG_1(
	// Inputs.
	.I (main_clkout1),

	// Outputs.
	.O (main_clkout_buf1)
);

//------------------------------------------------------------------------------
// Instance BUFG_2 of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG_2(
	// Inputs.
	.I (main_clkout2),

	// Outputs.
	.O (main_clkout_buf2)
);

//------------------------------------------------------------------------------
// Instance BUFG_3 of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG_3(
	// Inputs.
	.I (main_clkout3),

	// Outputs.
	.O (main_clkout_buf3)
);

//------------------------------------------------------------------------------
// Instance BUFG_4 of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG_4(
	// Inputs.
	.I (main_clkout4),

	// Outputs.
	.O (main_clkout_buf4)
);

//------------------------------------------------------------------------------
// Instance IDELAYCTRL of IDELAYCTRL Module.
//------------------------------------------------------------------------------
IDELAYCTRL IDELAYCTRL(
	// Inputs.
	.REFCLK (idelay_clk),
	.RST    (main_ic_reset)
);

//------------------------------------------------------------------------------
// Memory rom: 10937-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [31:0] rom[0:10936];
initial begin
	$readmemh("alientek_davinci_rom.init", rom);
end
reg [31:0] rom_dat0;
always @(posedge sys_clk) begin
	rom_dat0 <= rom[main_basesoc_basesoc_adr];
end
assign main_basesoc_basesoc_dat_r = rom_dat0;


//------------------------------------------------------------------------------
// Memory sram: 2048-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [31:0] sram[0:2047];
initial begin
	$readmemh("alientek_davinci_sram.init", sram);
end
reg [10:0] sram_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_ram_we[0])
		sram[main_basesoc_ram_adr][7:0] <= main_basesoc_ram_dat_w[7:0];
	if (main_basesoc_ram_we[1])
		sram[main_basesoc_ram_adr][15:8] <= main_basesoc_ram_dat_w[15:8];
	if (main_basesoc_ram_we[2])
		sram[main_basesoc_ram_adr][23:16] <= main_basesoc_ram_dat_w[23:16];
	if (main_basesoc_ram_we[3])
		sram[main_basesoc_ram_adr][31:24] <= main_basesoc_ram_dat_w[31:24];
	sram_adr0 <= main_basesoc_ram_adr;
end
assign main_basesoc_ram_dat_r = sram[sram_adr0];


//------------------------------------------------------------------------------
// Memory mem: 50-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [7:0] mem[0:49];
initial begin
	$readmemh("alientek_davinci_mem.init", mem);
end
reg [5:0] mem_adr0;
always @(posedge sys_clk) begin
	mem_adr0 <= builder_csr_bankarray_adr;
end
assign builder_csr_bankarray_dat_r = mem[mem_adr0];


//------------------------------------------------------------------------------
// Memory storage: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage[0:15];
reg [9:0] storage_dat0;
reg [9:0] storage_dat1;
always @(posedge sys_clk) begin
	if (main_basesoc_uart_tx_fifo_wrport_we)
		storage[main_basesoc_uart_tx_fifo_wrport_adr] <= main_basesoc_uart_tx_fifo_wrport_dat_w;
	storage_dat0 <= storage[main_basesoc_uart_tx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (main_basesoc_uart_tx_fifo_rdport_re)
		storage_dat1 <= storage[main_basesoc_uart_tx_fifo_rdport_adr];
end
assign main_basesoc_uart_tx_fifo_wrport_dat_r = storage_dat0;
assign main_basesoc_uart_tx_fifo_rdport_dat_r = storage_dat1;


//------------------------------------------------------------------------------
// Memory storage_1: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_1[0:15];
reg [9:0] storage_1_dat0;
reg [9:0] storage_1_dat1;
always @(posedge sys_clk) begin
	if (main_basesoc_uart_rx_fifo_wrport_we)
		storage_1[main_basesoc_uart_rx_fifo_wrport_adr] <= main_basesoc_uart_rx_fifo_wrport_dat_w;
	storage_1_dat0 <= storage_1[main_basesoc_uart_rx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (main_basesoc_uart_rx_fifo_rdport_re)
		storage_1_dat1 <= storage_1[main_basesoc_uart_rx_fifo_rdport_adr];
end
assign main_basesoc_uart_rx_fifo_wrport_dat_r = storage_1_dat0;
assign main_basesoc_uart_rx_fifo_rdport_dat_r = storage_1_dat1;


//------------------------------------------------------------------------------
// Instance OSERDESE2 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (1'd0),
	.D2     (1'd1),
	.D3     (1'd0),
	.D4     (1'd1),
	.D5     (1'd0),
	.D6     (1'd1),
	.D7     (1'd0),
	.D8     (1'd1),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_a7ddrphy_sd_clk_se_nodelay)
);

//------------------------------------------------------------------------------
// Instance OBUFDS of OBUFDS Module.
//------------------------------------------------------------------------------
OBUFDS OBUFDS(
	// Inputs.
	.I  (main_a7ddrphy_sd_clk_se_nodelay),

	// Outputs.
	.O  (ddram_clk_p),
	.OB (ddram_clk_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_1 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_1 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_reset_n),
	.D2     (main_a7ddrphy_dfi_p0_reset_n),
	.D3     (main_a7ddrphy_dfi_p1_reset_n),
	.D4     (main_a7ddrphy_dfi_p1_reset_n),
	.D5     (main_a7ddrphy_dfi_p2_reset_n),
	.D6     (main_a7ddrphy_dfi_p2_reset_n),
	.D7     (main_a7ddrphy_dfi_p3_reset_n),
	.D8     (main_a7ddrphy_dfi_p3_reset_n),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_reset_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_2 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_2 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_cs_n),
	.D2     (main_a7ddrphy_dfi_p0_cs_n),
	.D3     (main_a7ddrphy_dfi_p1_cs_n),
	.D4     (main_a7ddrphy_dfi_p1_cs_n),
	.D5     (main_a7ddrphy_dfi_p2_cs_n),
	.D6     (main_a7ddrphy_dfi_p2_cs_n),
	.D7     (main_a7ddrphy_dfi_p3_cs_n),
	.D8     (main_a7ddrphy_dfi_p3_cs_n),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_cs_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_3 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_3 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[0]),
	.D2     (main_a7ddrphy_dfi_p0_address[0]),
	.D3     (main_a7ddrphy_dfi_p1_address[0]),
	.D4     (main_a7ddrphy_dfi_p1_address[0]),
	.D5     (main_a7ddrphy_dfi_p2_address[0]),
	.D6     (main_a7ddrphy_dfi_p2_address[0]),
	.D7     (main_a7ddrphy_dfi_p3_address[0]),
	.D8     (main_a7ddrphy_dfi_p3_address[0]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[0])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_4 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_4 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[1]),
	.D2     (main_a7ddrphy_dfi_p0_address[1]),
	.D3     (main_a7ddrphy_dfi_p1_address[1]),
	.D4     (main_a7ddrphy_dfi_p1_address[1]),
	.D5     (main_a7ddrphy_dfi_p2_address[1]),
	.D6     (main_a7ddrphy_dfi_p2_address[1]),
	.D7     (main_a7ddrphy_dfi_p3_address[1]),
	.D8     (main_a7ddrphy_dfi_p3_address[1]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[1])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_5 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_5 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[2]),
	.D2     (main_a7ddrphy_dfi_p0_address[2]),
	.D3     (main_a7ddrphy_dfi_p1_address[2]),
	.D4     (main_a7ddrphy_dfi_p1_address[2]),
	.D5     (main_a7ddrphy_dfi_p2_address[2]),
	.D6     (main_a7ddrphy_dfi_p2_address[2]),
	.D7     (main_a7ddrphy_dfi_p3_address[2]),
	.D8     (main_a7ddrphy_dfi_p3_address[2]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[2])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_6 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_6 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[3]),
	.D2     (main_a7ddrphy_dfi_p0_address[3]),
	.D3     (main_a7ddrphy_dfi_p1_address[3]),
	.D4     (main_a7ddrphy_dfi_p1_address[3]),
	.D5     (main_a7ddrphy_dfi_p2_address[3]),
	.D6     (main_a7ddrphy_dfi_p2_address[3]),
	.D7     (main_a7ddrphy_dfi_p3_address[3]),
	.D8     (main_a7ddrphy_dfi_p3_address[3]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[3])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_7 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_7 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[4]),
	.D2     (main_a7ddrphy_dfi_p0_address[4]),
	.D3     (main_a7ddrphy_dfi_p1_address[4]),
	.D4     (main_a7ddrphy_dfi_p1_address[4]),
	.D5     (main_a7ddrphy_dfi_p2_address[4]),
	.D6     (main_a7ddrphy_dfi_p2_address[4]),
	.D7     (main_a7ddrphy_dfi_p3_address[4]),
	.D8     (main_a7ddrphy_dfi_p3_address[4]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[4])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_8 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_8 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[5]),
	.D2     (main_a7ddrphy_dfi_p0_address[5]),
	.D3     (main_a7ddrphy_dfi_p1_address[5]),
	.D4     (main_a7ddrphy_dfi_p1_address[5]),
	.D5     (main_a7ddrphy_dfi_p2_address[5]),
	.D6     (main_a7ddrphy_dfi_p2_address[5]),
	.D7     (main_a7ddrphy_dfi_p3_address[5]),
	.D8     (main_a7ddrphy_dfi_p3_address[5]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[5])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_9 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_9 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[6]),
	.D2     (main_a7ddrphy_dfi_p0_address[6]),
	.D3     (main_a7ddrphy_dfi_p1_address[6]),
	.D4     (main_a7ddrphy_dfi_p1_address[6]),
	.D5     (main_a7ddrphy_dfi_p2_address[6]),
	.D6     (main_a7ddrphy_dfi_p2_address[6]),
	.D7     (main_a7ddrphy_dfi_p3_address[6]),
	.D8     (main_a7ddrphy_dfi_p3_address[6]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[6])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_10 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_10 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[7]),
	.D2     (main_a7ddrphy_dfi_p0_address[7]),
	.D3     (main_a7ddrphy_dfi_p1_address[7]),
	.D4     (main_a7ddrphy_dfi_p1_address[7]),
	.D5     (main_a7ddrphy_dfi_p2_address[7]),
	.D6     (main_a7ddrphy_dfi_p2_address[7]),
	.D7     (main_a7ddrphy_dfi_p3_address[7]),
	.D8     (main_a7ddrphy_dfi_p3_address[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[7])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_11 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_11 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[8]),
	.D2     (main_a7ddrphy_dfi_p0_address[8]),
	.D3     (main_a7ddrphy_dfi_p1_address[8]),
	.D4     (main_a7ddrphy_dfi_p1_address[8]),
	.D5     (main_a7ddrphy_dfi_p2_address[8]),
	.D6     (main_a7ddrphy_dfi_p2_address[8]),
	.D7     (main_a7ddrphy_dfi_p3_address[8]),
	.D8     (main_a7ddrphy_dfi_p3_address[8]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[8])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_12 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_12 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[9]),
	.D2     (main_a7ddrphy_dfi_p0_address[9]),
	.D3     (main_a7ddrphy_dfi_p1_address[9]),
	.D4     (main_a7ddrphy_dfi_p1_address[9]),
	.D5     (main_a7ddrphy_dfi_p2_address[9]),
	.D6     (main_a7ddrphy_dfi_p2_address[9]),
	.D7     (main_a7ddrphy_dfi_p3_address[9]),
	.D8     (main_a7ddrphy_dfi_p3_address[9]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[9])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_13 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_13 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[10]),
	.D2     (main_a7ddrphy_dfi_p0_address[10]),
	.D3     (main_a7ddrphy_dfi_p1_address[10]),
	.D4     (main_a7ddrphy_dfi_p1_address[10]),
	.D5     (main_a7ddrphy_dfi_p2_address[10]),
	.D6     (main_a7ddrphy_dfi_p2_address[10]),
	.D7     (main_a7ddrphy_dfi_p3_address[10]),
	.D8     (main_a7ddrphy_dfi_p3_address[10]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[10])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_14 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_14 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[11]),
	.D2     (main_a7ddrphy_dfi_p0_address[11]),
	.D3     (main_a7ddrphy_dfi_p1_address[11]),
	.D4     (main_a7ddrphy_dfi_p1_address[11]),
	.D5     (main_a7ddrphy_dfi_p2_address[11]),
	.D6     (main_a7ddrphy_dfi_p2_address[11]),
	.D7     (main_a7ddrphy_dfi_p3_address[11]),
	.D8     (main_a7ddrphy_dfi_p3_address[11]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[11])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_15 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_15 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[12]),
	.D2     (main_a7ddrphy_dfi_p0_address[12]),
	.D3     (main_a7ddrphy_dfi_p1_address[12]),
	.D4     (main_a7ddrphy_dfi_p1_address[12]),
	.D5     (main_a7ddrphy_dfi_p2_address[12]),
	.D6     (main_a7ddrphy_dfi_p2_address[12]),
	.D7     (main_a7ddrphy_dfi_p3_address[12]),
	.D8     (main_a7ddrphy_dfi_p3_address[12]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[12])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_16 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_16 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[13]),
	.D2     (main_a7ddrphy_dfi_p0_address[13]),
	.D3     (main_a7ddrphy_dfi_p1_address[13]),
	.D4     (main_a7ddrphy_dfi_p1_address[13]),
	.D5     (main_a7ddrphy_dfi_p2_address[13]),
	.D6     (main_a7ddrphy_dfi_p2_address[13]),
	.D7     (main_a7ddrphy_dfi_p3_address[13]),
	.D8     (main_a7ddrphy_dfi_p3_address[13]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[13])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_17 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_17 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_bank[0]),
	.D2     (main_a7ddrphy_dfi_p0_bank[0]),
	.D3     (main_a7ddrphy_dfi_p1_bank[0]),
	.D4     (main_a7ddrphy_dfi_p1_bank[0]),
	.D5     (main_a7ddrphy_dfi_p2_bank[0]),
	.D6     (main_a7ddrphy_dfi_p2_bank[0]),
	.D7     (main_a7ddrphy_dfi_p3_bank[0]),
	.D8     (main_a7ddrphy_dfi_p3_bank[0]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_a7ddrphy_pads_ba[0])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_18 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_18 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_bank[1]),
	.D2     (main_a7ddrphy_dfi_p0_bank[1]),
	.D3     (main_a7ddrphy_dfi_p1_bank[1]),
	.D4     (main_a7ddrphy_dfi_p1_bank[1]),
	.D5     (main_a7ddrphy_dfi_p2_bank[1]),
	.D6     (main_a7ddrphy_dfi_p2_bank[1]),
	.D7     (main_a7ddrphy_dfi_p3_bank[1]),
	.D8     (main_a7ddrphy_dfi_p3_bank[1]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_a7ddrphy_pads_ba[1])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_19 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_19 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_bank[2]),
	.D2     (main_a7ddrphy_dfi_p0_bank[2]),
	.D3     (main_a7ddrphy_dfi_p1_bank[2]),
	.D4     (main_a7ddrphy_dfi_p1_bank[2]),
	.D5     (main_a7ddrphy_dfi_p2_bank[2]),
	.D6     (main_a7ddrphy_dfi_p2_bank[2]),
	.D7     (main_a7ddrphy_dfi_p3_bank[2]),
	.D8     (main_a7ddrphy_dfi_p3_bank[2]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_a7ddrphy_pads_ba[2])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_20 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_20 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_ras_n),
	.D2     (main_a7ddrphy_dfi_p0_ras_n),
	.D3     (main_a7ddrphy_dfi_p1_ras_n),
	.D4     (main_a7ddrphy_dfi_p1_ras_n),
	.D5     (main_a7ddrphy_dfi_p2_ras_n),
	.D6     (main_a7ddrphy_dfi_p2_ras_n),
	.D7     (main_a7ddrphy_dfi_p3_ras_n),
	.D8     (main_a7ddrphy_dfi_p3_ras_n),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_ras_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_21 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_21 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_cas_n),
	.D2     (main_a7ddrphy_dfi_p0_cas_n),
	.D3     (main_a7ddrphy_dfi_p1_cas_n),
	.D4     (main_a7ddrphy_dfi_p1_cas_n),
	.D5     (main_a7ddrphy_dfi_p2_cas_n),
	.D6     (main_a7ddrphy_dfi_p2_cas_n),
	.D7     (main_a7ddrphy_dfi_p3_cas_n),
	.D8     (main_a7ddrphy_dfi_p3_cas_n),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_cas_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_22 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_22 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_we_n),
	.D2     (main_a7ddrphy_dfi_p0_we_n),
	.D3     (main_a7ddrphy_dfi_p1_we_n),
	.D4     (main_a7ddrphy_dfi_p1_we_n),
	.D5     (main_a7ddrphy_dfi_p2_we_n),
	.D6     (main_a7ddrphy_dfi_p2_we_n),
	.D7     (main_a7ddrphy_dfi_p3_we_n),
	.D8     (main_a7ddrphy_dfi_p3_we_n),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_we_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_23 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_23 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_cke),
	.D2     (main_a7ddrphy_dfi_p0_cke),
	.D3     (main_a7ddrphy_dfi_p1_cke),
	.D4     (main_a7ddrphy_dfi_p1_cke),
	.D5     (main_a7ddrphy_dfi_p2_cke),
	.D6     (main_a7ddrphy_dfi_p2_cke),
	.D7     (main_a7ddrphy_dfi_p3_cke),
	.D8     (main_a7ddrphy_dfi_p3_cke),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_cke)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_24 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_24 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_odt),
	.D2     (main_a7ddrphy_dfi_p0_odt),
	.D3     (main_a7ddrphy_dfi_p1_odt),
	.D4     (main_a7ddrphy_dfi_p1_odt),
	.D5     (main_a7ddrphy_dfi_p2_odt),
	.D6     (main_a7ddrphy_dfi_p2_odt),
	.D7     (main_a7ddrphy_dfi_p3_odt),
	.D8     (main_a7ddrphy_dfi_p3_odt),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_odt)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_25 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_25 (
	// Inputs.
	.CLK    (sys4x_dqs_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip00[0]),
	.D2     (main_a7ddrphy_bitslip00[1]),
	.D3     (main_a7ddrphy_bitslip00[2]),
	.D4     (main_a7ddrphy_bitslip00[3]),
	.D5     (main_a7ddrphy_bitslip00[4]),
	.D6     (main_a7ddrphy_bitslip00[5]),
	.D7     (main_a7ddrphy_bitslip00[6]),
	.D8     (main_a7ddrphy_bitslip00[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OFB    (main_a7ddrphy0),
	.OQ     (main_a7ddrphy_dqs_o_no_delay0),
	.TQ     (main_a7ddrphy_dqs_t0)
);

//------------------------------------------------------------------------------
// Instance IOBUFDS of IOBUFDS Module.
//------------------------------------------------------------------------------
IOBUFDS IOBUFDS(
	// Inputs.
	.I   (main_a7ddrphy_dqs_o_no_delay0),
	.T   (main_a7ddrphy_dqs_t0),

	// InOuts.
	.IO  (ddram_dqs_p[0]),
	.IOB (ddram_dqs_n[0])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_26 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_26 (
	// Inputs.
	.CLK    (sys4x_dqs_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip10[0]),
	.D2     (main_a7ddrphy_bitslip10[1]),
	.D3     (main_a7ddrphy_bitslip10[2]),
	.D4     (main_a7ddrphy_bitslip10[3]),
	.D5     (main_a7ddrphy_bitslip10[4]),
	.D6     (main_a7ddrphy_bitslip10[5]),
	.D7     (main_a7ddrphy_bitslip10[6]),
	.D8     (main_a7ddrphy_bitslip10[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OFB    (main_a7ddrphy1),
	.OQ     (main_a7ddrphy_dqs_o_no_delay1),
	.TQ     (main_a7ddrphy_dqs_t1)
);

//------------------------------------------------------------------------------
// Instance IOBUFDS_1 of IOBUFDS Module.
//------------------------------------------------------------------------------
IOBUFDS IOBUFDS_1(
	// Inputs.
	.I   (main_a7ddrphy_dqs_o_no_delay1),
	.T   (main_a7ddrphy_dqs_t1),

	// InOuts.
	.IO  (ddram_dqs_p[1]),
	.IOB (ddram_dqs_n[1])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_27 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_27 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip01[0]),
	.D2     (main_a7ddrphy_bitslip01[1]),
	.D3     (main_a7ddrphy_bitslip01[2]),
	.D4     (main_a7ddrphy_bitslip01[3]),
	.D5     (main_a7ddrphy_bitslip01[4]),
	.D6     (main_a7ddrphy_bitslip01[5]),
	.D7     (main_a7ddrphy_bitslip01[6]),
	.D8     (main_a7ddrphy_bitslip01[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_dm[0])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_28 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_28 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip11[0]),
	.D2     (main_a7ddrphy_bitslip11[1]),
	.D3     (main_a7ddrphy_bitslip11[2]),
	.D4     (main_a7ddrphy_bitslip11[3]),
	.D5     (main_a7ddrphy_bitslip11[4]),
	.D6     (main_a7ddrphy_bitslip11[5]),
	.D7     (main_a7ddrphy_bitslip11[6]),
	.D8     (main_a7ddrphy_bitslip11[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_dm[1])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_29 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_29 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip02[0]),
	.D2     (main_a7ddrphy_bitslip02[1]),
	.D3     (main_a7ddrphy_bitslip02[2]),
	.D4     (main_a7ddrphy_bitslip02[3]),
	.D5     (main_a7ddrphy_bitslip02[4]),
	.D6     (main_a7ddrphy_bitslip02[5]),
	.D7     (main_a7ddrphy_bitslip02[6]),
	.D8     (main_a7ddrphy_bitslip02[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay0),
	.TQ     (main_a7ddrphy_dq_t0)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed0),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip03[7]),
	.Q2      (main_a7ddrphy_bitslip03[6]),
	.Q3      (main_a7ddrphy_bitslip03[5]),
	.Q4      (main_a7ddrphy_bitslip03[4]),
	.Q5      (main_a7ddrphy_bitslip03[3]),
	.Q6      (main_a7ddrphy_bitslip03[2]),
	.Q7      (main_a7ddrphy_bitslip03[1]),
	.Q8      (main_a7ddrphy_bitslip03[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay0),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed0)
);

//------------------------------------------------------------------------------
// Instance IOBUF of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay0),
	.T  (main_a7ddrphy_dq_t0),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay0),

	// InOuts.
	.IO (ddram_dq[0])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_30 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_30 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip12[0]),
	.D2     (main_a7ddrphy_bitslip12[1]),
	.D3     (main_a7ddrphy_bitslip12[2]),
	.D4     (main_a7ddrphy_bitslip12[3]),
	.D5     (main_a7ddrphy_bitslip12[4]),
	.D6     (main_a7ddrphy_bitslip12[5]),
	.D7     (main_a7ddrphy_bitslip12[6]),
	.D8     (main_a7ddrphy_bitslip12[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay1),
	.TQ     (main_a7ddrphy_dq_t1)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_1 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_1 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed1),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip13[7]),
	.Q2      (main_a7ddrphy_bitslip13[6]),
	.Q3      (main_a7ddrphy_bitslip13[5]),
	.Q4      (main_a7ddrphy_bitslip13[4]),
	.Q5      (main_a7ddrphy_bitslip13[3]),
	.Q6      (main_a7ddrphy_bitslip13[2]),
	.Q7      (main_a7ddrphy_bitslip13[1]),
	.Q8      (main_a7ddrphy_bitslip13[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_1 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_1 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay1),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed1)
);

//------------------------------------------------------------------------------
// Instance IOBUF_1 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_1(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay1),
	.T  (main_a7ddrphy_dq_t1),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay1),

	// InOuts.
	.IO (ddram_dq[1])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_31 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_31 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip20[0]),
	.D2     (main_a7ddrphy_bitslip20[1]),
	.D3     (main_a7ddrphy_bitslip20[2]),
	.D4     (main_a7ddrphy_bitslip20[3]),
	.D5     (main_a7ddrphy_bitslip20[4]),
	.D6     (main_a7ddrphy_bitslip20[5]),
	.D7     (main_a7ddrphy_bitslip20[6]),
	.D8     (main_a7ddrphy_bitslip20[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay2),
	.TQ     (main_a7ddrphy_dq_t2)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_2 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_2 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed2),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip21[7]),
	.Q2      (main_a7ddrphy_bitslip21[6]),
	.Q3      (main_a7ddrphy_bitslip21[5]),
	.Q4      (main_a7ddrphy_bitslip21[4]),
	.Q5      (main_a7ddrphy_bitslip21[3]),
	.Q6      (main_a7ddrphy_bitslip21[2]),
	.Q7      (main_a7ddrphy_bitslip21[1]),
	.Q8      (main_a7ddrphy_bitslip21[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_2 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_2 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay2),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed2)
);

//------------------------------------------------------------------------------
// Instance IOBUF_2 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_2(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay2),
	.T  (main_a7ddrphy_dq_t2),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay2),

	// InOuts.
	.IO (ddram_dq[2])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_32 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_32 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip30[0]),
	.D2     (main_a7ddrphy_bitslip30[1]),
	.D3     (main_a7ddrphy_bitslip30[2]),
	.D4     (main_a7ddrphy_bitslip30[3]),
	.D5     (main_a7ddrphy_bitslip30[4]),
	.D6     (main_a7ddrphy_bitslip30[5]),
	.D7     (main_a7ddrphy_bitslip30[6]),
	.D8     (main_a7ddrphy_bitslip30[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay3),
	.TQ     (main_a7ddrphy_dq_t3)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_3 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_3 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed3),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip31[7]),
	.Q2      (main_a7ddrphy_bitslip31[6]),
	.Q3      (main_a7ddrphy_bitslip31[5]),
	.Q4      (main_a7ddrphy_bitslip31[4]),
	.Q5      (main_a7ddrphy_bitslip31[3]),
	.Q6      (main_a7ddrphy_bitslip31[2]),
	.Q7      (main_a7ddrphy_bitslip31[1]),
	.Q8      (main_a7ddrphy_bitslip31[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_3 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_3 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay3),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed3)
);

//------------------------------------------------------------------------------
// Instance IOBUF_3 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_3(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay3),
	.T  (main_a7ddrphy_dq_t3),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay3),

	// InOuts.
	.IO (ddram_dq[3])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_33 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_33 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip40[0]),
	.D2     (main_a7ddrphy_bitslip40[1]),
	.D3     (main_a7ddrphy_bitslip40[2]),
	.D4     (main_a7ddrphy_bitslip40[3]),
	.D5     (main_a7ddrphy_bitslip40[4]),
	.D6     (main_a7ddrphy_bitslip40[5]),
	.D7     (main_a7ddrphy_bitslip40[6]),
	.D8     (main_a7ddrphy_bitslip40[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay4),
	.TQ     (main_a7ddrphy_dq_t4)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_4 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_4 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed4),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip41[7]),
	.Q2      (main_a7ddrphy_bitslip41[6]),
	.Q3      (main_a7ddrphy_bitslip41[5]),
	.Q4      (main_a7ddrphy_bitslip41[4]),
	.Q5      (main_a7ddrphy_bitslip41[3]),
	.Q6      (main_a7ddrphy_bitslip41[2]),
	.Q7      (main_a7ddrphy_bitslip41[1]),
	.Q8      (main_a7ddrphy_bitslip41[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_4 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_4 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay4),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed4)
);

//------------------------------------------------------------------------------
// Instance IOBUF_4 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_4(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay4),
	.T  (main_a7ddrphy_dq_t4),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay4),

	// InOuts.
	.IO (ddram_dq[4])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_34 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_34 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip50[0]),
	.D2     (main_a7ddrphy_bitslip50[1]),
	.D3     (main_a7ddrphy_bitslip50[2]),
	.D4     (main_a7ddrphy_bitslip50[3]),
	.D5     (main_a7ddrphy_bitslip50[4]),
	.D6     (main_a7ddrphy_bitslip50[5]),
	.D7     (main_a7ddrphy_bitslip50[6]),
	.D8     (main_a7ddrphy_bitslip50[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay5),
	.TQ     (main_a7ddrphy_dq_t5)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_5 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_5 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed5),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip51[7]),
	.Q2      (main_a7ddrphy_bitslip51[6]),
	.Q3      (main_a7ddrphy_bitslip51[5]),
	.Q4      (main_a7ddrphy_bitslip51[4]),
	.Q5      (main_a7ddrphy_bitslip51[3]),
	.Q6      (main_a7ddrphy_bitslip51[2]),
	.Q7      (main_a7ddrphy_bitslip51[1]),
	.Q8      (main_a7ddrphy_bitslip51[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_5 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_5 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay5),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed5)
);

//------------------------------------------------------------------------------
// Instance IOBUF_5 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_5(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay5),
	.T  (main_a7ddrphy_dq_t5),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay5),

	// InOuts.
	.IO (ddram_dq[5])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_35 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_35 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip60[0]),
	.D2     (main_a7ddrphy_bitslip60[1]),
	.D3     (main_a7ddrphy_bitslip60[2]),
	.D4     (main_a7ddrphy_bitslip60[3]),
	.D5     (main_a7ddrphy_bitslip60[4]),
	.D6     (main_a7ddrphy_bitslip60[5]),
	.D7     (main_a7ddrphy_bitslip60[6]),
	.D8     (main_a7ddrphy_bitslip60[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay6),
	.TQ     (main_a7ddrphy_dq_t6)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_6 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_6 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed6),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip61[7]),
	.Q2      (main_a7ddrphy_bitslip61[6]),
	.Q3      (main_a7ddrphy_bitslip61[5]),
	.Q4      (main_a7ddrphy_bitslip61[4]),
	.Q5      (main_a7ddrphy_bitslip61[3]),
	.Q6      (main_a7ddrphy_bitslip61[2]),
	.Q7      (main_a7ddrphy_bitslip61[1]),
	.Q8      (main_a7ddrphy_bitslip61[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_6 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_6 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay6),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed6)
);

//------------------------------------------------------------------------------
// Instance IOBUF_6 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_6(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay6),
	.T  (main_a7ddrphy_dq_t6),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay6),

	// InOuts.
	.IO (ddram_dq[6])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_36 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_36 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip70[0]),
	.D2     (main_a7ddrphy_bitslip70[1]),
	.D3     (main_a7ddrphy_bitslip70[2]),
	.D4     (main_a7ddrphy_bitslip70[3]),
	.D5     (main_a7ddrphy_bitslip70[4]),
	.D6     (main_a7ddrphy_bitslip70[5]),
	.D7     (main_a7ddrphy_bitslip70[6]),
	.D8     (main_a7ddrphy_bitslip70[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay7),
	.TQ     (main_a7ddrphy_dq_t7)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_7 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_7 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed7),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip71[7]),
	.Q2      (main_a7ddrphy_bitslip71[6]),
	.Q3      (main_a7ddrphy_bitslip71[5]),
	.Q4      (main_a7ddrphy_bitslip71[4]),
	.Q5      (main_a7ddrphy_bitslip71[3]),
	.Q6      (main_a7ddrphy_bitslip71[2]),
	.Q7      (main_a7ddrphy_bitslip71[1]),
	.Q8      (main_a7ddrphy_bitslip71[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_7 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_7 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay7),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed7)
);

//------------------------------------------------------------------------------
// Instance IOBUF_7 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_7(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay7),
	.T  (main_a7ddrphy_dq_t7),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay7),

	// InOuts.
	.IO (ddram_dq[7])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_37 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_37 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip80[0]),
	.D2     (main_a7ddrphy_bitslip80[1]),
	.D3     (main_a7ddrphy_bitslip80[2]),
	.D4     (main_a7ddrphy_bitslip80[3]),
	.D5     (main_a7ddrphy_bitslip80[4]),
	.D6     (main_a7ddrphy_bitslip80[5]),
	.D7     (main_a7ddrphy_bitslip80[6]),
	.D8     (main_a7ddrphy_bitslip80[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay8),
	.TQ     (main_a7ddrphy_dq_t8)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_8 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_8 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed8),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip81[7]),
	.Q2      (main_a7ddrphy_bitslip81[6]),
	.Q3      (main_a7ddrphy_bitslip81[5]),
	.Q4      (main_a7ddrphy_bitslip81[4]),
	.Q5      (main_a7ddrphy_bitslip81[3]),
	.Q6      (main_a7ddrphy_bitslip81[2]),
	.Q7      (main_a7ddrphy_bitslip81[1]),
	.Q8      (main_a7ddrphy_bitslip81[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_8 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_8 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay8),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed8)
);

//------------------------------------------------------------------------------
// Instance IOBUF_8 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_8(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay8),
	.T  (main_a7ddrphy_dq_t8),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay8),

	// InOuts.
	.IO (ddram_dq[8])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_38 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_38 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip90[0]),
	.D2     (main_a7ddrphy_bitslip90[1]),
	.D3     (main_a7ddrphy_bitslip90[2]),
	.D4     (main_a7ddrphy_bitslip90[3]),
	.D5     (main_a7ddrphy_bitslip90[4]),
	.D6     (main_a7ddrphy_bitslip90[5]),
	.D7     (main_a7ddrphy_bitslip90[6]),
	.D8     (main_a7ddrphy_bitslip90[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay9),
	.TQ     (main_a7ddrphy_dq_t9)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_9 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_9 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed9),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip91[7]),
	.Q2      (main_a7ddrphy_bitslip91[6]),
	.Q3      (main_a7ddrphy_bitslip91[5]),
	.Q4      (main_a7ddrphy_bitslip91[4]),
	.Q5      (main_a7ddrphy_bitslip91[3]),
	.Q6      (main_a7ddrphy_bitslip91[2]),
	.Q7      (main_a7ddrphy_bitslip91[1]),
	.Q8      (main_a7ddrphy_bitslip91[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_9 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_9 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay9),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed9)
);

//------------------------------------------------------------------------------
// Instance IOBUF_9 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_9(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay9),
	.T  (main_a7ddrphy_dq_t9),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay9),

	// InOuts.
	.IO (ddram_dq[9])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_39 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_39 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip100[0]),
	.D2     (main_a7ddrphy_bitslip100[1]),
	.D3     (main_a7ddrphy_bitslip100[2]),
	.D4     (main_a7ddrphy_bitslip100[3]),
	.D5     (main_a7ddrphy_bitslip100[4]),
	.D6     (main_a7ddrphy_bitslip100[5]),
	.D7     (main_a7ddrphy_bitslip100[6]),
	.D8     (main_a7ddrphy_bitslip100[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay10),
	.TQ     (main_a7ddrphy_dq_t10)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_10 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_10 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed10),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip101[7]),
	.Q2      (main_a7ddrphy_bitslip101[6]),
	.Q3      (main_a7ddrphy_bitslip101[5]),
	.Q4      (main_a7ddrphy_bitslip101[4]),
	.Q5      (main_a7ddrphy_bitslip101[3]),
	.Q6      (main_a7ddrphy_bitslip101[2]),
	.Q7      (main_a7ddrphy_bitslip101[1]),
	.Q8      (main_a7ddrphy_bitslip101[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_10 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_10 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay10),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed10)
);

//------------------------------------------------------------------------------
// Instance IOBUF_10 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_10(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay10),
	.T  (main_a7ddrphy_dq_t10),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay10),

	// InOuts.
	.IO (ddram_dq[10])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_40 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_40 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip110[0]),
	.D2     (main_a7ddrphy_bitslip110[1]),
	.D3     (main_a7ddrphy_bitslip110[2]),
	.D4     (main_a7ddrphy_bitslip110[3]),
	.D5     (main_a7ddrphy_bitslip110[4]),
	.D6     (main_a7ddrphy_bitslip110[5]),
	.D7     (main_a7ddrphy_bitslip110[6]),
	.D8     (main_a7ddrphy_bitslip110[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay11),
	.TQ     (main_a7ddrphy_dq_t11)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_11 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_11 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed11),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip111[7]),
	.Q2      (main_a7ddrphy_bitslip111[6]),
	.Q3      (main_a7ddrphy_bitslip111[5]),
	.Q4      (main_a7ddrphy_bitslip111[4]),
	.Q5      (main_a7ddrphy_bitslip111[3]),
	.Q6      (main_a7ddrphy_bitslip111[2]),
	.Q7      (main_a7ddrphy_bitslip111[1]),
	.Q8      (main_a7ddrphy_bitslip111[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_11 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_11 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay11),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed11)
);

//------------------------------------------------------------------------------
// Instance IOBUF_11 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_11(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay11),
	.T  (main_a7ddrphy_dq_t11),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay11),

	// InOuts.
	.IO (ddram_dq[11])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_41 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_41 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip120[0]),
	.D2     (main_a7ddrphy_bitslip120[1]),
	.D3     (main_a7ddrphy_bitslip120[2]),
	.D4     (main_a7ddrphy_bitslip120[3]),
	.D5     (main_a7ddrphy_bitslip120[4]),
	.D6     (main_a7ddrphy_bitslip120[5]),
	.D7     (main_a7ddrphy_bitslip120[6]),
	.D8     (main_a7ddrphy_bitslip120[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay12),
	.TQ     (main_a7ddrphy_dq_t12)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_12 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_12 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed12),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip121[7]),
	.Q2      (main_a7ddrphy_bitslip121[6]),
	.Q3      (main_a7ddrphy_bitslip121[5]),
	.Q4      (main_a7ddrphy_bitslip121[4]),
	.Q5      (main_a7ddrphy_bitslip121[3]),
	.Q6      (main_a7ddrphy_bitslip121[2]),
	.Q7      (main_a7ddrphy_bitslip121[1]),
	.Q8      (main_a7ddrphy_bitslip121[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_12 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_12 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay12),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed12)
);

//------------------------------------------------------------------------------
// Instance IOBUF_12 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_12(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay12),
	.T  (main_a7ddrphy_dq_t12),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay12),

	// InOuts.
	.IO (ddram_dq[12])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_42 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_42 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip130[0]),
	.D2     (main_a7ddrphy_bitslip130[1]),
	.D3     (main_a7ddrphy_bitslip130[2]),
	.D4     (main_a7ddrphy_bitslip130[3]),
	.D5     (main_a7ddrphy_bitslip130[4]),
	.D6     (main_a7ddrphy_bitslip130[5]),
	.D7     (main_a7ddrphy_bitslip130[6]),
	.D8     (main_a7ddrphy_bitslip130[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay13),
	.TQ     (main_a7ddrphy_dq_t13)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_13 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_13 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed13),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip131[7]),
	.Q2      (main_a7ddrphy_bitslip131[6]),
	.Q3      (main_a7ddrphy_bitslip131[5]),
	.Q4      (main_a7ddrphy_bitslip131[4]),
	.Q5      (main_a7ddrphy_bitslip131[3]),
	.Q6      (main_a7ddrphy_bitslip131[2]),
	.Q7      (main_a7ddrphy_bitslip131[1]),
	.Q8      (main_a7ddrphy_bitslip131[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_13 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_13 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay13),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed13)
);

//------------------------------------------------------------------------------
// Instance IOBUF_13 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_13(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay13),
	.T  (main_a7ddrphy_dq_t13),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay13),

	// InOuts.
	.IO (ddram_dq[13])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_43 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_43 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip140[0]),
	.D2     (main_a7ddrphy_bitslip140[1]),
	.D3     (main_a7ddrphy_bitslip140[2]),
	.D4     (main_a7ddrphy_bitslip140[3]),
	.D5     (main_a7ddrphy_bitslip140[4]),
	.D6     (main_a7ddrphy_bitslip140[5]),
	.D7     (main_a7ddrphy_bitslip140[6]),
	.D8     (main_a7ddrphy_bitslip140[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay14),
	.TQ     (main_a7ddrphy_dq_t14)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_14 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_14 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed14),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip141[7]),
	.Q2      (main_a7ddrphy_bitslip141[6]),
	.Q3      (main_a7ddrphy_bitslip141[5]),
	.Q4      (main_a7ddrphy_bitslip141[4]),
	.Q5      (main_a7ddrphy_bitslip141[3]),
	.Q6      (main_a7ddrphy_bitslip141[2]),
	.Q7      (main_a7ddrphy_bitslip141[1]),
	.Q8      (main_a7ddrphy_bitslip141[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_14 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_14 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay14),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed14)
);

//------------------------------------------------------------------------------
// Instance IOBUF_14 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_14(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay14),
	.T  (main_a7ddrphy_dq_t14),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay14),

	// InOuts.
	.IO (ddram_dq[14])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_44 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (4'd8),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_44 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip150[0]),
	.D2     (main_a7ddrphy_bitslip150[1]),
	.D3     (main_a7ddrphy_bitslip150[2]),
	.D4     (main_a7ddrphy_bitslip150[3]),
	.D5     (main_a7ddrphy_bitslip150[4]),
	.D6     (main_a7ddrphy_bitslip150[5]),
	.D7     (main_a7ddrphy_bitslip150[6]),
	.D8     (main_a7ddrphy_bitslip150[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay15),
	.TQ     (main_a7ddrphy_dq_t15)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_15 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (4'd8),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_15 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys4x_clk),
	.CLKB    ((~sys4x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed15),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip151[7]),
	.Q2      (main_a7ddrphy_bitslip151[6]),
	.Q3      (main_a7ddrphy_bitslip151[5]),
	.Q4      (main_a7ddrphy_bitslip151[4]),
	.Q5      (main_a7ddrphy_bitslip151[3]),
	.Q6      (main_a7ddrphy_bitslip151[2]),
	.Q7      (main_a7ddrphy_bitslip151[1]),
	.Q8      (main_a7ddrphy_bitslip151[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_15 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_15 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay15),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed15)
);

//------------------------------------------------------------------------------
// Instance IOBUF_15 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_15(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay15),
	.T  (main_a7ddrphy_dq_t15),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay15),

	// InOuts.
	.IO (ddram_dq[15])
);

//------------------------------------------------------------------------------
// Memory storage_2: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_2[0:7];
reg [23:0] storage_2_dat0;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine0_wrport_we)
		storage_2[main_sdram_bankmachine0_wrport_adr] <= main_sdram_bankmachine0_wrport_dat_w;
	storage_2_dat0 <= storage_2[main_sdram_bankmachine0_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_sdram_bankmachine0_wrport_dat_r = storage_2_dat0;
assign main_sdram_bankmachine0_rdport_dat_r = storage_2[main_sdram_bankmachine0_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_3: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_3[0:7];
reg [23:0] storage_3_dat0;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine1_wrport_we)
		storage_3[main_sdram_bankmachine1_wrport_adr] <= main_sdram_bankmachine1_wrport_dat_w;
	storage_3_dat0 <= storage_3[main_sdram_bankmachine1_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_sdram_bankmachine1_wrport_dat_r = storage_3_dat0;
assign main_sdram_bankmachine1_rdport_dat_r = storage_3[main_sdram_bankmachine1_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_4: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_4[0:7];
reg [23:0] storage_4_dat0;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine2_wrport_we)
		storage_4[main_sdram_bankmachine2_wrport_adr] <= main_sdram_bankmachine2_wrport_dat_w;
	storage_4_dat0 <= storage_4[main_sdram_bankmachine2_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_sdram_bankmachine2_wrport_dat_r = storage_4_dat0;
assign main_sdram_bankmachine2_rdport_dat_r = storage_4[main_sdram_bankmachine2_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_5: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_5[0:7];
reg [23:0] storage_5_dat0;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine3_wrport_we)
		storage_5[main_sdram_bankmachine3_wrport_adr] <= main_sdram_bankmachine3_wrport_dat_w;
	storage_5_dat0 <= storage_5[main_sdram_bankmachine3_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_sdram_bankmachine3_wrport_dat_r = storage_5_dat0;
assign main_sdram_bankmachine3_rdport_dat_r = storage_5[main_sdram_bankmachine3_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_6: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_6[0:7];
reg [23:0] storage_6_dat0;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine4_wrport_we)
		storage_6[main_sdram_bankmachine4_wrport_adr] <= main_sdram_bankmachine4_wrport_dat_w;
	storage_6_dat0 <= storage_6[main_sdram_bankmachine4_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_sdram_bankmachine4_wrport_dat_r = storage_6_dat0;
assign main_sdram_bankmachine4_rdport_dat_r = storage_6[main_sdram_bankmachine4_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_7: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_7[0:7];
reg [23:0] storage_7_dat0;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine5_wrport_we)
		storage_7[main_sdram_bankmachine5_wrport_adr] <= main_sdram_bankmachine5_wrport_dat_w;
	storage_7_dat0 <= storage_7[main_sdram_bankmachine5_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_sdram_bankmachine5_wrport_dat_r = storage_7_dat0;
assign main_sdram_bankmachine5_rdport_dat_r = storage_7[main_sdram_bankmachine5_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_8: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_8[0:7];
reg [23:0] storage_8_dat0;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine6_wrport_we)
		storage_8[main_sdram_bankmachine6_wrport_adr] <= main_sdram_bankmachine6_wrport_dat_w;
	storage_8_dat0 <= storage_8[main_sdram_bankmachine6_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_sdram_bankmachine6_wrport_dat_r = storage_8_dat0;
assign main_sdram_bankmachine6_rdport_dat_r = storage_8[main_sdram_bankmachine6_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_9: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_9[0:7];
reg [23:0] storage_9_dat0;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine7_wrport_we)
		storage_9[main_sdram_bankmachine7_wrport_adr] <= main_sdram_bankmachine7_wrport_dat_w;
	storage_9_dat0 <= storage_9[main_sdram_bankmachine7_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_sdram_bankmachine7_wrport_dat_r = storage_9_dat0;
assign main_sdram_bankmachine7_rdport_dat_r = storage_9[main_sdram_bankmachine7_rdport_adr];


//------------------------------------------------------------------------------
// Memory tag_mem: 512-words x 22-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 22 
reg [21:0] tag_mem[0:511];
reg [8:0] tag_mem_adr0;
always @(posedge sys_clk) begin
	if (main_tag_port_we)
		tag_mem[main_tag_port_adr] <= main_tag_port_dat_w;
	tag_mem_adr0 <= main_tag_port_adr;
end
assign main_tag_port_dat_r = tag_mem[tag_mem_adr0];


assign gpio0 = main_gpiotristate0_oe ? main_gpiotristate0_o : 1'bz;
assign main_gpiotristate0_i = gpio0;

assign gpio1 = main_gpiotristate1_oe ? main_gpiotristate1_o : 1'bz;
assign main_gpiotristate1_i = gpio1;

//------------------------------------------------------------------------------
// Memory storage_10: 4096-words x 3-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 3 
// Port 1 | Read: Async | Write: ---- | 
reg [2:0] storage_10[0:4095];
reg [2:0] storage_10_dat0;
always @(posedge sys_clk) begin
	if (main_vfb_dma_res_fifo_wrport_we)
		storage_10[main_vfb_dma_res_fifo_wrport_adr] <= main_vfb_dma_res_fifo_wrport_dat_w;
	storage_10_dat0 <= storage_10[main_vfb_dma_res_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_vfb_dma_res_fifo_wrport_dat_r = storage_10_dat0;
assign main_vfb_dma_res_fifo_rdport_dat_r = storage_10[main_vfb_dma_res_fifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_11: 4096-words x 130-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 130 
// Port 1 | Read: Sync  | Write: ---- | 
reg [129:0] storage_11[0:4095];
reg [129:0] storage_11_dat0;
reg [129:0] storage_11_dat1;
always @(posedge sys_clk) begin
	if (main_vfb_dma_fifo_wrport_we)
		storage_11[main_vfb_dma_fifo_wrport_adr] <= main_vfb_dma_fifo_wrport_dat_w;
	storage_11_dat0 <= storage_11[main_vfb_dma_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (main_vfb_dma_fifo_rdport_re)
		storage_11_dat1 <= storage_11[main_vfb_dma_fifo_rdport_adr];
end
assign main_vfb_dma_fifo_wrport_dat_r = storage_11_dat0;
assign main_vfb_dma_fifo_rdport_dat_r = storage_11_dat1;


//------------------------------------------------------------------------------
// Memory storage_12: 4-words x 34-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 34 
// Port 1 | Read: Sync  | Write: ---- | 
reg [33:0] storage_12[0:3];
reg [33:0] storage_12_dat0;
reg [33:0] storage_12_dat1;
always @(posedge sys_clk) begin
	if (main_vfb_cdc_cdc_wrport_we)
		storage_12[main_vfb_cdc_cdc_wrport_adr] <= main_vfb_cdc_cdc_wrport_dat_w;
	storage_12_dat0 <= storage_12[main_vfb_cdc_cdc_wrport_adr];
end
always @(posedge dvi_clk) begin
	storage_12_dat1 <= storage_12[main_vfb_cdc_cdc_rdport_adr];
end
assign main_vfb_cdc_cdc_wrport_dat_r = storage_12_dat0;
assign main_vfb_cdc_cdc_rdport_dat_r = storage_12_dat1;


//------------------------------------------------------------------------------
// Memory storage_13: 8-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Async | Write: ---- | 
reg [9:0] storage_13[0:7];
reg [9:0] storage_13_dat0;
always @(posedge sys_clk) begin
	if (sdcard_core_fifo_wrport_we)
		storage_13[sdcard_core_fifo_wrport_adr] <= sdcard_core_fifo_wrport_dat_w;
	storage_13_dat0 <= storage_13[sdcard_core_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign sdcard_core_fifo_wrport_dat_r = storage_13_dat0;
assign sdcard_core_fifo_rdport_dat_r = storage_13[sdcard_core_fifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_14: 512-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_14[0:511];
reg [9:0] storage_14_dat0;
reg [9:0] storage_14_dat1;
always @(posedge sys_clk) begin
	if (sdcard_block2mem_fifo_wrport_we)
		storage_14[sdcard_block2mem_fifo_wrport_adr] <= sdcard_block2mem_fifo_wrport_dat_w;
	storage_14_dat0 <= storage_14[sdcard_block2mem_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (sdcard_block2mem_fifo_rdport_re)
		storage_14_dat1 <= storage_14[sdcard_block2mem_fifo_rdport_adr];
end
assign sdcard_block2mem_fifo_wrport_dat_r = storage_14_dat0;
assign sdcard_block2mem_fifo_rdport_dat_r = storage_14_dat1;


//------------------------------------------------------------------------------
// Memory storage_15: 16-words x 34-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 34 
// Port 1 | Read: Async | Write: ---- | 
reg [33:0] storage_15[0:15];
reg [33:0] storage_15_dat0;
always @(posedge sys_clk) begin
	if (sdcard_mem2block_dma_fifo_wrport_we)
		storage_15[sdcard_mem2block_dma_fifo_wrport_adr] <= sdcard_mem2block_dma_fifo_wrport_dat_w;
	storage_15_dat0 <= storage_15[sdcard_mem2block_dma_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign sdcard_mem2block_dma_fifo_wrport_dat_r = storage_15_dat0;
assign sdcard_mem2block_dma_fifo_rdport_dat_r = storage_15[sdcard_mem2block_dma_fifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_16: 512-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_16[0:511];
reg [9:0] storage_16_dat0;
reg [9:0] storage_16_dat1;
always @(posedge sys_clk) begin
	if (sdcard_mem2block_fifo_wrport_we)
		storage_16[sdcard_mem2block_fifo_wrport_adr] <= sdcard_mem2block_fifo_wrport_dat_w;
	storage_16_dat0 <= storage_16[sdcard_mem2block_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (sdcard_mem2block_fifo_rdport_re)
		storage_16_dat1 <= storage_16[sdcard_mem2block_fifo_rdport_adr];
end
assign sdcard_mem2block_fifo_wrport_dat_r = storage_16_dat0;
assign sdcard_mem2block_fifo_rdport_dat_r = storage_16_dat1;


//------------------------------------------------------------------------------
// Instance FDCE of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE(
	// Inputs.
	.C   (main_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (main_reset),

	// Outputs.
	.Q   (builder_reset0)
);

//------------------------------------------------------------------------------
// Instance FDCE_1 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_1(
	// Inputs.
	.C   (main_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (builder_reset0),

	// Outputs.
	.Q   (builder_reset1)
);

//------------------------------------------------------------------------------
// Instance FDCE_2 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_2(
	// Inputs.
	.C   (main_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (builder_reset1),

	// Outputs.
	.Q   (builder_reset2)
);

//------------------------------------------------------------------------------
// Instance FDCE_3 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_3(
	// Inputs.
	.C   (main_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (builder_reset2),

	// Outputs.
	.Q   (builder_reset3)
);

//------------------------------------------------------------------------------
// Instance FDCE_4 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_4(
	// Inputs.
	.C   (main_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (builder_reset3),

	// Outputs.
	.Q   (builder_reset4)
);

//------------------------------------------------------------------------------
// Instance FDCE_5 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_5(
	// Inputs.
	.C   (main_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (builder_reset4),

	// Outputs.
	.Q   (builder_reset5)
);

//------------------------------------------------------------------------------
// Instance FDCE_6 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_6(
	// Inputs.
	.C   (main_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (builder_reset5),

	// Outputs.
	.Q   (builder_reset6)
);

//------------------------------------------------------------------------------
// Instance FDCE_7 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_7(
	// Inputs.
	.C   (main_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (builder_reset6),

	// Outputs.
	.Q   (builder_reset7)
);

//------------------------------------------------------------------------------
// Instance PLLE2_ADV of PLLE2_ADV Module.
//------------------------------------------------------------------------------
PLLE2_ADV #(
	// Parameters.
	.CLKFBOUT_MULT  (5'd16),
	.CLKIN1_PERIOD  (10.0),
	.CLKOUT0_DIVIDE (5'd16),
	.CLKOUT0_PHASE  (1'd0),
	.CLKOUT1_DIVIDE (3'd4),
	.CLKOUT1_PHASE  (1'd0),
	.CLKOUT2_DIVIDE (3'd4),
	.CLKOUT2_PHASE  (7'd90),
	.CLKOUT3_DIVIDE (4'd8),
	.CLKOUT3_PHASE  (1'd0),
	.CLKOUT4_DIVIDE (6'd48),
	.CLKOUT4_PHASE  (1'd0),
	.DIVCLK_DIVIDE  (1'd1),
	.REF_JITTER1    (0.01),
	.STARTUP_WAIT   ("FALSE")
) PLLE2_ADV (
	// Inputs.
	.CLKFBIN  (builder_pll_fb),
	.CLKIN1   (main_clkin),
	.PWRDWN   (main_power_down),
	.RST      (builder_reset7),

	// Outputs.
	.CLKFBOUT (builder_pll_fb),
	.CLKOUT0  (main_clkout0),
	.CLKOUT1  (main_clkout1),
	.CLKOUT2  (main_clkout2),
	.CLKOUT3  (main_clkout3),
	.CLKOUT4  (main_clkout4),
	.LOCKED   (main_locked)
);

//------------------------------------------------------------------------------
// Instance VexRiscv of VexRiscv Module.
//------------------------------------------------------------------------------
VexRiscv VexRiscv(
	// Inputs.
	.clk                    (sys_clk),
	.dBusWishbone_ACK       (main_basesoc_dbus_ack),
	.dBusWishbone_DAT_MISO  (main_basesoc_dbus_dat_r),
	.dBusWishbone_ERR       (main_basesoc_dbus_err),
	.externalInterruptArray (main_basesoc_interrupt),
	.externalResetVector    (main_basesoc_vexriscv),
	.iBusWishbone_ACK       (main_basesoc_ibus_ack),
	.iBusWishbone_DAT_MISO  (main_basesoc_ibus_dat_r),
	.iBusWishbone_ERR       (main_basesoc_ibus_err),
	.reset                  ((sys_rst | main_basesoc_reset)),
	.softwareInterrupt      (1'd0),
	.timerInterrupt         (1'd0),

	// Outputs.
	.dBusWishbone_ADR       (main_basesoc_dbus_adr),
	.dBusWishbone_BTE       (main_basesoc_dbus_bte),
	.dBusWishbone_CTI       (main_basesoc_dbus_cti),
	.dBusWishbone_CYC       (main_basesoc_dbus_cyc),
	.dBusWishbone_DAT_MOSI  (main_basesoc_dbus_dat_w),
	.dBusWishbone_SEL       (main_basesoc_dbus_sel),
	.dBusWishbone_STB       (main_basesoc_dbus_stb),
	.dBusWishbone_WE        (main_basesoc_dbus_we),
	.iBusWishbone_ADR       (main_basesoc_ibus_adr),
	.iBusWishbone_BTE       (main_basesoc_ibus_bte),
	.iBusWishbone_CTI       (main_basesoc_ibus_cti),
	.iBusWishbone_CYC       (main_basesoc_ibus_cyc),
	.iBusWishbone_DAT_MOSI  (main_basesoc_ibus_dat_w),
	.iBusWishbone_SEL       (main_basesoc_ibus_sel),
	.iBusWishbone_STB       (main_basesoc_ibus_stb),
	.iBusWishbone_WE        (main_basesoc_ibus_we)
);

//------------------------------------------------------------------------------
// Memory data_mem_grain0: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain0[0:511];
reg [8:0] data_mem_grain0_adr0;
always @(posedge sys_clk) begin
	if (main_data_port_we[0])
		data_mem_grain0[main_data_port_adr] <= main_data_port_dat_w[7:0];
	data_mem_grain0_adr0 <= main_data_port_adr;
end
assign main_data_port_dat_r[7:0] = data_mem_grain0[data_mem_grain0_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain1: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain1[0:511];
reg [8:0] data_mem_grain1_adr0;
always @(posedge sys_clk) begin
	if (main_data_port_we[1])
		data_mem_grain1[main_data_port_adr] <= main_data_port_dat_w[15:8];
	data_mem_grain1_adr0 <= main_data_port_adr;
end
assign main_data_port_dat_r[15:8] = data_mem_grain1[data_mem_grain1_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain2: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain2[0:511];
reg [8:0] data_mem_grain2_adr0;
always @(posedge sys_clk) begin
	if (main_data_port_we[2])
		data_mem_grain2[main_data_port_adr] <= main_data_port_dat_w[23:16];
	data_mem_grain2_adr0 <= main_data_port_adr;
end
assign main_data_port_dat_r[23:16] = data_mem_grain2[data_mem_grain2_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain3: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain3[0:511];
reg [8:0] data_mem_grain3_adr0;
always @(posedge sys_clk) begin
	if (main_data_port_we[3])
		data_mem_grain3[main_data_port_adr] <= main_data_port_dat_w[31:24];
	data_mem_grain3_adr0 <= main_data_port_adr;
end
assign main_data_port_dat_r[31:24] = data_mem_grain3[data_mem_grain3_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain4: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain4[0:511];
reg [8:0] data_mem_grain4_adr0;
always @(posedge sys_clk) begin
	if (main_data_port_we[4])
		data_mem_grain4[main_data_port_adr] <= main_data_port_dat_w[39:32];
	data_mem_grain4_adr0 <= main_data_port_adr;
end
assign main_data_port_dat_r[39:32] = data_mem_grain4[data_mem_grain4_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain5: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain5[0:511];
reg [8:0] data_mem_grain5_adr0;
always @(posedge sys_clk) begin
	if (main_data_port_we[5])
		data_mem_grain5[main_data_port_adr] <= main_data_port_dat_w[47:40];
	data_mem_grain5_adr0 <= main_data_port_adr;
end
assign main_data_port_dat_r[47:40] = data_mem_grain5[data_mem_grain5_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain6: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain6[0:511];
reg [8:0] data_mem_grain6_adr0;
always @(posedge sys_clk) begin
	if (main_data_port_we[6])
		data_mem_grain6[main_data_port_adr] <= main_data_port_dat_w[55:48];
	data_mem_grain6_adr0 <= main_data_port_adr;
end
assign main_data_port_dat_r[55:48] = data_mem_grain6[data_mem_grain6_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain7: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain7[0:511];
reg [8:0] data_mem_grain7_adr0;
always @(posedge sys_clk) begin
	if (main_data_port_we[7])
		data_mem_grain7[main_data_port_adr] <= main_data_port_dat_w[63:56];
	data_mem_grain7_adr0 <= main_data_port_adr;
end
assign main_data_port_dat_r[63:56] = data_mem_grain7[data_mem_grain7_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain8: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain8[0:511];
reg [8:0] data_mem_grain8_adr0;
always @(posedge sys_clk) begin
	if (main_data_port_we[8])
		data_mem_grain8[main_data_port_adr] <= main_data_port_dat_w[71:64];
	data_mem_grain8_adr0 <= main_data_port_adr;
end
assign main_data_port_dat_r[71:64] = data_mem_grain8[data_mem_grain8_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain9: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain9[0:511];
reg [8:0] data_mem_grain9_adr0;
always @(posedge sys_clk) begin
	if (main_data_port_we[9])
		data_mem_grain9[main_data_port_adr] <= main_data_port_dat_w[79:72];
	data_mem_grain9_adr0 <= main_data_port_adr;
end
assign main_data_port_dat_r[79:72] = data_mem_grain9[data_mem_grain9_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain10: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain10[0:511];
reg [8:0] data_mem_grain10_adr0;
always @(posedge sys_clk) begin
	if (main_data_port_we[10])
		data_mem_grain10[main_data_port_adr] <= main_data_port_dat_w[87:80];
	data_mem_grain10_adr0 <= main_data_port_adr;
end
assign main_data_port_dat_r[87:80] = data_mem_grain10[data_mem_grain10_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain11: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain11[0:511];
reg [8:0] data_mem_grain11_adr0;
always @(posedge sys_clk) begin
	if (main_data_port_we[11])
		data_mem_grain11[main_data_port_adr] <= main_data_port_dat_w[95:88];
	data_mem_grain11_adr0 <= main_data_port_adr;
end
assign main_data_port_dat_r[95:88] = data_mem_grain11[data_mem_grain11_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain12: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain12[0:511];
reg [8:0] data_mem_grain12_adr0;
always @(posedge sys_clk) begin
	if (main_data_port_we[12])
		data_mem_grain12[main_data_port_adr] <= main_data_port_dat_w[103:96];
	data_mem_grain12_adr0 <= main_data_port_adr;
end
assign main_data_port_dat_r[103:96] = data_mem_grain12[data_mem_grain12_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain13: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain13[0:511];
reg [8:0] data_mem_grain13_adr0;
always @(posedge sys_clk) begin
	if (main_data_port_we[13])
		data_mem_grain13[main_data_port_adr] <= main_data_port_dat_w[111:104];
	data_mem_grain13_adr0 <= main_data_port_adr;
end
assign main_data_port_dat_r[111:104] = data_mem_grain13[data_mem_grain13_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain14: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain14[0:511];
reg [8:0] data_mem_grain14_adr0;
always @(posedge sys_clk) begin
	if (main_data_port_we[14])
		data_mem_grain14[main_data_port_adr] <= main_data_port_dat_w[119:112];
	data_mem_grain14_adr0 <= main_data_port_adr;
end
assign main_data_port_dat_r[119:112] = data_mem_grain14[data_mem_grain14_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain15: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain15[0:511];
reg [8:0] data_mem_grain15_adr0;
always @(posedge sys_clk) begin
	if (main_data_port_we[15])
		data_mem_grain15[main_data_port_adr] <= main_data_port_dat_w[127:120];
	data_mem_grain15_adr0 <= main_data_port_adr;
end
assign main_data_port_dat_r[127:120] = data_mem_grain15[data_mem_grain15_adr0];


(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE (
	// Inputs.
	.C   (sys_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (builder_impl_xilinxasyncresetsynchronizerimpl0_async_reset),

	// Outputs.
	.Q   (builder_impl_xilinxasyncresetsynchronizerimpl0_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_1 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_1 (
	// Inputs.
	.C   (sys_clk),
	.CE  (1'd1),
	.D   (builder_impl_xilinxasyncresetsynchronizerimpl0_rst_meta),
	.PRE (builder_impl_xilinxasyncresetsynchronizerimpl0_async_reset),

	// Outputs.
	.Q   (sys_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_2 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_2 (
	// Inputs.
	.C   (sys4x_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (builder_impl_xilinxasyncresetsynchronizerimpl1_async_reset),

	// Outputs.
	.Q   (builder_impl_xilinxasyncresetsynchronizerimpl1_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_3 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_3 (
	// Inputs.
	.C   (sys4x_clk),
	.CE  (1'd1),
	.D   (builder_impl_xilinxasyncresetsynchronizerimpl1_rst_meta),
	.PRE (builder_impl_xilinxasyncresetsynchronizerimpl1_async_reset),

	// Outputs.
	.Q   (sys4x_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_4 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_4 (
	// Inputs.
	.C   (sys4x_dqs_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (builder_impl_xilinxasyncresetsynchronizerimpl2_async_reset),

	// Outputs.
	.Q   (builder_impl_xilinxasyncresetsynchronizerimpl2_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_5 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_5 (
	// Inputs.
	.C   (sys4x_dqs_clk),
	.CE  (1'd1),
	.D   (builder_impl_xilinxasyncresetsynchronizerimpl2_rst_meta),
	.PRE (builder_impl_xilinxasyncresetsynchronizerimpl2_async_reset),

	// Outputs.
	.Q   (sys4x_dqs_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_6 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_6 (
	// Inputs.
	.C   (idelay_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (builder_impl_xilinxasyncresetsynchronizerimpl3_async_reset),

	// Outputs.
	.Q   (builder_impl_xilinxasyncresetsynchronizerimpl3_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_7 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_7 (
	// Inputs.
	.C   (idelay_clk),
	.CE  (1'd1),
	.D   (builder_impl_xilinxasyncresetsynchronizerimpl3_rst_meta),
	.PRE (builder_impl_xilinxasyncresetsynchronizerimpl3_async_reset),

	// Outputs.
	.Q   (idelay_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_8 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_8 (
	// Inputs.
	.C   (dvi_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (builder_impl_xilinxasyncresetsynchronizerimpl4_async_reset),

	// Outputs.
	.Q   (builder_impl_xilinxasyncresetsynchronizerimpl4_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_9 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_9 (
	// Inputs.
	.C   (dvi_clk),
	.CE  (1'd1),
	.D   (builder_impl_xilinxasyncresetsynchronizerimpl4_rst_meta),
	.PRE (builder_impl_xilinxasyncresetsynchronizerimpl4_async_reset),

	// Outputs.
	.Q   (dvi_rst)
);

//------------------------------------------------------------------------------
// Instance ODDR of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 (1'd1),
	.D2 (1'd0),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_clk)
);

//------------------------------------------------------------------------------
// Instance ODDR_1 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_1 (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 (main_sink_payload_de),
	.D2 (main_sink_payload_de),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_de)
);

//------------------------------------------------------------------------------
// Instance ODDR_2 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_2 (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 ((~main_sink_payload_hsync)),
	.D2 ((~main_sink_payload_hsync)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_hsync_n)
);

//------------------------------------------------------------------------------
// Instance ODDR_3 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_3 (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 ((~main_sink_payload_vsync)),
	.D2 ((~main_sink_payload_vsync)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_vsync_n)
);

//------------------------------------------------------------------------------
// Instance ODDR_4 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_4 (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_r[0] & main_sink_payload_de)),
	.D2 ((main_sink_payload_r[0] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_r[0])
);

//------------------------------------------------------------------------------
// Instance ODDR_5 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_5 (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_g[0] & main_sink_payload_de)),
	.D2 ((main_sink_payload_g[0] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_g[0])
);

//------------------------------------------------------------------------------
// Instance ODDR_6 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_6 (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_b[0] & main_sink_payload_de)),
	.D2 ((main_sink_payload_b[0] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_b[0])
);

//------------------------------------------------------------------------------
// Instance ODDR_7 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_7 (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_r[1] & main_sink_payload_de)),
	.D2 ((main_sink_payload_r[1] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_r[1])
);

//------------------------------------------------------------------------------
// Instance ODDR_8 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_8 (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_g[1] & main_sink_payload_de)),
	.D2 ((main_sink_payload_g[1] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_g[1])
);

//------------------------------------------------------------------------------
// Instance ODDR_9 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_9 (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_b[1] & main_sink_payload_de)),
	.D2 ((main_sink_payload_b[1] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_b[1])
);

//------------------------------------------------------------------------------
// Instance ODDR_10 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_10 (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_r[2] & main_sink_payload_de)),
	.D2 ((main_sink_payload_r[2] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_r[2])
);

//------------------------------------------------------------------------------
// Instance ODDR_11 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_11 (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_g[2] & main_sink_payload_de)),
	.D2 ((main_sink_payload_g[2] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_g[2])
);

//------------------------------------------------------------------------------
// Instance ODDR_12 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_12 (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_b[2] & main_sink_payload_de)),
	.D2 ((main_sink_payload_b[2] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_b[2])
);

//------------------------------------------------------------------------------
// Instance ODDR_13 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_13 (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_r[3] & main_sink_payload_de)),
	.D2 ((main_sink_payload_r[3] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_r[3])
);

//------------------------------------------------------------------------------
// Instance ODDR_14 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_14 (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_g[3] & main_sink_payload_de)),
	.D2 ((main_sink_payload_g[3] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_g[3])
);

//------------------------------------------------------------------------------
// Instance ODDR_15 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_15 (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_b[3] & main_sink_payload_de)),
	.D2 ((main_sink_payload_b[3] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_b[3])
);

//------------------------------------------------------------------------------
// Instance ODDR_16 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_16 (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_r[4] & main_sink_payload_de)),
	.D2 ((main_sink_payload_r[4] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_r[4])
);

//------------------------------------------------------------------------------
// Instance ODDR_17 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_17 (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_g[4] & main_sink_payload_de)),
	.D2 ((main_sink_payload_g[4] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_g[4])
);

//------------------------------------------------------------------------------
// Instance ODDR_18 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_18 (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_b[4] & main_sink_payload_de)),
	.D2 ((main_sink_payload_b[4] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_b[4])
);

//------------------------------------------------------------------------------
// Instance ODDR_19 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_19 (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_r[5] & main_sink_payload_de)),
	.D2 ((main_sink_payload_r[5] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_r[5])
);

//------------------------------------------------------------------------------
// Instance ODDR_20 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_20 (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_g[5] & main_sink_payload_de)),
	.D2 ((main_sink_payload_g[5] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_g[5])
);

//------------------------------------------------------------------------------
// Instance ODDR_21 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_21 (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_b[5] & main_sink_payload_de)),
	.D2 ((main_sink_payload_b[5] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_b[5])
);

//------------------------------------------------------------------------------
// Instance ODDR_22 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_22 (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_r[6] & main_sink_payload_de)),
	.D2 ((main_sink_payload_r[6] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_r[6])
);

//------------------------------------------------------------------------------
// Instance ODDR_23 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_23 (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_g[6] & main_sink_payload_de)),
	.D2 ((main_sink_payload_g[6] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_g[6])
);

//------------------------------------------------------------------------------
// Instance ODDR_24 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_24 (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_b[6] & main_sink_payload_de)),
	.D2 ((main_sink_payload_b[6] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_b[6])
);

//------------------------------------------------------------------------------
// Instance ODDR_25 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_25 (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_r[7] & main_sink_payload_de)),
	.D2 ((main_sink_payload_r[7] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_r[7])
);

//------------------------------------------------------------------------------
// Instance ODDR_26 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_26 (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_g[7] & main_sink_payload_de)),
	.D2 ((main_sink_payload_g[7] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_g[7])
);

//------------------------------------------------------------------------------
// Instance ODDR_27 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_27 (
	// Inputs.
	.C  (dvi_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_b[7] & main_sink_payload_de)),
	.D2 ((main_sink_payload_b[7] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (lcd_b[7])
);

//------------------------------------------------------------------------------
// Instance ODDR_28 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_28 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D1 ((~clocker_clk0)),
	.D2 ((~clocker_clk0)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (sdcard_clk)
);

//------------------------------------------------------------------------------
// Instance IOBUF_16 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_16(
	// Inputs.
	.I  (builder_impl_xilinxsdrtristateimpl0__o),
	.T  (builder_impl_xilinxsdrtristateimpl0_oe_n),

	// Outputs.
	.O  (builder_impl_xilinxsdrtristateimpl0__i),

	// InOuts.
	.IO (sdcard_cmd)
);

//------------------------------------------------------------------------------
// Instance IOBUF_17 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_17(
	// Inputs.
	.I  (builder_impl_xilinxsdrtristateimpl1__o),
	.T  (builder_impl_xilinxsdrtristateimpl1_oe_n),

	// Outputs.
	.O  (builder_impl_xilinxsdrtristateimpl1__i),

	// InOuts.
	.IO (sdcard_data[0])
);

//------------------------------------------------------------------------------
// Instance IOBUF_18 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_18(
	// Inputs.
	.I  (builder_impl_xilinxsdrtristateimpl2__o),
	.T  (builder_impl_xilinxsdrtristateimpl2_oe_n),

	// Outputs.
	.O  (builder_impl_xilinxsdrtristateimpl2__i),

	// InOuts.
	.IO (sdcard_data[1])
);

//------------------------------------------------------------------------------
// Instance IOBUF_19 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_19(
	// Inputs.
	.I  (builder_impl_xilinxsdrtristateimpl3__o),
	.T  (builder_impl_xilinxsdrtristateimpl3_oe_n),

	// Outputs.
	.O  (builder_impl_xilinxsdrtristateimpl3__i),

	// InOuts.
	.IO (sdcard_data[2])
);

//------------------------------------------------------------------------------
// Instance IOBUF_20 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_20(
	// Inputs.
	.I  (builder_impl_xilinxsdrtristateimpl4__o),
	.T  (builder_impl_xilinxsdrtristateimpl4_oe_n),

	// Outputs.
	.O  (builder_impl_xilinxsdrtristateimpl4__i),

	// InOuts.
	.IO (sdcard_data[3])
);

//------------------------------------------------------------------------------
// Instance ODDR_29 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_29 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D1 (sdpads_cmd_o),
	.D2 (sdpads_cmd_o),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (builder_impl_xilinxsdrtristateimpl0__o)
);

//------------------------------------------------------------------------------
// Instance ODDR_30 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_30 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D1 ((~sdpads_cmd_oe)),
	.D2 ((~sdpads_cmd_oe)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (builder_impl_xilinxsdrtristateimpl0_oe_n)
);

//------------------------------------------------------------------------------
// Instance IDDR of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) IDDR (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D  (builder_impl_xilinxsdrtristateimpl0__i),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (sdpads_cmd_i),
	.Q2 (builder_impl0)
);

//------------------------------------------------------------------------------
// Instance ODDR_31 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_31 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D1 (sdpads_data_o[0]),
	.D2 (sdpads_data_o[0]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (builder_impl_xilinxsdrtristateimpl1__o)
);

//------------------------------------------------------------------------------
// Instance ODDR_32 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_32 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D1 ((~sdpads_data_oe)),
	.D2 ((~sdpads_data_oe)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (builder_impl_xilinxsdrtristateimpl1_oe_n)
);

//------------------------------------------------------------------------------
// Instance IDDR_1 of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) IDDR_1 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D  (builder_impl_xilinxsdrtristateimpl1__i),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (sdpads_data_i[0]),
	.Q2 (builder_impl1)
);

//------------------------------------------------------------------------------
// Instance ODDR_33 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_33 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D1 (sdpads_data_o[1]),
	.D2 (sdpads_data_o[1]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (builder_impl_xilinxsdrtristateimpl2__o)
);

//------------------------------------------------------------------------------
// Instance ODDR_34 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_34 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D1 ((~sdpads_data_oe)),
	.D2 ((~sdpads_data_oe)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (builder_impl_xilinxsdrtristateimpl2_oe_n)
);

//------------------------------------------------------------------------------
// Instance IDDR_2 of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) IDDR_2 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D  (builder_impl_xilinxsdrtristateimpl2__i),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (sdpads_data_i[1]),
	.Q2 (builder_impl2)
);

//------------------------------------------------------------------------------
// Instance ODDR_35 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_35 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D1 (sdpads_data_o[2]),
	.D2 (sdpads_data_o[2]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (builder_impl_xilinxsdrtristateimpl3__o)
);

//------------------------------------------------------------------------------
// Instance ODDR_36 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_36 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D1 ((~sdpads_data_oe)),
	.D2 ((~sdpads_data_oe)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (builder_impl_xilinxsdrtristateimpl3_oe_n)
);

//------------------------------------------------------------------------------
// Instance IDDR_3 of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) IDDR_3 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D  (builder_impl_xilinxsdrtristateimpl3__i),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (sdpads_data_i[2]),
	.Q2 (builder_impl3)
);

//------------------------------------------------------------------------------
// Instance ODDR_37 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_37 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D1 (sdpads_data_o[3]),
	.D2 (sdpads_data_o[3]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (builder_impl_xilinxsdrtristateimpl4__o)
);

//------------------------------------------------------------------------------
// Instance ODDR_38 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_38 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D1 ((~sdpads_data_oe)),
	.D2 ((~sdpads_data_oe)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (builder_impl_xilinxsdrtristateimpl4_oe_n)
);

//------------------------------------------------------------------------------
// Instance IDDR_4 of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) IDDR_4 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D  (builder_impl_xilinxsdrtristateimpl4__i),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (sdpads_data_i[3]),
	.Q2 (builder_impl4)
);

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2024-11-25 16:51:28.
//------------------------------------------------------------------------------
