Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon May 26 19:42:17 2025
| Host         : LAPTOP-IPNED538 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Nanoprocessor_Interface_timing_summary_routed.rpt -pb Nanoprocessor_Interface_timing_summary_routed.pb -rpx Nanoprocessor_Interface_timing_summary_routed.rpx -warn_on_violation
| Design       : Nanoprocessor_Interface
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: NanoprocessorComponent/SlowClk/Count_reg[25]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.218        0.000                      0                   26        0.308        0.000                      0                   26        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.218        0.000                      0                   26        0.308        0.000                      0                   26        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.218ns  (required time - arrival time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.824ns  (logic 2.083ns (73.755%)  route 0.741ns (26.245%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.632     5.153    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y14         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  NanoprocessorComponent/SlowClk/Count_reg[1]/Q
                         net (fo=1, routed)           0.741     6.412    NanoprocessorComponent/SlowClk/Count_reg_n_0_[1]
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.069 r  NanoprocessorComponent/SlowClk/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    NanoprocessorComponent/SlowClk/Count_reg[0]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  NanoprocessorComponent/SlowClk/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    NanoprocessorComponent/SlowClk/Count_reg[4]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.303 r  NanoprocessorComponent/SlowClk/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    NanoprocessorComponent/SlowClk/Count_reg[8]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.420 r  NanoprocessorComponent/SlowClk/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    NanoprocessorComponent/SlowClk/Count_reg[12]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.537 r  NanoprocessorComponent/SlowClk/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.537    NanoprocessorComponent/SlowClk/Count_reg[16]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.654 r  NanoprocessorComponent/SlowClk/Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.654    NanoprocessorComponent/SlowClk/Count_reg[20]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.977 r  NanoprocessorComponent/SlowClk/Count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.977    NanoprocessorComponent/SlowClk/Count_reg[24]_i_1_n_6
    SLICE_X60Y20         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507    14.848    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y20         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[25]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y20         FDRE (Setup_fdre_C_D)        0.109    15.196    NanoprocessorComponent/SlowClk/Count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -7.977    
  -------------------------------------------------------------------
                         slack                                  7.218    

Slack (MET) :             7.322ns  (required time - arrival time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 1.979ns (72.751%)  route 0.741ns (27.249%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.632     5.153    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y14         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  NanoprocessorComponent/SlowClk/Count_reg[1]/Q
                         net (fo=1, routed)           0.741     6.412    NanoprocessorComponent/SlowClk/Count_reg_n_0_[1]
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.069 r  NanoprocessorComponent/SlowClk/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    NanoprocessorComponent/SlowClk/Count_reg[0]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  NanoprocessorComponent/SlowClk/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    NanoprocessorComponent/SlowClk/Count_reg[4]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.303 r  NanoprocessorComponent/SlowClk/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    NanoprocessorComponent/SlowClk/Count_reg[8]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.420 r  NanoprocessorComponent/SlowClk/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    NanoprocessorComponent/SlowClk/Count_reg[12]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.537 r  NanoprocessorComponent/SlowClk/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.537    NanoprocessorComponent/SlowClk/Count_reg[16]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.654 r  NanoprocessorComponent/SlowClk/Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.654    NanoprocessorComponent/SlowClk/Count_reg[20]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.873 r  NanoprocessorComponent/SlowClk/Count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.873    NanoprocessorComponent/SlowClk/Count_reg[24]_i_1_n_7
    SLICE_X60Y20         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507    14.848    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y20         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[24]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y20         FDRE (Setup_fdre_C_D)        0.109    15.196    NanoprocessorComponent/SlowClk/Count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  7.322    

Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 1.966ns (72.620%)  route 0.741ns (27.380%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.632     5.153    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y14         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  NanoprocessorComponent/SlowClk/Count_reg[1]/Q
                         net (fo=1, routed)           0.741     6.412    NanoprocessorComponent/SlowClk/Count_reg_n_0_[1]
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.069 r  NanoprocessorComponent/SlowClk/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    NanoprocessorComponent/SlowClk/Count_reg[0]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  NanoprocessorComponent/SlowClk/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    NanoprocessorComponent/SlowClk/Count_reg[4]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.303 r  NanoprocessorComponent/SlowClk/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    NanoprocessorComponent/SlowClk/Count_reg[8]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.420 r  NanoprocessorComponent/SlowClk/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    NanoprocessorComponent/SlowClk/Count_reg[12]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.537 r  NanoprocessorComponent/SlowClk/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.537    NanoprocessorComponent/SlowClk/Count_reg[16]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.860 r  NanoprocessorComponent/SlowClk/Count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.860    NanoprocessorComponent/SlowClk/Count_reg[20]_i_1_n_6
    SLICE_X60Y19         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507    14.848    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y19         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[21]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y19         FDRE (Setup_fdre_C_D)        0.109    15.196    NanoprocessorComponent/SlowClk/Count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -7.860    
  -------------------------------------------------------------------
                         slack                                  7.335    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 1.958ns (72.539%)  route 0.741ns (27.461%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.632     5.153    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y14         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  NanoprocessorComponent/SlowClk/Count_reg[1]/Q
                         net (fo=1, routed)           0.741     6.412    NanoprocessorComponent/SlowClk/Count_reg_n_0_[1]
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.069 r  NanoprocessorComponent/SlowClk/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    NanoprocessorComponent/SlowClk/Count_reg[0]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  NanoprocessorComponent/SlowClk/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    NanoprocessorComponent/SlowClk/Count_reg[4]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.303 r  NanoprocessorComponent/SlowClk/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    NanoprocessorComponent/SlowClk/Count_reg[8]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.420 r  NanoprocessorComponent/SlowClk/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    NanoprocessorComponent/SlowClk/Count_reg[12]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.537 r  NanoprocessorComponent/SlowClk/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.537    NanoprocessorComponent/SlowClk/Count_reg[16]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.852 r  NanoprocessorComponent/SlowClk/Count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.852    NanoprocessorComponent/SlowClk/Count_reg[20]_i_1_n_4
    SLICE_X60Y19         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507    14.848    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y19         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[23]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y19         FDRE (Setup_fdre_C_D)        0.109    15.196    NanoprocessorComponent/SlowClk/Count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.419ns  (required time - arrival time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 1.882ns (71.744%)  route 0.741ns (28.256%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.632     5.153    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y14         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  NanoprocessorComponent/SlowClk/Count_reg[1]/Q
                         net (fo=1, routed)           0.741     6.412    NanoprocessorComponent/SlowClk/Count_reg_n_0_[1]
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.069 r  NanoprocessorComponent/SlowClk/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    NanoprocessorComponent/SlowClk/Count_reg[0]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  NanoprocessorComponent/SlowClk/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    NanoprocessorComponent/SlowClk/Count_reg[4]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.303 r  NanoprocessorComponent/SlowClk/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    NanoprocessorComponent/SlowClk/Count_reg[8]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.420 r  NanoprocessorComponent/SlowClk/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    NanoprocessorComponent/SlowClk/Count_reg[12]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.537 r  NanoprocessorComponent/SlowClk/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.537    NanoprocessorComponent/SlowClk/Count_reg[16]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.776 r  NanoprocessorComponent/SlowClk/Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.776    NanoprocessorComponent/SlowClk/Count_reg[20]_i_1_n_5
    SLICE_X60Y19         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507    14.848    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y19         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[22]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y19         FDRE (Setup_fdre_C_D)        0.109    15.196    NanoprocessorComponent/SlowClk/Count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                  7.419    

Slack (MET) :             7.439ns  (required time - arrival time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 1.862ns (71.527%)  route 0.741ns (28.473%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.632     5.153    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y14         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  NanoprocessorComponent/SlowClk/Count_reg[1]/Q
                         net (fo=1, routed)           0.741     6.412    NanoprocessorComponent/SlowClk/Count_reg_n_0_[1]
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.069 r  NanoprocessorComponent/SlowClk/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    NanoprocessorComponent/SlowClk/Count_reg[0]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  NanoprocessorComponent/SlowClk/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    NanoprocessorComponent/SlowClk/Count_reg[4]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.303 r  NanoprocessorComponent/SlowClk/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    NanoprocessorComponent/SlowClk/Count_reg[8]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.420 r  NanoprocessorComponent/SlowClk/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    NanoprocessorComponent/SlowClk/Count_reg[12]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.537 r  NanoprocessorComponent/SlowClk/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.537    NanoprocessorComponent/SlowClk/Count_reg[16]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.756 r  NanoprocessorComponent/SlowClk/Count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.756    NanoprocessorComponent/SlowClk/Count_reg[20]_i_1_n_7
    SLICE_X60Y19         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507    14.848    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y19         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[20]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y19         FDRE (Setup_fdre_C_D)        0.109    15.196    NanoprocessorComponent/SlowClk/Count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -7.756    
  -------------------------------------------------------------------
                         slack                                  7.439    

Slack (MET) :             7.453ns  (required time - arrival time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 1.849ns (71.384%)  route 0.741ns (28.616%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.632     5.153    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y14         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  NanoprocessorComponent/SlowClk/Count_reg[1]/Q
                         net (fo=1, routed)           0.741     6.412    NanoprocessorComponent/SlowClk/Count_reg_n_0_[1]
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.069 r  NanoprocessorComponent/SlowClk/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    NanoprocessorComponent/SlowClk/Count_reg[0]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  NanoprocessorComponent/SlowClk/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    NanoprocessorComponent/SlowClk/Count_reg[4]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.303 r  NanoprocessorComponent/SlowClk/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    NanoprocessorComponent/SlowClk/Count_reg[8]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.420 r  NanoprocessorComponent/SlowClk/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    NanoprocessorComponent/SlowClk/Count_reg[12]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.743 r  NanoprocessorComponent/SlowClk/Count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.743    NanoprocessorComponent/SlowClk/Count_reg[16]_i_1_n_6
    SLICE_X60Y18         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508    14.849    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y18         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDRE (Setup_fdre_C_D)        0.109    15.197    NanoprocessorComponent/SlowClk/Count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  7.453    

Slack (MET) :             7.461ns  (required time - arrival time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 1.841ns (71.295%)  route 0.741ns (28.705%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.632     5.153    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y14         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  NanoprocessorComponent/SlowClk/Count_reg[1]/Q
                         net (fo=1, routed)           0.741     6.412    NanoprocessorComponent/SlowClk/Count_reg_n_0_[1]
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.069 r  NanoprocessorComponent/SlowClk/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    NanoprocessorComponent/SlowClk/Count_reg[0]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  NanoprocessorComponent/SlowClk/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    NanoprocessorComponent/SlowClk/Count_reg[4]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.303 r  NanoprocessorComponent/SlowClk/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    NanoprocessorComponent/SlowClk/Count_reg[8]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.420 r  NanoprocessorComponent/SlowClk/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    NanoprocessorComponent/SlowClk/Count_reg[12]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.735 r  NanoprocessorComponent/SlowClk/Count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.735    NanoprocessorComponent/SlowClk/Count_reg[16]_i_1_n_4
    SLICE_X60Y18         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508    14.849    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y18         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[19]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDRE (Setup_fdre_C_D)        0.109    15.197    NanoprocessorComponent/SlowClk/Count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                  7.461    

Slack (MET) :             7.537ns  (required time - arrival time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 1.765ns (70.424%)  route 0.741ns (29.575%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.632     5.153    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y14         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  NanoprocessorComponent/SlowClk/Count_reg[1]/Q
                         net (fo=1, routed)           0.741     6.412    NanoprocessorComponent/SlowClk/Count_reg_n_0_[1]
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.069 r  NanoprocessorComponent/SlowClk/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    NanoprocessorComponent/SlowClk/Count_reg[0]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  NanoprocessorComponent/SlowClk/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    NanoprocessorComponent/SlowClk/Count_reg[4]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.303 r  NanoprocessorComponent/SlowClk/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    NanoprocessorComponent/SlowClk/Count_reg[8]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.420 r  NanoprocessorComponent/SlowClk/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    NanoprocessorComponent/SlowClk/Count_reg[12]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.659 r  NanoprocessorComponent/SlowClk/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.659    NanoprocessorComponent/SlowClk/Count_reg[16]_i_1_n_5
    SLICE_X60Y18         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508    14.849    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y18         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[18]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDRE (Setup_fdre_C_D)        0.109    15.197    NanoprocessorComponent/SlowClk/Count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  7.537    

Slack (MET) :             7.557ns  (required time - arrival time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 1.745ns (70.187%)  route 0.741ns (29.813%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.632     5.153    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y14         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  NanoprocessorComponent/SlowClk/Count_reg[1]/Q
                         net (fo=1, routed)           0.741     6.412    NanoprocessorComponent/SlowClk/Count_reg_n_0_[1]
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.069 r  NanoprocessorComponent/SlowClk/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    NanoprocessorComponent/SlowClk/Count_reg[0]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  NanoprocessorComponent/SlowClk/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    NanoprocessorComponent/SlowClk/Count_reg[4]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.303 r  NanoprocessorComponent/SlowClk/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    NanoprocessorComponent/SlowClk/Count_reg[8]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.420 r  NanoprocessorComponent/SlowClk/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    NanoprocessorComponent/SlowClk/Count_reg[12]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.639 r  NanoprocessorComponent/SlowClk/Count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.639    NanoprocessorComponent/SlowClk/Count_reg[16]_i_1_n_7
    SLICE_X60Y18         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508    14.849    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y18         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[16]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDRE (Setup_fdre_C_D)        0.109    15.197    NanoprocessorComponent/SlowClk/Count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  7.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.473    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y14         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.164     1.637 f  NanoprocessorComponent/SlowClk/Count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.800    NanoprocessorComponent/SlowClk/Count_reg_n_0_[0]
    SLICE_X60Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.845 r  NanoprocessorComponent/SlowClk/Count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.845    NanoprocessorComponent/SlowClk/Count[0]_i_2_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.915 r  NanoprocessorComponent/SlowClk/Count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.915    NanoprocessorComponent/SlowClk/Count_reg[0]_i_1_n_7
    SLICE_X60Y14         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     1.986    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y14         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[0]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y14         FDRE (Hold_fdre_C_D)         0.134     1.607    NanoprocessorComponent/SlowClk/Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.472    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y16         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  NanoprocessorComponent/SlowClk/Count_reg[11]/Q
                         net (fo=1, routed)           0.173     1.809    NanoprocessorComponent/SlowClk/Count_reg_n_0_[11]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.918 r  NanoprocessorComponent/SlowClk/Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.918    NanoprocessorComponent/SlowClk/Count_reg[8]_i_1_n_4
    SLICE_X60Y16         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.857     1.984    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y16         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[11]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X60Y16         FDRE (Hold_fdre_C_D)         0.134     1.606    NanoprocessorComponent/SlowClk/Count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.473    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y14         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  NanoprocessorComponent/SlowClk/Count_reg[3]/Q
                         net (fo=1, routed)           0.173     1.810    NanoprocessorComponent/SlowClk/Count_reg_n_0_[3]
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.919 r  NanoprocessorComponent/SlowClk/Count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.919    NanoprocessorComponent/SlowClk/Count_reg[0]_i_1_n_4
    SLICE_X60Y14         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     1.986    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y14         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y14         FDRE (Hold_fdre_C_D)         0.134     1.607    NanoprocessorComponent/SlowClk/Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.471    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y17         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  NanoprocessorComponent/SlowClk/Count_reg[12]/Q
                         net (fo=1, routed)           0.170     1.806    NanoprocessorComponent/SlowClk/Count_reg_n_0_[12]
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.921 r  NanoprocessorComponent/SlowClk/Count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.921    NanoprocessorComponent/SlowClk/Count_reg[12]_i_1_n_7
    SLICE_X60Y17         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.856     1.983    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y17         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[12]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.134     1.605    NanoprocessorComponent/SlowClk/Count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.470    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y18         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  NanoprocessorComponent/SlowClk/Count_reg[16]/Q
                         net (fo=1, routed)           0.170     1.805    NanoprocessorComponent/SlowClk/Count_reg_n_0_[16]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.920 r  NanoprocessorComponent/SlowClk/Count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.920    NanoprocessorComponent/SlowClk/Count_reg[16]_i_1_n_7
    SLICE_X60Y18         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.855     1.982    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y18         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[16]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X60Y18         FDRE (Hold_fdre_C_D)         0.134     1.604    NanoprocessorComponent/SlowClk/Count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.586     1.469    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y19         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  NanoprocessorComponent/SlowClk/Count_reg[20]/Q
                         net (fo=1, routed)           0.170     1.804    NanoprocessorComponent/SlowClk/Count_reg_n_0_[20]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.919 r  NanoprocessorComponent/SlowClk/Count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.919    NanoprocessorComponent/SlowClk/Count_reg[20]_i_1_n_7
    SLICE_X60Y19         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.981    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y19         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[20]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y19         FDRE (Hold_fdre_C_D)         0.134     1.603    NanoprocessorComponent/SlowClk/Count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.468    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y20         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  NanoprocessorComponent/SlowClk/Count_reg[24]/Q
                         net (fo=1, routed)           0.170     1.803    NanoprocessorComponent/SlowClk/Count_reg_n_0_[24]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.918 r  NanoprocessorComponent/SlowClk/Count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.918    NanoprocessorComponent/SlowClk/Count_reg[24]_i_1_n_7
    SLICE_X60Y20         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.980    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y20         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[24]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.134     1.602    NanoprocessorComponent/SlowClk/Count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.473    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y15         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  NanoprocessorComponent/SlowClk/Count_reg[4]/Q
                         net (fo=1, routed)           0.170     1.808    NanoprocessorComponent/SlowClk/Count_reg_n_0_[4]
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.923 r  NanoprocessorComponent/SlowClk/Count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    NanoprocessorComponent/SlowClk/Count_reg[4]_i_1_n_7
    SLICE_X60Y15         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     1.985    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y15         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[4]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X60Y15         FDRE (Hold_fdre_C_D)         0.134     1.607    NanoprocessorComponent/SlowClk/Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.273ns (57.848%)  route 0.199ns (42.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.471    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y17         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  NanoprocessorComponent/SlowClk/Count_reg[15]/Q
                         net (fo=1, routed)           0.199     1.834    NanoprocessorComponent/SlowClk/Count_reg_n_0_[15]
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.943 r  NanoprocessorComponent/SlowClk/Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    NanoprocessorComponent/SlowClk/Count_reg[12]_i_1_n_4
    SLICE_X60Y17         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.856     1.983    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y17         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[15]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.134     1.605    NanoprocessorComponent/SlowClk/Count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.273ns (57.848%)  route 0.199ns (42.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.470    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y18         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  NanoprocessorComponent/SlowClk/Count_reg[19]/Q
                         net (fo=1, routed)           0.199     1.833    NanoprocessorComponent/SlowClk/Count_reg_n_0_[19]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.942 r  NanoprocessorComponent/SlowClk/Count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    NanoprocessorComponent/SlowClk/Count_reg[16]_i_1_n_4
    SLICE_X60Y18         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.855     1.982    NanoprocessorComponent/SlowClk/clk
    SLICE_X60Y18         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[19]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X60Y18         FDRE (Hold_fdre_C_D)         0.134     1.604    NanoprocessorComponent/SlowClk/Count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y14   NanoprocessorComponent/SlowClk/Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y16   NanoprocessorComponent/SlowClk/Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y16   NanoprocessorComponent/SlowClk/Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   NanoprocessorComponent/SlowClk/Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   NanoprocessorComponent/SlowClk/Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   NanoprocessorComponent/SlowClk/Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   NanoprocessorComponent/SlowClk/Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   NanoprocessorComponent/SlowClk/Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   NanoprocessorComponent/SlowClk/Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   NanoprocessorComponent/SlowClk/Count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   NanoprocessorComponent/SlowClk/Count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   NanoprocessorComponent/SlowClk/Count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   NanoprocessorComponent/SlowClk/Count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   NanoprocessorComponent/SlowClk/Count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   NanoprocessorComponent/SlowClk/Count_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y14   NanoprocessorComponent/SlowClk/Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   NanoprocessorComponent/SlowClk/Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   NanoprocessorComponent/SlowClk/Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   NanoprocessorComponent/SlowClk/Count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   NanoprocessorComponent/SlowClk/Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   NanoprocessorComponent/SlowClk/Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   NanoprocessorComponent/SlowClk/Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   NanoprocessorComponent/SlowClk/Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   NanoprocessorComponent/SlowClk/Count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   NanoprocessorComponent/SlowClk/Count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   NanoprocessorComponent/SlowClk/Count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   NanoprocessorComponent/SlowClk/Count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   NanoprocessorComponent/SlowClk/Count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   NanoprocessorComponent/SlowClk/Count_reg[5]/C



