[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TFP410PAP production of TEXAS INSTRUMENTS from the text:Product\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nTFP410\nSLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014\nTFP410 TIPanelBus ™Digital Transmitter\n1Features 3Description\nThe TFP410 device isaTexas Instruments\n1•Digital Visual Interface (DVI) Compliant(1)\nPanelBus ™flat-panel display product, part ofa•Supports Pixel Rates upto165MHz (Includingcomprehensive family ofend-to-end DVI 1.0-1080 pandWUXGA at60Hz)compliant solutions, targeted atthePCandconsumer\n•Universal Graphics Controller Interface electronics industry.\n–12-Bit, Dual-Edge and24-Bit, Single-EdgeThe TFP410 device provides auniversal interface to\nInput Modes allow aglueless connection tomost commonly\navailable graphics controllers. Some of the –Adjustable 1.1Vto1.8VandStandard 3.3V\nadvantages ofthis universal interface include CMOS Input Signal Levels\nselectable bus widths, adjustable signal levels, and–Fully Differential andSingle-Ended Inputdifferential andsingle-ended clocking. The adjustableClocking Modes1.1-V to1.8-V digital interface provides alow-EMI,\n–Standard Intel 12-Bit Digital Video Port high-speed busthat connects seamlessly with 12-bit\nor24-bit interfaces. The DVI interface supports flat- Compatible asonIntel™81xChipsets\npanel display resolutions uptoUXGA at165 MHz in•Enhanced PLL Noise Immunity24-bit truecolor pixel format.–On-Chip Regulators andBypass Capacitors for\nThe TFP410 device combines PanelBus circuit Reducing System Costs\ninnovation with TI’sadvanced 0.18μmEPIC-5 CMOS•Enhanced Jitter Performanceprocess technology and TI’sultralow ground\n–NoHSYNC Jitter Anomaly inductance PowerPAD package. The result isa\ncompact 64-pin TQFP package providing areliable, –Negligible Data-Dependent Jitter\nlow-current, low-noise, high-speed digital interface•Programmable Using I2CSerial Interfacesolution.•Monitor Detection Through Hot-Plug andReceiver\nDetection Device Information(1)\n•Single 3.3-V Supply Operation PART NUMBER PACKAGE BODY SIZE (NOM)\n•64-Pin TQFP Using TI’sPowerPAD ™Package TFP410 HTQFP (64) 10.00 mm×10.00 mm\n•TI’sAdvanced 0.18- µmEPIC-5 ™CMOS Process (1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet. Technology\n•PinCompatible With SiI164 DVITransmitterTypical HDMI Interface\n(1)Thedigital visual interface (DVI) specification isanindustry\nstandard developed bythedigital display working group\n(DDWG) forhigh-speed digital connection todigital displays\nandhasbeen adopted byindustry-leading PCandconsumer\nelectronics manufacturers. TheTFP410 iscompliant tothe\nDVIRevision 1.0specification.\n2Applications\n•DVD\n•Blu-ray\n•HDProjectors\n•DVI/HDMI Transmitter(2)\n(2)HDMI video-only\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nTFP410\nSLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014 www.ti.com\nTable ofContents\n7.5 Programming ........................................................... 17 1Features .................................................................. 1\n7.6 Register Maps ........................................................ 18 2Applications ........................................................... 1\n8Application andImplementation ........................ 25 3Description ............................................................. 1\n8.1 Application Information ............................................ 254Revision History ..................................................... 2\n8.2 Typical Application ................................................. 255PinConfiguration andFunctions ......................... 3\n9Power Supply Recommendations ...................... 286Specifications ......................................................... 6\n9.1 DVDD ...................................................................... 286.1 Absolute Maximum Ratings ...................................... 6\n9.2 TVDD ...................................................................... 286.2 ESD Ratings ............................................................ 6\n9.3 PVDD ...................................................................... 286.3 Recommended Operating Conditions ....................... 6\n10Layout ................................................................... 296.4 Thermal Information .................................................. 6\n10.1 Layout Guidelines ................................................. 296.5 Electrical Characteristics ........................................... 7\n10.2 Layout Example .................................................... 306.6 Timing Requirements ................................................ 7\n10.3 TIPowerPAD 64-Pin HTQFP Package................. 336.7 Typical Characteristics .............................................. 9\n11Device andDocumentation Support ................. 347Detailed Description ............................................ 10\n11.1 Trademarks ........................................................... 347.1 Overview ................................................................. 10\n11.2 Electrostatic Discharge Caution ............................ 347.2 Functional Block Diagram ....................................... 11\n11.3 Glossary ................................................................ 347.3 Feature Description ................................................. 11\n12Mechanical, Packaging, andOrderable 7.4 Device Functional Modes ........................................ 12\nInformation ........................................................... 34\n4Revision History\nChanges from Revision B(May 2011) toRevision C Page\n•Added ESD Ratings table, Thermal Information table, Typical Characteristics section, Feature Description section,\nDevice Functional Modes ,Application andImplementation section, Power Supply Recommendations section,\nLayout section, Device andDocumentation Support section, andMechanical, Packaging, andOrderable Information\nsection. .................................................................................................................................................................................. 1\n2 Submit Documentation Feedback Copyright ©2001 –2014, Texas Instruments Incorporated\nProduct Folder Links: TFP410\n60\n6223\n21\n19\nDATA0 PVDD 63 18\nPGND DGND 64 17TFADJ DATA1DATA2 TGND 61 20TXC- DATA3DATA4 TVC+ 59 22DATA5 TVDD 58TX0- 57 24 IDCK+TX0+ 56 25 IDCK-TGND 55 26 DATA6TX1- DATA7 54 27DATA8 TX1+ 53 28DATA9 TVDD 52 29DATA10 TX2- 51 30DATA11 TX2+ 50 31NC TGND 49 32DVDD DGND\n148\nDE DATA12\n247\nVREF DATA13\n346\nHSYNC DATA14\n445\nDATA15 VSYNC544\nCTL3/A3/DK3 DATA16\n643\nDGND DVDD\n1633BSEL/SCL RESERVED\n1534DSEL/SDA DKEN\n1435ISEL/RST DATA23\n1336DVDD DATA22\n1237MSEN/PO1 DATA21\n1138PD DATA20\n1039CTL2/A2/DK2 DATA17\n742\nCTL1/A1/DK1 DATA18\n841\nEDGE/HTPLG DATA19\n940\nTFP410\nwww.ti.com SLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014\n5PinConfiguration andFunctions\nPAP Package\n64PinHTQFP\nTopView\nPinFunctions\nPIN\nTYPE DESCRIPTION\nNAME NO.\nINPUT\nTheupper 12bitsofthe24-bit pixel bus\nIn24-bit, single-edge input mode (BSEL =high), thisbusinputs thetophalfofthe24-bit pixel bus. In\n12-bit, dual-edge input mode (BSEL =low), these bitsarenotused toinput pixel data. Inthismode,DATA[23:12] 36−47 Ithestate ofDATA[23:16] isinput totheI2Cregister CFG. This allows 8bitsofuser configuration data\ntoberead bythegraphics controller through theI2Cinterface (see theRegister Maps section).\nNote: Allunused data inputs should betiedtoGND orVDD.\nThelower 12bitsofthe24-bit pixel bus/12-bit pixel businput\n50−55,In24-bit, single-edge input mode (BSEL =high), thisbusinputs thebottom halfofthe24-bit pixelDATA[11:0] I58−63 bus. In12-bit, dual-edge input mode (BSEL =low), thisbusinputs 1/2apixel (12bits) atevery latch\nedge (both rising andfalling) oftheclock.\nCopyright ©2001 –2014, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: TFP410\nTFP410\nSLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014 www.ti.com\nPinFunctions (continued)\nPIN\nTYPE DESCRIPTION\nNAME NO.\nDifferential clock input. TheTFP410 supports both single-ended andfully differential clock input\nmodes. Inthesingle-ended clock input mode, theIDCK+ input (pin57)should beconnected tothe\nIDCK – 56 single-ended clock source andtheIDCK−input (pin56)should betiedtoGND. InthedifferentialIclock input mode, theTFP410 uses thecrossover point between theIDCK+ andIDCK –signals as IDCK+ 57\nthetiming reference forlatching incoming data DATA[23:0], DE,HSYNC, andVSYNC. The\ndifferential clock input mode isonly available inthelowsignal swing mode.\nData enable. Asdefined inDVI1.0specification, theDEsignal allows thetransmitter toencode pixel\ndata orcontrol data onanygiven input clock cycle. During active video (DE=high), thetransmitterDE 2 Iencodes pixel data, DATA[23:0]. During theblanking interval (DE=low), thetransmitter encodes\nHSYNC, VSYNC andCTL[3:1].\nHSYNC 4 I Horizontal sync input\nVSYNC 5 I Vertical sync input\nTheoperation ofthese three multifunction inputs depends onthesettings oftheISEL (pin13)and\nDKEN (pin35)inputs. Allthree inputs support 3.3-V CMOS signal levels andcontain weak pulldown\nresistors sothatifleftunconnected they default toalllow.\nWhen theI2Cbusisdisabled (ISEL =low) andthede-skew mode isdisabled (DKEN =low), these\nthree inputs become thecontrol inputs, CTL[3:1], which canbeused tosend additional informationCTL3/A3/DK3 6across theDVIlinkduring theblanking interval (DE=low). TheCTL3 input isreserved forHDCP\nCTL2/A2/DK2 7 I compliant DVITXs (TFP510) andtheCTL[2:1] inputs arereserved forfuture use.\nCTL1/A1/DK1 8When theI2Cbusisdisabled (ISEL =low) andthede-skew mode isenabled (DKEN =high), these\nthree inputs become thede-skew inputs DK[3:1], used toadjust thesetup andhold times ofthepixel\ndata inputs DATA[23:0], relative totheclock input IDCK ±.\nWhen theI2Cbusisenabled (ISEL =high), these three inputs become the3LSBs oftheI2Cslave\naddress, A[3:1].\nCONFIGURATION/PROGRAMMING\nMonitor sense/programmable output 1.Theoperation ofthispindepends onwhether theI2C\ninterface isenabled ordisabled. This pinhasanopen-drain output andisonly 3.3-V tolerant. An\nexternal 5-kΩpullup resistor connected toVDDisrequired onthispin.\nWhen I2Cisdisabled (ISEL =low), alowlevel indicates apowered onreceiver isdetected attheMSEN/PO1 11 Odifferential outputs. Ahigh level indicates apowered onreceiver isnotdetected. This function isonly\nvalid indc-coupled systems.\nWhen I2Cisenabled (ISEL =high), thisoutput isprogrammable through theI2Cinterface (see the\nI2Cregister descriptions section).\nI2Cinterface select/I2CRESET (active low, asynchronous)\nIfISEL ishigh, then theI2Cinterface isactive. Default values fortheI2Cregisters canbefound in\ntheRegister Maps section.\nISEL/ RST 13 I IfISEL islow, then I2Cisdisabled andthechip configuration isspecified bytheconfiguration pins\n(BSEL, DSEL, EDGE, VREF) andstate pins (PD, DKEN).\nIfISEL isbrought lowandthen back high, theI2Cstate machine isreset. Theregister values are\nchanged totheir default values andarenotpreserved from before thereset.\nInput busselect/I2Cclock input. Theoperation ofthispindepends onwhether theI2Cinterface is\nenabled ordisabled. This pinisonly 3.3-V tolerant.\nWhen I2Cisdisabled (ISEL =low), ahigh level selects 24-bit input, single-edge input mode. Alow\nBSEL/SCL 15 I level selects 12-bit input, dual-edge input mode.\nWhen I2Cisenabled (ISEL =high), thispinfunctions astheI2Cclock input (see theRegister Maps\nsection). Inthisconfiguration, thispinhasanopen-drain output thatrequires anexternal 5-kΩpullup\nresistor connected toVDD.\nDSEL/I2Cdata. Theoperation ofthispindepends onwhether theI2Cinterface isenabled or\ndisabled. This pinisonly 3.3-V tolerant.\nWhen I2Cisdisabled (ISEL =low), thispinisused with BSEL andVREFtoselect thesingle-ended or\nDSEL/SDA 14 I/O differential input clock mode (see Table 1).\nWhen I2Cisenabled (ISEL =high), thispinfunctions astheI2Cbidirectional data line. Inthis\nconfiguration, thispinhasanopen-drain output thatrequires anexternal 5-kΩpullup resistor\nconnected toVDD.\n4 Submit Documentation Feedback Copyright ©2001 –2014, Texas Instruments Incorporated\nProduct Folder Links: TFP410\nTFP410\nwww.ti.com SLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014\nPinFunctions (continued)\nPIN\nTYPE DESCRIPTION\nNAME NO.\nEdge select/hot plug input. Theoperation ofthispindepends onwhether theI2Cinterface isenabled\nordisabled. This input is3.3-V tolerant only.\nWhen I2Cisdisabled (ISEL =low), ahigh level selects theprimary latch tooccur ontherising edge\noftheinput clock IDCK+. Alowlevel selects theprimary latch tooccur onthefalling edge oftheEDGE/HTPLG 9 Iinput clock IDCK+. This isthecase forboth single-ended anddifferential input clock modes.\nWhen I2Cisenabled (ISEL =high), thispinisused tomonitor thehotplug detect signal. When used\nforhot-plug detection, thispinrequires aseries\n1-kΩresistor.\nData de-skew enable. Thede-skew function canbeenabled either through I2Corbythispinwhen\nI2Cisdisabled. When de-skew isenabled, theinput clock todata setup/hold time canbeadjusted in\ndiscrete trimincrements. Theamount oftrimperincrement isdefined byt(STEP) .\nWhen I2Cisdisabled (ISEL =low), ahigh level enables de-skew with thetrimincrement determinedDKEN 35 Ibypins DK[3:1] (see theData De-skew Feature section). Alowlevel disables de-skew andthe\ndefault trimsetting isused.\nWhen I2Cisenabled (ISEL =high), thevalue ofDKEN andthetrimincrement areselected through\nI2C.Inthisconfiguration, theDKEN pinshould betiedtoeither GND orVDDtoavoid afloating input.\nInput reference voltage. Selects theswing range ofthedigital data inputs (DATA[23:0], DE,HSYNC,\nVSYNC, andIDCK ±).\nForhigh-swing 3.3-V input signal levels, VREFshould betiedtoVDD.\nVREF 3 I\nForlow-swing input signal levels, VREFshould besettohalfofthemaximum input voltage level. See\nRecommended Operating Conditions fortheallowable range forVREF.\nThedesired VREFvoltage level istypically derived using asimple voltage-divider circuit.\nPower down (active low). Inthepowerdown state, only thedigital I/Obuffers andI2Cinterface remain\nactive.\nWhen I2Cisdisabled (ISEL =low), ahigh level selects thenormal operating mode. Alowlevel\nselects thepowerdown mode.\nPD 10 I\nWhen I2Cisenabled (ISEL =high), thepower-down state isselected through I2C.Inthis\nconfiguration, thePDpinshould betiedtoGND.\nNote: Thedefault register value forPDislow, sothedevice isinpowerdown mode when I2Cisfirst\nenabled orafter anI2CRESET.\nRESERVED\nRESERVED 34 I This pinisreserved andmust betiedtoGND fornormal operation.\nDVIDIFFERENTIAL SIGNAL OUTPUT PINS\nTX0+ 25 Channel 0DVIdifferential output pair. TX0±transmits the8-bit blue pixel data during active videoOandHSYNC andVSYNC during theblanking interval. TX0− 24\nTX1+ 28 Channel 1DVIdifferential output pair. TX1±transmits the8-bit green pixel data during active videoOandCTL[1] during theblanking interval. TX1− 27\nTX2+ 31 Channel 2DVIdifferential output pair. TX2±transmits the8-bit redpixel data during active video andOCTL[3:2] during theblanking interval. TX2− 30\nTXC+ 22O DVIdifferential output clock.TXC− 21\nFull-scale adjust. This pincontrols theamplitude oftheDVIoutput voltage swing, determined bytheTFADJ 19 Ivalue ofthepullup resistor RTFADJ connected toTVDD.\nPOWER AND GROUND PINS\nDVDD 1,12,33 Power Digital power supply. Must besetto3.3Vnominal.\nPVDD 18 Power PLL power supply. Must besetto3.3Vnominal.\nTVDD 23,29 Power Transmitter differential output driver power supply. Must besetto3.3Vnominal.\n16,48,DGND Ground Digital ground64\nPGND 17 Ground PLL ground\n20,26,TGND Ground Transmitter differential output driver ground32\nNC 49 NC Noconnection required. Ifconnected, tiehigh.\nCopyright ©2001 –2014, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: TFP410\nTFP410\nSLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014 www.ti.com\n6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nDVDD,PVDD,Supply voltage range –0.5 4 VTVDD\nInput voltage, logic/analog signals –0.5 4 V\nRT External DVIsingle-ended termination resistance 0toopen circuit Ω\nExternal TFADJ resistance, RTFADJ 300toopen circuit Ω\nCase temperature for10seconds 260 °C\nJEDEC latch-up (EIA/JESD78) 100 mA\nTstg Storage temperature 260 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n6.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), per DVIpins ±4000\nV(ESD) Electrostatic discharge V ANSI/ESDA/JEDEC JS-001(1)\nAllother pins ±2000\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVDD Supply voltage (DV DD,PVDD,TVDD) 3.0 3.3 3.6 V\nLow-swing mode 0.55 VDDQ/2(1)0.9 V\nVREF Input reference voltage\nHigh-swing mode DVDD V\nAVDD DVItermination supply voltage(2)DVIreceiver 3.14 3.3 3.46 V\nRT DVISingle-ended termination resistance(3)DVIreceiver 45 50 55 Ω\nR(TFADJ) TFADJ resistor forDVI-compliant V(SWING) range 400mV=V(SWING) =600mV 505 510 515 Ω\nTA Operating free-air temperature range 0 25 70 °C\n(1) VDDQdefines themaximum low-level input voltage, itisnotanactual input voltage.\n(2) AVDDisthetermination supply voltage oftheDVIlink.\n(3) RTisthesingle-ended termination resistance atthereceiver endoftheDVIlink.\n6.4 Thermal Information\nTFP410\nTHERMAL METRIC(1)PAP UNIT\n64PINS\nRθJA Junction-to-ambient thermal resistance 26.6\nRθJC(top) Junction-to-case (top) thermal resistance 14.1\nRθJB Junction-to-board thermal resistance 11.3\n°C/W\nψJT Junction-to-top characterization parameter 0.4\nψJB Junction-to-board characterization parameter 11.2\nRθJC(bot) Junction-to-case (bottom) thermal resistance 0.9\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report (SPRA953 ).\n6 Submit Documentation Feedback Copyright ©2001 –2014, Texas Instruments Incorporated\nProduct Folder Links: TFP410\nTFP410\nwww.ti.com SLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014\n6.5 Electrical Characteristics\nover recommended operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nDCSPECIFICATIONS\nVREF=DVDD 0.7VDDVIH High-level input voltage (CMOS input) V\n0.5V≤V≤0.95 V VREF+0.2\nVREF=DVDD 0.3V DDVIL Low-level input voltage (CMOS input) V\n0.5V≤V≤0.95 V VREF–0.2\nHigh-level digital output voltage (open-drainVOH VDD=3V,IOH=20μA 2.4 Voutput)\nLow-level digital output voltage (open-drainVOL VDD=3.6V,IOL=4mA 0.4 Voutput)\nIIH High-level input current VI=3.6V ±25 µA\nIIL Low-level input current VI=0 ±25 µA\nVH DVIsingle-ended high-level output voltage AVDD–0.01 AVDD+0.01 V\nAVDD=3.3V±5%,VL DVIsingle-ended low-level output voltage AVDD–0.6 AVDD–0.4 V\nRT(1)=50Ω±10%,\nVSWING DVIsingle-ended output swing voltage 400 600 mVP-P RTFADJ =510Ω±1%\nVOFF DVIsingle-ended standby/off output voltage AVDD–0.01 AVDD+0.01 V\nIPD Power-down current(2)200 500 µA\nIIDD Normal power supply current Worst-case pattern(3)200 250 mA\nACSPECIFICATIONS\nf(IDCK) IDCK frequency 25 165 MHz\ntr DVIoutput risetime (20-80%)(4)75 240 ps\ntf DVIoutput falltime (20-80%)(4)75 240 ps\nf(IDCK) =165MHz DVIoutput intra-pair +to−differential skew(5),tsk(D) 50 psseeFigure 4\ntojit DVIoutput clock jitter, max.(6)150 ps\nt(STEP) De-skew trimincrement DKEN =1 350 ps\n(1) RTisthesingle-ended termination resistance atthereceiver endoftheDVIlink\n(2) Assumes allinputs tothetransmitter arenottoggling.\n(3) Black andwhite checkerboard pattern, each checker isonepixel wide.\n(4) Rise andfalltimes aremeasured asthetime between 20% and80% ofsignal amplitude.\n(5) Measured differentially atthe50% crossing point using theIDCK+ input clock asatrigger.\n(6) Relative toinput clock (IDCK).\n6.6 Timing Requirements\nMIN NOM MAX UNIT\nt(pixel) Pixel time period(1)6.06 40 ns\nt(IDCK) IDCK duty cycle 30% 70%\nt(ijit) IDCK clock jitter tolerance 2 ns\ntsk(CC) DVIoutput inter-pair orchannel-to-channel skew(2),seeFigure 2 f(IDCK) =165MHz 1.2 ns\nData, DE,VSYNC, HSYNC setup time toIDCK+ falling edge, seetsu(IDF) 1.2 nsFigure 2 Single edge (BSEL=1, DSEL=0,\nDKEN=0, EDGE=0) Data, DE,VSYNC, HSYNC hold time toIDCK+ falling edge, seeth(IDF) 1.3 nsFigure 2\nData, DE,VSYNC, HSYNC setup time toIDCK+ rising edge, seetsu(IDR) 1.2 nsFigure 2 Single edge (BSEL=1, DSEL=0,\nDKEN=0, EDGE=1) Data, DE,VSYNC, HSYNC hold time toIDCK+ rising edge, seeth(IDR) 1.3 nsFigure 2\nDual edge(BSEL=0, Data, DE,VSYNC, HSYNC setup time toIDCK+ falling/risingtsu(ID) 0.9 nsedge, seeFigure 3 DSEL=1, DKEN=0)\nDual edge (BSEL=0, Data, DE,VSYNC, HSYNC hold time toIDCK+ falling/rising edge,th(ID) 1 nsseeFigure 3 DSEL=1, DKEN=0)\n(1) t(pixel) isthepixel time defined astheperiod oftheTXC output clock. Theperiod ofIDCK isequal tot(pixel).\n(2) Measured differentially atthe50% crossing point using theIDCK+ input clock asatrigger.\nCopyright ©2001 –2014, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: TFP410\ntsk(CC)50%\n50%TXN\nTXM\ntsk(D)\n50%TX+\nTX−\ntsu(ID) th(ID)\nVIH\nVILIDCK+\nDATA[23:0], DE,\nHSYNC, VSYNCth(ID)\ntsu(ID)\nth(IDF)\ntsu(IDF) th(IDR)\ntsu(IDR)\nVIH\nVILIDCK+\nDATA[23:0], DE,\nHSYNC, VSYNCIDCK−\ntr tf\n80% V OD\n20% V ODDVI\nOutputs\nTFP410\nSLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014 www.ti.com\nFigure 1.Rise andFallTime forDVIOutputs\nFigure 2.Control andSingle-Edge-Data Setup/Hold Time toIDCK ±\nFigure 3.Dual Edge Data Setup/Hold Times toIDCK+\nFigure 4.Analog Output Intra-Pair ±Differential Skew\nFigure 5.Analog Output Channel-to-Channel Skew\n8 Submit Documentation Feedback Copyright ©2001 –2014, Texas Instruments Incorporated\nProduct Folder Links: TFP410\nRTFDAJ(ohm)\nVswing(mV)\n0100200300400500600700800900\nTFP410\nwww.ti.com SLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014\n6.7 Typical Characteristics\nFigure 6.RTFDAJ vsVswing\nCopyright ©2001 –2014, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: TFP410\nTFP410\nSLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014 www.ti.com\n7Detailed Description\n7.1 Overview\nTheTFP410 isaDVI-compliant digital transmitter thatisused indigital host monitor systems toT.M.D.S. encode\nandserialize RGB pixel data streams. TFP410 supports resolutions from VGA toWUXGA (and 1080p) andcan\nbecontrolled intwoways:\n1.Configuration andstate pins\n2.Theprogrammable I2Cserial interface (see Table 1)\nThe host inadigital display system, usually aPCorconsumer electronics device, contains aDVI-compatible\ntransmitter such astheTITFP410 that receives 24-bit pixel data along with appropriate control signals. The\nTFP410 encodes the signals into ahigh speed, low voltage, differential serial bitstream optimized for\ntransmission over atwisted-pair cable toadisplay device. The display device, usually aflat-panel monitor,\nrequires aDVI compatible receiver liketheTITFP401 todecode theserial bitstream back tothesame 24-bit\npixel data andcontrol signals thatoriginated atthehost. This decoded data canthen beapplied directly tothe\nflatpanel drive circuitry toproduce animage onthedisplay. Because thehost anddisplay canbeseparated by\ndistances upto5meters ormore, serial transmission ofthepixel data ispreferred (see theT.M.D.S. Pixel Data\nandControl Signal Encoding section, Universal Graphics Controller Interface Voltage Signal Levels section, and\nUniversal Graphics Controller Interface Clock Inputs section).\nTheTFP410 integrates ahigh-speed digital interface, aT.M.D.S. encoder, andthree differential T.M.D.S. drivers.\nData isdriven totheTFP410 encoder across 12or24data lines, along with differential clock pair and sync\nsignals. The flexibility ofthe TFP410 allows formultiple clock and data formats that enhance system\nperformance.\nTheTFP410 also hasenhanced PLL noise immunity, anenhancement accomplished with on-chip regulators and\nbypass capacitors.\nThe TFP410 isversatile and highly programmable toprovide maximum flexibility fortheuser. AnI2Chost\ninterface isprovided toallow enhanced configurations inaddition topower-on default settings programmed by\npin-strapping resistors.\nThe TFP410 offers monitor detection through receiver detection, orhot-plug detection when I2Cisenabled. The\nmonitor detection feature allows theuser enhanced flexibility when attaching todigital displays orreceivers (see\ntheHotPlug/Unplug (Auto Connect/Disconnect Detection) section andtheRegister Maps section).\nThe TFP410 hasadata de-skew feature allowing theusers tode-skew theinput data with respect totheIDCK ±\n(see theData De-skew Feature section).\n10 Submit Documentation Feedback Copyright ©2001 –2014, Texas Instruments Incorporated\nProduct Folder Links: TFP410\n12/24 Bit\nI/FData\nFormatUniversal Input T.M.D.S. Transmitter\nSerializer\nSerializer\nSerializer\nControl\nI2C Slave I/F\nFor DDC\n1.8-V Regulators\nWith Bypass\nCapacitorsPLLTX2/c177\nTX1/c177\nTX0/c177\nTXC /c177\nTFADJIDCK /c177\nDATA[23:0]\nDE\nVSYNC\nHSYNC\nEDGE/HTPLG\nMSEN\nPD\nISEL/RST\nBSEL/SCL\nDSEL/SDAVREFEncoder\nEncoder\nEncoder\nCTL/A/DK[3:1]DKEN\nTFP410\nwww.ti.com SLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 T.M.D.S. Pixel Data andControl Signal Encoding\nFortransition minimized differential signaling (T.M.D.S.), only oneoftwopossible T.M.D.S. characters foragiven\npixel istransmitted atagiven time. The transmitter keeps arunning count ofthenumber ofones and zeros\npreviously sent and transmits thecharacter that minimizes thenumber oftransitions and approximates adc\nbalance ofthetransmission line. Three T.M.D.S. channels areused totransmit RGB pixel data during theactive\nvideo interval (DE =High). These same three channels arealso used totransmit HSYNC, VSYNC, and three\nuser definable control signals, CTL[3:1], during theinactive display orblanking interval (DE=Low). Thefollowing\ntable maps thetransmitted output data totheappropriate T.M.D.S. output channel inaDVI-compliant system.\nINPUT PINS TRANSMITTED PIXEL DATAT.M.D.S. OUTPUT CHANNEL(VALID FOR DE=High) ACTIVE DISPLAY (DE=High)\nDATA[23:16] Channel 2(TX2 ±) Red[7:0]\nDATA[15:8] Channel 1(TX1 ±) Green[7:0]\nDATA[7:0] Channel 0(TX0 ±) Blue[7:0]\nINPUT PINS TRANSMITTED CONTROL DATAT.M.D.S. OUTPUT CHANNEL(VALID FOR DE=Low) BLANKING INTERVAL (DE=Low)\nCTL3, CTL2(1)Channel 2(TX2 ±) CTL[3:2]\nCTL1(1)Channel 1(TX1 ±) CTL[1]\nHSYNC, VSYNC Channel 0(TX0 ±) HSYNC, VSYNC\n(1) TheTFP410 encodes andtransfers theCTL[3:1] inputs during thevertical blanking interval. TheCTL3 input isreserved forHDCP\ncompliant DVITXs andtheCTL[2:1] inputs arereserved forfuture use. When DE=high, CTL andSYNC pins must beheld constant.\nCopyright ©2001 –2014, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: TFP410\nTFP410\nSLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014 www.ti.com\n7.3.2 Universal Graphics Controller Interface Voltage Signal Levels\nTheuniversal graphics controller interface canoperate inthefollowing twodistinct voltage modes:\n•Thehigh-swing mode where standard 3.3-V CMOS signaling levels areused.\n•Thelow-swing mode where adjustable 1.1-V to1.8-V signaling levels areused.\nToselect thehigh-swing mode, theVREFinput pinmust betiedtothe3.3-V power supply.\nToselect thelow-swing mode, theVREFmust be0.55 to0.95 V.\nInthelow-swing mode, VREFisused tosetthemidpoint oftheadjustable signaling levels. Theallowable range of\nvalues forVREFisfrom 0.55 Vto0.9V.The typical approach istoprovide thisfrom offchip byusing asimple\nvoltage-divider circuit. The minimum allowable input signal swing inthelow-swing mode isVREF±0.2V.Inlow-\nswing mode, theVREFinput iscommon toalldifferential input receivers.\n7.3.3 Universal Graphics Controller Interface Clock Inputs\nThe universal graphics controller interface oftheTFP410 supports both fully differential and single-ended clock\ninput modes. Inthedifferential clock input mode, theuniversal graphics controller interface uses thecrossover\npoint between theIDCK+ andIDCK−signals asthetiming reference forlatching incoming data (DATA[23:0], DE,\nHSYNC, and VSYNC). Differential clock inputs provide greater common-mode noise rejection. The differential\nclock input mode isonly available inthelow-swing mode. Inthesingle-ended clock input mode, theIDCK+ input\n(Pin 57)should beconnected tothesingle-ended clock source and theIDCK−input (Pin 56)should betiedto\nGND.\nTheuniversal graphics controller interface oftheTFP410 provides selectable 12-bit dual-edge, and24-bit single-\nedge, input clocking modes. Inthe12-bit dual-edge, the12-bit data islatched oneach edge oftheinput clock. In\nthe24-bit single-edge mode, the24-bit data islatched ontherising edge oftheinput clock when EDGE =1and\nthefalling edge oftheinput clock when EDGE =0.\nDKEN and DK[3:1] allow theuser tocompensate theskew between IDCK ±and thepixel data and control\nsignals. See Table 10fordetails.\n7.4 Device Functional Modes\n7.4.1 Universal Graphics Controller Interface Modes\nTable 1isatabular representation ofthedifferent modes fortheuniversal graphics controller interface. The 12-\nbitmode isselected when BSEL=0 and the24-bit mode when BSEL=1. The 12-bit mode uses dual-edge\nclocking andthe24-bit mode uses single-edge clocking. The EDGE input isused tocontrol thelatching edge in\n24-bit mode, ortheprimary latching edge in12-bit mode. When EDGE=1, thedata input islatched ontherising\nedge oftheinput clock; andwhen EDGE=0, thedata input islatched onthefalling edge oftheinput clock. Afully\ndifferential input clock isavailable only inthelow-swing mode. Single-ended clocking isnotrecommended inthe\nlow-swing mode asthisdecreases common-mode noise rejection.\nNote thatBSEL, DSEL, andEDGE aredetermined byregister CTL_1_MODE when I2Cisenabled (ISEL=1) and\nbyinput pins when I2Cisdisabled (ISEL=0).\nTable 1.Universal Graphics Controller Interface Options (Tabular Representation)\nVREF BSEL EDGE DSEL BUS WIDTH LATCH MODE CLOCK EDGE CLOCK MODE\n0.55 V−0.9V 0 0 0 12-bit Dual-edge Falling Differential(1)(2)\n0.55 V−0.9V 0 0 1 12-bit Dual-edge Falling Single-ended\n0.55 V–0.9V 0 1 0 12-bit Dual-edge Rising Differential(1)(2)\n0.55 V−0.9V 0 1 1 12-bit Dual-edge Rising Single-ended\n0.55 V–0.9V 1 0 0 24-bit Single-edge Falling Single-ended\n0.55 V–0.9V 1 0 1 24-bit Single-edge Falling Differential(1)(3)\n0.55 V–0.9V 1 1 0 24-bit Single-edge Rising Single-ended\n0.55 V–0.9V 1 1 1 24-bit Single-edge Rising Differential(1)(3)\n(1) Thedifferential clock input mode isonly available inthelowsignal swing mode (that is,VREF≤0.9V).\n(2) TheTFP410 does notsupport a12-bit dual-clock, single-edge input clocking mode.\n(3) TheTFP410 does notsupport a24-bit single-clock, dual-edge input clocking mode.\n12 Submit Documentation Feedback Copyright ©2001 –2014, Texas Instruments Incorporated\nProduct Folder Links: TFP410\nP0 P1 PN-1 PN\nDSEL=0\nEDGE=0\nDSEL=0\nEDGE=1\nDSEL=1\nEDGE=0\nDSEL=1\nEDGE=1Single-Ended\nClock Input\nMode\nDifferential\nClock Input\nMode (Low\nSwing Only)DE\nD[23:0]\nIDCK+\nIDCK+\n{(IDCK+) − (IDCK−)}\n{(IDCK+) − (IDCK−)}\nFirst Latch Edge24-Bit, Single-Edge Input Mode (BSEL = 1)\nP L0 P H0 P L1 P H1 P LN−1 P LNP HN PN+1L\nDSEL=1\nEDGE=0\nDSEL=1\nEDGE=1\nDSEL=0\nEDGE=0\nDSEL=0\nEDGE=1Single-Ended\nClock Input\nMode\nDifferential\nClock Input\nMode (Low\nSwing Only)DE\nD[11:0]\nIDCK+\nIDCK+\n{(IDCK+) − (IDCK−)}\n{(IDCK+) − (IDCK−)}\nFirst Latch Edge12-Bit, Dual-Edge Input Mode (BSEL = 0)\nL = Low Half Pixel\nH = High Half Pixel\nTFP410\nwww.ti.com SLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014\nDevice Functional Modes (continued)\nTable 1.Universal Graphics Controller Interface Options (Tabular Representation) (continued)\nVREF BSEL EDGE DSEL BUS WIDTH LATCH MODE CLOCK EDGE CLOCK MODE\nDVDD 0 0 X 12-bit Dual-edge Falling Single-ended(4)\nDVDD 0 1 X 12-bit Dual-edge Rising Single-ended(4)\nDVDD 1 0 X 24-bit Single-edge Falling Single-ended(4)\nDVDD 1 1 X 24-bit Single-edge Rising Single-ended(4)\n(4) Inthehigh-swing mode (VREF=DVDD),DSEL isadon’tcare; therefore, thedevice isalways inthesingle-ended latch mode.\nFigure 7.Universal Graphics Controller Interface Options for12-Bit Mode (Graphical Representation)\nFigure 8.Universal Graphics Controller Interface Options for24-Bit Mode (Graphical Representation)\nCopyright ©2001 –2014, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: TFP410\nTFP410\nSLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014 www.ti.com\nTable 2.12-Bit Mode Data Mapping\nP0 P1 P2\nPINNAME P0L P0H P1L P1H P2L P2H\nLOW HIGH LOW HIGH LOW HIGH\nD11 G0[3] R0[7] G1[3] R1[7] G2[3] R2[7]\nD10 G0[2] R0[6] G1[2] R1[6] G2[2] R2[6]\nD9 G0[1] R0[5] G1[1] R1[5] G2[1] R2[5]\nD8 G0[0] R0[4] G1[0] R1[4] G2[0] R2[4]\nD7 B0[7] R0[3] B1[7] R1[3] B2[7] R2[3]\nD6 B0[6] R0[2] B1[6] R1[2] B2[6] R2[2]\nD5 B0[5] R0[1] B1[5] R1[1] B2[5] R2[1]\nD4 B0[4] R0[0] B1[4] R1[0] B2[4] R2[0]\nD3 B0[3] G0[7] B1[3] G1[7] B2[3] G2[7]\nD2 B0[2] G0[6] B1[2] G1[6] B2[2] G2[6]\nD1 B0[1] G0[5] B1[1] G1[5] B2[1] G2[5]\nD0 B0[0] G0[4] B1[0] G1[4] B2[0] G2[4]\nTable 3.24-Bit Mode Data Mapping\nPINNAME P0 P1 P2 PINNAME P0 P1 P2\nD23 R0[7] R1[7] R2[7] D11 G0[3] G1[3] G2[3]\nD22 R0[6] R1[6] R2[6] D10 G0[2] G1[2] G2[2]\nD21 R0[5] R1[5] R2[5] D9 G0[1] G1[1] G2[1]\nD20 R0[4] R1[4] R2[4] D8 G0[0] G1[0] G2[0]\nD19 R0[3] R1[3] R2[3] D7 B0[7] B1[7] B2[7]\nD18 R0[2] R1[2] R2[2] D6 B0[6] B1[6] B2[6]\nD17 R0[1] R1[1] R2[1] D5 B0[5] B1[5] B2[5]\nD16 R0[0] R1[0] R2[0] D4 B0[4] B1[4] B2[4]\nD15 G0[7] G1[7] G2[7] D3 B0[3] B1[3] B2[3]\nD14 G0[6] G1[6] G2[6] D2 B0[2] B1[2] B2[2]\nD13 G0[5] G1[5] G2[5] D1 B0[1] B1[1] B2[1]\nD12 G0[4] G1[4] G2[4] D0 B0[0] B1[0] B2[0]\n7.4.2 Data De-skew Feature\nThe de-skew feature allows adjustment oftheinput setup/hold time. Specifically, theinput data DATA[23:0] can\nbelatched slightly before orafter thelatching edge oftheclock IDCK ±depending ontheamount ofde-skew\ndesired. When de-skew enable (DKEN) isenabled, theamount ofde-skew isprogrammable bysetting thethree\nbitsDK[3:1]. When disabled, adefault de-skew setting isused. Toallow maximum flexibility and ease ofuse,\nDKEN andDK[3:1] areaccessed directly through configuration pins when I2Cisdisabled, orthrough registers of\nthesame name when I2Cisenabled. When using I2Cmode, theDKEN pinshould betiedtoground toavoid a\nfloating input.\n14 Submit Documentation Feedback Copyright ©2001 –2014, Texas Instruments Incorporated\nProduct Folder Links: TFP410\n−t(CD)\n000\n−4/c215t(STEP)100\n0\nDefault Falling111\n3/c215t(STEP)000\n−4/c215t(STEP)100\n0\nDefault Rising111\n3/c215t(STEP)DATA[23:0]\nIDCK /c177\nDK[3:1]\nt(CD)t(CD) −t(CD) t(CD)\nTFP410\nwww.ti.com SLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014\nTheinput setup/hold time canbevaried with respect totheinput clock byanamount t(CD)given bytheformula in\nEquation 1.\nt(CD)=(DK[3:1] –4)×t(STEP)\nwhere\n•t(STEP) istheadjustment increment amount\n•DK[3:1] isanumber from 0to7represented asa3-bit binary number\n•t(CD)isthecumulative de-skew amount (1)\n(DK[3:1]-4) issimply amultiplier intherange {-4,-3,-2,-1, 0,1,2,3}fort(STEP) .Therefore, data canbelatched in\nincrements from 4times thevalue oft(STEP) before thelatching edge oftheclock to3times thevalue oft(STEP)\nafter thelatching edge. Note thattheinput clock isnotchanged, only thetime when data islatched with respect\ntotheclock.\nFigure 9.AGraphical Representation oftheDe-Skew Function\n7.4.3 HotPlug/Unplug (Auto Connect/Disconnect Detection)\nTFP410 supports hotplug/unplug (auto connect/disconnect detection) fortheDVIlink. The receiver sense input\n(RSEN) bitindicates ifaDVIreceiver isconnected toTXC+ andTXC–.The HTPLG bitreflects thecurrent state\noftheHTPLG pinconnected tothemonitor viatheDVI connector. When I2Cisdisabled (ISEL=0), theRSEN\nvalue isavailable ontheMSEN pin.When I2Cisenabled, theconnection status oftheDVI linkand HTPLG\nsense pins areprovided bytheCTL_2_MODE register. The MSEL bitsoftheCTL_2_MODE register can be\nused toprogram theMSEN tooutput theHTPLG value, theRSEN value, aninterrupt, orbedisabled.\nThesource oftheinterrupt event isselected byTSEL intheCTL_2_MODE register. Aninterrupt isgenerated by\nachange instatus oftheselected signal. The interrupt status isindicated intheMDI bitofCTL_2_MODE and\ncan beoutput viatheMSEN pin. The interrupt continues tobeasserted until a1iswritten totheMDI bit,\nresetting thebitback to0.Writing 0totheMDI bithasnoeffect.\n7.4.4 Device Configuration andI2CRESET Description\nThe TFP410 device configuration canbeprogrammed byseveral different methods toallow maximum flexibility\nfortheuser’sapplication. Device configuration iscontrolled depending onthestate oftheISEL/ RST pin,\nconfiguration pins (BSEL, DSEL, EDGE, VREF)andstate pins (PD,DKEN). I2Cbusselect andI2CRESET (active\nlow) areshared functions ontheISEL/ RST pin,which operates asynchronously.\nHolding ISEL/ RST lowcauses thedevice configuration tobesetbytheconfiguration pins (BSEL, DSEL, EDGE,\nandVREF)andstate pins (PD,DKEN). TheI2Cbusisdisabled.\nHolding ISEL/ RST high causes thechip configuration tobesetbased ontheconfiguration bits(BSEL, DSEL,\nEDGE) andstate bits(PD,DKEN) intheI2Cregisters. TheI2Cbusisenabled.\nMomentarily bringing ISEL/ RST lowand then back high while thedevice isoperating innormal orpower-down\nmode willRESET theI2Cregisters totheir default values. Thedevice configuration willbechanged tothedefault\npower-up state with I2Cenabled. After power up,thedevice must bereset. Itissuggested thatthispinbetiedto\nthesystem reset signal, which islowduring power upandisthen asserted high after allthepower supplies are\nfully functional.\nCopyright ©2001 –2014, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: TFP410\nActual Display AreaDE_CNT\nDE_LINFull Vertical Frame\nDE_TOP\nV_RES\nH_RESDE_DLY\nTFP410\nSLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014 www.ti.com\n7.4.5 DEGenerator\nThe TFP410 contains aDEgenerator thatcanbeused togenerate aninternal DEsignal when theoriginal data\nsource does notprovide one. There areseveral I2Cprogrammable values that control theDEgenerator (see\nFigure 10).DE_GEN intheDE_CTL register enables thisfunction. When enabled, theDEpinisignored.\nDE_TOP and DE_LIN arelinecounts used tocontrol thenumber oflines after VSYNC goes active that DEis\nenabled, andthetotal number oflines thatDEremains active, respectively. The polarity ofVSYNC must beset\nbyVS_POL intheDE_CTL register.\nDE_DLY andDE_CNT arepixel counts used tocontrol thenumber ofpixels after HSYNC goes active thatDEis\nenabled, andthetotal number ofpixels thatDEremains active, respectively. Thepolarity ofHSYNC must beset\nbyHS_POL intheDE_CTL register.\nThe TFP410 also counts thetotal number ofHSYNC pulses between VSYNC pulses, and thetotal number of\npixels between HSYNC pulses. These values, thetotal vertical and horizontal resolutions, areavailable in\nV_RES and H_RES, respectively. These values areavailable atalltimes, whether ornottheDEgenerator is\nenabled.\nFigure 10.DEGenerator Register Functions\n16 Submit Documentation Feedback Copyright ©2001 –2014, Texas Instruments Incorporated\nProduct Folder Links: TFP410\nSCL123456789\nSDA123456789 234567 1\nSlave Address Sub-Address Data Stop8 9\nStart Condition (S) Stop Condition (P)SDA\nSCL\nTFP410\nwww.ti.com SLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014\n7.5 Programming\n7.5.1 I2Cinterface\nThe I2Cinterface isused toaccess theinternal TFP410 registers. This two-pin interface consists oftheSCL\nclock lineandtheSDA serial data line. Thebasic I2Caccess cycles areshown inFigure 11andFigure 12.\nFigure 11.I2CStart andStop Conditions\nThebasic access write cycle consists ofthefollowing:\n1.Astart condition\n2.Aslave address cycle\n3.Asub-address cycle\n4.Anynumber ofdata cycles\n5.Astop condition\nThebasic access read cycle consists ofthefollowing:\n1.Astart condition\n2.Aslave write address cycle\n3.Asub-address cycle\n4.Arestart condition\n5.Aslave read address cycle\n6.Anynumber ofdata cycles\n7.Astop condition\nThestart andstop conditions areshown inFigure 11.Thehigh tolowtransition ofSDA while SCL ishigh defines\nthestart condition. The lowtohigh transition ofSDA while SCL ishigh defines thestop condition. Each cycle,\ndata oraddress, consists of8bitsofserial data followed byone acknowledge bitgenerated bythereceiving\ndevice. Thus, each data/address cycle contains 9bitsasshown inFigure 12.\nFigure 12.I2CAccess Cycles\nFollowing astart condition, each I2Cdevice decodes theslave address. The TFP410 responds with an\nacknowledge bypulling theSDA linelowduring theninth clock cycle ifitdecodes theaddress asitsaddress.\nDuring subsequent sub-address and data cycles, the TFP410 responds with acknowledge asshown in\nFigure 13.Thesub-address isauto-incremented after each data cycle.\nCopyright ©2001 –2014, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: TFP410\nS Slave Address W A Sub-Address A Sr Slave Address R A Data A Data /A P\nWhere:\nFrom Master A Acknowledge\nFrom Slave S Start condition\n/A Not acknowledge (SDA high) P Stop Condition\nR Read Condition = 1 Sr  Restart Condition\nW Write Condition = 0\nS Slave Address W A Sub-Address A Data A Data A P\nWhere:\nFrom Master A Acknowledge\nFrom Slave S Start condition\nP Stop Condition\nTFP410\nSLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014 www.ti.com\nProgramming (continued)\nThetransmitting device must notdrive theSDA signal during theacknowledge cycle sothatthereceiving device\nmay drive theSDA signal low. The master indicates anotacknowledge condition (A)bykeeping theSDA signal\nhigh justbefore itasserts thestop condition (P).This sequence terminates aread cycle asshown inFigure 14.\nThe slave address consists of7bitsofaddress along with 1bitofread/write information (read =1,write =0)as\nshown below inFigure 12andFigure 13.FortheTFP410, theselectable slave addresses (including theR/W bit)\nusing A[3:1] are0x70, 0x72, 0x74, 0x76, 0x78, 0x7A, 0x7C, and 0x7E forwrite cycles and 0x71, 0x73, 0x75,\n0x77, 0x79, 0x7B, 0x7D, and0x7F forread cycles.\nFigure 13.I2CWrite Cycle\nFigure 14.I2CRead Cycle\n7.6 Register Maps\nThe TFP410 isastandard I2Cslave device. Alltheregisters canbewritten and read through theI2Cinterface\n(unless otherwise specified). TheTFP410 slave machine supports only byte read andwrite cycles. Page mode is\nnot supported. The 8-bit binary address ofthe I2Cmachine is0111 A3A2A1X, where A[3:1] are pin\nprogrammable orsetto000bydefault. The I2Cbase address oftheTFP410 isdependent onA[3:1] (pins 6,7\nand8respectively) asshown below.\nWRITE ADDRESS READ ADDRESSA[3:1](Hex) (Hex)\n000 70 71\n001 72 73\n010 74 75\n011 76 77\n100 78 79\n101 7A 7B\n110 7C 7D\n111 7E 7F\nSUB-REGISTER RW BIT7 BIT6 BIT5 BIT4 BIT3 BIT2 BIT1 BIT0ADDRESS\nVEN_ID R 00 VEN_ID[7:0]\nR 01 VEN_ID[15:8]\nDEV_ID R 02 DEV_ID[7:0]\nR 03 DEV_ID[15:8]\n18 Submit Documentation Feedback Copyright ©2001 –2014, Texas Instruments Incorporated\nProduct Folder Links: TFP410\nTFP410\nwww.ti.com SLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014\nSUB-REGISTER RW BIT7 BIT6 BIT5 BIT4 BIT3 BIT2 BIT1 BIT0ADDRESS\nREV_ID R 04 REV_ID[7:0]\nRESERVED R 05-07 Reserved\nCTL_1_MODE RW 08 RSVD TDIS VEN HEN DSEL BSEL EDGE PD\nCTL_2_MODE RW 09 VLOW MSEL TSEL RSEN HTPLG MDI\nCTL_3_MODE RW 0A DK DKEN CTL RSVD\nCFG RW 0B CFG\nRESERVED RW 0C-31 Reserved\nDE_DLY RW 32 DE_DLY[7:0]\nDE_CTL RW 33 RSVD DE_GEN VS_POL HS_POL RSVD DE_DLY[8]\nDE_TOP RW 34 RSVD DE_DLY[6:0]\nRESERVED RW 35 Reserved\nDE_CNT RW 36 DE_CNT[7:0]\nRW 37 Reserved DE_CNT[10:8]\nDE_LIN RW 38 DE_LIN[7:0]\nRW 39 Reserved DE_LIN[10:8]\nH_RES R 3A H_RES[7:0]\nR 3B Reserved H_RES[10:8]\nV_RES R 3C V_RES[7:0]\nR 3D Reserved V_RES[10:8]\nRESERVED R 3E−FF\n7.6.1 VEN_ID Register (Sub-Address =01−00)[reset =0x014C]\nFigure 15.VEN_ID Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nVEN_ID[15:8] VEN_ID[7:0]\nTable 4.VEN_ID Field Descriptions\nBit Field Type Description\n15:8 VEN_ID R These read-only registers contain the16-bit Texas Instruments vendor ID.VEN_ID is\nhardwired to0x014C.7:0 VEN_ID R\n7.6.2 DEV_ID Register (Sub-Address =03–02)[reset =0x0410]\nFigure 16.DEV_ID Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nDEV_ID[15:8] DEV_ID[7:0]\nTable 5.DEV_ID Register Field Descriptions\nBit Field Type Description\n15:8 DEV_ID R These read-only registers contain the16-bit device IDfortheTFP410. DEV_ID is\nhardwired to0x0410.7:0 DEV_ID R\nCopyright ©2001 –2014, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: TFP410\nTFP410\nSLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014 www.ti.com\n7.6.3 REV_ID Register (Sub-Address =04)[reset =0x00]\nFigure 17.REV_ID Register\n7 6 5 4 3 2 1 0\nREV_ID[7:0]\nTable 6.REV_ID Register Field Descriptions\nBit Field Type Description\n7:0 REV_ID R This read-only register contains therevision ID.\n7.6.4 Reserved Register (Sub-Address =07–05)[reset =0x641400]\nFigure 18.Reserved\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nRESERVED[15:8] RESERVED[7:0]\nTable 7.Reserved Field Descriptions\nBit Field Type Description\n15:8 RESERVED Read Only —\n7:0 RESERVED Read Only —\n7.6.5 CTL_1_MODE (Sub-Address =08)[reset =0xFE]\nFigure 19.CTL_1_MODE Register\n7 6 5 4 3 2 1 0\nRSVD TDIS VEN HEN DSEL BSEL EDGE PD\nTable 8.CTL_1_MODE Field Descriptions\nBit Field Type Description\n7 RSVD R/W Reserved\nThis read/write register contains theT.M.D.S. disable mode\n6 TDIS R/W 0:T.M.D.S. circuitry enable state isdetermined byPD.\n1:T.M.D.S. circuitry isdisabled.\nThis read/write register contains thevertical sync enable mode.\n5 VEN R/W 0:VSYNC input istransmitted asafixed low\n1:VSYNC input istransmitted initsoriginal state\nThis read/write register contains thehorizontal sync enable mode.\n4 HEN R/W 0:HSYNC input istransmitted asafixed low\n1:HSYNC input istransmitted initsoriginal state\nThis read/write register isused incombination with BSEL andVREF toselect the\n3 DSEL R/W single-ended ordifferential input clock mode. Inthehigh-swing mode, DSEL isa\ndon’tcare because IDCK isalways single-ended.\nThis read/write register contains theinput busselect mode.\n2 BSEL R/W 0:12-bit operation with dual-edge clock\n1:24-bit operation with single-edge clock\nThis read/write register contains theedge select mode.\n1 EDGE R/W 0:Input data latches tothefalling edge ofIDCK+\n1:Input data latches totherising edge ofIDCK+\nThis read/write register contains thepower-down mode.\n0 PD R/W 0:Power down (default after RESET)\n1:Normal operation\n20 Submit Documentation Feedback Copyright ©2001 –2014, Texas Instruments Incorporated\nProduct Folder Links: TFP410\nTFP410\nwww.ti.com SLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014\n7.6.6 CTL_2_MODE Register (Sub-Address =09)[reset =0x00]\nFigure 20.CTL_2_MODE Register\n7 6 5 4 3 2 1 0\nVLOW MSEL[3:1] TSEL RSEN HTPLG MDI\nTable 9.CTL_2_MODE Field Descriptions\nBit Field Type Description\nThis read only register indicates theVREF input level.\n7 VLOW R/W 0:This bitisalogic level (0)iftheVREF analog input selects high-swing inputs\n1:This bitisalogic level (1)iftheVREF analog input selects low-swing inputs\nThis read/write register contains thesource select ofthemonitor sense output pin.\n000: Disabled. MSEN output high\n6:4 MSEL[3:1] R/W 001: Outputs theMDI bit(interrupt)\n010: Outputs theRSEN bit(receiver detect)\n011: Outputs theHTPLG bit(hotplug detect)\nThis read/write register contains theinterrupt generation source select.\n3 TSEL R/W 0:Interrupt bit(MDI) isgenerated bymonitoring RSEN\n1:Interrupt bit(MDI) isgenerated bymonitoring HTPLG\nThis read only register contains thereceiver sense input logic state, which isvalid\nonly fordc-coupled systems.\n2 RSEN R/W 0:Apowered-on receiver isnotdetected\n1:Apowered-on receiver isdetected (that is,connected totheDVItransmitter\noutputs)\nThis read only register contains thehotplug detection input logic state.\n1 HTPLG R/W 0:Logic level detected ontheEDGE/HTPLG pin(pin9)\n1:High level detected ontheEDGE/HTPLG pin(pin9)\nThis read/write register contains themonitor detect interrupt mode.\n0 MDI R/W 0:Detected logic level change indetection signal (toclear, write onetothisbit)\n1:Logic level remains thesame\n7.6.7 CTL_3_MODE Register (Sub-Address =0A)[reset =0x80]\nFigure 21.CTL_3_MODE Register\n7 6 5 4 3 2 1 0\nDK[3:1] DKEN CTL[3:1] RSVD\nTable 10.CTL_3_MODE Register Field Descriptions\nBit Field Type Description\nThis read/write register contains thede-skew setting, each increment adjusts the\nskew byt(STEP).\n000: Step 1(minimum setup/maximum hold)\n001: Step 2\n010: Step 37:5 DK[3:1] RW011: Step 4\n100: Step 5(default)\n101: Step 6\n110: Step 7\n111: Step 8(maximum setup/minimum hold)\nThis read/write register controls thedata de-skew enable.\n4 DKEN RW 0:Data de-skew isdisabled, thevalues inDK[3:1] arenotused\n1:Data de-skew isenabled, thede-skew setting iscontrolled through DK[3:1]\nThis read/write register contains thevalues ofthethree CTL[3:1] bitsthatare3:1 CTL[3:1] RWoutput ontheDVIportduring theblanking interval.\n0 RSVD RW —\nCopyright ©2001 –2014, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: TFP410\nTFP410\nSLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014 www.ti.com\n7.6.8 CFG Register (Sub-Address =0B)\nFigure 22.CFG Register\n7 6 5 4 3 2 1 0\nCFG[7:0]\nTable 11.CFG Register Field Descriptions\nBit Field Type Description\nThis read-only register contains thestate oftheinputs D[23:16]. These pins can\n7:0(D[23:16]) CFG Read Only beused toprovide theuser with selectable configuration data through theI2C\nbus.\n7.6.9 RESERVED Register (Sub-Address =0E–0C)[reset =0x97D0A9]\nFigure 23.RESERVED Register\n7 6 5 4 3 2 1 0\nRESERVED\nTable 12.RESERVED Register Field Descriptions\nBit Field Type Description\n7:0 RESERVED R/W —\n7.6.10 DE_DLY Register (Sub-Address =32)[reset =0x00]\nFigure 24.DE_DLY Register\n7 6 5 4 3 2 1 0\nDE_DLY[7:0]\nTable 13.DE_DLY Field Descriptions\nBit Field Type Description\n7:0 DE_DLY R/W This read/write register defines thenumber ofpixels after HSYNC goes active\nthatDEisgenerated, when theDEgenerator isenabled.\n7.6.11 DE_CTL Register (Sub-Address =33)[reset =0x00]\nFigure 25.DE_CTL Register\n7 6 5 4 3 2 1 0\nReserved DE_GEN VS_POL HS_POL Reserved DE_DLY[8]\nTable 14.DE_CTL Register Field Descriptions\nBit Field Type Description\n7 Reserved R/W —\nThis read/write register enables theinternal DEgenerator.\n6 DE_GEN R/W 0:DEgenerator isdisabled. Signal required onDEpin\n1:DEgenerator isenabled. DEpinisignored.\nThis read/write register sets theVSYNC polarity.\n0:VSYNC isconsidered active low.5 VS_POL R/W1:VSYNC isconsidered active high.\nLine counts arereset ontheVSYNC active edge.\nThis read/write register sets theHSYNC polarity.\n4 HS_POL R/W 0:HSYNC isconsidered active low.\n1:HSYNC isconsidered active high. Pixel counts arereset ontheHSYNC active edge.\n1:3 Reserved R/W —\n0 DE_DLY[8] R/W This read/write register contains thetopbitofDE_DLY.\n22 Submit Documentation Feedback Copyright ©2001 –2014, Texas Instruments Incorporated\nProduct Folder Links: TFP410\nTFP410\nwww.ti.com SLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014\n7.6.12 DE_TOP Register (Sub-Address =34)[reset =0x00]\nFigure 26.DE_TOP Register\n7 6 5 4 3 2 1 0\nDE_TOP[7:0]\nTable 15.DE_TOP Register Field Descriptions\nBit Field Type Description\nThis read/write register defines thenumber ofpixels after VSYNC goes active7:0 DE_TOP R/WthatDEisgenerated, when theDEgenerator isenabled.\n7.6.13 DE_CNT Register (Sub-Address =37–36)[reset =0x0000]\nFigure 27.DE_CNT Register\n7 6 5 4 3 2 1 0\nDE_CNT[7:0]\nReserved DE_CNT[10:8]\nTable 16.DE_CNT Register Field Descriptions\nBit Field Type Description\n10:8 DE_CNT R/W These read/write registers define thewidth oftheactive display, inpixels, when the\nDEgenerator isenabled. 7:0 DE_CNT R/W\n7.6.14 DE_LIN Register (Sub-Address =39–38)[reset =0x0000]\nFigure 28.DE_LIN Register\n7 6 5 4 3 2 1 0\nDE_LIN[7:0]\nReserved DE_LIN[10:8]\nTable 17.DE_LIN Register Field Descriptions\nBit Field Type Description\n10:8 DE_LIN R/W These read/write registers define theheight oftheactive display, inlines, when the\nDEgenerator isenabled. 7:0 DE_LIN R/W\n7.6.15 H_RES Register (Sub-Address =3B−3A)\nFigure 29.H_RES Register\n7 6 5 4 3 2 1 0\nH_RES[7:0]\nReserved H_RES[10:8]\nTable 18.H_RES Register Field Descriptions\nBit Field Type Description\n10:8 H_RES Read Only These read-only registers return thenumber ofpixels between consecutive\nHSYNC pulses. 7:0 H_RES Read Only\nCopyright ©2001 –2014, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: TFP410\nTFP410\nSLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014 www.ti.com\n7.6.16 V_RES Register (Sub-Address =3D−3C)\nFigure 30.V_RES Register\n7 6 5 4 3 2 1 0\nV_RES[7:0]\nReserved V_RES[10:8]\nTable 19.V_RES Register Field Descriptions\nBit Field Type Description\n10:8 V_RES Read Only These read-only registers return thenumber oflines between consecutive\nVSYNC pulses. 7:0 V_RES Read Only\n24 Submit Documentation Feedback Copyright ©2001 –2014, Texas Instruments Incorporated\nProduct Folder Links: TFP410\nTFP410\nwww.ti.com SLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe TFP401 isaDVI(Digital Visual Interface) compliant digital receiver thatisused indigital flatpanel display\nsystems toreceive and decode T.M.D.S. encoded RGB pixel data streams. Inadigital display system ahost,\nusually aPCorworkstation, contains aDVI compliant transmitter that receives 24bitpixel data along with\nappropriate control signals and encodes them intoahigh-speed, lowvoltage differential serial bitstream fitfor\ntransmission over atwisted-pair cable toadisplay device. The display device, usually aflat-panel monitor, will\nrequire aDVIcompliant receiver liketheTITFP401 todecode theserial bitstream back tothesame 24-bit pixel\ndata and control signals that originated atthehost. This decoded data canthen beapplied directly totheflat\npanel drive circuitry toproduce animage onthedisplay. Because thehost and display can beseparated by\ndistances upto5meters ormore, serial transmission ofthepixel data ispreferred. The TFP401 willsupport\nresolutions uptoUXGA.\n8.2 Typical Application\nFigure 31.Typical Application fortheTFP410 Device\n8.2.1 Design Requirements\nPARAMETER VALUE\nPower supply 3.3Vdcat1A\nInput clock Single-ended\nInput clock frequency range 25MHz —165MHz\nOutput format 24bits/pixel\nInput clock latching Rising edge\nI2CEEPROM support No\nDe-skew No\nCopyright ©2001 –2014, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: TFP410\nTFP410\nSLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014 www.ti.com\n8.2.2 Detailed Design Procedure\n8.2.2.1 Data and Control Signals\nThe trace length ofdata and control signals outofthereceiver should bekept asclose toequal aspossible.\nTrace separation should beapproximately 5times theheight. Asageneral rule, traces also should beless than\n2.8”ifpossible (longer traces canbeacceptable).\nDelay =85×SQRT ×er\nwhere\n•er=4.35; relative permativity of50% resin FR-4 @1GHz\n•Delay =177pS/in (2)\nLength ofrising edge =Tr(ps) /Delay; Tr=3ns\nwhere\n•=3000 ps/177psperinch\n•=16.9 inches (3)\nLength ofrising edge /6=Max length oftrace forlumped circuit. (4)\n16.9 /6=2.8inches (5)\nFigure 32.Data Signals\n8.2.2.2 Configuration Options\nThe TFP410 can beconfigured inseveral modes depending ontherequired input format, forexample 1\nbyte/clock, 2bytes/clock, falling/rinsing clock edge.\nRefer toTable 1formore information about configuration options.\n26 Submit Documentation Feedback Copyright ©2001 –2014, Texas Instruments Incorporated\nProduct Folder Links: TFP410\nPixel samplesPixel Value (dec)\n0246810121416182022242628303234020406080100120140160180200220240260\nD001B2 B1 = GND, B0=1\nB2 B1 B0 = B7 B6 B5\nPixel samplesPixel Value (dec)\n0481216202428323640444852566064020406080100120140160180200220240260\nD002x=GND, y=1\nx=B7, y=B6\nTFP410\nwww.ti.com SLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014\n8.2.2.3 Power Supplies Decoupling\nDigital, analog, andPLL supplies must bedecoupled from each other toavoid electrical noise onthePLL andthe\ncore.\nFigure 33.Power Decoupling\n8.2.3 Application Curves\nSometimes thePanel does notsupport thesame format astheGPU (graphics processor unit). Inthese cases\ntheuser must decide how toconnect theunused bits.\nFigure 34and Figure 35show themismatches between the18-bit GPU and a24-bit LCD where “x”and “y”\nrepresent the2LSB ofthePanel.\nFigure 34.16bGPU to24bLCD Figure 35.18bGPU to24bLCD\nCopyright ©2001 –2014, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: TFP410\nTFP410\nSLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014 www.ti.com\n9Power Supply Recommendations\nUse solid ground planes. Tieground planes together with asmany vias asispractical. This willprovide a\ndesirable return path forcurrent. Each supply should beonseparate split power planes, where each power plane\nshould beaslarge anarea aspossible. Connect PanelBus receiver power andground pins andallbypass caps\ntoappropriate power orground plane with via. Vias should beasfatand short aspractical, thegoal isto\nminimize theinductance.\n9.1 DVDD\nPlace one 0.01- µFcapacitor asclose aspossible between each DVDD device pins and ground. A22-µF\ntantalum capacitor should beplaced between thesupply and0.01- µFcapacitors. Aferrite bead should beused\nbetween thesource andthe22-µFcapacitor.\n9.2 TVDD\nPlace one 0.01- µFcapacitor asclose aspossible between each TVDD device pins and ground. A22-µF\ntantalum capacitor should beplaced between thesupply and0.01- µFcapacitors. Aferrite bead should beused\nbetween thesource andthe22-µFcapacitor.\n9.3 PVDD\nPlace three 0.01- µFcapacitors inparallel asclose aspossible between thePVDD device pinand ground. A\n22-µFtantalum capacitor should beplaced between thesupply and0.01- µFcapacitors. Aferrite bead should be\nused between thesource andthe22-µFcapacitor.\n28 Submit Documentation Feedback Copyright ©2001 –2014, Texas Instruments Incorporated\nProduct Folder Links: TFP410\nTFP410\nwww.ti.com SLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014\n10Layout\n10.1 Layout Guidelines\n10.1.1 Layer Stack\nThe pinout ofTexas Instruments\' High Speed Interface (HSI) devices features differential signal pairs and the\nremaining signals comprise thesupply rails, VCC andground, andlower-speed signals, such ascontrol pins. As\nanexample, consider adevice Xwhich isarepeater/re-driver, soboth inputs and outputs arehigh-speed\ndifferential signals. These guidelines can beapplied toother high-speed devices such asdrivers, receivers,\nmultiplexers, andsoon.\nAminimum offour layers isrequired toaccomplish alow-EMI PCB design. Layer stacking should beinthe\nfollowing order (top-to-bottom): high-speed differential signal layer, ground plane, power plane andcontrol signal\nlayer.\nFigure 36.PCB Stack Up\n10.1.2 Routing High-Speed Differential Signal Traces\n(RxC-, RxC+, Rx0-, Rx0+, Rx1-, Rx1+, Rx2-, Rx2+)\nTrace impedance should becontrolled foroptimal performance. Each differential pair should beequal inlength\nandsymmetrical andshould have equal impedance toground with atrace separation of2times to4times the\nheight. Adifferential trace separation of4times theheight yields about 6%cross-talk (6% effect onimpedance).\nWerecommend thatdifferential trace routing should beside-by-side, though itisnotimportant thatthedifferential\ntraces betightly coupled together, because tight coupling isnotachievable onPCB traces. Typical ratios on\nPCBs areonly 20% to50%; 99.9% isthevalue ofawell balanced twisted pair cable. Each differential trace\nshould beasshort aspossible (<2inches ispreferable) with no90°angles. These high-speed transmission\ntraces should beonlayer 1,which isthetoplayer.\nRxC-, RxC+, Rx0-, Rx0+, Rx1-, Rx1+, Rx2-, Rx2+ signals allroute directly from theDVI connector pins tothe\ndevice, noexternal components areneeded.\n10.1.3 DVIConnector\nClear-out holes forconnector pins should leave space between pins toallow continuous ground through thepin\nfield. Allow enough spacing inground plane around signal pins vias however, keep enough copper between vias\ntoallow forground current toflow between thevias. Avoid creating alarge ground plane slotaround theentire\nconnector, because minimizing theviacapacitance isthegoal.\nCopyright ©2001 –2014, Texas Instruments Incorporated Submit Documentation Feedback 29\nProduct Folder Links: TFP410\nTFP410\nSLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014 www.ti.com\n10.2 Layout Example\nDVIconnector trace matching isshown inFigure 37.\nFigure 37.DVISignal Routing\nKeep thedata lines asfaraspossible from each other asshown inFigure 38.\n30 Submit Documentation Feedback Copyright ©2001 –2014, Texas Instruments Incorporated\nProduct Folder Links: TFP410\nTFP410\nwww.ti.com SLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014\nLayout Example (continued)\nFigure 38.Data Signal Routing\nConnect thethermal padtoground asshown inFigure 39.\nCopyright ©2001 –2014, Texas Instruments Incorporated Submit Documentation Feedback 31\nProduct Folder Links: TFP410\nTFP410\nSLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014 www.ti.com\nLayout Example (continued)\nFigure 39.Ground Routing\n32 Submit Documentation Feedback Copyright ©2001 –2014, Texas Instruments Incorporated\nProduct Folder Links: TFP410\nTFP410\nwww.ti.com SLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014\n10.3 TIPowerPAD 64-Pin HTQFP Package\nThe TFP410 isavailable inTI’sthermally enhanced 64-pin TQFP PowerPAD package. The PowerPAD package\nisa10-mm ×10-mm ×1.0-mm TQFP outline with 0,5mm lead-pitch. The PowerPAD package hasaspecially\ndesigned diemount padthatoffers improved thermal capability over typical TQFP packages ofthesame outline.\nThe TI64-pin TQFP PowerPAD package offers abackside solder plane thatconnects directly tothediemount\npad forenhanced thermal conduction. Forthermal considerations, soldering thebackside oftheTFP410 tothe\napplication board isnotrequired because thedevice power dissipation iswellwithin thepackage capability when\nnotsoldered.\nSoldering thebackside ofthedevice tothePCB ground plane isrecommended forelectrical considerations.\nBecause thediepadiselectrically connected tothechip substrate andhence chip ground, connecting theback\nside ofthePowerPAD package toaPCG ground plane provides alow-inductance, low-impedance connection to\nhelp improve EMI, ground bounce, andpower supply noise performance.\nTable 20contains thethermal properties oftheTI64-pin TQFP PowerPAD package. The 64-pin TQFP non-\nPowerPAD package isincluded only forreference.\nTable 20.TI64-Pin TQFP (10-mm ×10-mm ×1.0-mm) /0.5-mm Lead-Pitch\nPowerPAD ™ PowerPAD ™WITHOUTPARAMETER NOT CONNECTED TO CONNECTED TOPCBPowerPAD ™PCB THERMAL PLANE THERMAL PLANE(1)\nRθJA Thermal resistance, junction-to-ambient(1)(2)75.83 °C/W 42.20 °C/W 21.47 °C/W\nRθJC Thermal resistance, junction-to-case(1)(2)7.80°/W 0.38°C/W 0.38°C/W\nPower handling capabilities ofpackagePD 0.92 W 1.66 W 3.26 W (1)(2)(3)\n(1) Specified with thePowerPAD bond padonthebackside ofthepackage soldered toa2-oz. Cuplate PCB thermal plane.\n(2) Airflow isat0LFM (noairflow)\n(3) Specified at150°Cjunction temperature and80°Cambient temperature.\nCopyright ©2001 –2014, Texas Instruments Incorporated Submit Documentation Feedback 33\nProduct Folder Links: TFP410\nTFP410\nSLDS145C –OCTOBER 2001 –REVISED DECEMBER 2014 www.ti.com\n11Device andDocumentation Support\n11.1 Trademarks\nPowerPAD, EPIC-5, PanelBus aretrademarks ofTexas Instruments.\nIntel isatrademark ofIntel Corporation.\nAllother trademarks aretheproperty oftheir respective owners.\n11.2 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.3 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n34 Submit Documentation Feedback Copyright ©2001 –2014, Texas Instruments Incorporated\nProduct Folder Links: TFP410\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTFP410PAP ACTIVE HTQFP PAP 64160RoHS & Green NIPDAU Level-3-260C-168 HR 0 to 70 TFP410PAP\nTFP410PAPG4 ACTIVE HTQFP PAP 64160RoHS & Green NIPDAU Level-3-260C-168 HR 0 to 70 TFP410PAP\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \n OTHER QUALIFIED VERSIONS OF TFP410 :\n•Enhanced Product: TFP410-EP\n NOTE: Qualified Version Definitions:\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\nTRAY\nChamfer on Tray corner indicates Pin 1 orientation of packed units.\n*All dimensions are nominal\nDevice Package\nNamePackage\nTypePinsSPQUnit array\nmatrixMax\ntemperature\n(°C)L (mm) W\n(mm)K0\n(µm)P1\n(mm)CL\n(mm)CW\n(mm)\nTFP410PAP PAP HTQFP 641608 x 20 150 315135.9762015.213.113\nTFP410PAPG4 PAP HTQFP 641608 x 20 150 315135.9762015.213.113PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.HTQFP - 1.2 mm max height PAP 64\nQUAD FLATPACK 10 x 10, 0.5 mm pitch\n4226442/A\n\n\nwww.ti.com\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TFP410PAP (Texas Instruments)

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Supply Voltage (DVDD, PVDD, TVDD): 3.0V to 3.6V (Nominal: 3.3V)
  
- **Current Ratings:**
  - Normal Power Supply Current: 200 mA (typical)
  - Power-Down Current: 200 µA to 500 µA

- **Power Consumption:**
  - Power Dissipation: 0.92 W (typical) in PowerPAD configuration

- **Operating Temperature Range:**
  - 0°C to 70°C

- **Package Type:**
  - 64-Pin HTQFP (10 mm x 10 mm, 0.5 mm pitch)

- **Special Features:**
  - DVI (Digital Visual Interface) compliant
  - Supports pixel rates up to 165 MHz (including resolutions up to WUXGA at 60Hz)
  - Universal Graphics Controller Interface with selectable bus widths
  - Adjustable signal levels (1.1V to 1.8V and standard 3.3V)
  - Enhanced PLL noise immunity and jitter performance
  - On-chip regulators and bypass capacitors for reduced system costs
  - Hot-plug detection and monitor detection capabilities
  - Programmable via I2C interface

- **Moisture Sensitive Level (MSL):**
  - Level 3 per JEDEC J-STD-020E

#### Description:
The TFP410 is a DVI-compliant digital transmitter designed for flat-panel display applications. It encodes and serializes RGB pixel data streams for transmission over twisted-pair cables to a display device. The device supports various input modes, including 12-bit dual-edge and 24-bit single-edge configurations, allowing for flexible integration with different graphics controllers. The TFP410 is optimized for high-speed data transmission while maintaining low electromagnetic interference (EMI).

#### Typical Applications:
- **Digital Display Systems:** Used in conjunction with DVI-compatible receivers to transmit video signals from PCs or consumer electronics to flat-panel displays.
- **Home Theater Systems:** Ideal for connecting Blu-ray players, DVD players, and HD projectors to displays.
- **Computer Graphics:** Suitable for applications requiring high-resolution graphics output, such as gaming and professional graphics workstations.
- **Consumer Electronics:** Employed in devices that require high-speed digital video transmission.

This summary encapsulates the essential specifications and applications of the TFP410PAP, providing a clear understanding of its capabilities and use cases in electronic designs.