
MDP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009854  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000184  080099e4  080099e4  0000a9e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b68  08009b68  0000b014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009b68  08009b68  0000ab68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009b70  08009b70  0000b014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b70  08009b70  0000ab70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009b74  08009b74  0000ab74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08009b78  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b014  2**0
                  CONTENTS
 10 .bss          000050bc  20000014  20000014  0000b014  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200050d0  200050d0  0000b014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b014  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001dfe2  00000000  00000000  0000b044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004451  00000000  00000000  00029026  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a88  00000000  00000000  0002d478  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000014cf  00000000  00000000  0002ef00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024c15  00000000  00000000  000303cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e755  00000000  00000000  00054fe4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000de687  00000000  00000000  00073739  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00151dc0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006f8c  00000000  00000000  00151e04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000099  00000000  00000000  00158d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000014 	.word	0x20000014
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080099cc 	.word	0x080099cc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000018 	.word	0x20000018
 80001cc:	080099cc 	.word	0x080099cc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001f4:	f000 b988 	b.w	8000508 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	468e      	mov	lr, r1
 8000218:	4604      	mov	r4, r0
 800021a:	4688      	mov	r8, r1
 800021c:	2b00      	cmp	r3, #0
 800021e:	d14a      	bne.n	80002b6 <__udivmoddi4+0xa6>
 8000220:	428a      	cmp	r2, r1
 8000222:	4617      	mov	r7, r2
 8000224:	d962      	bls.n	80002ec <__udivmoddi4+0xdc>
 8000226:	fab2 f682 	clz	r6, r2
 800022a:	b14e      	cbz	r6, 8000240 <__udivmoddi4+0x30>
 800022c:	f1c6 0320 	rsb	r3, r6, #32
 8000230:	fa01 f806 	lsl.w	r8, r1, r6
 8000234:	fa20 f303 	lsr.w	r3, r0, r3
 8000238:	40b7      	lsls	r7, r6
 800023a:	ea43 0808 	orr.w	r8, r3, r8
 800023e:	40b4      	lsls	r4, r6
 8000240:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000244:	fa1f fc87 	uxth.w	ip, r7
 8000248:	fbb8 f1fe 	udiv	r1, r8, lr
 800024c:	0c23      	lsrs	r3, r4, #16
 800024e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000252:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000256:	fb01 f20c 	mul.w	r2, r1, ip
 800025a:	429a      	cmp	r2, r3
 800025c:	d909      	bls.n	8000272 <__udivmoddi4+0x62>
 800025e:	18fb      	adds	r3, r7, r3
 8000260:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000264:	f080 80ea 	bcs.w	800043c <__udivmoddi4+0x22c>
 8000268:	429a      	cmp	r2, r3
 800026a:	f240 80e7 	bls.w	800043c <__udivmoddi4+0x22c>
 800026e:	3902      	subs	r1, #2
 8000270:	443b      	add	r3, r7
 8000272:	1a9a      	subs	r2, r3, r2
 8000274:	b2a3      	uxth	r3, r4
 8000276:	fbb2 f0fe 	udiv	r0, r2, lr
 800027a:	fb0e 2210 	mls	r2, lr, r0, r2
 800027e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000282:	fb00 fc0c 	mul.w	ip, r0, ip
 8000286:	459c      	cmp	ip, r3
 8000288:	d909      	bls.n	800029e <__udivmoddi4+0x8e>
 800028a:	18fb      	adds	r3, r7, r3
 800028c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000290:	f080 80d6 	bcs.w	8000440 <__udivmoddi4+0x230>
 8000294:	459c      	cmp	ip, r3
 8000296:	f240 80d3 	bls.w	8000440 <__udivmoddi4+0x230>
 800029a:	443b      	add	r3, r7
 800029c:	3802      	subs	r0, #2
 800029e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002a2:	eba3 030c 	sub.w	r3, r3, ip
 80002a6:	2100      	movs	r1, #0
 80002a8:	b11d      	cbz	r5, 80002b2 <__udivmoddi4+0xa2>
 80002aa:	40f3      	lsrs	r3, r6
 80002ac:	2200      	movs	r2, #0
 80002ae:	e9c5 3200 	strd	r3, r2, [r5]
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d905      	bls.n	80002c6 <__udivmoddi4+0xb6>
 80002ba:	b10d      	cbz	r5, 80002c0 <__udivmoddi4+0xb0>
 80002bc:	e9c5 0100 	strd	r0, r1, [r5]
 80002c0:	2100      	movs	r1, #0
 80002c2:	4608      	mov	r0, r1
 80002c4:	e7f5      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002c6:	fab3 f183 	clz	r1, r3
 80002ca:	2900      	cmp	r1, #0
 80002cc:	d146      	bne.n	800035c <__udivmoddi4+0x14c>
 80002ce:	4573      	cmp	r3, lr
 80002d0:	d302      	bcc.n	80002d8 <__udivmoddi4+0xc8>
 80002d2:	4282      	cmp	r2, r0
 80002d4:	f200 8105 	bhi.w	80004e2 <__udivmoddi4+0x2d2>
 80002d8:	1a84      	subs	r4, r0, r2
 80002da:	eb6e 0203 	sbc.w	r2, lr, r3
 80002de:	2001      	movs	r0, #1
 80002e0:	4690      	mov	r8, r2
 80002e2:	2d00      	cmp	r5, #0
 80002e4:	d0e5      	beq.n	80002b2 <__udivmoddi4+0xa2>
 80002e6:	e9c5 4800 	strd	r4, r8, [r5]
 80002ea:	e7e2      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002ec:	2a00      	cmp	r2, #0
 80002ee:	f000 8090 	beq.w	8000412 <__udivmoddi4+0x202>
 80002f2:	fab2 f682 	clz	r6, r2
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	f040 80a4 	bne.w	8000444 <__udivmoddi4+0x234>
 80002fc:	1a8a      	subs	r2, r1, r2
 80002fe:	0c03      	lsrs	r3, r0, #16
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	b280      	uxth	r0, r0
 8000306:	b2bc      	uxth	r4, r7
 8000308:	2101      	movs	r1, #1
 800030a:	fbb2 fcfe 	udiv	ip, r2, lr
 800030e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000312:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000316:	fb04 f20c 	mul.w	r2, r4, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d907      	bls.n	800032e <__udivmoddi4+0x11e>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000324:	d202      	bcs.n	800032c <__udivmoddi4+0x11c>
 8000326:	429a      	cmp	r2, r3
 8000328:	f200 80e0 	bhi.w	80004ec <__udivmoddi4+0x2dc>
 800032c:	46c4      	mov	ip, r8
 800032e:	1a9b      	subs	r3, r3, r2
 8000330:	fbb3 f2fe 	udiv	r2, r3, lr
 8000334:	fb0e 3312 	mls	r3, lr, r2, r3
 8000338:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800033c:	fb02 f404 	mul.w	r4, r2, r4
 8000340:	429c      	cmp	r4, r3
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x144>
 8000344:	18fb      	adds	r3, r7, r3
 8000346:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x142>
 800034c:	429c      	cmp	r4, r3
 800034e:	f200 80ca 	bhi.w	80004e6 <__udivmoddi4+0x2d6>
 8000352:	4602      	mov	r2, r0
 8000354:	1b1b      	subs	r3, r3, r4
 8000356:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800035a:	e7a5      	b.n	80002a8 <__udivmoddi4+0x98>
 800035c:	f1c1 0620 	rsb	r6, r1, #32
 8000360:	408b      	lsls	r3, r1
 8000362:	fa22 f706 	lsr.w	r7, r2, r6
 8000366:	431f      	orrs	r7, r3
 8000368:	fa0e f401 	lsl.w	r4, lr, r1
 800036c:	fa20 f306 	lsr.w	r3, r0, r6
 8000370:	fa2e fe06 	lsr.w	lr, lr, r6
 8000374:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000378:	4323      	orrs	r3, r4
 800037a:	fa00 f801 	lsl.w	r8, r0, r1
 800037e:	fa1f fc87 	uxth.w	ip, r7
 8000382:	fbbe f0f9 	udiv	r0, lr, r9
 8000386:	0c1c      	lsrs	r4, r3, #16
 8000388:	fb09 ee10 	mls	lr, r9, r0, lr
 800038c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000390:	fb00 fe0c 	mul.w	lr, r0, ip
 8000394:	45a6      	cmp	lr, r4
 8000396:	fa02 f201 	lsl.w	r2, r2, r1
 800039a:	d909      	bls.n	80003b0 <__udivmoddi4+0x1a0>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003a2:	f080 809c 	bcs.w	80004de <__udivmoddi4+0x2ce>
 80003a6:	45a6      	cmp	lr, r4
 80003a8:	f240 8099 	bls.w	80004de <__udivmoddi4+0x2ce>
 80003ac:	3802      	subs	r0, #2
 80003ae:	443c      	add	r4, r7
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	fa1f fe83 	uxth.w	lr, r3
 80003b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003bc:	fb09 4413 	mls	r4, r9, r3, r4
 80003c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c8:	45a4      	cmp	ip, r4
 80003ca:	d908      	bls.n	80003de <__udivmoddi4+0x1ce>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003d2:	f080 8082 	bcs.w	80004da <__udivmoddi4+0x2ca>
 80003d6:	45a4      	cmp	ip, r4
 80003d8:	d97f      	bls.n	80004da <__udivmoddi4+0x2ca>
 80003da:	3b02      	subs	r3, #2
 80003dc:	443c      	add	r4, r7
 80003de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003e2:	eba4 040c 	sub.w	r4, r4, ip
 80003e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003ea:	4564      	cmp	r4, ip
 80003ec:	4673      	mov	r3, lr
 80003ee:	46e1      	mov	r9, ip
 80003f0:	d362      	bcc.n	80004b8 <__udivmoddi4+0x2a8>
 80003f2:	d05f      	beq.n	80004b4 <__udivmoddi4+0x2a4>
 80003f4:	b15d      	cbz	r5, 800040e <__udivmoddi4+0x1fe>
 80003f6:	ebb8 0203 	subs.w	r2, r8, r3
 80003fa:	eb64 0409 	sbc.w	r4, r4, r9
 80003fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000402:	fa22 f301 	lsr.w	r3, r2, r1
 8000406:	431e      	orrs	r6, r3
 8000408:	40cc      	lsrs	r4, r1
 800040a:	e9c5 6400 	strd	r6, r4, [r5]
 800040e:	2100      	movs	r1, #0
 8000410:	e74f      	b.n	80002b2 <__udivmoddi4+0xa2>
 8000412:	fbb1 fcf2 	udiv	ip, r1, r2
 8000416:	0c01      	lsrs	r1, r0, #16
 8000418:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800041c:	b280      	uxth	r0, r0
 800041e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000422:	463b      	mov	r3, r7
 8000424:	4638      	mov	r0, r7
 8000426:	463c      	mov	r4, r7
 8000428:	46b8      	mov	r8, r7
 800042a:	46be      	mov	lr, r7
 800042c:	2620      	movs	r6, #32
 800042e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000432:	eba2 0208 	sub.w	r2, r2, r8
 8000436:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800043a:	e766      	b.n	800030a <__udivmoddi4+0xfa>
 800043c:	4601      	mov	r1, r0
 800043e:	e718      	b.n	8000272 <__udivmoddi4+0x62>
 8000440:	4610      	mov	r0, r2
 8000442:	e72c      	b.n	800029e <__udivmoddi4+0x8e>
 8000444:	f1c6 0220 	rsb	r2, r6, #32
 8000448:	fa2e f302 	lsr.w	r3, lr, r2
 800044c:	40b7      	lsls	r7, r6
 800044e:	40b1      	lsls	r1, r6
 8000450:	fa20 f202 	lsr.w	r2, r0, r2
 8000454:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000458:	430a      	orrs	r2, r1
 800045a:	fbb3 f8fe 	udiv	r8, r3, lr
 800045e:	b2bc      	uxth	r4, r7
 8000460:	fb0e 3318 	mls	r3, lr, r8, r3
 8000464:	0c11      	lsrs	r1, r2, #16
 8000466:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046a:	fb08 f904 	mul.w	r9, r8, r4
 800046e:	40b0      	lsls	r0, r6
 8000470:	4589      	cmp	r9, r1
 8000472:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000476:	b280      	uxth	r0, r0
 8000478:	d93e      	bls.n	80004f8 <__udivmoddi4+0x2e8>
 800047a:	1879      	adds	r1, r7, r1
 800047c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000480:	d201      	bcs.n	8000486 <__udivmoddi4+0x276>
 8000482:	4589      	cmp	r9, r1
 8000484:	d81f      	bhi.n	80004c6 <__udivmoddi4+0x2b6>
 8000486:	eba1 0109 	sub.w	r1, r1, r9
 800048a:	fbb1 f9fe 	udiv	r9, r1, lr
 800048e:	fb09 f804 	mul.w	r8, r9, r4
 8000492:	fb0e 1119 	mls	r1, lr, r9, r1
 8000496:	b292      	uxth	r2, r2
 8000498:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800049c:	4542      	cmp	r2, r8
 800049e:	d229      	bcs.n	80004f4 <__udivmoddi4+0x2e4>
 80004a0:	18ba      	adds	r2, r7, r2
 80004a2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004a6:	d2c4      	bcs.n	8000432 <__udivmoddi4+0x222>
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d2c2      	bcs.n	8000432 <__udivmoddi4+0x222>
 80004ac:	f1a9 0102 	sub.w	r1, r9, #2
 80004b0:	443a      	add	r2, r7
 80004b2:	e7be      	b.n	8000432 <__udivmoddi4+0x222>
 80004b4:	45f0      	cmp	r8, lr
 80004b6:	d29d      	bcs.n	80003f4 <__udivmoddi4+0x1e4>
 80004b8:	ebbe 0302 	subs.w	r3, lr, r2
 80004bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004c0:	3801      	subs	r0, #1
 80004c2:	46e1      	mov	r9, ip
 80004c4:	e796      	b.n	80003f4 <__udivmoddi4+0x1e4>
 80004c6:	eba7 0909 	sub.w	r9, r7, r9
 80004ca:	4449      	add	r1, r9
 80004cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d4:	fb09 f804 	mul.w	r8, r9, r4
 80004d8:	e7db      	b.n	8000492 <__udivmoddi4+0x282>
 80004da:	4673      	mov	r3, lr
 80004dc:	e77f      	b.n	80003de <__udivmoddi4+0x1ce>
 80004de:	4650      	mov	r0, sl
 80004e0:	e766      	b.n	80003b0 <__udivmoddi4+0x1a0>
 80004e2:	4608      	mov	r0, r1
 80004e4:	e6fd      	b.n	80002e2 <__udivmoddi4+0xd2>
 80004e6:	443b      	add	r3, r7
 80004e8:	3a02      	subs	r2, #2
 80004ea:	e733      	b.n	8000354 <__udivmoddi4+0x144>
 80004ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f0:	443b      	add	r3, r7
 80004f2:	e71c      	b.n	800032e <__udivmoddi4+0x11e>
 80004f4:	4649      	mov	r1, r9
 80004f6:	e79c      	b.n	8000432 <__udivmoddi4+0x222>
 80004f8:	eba1 0109 	sub.w	r1, r1, r9
 80004fc:	46c4      	mov	ip, r8
 80004fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000502:	fb09 f804 	mul.w	r8, r9, r4
 8000506:	e7c4      	b.n	8000492 <__udivmoddi4+0x282>

08000508 <__aeabi_idiv0>:
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop

0800050c <_ICM20948_SelectUserBank>:
 * @param hi2c I2C handle
 * @param selectI2cAddress I2C address selector (0 or 1)
 * @param userBankNum User bank number (0-3)
 * @retval HAL status
 */
static HAL_StatusTypeDef _ICM20948_SelectUserBank(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, int userBankNum) {
 800050c:	b580      	push	{r7, lr}
 800050e:	b08a      	sub	sp, #40	@ 0x28
 8000510:	af04      	add	r7, sp, #16
 8000512:	60f8      	str	r0, [r7, #12]
 8000514:	460b      	mov	r3, r1
 8000516:	607a      	str	r2, [r7, #4]
 8000518:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef status = HAL_OK;
 800051a:	2300      	movs	r3, #0
 800051c:	75fb      	strb	r3, [r7, #23]
    uint8_t writeData = userBankNum << 4; // Shift to bits 4-7
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	b2db      	uxtb	r3, r3
 8000522:	011b      	lsls	r3, r3, #4
 8000524:	b2db      	uxtb	r3, r3
 8000526:	757b      	strb	r3, [r7, #21]
    uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 8000528:	7afb      	ldrb	r3, [r7, #11]
 800052a:	2b00      	cmp	r3, #0
 800052c:	d101      	bne.n	8000532 <_ICM20948_SelectUserBank+0x26>
 800052e:	2368      	movs	r3, #104	@ 0x68
 8000530:	e000      	b.n	8000534 <_ICM20948_SelectUserBank+0x28>
 8000532:	2369      	movs	r3, #105	@ 0x69
 8000534:	75bb      	strb	r3, [r7, #22]

    status = HAL_I2C_Mem_Write(
 8000536:	7dbb      	ldrb	r3, [r7, #22]
 8000538:	b29b      	uxth	r3, r3
 800053a:	005b      	lsls	r3, r3, #1
 800053c:	b299      	uxth	r1, r3
 800053e:	230a      	movs	r3, #10
 8000540:	9302      	str	r3, [sp, #8]
 8000542:	2301      	movs	r3, #1
 8000544:	9301      	str	r3, [sp, #4]
 8000546:	f107 0315 	add.w	r3, r7, #21
 800054a:	9300      	str	r3, [sp, #0]
 800054c:	2301      	movs	r3, #1
 800054e:	227f      	movs	r2, #127	@ 0x7f
 8000550:	68f8      	ldr	r0, [r7, #12]
 8000552:	f002 fda1 	bl	8003098 <HAL_I2C_Mem_Write>
 8000556:	4603      	mov	r3, r0
 8000558:	75fb      	strb	r3, [r7, #23]
        I2C_MEMADD_SIZE_8BIT,
        &writeData,
        I2C_MEMADD_SIZE_8BIT,
        10);

    return status;
 800055a:	7dfb      	ldrb	r3, [r7, #23]
}
 800055c:	4618      	mov	r0, r3
 800055e:	3718      	adds	r7, #24
 8000560:	46bd      	mov	sp, r7
 8000562:	bd80      	pop	{r7, pc}

08000564 <_ICM20948_WriteByte>:
 * @param selectI2cAddress I2C address selector (0 or 1)
 * @param registerAddress Register address to write to
 * @param writeData Data to write
 * @retval HAL status
 */
static HAL_StatusTypeDef _ICM20948_WriteByte(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, uint8_t registerAddress, uint8_t writeData) {
 8000564:	b580      	push	{r7, lr}
 8000566:	b088      	sub	sp, #32
 8000568:	af04      	add	r7, sp, #16
 800056a:	6078      	str	r0, [r7, #4]
 800056c:	4608      	mov	r0, r1
 800056e:	4611      	mov	r1, r2
 8000570:	461a      	mov	r2, r3
 8000572:	4603      	mov	r3, r0
 8000574:	70fb      	strb	r3, [r7, #3]
 8000576:	460b      	mov	r3, r1
 8000578:	70bb      	strb	r3, [r7, #2]
 800057a:	4613      	mov	r3, r2
 800057c:	707b      	strb	r3, [r7, #1]
    HAL_StatusTypeDef status = HAL_OK;
 800057e:	2300      	movs	r3, #0
 8000580:	73fb      	strb	r3, [r7, #15]
    uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 8000582:	78fb      	ldrb	r3, [r7, #3]
 8000584:	2b00      	cmp	r3, #0
 8000586:	d101      	bne.n	800058c <_ICM20948_WriteByte+0x28>
 8000588:	2368      	movs	r3, #104	@ 0x68
 800058a:	e000      	b.n	800058e <_ICM20948_WriteByte+0x2a>
 800058c:	2369      	movs	r3, #105	@ 0x69
 800058e:	73bb      	strb	r3, [r7, #14]

    status = HAL_I2C_Mem_Write(
 8000590:	7bbb      	ldrb	r3, [r7, #14]
 8000592:	b29b      	uxth	r3, r3
 8000594:	005b      	lsls	r3, r3, #1
 8000596:	b299      	uxth	r1, r3
 8000598:	78bb      	ldrb	r3, [r7, #2]
 800059a:	b29a      	uxth	r2, r3
 800059c:	230a      	movs	r3, #10
 800059e:	9302      	str	r3, [sp, #8]
 80005a0:	2301      	movs	r3, #1
 80005a2:	9301      	str	r3, [sp, #4]
 80005a4:	1c7b      	adds	r3, r7, #1
 80005a6:	9300      	str	r3, [sp, #0]
 80005a8:	2301      	movs	r3, #1
 80005aa:	6878      	ldr	r0, [r7, #4]
 80005ac:	f002 fd74 	bl	8003098 <HAL_I2C_Mem_Write>
 80005b0:	4603      	mov	r3, r0
 80005b2:	73fb      	strb	r3, [r7, #15]
        I2C_MEMADD_SIZE_8BIT,
        &writeData,
        I2C_MEMADD_SIZE_8BIT,
        10);

    return status;
 80005b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80005b6:	4618      	mov	r0, r3
 80005b8:	3710      	adds	r7, #16
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bd80      	pop	{r7, pc}

080005be <_ICM20948_BurstRead>:
 * @param startAddress Starting register address
 * @param amountOfRegistersToRead Number of registers to read
 * @param readData Buffer to store read data
 * @retval HAL status
 */
static HAL_StatusTypeDef _ICM20948_BurstRead(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, uint8_t startAddress, uint16_t amountOfRegistersToRead, uint8_t *readData) {
 80005be:	b580      	push	{r7, lr}
 80005c0:	b088      	sub	sp, #32
 80005c2:	af04      	add	r7, sp, #16
 80005c4:	6078      	str	r0, [r7, #4]
 80005c6:	4608      	mov	r0, r1
 80005c8:	4611      	mov	r1, r2
 80005ca:	461a      	mov	r2, r3
 80005cc:	4603      	mov	r3, r0
 80005ce:	70fb      	strb	r3, [r7, #3]
 80005d0:	460b      	mov	r3, r1
 80005d2:	70bb      	strb	r3, [r7, #2]
 80005d4:	4613      	mov	r3, r2
 80005d6:	803b      	strh	r3, [r7, #0]
    HAL_StatusTypeDef status = HAL_OK;
 80005d8:	2300      	movs	r3, #0
 80005da:	73fb      	strb	r3, [r7, #15]
    uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 80005dc:	78fb      	ldrb	r3, [r7, #3]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d101      	bne.n	80005e6 <_ICM20948_BurstRead+0x28>
 80005e2:	2368      	movs	r3, #104	@ 0x68
 80005e4:	e000      	b.n	80005e8 <_ICM20948_BurstRead+0x2a>
 80005e6:	2369      	movs	r3, #105	@ 0x69
 80005e8:	73bb      	strb	r3, [r7, #14]

    status = HAL_I2C_Mem_Read(
 80005ea:	7bbb      	ldrb	r3, [r7, #14]
 80005ec:	b29b      	uxth	r3, r3
 80005ee:	005b      	lsls	r3, r3, #1
 80005f0:	b299      	uxth	r1, r3
 80005f2:	78bb      	ldrb	r3, [r7, #2]
 80005f4:	b29a      	uxth	r2, r3
 80005f6:	230a      	movs	r3, #10
 80005f8:	9302      	str	r3, [sp, #8]
 80005fa:	883b      	ldrh	r3, [r7, #0]
 80005fc:	9301      	str	r3, [sp, #4]
 80005fe:	69bb      	ldr	r3, [r7, #24]
 8000600:	9300      	str	r3, [sp, #0]
 8000602:	2301      	movs	r3, #1
 8000604:	6878      	ldr	r0, [r7, #4]
 8000606:	f002 fe41 	bl	800328c <HAL_I2C_Mem_Read>
 800060a:	4603      	mov	r3, r0
 800060c:	73fb      	strb	r3, [r7, #15]
        I2C_MEMADD_SIZE_8BIT,
        readData,
        amountOfRegistersToRead,
        10);

    return status;
 800060e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000610:	4618      	mov	r0, r3
 8000612:	3710      	adds	r7, #16
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}

08000618 <ICM20948_isI2cAddress1>:
/**
 * @brief Check if ICM20948 is available at I2C address 1 (0x68)
 * @param hi2c I2C handle
 * @retval 1 if device found, 0 if not found
 */
uint8_t ICM20948_isI2cAddress1(I2C_HandleTypeDef *hi2c) {
 8000618:	b580      	push	{r7, lr}
 800061a:	b084      	sub	sp, #16
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef addressStatus = HAL_I2C_IsDeviceReady(hi2c, ICM20948__I2C_SLAVE_ADDRESS_1 << 1, 2, 10);
 8000620:	230a      	movs	r3, #10
 8000622:	2202      	movs	r2, #2
 8000624:	21d0      	movs	r1, #208	@ 0xd0
 8000626:	6878      	ldr	r0, [r7, #4]
 8000628:	f003 f862 	bl	80036f0 <HAL_I2C_IsDeviceReady>
 800062c:	4603      	mov	r3, r0
 800062e:	73fb      	strb	r3, [r7, #15]
    return (addressStatus == HAL_OK) ? 1 : 0;
 8000630:	7bfb      	ldrb	r3, [r7, #15]
 8000632:	2b00      	cmp	r3, #0
 8000634:	bf0c      	ite	eq
 8000636:	2301      	moveq	r3, #1
 8000638:	2300      	movne	r3, #0
 800063a:	b2db      	uxtb	r3, r3
}
 800063c:	4618      	mov	r0, r3
 800063e:	3710      	adds	r7, #16
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}

08000644 <ICM20948_isI2cAddress2>:
/**
 * @brief Check if ICM20948 is available at I2C address 2 (0x69)
 * @param hi2c I2C handle
 * @retval 1 if device found, 0 if not found
 */
uint8_t ICM20948_isI2cAddress2(I2C_HandleTypeDef *hi2c) {
 8000644:	b580      	push	{r7, lr}
 8000646:	b084      	sub	sp, #16
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef addressStatus = HAL_I2C_IsDeviceReady(hi2c, ICM20948__I2C_SLAVE_ADDRESS_2 << 1, 2, 10);
 800064c:	230a      	movs	r3, #10
 800064e:	2202      	movs	r2, #2
 8000650:	21d2      	movs	r1, #210	@ 0xd2
 8000652:	6878      	ldr	r0, [r7, #4]
 8000654:	f003 f84c 	bl	80036f0 <HAL_I2C_IsDeviceReady>
 8000658:	4603      	mov	r3, r0
 800065a:	73fb      	strb	r3, [r7, #15]
    return (addressStatus == HAL_OK) ? 1 : 0;
 800065c:	7bfb      	ldrb	r3, [r7, #15]
 800065e:	2b00      	cmp	r3, #0
 8000660:	bf0c      	ite	eq
 8000662:	2301      	moveq	r3, #1
 8000664:	2300      	movne	r3, #0
 8000666:	b2db      	uxtb	r3, r3
}
 8000668:	4618      	mov	r0, r3
 800066a:	3710      	adds	r7, #16
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}

08000670 <ICM20948_init>:
 * @param hi2c I2C handle
 * @param selectI2cAddress I2C address selector (0 or 1)
 * @param selectGyroSensitivity Gyroscope sensitivity setting
 * @retval None
 */
void ICM20948_init(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, uint8_t selectGyroSensitivity) {
 8000670:	b580      	push	{r7, lr}
 8000672:	b084      	sub	sp, #16
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
 8000678:	460b      	mov	r3, r1
 800067a:	70fb      	strb	r3, [r7, #3]
 800067c:	4613      	mov	r3, r2
 800067e:	70bb      	strb	r3, [r7, #2]
    HAL_StatusTypeDef status = HAL_OK;
 8000680:	2300      	movs	r3, #0
 8000682:	73fb      	strb	r3, [r7, #15]

    // Select User Bank 0
    status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 8000684:	78fb      	ldrb	r3, [r7, #3]
 8000686:	2200      	movs	r2, #0
 8000688:	4619      	mov	r1, r3
 800068a:	6878      	ldr	r0, [r7, #4]
 800068c:	f7ff ff3e 	bl	800050c <_ICM20948_SelectUserBank>
 8000690:	4603      	mov	r3, r0
 8000692:	73fb      	strb	r3, [r7, #15]

    // Reset the device
    status = _ICM20948_WriteByte(
 8000694:	78f9      	ldrb	r1, [r7, #3]
 8000696:	2380      	movs	r3, #128	@ 0x80
 8000698:	2206      	movs	r2, #6
 800069a:	6878      	ldr	r0, [r7, #4]
 800069c:	f7ff ff62 	bl	8000564 <_ICM20948_WriteByte>
 80006a0:	4603      	mov	r3, r0
 80006a2:	73fb      	strb	r3, [r7, #15]
        hi2c,
        selectI2cAddress,
        ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
        ICM20948_RESET);

    HAL_Delay(200); // Wait for reset to complete
 80006a4:	20c8      	movs	r0, #200	@ 0xc8
 80006a6:	f002 f81d 	bl	80026e4 <HAL_Delay>

    // Set clock source to auto-select
    status = _ICM20948_WriteByte(
 80006aa:	78f9      	ldrb	r1, [r7, #3]
 80006ac:	2301      	movs	r3, #1
 80006ae:	2206      	movs	r2, #6
 80006b0:	6878      	ldr	r0, [r7, #4]
 80006b2:	f7ff ff57 	bl	8000564 <_ICM20948_WriteByte>
 80006b6:	4603      	mov	r3, r0
 80006b8:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
        ICM20948_AUTO_SELECT_CLOCK);

    // Configure power management 2 (enable gyro and accel)
    status = _ICM20948_WriteByte(
 80006ba:	78f9      	ldrb	r1, [r7, #3]
 80006bc:	2300      	movs	r3, #0
 80006be:	2207      	movs	r2, #7
 80006c0:	6878      	ldr	r0, [r7, #4]
 80006c2:	f7ff ff4f 	bl	8000564 <_ICM20948_WriteByte>
 80006c6:	4603      	mov	r3, r0
 80006c8:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_0__PWR_MGMT_2__REGISTER,
        0x00); // Enable all sensors

    // Select User Bank 2 for gyro configuration
    status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_2);
 80006ca:	78fb      	ldrb	r3, [r7, #3]
 80006cc:	2202      	movs	r2, #2
 80006ce:	4619      	mov	r1, r3
 80006d0:	6878      	ldr	r0, [r7, #4]
 80006d2:	f7ff ff1b 	bl	800050c <_ICM20948_SelectUserBank>
 80006d6:	4603      	mov	r3, r0
 80006d8:	73fb      	strb	r3, [r7, #15]
    // Configure gyroscope
    status = _ICM20948_WriteByte(
        hi2c,
        selectI2cAddress,
        ICM20948__USER_BANK_2__GYRO_CONFIG_1__REGISTER,
        3 << GYRO_DLPFCFG_BIT | selectGyroSensitivity << BIT_1 | EN_GRYO_DLPF << GYRO_FCHOICE_BIT);
 80006da:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80006de:	005b      	lsls	r3, r3, #1
 80006e0:	b25b      	sxtb	r3, r3
 80006e2:	f043 0318 	orr.w	r3, r3, #24
 80006e6:	b25b      	sxtb	r3, r3
    status = _ICM20948_WriteByte(
 80006e8:	b2db      	uxtb	r3, r3
 80006ea:	78f9      	ldrb	r1, [r7, #3]
 80006ec:	2201      	movs	r2, #1
 80006ee:	6878      	ldr	r0, [r7, #4]
 80006f0:	f7ff ff38 	bl	8000564 <_ICM20948_WriteByte>
 80006f4:	4603      	mov	r3, r0
 80006f6:	73fb      	strb	r3, [r7, #15]

    // Configure accelerometer (enable and set sensitivity)
    status = _ICM20948_WriteByte(
 80006f8:	78f9      	ldrb	r1, [r7, #3]
 80006fa:	2319      	movs	r3, #25
 80006fc:	2214      	movs	r2, #20
 80006fe:	6878      	ldr	r0, [r7, #4]
 8000700:	f7ff ff30 	bl	8000564 <_ICM20948_WriteByte>
 8000704:	4603      	mov	r3, r0
 8000706:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_2__ACCEL_CONFIG__REGISTER,
        3 << BIT_3 | ACCEL_FULL_SCALE_2G << BIT_1 | 0x01 << BIT_0);

    // Set sample rate divider
    status = _ICM20948_WriteByte(
 8000708:	78f9      	ldrb	r1, [r7, #3]
 800070a:	2304      	movs	r3, #4
 800070c:	2200      	movs	r2, #0
 800070e:	6878      	ldr	r0, [r7, #4]
 8000710:	f7ff ff28 	bl	8000564 <_ICM20948_WriteByte>
 8000714:	4603      	mov	r3, r0
 8000716:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_2__GYRO_SMPLRT_DIV__REGISTER,
        0x04); // Sample rate = 1.125 kHz / (1 + 4) = 225 Hz

    // Return to User Bank 0
    status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 8000718:	78fb      	ldrb	r3, [r7, #3]
 800071a:	2200      	movs	r2, #0
 800071c:	4619      	mov	r1, r3
 800071e:	6878      	ldr	r0, [r7, #4]
 8000720:	f7ff fef4 	bl	800050c <_ICM20948_SelectUserBank>
 8000724:	4603      	mov	r3, r0
 8000726:	73fb      	strb	r3, [r7, #15]

    // Configure interrupt pin
    status = _ICM20948_WriteByte(
 8000728:	78f9      	ldrb	r1, [r7, #3]
 800072a:	2302      	movs	r3, #2
 800072c:	220f      	movs	r2, #15
 800072e:	6878      	ldr	r0, [r7, #4]
 8000730:	f7ff ff18 	bl	8000564 <_ICM20948_WriteByte>
 8000734:	4603      	mov	r3, r0
 8000736:	73fb      	strb	r3, [r7, #15]
        hi2c,
        selectI2cAddress,
        ICM20948__USER_BANK_0__INT_PIN_CFG__REGISTER,
        0x02);
}
 8000738:	bf00      	nop
 800073a:	3710      	adds	r7, #16
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}

08000740 <ICM20948_readGyroscope_Z>:
 */
 void ICM20948_readGyroscope_Z(I2C_HandleTypeDef * hi2c,
    uint8_t const selectI2cAddress,
    uint8_t const selectGyroSensitivity,
    int16_t *gyroZ)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b086      	sub	sp, #24
 8000744:	af02      	add	r7, sp, #8
 8000746:	60f8      	str	r0, [r7, #12]
 8000748:	607b      	str	r3, [r7, #4]
 800074a:	460b      	mov	r3, r1
 800074c:	72fb      	strb	r3, [r7, #11]
 800074e:	4613      	mov	r3, r2
 8000750:	72bb      	strb	r3, [r7, #10]
// Read 2 bytes starting from GYRO_ZOUT_H
_ICM20948_BurstRead(hi2c, selectI2cAddress,
 8000752:	7af9      	ldrb	r1, [r7, #11]
 8000754:	4b0b      	ldr	r3, [pc, #44]	@ (8000784 <ICM20948_readGyroscope_Z+0x44>)
 8000756:	9300      	str	r3, [sp, #0]
 8000758:	2302      	movs	r3, #2
 800075a:	2237      	movs	r2, #55	@ 0x37
 800075c:	68f8      	ldr	r0, [r7, #12]
 800075e:	f7ff ff2e 	bl	80005be <_ICM20948_BurstRead>
ICM20948__USER_BANK_0__GYRO_ZOUT_H__REGISTER,
2, readGyroDataZ);

// Return RAW counts (signed 16-bit). Scale in float at the IMU layer.
*gyroZ = (int16_t)((readGyroDataZ[0] << 8) | readGyroDataZ[1]);
 8000762:	4b08      	ldr	r3, [pc, #32]	@ (8000784 <ICM20948_readGyroscope_Z+0x44>)
 8000764:	781b      	ldrb	r3, [r3, #0]
 8000766:	b21b      	sxth	r3, r3
 8000768:	021b      	lsls	r3, r3, #8
 800076a:	b21a      	sxth	r2, r3
 800076c:	4b05      	ldr	r3, [pc, #20]	@ (8000784 <ICM20948_readGyroscope_Z+0x44>)
 800076e:	785b      	ldrb	r3, [r3, #1]
 8000770:	b21b      	sxth	r3, r3
 8000772:	4313      	orrs	r3, r2
 8000774:	b21a      	sxth	r2, r3
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	801a      	strh	r2, [r3, #0]
}
 800077a:	bf00      	nop
 800077c:	3710      	adds	r7, #16
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	20000030 	.word	0x20000030

08000788 <control_init>:

uint8_t control_is_due(void) { return control_due; }
void control_clear_due(void) { control_due = 0; }

void control_init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b084      	sub	sp, #16
 800078c:	af00      	add	r7, sp, #0
    const fp32 gains[3] = { PID_KP, PID_KI, PID_KD };
 800078e:	4a19      	ldr	r2, [pc, #100]	@ (80007f4 <control_init+0x6c>)
 8000790:	1d3b      	adds	r3, r7, #4
 8000792:	ca07      	ldmia	r2, {r0, r1, r2}
 8000794:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    PID_init_with_dt(&pid_left, gains, PID_MAX_OUT, PID_MAX_IOUT, PID_MAX_DOUT, CONTROL_DT_S);
 8000798:	1d3b      	adds	r3, r7, #4
 800079a:	eddf 1a17 	vldr	s3, [pc, #92]	@ 80007f8 <control_init+0x70>
 800079e:	ed9f 1a17 	vldr	s2, [pc, #92]	@ 80007fc <control_init+0x74>
 80007a2:	eddf 0a16 	vldr	s1, [pc, #88]	@ 80007fc <control_init+0x74>
 80007a6:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 8000800 <control_init+0x78>
 80007aa:	4619      	mov	r1, r3
 80007ac:	4815      	ldr	r0, [pc, #84]	@ (8000804 <control_init+0x7c>)
 80007ae:	f001 fa29 	bl	8001c04 <PID_init_with_dt>
    PID_init_with_dt(&pid_right, gains, PID_MAX_OUT, PID_MAX_IOUT, PID_MAX_DOUT, CONTROL_DT_S);
 80007b2:	1d3b      	adds	r3, r7, #4
 80007b4:	eddf 1a10 	vldr	s3, [pc, #64]	@ 80007f8 <control_init+0x70>
 80007b8:	ed9f 1a10 	vldr	s2, [pc, #64]	@ 80007fc <control_init+0x74>
 80007bc:	eddf 0a0f 	vldr	s1, [pc, #60]	@ 80007fc <control_init+0x74>
 80007c0:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 8000800 <control_init+0x78>
 80007c4:	4619      	mov	r1, r3
 80007c6:	4810      	ldr	r0, [pc, #64]	@ (8000808 <control_init+0x80>)
 80007c8:	f001 fa1c 	bl	8001c04 <PID_init_with_dt>

    // Initialize encoder baselines
    last_left_counts = motor_get_left_encoder_counts();
 80007cc:	f001 f8b0 	bl	8001930 <motor_get_left_encoder_counts>
 80007d0:	4603      	mov	r3, r0
 80007d2:	4a0e      	ldr	r2, [pc, #56]	@ (800080c <control_init+0x84>)
 80007d4:	6013      	str	r3, [r2, #0]
    last_right_counts = motor_get_right_encoder_counts();
 80007d6:	f001 f8b9 	bl	800194c <motor_get_right_encoder_counts>
 80007da:	4603      	mov	r3, r0
 80007dc:	4a0c      	ldr	r2, [pc, #48]	@ (8000810 <control_init+0x88>)
 80007de:	6013      	str	r3, [r2, #0]
    first_sample = 1;
 80007e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000814 <control_init+0x8c>)
 80007e2:	2201      	movs	r2, #1
 80007e4:	701a      	strb	r2, [r3, #0]

    // Start TIM5 at 100 Hz in interrupt mode
    HAL_TIM_Base_Start_IT(&htim5);
 80007e6:	480c      	ldr	r0, [pc, #48]	@ (8000818 <control_init+0x90>)
 80007e8:	f004 f934 	bl	8004a54 <HAL_TIM_Base_Start_IT>
}
 80007ec:	bf00      	nop
 80007ee:	3710      	adds	r7, #16
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	080099e4 	.word	0x080099e4
 80007f8:	3c23d70a 	.word	0x3c23d70a
 80007fc:	42200000 	.word	0x42200000
 8000800:	42c80000 	.word	0x42c80000
 8000804:	20000034 	.word	0x20000034
 8000808:	20000080 	.word	0x20000080
 800080c:	200000e0 	.word	0x200000e0
 8000810:	200000e4 	.word	0x200000e4
 8000814:	20000000 	.word	0x20000000
 8000818:	20000228 	.word	0x20000228

0800081c <HAL_TIM_PeriodElapsedCallback>:
    motor_set_speeds(cmd_l, cmd_r);
}

// HAL weak callback override: dispatch TIM5 @ 100 Hz
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800081c:	b480      	push	{r7}
 800081e:	b083      	sub	sp, #12
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM5) {
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	4a05      	ldr	r2, [pc, #20]	@ (8000840 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800082a:	4293      	cmp	r3, r2
 800082c:	d102      	bne.n	8000834 <HAL_TIM_PeriodElapsedCallback+0x18>
        control_due = 1;   // signal foreground to run control_step() at 100 Hz
 800082e:	4b05      	ldr	r3, [pc, #20]	@ (8000844 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000830:	2201      	movs	r2, #1
 8000832:	701a      	strb	r2, [r3, #0]
    }
}
 8000834:	bf00      	nop
 8000836:	370c      	adds	r7, #12
 8000838:	46bd      	mov	sp, r7
 800083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083e:	4770      	bx	lr
 8000840:	40000c00 	.word	0x40000c00
 8000844:	200000e8 	.word	0x200000e8

08000848 <control_get_target_and_measured>:

void control_get_target_and_measured(int32_t *t_left,
                                     int32_t *t_right,
                                     int32_t *m_left,
                                     int32_t *m_right)
{
 8000848:	b480      	push	{r7}
 800084a:	b085      	sub	sp, #20
 800084c:	af00      	add	r7, sp, #0
 800084e:	60f8      	str	r0, [r7, #12]
 8000850:	60b9      	str	r1, [r7, #8]
 8000852:	607a      	str	r2, [r7, #4]
 8000854:	603b      	str	r3, [r7, #0]
    if (t_left)  *t_left  = target_left_ticks_dt;
 8000856:	68fb      	ldr	r3, [r7, #12]
 8000858:	2b00      	cmp	r3, #0
 800085a:	d003      	beq.n	8000864 <control_get_target_and_measured+0x1c>
 800085c:	4b0f      	ldr	r3, [pc, #60]	@ (800089c <control_get_target_and_measured+0x54>)
 800085e:	681a      	ldr	r2, [r3, #0]
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	601a      	str	r2, [r3, #0]
    if (t_right) *t_right = target_right_ticks_dt;
 8000864:	68bb      	ldr	r3, [r7, #8]
 8000866:	2b00      	cmp	r3, #0
 8000868:	d003      	beq.n	8000872 <control_get_target_and_measured+0x2a>
 800086a:	4b0d      	ldr	r3, [pc, #52]	@ (80008a0 <control_get_target_and_measured+0x58>)
 800086c:	681a      	ldr	r2, [r3, #0]
 800086e:	68bb      	ldr	r3, [r7, #8]
 8000870:	601a      	str	r2, [r3, #0]
    if (m_left)  *m_left  = meas_left_ticks_dt;
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	2b00      	cmp	r3, #0
 8000876:	d003      	beq.n	8000880 <control_get_target_and_measured+0x38>
 8000878:	4b0a      	ldr	r3, [pc, #40]	@ (80008a4 <control_get_target_and_measured+0x5c>)
 800087a:	681a      	ldr	r2, [r3, #0]
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	601a      	str	r2, [r3, #0]
    if (m_right) *m_right = meas_right_ticks_dt;
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	2b00      	cmp	r3, #0
 8000884:	d003      	beq.n	800088e <control_get_target_and_measured+0x46>
 8000886:	4b08      	ldr	r3, [pc, #32]	@ (80008a8 <control_get_target_and_measured+0x60>)
 8000888:	681a      	ldr	r2, [r3, #0]
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	601a      	str	r2, [r3, #0]
}
 800088e:	bf00      	nop
 8000890:	3714      	adds	r7, #20
 8000892:	46bd      	mov	sp, r7
 8000894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000898:	4770      	bx	lr
 800089a:	bf00      	nop
 800089c:	200000cc 	.word	0x200000cc
 80008a0:	200000d0 	.word	0x200000d0
 80008a4:	200000d4 	.word	0x200000d4
 80008a8:	200000d8 	.word	0x200000d8

080008ac <control_get_outputs>:

void control_get_outputs(int8_t *out_left, int8_t *out_right)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b083      	sub	sp, #12
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
 80008b4:	6039      	str	r1, [r7, #0]
    if (out_left)  *out_left = last_cmd_left;
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d004      	beq.n	80008c6 <control_get_outputs+0x1a>
 80008bc:	4b09      	ldr	r3, [pc, #36]	@ (80008e4 <control_get_outputs+0x38>)
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	b25a      	sxtb	r2, r3
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	701a      	strb	r2, [r3, #0]
    if (out_right) *out_right = last_cmd_right;
 80008c6:	683b      	ldr	r3, [r7, #0]
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d004      	beq.n	80008d6 <control_get_outputs+0x2a>
 80008cc:	4b06      	ldr	r3, [pc, #24]	@ (80008e8 <control_get_outputs+0x3c>)
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	b25a      	sxtb	r2, r3
 80008d2:	683b      	ldr	r3, [r7, #0]
 80008d4:	701a      	strb	r2, [r3, #0]
}
 80008d6:	bf00      	nop
 80008d8:	370c      	adds	r7, #12
 80008da:	46bd      	mov	sp, r7
 80008dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e0:	4770      	bx	lr
 80008e2:	bf00      	nop
 80008e4:	200000dc 	.word	0x200000dc
 80008e8:	200000dd 	.word	0x200000dd

080008ec <wrap180>:

// Small deadband to squash tiny noise (in deg/s) when robot is still
#define GZ_DEADBAND_DPS  0.3f

// Wrap to [-180, 180]
static inline float wrap180(float a){
 80008ec:	b480      	push	{r7}
 80008ee:	b083      	sub	sp, #12
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	ed87 0a01 	vstr	s0, [r7, #4]
    if (a >  180.0f) a -= 360.0f;
 80008f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80008fa:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8000950 <wrap180+0x64>
 80008fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000906:	dd07      	ble.n	8000918 <wrap180+0x2c>
 8000908:	edd7 7a01 	vldr	s15, [r7, #4]
 800090c:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8000954 <wrap180+0x68>
 8000910:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000914:	edc7 7a01 	vstr	s15, [r7, #4]
    if (a < -180.0f) a += 360.0f;
 8000918:	edd7 7a01 	vldr	s15, [r7, #4]
 800091c:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8000958 <wrap180+0x6c>
 8000920:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000928:	d507      	bpl.n	800093a <wrap180+0x4e>
 800092a:	edd7 7a01 	vldr	s15, [r7, #4]
 800092e:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8000954 <wrap180+0x68>
 8000932:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000936:	edc7 7a01 	vstr	s15, [r7, #4]
    return a;
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	ee07 3a90 	vmov	s15, r3
}
 8000940:	eeb0 0a67 	vmov.f32	s0, s15
 8000944:	370c      	adds	r7, #12
 8000946:	46bd      	mov	sp, r7
 8000948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094c:	4770      	bx	lr
 800094e:	bf00      	nop
 8000950:	43340000 	.word	0x43340000
 8000954:	43b40000 	.word	0x43b40000
 8000958:	c3340000 	.word	0xc3340000

0800095c <imu_calibrate_bias_>:

// -----------------------
// Bias calibration @ 2000 dps
// -----------------------
static void imu_calibrate_bias_(void){
 800095c:	b580      	push	{r7, lr}
 800095e:	b086      	sub	sp, #24
 8000960:	af00      	add	r7, sp, #0
    // ~1 second of samples at ~500 * 2ms = ~1000ms
    const int N = 500;
 8000962:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000966:	60fb      	str	r3, [r7, #12]
    float sum_dps = 0.0f;
 8000968:	f04f 0300 	mov.w	r3, #0
 800096c:	617b      	str	r3, [r7, #20]

    for (int i = 0; i < N; i++){
 800096e:	2300      	movs	r3, #0
 8000970:	613b      	str	r3, [r7, #16]
 8000972:	e025      	b.n	80009c0 <imu_calibrate_bias_+0x64>
        int16_t gz_raw = 0;
 8000974:	2300      	movs	r3, #0
 8000976:	807b      	strh	r3, [r7, #2]
        // Read raw Z at 2000 dps scale
        ICM20948_readGyroscope_Z(s_imu_i2c, s_addrSel, GYRO_FULL_SCALE_2000DPS, &gz_raw);
 8000978:	4b1b      	ldr	r3, [pc, #108]	@ (80009e8 <imu_calibrate_bias_+0x8c>)
 800097a:	6818      	ldr	r0, [r3, #0]
 800097c:	4b1b      	ldr	r3, [pc, #108]	@ (80009ec <imu_calibrate_bias_+0x90>)
 800097e:	7819      	ldrb	r1, [r3, #0]
 8000980:	1cbb      	adds	r3, r7, #2
 8000982:	2206      	movs	r2, #6
 8000984:	f7ff fedc 	bl	8000740 <ICM20948_readGyroscope_Z>

        // Convert raw -> deg/s (use constant for 2000 dps range)
        const float LSB_PER_DPS = (float)GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS; // ~16.4 LSB/(deg/s)
 8000988:	4b19      	ldr	r3, [pc, #100]	@ (80009f0 <imu_calibrate_bias_+0x94>)
 800098a:	60bb      	str	r3, [r7, #8]
        float gz_dps = ((float)gz_raw) / LSB_PER_DPS;
 800098c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000990:	ee07 3a90 	vmov	s15, r3
 8000994:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000998:	ed97 7a02 	vldr	s14, [r7, #8]
 800099c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80009a0:	edc7 7a01 	vstr	s15, [r7, #4]

        sum_dps += gz_dps;
 80009a4:	ed97 7a05 	vldr	s14, [r7, #20]
 80009a8:	edd7 7a01 	vldr	s15, [r7, #4]
 80009ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009b0:	edc7 7a05 	vstr	s15, [r7, #20]
        HAL_Delay(2);
 80009b4:	2002      	movs	r0, #2
 80009b6:	f001 fe95 	bl	80026e4 <HAL_Delay>
    for (int i = 0; i < N; i++){
 80009ba:	693b      	ldr	r3, [r7, #16]
 80009bc:	3301      	adds	r3, #1
 80009be:	613b      	str	r3, [r7, #16]
 80009c0:	693a      	ldr	r2, [r7, #16]
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	429a      	cmp	r2, r3
 80009c6:	dbd5      	blt.n	8000974 <imu_calibrate_bias_+0x18>
    }

    s_gyro_bias_z = sum_dps / (float)N; // average bias (deg/s)
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	ee07 3a90 	vmov	s15, r3
 80009ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80009d2:	edd7 6a05 	vldr	s13, [r7, #20]
 80009d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80009da:	4b06      	ldr	r3, [pc, #24]	@ (80009f4 <imu_calibrate_bias_+0x98>)
 80009dc:	edc3 7a00 	vstr	s15, [r3]
}
 80009e0:	bf00      	nop
 80009e2:	3718      	adds	r7, #24
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	200000ec 	.word	0x200000ec
 80009ec:	200000f0 	.word	0x200000f0
 80009f0:	41833333 	.word	0x41833333
 80009f4:	200000f8 	.word	0x200000f8

080009f8 <imu_init>:

// =======================
// Public API
// =======================

void imu_init(I2C_HandleTypeDef *hi2c, uint8_t *out_addrSel){
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
 8000a00:	6039      	str	r1, [r7, #0]
    s_imu_i2c = hi2c;
 8000a02:	4a18      	ldr	r2, [pc, #96]	@ (8000a64 <imu_init+0x6c>)
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	6013      	str	r3, [r2, #0]

    if (ICM20948_isI2cAddress1(hi2c))      s_addrSel = 0;
 8000a08:	6878      	ldr	r0, [r7, #4]
 8000a0a:	f7ff fe05 	bl	8000618 <ICM20948_isI2cAddress1>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d003      	beq.n	8000a1c <imu_init+0x24>
 8000a14:	4b14      	ldr	r3, [pc, #80]	@ (8000a68 <imu_init+0x70>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	701a      	strb	r2, [r3, #0]
 8000a1a:	e00b      	b.n	8000a34 <imu_init+0x3c>
    else if (ICM20948_isI2cAddress2(hi2c)) s_addrSel = 1;
 8000a1c:	6878      	ldr	r0, [r7, #4]
 8000a1e:	f7ff fe11 	bl	8000644 <ICM20948_isI2cAddress2>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d003      	beq.n	8000a30 <imu_init+0x38>
 8000a28:	4b0f      	ldr	r3, [pc, #60]	@ (8000a68 <imu_init+0x70>)
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	701a      	strb	r2, [r3, #0]
 8000a2e:	e001      	b.n	8000a34 <imu_init+0x3c>
    else                                   Error_Handler();
 8000a30:	f000 fe65 	bl	80016fe <Error_Handler>

    if (out_addrSel) *out_addrSel = s_addrSel;
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d003      	beq.n	8000a42 <imu_init+0x4a>
 8000a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a68 <imu_init+0x70>)
 8000a3c:	781a      	ldrb	r2, [r3, #0]
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	701a      	strb	r2, [r3, #0]

    // Configure IMU with 2000 dps full-scale
    ICM20948_init(hi2c, s_addrSel, GYRO_FULL_SCALE_2000DPS);
 8000a42:	4b09      	ldr	r3, [pc, #36]	@ (8000a68 <imu_init+0x70>)
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	2206      	movs	r2, #6
 8000a48:	4619      	mov	r1, r3
 8000a4a:	6878      	ldr	r0, [r7, #4]
 8000a4c:	f7ff fe10 	bl	8000670 <ICM20948_init>

    // Keep the robot still for ~1s during bias calibration
    imu_calibrate_bias_();
 8000a50:	f7ff ff84 	bl	800095c <imu_calibrate_bias_>

    // Start from zero heading
    s_yaw_deg = 0.0f;
 8000a54:	4b05      	ldr	r3, [pc, #20]	@ (8000a6c <imu_init+0x74>)
 8000a56:	f04f 0200 	mov.w	r2, #0
 8000a5a:	601a      	str	r2, [r3, #0]
}
 8000a5c:	bf00      	nop
 8000a5e:	3708      	adds	r7, #8
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	200000ec 	.word	0x200000ec
 8000a68:	200000f0 	.word	0x200000f0
 8000a6c:	200000f4 	.word	0x200000f4

08000a70 <imu_get_yaw>:

float imu_get_yaw(void){
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
    return s_yaw_deg;
 8000a74:	4b04      	ldr	r3, [pc, #16]	@ (8000a88 <imu_get_yaw+0x18>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	ee07 3a90 	vmov	s15, r3
}
 8000a7c:	eeb0 0a67 	vmov.f32	s0, s15
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr
 8000a88:	200000f4 	.word	0x200000f4

08000a8c <imu_zero_yaw>:

// Optional helper: zero current yaw (e.g., when you want "forward" to be current heading)
void imu_zero_yaw(void){
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
    s_yaw_deg = 0.0f;
 8000a90:	4b04      	ldr	r3, [pc, #16]	@ (8000aa4 <imu_zero_yaw+0x18>)
 8000a92:	f04f 0200 	mov.w	r2, #0
 8000a96:	601a      	str	r2, [r3, #0]
}
 8000a98:	bf00      	nop
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop
 8000aa4:	200000f4 	.word	0x200000f4

08000aa8 <imu_update_yaw_100Hz>:

    *gyroZ_dps = gz_dps;
}

// Call this at 100 Hz (every 10 ms): integrates Z rate into yaw (deg), wraps to [-180,180]
void imu_update_yaw_100Hz(void){
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b084      	sub	sp, #16
 8000aac:	af00      	add	r7, sp, #0
    int16_t gz_raw = 0;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	80fb      	strh	r3, [r7, #6]

    // Read raw Z at 2000 dps scale
    ICM20948_readGyroscope_Z(s_imu_i2c, s_addrSel, GYRO_FULL_SCALE_2000DPS, &gz_raw);
 8000ab2:	4b26      	ldr	r3, [pc, #152]	@ (8000b4c <imu_update_yaw_100Hz+0xa4>)
 8000ab4:	6818      	ldr	r0, [r3, #0]
 8000ab6:	4b26      	ldr	r3, [pc, #152]	@ (8000b50 <imu_update_yaw_100Hz+0xa8>)
 8000ab8:	7819      	ldrb	r1, [r3, #0]
 8000aba:	1dbb      	adds	r3, r7, #6
 8000abc:	2206      	movs	r2, #6
 8000abe:	f7ff fe3f 	bl	8000740 <ICM20948_readGyroscope_Z>

    // Convert raw -> deg/s
    const float LSB_PER_DPS = (float)GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS; // ~16.4
 8000ac2:	4b24      	ldr	r3, [pc, #144]	@ (8000b54 <imu_update_yaw_100Hz+0xac>)
 8000ac4:	60bb      	str	r3, [r7, #8]
    float yaw_rate_dps = ((float)gz_raw) / LSB_PER_DPS;
 8000ac6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000aca:	ee07 3a90 	vmov	s15, r3
 8000ace:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000ad2:	ed97 7a02 	vldr	s14, [r7, #8]
 8000ad6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ada:	edc7 7a03 	vstr	s15, [r7, #12]

    // Remove bias
    yaw_rate_dps -= s_gyro_bias_z;
 8000ade:	4b1e      	ldr	r3, [pc, #120]	@ (8000b58 <imu_update_yaw_100Hz+0xb0>)
 8000ae0:	edd3 7a00 	vldr	s15, [r3]
 8000ae4:	ed97 7a03 	vldr	s14, [r7, #12]
 8000ae8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000aec:	edc7 7a03 	vstr	s15, [r7, #12]

    // Deadband
    if (yaw_rate_dps > -GZ_DEADBAND_DPS && yaw_rate_dps < GZ_DEADBAND_DPS) {
 8000af0:	edd7 7a03 	vldr	s15, [r7, #12]
 8000af4:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8000b5c <imu_update_yaw_100Hz+0xb4>
 8000af8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000afc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b00:	dd0b      	ble.n	8000b1a <imu_update_yaw_100Hz+0x72>
 8000b02:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b06:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8000b60 <imu_update_yaw_100Hz+0xb8>
 8000b0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b12:	d502      	bpl.n	8000b1a <imu_update_yaw_100Hz+0x72>
        yaw_rate_dps = 0.0f;
 8000b14:	f04f 0300 	mov.w	r3, #0
 8000b18:	60fb      	str	r3, [r7, #12]
    }

    // Integrate: yaw[k+1] = yaw[k] + rate * dt
    s_yaw_deg = wrap180(s_yaw_deg + yaw_rate_dps * IMU_DT_S);
 8000b1a:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b1e:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8000b64 <imu_update_yaw_100Hz+0xbc>
 8000b22:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000b26:	4b10      	ldr	r3, [pc, #64]	@ (8000b68 <imu_update_yaw_100Hz+0xc0>)
 8000b28:	edd3 7a00 	vldr	s15, [r3]
 8000b2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b30:	eeb0 0a67 	vmov.f32	s0, s15
 8000b34:	f7ff feda 	bl	80008ec <wrap180>
 8000b38:	eef0 7a40 	vmov.f32	s15, s0
 8000b3c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b68 <imu_update_yaw_100Hz+0xc0>)
 8000b3e:	edc3 7a00 	vstr	s15, [r3]
 8000b42:	bf00      	nop
 8000b44:	3710      	adds	r7, #16
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	200000ec 	.word	0x200000ec
 8000b50:	200000f0 	.word	0x200000f0
 8000b54:	41833333 	.word	0x41833333
 8000b58:	200000f8 	.word	0x200000f8
 8000b5c:	be99999a 	.word	0xbe99999a
 8000b60:	3e99999a 	.word	0x3e99999a
 8000b64:	3c23d70a 	.word	0x3c23d70a
 8000b68:	200000f4 	.word	0x200000f4

08000b6c <Servo_Center>:

/** Write servo angle (100 to +100  maps to min..max around center) */
void Servo_WriteAngle(Servo *s, float deg);

/** Reset servo to center position */
static inline void Servo_Center(Servo *s) { Servo_WriteUS(s, s->center_us); }
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	8a5b      	ldrh	r3, [r3, #18]
 8000b78:	4619      	mov	r1, r3
 8000b7a:	6878      	ldr	r0, [r7, #4]
 8000b7c:	f001 f9b1 	bl	8001ee2 <Servo_WriteUS>
 8000b80:	bf00      	nop
 8000b82:	3708      	adds	r7, #8
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}

08000b88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b8e:	f001 fd37 	bl	8002600 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b92:	f000 f893 	bl	8000cbc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b96:	f000 fbcf 	bl	8001338 <MX_GPIO_Init>
  MX_TIM4_Init();
 8000b9a:	f000 f9c3 	bl	8000f24 <MX_TIM4_Init>
  MX_TIM9_Init();
 8000b9e:	f000 fb33 	bl	8001208 <MX_TIM9_Init>
  MX_TIM2_Init();
 8000ba2:	f000 f917 	bl	8000dd4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000ba6:	f000 f969 	bl	8000e7c <MX_TIM3_Init>
  MX_TIM5_Init();
 8000baa:	f000 fa3d 	bl	8001028 <MX_TIM5_Init>
  MX_TIM8_Init();
 8000bae:	f000 fa89 	bl	80010c4 <MX_TIM8_Init>
  MX_I2C2_Init();
 8000bb2:	f000 f8e1 	bl	8000d78 <MX_I2C2_Init>
  MX_USART3_UART_Init();
 8000bb6:	f000 fb95 	bl	80012e4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
OLED_Init();
 8000bba:	f000 ff95 	bl	8001ae8 <OLED_Init>
motor_init();          // Initialize motors (PWM + encoders)
 8000bbe:	f000 fda5 	bl	800170c <motor_init>
control_init();        // Start 100 Hz control loop tick (TIM5 or similar)
 8000bc2:	f7ff fde1 	bl	8000788 <control_init>

// Initialize IMU (detects 0x68/0x69, sets 2000 dps, calibrates bias)
uint8_t icm_addrSel = 0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	70fb      	strb	r3, [r7, #3]
imu_init(&hi2c2, &icm_addrSel);
 8000bca:	1cfb      	adds	r3, r7, #3
 8000bcc:	4619      	mov	r1, r3
 8000bce:	4825      	ldr	r0, [pc, #148]	@ (8000c64 <main+0xdc>)
 8000bd0:	f7ff ff12 	bl	80009f8 <imu_init>

// Arm UART3 RX interrupt and send hello to RPi
HAL_UART_Receive_IT(&huart3, &uart3_rx_byte, 1);   // arm RX
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	4924      	ldr	r1, [pc, #144]	@ (8000c68 <main+0xe0>)
 8000bd8:	4824      	ldr	r0, [pc, #144]	@ (8000c6c <main+0xe4>)
 8000bda:	f005 f976 	bl	8005eca <HAL_UART_Receive_IT>
const char *hello = "USART3 ready with interrupts\r\n";
 8000bde:	4b24      	ldr	r3, [pc, #144]	@ (8000c70 <main+0xe8>)
 8000be0:	607b      	str	r3, [r7, #4]
HAL_UART_Transmit(&huart3, (uint8_t*)hello, strlen(hello), 100);
 8000be2:	6878      	ldr	r0, [r7, #4]
 8000be4:	f7ff faf4 	bl	80001d0 <strlen>
 8000be8:	4603      	mov	r3, r0
 8000bea:	b29a      	uxth	r2, r3
 8000bec:	2364      	movs	r3, #100	@ 0x64
 8000bee:	6879      	ldr	r1, [r7, #4]
 8000bf0:	481e      	ldr	r0, [pc, #120]	@ (8000c6c <main+0xe4>)
 8000bf2:	f005 f8df 	bl	8005db4 <HAL_UART_Transmit>
// (Optional) show which address was used on OLED/UART

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000bf6:	f006 f92d 	bl	8006e54 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000bfa:	4a1e      	ldr	r2, [pc, #120]	@ (8000c74 <main+0xec>)
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	481e      	ldr	r0, [pc, #120]	@ (8000c78 <main+0xf0>)
 8000c00:	f006 f972 	bl	8006ee8 <osThreadNew>
 8000c04:	4603      	mov	r3, r0
 8000c06:	4a1d      	ldr	r2, [pc, #116]	@ (8000c7c <main+0xf4>)
 8000c08:	6013      	str	r3, [r2, #0]

  /* creation of MotorTask */
  MotorTaskHandle = osThreadNew(motor, NULL, &MotorTask_attributes);
 8000c0a:	4a1d      	ldr	r2, [pc, #116]	@ (8000c80 <main+0xf8>)
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	481d      	ldr	r0, [pc, #116]	@ (8000c84 <main+0xfc>)
 8000c10:	f006 f96a 	bl	8006ee8 <osThreadNew>
 8000c14:	4603      	mov	r3, r0
 8000c16:	4a1c      	ldr	r2, [pc, #112]	@ (8000c88 <main+0x100>)
 8000c18:	6013      	str	r3, [r2, #0]

  /* creation of encoderTask */
  encoderTaskHandle = osThreadNew(encoder_task, NULL, &encoderTask_attributes);
 8000c1a:	4a1c      	ldr	r2, [pc, #112]	@ (8000c8c <main+0x104>)
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	481c      	ldr	r0, [pc, #112]	@ (8000c90 <main+0x108>)
 8000c20:	f006 f962 	bl	8006ee8 <osThreadNew>
 8000c24:	4603      	mov	r3, r0
 8000c26:	4a1b      	ldr	r2, [pc, #108]	@ (8000c94 <main+0x10c>)
 8000c28:	6013      	str	r3, [r2, #0]

  /* creation of control_Task */
  control_TaskHandle = osThreadNew(controlTask, NULL, &control_Task_attributes);
 8000c2a:	4a1b      	ldr	r2, [pc, #108]	@ (8000c98 <main+0x110>)
 8000c2c:	2100      	movs	r1, #0
 8000c2e:	481b      	ldr	r0, [pc, #108]	@ (8000c9c <main+0x114>)
 8000c30:	f006 f95a 	bl	8006ee8 <osThreadNew>
 8000c34:	4603      	mov	r3, r0
 8000c36:	4a1a      	ldr	r2, [pc, #104]	@ (8000ca0 <main+0x118>)
 8000c38:	6013      	str	r3, [r2, #0]

  /* creation of servo_Task */
  servo_TaskHandle = osThreadNew(servoTask, NULL, &servo_Task_attributes);
 8000c3a:	4a1a      	ldr	r2, [pc, #104]	@ (8000ca4 <main+0x11c>)
 8000c3c:	2100      	movs	r1, #0
 8000c3e:	481a      	ldr	r0, [pc, #104]	@ (8000ca8 <main+0x120>)
 8000c40:	f006 f952 	bl	8006ee8 <osThreadNew>
 8000c44:	4603      	mov	r3, r0
 8000c46:	4a19      	ldr	r2, [pc, #100]	@ (8000cac <main+0x124>)
 8000c48:	6013      	str	r3, [r2, #0]

  /* creation of userButton_Task */
  userButton_TaskHandle = osThreadNew(userButtonTask, NULL, &userButton_Task_attributes);
 8000c4a:	4a19      	ldr	r2, [pc, #100]	@ (8000cb0 <main+0x128>)
 8000c4c:	2100      	movs	r1, #0
 8000c4e:	4819      	ldr	r0, [pc, #100]	@ (8000cb4 <main+0x12c>)
 8000c50:	f006 f94a 	bl	8006ee8 <osThreadNew>
 8000c54:	4603      	mov	r3, r0
 8000c56:	4a18      	ldr	r2, [pc, #96]	@ (8000cb8 <main+0x130>)
 8000c58:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000c5a:	f006 f91f 	bl	8006e9c <osKernelStart>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  while (1)
 8000c5e:	bf00      	nop
 8000c60:	e7fd      	b.n	8000c5e <main+0xd6>
 8000c62:	bf00      	nop
 8000c64:	200000fc 	.word	0x200000fc
 8000c68:	20000378 	.word	0x20000378
 8000c6c:	20000300 	.word	0x20000300
 8000c70:	08009a40 	.word	0x08009a40
 8000c74:	08009a78 	.word	0x08009a78
 8000c78:	08001499 	.word	0x08001499
 8000c7c:	20000348 	.word	0x20000348
 8000c80:	08009a9c 	.word	0x08009a9c
 8000c84:	080014ad 	.word	0x080014ad
 8000c88:	2000034c 	.word	0x2000034c
 8000c8c:	08009ac0 	.word	0x08009ac0
 8000c90:	08001685 	.word	0x08001685
 8000c94:	20000350 	.word	0x20000350
 8000c98:	08009ae4 	.word	0x08009ae4
 8000c9c:	080016cd 	.word	0x080016cd
 8000ca0:	20000354 	.word	0x20000354
 8000ca4:	08009b08 	.word	0x08009b08
 8000ca8:	080016dd 	.word	0x080016dd
 8000cac:	20000358 	.word	0x20000358
 8000cb0:	08009b2c 	.word	0x08009b2c
 8000cb4:	080016ef 	.word	0x080016ef
 8000cb8:	2000035c 	.word	0x2000035c

08000cbc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b094      	sub	sp, #80	@ 0x50
 8000cc0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cc2:	f107 0320 	add.w	r3, r7, #32
 8000cc6:	2230      	movs	r2, #48	@ 0x30
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f008 fe44 	bl	8009958 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cd0:	f107 030c 	add.w	r3, r7, #12
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	601a      	str	r2, [r3, #0]
 8000cd8:	605a      	str	r2, [r3, #4]
 8000cda:	609a      	str	r2, [r3, #8]
 8000cdc:	60da      	str	r2, [r3, #12]
 8000cde:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	60bb      	str	r3, [r7, #8]
 8000ce4:	4b22      	ldr	r3, [pc, #136]	@ (8000d70 <SystemClock_Config+0xb4>)
 8000ce6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ce8:	4a21      	ldr	r2, [pc, #132]	@ (8000d70 <SystemClock_Config+0xb4>)
 8000cea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cee:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cf0:	4b1f      	ldr	r3, [pc, #124]	@ (8000d70 <SystemClock_Config+0xb4>)
 8000cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cf4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cf8:	60bb      	str	r3, [r7, #8]
 8000cfa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	607b      	str	r3, [r7, #4]
 8000d00:	4b1c      	ldr	r3, [pc, #112]	@ (8000d74 <SystemClock_Config+0xb8>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a1b      	ldr	r2, [pc, #108]	@ (8000d74 <SystemClock_Config+0xb8>)
 8000d06:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d0a:	6013      	str	r3, [r2, #0]
 8000d0c:	4b19      	ldr	r3, [pc, #100]	@ (8000d74 <SystemClock_Config+0xb8>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d14:	607b      	str	r3, [r7, #4]
 8000d16:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d18:	2302      	movs	r3, #2
 8000d1a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d20:	2310      	movs	r3, #16
 8000d22:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d24:	2300      	movs	r3, #0
 8000d26:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d28:	f107 0320 	add.w	r3, r7, #32
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f003 f9e9 	bl	8004104 <HAL_RCC_OscConfig>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d001      	beq.n	8000d3c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000d38:	f000 fce1 	bl	80016fe <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d3c:	230f      	movs	r3, #15
 8000d3e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d40:	2300      	movs	r3, #0
 8000d42:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d44:	2300      	movs	r3, #0
 8000d46:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d50:	f107 030c 	add.w	r3, r7, #12
 8000d54:	2100      	movs	r1, #0
 8000d56:	4618      	mov	r0, r3
 8000d58:	f003 fc4c 	bl	80045f4 <HAL_RCC_ClockConfig>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000d62:	f000 fccc 	bl	80016fe <Error_Handler>
  }
}
 8000d66:	bf00      	nop
 8000d68:	3750      	adds	r7, #80	@ 0x50
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	40023800 	.word	0x40023800
 8000d74:	40007000 	.word	0x40007000

08000d78 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000d7c:	4b12      	ldr	r3, [pc, #72]	@ (8000dc8 <MX_I2C2_Init+0x50>)
 8000d7e:	4a13      	ldr	r2, [pc, #76]	@ (8000dcc <MX_I2C2_Init+0x54>)
 8000d80:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000d82:	4b11      	ldr	r3, [pc, #68]	@ (8000dc8 <MX_I2C2_Init+0x50>)
 8000d84:	4a12      	ldr	r2, [pc, #72]	@ (8000dd0 <MX_I2C2_Init+0x58>)
 8000d86:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000d88:	4b0f      	ldr	r3, [pc, #60]	@ (8000dc8 <MX_I2C2_Init+0x50>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000d8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc8 <MX_I2C2_Init+0x50>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d94:	4b0c      	ldr	r3, [pc, #48]	@ (8000dc8 <MX_I2C2_Init+0x50>)
 8000d96:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000d9a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8000dc8 <MX_I2C2_Init+0x50>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000da2:	4b09      	ldr	r3, [pc, #36]	@ (8000dc8 <MX_I2C2_Init+0x50>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000da8:	4b07      	ldr	r3, [pc, #28]	@ (8000dc8 <MX_I2C2_Init+0x50>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000dae:	4b06      	ldr	r3, [pc, #24]	@ (8000dc8 <MX_I2C2_Init+0x50>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000db4:	4804      	ldr	r0, [pc, #16]	@ (8000dc8 <MX_I2C2_Init+0x50>)
 8000db6:	f002 f82b 	bl	8002e10 <HAL_I2C_Init>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d001      	beq.n	8000dc4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000dc0:	f000 fc9d 	bl	80016fe <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000dc4:	bf00      	nop
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	200000fc 	.word	0x200000fc
 8000dcc:	40005800 	.word	0x40005800
 8000dd0:	000186a0 	.word	0x000186a0

08000dd4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b08c      	sub	sp, #48	@ 0x30
 8000dd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000dda:	f107 030c 	add.w	r3, r7, #12
 8000dde:	2224      	movs	r2, #36	@ 0x24
 8000de0:	2100      	movs	r1, #0
 8000de2:	4618      	mov	r0, r3
 8000de4:	f008 fdb8 	bl	8009958 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000de8:	1d3b      	adds	r3, r7, #4
 8000dea:	2200      	movs	r2, #0
 8000dec:	601a      	str	r2, [r3, #0]
 8000dee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000df0:	4b21      	ldr	r3, [pc, #132]	@ (8000e78 <MX_TIM2_Init+0xa4>)
 8000df2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000df6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000df8:	4b1f      	ldr	r3, [pc, #124]	@ (8000e78 <MX_TIM2_Init+0xa4>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dfe:	4b1e      	ldr	r3, [pc, #120]	@ (8000e78 <MX_TIM2_Init+0xa4>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000e04:	4b1c      	ldr	r3, [pc, #112]	@ (8000e78 <MX_TIM2_Init+0xa4>)
 8000e06:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000e0a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e0c:	4b1a      	ldr	r3, [pc, #104]	@ (8000e78 <MX_TIM2_Init+0xa4>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e12:	4b19      	ldr	r3, [pc, #100]	@ (8000e78 <MX_TIM2_Init+0xa4>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000e18:	2303      	movs	r3, #3
 8000e1a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000e20:	2301      	movs	r3, #1
 8000e22:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000e24:	2300      	movs	r3, #0
 8000e26:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000e28:	230a      	movs	r3, #10
 8000e2a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000e30:	2301      	movs	r3, #1
 8000e32:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000e34:	2300      	movs	r3, #0
 8000e36:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8000e38:	230a      	movs	r3, #10
 8000e3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8000e3c:	f107 030c 	add.w	r3, r7, #12
 8000e40:	4619      	mov	r1, r3
 8000e42:	480d      	ldr	r0, [pc, #52]	@ (8000e78 <MX_TIM2_Init+0xa4>)
 8000e44:	f003 ff98 	bl	8004d78 <HAL_TIM_Encoder_Init>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8000e4e:	f000 fc56 	bl	80016fe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e52:	2300      	movs	r3, #0
 8000e54:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e56:	2300      	movs	r3, #0
 8000e58:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e5a:	1d3b      	adds	r3, r7, #4
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	4806      	ldr	r0, [pc, #24]	@ (8000e78 <MX_TIM2_Init+0xa4>)
 8000e60:	f004 fe76 	bl	8005b50 <HAL_TIMEx_MasterConfigSynchronization>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000e6a:	f000 fc48 	bl	80016fe <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000e6e:	bf00      	nop
 8000e70:	3730      	adds	r7, #48	@ 0x30
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	20000150 	.word	0x20000150

08000e7c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b08c      	sub	sp, #48	@ 0x30
 8000e80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000e82:	f107 030c 	add.w	r3, r7, #12
 8000e86:	2224      	movs	r2, #36	@ 0x24
 8000e88:	2100      	movs	r1, #0
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f008 fd64 	bl	8009958 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e90:	1d3b      	adds	r3, r7, #4
 8000e92:	2200      	movs	r2, #0
 8000e94:	601a      	str	r2, [r3, #0]
 8000e96:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000e98:	4b20      	ldr	r3, [pc, #128]	@ (8000f1c <MX_TIM3_Init+0xa0>)
 8000e9a:	4a21      	ldr	r2, [pc, #132]	@ (8000f20 <MX_TIM3_Init+0xa4>)
 8000e9c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000e9e:	4b1f      	ldr	r3, [pc, #124]	@ (8000f1c <MX_TIM3_Init+0xa0>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ea4:	4b1d      	ldr	r3, [pc, #116]	@ (8000f1c <MX_TIM3_Init+0xa0>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000eaa:	4b1c      	ldr	r3, [pc, #112]	@ (8000f1c <MX_TIM3_Init+0xa0>)
 8000eac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000eb0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000eb2:	4b1a      	ldr	r3, [pc, #104]	@ (8000f1c <MX_TIM3_Init+0xa0>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000eb8:	4b18      	ldr	r3, [pc, #96]	@ (8000f1c <MX_TIM3_Init+0xa0>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000ebe:	2303      	movs	r3, #3
 8000ec0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000ece:	230a      	movs	r3, #10
 8000ed0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000eda:	2300      	movs	r3, #0
 8000edc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8000ede:	230a      	movs	r3, #10
 8000ee0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000ee2:	f107 030c 	add.w	r3, r7, #12
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	480c      	ldr	r0, [pc, #48]	@ (8000f1c <MX_TIM3_Init+0xa0>)
 8000eea:	f003 ff45 	bl	8004d78 <HAL_TIM_Encoder_Init>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d001      	beq.n	8000ef8 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8000ef4:	f000 fc03 	bl	80016fe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000efc:	2300      	movs	r3, #0
 8000efe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000f00:	1d3b      	adds	r3, r7, #4
 8000f02:	4619      	mov	r1, r3
 8000f04:	4805      	ldr	r0, [pc, #20]	@ (8000f1c <MX_TIM3_Init+0xa0>)
 8000f06:	f004 fe23 	bl	8005b50 <HAL_TIMEx_MasterConfigSynchronization>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d001      	beq.n	8000f14 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8000f10:	f000 fbf5 	bl	80016fe <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000f14:	bf00      	nop
 8000f16:	3730      	adds	r7, #48	@ 0x30
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	20000198 	.word	0x20000198
 8000f20:	40000400 	.word	0x40000400

08000f24 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b08e      	sub	sp, #56	@ 0x38
 8000f28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f2a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f2e:	2200      	movs	r2, #0
 8000f30:	601a      	str	r2, [r3, #0]
 8000f32:	605a      	str	r2, [r3, #4]
 8000f34:	609a      	str	r2, [r3, #8]
 8000f36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f38:	f107 0320 	add.w	r3, r7, #32
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	601a      	str	r2, [r3, #0]
 8000f40:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f42:	1d3b      	adds	r3, r7, #4
 8000f44:	2200      	movs	r2, #0
 8000f46:	601a      	str	r2, [r3, #0]
 8000f48:	605a      	str	r2, [r3, #4]
 8000f4a:	609a      	str	r2, [r3, #8]
 8000f4c:	60da      	str	r2, [r3, #12]
 8000f4e:	611a      	str	r2, [r3, #16]
 8000f50:	615a      	str	r2, [r3, #20]
 8000f52:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000f54:	4b32      	ldr	r3, [pc, #200]	@ (8001020 <MX_TIM4_Init+0xfc>)
 8000f56:	4a33      	ldr	r2, [pc, #204]	@ (8001024 <MX_TIM4_Init+0x100>)
 8000f58:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000f5a:	4b31      	ldr	r3, [pc, #196]	@ (8001020 <MX_TIM4_Init+0xfc>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f60:	4b2f      	ldr	r3, [pc, #188]	@ (8001020 <MX_TIM4_Init+0xfc>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 799;
 8000f66:	4b2e      	ldr	r3, [pc, #184]	@ (8001020 <MX_TIM4_Init+0xfc>)
 8000f68:	f240 321f 	movw	r2, #799	@ 0x31f
 8000f6c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f6e:	4b2c      	ldr	r3, [pc, #176]	@ (8001020 <MX_TIM4_Init+0xfc>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f74:	4b2a      	ldr	r3, [pc, #168]	@ (8001020 <MX_TIM4_Init+0xfc>)
 8000f76:	2280      	movs	r2, #128	@ 0x80
 8000f78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000f7a:	4829      	ldr	r0, [pc, #164]	@ (8001020 <MX_TIM4_Init+0xfc>)
 8000f7c:	f003 fd1a 	bl	80049b4 <HAL_TIM_Base_Init>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d001      	beq.n	8000f8a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8000f86:	f000 fbba 	bl	80016fe <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f8a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000f90:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f94:	4619      	mov	r1, r3
 8000f96:	4822      	ldr	r0, [pc, #136]	@ (8001020 <MX_TIM4_Init+0xfc>)
 8000f98:	f004 f9d4 	bl	8005344 <HAL_TIM_ConfigClockSource>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d001      	beq.n	8000fa6 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8000fa2:	f000 fbac 	bl	80016fe <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000fa6:	481e      	ldr	r0, [pc, #120]	@ (8001020 <MX_TIM4_Init+0xfc>)
 8000fa8:	f003 fdc4 	bl	8004b34 <HAL_TIM_PWM_Init>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8000fb2:	f000 fba4 	bl	80016fe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000fb6:	2320      	movs	r3, #32
 8000fb8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000fbe:	f107 0320 	add.w	r3, r7, #32
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	4816      	ldr	r0, [pc, #88]	@ (8001020 <MX_TIM4_Init+0xfc>)
 8000fc6:	f004 fdc3 	bl	8005b50 <HAL_TIMEx_MasterConfigSynchronization>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8000fd0:	f000 fb95 	bl	80016fe <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fd4:	2360      	movs	r3, #96	@ 0x60
 8000fd6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000fe4:	1d3b      	adds	r3, r7, #4
 8000fe6:	2208      	movs	r2, #8
 8000fe8:	4619      	mov	r1, r3
 8000fea:	480d      	ldr	r0, [pc, #52]	@ (8001020 <MX_TIM4_Init+0xfc>)
 8000fec:	f004 f8e8 	bl	80051c0 <HAL_TIM_PWM_ConfigChannel>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8000ff6:	f000 fb82 	bl	80016fe <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000ffa:	1d3b      	adds	r3, r7, #4
 8000ffc:	220c      	movs	r2, #12
 8000ffe:	4619      	mov	r1, r3
 8001000:	4807      	ldr	r0, [pc, #28]	@ (8001020 <MX_TIM4_Init+0xfc>)
 8001002:	f004 f8dd 	bl	80051c0 <HAL_TIM_PWM_ConfigChannel>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 800100c:	f000 fb77 	bl	80016fe <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001010:	4803      	ldr	r0, [pc, #12]	@ (8001020 <MX_TIM4_Init+0xfc>)
 8001012:	f001 f993 	bl	800233c <HAL_TIM_MspPostInit>

}
 8001016:	bf00      	nop
 8001018:	3738      	adds	r7, #56	@ 0x38
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	200001e0 	.word	0x200001e0
 8001024:	40000800 	.word	0x40000800

08001028 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b086      	sub	sp, #24
 800102c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800102e:	f107 0308 	add.w	r3, r7, #8
 8001032:	2200      	movs	r2, #0
 8001034:	601a      	str	r2, [r3, #0]
 8001036:	605a      	str	r2, [r3, #4]
 8001038:	609a      	str	r2, [r3, #8]
 800103a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800103c:	463b      	mov	r3, r7
 800103e:	2200      	movs	r2, #0
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001044:	4b1d      	ldr	r3, [pc, #116]	@ (80010bc <MX_TIM5_Init+0x94>)
 8001046:	4a1e      	ldr	r2, [pc, #120]	@ (80010c0 <MX_TIM5_Init+0x98>)
 8001048:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 1599;
 800104a:	4b1c      	ldr	r3, [pc, #112]	@ (80010bc <MX_TIM5_Init+0x94>)
 800104c:	f240 623f 	movw	r2, #1599	@ 0x63f
 8001050:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001052:	4b1a      	ldr	r3, [pc, #104]	@ (80010bc <MX_TIM5_Init+0x94>)
 8001054:	2200      	movs	r2, #0
 8001056:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 99;
 8001058:	4b18      	ldr	r3, [pc, #96]	@ (80010bc <MX_TIM5_Init+0x94>)
 800105a:	2263      	movs	r2, #99	@ 0x63
 800105c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800105e:	4b17      	ldr	r3, [pc, #92]	@ (80010bc <MX_TIM5_Init+0x94>)
 8001060:	2200      	movs	r2, #0
 8001062:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001064:	4b15      	ldr	r3, [pc, #84]	@ (80010bc <MX_TIM5_Init+0x94>)
 8001066:	2200      	movs	r2, #0
 8001068:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800106a:	4814      	ldr	r0, [pc, #80]	@ (80010bc <MX_TIM5_Init+0x94>)
 800106c:	f003 fca2 	bl	80049b4 <HAL_TIM_Base_Init>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001076:	f000 fb42 	bl	80016fe <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800107a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800107e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001080:	f107 0308 	add.w	r3, r7, #8
 8001084:	4619      	mov	r1, r3
 8001086:	480d      	ldr	r0, [pc, #52]	@ (80010bc <MX_TIM5_Init+0x94>)
 8001088:	f004 f95c 	bl	8005344 <HAL_TIM_ConfigClockSource>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8001092:	f000 fb34 	bl	80016fe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001096:	2300      	movs	r3, #0
 8001098:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800109a:	2300      	movs	r3, #0
 800109c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800109e:	463b      	mov	r3, r7
 80010a0:	4619      	mov	r1, r3
 80010a2:	4806      	ldr	r0, [pc, #24]	@ (80010bc <MX_TIM5_Init+0x94>)
 80010a4:	f004 fd54 	bl	8005b50 <HAL_TIMEx_MasterConfigSynchronization>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 80010ae:	f000 fb26 	bl	80016fe <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80010b2:	bf00      	nop
 80010b4:	3718      	adds	r7, #24
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	20000228 	.word	0x20000228
 80010c0:	40000c00 	.word	0x40000c00

080010c4 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b096      	sub	sp, #88	@ 0x58
 80010c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010ca:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80010ce:	2200      	movs	r2, #0
 80010d0:	601a      	str	r2, [r3, #0]
 80010d2:	605a      	str	r2, [r3, #4]
 80010d4:	609a      	str	r2, [r3, #8]
 80010d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010d8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
 80010ea:	605a      	str	r2, [r3, #4]
 80010ec:	609a      	str	r2, [r3, #8]
 80010ee:	60da      	str	r2, [r3, #12]
 80010f0:	611a      	str	r2, [r3, #16]
 80010f2:	615a      	str	r2, [r3, #20]
 80010f4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80010f6:	1d3b      	adds	r3, r7, #4
 80010f8:	2220      	movs	r2, #32
 80010fa:	2100      	movs	r1, #0
 80010fc:	4618      	mov	r0, r3
 80010fe:	f008 fc2b 	bl	8009958 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001102:	4b3f      	ldr	r3, [pc, #252]	@ (8001200 <MX_TIM8_Init+0x13c>)
 8001104:	4a3f      	ldr	r2, [pc, #252]	@ (8001204 <MX_TIM8_Init+0x140>)
 8001106:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 319;
 8001108:	4b3d      	ldr	r3, [pc, #244]	@ (8001200 <MX_TIM8_Init+0x13c>)
 800110a:	f240 123f 	movw	r2, #319	@ 0x13f
 800110e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001110:	4b3b      	ldr	r3, [pc, #236]	@ (8001200 <MX_TIM8_Init+0x13c>)
 8001112:	2200      	movs	r2, #0
 8001114:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 8001116:	4b3a      	ldr	r3, [pc, #232]	@ (8001200 <MX_TIM8_Init+0x13c>)
 8001118:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800111c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800111e:	4b38      	ldr	r3, [pc, #224]	@ (8001200 <MX_TIM8_Init+0x13c>)
 8001120:	2200      	movs	r2, #0
 8001122:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001124:	4b36      	ldr	r3, [pc, #216]	@ (8001200 <MX_TIM8_Init+0x13c>)
 8001126:	2200      	movs	r2, #0
 8001128:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800112a:	4b35      	ldr	r3, [pc, #212]	@ (8001200 <MX_TIM8_Init+0x13c>)
 800112c:	2280      	movs	r2, #128	@ 0x80
 800112e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001130:	4833      	ldr	r0, [pc, #204]	@ (8001200 <MX_TIM8_Init+0x13c>)
 8001132:	f003 fc3f 	bl	80049b4 <HAL_TIM_Base_Init>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 800113c:	f000 fadf 	bl	80016fe <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001140:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001144:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001146:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800114a:	4619      	mov	r1, r3
 800114c:	482c      	ldr	r0, [pc, #176]	@ (8001200 <MX_TIM8_Init+0x13c>)
 800114e:	f004 f8f9 	bl	8005344 <HAL_TIM_ConfigClockSource>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8001158:	f000 fad1 	bl	80016fe <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800115c:	4828      	ldr	r0, [pc, #160]	@ (8001200 <MX_TIM8_Init+0x13c>)
 800115e:	f003 fce9 	bl	8004b34 <HAL_TIM_PWM_Init>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8001168:	f000 fac9 	bl	80016fe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800116c:	2300      	movs	r3, #0
 800116e:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001170:	2300      	movs	r3, #0
 8001172:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001174:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001178:	4619      	mov	r1, r3
 800117a:	4821      	ldr	r0, [pc, #132]	@ (8001200 <MX_TIM8_Init+0x13c>)
 800117c:	f004 fce8 	bl	8005b50 <HAL_TIMEx_MasterConfigSynchronization>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <MX_TIM8_Init+0xc6>
  {
    Error_Handler();
 8001186:	f000 faba 	bl	80016fe <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800118a:	2360      	movs	r3, #96	@ 0x60
 800118c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800118e:	2300      	movs	r3, #0
 8001190:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001192:	2300      	movs	r3, #0
 8001194:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001196:	2300      	movs	r3, #0
 8001198:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800119a:	2300      	movs	r3, #0
 800119c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800119e:	2300      	movs	r3, #0
 80011a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80011a2:	2300      	movs	r3, #0
 80011a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011aa:	2200      	movs	r2, #0
 80011ac:	4619      	mov	r1, r3
 80011ae:	4814      	ldr	r0, [pc, #80]	@ (8001200 <MX_TIM8_Init+0x13c>)
 80011b0:	f004 f806 	bl	80051c0 <HAL_TIM_PWM_ConfigChannel>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 80011ba:	f000 faa0 	bl	80016fe <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80011be:	2300      	movs	r3, #0
 80011c0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80011c2:	2300      	movs	r3, #0
 80011c4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80011c6:	2300      	movs	r3, #0
 80011c8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80011ca:	2300      	movs	r3, #0
 80011cc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80011ce:	2300      	movs	r3, #0
 80011d0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80011d2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011d6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80011d8:	2300      	movs	r3, #0
 80011da:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80011dc:	1d3b      	adds	r3, r7, #4
 80011de:	4619      	mov	r1, r3
 80011e0:	4807      	ldr	r0, [pc, #28]	@ (8001200 <MX_TIM8_Init+0x13c>)
 80011e2:	f004 fd31 	bl	8005c48 <HAL_TIMEx_ConfigBreakDeadTime>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <MX_TIM8_Init+0x12c>
  {
    Error_Handler();
 80011ec:	f000 fa87 	bl	80016fe <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80011f0:	4803      	ldr	r0, [pc, #12]	@ (8001200 <MX_TIM8_Init+0x13c>)
 80011f2:	f001 f8a3 	bl	800233c <HAL_TIM_MspPostInit>

}
 80011f6:	bf00      	nop
 80011f8:	3758      	adds	r7, #88	@ 0x58
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	20000270 	.word	0x20000270
 8001204:	40010400 	.word	0x40010400

08001208 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b08c      	sub	sp, #48	@ 0x30
 800120c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800120e:	f107 0320 	add.w	r3, r7, #32
 8001212:	2200      	movs	r2, #0
 8001214:	601a      	str	r2, [r3, #0]
 8001216:	605a      	str	r2, [r3, #4]
 8001218:	609a      	str	r2, [r3, #8]
 800121a:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800121c:	1d3b      	adds	r3, r7, #4
 800121e:	2200      	movs	r2, #0
 8001220:	601a      	str	r2, [r3, #0]
 8001222:	605a      	str	r2, [r3, #4]
 8001224:	609a      	str	r2, [r3, #8]
 8001226:	60da      	str	r2, [r3, #12]
 8001228:	611a      	str	r2, [r3, #16]
 800122a:	615a      	str	r2, [r3, #20]
 800122c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800122e:	4b2b      	ldr	r3, [pc, #172]	@ (80012dc <MX_TIM9_Init+0xd4>)
 8001230:	4a2b      	ldr	r2, [pc, #172]	@ (80012e0 <MX_TIM9_Init+0xd8>)
 8001232:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8001234:	4b29      	ldr	r3, [pc, #164]	@ (80012dc <MX_TIM9_Init+0xd4>)
 8001236:	2200      	movs	r2, #0
 8001238:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800123a:	4b28      	ldr	r3, [pc, #160]	@ (80012dc <MX_TIM9_Init+0xd4>)
 800123c:	2200      	movs	r2, #0
 800123e:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 799;
 8001240:	4b26      	ldr	r3, [pc, #152]	@ (80012dc <MX_TIM9_Init+0xd4>)
 8001242:	f240 321f 	movw	r2, #799	@ 0x31f
 8001246:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001248:	4b24      	ldr	r3, [pc, #144]	@ (80012dc <MX_TIM9_Init+0xd4>)
 800124a:	2200      	movs	r2, #0
 800124c:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800124e:	4b23      	ldr	r3, [pc, #140]	@ (80012dc <MX_TIM9_Init+0xd4>)
 8001250:	2280      	movs	r2, #128	@ 0x80
 8001252:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001254:	4821      	ldr	r0, [pc, #132]	@ (80012dc <MX_TIM9_Init+0xd4>)
 8001256:	f003 fbad 	bl	80049b4 <HAL_TIM_Base_Init>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8001260:	f000 fa4d 	bl	80016fe <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001264:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001268:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800126a:	f107 0320 	add.w	r3, r7, #32
 800126e:	4619      	mov	r1, r3
 8001270:	481a      	ldr	r0, [pc, #104]	@ (80012dc <MX_TIM9_Init+0xd4>)
 8001272:	f004 f867 	bl	8005344 <HAL_TIM_ConfigClockSource>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 800127c:	f000 fa3f 	bl	80016fe <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001280:	4816      	ldr	r0, [pc, #88]	@ (80012dc <MX_TIM9_Init+0xd4>)
 8001282:	f003 fc57 	bl	8004b34 <HAL_TIM_PWM_Init>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 800128c:	f000 fa37 	bl	80016fe <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001290:	2360      	movs	r3, #96	@ 0x60
 8001292:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001294:	2300      	movs	r3, #0
 8001296:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001298:	2300      	movs	r3, #0
 800129a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800129c:	2300      	movs	r3, #0
 800129e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012a0:	1d3b      	adds	r3, r7, #4
 80012a2:	2200      	movs	r2, #0
 80012a4:	4619      	mov	r1, r3
 80012a6:	480d      	ldr	r0, [pc, #52]	@ (80012dc <MX_TIM9_Init+0xd4>)
 80012a8:	f003 ff8a 	bl	80051c0 <HAL_TIM_PWM_ConfigChannel>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 80012b2:	f000 fa24 	bl	80016fe <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80012b6:	1d3b      	adds	r3, r7, #4
 80012b8:	2204      	movs	r2, #4
 80012ba:	4619      	mov	r1, r3
 80012bc:	4807      	ldr	r0, [pc, #28]	@ (80012dc <MX_TIM9_Init+0xd4>)
 80012be:	f003 ff7f 	bl	80051c0 <HAL_TIM_PWM_ConfigChannel>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 80012c8:	f000 fa19 	bl	80016fe <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 80012cc:	4803      	ldr	r0, [pc, #12]	@ (80012dc <MX_TIM9_Init+0xd4>)
 80012ce:	f001 f835 	bl	800233c <HAL_TIM_MspPostInit>

}
 80012d2:	bf00      	nop
 80012d4:	3730      	adds	r7, #48	@ 0x30
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	200002b8 	.word	0x200002b8
 80012e0:	40014000 	.word	0x40014000

080012e4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80012e8:	4b11      	ldr	r3, [pc, #68]	@ (8001330 <MX_USART3_UART_Init+0x4c>)
 80012ea:	4a12      	ldr	r2, [pc, #72]	@ (8001334 <MX_USART3_UART_Init+0x50>)
 80012ec:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80012ee:	4b10      	ldr	r3, [pc, #64]	@ (8001330 <MX_USART3_UART_Init+0x4c>)
 80012f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012f4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80012f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001330 <MX_USART3_UART_Init+0x4c>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80012fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001330 <MX_USART3_UART_Init+0x4c>)
 80012fe:	2200      	movs	r2, #0
 8001300:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001302:	4b0b      	ldr	r3, [pc, #44]	@ (8001330 <MX_USART3_UART_Init+0x4c>)
 8001304:	2200      	movs	r2, #0
 8001306:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001308:	4b09      	ldr	r3, [pc, #36]	@ (8001330 <MX_USART3_UART_Init+0x4c>)
 800130a:	220c      	movs	r2, #12
 800130c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800130e:	4b08      	ldr	r3, [pc, #32]	@ (8001330 <MX_USART3_UART_Init+0x4c>)
 8001310:	2200      	movs	r2, #0
 8001312:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001314:	4b06      	ldr	r3, [pc, #24]	@ (8001330 <MX_USART3_UART_Init+0x4c>)
 8001316:	2200      	movs	r2, #0
 8001318:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800131a:	4805      	ldr	r0, [pc, #20]	@ (8001330 <MX_USART3_UART_Init+0x4c>)
 800131c:	f004 fcfa 	bl	8005d14 <HAL_UART_Init>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001326:	f000 f9ea 	bl	80016fe <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800132a:	bf00      	nop
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	20000300 	.word	0x20000300
 8001334:	40004800 	.word	0x40004800

08001338 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b08a      	sub	sp, #40	@ 0x28
 800133c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800133e:	f107 0314 	add.w	r3, r7, #20
 8001342:	2200      	movs	r2, #0
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	605a      	str	r2, [r3, #4]
 8001348:	609a      	str	r2, [r3, #8]
 800134a:	60da      	str	r2, [r3, #12]
 800134c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800134e:	2300      	movs	r3, #0
 8001350:	613b      	str	r3, [r7, #16]
 8001352:	4b3f      	ldr	r3, [pc, #252]	@ (8001450 <MX_GPIO_Init+0x118>)
 8001354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001356:	4a3e      	ldr	r2, [pc, #248]	@ (8001450 <MX_GPIO_Init+0x118>)
 8001358:	f043 0310 	orr.w	r3, r3, #16
 800135c:	6313      	str	r3, [r2, #48]	@ 0x30
 800135e:	4b3c      	ldr	r3, [pc, #240]	@ (8001450 <MX_GPIO_Init+0x118>)
 8001360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001362:	f003 0310 	and.w	r3, r3, #16
 8001366:	613b      	str	r3, [r7, #16]
 8001368:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800136a:	2300      	movs	r3, #0
 800136c:	60fb      	str	r3, [r7, #12]
 800136e:	4b38      	ldr	r3, [pc, #224]	@ (8001450 <MX_GPIO_Init+0x118>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001372:	4a37      	ldr	r2, [pc, #220]	@ (8001450 <MX_GPIO_Init+0x118>)
 8001374:	f043 0302 	orr.w	r3, r3, #2
 8001378:	6313      	str	r3, [r2, #48]	@ 0x30
 800137a:	4b35      	ldr	r3, [pc, #212]	@ (8001450 <MX_GPIO_Init+0x118>)
 800137c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137e:	f003 0302 	and.w	r3, r3, #2
 8001382:	60fb      	str	r3, [r7, #12]
 8001384:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001386:	2300      	movs	r3, #0
 8001388:	60bb      	str	r3, [r7, #8]
 800138a:	4b31      	ldr	r3, [pc, #196]	@ (8001450 <MX_GPIO_Init+0x118>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138e:	4a30      	ldr	r2, [pc, #192]	@ (8001450 <MX_GPIO_Init+0x118>)
 8001390:	f043 0308 	orr.w	r3, r3, #8
 8001394:	6313      	str	r3, [r2, #48]	@ 0x30
 8001396:	4b2e      	ldr	r3, [pc, #184]	@ (8001450 <MX_GPIO_Init+0x118>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139a:	f003 0308 	and.w	r3, r3, #8
 800139e:	60bb      	str	r3, [r7, #8]
 80013a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013a2:	2300      	movs	r3, #0
 80013a4:	607b      	str	r3, [r7, #4]
 80013a6:	4b2a      	ldr	r3, [pc, #168]	@ (8001450 <MX_GPIO_Init+0x118>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013aa:	4a29      	ldr	r2, [pc, #164]	@ (8001450 <MX_GPIO_Init+0x118>)
 80013ac:	f043 0304 	orr.w	r3, r3, #4
 80013b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013b2:	4b27      	ldr	r3, [pc, #156]	@ (8001450 <MX_GPIO_Init+0x118>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b6:	f003 0304 	and.w	r3, r3, #4
 80013ba:	607b      	str	r3, [r7, #4]
 80013bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013be:	2300      	movs	r3, #0
 80013c0:	603b      	str	r3, [r7, #0]
 80013c2:	4b23      	ldr	r3, [pc, #140]	@ (8001450 <MX_GPIO_Init+0x118>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c6:	4a22      	ldr	r2, [pc, #136]	@ (8001450 <MX_GPIO_Init+0x118>)
 80013c8:	f043 0301 	orr.w	r3, r3, #1
 80013cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ce:	4b20      	ldr	r3, [pc, #128]	@ (8001450 <MX_GPIO_Init+0x118>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d2:	f003 0301 	and.w	r3, r3, #1
 80013d6:	603b      	str	r3, [r7, #0]
 80013d8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 80013da:	2200      	movs	r2, #0
 80013dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013e0:	481c      	ldr	r0, [pc, #112]	@ (8001454 <MX_GPIO_Init+0x11c>)
 80013e2:	f001 fcfb 	bl	8002ddc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OLED_DC_Pin|OLED_RES_Pin|OLED_SDA_Pin|OLED_SCL_Pin, GPIO_PIN_RESET);
 80013e6:	2200      	movs	r2, #0
 80013e8:	f44f 41f0 	mov.w	r1, #30720	@ 0x7800
 80013ec:	481a      	ldr	r0, [pc, #104]	@ (8001458 <MX_GPIO_Init+0x120>)
 80013ee:	f001 fcf5 	bl	8002ddc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED3_Pin */
  GPIO_InitStruct.Pin = LED3_Pin;
 80013f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013f8:	2301      	movs	r3, #1
 80013fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fc:	2300      	movs	r3, #0
 80013fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001400:	2300      	movs	r3, #0
 8001402:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8001404:	f107 0314 	add.w	r3, r7, #20
 8001408:	4619      	mov	r1, r3
 800140a:	4812      	ldr	r0, [pc, #72]	@ (8001454 <MX_GPIO_Init+0x11c>)
 800140c:	f001 fb32 	bl	8002a74 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_DC_Pin OLED_RES_Pin OLED_SDA_Pin OLED_SCL_Pin */
  GPIO_InitStruct.Pin = OLED_DC_Pin|OLED_RES_Pin|OLED_SDA_Pin|OLED_SCL_Pin;
 8001410:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8001414:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001416:	2301      	movs	r3, #1
 8001418:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141a:	2300      	movs	r3, #0
 800141c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800141e:	2300      	movs	r3, #0
 8001420:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001422:	f107 0314 	add.w	r3, r7, #20
 8001426:	4619      	mov	r1, r3
 8001428:	480b      	ldr	r0, [pc, #44]	@ (8001458 <MX_GPIO_Init+0x120>)
 800142a:	f001 fb23 	bl	8002a74 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 800142e:	2301      	movs	r3, #1
 8001430:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001432:	2300      	movs	r3, #0
 8001434:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001436:	2300      	movs	r3, #0
 8001438:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 800143a:	f107 0314 	add.w	r3, r7, #20
 800143e:	4619      	mov	r1, r3
 8001440:	4804      	ldr	r0, [pc, #16]	@ (8001454 <MX_GPIO_Init+0x11c>)
 8001442:	f001 fb17 	bl	8002a74 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001446:	bf00      	nop
 8001448:	3728      	adds	r7, #40	@ 0x28
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	40023800 	.word	0x40023800
 8001454:	40021000 	.word	0x40021000
 8001458:	40020c00 	.word	0x40020c00

0800145c <HAL_UART_RxCpltCallback>:
/* USER CODE END PV */
/* USER CODE END 4 */

/* USER CODE BEGIN 4 UART */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART3)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a08      	ldr	r2, [pc, #32]	@ (800148c <HAL_UART_RxCpltCallback+0x30>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d10a      	bne.n	8001484 <HAL_UART_RxCpltCallback+0x28>
  {
    // Echo received byte back to Pi
    HAL_UART_Transmit(&huart3, &uart3_rx_byte, 1, 10);
 800146e:	230a      	movs	r3, #10
 8001470:	2201      	movs	r2, #1
 8001472:	4907      	ldr	r1, [pc, #28]	@ (8001490 <HAL_UART_RxCpltCallback+0x34>)
 8001474:	4807      	ldr	r0, [pc, #28]	@ (8001494 <HAL_UART_RxCpltCallback+0x38>)
 8001476:	f004 fc9d 	bl	8005db4 <HAL_UART_Transmit>

    // Re-arm receive for next byte
    HAL_UART_Receive_IT(&huart3, &uart3_rx_byte, 1);
 800147a:	2201      	movs	r2, #1
 800147c:	4904      	ldr	r1, [pc, #16]	@ (8001490 <HAL_UART_RxCpltCallback+0x34>)
 800147e:	4805      	ldr	r0, [pc, #20]	@ (8001494 <HAL_UART_RxCpltCallback+0x38>)
 8001480:	f004 fd23 	bl	8005eca <HAL_UART_Receive_IT>
  }
}
 8001484:	bf00      	nop
 8001486:	3708      	adds	r7, #8
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	40004800 	.word	0x40004800
 8001490:	20000378 	.word	0x20000378
 8001494:	20000300 	.word	0x20000300

08001498 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  // Idle: default task unused per request
  for(;;) { osDelay(1000); }
 80014a0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014a4:	f005 fdb2 	bl	800700c <osDelay>
 80014a8:	e7fa      	b.n	80014a0 <StartDefaultTask+0x8>
	...

080014ac <motor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_motor */
void motor(void *argument)
{
 80014ac:	b590      	push	{r4, r7, lr}
 80014ae:	b0a5      	sub	sp, #148	@ 0x94
 80014b0:	af02      	add	r7, sp, #8
 80014b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN motor */
  // Simple sequence in MotorTask with IMU + PID1 correction:
  // wait button  go straight 50 cm with gyro correction  servo right turn  center

  // Initialize servo on TIM8 CH1 (50 Hz, 20 s tick, 1000-1500-2300 s limits)
  Servo_Attach(&global_steer, &htim8, TIM_CHANNEL_1, 20.0f, 1000, 1500, 2300);
 80014b4:	f640 03fc 	movw	r3, #2300	@ 0x8fc
 80014b8:	9301      	str	r3, [sp, #4]
 80014ba:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 80014be:	9300      	str	r3, [sp, #0]
 80014c0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014c4:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 80014c8:	2200      	movs	r2, #0
 80014ca:	4966      	ldr	r1, [pc, #408]	@ (8001664 <motor+0x1b8>)
 80014cc:	4866      	ldr	r0, [pc, #408]	@ (8001668 <motor+0x1bc>)
 80014ce:	f000 fcbb 	bl	8001e48 <Servo_Attach>
  if (Servo_Start(&global_steer) != HAL_OK) {
 80014d2:	4865      	ldr	r0, [pc, #404]	@ (8001668 <motor+0x1bc>)
 80014d4:	f000 fce1 	bl	8001e9a <Servo_Start>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d004      	beq.n	80014e8 <motor+0x3c>
    for(;;) { osDelay(1000); }
 80014de:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014e2:	f005 fd93 	bl	800700c <osDelay>
 80014e6:	e7fa      	b.n	80014de <motor+0x32>
  }
  Servo_Center(&global_steer);
 80014e8:	485f      	ldr	r0, [pc, #380]	@ (8001668 <motor+0x1bc>)
 80014ea:	f7ff fb3f 	bl	8000b6c <Servo_Center>

  // PID config (only Kp used in PID_SPEED_1)
  pid_type_def pidStraight = {0};
 80014ee:	f107 0314 	add.w	r3, r7, #20
 80014f2:	224c      	movs	r2, #76	@ 0x4c
 80014f4:	2100      	movs	r1, #0
 80014f6:	4618      	mov	r0, r3
 80014f8:	f008 fa2e 	bl	8009958 <memset>
  pidStraight.Kp = 6.0f; // stronger correction; adjust if oscillation
 80014fc:	4b5b      	ldr	r3, [pc, #364]	@ (800166c <motor+0x1c0>)
 80014fe:	617b      	str	r3, [r7, #20]

  // Button edge detector (use helper that returns 1 when pressed)
  uint8_t prev = user_is_pressed();
 8001500:	f001 f844 	bl	800258c <user_is_pressed>
 8001504:	4603      	mov	r3, r0
 8001506:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

  for(;;) {
    uint8_t now = user_is_pressed();
 800150a:	f001 f83f 	bl	800258c <user_is_pressed>
 800150e:	4603      	mov	r3, r0
 8001510:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    if (!prev && now) {
 8001514:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001518:	2b00      	cmp	r3, #0
 800151a:	f040 809a 	bne.w	8001652 <motor+0x1a6>
 800151e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8001522:	2b00      	cmp	r3, #0
 8001524:	f000 8095 	beq.w	8001652 <motor+0x1a6>
      // 1) Go straight for 50 cm with gyro correction
      const float target_cm = 150.0f;
 8001528:	4b51      	ldr	r3, [pc, #324]	@ (8001670 <motor+0x1c4>)
 800152a:	67bb      	str	r3, [r7, #120]	@ 0x78
      const int32_t target_ticks = (int32_t)(target_cm * TICKS_PER_CM + 0.5f);
 800152c:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 8001674 <motor+0x1c8>
 8001530:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8001534:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001538:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800153c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001540:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001544:	ee17 3a90 	vmov	r3, s15
 8001548:	677b      	str	r3, [r7, #116]	@ 0x74

      // Reset encoders and yaw reference
      motor_reset_encoders();
 800154a:	f000 fa0d 	bl	8001968 <motor_reset_encoders>
      imu_zero_yaw();
 800154e:	f7ff fa9d 	bl	8000a8c <imu_zero_yaw>

      // 100 Hz control loop while approaching distance target
      uint32_t last10 = HAL_GetTick();
 8001552:	f001 f8bb 	bl	80026cc <HAL_GetTick>
 8001556:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
      uint32_t t0 = last10;
 800155a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800155e:	673b      	str	r3, [r7, #112]	@ 0x70

      while (1) {
        // Distance check
        int32_t left = motor_get_left_encoder_counts();
 8001560:	f000 f9e6 	bl	8001930 <motor_get_left_encoder_counts>
 8001564:	66f8      	str	r0, [r7, #108]	@ 0x6c
        if (left >= target_ticks) break;
 8001566:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001568:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800156a:	429a      	cmp	r2, r3
 800156c:	da4e      	bge.n	800160c <motor+0x160>
        if ((uint32_t)(HAL_GetTick() - t0) > 7000U) break; // safety timeout ~7s
 800156e:	f001 f8ad 	bl	80026cc <HAL_GetTick>
 8001572:	4602      	mov	r2, r0
 8001574:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001576:	1ad3      	subs	r3, r2, r3
 8001578:	f641 3258 	movw	r2, #7000	@ 0x1b58
 800157c:	4293      	cmp	r3, r2
 800157e:	d847      	bhi.n	8001610 <motor+0x164>

        // Run at ~100 Hz
        uint32_t nowMs = HAL_GetTick();
 8001580:	f001 f8a4 	bl	80026cc <HAL_GetTick>
 8001584:	66b8      	str	r0, [r7, #104]	@ 0x68
        if ((uint32_t)(nowMs - last10) >= 10U) {
 8001586:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001588:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	2b09      	cmp	r3, #9
 8001590:	d938      	bls.n	8001604 <motor+0x158>
          last10 += 10U;
 8001592:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001596:	330a      	adds	r3, #10
 8001598:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

          // Update integrated yaw (deg)
          imu_update_yaw_100Hz();
 800159c:	f7ff fa84 	bl	8000aa8 <imu_update_yaw_100Hz>
          float angleNow = -imu_get_yaw(); // flipped sign to match steering polarity
 80015a0:	f7ff fa66 	bl	8000a70 <imu_get_yaw>
 80015a4:	eef0 7a40 	vmov.f32	s15, s0
 80015a8:	eef1 7a67 	vneg.f32	s15, s15
 80015ac:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64

          // Compute PWM duties using PID_SPEED_2 (higher base around ~520)
          float correction = 0.0f;
 80015b0:	f04f 0300 	mov.w	r3, #0
 80015b4:	613b      	str	r3, [r7, #16]
          uint16_t dutyL = 0, dutyR = 0;
 80015b6:	2300      	movs	r3, #0
 80015b8:	81fb      	strh	r3, [r7, #14]
 80015ba:	2300      	movs	r3, #0
 80015bc:	81bb      	strh	r3, [r7, #12]
          int8_t dir = +1; // forward
 80015be:	2301      	movs	r3, #1
 80015c0:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
          PID_SPEED_2(&pidStraight, angleNow, &correction, dir, &dutyL, &dutyR);
 80015c4:	f107 040e 	add.w	r4, r7, #14
 80015c8:	f997 2063 	ldrsb.w	r2, [r7, #99]	@ 0x63
 80015cc:	f107 0110 	add.w	r1, r7, #16
 80015d0:	f107 0014 	add.w	r0, r7, #20
 80015d4:	f107 030c 	add.w	r3, r7, #12
 80015d8:	9300      	str	r3, [sp, #0]
 80015da:	4623      	mov	r3, r4
 80015dc:	ed97 0a19 	vldr	s0, [r7, #100]	@ 0x64
 80015e0:	f000 fb74 	bl	8001ccc <PID_SPEED_2>

          // Apply as forward drive on both motors using raw PWM counts
          // Left (TIM4): forward = CH4=pulse, CH3=0
          __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, dutyL);
 80015e4:	89fa      	ldrh	r2, [r7, #14]
 80015e6:	4b24      	ldr	r3, [pc, #144]	@ (8001678 <motor+0x1cc>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	641a      	str	r2, [r3, #64]	@ 0x40
          __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 80015ec:	4b22      	ldr	r3, [pc, #136]	@ (8001678 <motor+0x1cc>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	2200      	movs	r2, #0
 80015f2:	63da      	str	r2, [r3, #60]	@ 0x3c
          // Right (TIM9): forward = CH1=0, CH2=pulse (board wiring is reversed)
          __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 80015f4:	4b21      	ldr	r3, [pc, #132]	@ (800167c <motor+0x1d0>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	2200      	movs	r2, #0
 80015fa:	635a      	str	r2, [r3, #52]	@ 0x34
          __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, dutyR);
 80015fc:	89ba      	ldrh	r2, [r7, #12]
 80015fe:	4b1f      	ldr	r3, [pc, #124]	@ (800167c <motor+0x1d0>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	639a      	str	r2, [r3, #56]	@ 0x38
        }

        osDelay(1);
 8001604:	2001      	movs	r0, #1
 8001606:	f005 fd01 	bl	800700c <osDelay>
      while (1) {
 800160a:	e7a9      	b.n	8001560 <motor+0xb4>
        if (left >= target_ticks) break;
 800160c:	bf00      	nop
 800160e:	e000      	b.n	8001612 <motor+0x166>
        if ((uint32_t)(HAL_GetTick() - t0) > 7000U) break; // safety timeout ~7s
 8001610:	bf00      	nop
      }

      // stop motors
      motor_stop();
 8001612:	f000 f971 	bl	80018f8 <motor_stop>
      osDelay(200);
 8001616:	20c8      	movs	r0, #200	@ 0xc8
 8001618:	f005 fcf8 	bl	800700c <osDelay>

      // 2) Turn right using servo steering: steer right and drive forward briefly
      Servo_WriteAngle(&global_steer, +95.0f); // full right
 800161c:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 8001680 <motor+0x1d4>
 8001620:	4811      	ldr	r0, [pc, #68]	@ (8001668 <motor+0x1bc>)
 8001622:	f000 fca9 	bl	8001f78 <Servo_WriteAngle>
      motor_set_speeds(20, 25);
 8001626:	2119      	movs	r1, #25
 8001628:	2014      	movs	r0, #20
 800162a:	f000 f895 	bl	8001758 <motor_set_speeds>
      osDelay(1000); // drive for 1s while steering right
 800162e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001632:	f005 fceb 	bl	800700c <osDelay>
      motor_stop();
 8001636:	f000 f95f 	bl	80018f8 <motor_stop>
      Servo_Center(&global_steer);
 800163a:	480b      	ldr	r0, [pc, #44]	@ (8001668 <motor+0x1bc>)
 800163c:	f7ff fa96 	bl	8000b6c <Servo_Center>

      // Debounce: wait for button release before accepting next run
      while (user_is_pressed()) { osDelay(20); }
 8001640:	e002      	b.n	8001648 <motor+0x19c>
 8001642:	2014      	movs	r0, #20
 8001644:	f005 fce2 	bl	800700c <osDelay>
 8001648:	f000 ffa0 	bl	800258c <user_is_pressed>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d1f7      	bne.n	8001642 <motor+0x196>
    }
    // No OLED updates in this simplified run

    prev = now;
 8001652:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8001656:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    osDelay(20);
 800165a:	2014      	movs	r0, #20
 800165c:	f005 fcd6 	bl	800700c <osDelay>
  for(;;) {
 8001660:	e753      	b.n	800150a <motor+0x5e>
 8001662:	bf00      	nop
 8001664:	20000270 	.word	0x20000270
 8001668:	20000360 	.word	0x20000360
 800166c:	40c00000 	.word	0x40c00000
 8001670:	43160000 	.word	0x43160000
 8001674:	427ad8e2 	.word	0x427ad8e2
 8001678:	200001e0 	.word	0x200001e0
 800167c:	200002b8 	.word	0x200002b8
 8001680:	42be0000 	.word	0x42be0000

08001684 <encoder_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_encoder_task */
void encoder_task(void *argument)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b088      	sub	sp, #32
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN encoder_task */
  // char buffer[32];  // Unused variable removed
  for(;;)
  {
    int32_t tL=0,tR=0,mL=0,mR=0;
 800168c:	2300      	movs	r3, #0
 800168e:	61fb      	str	r3, [r7, #28]
 8001690:	2300      	movs	r3, #0
 8001692:	61bb      	str	r3, [r7, #24]
 8001694:	2300      	movs	r3, #0
 8001696:	617b      	str	r3, [r7, #20]
 8001698:	2300      	movs	r3, #0
 800169a:	613b      	str	r3, [r7, #16]
    control_get_target_and_measured(&tL, &tR, &mL, &mR);
 800169c:	f107 0310 	add.w	r3, r7, #16
 80016a0:	f107 0214 	add.w	r2, r7, #20
 80016a4:	f107 0118 	add.w	r1, r7, #24
 80016a8:	f107 001c 	add.w	r0, r7, #28
 80016ac:	f7ff f8cc 	bl	8000848 <control_get_target_and_measured>
    int8_t oL=0,oR=0;
 80016b0:	2300      	movs	r3, #0
 80016b2:	73fb      	strb	r3, [r7, #15]
 80016b4:	2300      	movs	r3, #0
 80016b6:	73bb      	strb	r3, [r7, #14]
    control_get_outputs(&oL, &oR);
 80016b8:	f107 020e 	add.w	r2, r7, #14
 80016bc:	f107 030f 	add.w	r3, r7, #15
 80016c0:	4611      	mov	r1, r2
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7ff f8f2 	bl	80008ac <control_get_outputs>
  {
 80016c8:	bf00      	nop
 80016ca:	e7df      	b.n	800168c <encoder_task+0x8>

080016cc <controlTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_controlTask */
void controlTask(void *argument)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN controlTask */
  // Not used for this test scenario
  for(;;) { osDelay(50); }
 80016d4:	2032      	movs	r0, #50	@ 0x32
 80016d6:	f005 fc99 	bl	800700c <osDelay>
 80016da:	e7fb      	b.n	80016d4 <controlTask+0x8>

080016dc <servoTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_servoTask */
void servoTask(void *argument)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN servoTask */
  // Unused. Servo is controlled from MotorTask for this simple scenario.
  for(;;) { osDelay(1000); }
 80016e4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80016e8:	f005 fc90 	bl	800700c <osDelay>
 80016ec:	e7fa      	b.n	80016e4 <servoTask+0x8>

080016ee <userButtonTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_userButtonTask */
void userButtonTask(void *argument)
{
 80016ee:	b580      	push	{r7, lr}
 80016f0:	b082      	sub	sp, #8
 80016f2:	af00      	add	r7, sp, #0
 80016f4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN userButtonTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80016f6:	2001      	movs	r0, #1
 80016f8:	f005 fc88 	bl	800700c <osDelay>
 80016fc:	e7fb      	b.n	80016f6 <userButtonTask+0x8>

080016fe <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016fe:	b480      	push	{r7}
 8001700:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001702:	b672      	cpsid	i
}
 8001704:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001706:	bf00      	nop
 8001708:	e7fd      	b.n	8001706 <Error_Handler+0x8>
	...

0800170c <motor_init>:
extern TIM_HandleTypeDef htim9; // Motor B (Right) PWM on PE5, PE6

// --- Constants ---
#define MIN_MOTOR_SPEED_PERCENT 54.0f

void motor_init(void) {
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4); // Motor A IN1 (PB9)
 8001710:	210c      	movs	r1, #12
 8001712:	480d      	ldr	r0, [pc, #52]	@ (8001748 <motor_init+0x3c>)
 8001714:	f003 fa68 	bl	8004be8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3); // Motor A IN2 (PB8)
 8001718:	2108      	movs	r1, #8
 800171a:	480b      	ldr	r0, [pc, #44]	@ (8001748 <motor_init+0x3c>)
 800171c:	f003 fa64 	bl	8004be8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1); // Motor B IN1 (PE5)
 8001720:	2100      	movs	r1, #0
 8001722:	480a      	ldr	r0, [pc, #40]	@ (800174c <motor_init+0x40>)
 8001724:	f003 fa60 	bl	8004be8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2); // Motor B IN2 (PE6)
 8001728:	2104      	movs	r1, #4
 800172a:	4808      	ldr	r0, [pc, #32]	@ (800174c <motor_init+0x40>)
 800172c:	f003 fa5c 	bl	8004be8 <HAL_TIM_PWM_Start>

    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); // Motor A (Left)
 8001730:	213c      	movs	r1, #60	@ 0x3c
 8001732:	4807      	ldr	r0, [pc, #28]	@ (8001750 <motor_init+0x44>)
 8001734:	f003 fbc6 	bl	8004ec4 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL); // Motor B (Right)
 8001738:	213c      	movs	r1, #60	@ 0x3c
 800173a:	4806      	ldr	r0, [pc, #24]	@ (8001754 <motor_init+0x48>)
 800173c:	f003 fbc2 	bl	8004ec4 <HAL_TIM_Encoder_Start>

    motor_stop();
 8001740:	f000 f8da 	bl	80018f8 <motor_stop>
}
 8001744:	bf00      	nop
 8001746:	bd80      	pop	{r7, pc}
 8001748:	200001e0 	.word	0x200001e0
 800174c:	200002b8 	.word	0x200002b8
 8001750:	20000150 	.word	0x20000150
 8001754:	20000198 	.word	0x20000198

08001758 <motor_set_speeds>:

void motor_set_speeds(int8_t left_speed_percent, int8_t right_speed_percent) {
 8001758:	b480      	push	{r7}
 800175a:	b089      	sub	sp, #36	@ 0x24
 800175c:	af00      	add	r7, sp, #0
 800175e:	4603      	mov	r3, r0
 8001760:	460a      	mov	r2, r1
 8001762:	71fb      	strb	r3, [r7, #7]
 8001764:	4613      	mov	r3, r2
 8001766:	71bb      	strb	r3, [r7, #6]
    if (left_speed_percent > 100)  left_speed_percent  = 100;
 8001768:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176c:	2b64      	cmp	r3, #100	@ 0x64
 800176e:	dd01      	ble.n	8001774 <motor_set_speeds+0x1c>
 8001770:	2364      	movs	r3, #100	@ 0x64
 8001772:	71fb      	strb	r3, [r7, #7]
    if (left_speed_percent < -100) left_speed_percent  = -100;
 8001774:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001778:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 800177c:	da01      	bge.n	8001782 <motor_set_speeds+0x2a>
 800177e:	239c      	movs	r3, #156	@ 0x9c
 8001780:	71fb      	strb	r3, [r7, #7]
    if (right_speed_percent > 100) right_speed_percent = 100;
 8001782:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001786:	2b64      	cmp	r3, #100	@ 0x64
 8001788:	dd01      	ble.n	800178e <motor_set_speeds+0x36>
 800178a:	2364      	movs	r3, #100	@ 0x64
 800178c:	71bb      	strb	r3, [r7, #6]
    if (right_speed_percent < -100)right_speed_percent = -100;
 800178e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001792:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8001796:	da01      	bge.n	800179c <motor_set_speeds+0x44>
 8001798:	239c      	movs	r3, #156	@ 0x9c
 800179a:	71bb      	strb	r3, [r7, #6]

    // Use each timers own ARR
    const uint32_t arrL = __HAL_TIM_GET_AUTORELOAD(&htim4); // TIM4 (Left)
 800179c:	4b51      	ldr	r3, [pc, #324]	@ (80018e4 <motor_set_speeds+0x18c>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017a2:	61fb      	str	r3, [r7, #28]
    const uint32_t arrR = __HAL_TIM_GET_AUTORELOAD(&htim9); // TIM9 (Right)
 80017a4:	4b50      	ldr	r3, [pc, #320]	@ (80018e8 <motor_set_speeds+0x190>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017aa:	61bb      	str	r3, [r7, #24]

        // --- Left Motor (TIM4) ---
        if (left_speed_percent == 0) {
 80017ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d108      	bne.n	80017c6 <motor_set_speeds+0x6e>
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 80017b4:	4b4b      	ldr	r3, [pc, #300]	@ (80018e4 <motor_set_speeds+0x18c>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	2200      	movs	r2, #0
 80017ba:	641a      	str	r2, [r3, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 80017bc:	4b49      	ldr	r3, [pc, #292]	@ (80018e4 <motor_set_speeds+0x18c>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	2200      	movs	r2, #0
 80017c2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80017c4:	e03d      	b.n	8001842 <motor_set_speeds+0xea>
        } else {
            float scaled_speedL = MIN_MOTOR_SPEED_PERCENT
                                + (fabsf((float)left_speed_percent) / 100.0f) * (100.0f - MIN_MOTOR_SPEED_PERCENT);
 80017c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ca:	ee07 3a90 	vmov	s15, r3
 80017ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017d2:	eeb0 7ae7 	vabs.f32	s14, s15
 80017d6:	eddf 6a45 	vldr	s13, [pc, #276]	@ 80018ec <motor_set_speeds+0x194>
 80017da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017de:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 80018f0 <motor_set_speeds+0x198>
 80017e2:	ee67 7a87 	vmul.f32	s15, s15, s14
            float scaled_speedL = MIN_MOTOR_SPEED_PERCENT
 80017e6:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80018f4 <motor_set_speeds+0x19c>
 80017ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 80017ee:	edc7 7a05 	vstr	s15, [r7, #20]
            uint32_t pulseL = (uint32_t)(scaled_speedL * (arrL + 1) / 100.0f);
 80017f2:	69fb      	ldr	r3, [r7, #28]
 80017f4:	3301      	adds	r3, #1
 80017f6:	ee07 3a90 	vmov	s15, r3
 80017fa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017fe:	edd7 7a05 	vldr	s15, [r7, #20]
 8001802:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001806:	eddf 6a39 	vldr	s13, [pc, #228]	@ 80018ec <motor_set_speeds+0x194>
 800180a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800180e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001812:	ee17 3a90 	vmov	r3, s15
 8001816:	613b      	str	r3, [r7, #16]
    
            if (left_speed_percent > 0) {           // Forward
 8001818:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800181c:	2b00      	cmp	r3, #0
 800181e:	dd08      	ble.n	8001832 <motor_set_speeds+0xda>
                __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, pulseL); // IN1 = PWM
 8001820:	4b30      	ldr	r3, [pc, #192]	@ (80018e4 <motor_set_speeds+0x18c>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	693a      	ldr	r2, [r7, #16]
 8001826:	641a      	str	r2, [r3, #64]	@ 0x40
                __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);      // IN2 = 0
 8001828:	4b2e      	ldr	r3, [pc, #184]	@ (80018e4 <motor_set_speeds+0x18c>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	2200      	movs	r2, #0
 800182e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001830:	e007      	b.n	8001842 <motor_set_speeds+0xea>
            } else {                                  // Reverse
                __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);      // IN1 = 0
 8001832:	4b2c      	ldr	r3, [pc, #176]	@ (80018e4 <motor_set_speeds+0x18c>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	2200      	movs	r2, #0
 8001838:	641a      	str	r2, [r3, #64]	@ 0x40
                __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, pulseL); // IN2 = PWM
 800183a:	4b2a      	ldr	r3, [pc, #168]	@ (80018e4 <motor_set_speeds+0x18c>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	693a      	ldr	r2, [r7, #16]
 8001840:	63da      	str	r2, [r3, #60]	@ 0x3c
            }
        }
    
        // --- Right Motor (TIM9) ---
        if (right_speed_percent == 0) {
 8001842:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d108      	bne.n	800185c <motor_set_speeds+0x104>
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 800184a:	4b27      	ldr	r3, [pc, #156]	@ (80018e8 <motor_set_speeds+0x190>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	2200      	movs	r2, #0
 8001850:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 8001852:	4b25      	ldr	r3, [pc, #148]	@ (80018e8 <motor_set_speeds+0x190>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	2200      	movs	r2, #0
 8001858:	639a      	str	r2, [r3, #56]	@ 0x38
            } else {                                   // Reverse
                __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, pulseR); // IN1 = PWM
                __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);      // IN2 = 0
            }
        }
    }
 800185a:	e03d      	b.n	80018d8 <motor_set_speeds+0x180>
                                + (fabsf((float)right_speed_percent) / 100.0f) * (100.0f - MIN_MOTOR_SPEED_PERCENT);
 800185c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001860:	ee07 3a90 	vmov	s15, r3
 8001864:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001868:	eeb0 7ae7 	vabs.f32	s14, s15
 800186c:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 80018ec <motor_set_speeds+0x194>
 8001870:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001874:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 80018f0 <motor_set_speeds+0x198>
 8001878:	ee67 7a87 	vmul.f32	s15, s15, s14
            float scaled_speedR = MIN_MOTOR_SPEED_PERCENT
 800187c:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80018f4 <motor_set_speeds+0x19c>
 8001880:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001884:	edc7 7a03 	vstr	s15, [r7, #12]
            uint32_t pulseR = (uint32_t)(scaled_speedR * (arrR + 1) / 100.0f);
 8001888:	69bb      	ldr	r3, [r7, #24]
 800188a:	3301      	adds	r3, #1
 800188c:	ee07 3a90 	vmov	s15, r3
 8001890:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001894:	edd7 7a03 	vldr	s15, [r7, #12]
 8001898:	ee27 7a27 	vmul.f32	s14, s14, s15
 800189c:	eddf 6a13 	vldr	s13, [pc, #76]	@ 80018ec <motor_set_speeds+0x194>
 80018a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018a8:	ee17 3a90 	vmov	r3, s15
 80018ac:	60bb      	str	r3, [r7, #8]
            if (right_speed_percent > 0) {            // Forward
 80018ae:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	dd08      	ble.n	80018c8 <motor_set_speeds+0x170>
                __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);      // IN1 = 0
 80018b6:	4b0c      	ldr	r3, [pc, #48]	@ (80018e8 <motor_set_speeds+0x190>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	2200      	movs	r2, #0
 80018bc:	635a      	str	r2, [r3, #52]	@ 0x34
                __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, pulseR); // IN2 = PWM
 80018be:	4b0a      	ldr	r3, [pc, #40]	@ (80018e8 <motor_set_speeds+0x190>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	68ba      	ldr	r2, [r7, #8]
 80018c4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
 80018c6:	e007      	b.n	80018d8 <motor_set_speeds+0x180>
                __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, pulseR); // IN1 = PWM
 80018c8:	4b07      	ldr	r3, [pc, #28]	@ (80018e8 <motor_set_speeds+0x190>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	68ba      	ldr	r2, [r7, #8]
 80018ce:	635a      	str	r2, [r3, #52]	@ 0x34
                __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);      // IN2 = 0
 80018d0:	4b05      	ldr	r3, [pc, #20]	@ (80018e8 <motor_set_speeds+0x190>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	2200      	movs	r2, #0
 80018d6:	639a      	str	r2, [r3, #56]	@ 0x38
    }
 80018d8:	bf00      	nop
 80018da:	3724      	adds	r7, #36	@ 0x24
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr
 80018e4:	200001e0 	.word	0x200001e0
 80018e8:	200002b8 	.word	0x200002b8
 80018ec:	42c80000 	.word	0x42c80000
 80018f0:	42380000 	.word	0x42380000
 80018f4:	42580000 	.word	0x42580000

080018f8 <motor_stop>:


void motor_stop(void) {
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 80018fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001928 <motor_stop+0x30>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	2200      	movs	r2, #0
 8001902:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8001904:	4b08      	ldr	r3, [pc, #32]	@ (8001928 <motor_stop+0x30>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	2200      	movs	r2, #0
 800190a:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 800190c:	4b07      	ldr	r3, [pc, #28]	@ (800192c <motor_stop+0x34>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2200      	movs	r2, #0
 8001912:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 8001914:	4b05      	ldr	r3, [pc, #20]	@ (800192c <motor_stop+0x34>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	2200      	movs	r2, #0
 800191a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800191c:	bf00      	nop
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
 8001928:	200001e0 	.word	0x200001e0
 800192c:	200002b8 	.word	0x200002b8

08001930 <motor_get_left_encoder_counts>:

int32_t motor_get_left_encoder_counts(void) {
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
    return (int16_t)__HAL_TIM_GET_COUNTER(&htim2);
 8001934:	4b04      	ldr	r3, [pc, #16]	@ (8001948 <motor_get_left_encoder_counts+0x18>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800193a:	b21b      	sxth	r3, r3
}
 800193c:	4618      	mov	r0, r3
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop
 8001948:	20000150 	.word	0x20000150

0800194c <motor_get_right_encoder_counts>:

// Right motor is reversed, so return the negative.
int32_t motor_get_right_encoder_counts(void) {
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
	return -((int16_t)__HAL_TIM_GET_COUNTER(&htim3));
 8001950:	4b04      	ldr	r3, [pc, #16]	@ (8001964 <motor_get_right_encoder_counts+0x18>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001956:	b21b      	sxth	r3, r3
 8001958:	425b      	negs	r3, r3
}
 800195a:	4618      	mov	r0, r3
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr
 8001964:	20000198 	.word	0x20000198

08001968 <motor_reset_encoders>:

void motor_reset_encoders(void) {
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 800196c:	4b06      	ldr	r3, [pc, #24]	@ (8001988 <motor_reset_encoders+0x20>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	2200      	movs	r2, #0
 8001972:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_COUNTER(&htim3, 0);
 8001974:	4b05      	ldr	r3, [pc, #20]	@ (800198c <motor_reset_encoders+0x24>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	2200      	movs	r2, #0
 800197a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800197c:	bf00      	nop
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop
 8001988:	20000150 	.word	0x20000150
 800198c:	20000198 	.word	0x20000198

08001990 <OLED_Refresh_Gram>:

#include "../Inc/oledfont.h"

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 8001996:	2300      	movs	r3, #0
 8001998:	71fb      	strb	r3, [r7, #7]
 800199a:	e026      	b.n	80019ea <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 800199c:	79fb      	ldrb	r3, [r7, #7]
 800199e:	3b50      	subs	r3, #80	@ 0x50
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	2100      	movs	r1, #0
 80019a4:	4618      	mov	r0, r3
 80019a6:	f000 f82b 	bl	8001a00 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 80019aa:	2100      	movs	r1, #0
 80019ac:	2000      	movs	r0, #0
 80019ae:	f000 f827 	bl	8001a00 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 80019b2:	2100      	movs	r1, #0
 80019b4:	2010      	movs	r0, #16
 80019b6:	f000 f823 	bl	8001a00 <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 80019ba:	2300      	movs	r3, #0
 80019bc:	71bb      	strb	r3, [r7, #6]
 80019be:	e00d      	b.n	80019dc <OLED_Refresh_Gram+0x4c>
 80019c0:	79ba      	ldrb	r2, [r7, #6]
 80019c2:	79fb      	ldrb	r3, [r7, #7]
 80019c4:	490d      	ldr	r1, [pc, #52]	@ (80019fc <OLED_Refresh_Gram+0x6c>)
 80019c6:	00d2      	lsls	r2, r2, #3
 80019c8:	440a      	add	r2, r1
 80019ca:	4413      	add	r3, r2
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	2101      	movs	r1, #1
 80019d0:	4618      	mov	r0, r3
 80019d2:	f000 f815 	bl	8001a00 <OLED_WR_Byte>
 80019d6:	79bb      	ldrb	r3, [r7, #6]
 80019d8:	3301      	adds	r3, #1
 80019da:	71bb      	strb	r3, [r7, #6]
 80019dc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	daed      	bge.n	80019c0 <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 80019e4:	79fb      	ldrb	r3, [r7, #7]
 80019e6:	3301      	adds	r3, #1
 80019e8:	71fb      	strb	r3, [r7, #7]
 80019ea:	79fb      	ldrb	r3, [r7, #7]
 80019ec:	2b07      	cmp	r3, #7
 80019ee:	d9d5      	bls.n	800199c <OLED_Refresh_Gram+0xc>
	}   
}
 80019f0:	bf00      	nop
 80019f2:	bf00      	nop
 80019f4:	3708      	adds	r7, #8
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	2000037c 	.word	0x2000037c

08001a00 <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	4603      	mov	r3, r0
 8001a08:	460a      	mov	r2, r1
 8001a0a:	71fb      	strb	r3, [r7, #7]
 8001a0c:	4613      	mov	r3, r2
 8001a0e:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 8001a10:	79bb      	ldrb	r3, [r7, #6]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d006      	beq.n	8001a24 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 8001a16:	2201      	movs	r2, #1
 8001a18:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a1c:	481e      	ldr	r0, [pc, #120]	@ (8001a98 <OLED_WR_Byte+0x98>)
 8001a1e:	f001 f9dd 	bl	8002ddc <HAL_GPIO_WritePin>
 8001a22:	e005      	b.n	8001a30 <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 8001a24:	2200      	movs	r2, #0
 8001a26:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a2a:	481b      	ldr	r0, [pc, #108]	@ (8001a98 <OLED_WR_Byte+0x98>)
 8001a2c:	f001 f9d6 	bl	8002ddc <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8001a30:	2300      	movs	r3, #0
 8001a32:	73fb      	strb	r3, [r7, #15]
 8001a34:	e022      	b.n	8001a7c <OLED_WR_Byte+0x7c>
	{			  
		OLED_SCLK_Clr();
 8001a36:	2200      	movs	r2, #0
 8001a38:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001a3c:	4816      	ldr	r0, [pc, #88]	@ (8001a98 <OLED_WR_Byte+0x98>)
 8001a3e:	f001 f9cd 	bl	8002ddc <HAL_GPIO_WritePin>
		if(dat&0x80)
 8001a42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	da06      	bge.n	8001a58 <OLED_WR_Byte+0x58>
		   OLED_SDIN_Set();
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a50:	4811      	ldr	r0, [pc, #68]	@ (8001a98 <OLED_WR_Byte+0x98>)
 8001a52:	f001 f9c3 	bl	8002ddc <HAL_GPIO_WritePin>
 8001a56:	e005      	b.n	8001a64 <OLED_WR_Byte+0x64>
		else 
		   OLED_SDIN_Clr();
 8001a58:	2200      	movs	r2, #0
 8001a5a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a5e:	480e      	ldr	r0, [pc, #56]	@ (8001a98 <OLED_WR_Byte+0x98>)
 8001a60:	f001 f9bc 	bl	8002ddc <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 8001a64:	2201      	movs	r2, #1
 8001a66:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001a6a:	480b      	ldr	r0, [pc, #44]	@ (8001a98 <OLED_WR_Byte+0x98>)
 8001a6c:	f001 f9b6 	bl	8002ddc <HAL_GPIO_WritePin>
		dat<<=1;   
 8001a70:	79fb      	ldrb	r3, [r7, #7]
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 8001a76:	7bfb      	ldrb	r3, [r7, #15]
 8001a78:	3301      	adds	r3, #1
 8001a7a:	73fb      	strb	r3, [r7, #15]
 8001a7c:	7bfb      	ldrb	r3, [r7, #15]
 8001a7e:	2b07      	cmp	r3, #7
 8001a80:	d9d9      	bls.n	8001a36 <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 8001a82:	2201      	movs	r2, #1
 8001a84:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a88:	4803      	ldr	r0, [pc, #12]	@ (8001a98 <OLED_WR_Byte+0x98>)
 8001a8a:	f001 f9a7 	bl	8002ddc <HAL_GPIO_WritePin>
} 
 8001a8e:	bf00      	nop
 8001a90:	3710      	adds	r7, #16
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	40020c00 	.word	0x40020c00

08001a9c <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	71fb      	strb	r3, [r7, #7]
 8001aa6:	e014      	b.n	8001ad2 <OLED_Clear+0x36>
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	71bb      	strb	r3, [r7, #6]
 8001aac:	e00a      	b.n	8001ac4 <OLED_Clear+0x28>
 8001aae:	79ba      	ldrb	r2, [r7, #6]
 8001ab0:	79fb      	ldrb	r3, [r7, #7]
 8001ab2:	490c      	ldr	r1, [pc, #48]	@ (8001ae4 <OLED_Clear+0x48>)
 8001ab4:	00d2      	lsls	r2, r2, #3
 8001ab6:	440a      	add	r2, r1
 8001ab8:	4413      	add	r3, r2
 8001aba:	2200      	movs	r2, #0
 8001abc:	701a      	strb	r2, [r3, #0]
 8001abe:	79bb      	ldrb	r3, [r7, #6]
 8001ac0:	3301      	adds	r3, #1
 8001ac2:	71bb      	strb	r3, [r7, #6]
 8001ac4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	daf0      	bge.n	8001aae <OLED_Clear+0x12>
 8001acc:	79fb      	ldrb	r3, [r7, #7]
 8001ace:	3301      	adds	r3, #1
 8001ad0:	71fb      	strb	r3, [r7, #7]
 8001ad2:	79fb      	ldrb	r3, [r7, #7]
 8001ad4:	2b07      	cmp	r3, #7
 8001ad6:	d9e7      	bls.n	8001aa8 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 8001ad8:	f7ff ff5a 	bl	8001990 <OLED_Refresh_Gram>
}
 8001adc:	bf00      	nop
 8001ade:	3708      	adds	r7, #8
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	2000037c 	.word	0x2000037c

08001ae8 <OLED_Init>:
        p++;
    }  
}	 

void OLED_Init(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 8001aec:	f002 fae2 	bl	80040b4 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 8001af0:	4b42      	ldr	r3, [pc, #264]	@ (8001bfc <OLED_Init+0x114>)
 8001af2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001af4:	4a41      	ldr	r2, [pc, #260]	@ (8001bfc <OLED_Init+0x114>)
 8001af6:	f023 0301 	bic.w	r3, r3, #1
 8001afa:	6713      	str	r3, [r2, #112]	@ 0x70
 8001afc:	4b3f      	ldr	r3, [pc, #252]	@ (8001bfc <OLED_Init+0x114>)
 8001afe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b00:	4a3e      	ldr	r2, [pc, #248]	@ (8001bfc <OLED_Init+0x114>)
 8001b02:	f023 0304 	bic.w	r3, r3, #4
 8001b06:	6713      	str	r3, [r2, #112]	@ 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 8001b08:	f002 fae8 	bl	80040dc <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b12:	483b      	ldr	r0, [pc, #236]	@ (8001c00 <OLED_Init+0x118>)
 8001b14:	f001 f962 	bl	8002ddc <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001b18:	2064      	movs	r0, #100	@ 0x64
 8001b1a:	f000 fde3 	bl	80026e4 <HAL_Delay>
	OLED_RST_Set();
 8001b1e:	2201      	movs	r2, #1
 8001b20:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b24:	4836      	ldr	r0, [pc, #216]	@ (8001c00 <OLED_Init+0x118>)
 8001b26:	f001 f959 	bl	8002ddc <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 8001b2a:	2100      	movs	r1, #0
 8001b2c:	20ae      	movs	r0, #174	@ 0xae
 8001b2e:	f7ff ff67 	bl	8001a00 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 8001b32:	2100      	movs	r1, #0
 8001b34:	20d5      	movs	r0, #213	@ 0xd5
 8001b36:	f7ff ff63 	bl	8001a00 <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 8001b3a:	2100      	movs	r1, #0
 8001b3c:	2050      	movs	r0, #80	@ 0x50
 8001b3e:	f7ff ff5f 	bl	8001a00 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 8001b42:	2100      	movs	r1, #0
 8001b44:	20a8      	movs	r0, #168	@ 0xa8
 8001b46:	f7ff ff5b 	bl	8001a00 <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 8001b4a:	2100      	movs	r1, #0
 8001b4c:	203f      	movs	r0, #63	@ 0x3f
 8001b4e:	f7ff ff57 	bl	8001a00 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 8001b52:	2100      	movs	r1, #0
 8001b54:	20d3      	movs	r0, #211	@ 0xd3
 8001b56:	f7ff ff53 	bl	8001a00 <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 8001b5a:	2100      	movs	r1, #0
 8001b5c:	2000      	movs	r0, #0
 8001b5e:	f7ff ff4f 	bl	8001a00 <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 8001b62:	2100      	movs	r1, #0
 8001b64:	2040      	movs	r0, #64	@ 0x40
 8001b66:	f7ff ff4b 	bl	8001a00 <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 8001b6a:	2100      	movs	r1, #0
 8001b6c:	208d      	movs	r0, #141	@ 0x8d
 8001b6e:	f7ff ff47 	bl	8001a00 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 8001b72:	2100      	movs	r1, #0
 8001b74:	2014      	movs	r0, #20
 8001b76:	f7ff ff43 	bl	8001a00 <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 8001b7a:	2100      	movs	r1, #0
 8001b7c:	2020      	movs	r0, #32
 8001b7e:	f7ff ff3f 	bl	8001a00 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 8001b82:	2100      	movs	r1, #0
 8001b84:	2002      	movs	r0, #2
 8001b86:	f7ff ff3b 	bl	8001a00 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 8001b8a:	2100      	movs	r1, #0
 8001b8c:	20a1      	movs	r0, #161	@ 0xa1
 8001b8e:	f7ff ff37 	bl	8001a00 <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 8001b92:	2100      	movs	r1, #0
 8001b94:	20c0      	movs	r0, #192	@ 0xc0
 8001b96:	f7ff ff33 	bl	8001a00 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 8001b9a:	2100      	movs	r1, #0
 8001b9c:	20da      	movs	r0, #218	@ 0xda
 8001b9e:	f7ff ff2f 	bl	8001a00 <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 8001ba2:	2100      	movs	r1, #0
 8001ba4:	2012      	movs	r0, #18
 8001ba6:	f7ff ff2b 	bl	8001a00 <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 8001baa:	2100      	movs	r1, #0
 8001bac:	2081      	movs	r0, #129	@ 0x81
 8001bae:	f7ff ff27 	bl	8001a00 <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 8001bb2:	2100      	movs	r1, #0
 8001bb4:	20ef      	movs	r0, #239	@ 0xef
 8001bb6:	f7ff ff23 	bl	8001a00 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 8001bba:	2100      	movs	r1, #0
 8001bbc:	20d9      	movs	r0, #217	@ 0xd9
 8001bbe:	f7ff ff1f 	bl	8001a00 <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 8001bc2:	2100      	movs	r1, #0
 8001bc4:	20f1      	movs	r0, #241	@ 0xf1
 8001bc6:	f7ff ff1b 	bl	8001a00 <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 8001bca:	2100      	movs	r1, #0
 8001bcc:	20db      	movs	r0, #219	@ 0xdb
 8001bce:	f7ff ff17 	bl	8001a00 <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 8001bd2:	2100      	movs	r1, #0
 8001bd4:	2030      	movs	r0, #48	@ 0x30
 8001bd6:	f7ff ff13 	bl	8001a00 <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 8001bda:	2100      	movs	r1, #0
 8001bdc:	20a4      	movs	r0, #164	@ 0xa4
 8001bde:	f7ff ff0f 	bl	8001a00 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 8001be2:	2100      	movs	r1, #0
 8001be4:	20a6      	movs	r0, #166	@ 0xa6
 8001be6:	f7ff ff0b 	bl	8001a00 <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 8001bea:	2100      	movs	r1, #0
 8001bec:	20af      	movs	r0, #175	@ 0xaf
 8001bee:	f7ff ff07 	bl	8001a00 <OLED_WR_Byte>
	OLED_Clear(); 
 8001bf2:	f7ff ff53 	bl	8001a9c <OLED_Clear>
}
 8001bf6:	bf00      	nop
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	40023800 	.word	0x40023800
 8001c00:	40020c00 	.word	0x40020c00

08001c04 <PID_init_with_dt>:
                      const fp32 PID[3],
                      fp32 max_out,
                      fp32 max_iout,
                      fp32 max_dout,
                      fp32 dT)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b087      	sub	sp, #28
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6178      	str	r0, [r7, #20]
 8001c0c:	6139      	str	r1, [r7, #16]
 8001c0e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001c12:	edc7 0a02 	vstr	s1, [r7, #8]
 8001c16:	ed87 1a01 	vstr	s2, [r7, #4]
 8001c1a:	edc7 1a00 	vstr	s3, [r7]
    if (!pid || !PID) return;
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d04d      	beq.n	8001cc0 <PID_init_with_dt+0xbc>
 8001c24:	693b      	ldr	r3, [r7, #16]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d04a      	beq.n	8001cc0 <PID_init_with_dt+0xbc>

    pid->Kp = PID[0];
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	601a      	str	r2, [r3, #0]
    pid->Ki = PID[1];
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	3304      	adds	r3, #4
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	605a      	str	r2, [r3, #4]
    pid->Kd = PID[2];
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	3308      	adds	r3, #8
 8001c40:	681a      	ldr	r2, [r3, #0]
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	609a      	str	r2, [r3, #8]

    pid->max_out = max_out;
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	68fa      	ldr	r2, [r7, #12]
 8001c4a:	625a      	str	r2, [r3, #36]	@ 0x24
    pid->max_iout = max_iout;
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	68ba      	ldr	r2, [r7, #8]
 8001c50:	629a      	str	r2, [r3, #40]	@ 0x28
    pid->max_dout = max_dout;
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	687a      	ldr	r2, [r7, #4]
 8001c56:	62da      	str	r2, [r3, #44]	@ 0x2c
    pid->dT = dT;
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	683a      	ldr	r2, [r7, #0]
 8001c5c:	631a      	str	r2, [r3, #48]	@ 0x30

    pid->Dbuf[0] = pid->Dbuf[1] = pid->Dbuf[2] = 0.0f;
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	f04f 0200 	mov.w	r2, #0
 8001c64:	649a      	str	r2, [r3, #72]	@ 0x48
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001c6a:	697b      	ldr	r3, [r7, #20]
 8001c6c:	645a      	str	r2, [r3, #68]	@ 0x44
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	641a      	str	r2, [r3, #64]	@ 0x40
    pid->error[0] = pid->error[1] = pid->error[2] = 0.0f;
 8001c76:	697b      	ldr	r3, [r7, #20]
 8001c78:	f04f 0200 	mov.w	r2, #0
 8001c7c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	639a      	str	r2, [r3, #56]	@ 0x38
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	635a      	str	r2, [r3, #52]	@ 0x34
    pid->Pout = pid->Iout = pid->Dout = pid->out = 0.0f;
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	f04f 0200 	mov.w	r2, #0
 8001c94:	615a      	str	r2, [r3, #20]
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	695a      	ldr	r2, [r3, #20]
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	621a      	str	r2, [r3, #32]
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	6a1a      	ldr	r2, [r3, #32]
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	61da      	str	r2, [r3, #28]
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	69da      	ldr	r2, [r3, #28]
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	619a      	str	r2, [r3, #24]
    pid->set = pid->fdb = 0.0f;
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	f04f 0200 	mov.w	r2, #0
 8001cb4:	611a      	str	r2, [r3, #16]
 8001cb6:	697b      	ldr	r3, [r7, #20]
 8001cb8:	691a      	ldr	r2, [r3, #16]
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	60da      	str	r2, [r3, #12]
 8001cbe:	e000      	b.n	8001cc2 <PID_init_with_dt+0xbe>
    if (!pid || !PID) return;
 8001cc0:	bf00      	nop
}
 8001cc2:	371c      	adds	r7, #28
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr

08001ccc <PID_SPEED_2>:
if ((int)*newDutyR < 0) *newDutyR = 0;
}

void PID_SPEED_2(pid_type_def *pid, float angleNow, float *correction, int8_t dir,
    uint16_t *newDutyL, uint16_t *newDutyR) 
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b089      	sub	sp, #36	@ 0x24
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6178      	str	r0, [r7, #20]
 8001cd4:	ed87 0a04 	vstr	s0, [r7, #16]
 8001cd8:	60f9      	str	r1, [r7, #12]
 8001cda:	607b      	str	r3, [r7, #4]
 8001cdc:	4613      	mov	r3, r2
 8001cde:	72fb      	strb	r3, [r7, #11]
// Fast mode: target angle = 0 (straight)
float error = 0.0f - angleNow;
 8001ce0:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001d8c <PID_SPEED_2+0xc0>
 8001ce4:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ce8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cec:	edc7 7a07 	vstr	s15, [r7, #28]
*correction = pid->Kp * error;
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	ed93 7a00 	vldr	s14, [r3]
 8001cf6:	edd7 7a07 	vldr	s15, [r7, #28]
 8001cfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	edc3 7a00 	vstr	s15, [r3]

// Apply correction around higher base duty (~65% of 799  520)
*newDutyL = 520 + (int16_t)(*correction * dir);
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	ed93 7a00 	vldr	s14, [r3]
 8001d0a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001d0e:	ee07 3a90 	vmov	s15, r3
 8001d12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d1a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d1e:	ee17 3a90 	vmov	r3, s15
 8001d22:	b21b      	sxth	r3, r3
 8001d24:	b29b      	uxth	r3, r3
 8001d26:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8001d2a:	b29a      	uxth	r2, r3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	801a      	strh	r2, [r3, #0]
*newDutyR = 520 - (int16_t)(*correction * dir);
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	ed93 7a00 	vldr	s14, [r3]
 8001d36:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001d3a:	ee07 3a90 	vmov	s15, r3
 8001d3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d46:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d4a:	ee17 3a90 	vmov	r3, s15
 8001d4e:	b21b      	sxth	r3, r3
 8001d50:	b29b      	uxth	r3, r3
 8001d52:	f5c3 7302 	rsb	r3, r3, #520	@ 0x208
 8001d56:	b29a      	uxth	r2, r3
 8001d58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d5a:	801a      	strh	r2, [r3, #0]

// Clamp values to valid PWM range
if (*newDutyL > 799) *newDutyL = 799;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	881b      	ldrh	r3, [r3, #0]
 8001d60:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8001d64:	d303      	bcc.n	8001d6e <PID_SPEED_2+0xa2>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	f240 321f 	movw	r2, #799	@ 0x31f
 8001d6c:	801a      	strh	r2, [r3, #0]
if (*newDutyL < 0)   *newDutyL = 0;
if (*newDutyR > 799) *newDutyR = 799;
 8001d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d70:	881b      	ldrh	r3, [r3, #0]
 8001d72:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8001d76:	d303      	bcc.n	8001d80 <PID_SPEED_2+0xb4>
 8001d78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d7a:	f240 321f 	movw	r2, #799	@ 0x31f
 8001d7e:	801a      	strh	r2, [r3, #0]
if (*newDutyR < 0)   *newDutyR = 0;
}
 8001d80:	bf00      	nop
 8001d82:	3724      	adds	r7, #36	@ 0x24
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr
 8001d8c:	00000000 	.word	0x00000000

08001d90 <Servo_Center>:
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	8a5b      	ldrh	r3, [r3, #18]
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f000 f89f 	bl	8001ee2 <Servo_WriteUS>
 8001da4:	bf00      	nop
 8001da6:	3708      	adds	r7, #8
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}

08001dac <Servo_US2CCR>:
    if (ccr_counts > s->arr) ccr_counts = s->arr;
    __HAL_TIM_SET_COMPARE(s->htim, s->channel, ccr_counts);
}

/** Convert s  CCR counts */
static inline uint32_t Servo_US2CCR(const Servo *s, uint16_t us) {
 8001dac:	b480      	push	{r7}
 8001dae:	b085      	sub	sp, #20
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	460b      	mov	r3, r1
 8001db6:	807b      	strh	r3, [r7, #2]
    float c = us / s->tick_us;
 8001db8:	887b      	ldrh	r3, [r7, #2]
 8001dba:	ee07 3a90 	vmov	s15, r3
 8001dbe:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	ed93 7a02 	vldr	s14, [r3, #8]
 8001dc8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001dcc:	edc7 7a03 	vstr	s15, [r7, #12]
    if (c < 0) c = 0;
 8001dd0:	edd7 7a03 	vldr	s15, [r7, #12]
 8001dd4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001dd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ddc:	d502      	bpl.n	8001de4 <Servo_US2CCR+0x38>
 8001dde:	f04f 0300 	mov.w	r3, #0
 8001de2:	60fb      	str	r3, [r7, #12]
    if (c > (float)s->arr) c = (float)s->arr;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	ee07 3a90 	vmov	s15, r3
 8001dec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001df0:	ed97 7a03 	vldr	s14, [r7, #12]
 8001df4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001df8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dfc:	dd07      	ble.n	8001e0e <Servo_US2CCR+0x62>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	68db      	ldr	r3, [r3, #12]
 8001e02:	ee07 3a90 	vmov	s15, r3
 8001e06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e0a:	edc7 7a03 	vstr	s15, [r7, #12]
    return (uint32_t)(c + 0.5f);
 8001e0e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e12:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001e16:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e1e:	ee17 3a90 	vmov	r3, s15
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3714      	adds	r7, #20
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr

08001e2e <_get_arr>:
#include "servo.h"

static inline uint32_t _get_arr(TIM_HandleTypeDef *htim) {
 8001e2e:	b480      	push	{r7}
 8001e30:	b083      	sub	sp, #12
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	6078      	str	r0, [r7, #4]
    return __HAL_TIM_GET_AUTORELOAD(htim);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	370c      	adds	r7, #12
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <Servo_Attach>:
                  TIM_HandleTypeDef *htim,
                  uint32_t channel,
                  float tick_us,
                  uint16_t min_us,
                  uint16_t center_us,
                  uint16_t max_us) {
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b086      	sub	sp, #24
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6178      	str	r0, [r7, #20]
 8001e50:	6139      	str	r1, [r7, #16]
 8001e52:	60fa      	str	r2, [r7, #12]
 8001e54:	ed87 0a02 	vstr	s0, [r7, #8]
 8001e58:	80fb      	strh	r3, [r7, #6]
    if (!s) return;
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d018      	beq.n	8001e92 <Servo_Attach+0x4a>
    s->htim       = htim;
 8001e60:	697b      	ldr	r3, [r7, #20]
 8001e62:	693a      	ldr	r2, [r7, #16]
 8001e64:	601a      	str	r2, [r3, #0]
    s->channel    = channel;
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	68fa      	ldr	r2, [r7, #12]
 8001e6a:	605a      	str	r2, [r3, #4]
    s->tick_us    = tick_us;
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	68ba      	ldr	r2, [r7, #8]
 8001e70:	609a      	str	r2, [r3, #8]
    s->arr        = _get_arr(htim);
 8001e72:	6938      	ldr	r0, [r7, #16]
 8001e74:	f7ff ffdb 	bl	8001e2e <_get_arr>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	60da      	str	r2, [r3, #12]
    s->min_us     = min_us;
 8001e7e:	697b      	ldr	r3, [r7, #20]
 8001e80:	88fa      	ldrh	r2, [r7, #6]
 8001e82:	821a      	strh	r2, [r3, #16]
    s->center_us  = center_us;
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	8c3a      	ldrh	r2, [r7, #32]
 8001e88:	825a      	strh	r2, [r3, #18]
    s->max_us     = max_us;
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001e8e:	829a      	strh	r2, [r3, #20]
 8001e90:	e000      	b.n	8001e94 <Servo_Attach+0x4c>
    if (!s) return;
 8001e92:	bf00      	nop
}
 8001e94:	3718      	adds	r7, #24
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}

08001e9a <Servo_Start>:

HAL_StatusTypeDef Servo_Start(Servo *s) {
 8001e9a:	b580      	push	{r7, lr}
 8001e9c:	b084      	sub	sp, #16
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	6078      	str	r0, [r7, #4]
    if (!s || !s->htim) return HAL_ERROR;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d003      	beq.n	8001eb0 <Servo_Start+0x16>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d101      	bne.n	8001eb4 <Servo_Start+0x1a>
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e012      	b.n	8001eda <Servo_Start+0x40>
    HAL_StatusTypeDef st = HAL_TIM_PWM_Start(s->htim, s->channel);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	4610      	mov	r0, r2
 8001ec0:	f002 fe92 	bl	8004be8 <HAL_TIM_PWM_Start>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) return st;
 8001ec8:	7bfb      	ldrb	r3, [r7, #15]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d001      	beq.n	8001ed2 <Servo_Start+0x38>
 8001ece:	7bfb      	ldrb	r3, [r7, #15]
 8001ed0:	e003      	b.n	8001eda <Servo_Start+0x40>
    Servo_Center(s); // snap to center on start
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f7ff ff5c 	bl	8001d90 <Servo_Center>
    return HAL_OK;
 8001ed8:	2300      	movs	r3, #0
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	3710      	adds	r7, #16
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}

08001ee2 <Servo_WriteUS>:
HAL_StatusTypeDef Servo_Stop(Servo *s) {
    if (!s || !s->htim) return HAL_ERROR;
    return HAL_TIM_PWM_Stop(s->htim, s->channel);
}

void Servo_WriteUS(Servo *s, uint16_t pulse_us) {
 8001ee2:	b580      	push	{r7, lr}
 8001ee4:	b084      	sub	sp, #16
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	6078      	str	r0, [r7, #4]
 8001eea:	460b      	mov	r3, r1
 8001eec:	807b      	strh	r3, [r7, #2]
    if (!s || !s->htim) return;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d03d      	beq.n	8001f70 <Servo_WriteUS+0x8e>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d039      	beq.n	8001f70 <Servo_WriteUS+0x8e>
    // clamp to limits
    if (pulse_us < s->min_us) pulse_us = s->min_us;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	8a1b      	ldrh	r3, [r3, #16]
 8001f00:	887a      	ldrh	r2, [r7, #2]
 8001f02:	429a      	cmp	r2, r3
 8001f04:	d202      	bcs.n	8001f0c <Servo_WriteUS+0x2a>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	8a1b      	ldrh	r3, [r3, #16]
 8001f0a:	807b      	strh	r3, [r7, #2]
    if (pulse_us > s->max_us) pulse_us = s->max_us;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	8a9b      	ldrh	r3, [r3, #20]
 8001f10:	887a      	ldrh	r2, [r7, #2]
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d902      	bls.n	8001f1c <Servo_WriteUS+0x3a>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	8a9b      	ldrh	r3, [r3, #20]
 8001f1a:	807b      	strh	r3, [r7, #2]
    uint32_t ccr = Servo_US2CCR(s, pulse_us);
 8001f1c:	887b      	ldrh	r3, [r7, #2]
 8001f1e:	4619      	mov	r1, r3
 8001f20:	6878      	ldr	r0, [r7, #4]
 8001f22:	f7ff ff43 	bl	8001dac <Servo_US2CCR>
 8001f26:	60f8      	str	r0, [r7, #12]
    __HAL_TIM_SET_COMPARE(s->htim, s->channel, ccr);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d105      	bne.n	8001f3c <Servo_WriteUS+0x5a>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	68fa      	ldr	r2, [r7, #12]
 8001f38:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f3a:	e01a      	b.n	8001f72 <Servo_WriteUS+0x90>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	2b04      	cmp	r3, #4
 8001f42:	d105      	bne.n	8001f50 <Servo_WriteUS+0x6e>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	6393      	str	r3, [r2, #56]	@ 0x38
 8001f4e:	e010      	b.n	8001f72 <Servo_WriteUS+0x90>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	2b08      	cmp	r3, #8
 8001f56:	d105      	bne.n	8001f64 <Servo_WriteUS+0x82>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001f62:	e006      	b.n	8001f72 <Servo_WriteUS+0x90>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f6e:	e000      	b.n	8001f72 <Servo_WriteUS+0x90>
    if (!s || !s->htim) return;
 8001f70:	bf00      	nop
}
 8001f72:	3710      	adds	r7, #16
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <Servo_WriteAngle>:

void Servo_WriteAngle(Servo *s, float deg) {
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b086      	sub	sp, #24
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
 8001f80:	ed87 0a00 	vstr	s0, [r7]
    if (!s) return;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d058      	beq.n	800203c <Servo_WriteAngle+0xc4>
    if (deg < 0) {
 8001f8a:	edd7 7a00 	vldr	s15, [r7]
 8001f8e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f96:	d528      	bpl.n	8001fea <Servo_WriteAngle+0x72>
        // map [100..0]  [min_us..center_us]
        float t = deg / -100.0f; // 0..1
 8001f98:	ed97 7a00 	vldr	s14, [r7]
 8001f9c:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8002044 <Servo_WriteAngle+0xcc>
 8001fa0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fa4:	edc7 7a03 	vstr	s15, [r7, #12]
        uint16_t us = (uint16_t)((float)s->center_us - t * (s->center_us - s->min_us));
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	8a5b      	ldrh	r3, [r3, #18]
 8001fac:	ee07 3a90 	vmov	s15, r3
 8001fb0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	8a5b      	ldrh	r3, [r3, #18]
 8001fb8:	461a      	mov	r2, r3
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	8a1b      	ldrh	r3, [r3, #16]
 8001fbe:	1ad3      	subs	r3, r2, r3
 8001fc0:	ee07 3a90 	vmov	s15, r3
 8001fc4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001fc8:	edd7 7a03 	vldr	s15, [r7, #12]
 8001fcc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fd0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fd4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001fd8:	ee17 3a90 	vmov	r3, s15
 8001fdc:	817b      	strh	r3, [r7, #10]
        Servo_WriteUS(s, us);
 8001fde:	897b      	ldrh	r3, [r7, #10]
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f7ff ff7d 	bl	8001ee2 <Servo_WriteUS>
 8001fe8:	e029      	b.n	800203e <Servo_WriteAngle+0xc6>
    } else {
        // map [0..+100]  [center_us..max_us]
        float t = deg / 100.0f; // 0..1
 8001fea:	ed97 7a00 	vldr	s14, [r7]
 8001fee:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8002048 <Servo_WriteAngle+0xd0>
 8001ff2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ff6:	edc7 7a05 	vstr	s15, [r7, #20]
        uint16_t us = (uint16_t)((float)s->center_us + t * (s->max_us - s->center_us));
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	8a5b      	ldrh	r3, [r3, #18]
 8001ffe:	ee07 3a90 	vmov	s15, r3
 8002002:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	8a9b      	ldrh	r3, [r3, #20]
 800200a:	461a      	mov	r2, r3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	8a5b      	ldrh	r3, [r3, #18]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	ee07 3a90 	vmov	s15, r3
 8002016:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800201a:	edd7 7a05 	vldr	s15, [r7, #20]
 800201e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002022:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002026:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800202a:	ee17 3a90 	vmov	r3, s15
 800202e:	827b      	strh	r3, [r7, #18]
        Servo_WriteUS(s, us);
 8002030:	8a7b      	ldrh	r3, [r7, #18]
 8002032:	4619      	mov	r1, r3
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	f7ff ff54 	bl	8001ee2 <Servo_WriteUS>
 800203a:	e000      	b.n	800203e <Servo_WriteAngle+0xc6>
    if (!s) return;
 800203c:	bf00      	nop
    }
}
 800203e:	3718      	adds	r7, #24
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	c2c80000 	.word	0xc2c80000
 8002048:	42c80000 	.word	0x42c80000

0800204c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002052:	2300      	movs	r3, #0
 8002054:	607b      	str	r3, [r7, #4]
 8002056:	4b12      	ldr	r3, [pc, #72]	@ (80020a0 <HAL_MspInit+0x54>)
 8002058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800205a:	4a11      	ldr	r2, [pc, #68]	@ (80020a0 <HAL_MspInit+0x54>)
 800205c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002060:	6453      	str	r3, [r2, #68]	@ 0x44
 8002062:	4b0f      	ldr	r3, [pc, #60]	@ (80020a0 <HAL_MspInit+0x54>)
 8002064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002066:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800206a:	607b      	str	r3, [r7, #4]
 800206c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800206e:	2300      	movs	r3, #0
 8002070:	603b      	str	r3, [r7, #0]
 8002072:	4b0b      	ldr	r3, [pc, #44]	@ (80020a0 <HAL_MspInit+0x54>)
 8002074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002076:	4a0a      	ldr	r2, [pc, #40]	@ (80020a0 <HAL_MspInit+0x54>)
 8002078:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800207c:	6413      	str	r3, [r2, #64]	@ 0x40
 800207e:	4b08      	ldr	r3, [pc, #32]	@ (80020a0 <HAL_MspInit+0x54>)
 8002080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002082:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002086:	603b      	str	r3, [r7, #0]
 8002088:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800208a:	2200      	movs	r2, #0
 800208c:	210f      	movs	r1, #15
 800208e:	f06f 0001 	mvn.w	r0, #1
 8002092:	f000 fc26 	bl	80028e2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002096:	bf00      	nop
 8002098:	3708      	adds	r7, #8
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	40023800 	.word	0x40023800

080020a4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b08a      	sub	sp, #40	@ 0x28
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ac:	f107 0314 	add.w	r3, r7, #20
 80020b0:	2200      	movs	r2, #0
 80020b2:	601a      	str	r2, [r3, #0]
 80020b4:	605a      	str	r2, [r3, #4]
 80020b6:	609a      	str	r2, [r3, #8]
 80020b8:	60da      	str	r2, [r3, #12]
 80020ba:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a19      	ldr	r2, [pc, #100]	@ (8002128 <HAL_I2C_MspInit+0x84>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d12c      	bne.n	8002120 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020c6:	2300      	movs	r3, #0
 80020c8:	613b      	str	r3, [r7, #16]
 80020ca:	4b18      	ldr	r3, [pc, #96]	@ (800212c <HAL_I2C_MspInit+0x88>)
 80020cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ce:	4a17      	ldr	r2, [pc, #92]	@ (800212c <HAL_I2C_MspInit+0x88>)
 80020d0:	f043 0302 	orr.w	r3, r3, #2
 80020d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020d6:	4b15      	ldr	r3, [pc, #84]	@ (800212c <HAL_I2C_MspInit+0x88>)
 80020d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020da:	f003 0302 	and.w	r3, r3, #2
 80020de:	613b      	str	r3, [r7, #16]
 80020e0:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = I2C2_SCL_Pin|GPIO_PIN_11;
 80020e2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80020e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020e8:	2312      	movs	r3, #18
 80020ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ec:	2300      	movs	r3, #0
 80020ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020f0:	2303      	movs	r3, #3
 80020f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80020f4:	2304      	movs	r3, #4
 80020f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020f8:	f107 0314 	add.w	r3, r7, #20
 80020fc:	4619      	mov	r1, r3
 80020fe:	480c      	ldr	r0, [pc, #48]	@ (8002130 <HAL_I2C_MspInit+0x8c>)
 8002100:	f000 fcb8 	bl	8002a74 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002104:	2300      	movs	r3, #0
 8002106:	60fb      	str	r3, [r7, #12]
 8002108:	4b08      	ldr	r3, [pc, #32]	@ (800212c <HAL_I2C_MspInit+0x88>)
 800210a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800210c:	4a07      	ldr	r2, [pc, #28]	@ (800212c <HAL_I2C_MspInit+0x88>)
 800210e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002112:	6413      	str	r3, [r2, #64]	@ 0x40
 8002114:	4b05      	ldr	r3, [pc, #20]	@ (800212c <HAL_I2C_MspInit+0x88>)
 8002116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002118:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800211c:	60fb      	str	r3, [r7, #12]
 800211e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8002120:	bf00      	nop
 8002122:	3728      	adds	r7, #40	@ 0x28
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}
 8002128:	40005800 	.word	0x40005800
 800212c:	40023800 	.word	0x40023800
 8002130:	40020400 	.word	0x40020400

08002134 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b08c      	sub	sp, #48	@ 0x30
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800213c:	f107 031c 	add.w	r3, r7, #28
 8002140:	2200      	movs	r2, #0
 8002142:	601a      	str	r2, [r3, #0]
 8002144:	605a      	str	r2, [r3, #4]
 8002146:	609a      	str	r2, [r3, #8]
 8002148:	60da      	str	r2, [r3, #12]
 800214a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002154:	d14b      	bne.n	80021ee <HAL_TIM_Encoder_MspInit+0xba>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002156:	2300      	movs	r3, #0
 8002158:	61bb      	str	r3, [r7, #24]
 800215a:	4b3f      	ldr	r3, [pc, #252]	@ (8002258 <HAL_TIM_Encoder_MspInit+0x124>)
 800215c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800215e:	4a3e      	ldr	r2, [pc, #248]	@ (8002258 <HAL_TIM_Encoder_MspInit+0x124>)
 8002160:	f043 0301 	orr.w	r3, r3, #1
 8002164:	6413      	str	r3, [r2, #64]	@ 0x40
 8002166:	4b3c      	ldr	r3, [pc, #240]	@ (8002258 <HAL_TIM_Encoder_MspInit+0x124>)
 8002168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216a:	f003 0301 	and.w	r3, r3, #1
 800216e:	61bb      	str	r3, [r7, #24]
 8002170:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002172:	2300      	movs	r3, #0
 8002174:	617b      	str	r3, [r7, #20]
 8002176:	4b38      	ldr	r3, [pc, #224]	@ (8002258 <HAL_TIM_Encoder_MspInit+0x124>)
 8002178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800217a:	4a37      	ldr	r2, [pc, #220]	@ (8002258 <HAL_TIM_Encoder_MspInit+0x124>)
 800217c:	f043 0301 	orr.w	r3, r3, #1
 8002180:	6313      	str	r3, [r2, #48]	@ 0x30
 8002182:	4b35      	ldr	r3, [pc, #212]	@ (8002258 <HAL_TIM_Encoder_MspInit+0x124>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002186:	f003 0301 	and.w	r3, r3, #1
 800218a:	617b      	str	r3, [r7, #20]
 800218c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800218e:	2300      	movs	r3, #0
 8002190:	613b      	str	r3, [r7, #16]
 8002192:	4b31      	ldr	r3, [pc, #196]	@ (8002258 <HAL_TIM_Encoder_MspInit+0x124>)
 8002194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002196:	4a30      	ldr	r2, [pc, #192]	@ (8002258 <HAL_TIM_Encoder_MspInit+0x124>)
 8002198:	f043 0302 	orr.w	r3, r3, #2
 800219c:	6313      	str	r3, [r2, #48]	@ 0x30
 800219e:	4b2e      	ldr	r3, [pc, #184]	@ (8002258 <HAL_TIM_Encoder_MspInit+0x124>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a2:	f003 0302 	and.w	r3, r3, #2
 80021a6:	613b      	str	r3, [r7, #16]
 80021a8:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A1_Pin;
 80021aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80021ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b0:	2302      	movs	r3, #2
 80021b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b4:	2300      	movs	r3, #0
 80021b6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b8:	2300      	movs	r3, #0
 80021ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80021bc:	2301      	movs	r3, #1
 80021be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCODER_A1_GPIO_Port, &GPIO_InitStruct);
 80021c0:	f107 031c 	add.w	r3, r7, #28
 80021c4:	4619      	mov	r1, r3
 80021c6:	4825      	ldr	r0, [pc, #148]	@ (800225c <HAL_TIM_Encoder_MspInit+0x128>)
 80021c8:	f000 fc54 	bl	8002a74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCODER_A2_Pin;
 80021cc:	2308      	movs	r3, #8
 80021ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d0:	2302      	movs	r3, #2
 80021d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d4:	2300      	movs	r3, #0
 80021d6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d8:	2300      	movs	r3, #0
 80021da:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80021dc:	2301      	movs	r3, #1
 80021de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCODER_A2_GPIO_Port, &GPIO_InitStruct);
 80021e0:	f107 031c 	add.w	r3, r7, #28
 80021e4:	4619      	mov	r1, r3
 80021e6:	481e      	ldr	r0, [pc, #120]	@ (8002260 <HAL_TIM_Encoder_MspInit+0x12c>)
 80021e8:	f000 fc44 	bl	8002a74 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 80021ec:	e030      	b.n	8002250 <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM3)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a1c      	ldr	r2, [pc, #112]	@ (8002264 <HAL_TIM_Encoder_MspInit+0x130>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d12b      	bne.n	8002250 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80021f8:	2300      	movs	r3, #0
 80021fa:	60fb      	str	r3, [r7, #12]
 80021fc:	4b16      	ldr	r3, [pc, #88]	@ (8002258 <HAL_TIM_Encoder_MspInit+0x124>)
 80021fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002200:	4a15      	ldr	r2, [pc, #84]	@ (8002258 <HAL_TIM_Encoder_MspInit+0x124>)
 8002202:	f043 0302 	orr.w	r3, r3, #2
 8002206:	6413      	str	r3, [r2, #64]	@ 0x40
 8002208:	4b13      	ldr	r3, [pc, #76]	@ (8002258 <HAL_TIM_Encoder_MspInit+0x124>)
 800220a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220c:	f003 0302 	and.w	r3, r3, #2
 8002210:	60fb      	str	r3, [r7, #12]
 8002212:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002214:	2300      	movs	r3, #0
 8002216:	60bb      	str	r3, [r7, #8]
 8002218:	4b0f      	ldr	r3, [pc, #60]	@ (8002258 <HAL_TIM_Encoder_MspInit+0x124>)
 800221a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221c:	4a0e      	ldr	r2, [pc, #56]	@ (8002258 <HAL_TIM_Encoder_MspInit+0x124>)
 800221e:	f043 0302 	orr.w	r3, r3, #2
 8002222:	6313      	str	r3, [r2, #48]	@ 0x30
 8002224:	4b0c      	ldr	r3, [pc, #48]	@ (8002258 <HAL_TIM_Encoder_MspInit+0x124>)
 8002226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002228:	f003 0302 	and.w	r3, r3, #2
 800222c:	60bb      	str	r3, [r7, #8]
 800222e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER_B1_Pin|ENCODER_B2_Pin;
 8002230:	2330      	movs	r3, #48	@ 0x30
 8002232:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002234:	2302      	movs	r3, #2
 8002236:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002238:	2300      	movs	r3, #0
 800223a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800223c:	2300      	movs	r3, #0
 800223e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002240:	2302      	movs	r3, #2
 8002242:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002244:	f107 031c 	add.w	r3, r7, #28
 8002248:	4619      	mov	r1, r3
 800224a:	4805      	ldr	r0, [pc, #20]	@ (8002260 <HAL_TIM_Encoder_MspInit+0x12c>)
 800224c:	f000 fc12 	bl	8002a74 <HAL_GPIO_Init>
}
 8002250:	bf00      	nop
 8002252:	3730      	adds	r7, #48	@ 0x30
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	40023800 	.word	0x40023800
 800225c:	40020000 	.word	0x40020000
 8002260:	40020400 	.word	0x40020400
 8002264:	40000400 	.word	0x40000400

08002268 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b086      	sub	sp, #24
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a2c      	ldr	r2, [pc, #176]	@ (8002328 <HAL_TIM_Base_MspInit+0xc0>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d10e      	bne.n	8002298 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800227a:	2300      	movs	r3, #0
 800227c:	617b      	str	r3, [r7, #20]
 800227e:	4b2b      	ldr	r3, [pc, #172]	@ (800232c <HAL_TIM_Base_MspInit+0xc4>)
 8002280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002282:	4a2a      	ldr	r2, [pc, #168]	@ (800232c <HAL_TIM_Base_MspInit+0xc4>)
 8002284:	f043 0304 	orr.w	r3, r3, #4
 8002288:	6413      	str	r3, [r2, #64]	@ 0x40
 800228a:	4b28      	ldr	r3, [pc, #160]	@ (800232c <HAL_TIM_Base_MspInit+0xc4>)
 800228c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228e:	f003 0304 	and.w	r3, r3, #4
 8002292:	617b      	str	r3, [r7, #20]
 8002294:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM9_MspInit 1 */

    /* USER CODE END TIM9_MspInit 1 */
  }

}
 8002296:	e042      	b.n	800231e <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM5)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a24      	ldr	r2, [pc, #144]	@ (8002330 <HAL_TIM_Base_MspInit+0xc8>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d116      	bne.n	80022d0 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80022a2:	2300      	movs	r3, #0
 80022a4:	613b      	str	r3, [r7, #16]
 80022a6:	4b21      	ldr	r3, [pc, #132]	@ (800232c <HAL_TIM_Base_MspInit+0xc4>)
 80022a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022aa:	4a20      	ldr	r2, [pc, #128]	@ (800232c <HAL_TIM_Base_MspInit+0xc4>)
 80022ac:	f043 0308 	orr.w	r3, r3, #8
 80022b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80022b2:	4b1e      	ldr	r3, [pc, #120]	@ (800232c <HAL_TIM_Base_MspInit+0xc4>)
 80022b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b6:	f003 0308 	and.w	r3, r3, #8
 80022ba:	613b      	str	r3, [r7, #16]
 80022bc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 80022be:	2200      	movs	r2, #0
 80022c0:	2105      	movs	r1, #5
 80022c2:	2032      	movs	r0, #50	@ 0x32
 80022c4:	f000 fb0d 	bl	80028e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80022c8:	2032      	movs	r0, #50	@ 0x32
 80022ca:	f000 fb26 	bl	800291a <HAL_NVIC_EnableIRQ>
}
 80022ce:	e026      	b.n	800231e <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM8)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a17      	ldr	r2, [pc, #92]	@ (8002334 <HAL_TIM_Base_MspInit+0xcc>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d10e      	bne.n	80022f8 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80022da:	2300      	movs	r3, #0
 80022dc:	60fb      	str	r3, [r7, #12]
 80022de:	4b13      	ldr	r3, [pc, #76]	@ (800232c <HAL_TIM_Base_MspInit+0xc4>)
 80022e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022e2:	4a12      	ldr	r2, [pc, #72]	@ (800232c <HAL_TIM_Base_MspInit+0xc4>)
 80022e4:	f043 0302 	orr.w	r3, r3, #2
 80022e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80022ea:	4b10      	ldr	r3, [pc, #64]	@ (800232c <HAL_TIM_Base_MspInit+0xc4>)
 80022ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ee:	f003 0302 	and.w	r3, r3, #2
 80022f2:	60fb      	str	r3, [r7, #12]
 80022f4:	68fb      	ldr	r3, [r7, #12]
}
 80022f6:	e012      	b.n	800231e <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM9)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a0e      	ldr	r2, [pc, #56]	@ (8002338 <HAL_TIM_Base_MspInit+0xd0>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d10d      	bne.n	800231e <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002302:	2300      	movs	r3, #0
 8002304:	60bb      	str	r3, [r7, #8]
 8002306:	4b09      	ldr	r3, [pc, #36]	@ (800232c <HAL_TIM_Base_MspInit+0xc4>)
 8002308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800230a:	4a08      	ldr	r2, [pc, #32]	@ (800232c <HAL_TIM_Base_MspInit+0xc4>)
 800230c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002310:	6453      	str	r3, [r2, #68]	@ 0x44
 8002312:	4b06      	ldr	r3, [pc, #24]	@ (800232c <HAL_TIM_Base_MspInit+0xc4>)
 8002314:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002316:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800231a:	60bb      	str	r3, [r7, #8]
 800231c:	68bb      	ldr	r3, [r7, #8]
}
 800231e:	bf00      	nop
 8002320:	3718      	adds	r7, #24
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	40000800 	.word	0x40000800
 800232c:	40023800 	.word	0x40023800
 8002330:	40000c00 	.word	0x40000c00
 8002334:	40010400 	.word	0x40010400
 8002338:	40014000 	.word	0x40014000

0800233c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b08a      	sub	sp, #40	@ 0x28
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002344:	f107 0314 	add.w	r3, r7, #20
 8002348:	2200      	movs	r2, #0
 800234a:	601a      	str	r2, [r3, #0]
 800234c:	605a      	str	r2, [r3, #4]
 800234e:	609a      	str	r2, [r3, #8]
 8002350:	60da      	str	r2, [r3, #12]
 8002352:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a36      	ldr	r2, [pc, #216]	@ (8002434 <HAL_TIM_MspPostInit+0xf8>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d11f      	bne.n	800239e <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM4_MspPostInit 0 */

    /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800235e:	2300      	movs	r3, #0
 8002360:	613b      	str	r3, [r7, #16]
 8002362:	4b35      	ldr	r3, [pc, #212]	@ (8002438 <HAL_TIM_MspPostInit+0xfc>)
 8002364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002366:	4a34      	ldr	r2, [pc, #208]	@ (8002438 <HAL_TIM_MspPostInit+0xfc>)
 8002368:	f043 0302 	orr.w	r3, r3, #2
 800236c:	6313      	str	r3, [r2, #48]	@ 0x30
 800236e:	4b32      	ldr	r3, [pc, #200]	@ (8002438 <HAL_TIM_MspPostInit+0xfc>)
 8002370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002372:	f003 0302 	and.w	r3, r3, #2
 8002376:	613b      	str	r3, [r7, #16]
 8002378:	693b      	ldr	r3, [r7, #16]
    /**TIM4 GPIO Configuration
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_AIN2_Pin|MOTOR_AIN1_Pin;
 800237a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800237e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002380:	2302      	movs	r3, #2
 8002382:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002384:	2300      	movs	r3, #0
 8002386:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002388:	2300      	movs	r3, #0
 800238a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800238c:	2302      	movs	r3, #2
 800238e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002390:	f107 0314 	add.w	r3, r7, #20
 8002394:	4619      	mov	r1, r3
 8002396:	4829      	ldr	r0, [pc, #164]	@ (800243c <HAL_TIM_MspPostInit+0x100>)
 8002398:	f000 fb6c 	bl	8002a74 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM9_MspPostInit 1 */

    /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 800239c:	e046      	b.n	800242c <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM8)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a27      	ldr	r2, [pc, #156]	@ (8002440 <HAL_TIM_MspPostInit+0x104>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d11e      	bne.n	80023e6 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80023a8:	2300      	movs	r3, #0
 80023aa:	60fb      	str	r3, [r7, #12]
 80023ac:	4b22      	ldr	r3, [pc, #136]	@ (8002438 <HAL_TIM_MspPostInit+0xfc>)
 80023ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b0:	4a21      	ldr	r2, [pc, #132]	@ (8002438 <HAL_TIM_MspPostInit+0xfc>)
 80023b2:	f043 0304 	orr.w	r3, r3, #4
 80023b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80023b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002438 <HAL_TIM_MspPostInit+0xfc>)
 80023ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023bc:	f003 0304 	and.w	r3, r3, #4
 80023c0:	60fb      	str	r3, [r7, #12]
 80023c2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SERVO_Pin;
 80023c4:	2340      	movs	r3, #64	@ 0x40
 80023c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c8:	2302      	movs	r3, #2
 80023ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023cc:	2300      	movs	r3, #0
 80023ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023d0:	2302      	movs	r3, #2
 80023d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80023d4:	2303      	movs	r3, #3
 80023d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SERVO_GPIO_Port, &GPIO_InitStruct);
 80023d8:	f107 0314 	add.w	r3, r7, #20
 80023dc:	4619      	mov	r1, r3
 80023de:	4819      	ldr	r0, [pc, #100]	@ (8002444 <HAL_TIM_MspPostInit+0x108>)
 80023e0:	f000 fb48 	bl	8002a74 <HAL_GPIO_Init>
}
 80023e4:	e022      	b.n	800242c <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM9)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a17      	ldr	r2, [pc, #92]	@ (8002448 <HAL_TIM_MspPostInit+0x10c>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d11d      	bne.n	800242c <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80023f0:	2300      	movs	r3, #0
 80023f2:	60bb      	str	r3, [r7, #8]
 80023f4:	4b10      	ldr	r3, [pc, #64]	@ (8002438 <HAL_TIM_MspPostInit+0xfc>)
 80023f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f8:	4a0f      	ldr	r2, [pc, #60]	@ (8002438 <HAL_TIM_MspPostInit+0xfc>)
 80023fa:	f043 0310 	orr.w	r3, r3, #16
 80023fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8002400:	4b0d      	ldr	r3, [pc, #52]	@ (8002438 <HAL_TIM_MspPostInit+0xfc>)
 8002402:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002404:	f003 0310 	and.w	r3, r3, #16
 8002408:	60bb      	str	r3, [r7, #8]
 800240a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MOTOR_BIN1_Pin|MOTOR_BIN2_Pin;
 800240c:	2360      	movs	r3, #96	@ 0x60
 800240e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002410:	2302      	movs	r3, #2
 8002412:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002414:	2300      	movs	r3, #0
 8002416:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002418:	2300      	movs	r3, #0
 800241a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800241c:	2303      	movs	r3, #3
 800241e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002420:	f107 0314 	add.w	r3, r7, #20
 8002424:	4619      	mov	r1, r3
 8002426:	4809      	ldr	r0, [pc, #36]	@ (800244c <HAL_TIM_MspPostInit+0x110>)
 8002428:	f000 fb24 	bl	8002a74 <HAL_GPIO_Init>
}
 800242c:	bf00      	nop
 800242e:	3728      	adds	r7, #40	@ 0x28
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	40000800 	.word	0x40000800
 8002438:	40023800 	.word	0x40023800
 800243c:	40020400 	.word	0x40020400
 8002440:	40010400 	.word	0x40010400
 8002444:	40020800 	.word	0x40020800
 8002448:	40014000 	.word	0x40014000
 800244c:	40021000 	.word	0x40021000

08002450 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b08a      	sub	sp, #40	@ 0x28
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002458:	f107 0314 	add.w	r3, r7, #20
 800245c:	2200      	movs	r2, #0
 800245e:	601a      	str	r2, [r3, #0]
 8002460:	605a      	str	r2, [r3, #4]
 8002462:	609a      	str	r2, [r3, #8]
 8002464:	60da      	str	r2, [r3, #12]
 8002466:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a1d      	ldr	r2, [pc, #116]	@ (80024e4 <HAL_UART_MspInit+0x94>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d134      	bne.n	80024dc <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002472:	2300      	movs	r3, #0
 8002474:	613b      	str	r3, [r7, #16]
 8002476:	4b1c      	ldr	r3, [pc, #112]	@ (80024e8 <HAL_UART_MspInit+0x98>)
 8002478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247a:	4a1b      	ldr	r2, [pc, #108]	@ (80024e8 <HAL_UART_MspInit+0x98>)
 800247c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002480:	6413      	str	r3, [r2, #64]	@ 0x40
 8002482:	4b19      	ldr	r3, [pc, #100]	@ (80024e8 <HAL_UART_MspInit+0x98>)
 8002484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002486:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800248a:	613b      	str	r3, [r7, #16]
 800248c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800248e:	2300      	movs	r3, #0
 8002490:	60fb      	str	r3, [r7, #12]
 8002492:	4b15      	ldr	r3, [pc, #84]	@ (80024e8 <HAL_UART_MspInit+0x98>)
 8002494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002496:	4a14      	ldr	r2, [pc, #80]	@ (80024e8 <HAL_UART_MspInit+0x98>)
 8002498:	f043 0308 	orr.w	r3, r3, #8
 800249c:	6313      	str	r3, [r2, #48]	@ 0x30
 800249e:	4b12      	ldr	r3, [pc, #72]	@ (80024e8 <HAL_UART_MspInit+0x98>)
 80024a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a2:	f003 0308 	and.w	r3, r3, #8
 80024a6:	60fb      	str	r3, [r7, #12]
 80024a8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80024aa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80024ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024b0:	2302      	movs	r3, #2
 80024b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b4:	2300      	movs	r3, #0
 80024b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024b8:	2303      	movs	r3, #3
 80024ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80024bc:	2307      	movs	r3, #7
 80024be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024c0:	f107 0314 	add.w	r3, r7, #20
 80024c4:	4619      	mov	r1, r3
 80024c6:	4809      	ldr	r0, [pc, #36]	@ (80024ec <HAL_UART_MspInit+0x9c>)
 80024c8:	f000 fad4 	bl	8002a74 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80024cc:	2200      	movs	r2, #0
 80024ce:	2105      	movs	r1, #5
 80024d0:	2027      	movs	r0, #39	@ 0x27
 80024d2:	f000 fa06 	bl	80028e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80024d6:	2027      	movs	r0, #39	@ 0x27
 80024d8:	f000 fa1f 	bl	800291a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 80024dc:	bf00      	nop
 80024de:	3728      	adds	r7, #40	@ 0x28
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	40004800 	.word	0x40004800
 80024e8:	40023800 	.word	0x40023800
 80024ec:	40020c00 	.word	0x40020c00

080024f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80024f4:	bf00      	nop
 80024f6:	e7fd      	b.n	80024f4 <NMI_Handler+0x4>

080024f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024fc:	bf00      	nop
 80024fe:	e7fd      	b.n	80024fc <HardFault_Handler+0x4>

08002500 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002504:	bf00      	nop
 8002506:	e7fd      	b.n	8002504 <MemManage_Handler+0x4>

08002508 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800250c:	bf00      	nop
 800250e:	e7fd      	b.n	800250c <BusFault_Handler+0x4>

08002510 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002514:	bf00      	nop
 8002516:	e7fd      	b.n	8002514 <UsageFault_Handler+0x4>

08002518 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800251c:	bf00      	nop
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr

08002526 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002526:	b580      	push	{r7, lr}
 8002528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800252a:	f000 f8bb 	bl	80026a4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800252e:	f006 f995 	bl	800885c <xTaskGetSchedulerState>
 8002532:	4603      	mov	r3, r0
 8002534:	2b01      	cmp	r3, #1
 8002536:	d001      	beq.n	800253c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002538:	f006 ff8e 	bl	8009458 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800253c:	bf00      	nop
 800253e:	bd80      	pop	{r7, pc}

08002540 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002544:	4802      	ldr	r0, [pc, #8]	@ (8002550 <USART3_IRQHandler+0x10>)
 8002546:	f003 fce5 	bl	8005f14 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800254a:	bf00      	nop
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	20000300 	.word	0x20000300

08002554 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
  // no-op
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002558:	4802      	ldr	r0, [pc, #8]	@ (8002564 <TIM5_IRQHandler+0x10>)
 800255a:	f002 fd41 	bl	8004fe0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800255e:	bf00      	nop
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	20000228 	.word	0x20000228

08002568 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800256c:	4b06      	ldr	r3, [pc, #24]	@ (8002588 <SystemInit+0x20>)
 800256e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002572:	4a05      	ldr	r2, [pc, #20]	@ (8002588 <SystemInit+0x20>)
 8002574:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002578:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800257c:	bf00      	nop
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr
 8002586:	bf00      	nop
 8002588:	e000ed00 	.word	0xe000ed00

0800258c <user_is_pressed>:
#include "userButton.h"

uint8_t user_is_pressed() {
 800258c:	b580      	push	{r7, lr}
 800258e:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin) != GPIO_PIN_SET;
 8002590:	2101      	movs	r1, #1
 8002592:	4805      	ldr	r0, [pc, #20]	@ (80025a8 <user_is_pressed+0x1c>)
 8002594:	f000 fc0a 	bl	8002dac <HAL_GPIO_ReadPin>
 8002598:	4603      	mov	r3, r0
 800259a:	2b01      	cmp	r3, #1
 800259c:	bf14      	ite	ne
 800259e:	2301      	movne	r3, #1
 80025a0:	2300      	moveq	r3, #0
 80025a2:	b2db      	uxtb	r3, r3
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	40021000 	.word	0x40021000

080025ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80025ac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80025e4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80025b0:	f7ff ffda 	bl	8002568 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80025b4:	480c      	ldr	r0, [pc, #48]	@ (80025e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80025b6:	490d      	ldr	r1, [pc, #52]	@ (80025ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80025b8:	4a0d      	ldr	r2, [pc, #52]	@ (80025f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80025ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025bc:	e002      	b.n	80025c4 <LoopCopyDataInit>

080025be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025c2:	3304      	adds	r3, #4

080025c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025c8:	d3f9      	bcc.n	80025be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025ca:	4a0a      	ldr	r2, [pc, #40]	@ (80025f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80025cc:	4c0a      	ldr	r4, [pc, #40]	@ (80025f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80025ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025d0:	e001      	b.n	80025d6 <LoopFillZerobss>

080025d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025d4:	3204      	adds	r2, #4

080025d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025d8:	d3fb      	bcc.n	80025d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80025da:	f007 f9c5 	bl	8009968 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025de:	f7fe fad3 	bl	8000b88 <main>
  bx  lr    
 80025e2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80025e4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80025e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025ec:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80025f0:	08009b78 	.word	0x08009b78
  ldr r2, =_sbss
 80025f4:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 80025f8:	200050d0 	.word	0x200050d0

080025fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80025fc:	e7fe      	b.n	80025fc <ADC_IRQHandler>
	...

08002600 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002604:	4b0e      	ldr	r3, [pc, #56]	@ (8002640 <HAL_Init+0x40>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a0d      	ldr	r2, [pc, #52]	@ (8002640 <HAL_Init+0x40>)
 800260a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800260e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002610:	4b0b      	ldr	r3, [pc, #44]	@ (8002640 <HAL_Init+0x40>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a0a      	ldr	r2, [pc, #40]	@ (8002640 <HAL_Init+0x40>)
 8002616:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800261a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800261c:	4b08      	ldr	r3, [pc, #32]	@ (8002640 <HAL_Init+0x40>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a07      	ldr	r2, [pc, #28]	@ (8002640 <HAL_Init+0x40>)
 8002622:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002626:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002628:	2003      	movs	r0, #3
 800262a:	f000 f94f 	bl	80028cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800262e:	200f      	movs	r0, #15
 8002630:	f000 f808 	bl	8002644 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002634:	f7ff fd0a 	bl	800204c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002638:	2300      	movs	r3, #0
}
 800263a:	4618      	mov	r0, r3
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	40023c00 	.word	0x40023c00

08002644 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b082      	sub	sp, #8
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800264c:	4b12      	ldr	r3, [pc, #72]	@ (8002698 <HAL_InitTick+0x54>)
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	4b12      	ldr	r3, [pc, #72]	@ (800269c <HAL_InitTick+0x58>)
 8002652:	781b      	ldrb	r3, [r3, #0]
 8002654:	4619      	mov	r1, r3
 8002656:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800265a:	fbb3 f3f1 	udiv	r3, r3, r1
 800265e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002662:	4618      	mov	r0, r3
 8002664:	f000 f967 	bl	8002936 <HAL_SYSTICK_Config>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d001      	beq.n	8002672 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e00e      	b.n	8002690 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2b0f      	cmp	r3, #15
 8002676:	d80a      	bhi.n	800268e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002678:	2200      	movs	r2, #0
 800267a:	6879      	ldr	r1, [r7, #4]
 800267c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002680:	f000 f92f 	bl	80028e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002684:	4a06      	ldr	r2, [pc, #24]	@ (80026a0 <HAL_InitTick+0x5c>)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800268a:	2300      	movs	r3, #0
 800268c:	e000      	b.n	8002690 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
}
 8002690:	4618      	mov	r0, r3
 8002692:	3708      	adds	r7, #8
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}
 8002698:	20000004 	.word	0x20000004
 800269c:	2000000c 	.word	0x2000000c
 80026a0:	20000008 	.word	0x20000008

080026a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026a8:	4b06      	ldr	r3, [pc, #24]	@ (80026c4 <HAL_IncTick+0x20>)
 80026aa:	781b      	ldrb	r3, [r3, #0]
 80026ac:	461a      	mov	r2, r3
 80026ae:	4b06      	ldr	r3, [pc, #24]	@ (80026c8 <HAL_IncTick+0x24>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4413      	add	r3, r2
 80026b4:	4a04      	ldr	r2, [pc, #16]	@ (80026c8 <HAL_IncTick+0x24>)
 80026b6:	6013      	str	r3, [r2, #0]
}
 80026b8:	bf00      	nop
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	2000000c 	.word	0x2000000c
 80026c8:	2000077c 	.word	0x2000077c

080026cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  return uwTick;
 80026d0:	4b03      	ldr	r3, [pc, #12]	@ (80026e0 <HAL_GetTick+0x14>)
 80026d2:	681b      	ldr	r3, [r3, #0]
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	2000077c 	.word	0x2000077c

080026e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b084      	sub	sp, #16
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026ec:	f7ff ffee 	bl	80026cc <HAL_GetTick>
 80026f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80026fc:	d005      	beq.n	800270a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002728 <HAL_Delay+0x44>)
 8002700:	781b      	ldrb	r3, [r3, #0]
 8002702:	461a      	mov	r2, r3
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	4413      	add	r3, r2
 8002708:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800270a:	bf00      	nop
 800270c:	f7ff ffde 	bl	80026cc <HAL_GetTick>
 8002710:	4602      	mov	r2, r0
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	68fa      	ldr	r2, [r7, #12]
 8002718:	429a      	cmp	r2, r3
 800271a:	d8f7      	bhi.n	800270c <HAL_Delay+0x28>
  {
  }
}
 800271c:	bf00      	nop
 800271e:	bf00      	nop
 8002720:	3710      	adds	r7, #16
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	2000000c 	.word	0x2000000c

0800272c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800272c:	b480      	push	{r7}
 800272e:	b085      	sub	sp, #20
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	f003 0307 	and.w	r3, r3, #7
 800273a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800273c:	4b0c      	ldr	r3, [pc, #48]	@ (8002770 <__NVIC_SetPriorityGrouping+0x44>)
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002742:	68ba      	ldr	r2, [r7, #8]
 8002744:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002748:	4013      	ands	r3, r2
 800274a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002754:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002758:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800275c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800275e:	4a04      	ldr	r2, [pc, #16]	@ (8002770 <__NVIC_SetPriorityGrouping+0x44>)
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	60d3      	str	r3, [r2, #12]
}
 8002764:	bf00      	nop
 8002766:	3714      	adds	r7, #20
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr
 8002770:	e000ed00 	.word	0xe000ed00

08002774 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002774:	b480      	push	{r7}
 8002776:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002778:	4b04      	ldr	r3, [pc, #16]	@ (800278c <__NVIC_GetPriorityGrouping+0x18>)
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	0a1b      	lsrs	r3, r3, #8
 800277e:	f003 0307 	and.w	r3, r3, #7
}
 8002782:	4618      	mov	r0, r3
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr
 800278c:	e000ed00 	.word	0xe000ed00

08002790 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002790:	b480      	push	{r7}
 8002792:	b083      	sub	sp, #12
 8002794:	af00      	add	r7, sp, #0
 8002796:	4603      	mov	r3, r0
 8002798:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800279a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	db0b      	blt.n	80027ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027a2:	79fb      	ldrb	r3, [r7, #7]
 80027a4:	f003 021f 	and.w	r2, r3, #31
 80027a8:	4907      	ldr	r1, [pc, #28]	@ (80027c8 <__NVIC_EnableIRQ+0x38>)
 80027aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ae:	095b      	lsrs	r3, r3, #5
 80027b0:	2001      	movs	r0, #1
 80027b2:	fa00 f202 	lsl.w	r2, r0, r2
 80027b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80027ba:	bf00      	nop
 80027bc:	370c      	adds	r7, #12
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	e000e100 	.word	0xe000e100

080027cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	4603      	mov	r3, r0
 80027d4:	6039      	str	r1, [r7, #0]
 80027d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	db0a      	blt.n	80027f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	b2da      	uxtb	r2, r3
 80027e4:	490c      	ldr	r1, [pc, #48]	@ (8002818 <__NVIC_SetPriority+0x4c>)
 80027e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ea:	0112      	lsls	r2, r2, #4
 80027ec:	b2d2      	uxtb	r2, r2
 80027ee:	440b      	add	r3, r1
 80027f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027f4:	e00a      	b.n	800280c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	b2da      	uxtb	r2, r3
 80027fa:	4908      	ldr	r1, [pc, #32]	@ (800281c <__NVIC_SetPriority+0x50>)
 80027fc:	79fb      	ldrb	r3, [r7, #7]
 80027fe:	f003 030f 	and.w	r3, r3, #15
 8002802:	3b04      	subs	r3, #4
 8002804:	0112      	lsls	r2, r2, #4
 8002806:	b2d2      	uxtb	r2, r2
 8002808:	440b      	add	r3, r1
 800280a:	761a      	strb	r2, [r3, #24]
}
 800280c:	bf00      	nop
 800280e:	370c      	adds	r7, #12
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr
 8002818:	e000e100 	.word	0xe000e100
 800281c:	e000ed00 	.word	0xe000ed00

08002820 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002820:	b480      	push	{r7}
 8002822:	b089      	sub	sp, #36	@ 0x24
 8002824:	af00      	add	r7, sp, #0
 8002826:	60f8      	str	r0, [r7, #12]
 8002828:	60b9      	str	r1, [r7, #8]
 800282a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f003 0307 	and.w	r3, r3, #7
 8002832:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002834:	69fb      	ldr	r3, [r7, #28]
 8002836:	f1c3 0307 	rsb	r3, r3, #7
 800283a:	2b04      	cmp	r3, #4
 800283c:	bf28      	it	cs
 800283e:	2304      	movcs	r3, #4
 8002840:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002842:	69fb      	ldr	r3, [r7, #28]
 8002844:	3304      	adds	r3, #4
 8002846:	2b06      	cmp	r3, #6
 8002848:	d902      	bls.n	8002850 <NVIC_EncodePriority+0x30>
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	3b03      	subs	r3, #3
 800284e:	e000      	b.n	8002852 <NVIC_EncodePriority+0x32>
 8002850:	2300      	movs	r3, #0
 8002852:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002854:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002858:	69bb      	ldr	r3, [r7, #24]
 800285a:	fa02 f303 	lsl.w	r3, r2, r3
 800285e:	43da      	mvns	r2, r3
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	401a      	ands	r2, r3
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002868:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	fa01 f303 	lsl.w	r3, r1, r3
 8002872:	43d9      	mvns	r1, r3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002878:	4313      	orrs	r3, r2
         );
}
 800287a:	4618      	mov	r0, r3
 800287c:	3724      	adds	r7, #36	@ 0x24
 800287e:	46bd      	mov	sp, r7
 8002880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002884:	4770      	bx	lr
	...

08002888 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	3b01      	subs	r3, #1
 8002894:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002898:	d301      	bcc.n	800289e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800289a:	2301      	movs	r3, #1
 800289c:	e00f      	b.n	80028be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800289e:	4a0a      	ldr	r2, [pc, #40]	@ (80028c8 <SysTick_Config+0x40>)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	3b01      	subs	r3, #1
 80028a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028a6:	210f      	movs	r1, #15
 80028a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80028ac:	f7ff ff8e 	bl	80027cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028b0:	4b05      	ldr	r3, [pc, #20]	@ (80028c8 <SysTick_Config+0x40>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028b6:	4b04      	ldr	r3, [pc, #16]	@ (80028c8 <SysTick_Config+0x40>)
 80028b8:	2207      	movs	r2, #7
 80028ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028bc:	2300      	movs	r3, #0
}
 80028be:	4618      	mov	r0, r3
 80028c0:	3708      	adds	r7, #8
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	e000e010 	.word	0xe000e010

080028cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b082      	sub	sp, #8
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028d4:	6878      	ldr	r0, [r7, #4]
 80028d6:	f7ff ff29 	bl	800272c <__NVIC_SetPriorityGrouping>
}
 80028da:	bf00      	nop
 80028dc:	3708      	adds	r7, #8
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}

080028e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028e2:	b580      	push	{r7, lr}
 80028e4:	b086      	sub	sp, #24
 80028e6:	af00      	add	r7, sp, #0
 80028e8:	4603      	mov	r3, r0
 80028ea:	60b9      	str	r1, [r7, #8]
 80028ec:	607a      	str	r2, [r7, #4]
 80028ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028f0:	2300      	movs	r3, #0
 80028f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028f4:	f7ff ff3e 	bl	8002774 <__NVIC_GetPriorityGrouping>
 80028f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028fa:	687a      	ldr	r2, [r7, #4]
 80028fc:	68b9      	ldr	r1, [r7, #8]
 80028fe:	6978      	ldr	r0, [r7, #20]
 8002900:	f7ff ff8e 	bl	8002820 <NVIC_EncodePriority>
 8002904:	4602      	mov	r2, r0
 8002906:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800290a:	4611      	mov	r1, r2
 800290c:	4618      	mov	r0, r3
 800290e:	f7ff ff5d 	bl	80027cc <__NVIC_SetPriority>
}
 8002912:	bf00      	nop
 8002914:	3718      	adds	r7, #24
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}

0800291a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800291a:	b580      	push	{r7, lr}
 800291c:	b082      	sub	sp, #8
 800291e:	af00      	add	r7, sp, #0
 8002920:	4603      	mov	r3, r0
 8002922:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002924:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002928:	4618      	mov	r0, r3
 800292a:	f7ff ff31 	bl	8002790 <__NVIC_EnableIRQ>
}
 800292e:	bf00      	nop
 8002930:	3708      	adds	r7, #8
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}

08002936 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002936:	b580      	push	{r7, lr}
 8002938:	b082      	sub	sp, #8
 800293a:	af00      	add	r7, sp, #0
 800293c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f7ff ffa2 	bl	8002888 <SysTick_Config>
 8002944:	4603      	mov	r3, r0
}
 8002946:	4618      	mov	r0, r3
 8002948:	3708      	adds	r7, #8
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}

0800294e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800294e:	b580      	push	{r7, lr}
 8002950:	b084      	sub	sp, #16
 8002952:	af00      	add	r7, sp, #0
 8002954:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800295a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800295c:	f7ff feb6 	bl	80026cc <HAL_GetTick>
 8002960:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002968:	b2db      	uxtb	r3, r3
 800296a:	2b02      	cmp	r3, #2
 800296c:	d008      	beq.n	8002980 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2280      	movs	r2, #128	@ 0x80
 8002972:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2200      	movs	r2, #0
 8002978:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e052      	b.n	8002a26 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f022 0216 	bic.w	r2, r2, #22
 800298e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	695a      	ldr	r2, [r3, #20]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800299e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d103      	bne.n	80029b0 <HAL_DMA_Abort+0x62>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d007      	beq.n	80029c0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f022 0208 	bic.w	r2, r2, #8
 80029be:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f022 0201 	bic.w	r2, r2, #1
 80029ce:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029d0:	e013      	b.n	80029fa <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80029d2:	f7ff fe7b 	bl	80026cc <HAL_GetTick>
 80029d6:	4602      	mov	r2, r0
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	1ad3      	subs	r3, r2, r3
 80029dc:	2b05      	cmp	r3, #5
 80029de:	d90c      	bls.n	80029fa <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2220      	movs	r2, #32
 80029e4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2203      	movs	r2, #3
 80029ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2200      	movs	r2, #0
 80029f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80029f6:	2303      	movs	r3, #3
 80029f8:	e015      	b.n	8002a26 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 0301 	and.w	r3, r3, #1
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d1e4      	bne.n	80029d2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a0c:	223f      	movs	r2, #63	@ 0x3f
 8002a0e:	409a      	lsls	r2, r3
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2201      	movs	r2, #1
 8002a18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002a24:	2300      	movs	r3, #0
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3710      	adds	r7, #16
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}

08002a2e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002a2e:	b480      	push	{r7}
 8002a30:	b083      	sub	sp, #12
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	d004      	beq.n	8002a4c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2280      	movs	r2, #128	@ 0x80
 8002a46:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e00c      	b.n	8002a66 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2205      	movs	r2, #5
 8002a50:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f022 0201 	bic.w	r2, r2, #1
 8002a62:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002a64:	2300      	movs	r3, #0
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	370c      	adds	r7, #12
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr
	...

08002a74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b089      	sub	sp, #36	@ 0x24
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
 8002a7c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a82:	2300      	movs	r3, #0
 8002a84:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a86:	2300      	movs	r3, #0
 8002a88:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	61fb      	str	r3, [r7, #28]
 8002a8e:	e16b      	b.n	8002d68 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a90:	2201      	movs	r2, #1
 8002a92:	69fb      	ldr	r3, [r7, #28]
 8002a94:	fa02 f303 	lsl.w	r3, r2, r3
 8002a98:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	697a      	ldr	r2, [r7, #20]
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002aa4:	693a      	ldr	r2, [r7, #16]
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	f040 815a 	bne.w	8002d62 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	f003 0303 	and.w	r3, r3, #3
 8002ab6:	2b01      	cmp	r3, #1
 8002ab8:	d005      	beq.n	8002ac6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ac2:	2b02      	cmp	r3, #2
 8002ac4:	d130      	bne.n	8002b28 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	689b      	ldr	r3, [r3, #8]
 8002aca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	005b      	lsls	r3, r3, #1
 8002ad0:	2203      	movs	r2, #3
 8002ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad6:	43db      	mvns	r3, r3
 8002ad8:	69ba      	ldr	r2, [r7, #24]
 8002ada:	4013      	ands	r3, r2
 8002adc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	68da      	ldr	r2, [r3, #12]
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	005b      	lsls	r3, r3, #1
 8002ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aea:	69ba      	ldr	r2, [r7, #24]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	69ba      	ldr	r2, [r7, #24]
 8002af4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002afc:	2201      	movs	r2, #1
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	fa02 f303 	lsl.w	r3, r2, r3
 8002b04:	43db      	mvns	r3, r3
 8002b06:	69ba      	ldr	r2, [r7, #24]
 8002b08:	4013      	ands	r3, r2
 8002b0a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	091b      	lsrs	r3, r3, #4
 8002b12:	f003 0201 	and.w	r2, r3, #1
 8002b16:	69fb      	ldr	r3, [r7, #28]
 8002b18:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1c:	69ba      	ldr	r2, [r7, #24]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	69ba      	ldr	r2, [r7, #24]
 8002b26:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f003 0303 	and.w	r3, r3, #3
 8002b30:	2b03      	cmp	r3, #3
 8002b32:	d017      	beq.n	8002b64 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	005b      	lsls	r3, r3, #1
 8002b3e:	2203      	movs	r2, #3
 8002b40:	fa02 f303 	lsl.w	r3, r2, r3
 8002b44:	43db      	mvns	r3, r3
 8002b46:	69ba      	ldr	r2, [r7, #24]
 8002b48:	4013      	ands	r3, r2
 8002b4a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	689a      	ldr	r2, [r3, #8]
 8002b50:	69fb      	ldr	r3, [r7, #28]
 8002b52:	005b      	lsls	r3, r3, #1
 8002b54:	fa02 f303 	lsl.w	r3, r2, r3
 8002b58:	69ba      	ldr	r2, [r7, #24]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	69ba      	ldr	r2, [r7, #24]
 8002b62:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f003 0303 	and.w	r3, r3, #3
 8002b6c:	2b02      	cmp	r3, #2
 8002b6e:	d123      	bne.n	8002bb8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b70:	69fb      	ldr	r3, [r7, #28]
 8002b72:	08da      	lsrs	r2, r3, #3
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	3208      	adds	r2, #8
 8002b78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	f003 0307 	and.w	r3, r3, #7
 8002b84:	009b      	lsls	r3, r3, #2
 8002b86:	220f      	movs	r2, #15
 8002b88:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8c:	43db      	mvns	r3, r3
 8002b8e:	69ba      	ldr	r2, [r7, #24]
 8002b90:	4013      	ands	r3, r2
 8002b92:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	691a      	ldr	r2, [r3, #16]
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	f003 0307 	and.w	r3, r3, #7
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba4:	69ba      	ldr	r2, [r7, #24]
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	08da      	lsrs	r2, r3, #3
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	3208      	adds	r2, #8
 8002bb2:	69b9      	ldr	r1, [r7, #24]
 8002bb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	005b      	lsls	r3, r3, #1
 8002bc2:	2203      	movs	r2, #3
 8002bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc8:	43db      	mvns	r3, r3
 8002bca:	69ba      	ldr	r2, [r7, #24]
 8002bcc:	4013      	ands	r3, r2
 8002bce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	f003 0203 	and.w	r2, r3, #3
 8002bd8:	69fb      	ldr	r3, [r7, #28]
 8002bda:	005b      	lsls	r3, r3, #1
 8002bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002be0:	69ba      	ldr	r2, [r7, #24]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	69ba      	ldr	r2, [r7, #24]
 8002bea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	f000 80b4 	beq.w	8002d62 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	60fb      	str	r3, [r7, #12]
 8002bfe:	4b60      	ldr	r3, [pc, #384]	@ (8002d80 <HAL_GPIO_Init+0x30c>)
 8002c00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c02:	4a5f      	ldr	r2, [pc, #380]	@ (8002d80 <HAL_GPIO_Init+0x30c>)
 8002c04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c08:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c0a:	4b5d      	ldr	r3, [pc, #372]	@ (8002d80 <HAL_GPIO_Init+0x30c>)
 8002c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c12:	60fb      	str	r3, [r7, #12]
 8002c14:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c16:	4a5b      	ldr	r2, [pc, #364]	@ (8002d84 <HAL_GPIO_Init+0x310>)
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	089b      	lsrs	r3, r3, #2
 8002c1c:	3302      	adds	r3, #2
 8002c1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	f003 0303 	and.w	r3, r3, #3
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	220f      	movs	r2, #15
 8002c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c32:	43db      	mvns	r3, r3
 8002c34:	69ba      	ldr	r2, [r7, #24]
 8002c36:	4013      	ands	r3, r2
 8002c38:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4a52      	ldr	r2, [pc, #328]	@ (8002d88 <HAL_GPIO_Init+0x314>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d02b      	beq.n	8002c9a <HAL_GPIO_Init+0x226>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4a51      	ldr	r2, [pc, #324]	@ (8002d8c <HAL_GPIO_Init+0x318>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d025      	beq.n	8002c96 <HAL_GPIO_Init+0x222>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a50      	ldr	r2, [pc, #320]	@ (8002d90 <HAL_GPIO_Init+0x31c>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d01f      	beq.n	8002c92 <HAL_GPIO_Init+0x21e>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4a4f      	ldr	r2, [pc, #316]	@ (8002d94 <HAL_GPIO_Init+0x320>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d019      	beq.n	8002c8e <HAL_GPIO_Init+0x21a>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a4e      	ldr	r2, [pc, #312]	@ (8002d98 <HAL_GPIO_Init+0x324>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d013      	beq.n	8002c8a <HAL_GPIO_Init+0x216>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a4d      	ldr	r2, [pc, #308]	@ (8002d9c <HAL_GPIO_Init+0x328>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d00d      	beq.n	8002c86 <HAL_GPIO_Init+0x212>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4a4c      	ldr	r2, [pc, #304]	@ (8002da0 <HAL_GPIO_Init+0x32c>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d007      	beq.n	8002c82 <HAL_GPIO_Init+0x20e>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	4a4b      	ldr	r2, [pc, #300]	@ (8002da4 <HAL_GPIO_Init+0x330>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d101      	bne.n	8002c7e <HAL_GPIO_Init+0x20a>
 8002c7a:	2307      	movs	r3, #7
 8002c7c:	e00e      	b.n	8002c9c <HAL_GPIO_Init+0x228>
 8002c7e:	2308      	movs	r3, #8
 8002c80:	e00c      	b.n	8002c9c <HAL_GPIO_Init+0x228>
 8002c82:	2306      	movs	r3, #6
 8002c84:	e00a      	b.n	8002c9c <HAL_GPIO_Init+0x228>
 8002c86:	2305      	movs	r3, #5
 8002c88:	e008      	b.n	8002c9c <HAL_GPIO_Init+0x228>
 8002c8a:	2304      	movs	r3, #4
 8002c8c:	e006      	b.n	8002c9c <HAL_GPIO_Init+0x228>
 8002c8e:	2303      	movs	r3, #3
 8002c90:	e004      	b.n	8002c9c <HAL_GPIO_Init+0x228>
 8002c92:	2302      	movs	r3, #2
 8002c94:	e002      	b.n	8002c9c <HAL_GPIO_Init+0x228>
 8002c96:	2301      	movs	r3, #1
 8002c98:	e000      	b.n	8002c9c <HAL_GPIO_Init+0x228>
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	69fa      	ldr	r2, [r7, #28]
 8002c9e:	f002 0203 	and.w	r2, r2, #3
 8002ca2:	0092      	lsls	r2, r2, #2
 8002ca4:	4093      	lsls	r3, r2
 8002ca6:	69ba      	ldr	r2, [r7, #24]
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002cac:	4935      	ldr	r1, [pc, #212]	@ (8002d84 <HAL_GPIO_Init+0x310>)
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	089b      	lsrs	r3, r3, #2
 8002cb2:	3302      	adds	r3, #2
 8002cb4:	69ba      	ldr	r2, [r7, #24]
 8002cb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cba:	4b3b      	ldr	r3, [pc, #236]	@ (8002da8 <HAL_GPIO_Init+0x334>)
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	43db      	mvns	r3, r3
 8002cc4:	69ba      	ldr	r2, [r7, #24]
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d003      	beq.n	8002cde <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002cd6:	69ba      	ldr	r2, [r7, #24]
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002cde:	4a32      	ldr	r2, [pc, #200]	@ (8002da8 <HAL_GPIO_Init+0x334>)
 8002ce0:	69bb      	ldr	r3, [r7, #24]
 8002ce2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ce4:	4b30      	ldr	r3, [pc, #192]	@ (8002da8 <HAL_GPIO_Init+0x334>)
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	43db      	mvns	r3, r3
 8002cee:	69ba      	ldr	r2, [r7, #24]
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d003      	beq.n	8002d08 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002d00:	69ba      	ldr	r2, [r7, #24]
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	4313      	orrs	r3, r2
 8002d06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d08:	4a27      	ldr	r2, [pc, #156]	@ (8002da8 <HAL_GPIO_Init+0x334>)
 8002d0a:	69bb      	ldr	r3, [r7, #24]
 8002d0c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d0e:	4b26      	ldr	r3, [pc, #152]	@ (8002da8 <HAL_GPIO_Init+0x334>)
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	43db      	mvns	r3, r3
 8002d18:	69ba      	ldr	r2, [r7, #24]
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d003      	beq.n	8002d32 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002d2a:	69ba      	ldr	r2, [r7, #24]
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d32:	4a1d      	ldr	r2, [pc, #116]	@ (8002da8 <HAL_GPIO_Init+0x334>)
 8002d34:	69bb      	ldr	r3, [r7, #24]
 8002d36:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d38:	4b1b      	ldr	r3, [pc, #108]	@ (8002da8 <HAL_GPIO_Init+0x334>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	43db      	mvns	r3, r3
 8002d42:	69ba      	ldr	r2, [r7, #24]
 8002d44:	4013      	ands	r3, r2
 8002d46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d003      	beq.n	8002d5c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002d54:	69ba      	ldr	r2, [r7, #24]
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d5c:	4a12      	ldr	r2, [pc, #72]	@ (8002da8 <HAL_GPIO_Init+0x334>)
 8002d5e:	69bb      	ldr	r3, [r7, #24]
 8002d60:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d62:	69fb      	ldr	r3, [r7, #28]
 8002d64:	3301      	adds	r3, #1
 8002d66:	61fb      	str	r3, [r7, #28]
 8002d68:	69fb      	ldr	r3, [r7, #28]
 8002d6a:	2b0f      	cmp	r3, #15
 8002d6c:	f67f ae90 	bls.w	8002a90 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d70:	bf00      	nop
 8002d72:	bf00      	nop
 8002d74:	3724      	adds	r7, #36	@ 0x24
 8002d76:	46bd      	mov	sp, r7
 8002d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7c:	4770      	bx	lr
 8002d7e:	bf00      	nop
 8002d80:	40023800 	.word	0x40023800
 8002d84:	40013800 	.word	0x40013800
 8002d88:	40020000 	.word	0x40020000
 8002d8c:	40020400 	.word	0x40020400
 8002d90:	40020800 	.word	0x40020800
 8002d94:	40020c00 	.word	0x40020c00
 8002d98:	40021000 	.word	0x40021000
 8002d9c:	40021400 	.word	0x40021400
 8002da0:	40021800 	.word	0x40021800
 8002da4:	40021c00 	.word	0x40021c00
 8002da8:	40013c00 	.word	0x40013c00

08002dac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b085      	sub	sp, #20
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	460b      	mov	r3, r1
 8002db6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	691a      	ldr	r2, [r3, #16]
 8002dbc:	887b      	ldrh	r3, [r7, #2]
 8002dbe:	4013      	ands	r3, r2
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d002      	beq.n	8002dca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	73fb      	strb	r3, [r7, #15]
 8002dc8:	e001      	b.n	8002dce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002dce:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3714      	adds	r7, #20
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr

08002ddc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	460b      	mov	r3, r1
 8002de6:	807b      	strh	r3, [r7, #2]
 8002de8:	4613      	mov	r3, r2
 8002dea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002dec:	787b      	ldrb	r3, [r7, #1]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d003      	beq.n	8002dfa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002df2:	887a      	ldrh	r2, [r7, #2]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002df8:	e003      	b.n	8002e02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002dfa:	887b      	ldrh	r3, [r7, #2]
 8002dfc:	041a      	lsls	r2, r3, #16
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	619a      	str	r2, [r3, #24]
}
 8002e02:	bf00      	nop
 8002e04:	370c      	adds	r7, #12
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr
	...

08002e10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b084      	sub	sp, #16
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d101      	bne.n	8002e22 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e12b      	b.n	800307a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d106      	bne.n	8002e3c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2200      	movs	r2, #0
 8002e32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f7ff f934 	bl	80020a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2224      	movs	r2, #36	@ 0x24
 8002e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f022 0201 	bic.w	r2, r2, #1
 8002e52:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e62:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002e72:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e74:	f001 fd76 	bl	8004964 <HAL_RCC_GetPCLK1Freq>
 8002e78:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	4a81      	ldr	r2, [pc, #516]	@ (8003084 <HAL_I2C_Init+0x274>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d807      	bhi.n	8002e94 <HAL_I2C_Init+0x84>
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	4a80      	ldr	r2, [pc, #512]	@ (8003088 <HAL_I2C_Init+0x278>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	bf94      	ite	ls
 8002e8c:	2301      	movls	r3, #1
 8002e8e:	2300      	movhi	r3, #0
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	e006      	b.n	8002ea2 <HAL_I2C_Init+0x92>
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	4a7d      	ldr	r2, [pc, #500]	@ (800308c <HAL_I2C_Init+0x27c>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	bf94      	ite	ls
 8002e9c:	2301      	movls	r3, #1
 8002e9e:	2300      	movhi	r3, #0
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d001      	beq.n	8002eaa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e0e7      	b.n	800307a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	4a78      	ldr	r2, [pc, #480]	@ (8003090 <HAL_I2C_Init+0x280>)
 8002eae:	fba2 2303 	umull	r2, r3, r2, r3
 8002eb2:	0c9b      	lsrs	r3, r3, #18
 8002eb4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	68ba      	ldr	r2, [r7, #8]
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	6a1b      	ldr	r3, [r3, #32]
 8002ed0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	4a6a      	ldr	r2, [pc, #424]	@ (8003084 <HAL_I2C_Init+0x274>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d802      	bhi.n	8002ee4 <HAL_I2C_Init+0xd4>
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	e009      	b.n	8002ef8 <HAL_I2C_Init+0xe8>
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002eea:	fb02 f303 	mul.w	r3, r2, r3
 8002eee:	4a69      	ldr	r2, [pc, #420]	@ (8003094 <HAL_I2C_Init+0x284>)
 8002ef0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ef4:	099b      	lsrs	r3, r3, #6
 8002ef6:	3301      	adds	r3, #1
 8002ef8:	687a      	ldr	r2, [r7, #4]
 8002efa:	6812      	ldr	r2, [r2, #0]
 8002efc:	430b      	orrs	r3, r1
 8002efe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	69db      	ldr	r3, [r3, #28]
 8002f06:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002f0a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	495c      	ldr	r1, [pc, #368]	@ (8003084 <HAL_I2C_Init+0x274>)
 8002f14:	428b      	cmp	r3, r1
 8002f16:	d819      	bhi.n	8002f4c <HAL_I2C_Init+0x13c>
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	1e59      	subs	r1, r3, #1
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	005b      	lsls	r3, r3, #1
 8002f22:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f26:	1c59      	adds	r1, r3, #1
 8002f28:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002f2c:	400b      	ands	r3, r1
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d00a      	beq.n	8002f48 <HAL_I2C_Init+0x138>
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	1e59      	subs	r1, r3, #1
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	005b      	lsls	r3, r3, #1
 8002f3c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f40:	3301      	adds	r3, #1
 8002f42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f46:	e051      	b.n	8002fec <HAL_I2C_Init+0x1dc>
 8002f48:	2304      	movs	r3, #4
 8002f4a:	e04f      	b.n	8002fec <HAL_I2C_Init+0x1dc>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d111      	bne.n	8002f78 <HAL_I2C_Init+0x168>
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	1e58      	subs	r0, r3, #1
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6859      	ldr	r1, [r3, #4]
 8002f5c:	460b      	mov	r3, r1
 8002f5e:	005b      	lsls	r3, r3, #1
 8002f60:	440b      	add	r3, r1
 8002f62:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f66:	3301      	adds	r3, #1
 8002f68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	bf0c      	ite	eq
 8002f70:	2301      	moveq	r3, #1
 8002f72:	2300      	movne	r3, #0
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	e012      	b.n	8002f9e <HAL_I2C_Init+0x18e>
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	1e58      	subs	r0, r3, #1
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6859      	ldr	r1, [r3, #4]
 8002f80:	460b      	mov	r3, r1
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	440b      	add	r3, r1
 8002f86:	0099      	lsls	r1, r3, #2
 8002f88:	440b      	add	r3, r1
 8002f8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f8e:	3301      	adds	r3, #1
 8002f90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	bf0c      	ite	eq
 8002f98:	2301      	moveq	r3, #1
 8002f9a:	2300      	movne	r3, #0
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d001      	beq.n	8002fa6 <HAL_I2C_Init+0x196>
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e022      	b.n	8002fec <HAL_I2C_Init+0x1dc>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d10e      	bne.n	8002fcc <HAL_I2C_Init+0x1bc>
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	1e58      	subs	r0, r3, #1
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6859      	ldr	r1, [r3, #4]
 8002fb6:	460b      	mov	r3, r1
 8002fb8:	005b      	lsls	r3, r3, #1
 8002fba:	440b      	add	r3, r1
 8002fbc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fc0:	3301      	adds	r3, #1
 8002fc2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fc6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002fca:	e00f      	b.n	8002fec <HAL_I2C_Init+0x1dc>
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	1e58      	subs	r0, r3, #1
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6859      	ldr	r1, [r3, #4]
 8002fd4:	460b      	mov	r3, r1
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	440b      	add	r3, r1
 8002fda:	0099      	lsls	r1, r3, #2
 8002fdc:	440b      	add	r3, r1
 8002fde:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fe2:	3301      	adds	r3, #1
 8002fe4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fe8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002fec:	6879      	ldr	r1, [r7, #4]
 8002fee:	6809      	ldr	r1, [r1, #0]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	69da      	ldr	r2, [r3, #28]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6a1b      	ldr	r3, [r3, #32]
 8003006:	431a      	orrs	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	430a      	orrs	r2, r1
 800300e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800301a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	6911      	ldr	r1, [r2, #16]
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	68d2      	ldr	r2, [r2, #12]
 8003026:	4311      	orrs	r1, r2
 8003028:	687a      	ldr	r2, [r7, #4]
 800302a:	6812      	ldr	r2, [r2, #0]
 800302c:	430b      	orrs	r3, r1
 800302e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	695a      	ldr	r2, [r3, #20]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	699b      	ldr	r3, [r3, #24]
 8003042:	431a      	orrs	r2, r3
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	430a      	orrs	r2, r1
 800304a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f042 0201 	orr.w	r2, r2, #1
 800305a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2200      	movs	r2, #0
 8003060:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2220      	movs	r2, #32
 8003066:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2200      	movs	r2, #0
 800306e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2200      	movs	r2, #0
 8003074:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003078:	2300      	movs	r3, #0
}
 800307a:	4618      	mov	r0, r3
 800307c:	3710      	adds	r7, #16
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	000186a0 	.word	0x000186a0
 8003088:	001e847f 	.word	0x001e847f
 800308c:	003d08ff 	.word	0x003d08ff
 8003090:	431bde83 	.word	0x431bde83
 8003094:	10624dd3 	.word	0x10624dd3

08003098 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b088      	sub	sp, #32
 800309c:	af02      	add	r7, sp, #8
 800309e:	60f8      	str	r0, [r7, #12]
 80030a0:	4608      	mov	r0, r1
 80030a2:	4611      	mov	r1, r2
 80030a4:	461a      	mov	r2, r3
 80030a6:	4603      	mov	r3, r0
 80030a8:	817b      	strh	r3, [r7, #10]
 80030aa:	460b      	mov	r3, r1
 80030ac:	813b      	strh	r3, [r7, #8]
 80030ae:	4613      	mov	r3, r2
 80030b0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80030b2:	f7ff fb0b 	bl	80026cc <HAL_GetTick>
 80030b6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	2b20      	cmp	r3, #32
 80030c2:	f040 80d9 	bne.w	8003278 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	9300      	str	r3, [sp, #0]
 80030ca:	2319      	movs	r3, #25
 80030cc:	2201      	movs	r2, #1
 80030ce:	496d      	ldr	r1, [pc, #436]	@ (8003284 <HAL_I2C_Mem_Write+0x1ec>)
 80030d0:	68f8      	ldr	r0, [r7, #12]
 80030d2:	f000 fdb9 	bl	8003c48 <I2C_WaitOnFlagUntilTimeout>
 80030d6:	4603      	mov	r3, r0
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d001      	beq.n	80030e0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80030dc:	2302      	movs	r3, #2
 80030de:	e0cc      	b.n	800327a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d101      	bne.n	80030ee <HAL_I2C_Mem_Write+0x56>
 80030ea:	2302      	movs	r3, #2
 80030ec:	e0c5      	b.n	800327a <HAL_I2C_Mem_Write+0x1e2>
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2201      	movs	r2, #1
 80030f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f003 0301 	and.w	r3, r3, #1
 8003100:	2b01      	cmp	r3, #1
 8003102:	d007      	beq.n	8003114 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f042 0201 	orr.w	r2, r2, #1
 8003112:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003122:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2221      	movs	r2, #33	@ 0x21
 8003128:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2240      	movs	r2, #64	@ 0x40
 8003130:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2200      	movs	r2, #0
 8003138:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	6a3a      	ldr	r2, [r7, #32]
 800313e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003144:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800314a:	b29a      	uxth	r2, r3
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	4a4d      	ldr	r2, [pc, #308]	@ (8003288 <HAL_I2C_Mem_Write+0x1f0>)
 8003154:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003156:	88f8      	ldrh	r0, [r7, #6]
 8003158:	893a      	ldrh	r2, [r7, #8]
 800315a:	8979      	ldrh	r1, [r7, #10]
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	9301      	str	r3, [sp, #4]
 8003160:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003162:	9300      	str	r3, [sp, #0]
 8003164:	4603      	mov	r3, r0
 8003166:	68f8      	ldr	r0, [r7, #12]
 8003168:	f000 fbf0 	bl	800394c <I2C_RequestMemoryWrite>
 800316c:	4603      	mov	r3, r0
 800316e:	2b00      	cmp	r3, #0
 8003170:	d052      	beq.n	8003218 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e081      	b.n	800327a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003176:	697a      	ldr	r2, [r7, #20]
 8003178:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800317a:	68f8      	ldr	r0, [r7, #12]
 800317c:	f000 fe7e 	bl	8003e7c <I2C_WaitOnTXEFlagUntilTimeout>
 8003180:	4603      	mov	r3, r0
 8003182:	2b00      	cmp	r3, #0
 8003184:	d00d      	beq.n	80031a2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800318a:	2b04      	cmp	r3, #4
 800318c:	d107      	bne.n	800319e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800319c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e06b      	b.n	800327a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a6:	781a      	ldrb	r2, [r3, #0]
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b2:	1c5a      	adds	r2, r3, #1
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031bc:	3b01      	subs	r3, #1
 80031be:	b29a      	uxth	r2, r3
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	3b01      	subs	r3, #1
 80031cc:	b29a      	uxth	r2, r3
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	695b      	ldr	r3, [r3, #20]
 80031d8:	f003 0304 	and.w	r3, r3, #4
 80031dc:	2b04      	cmp	r3, #4
 80031de:	d11b      	bne.n	8003218 <HAL_I2C_Mem_Write+0x180>
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d017      	beq.n	8003218 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ec:	781a      	ldrb	r2, [r3, #0]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031f8:	1c5a      	adds	r2, r3, #1
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003202:	3b01      	subs	r3, #1
 8003204:	b29a      	uxth	r2, r3
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800320e:	b29b      	uxth	r3, r3
 8003210:	3b01      	subs	r3, #1
 8003212:	b29a      	uxth	r2, r3
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800321c:	2b00      	cmp	r3, #0
 800321e:	d1aa      	bne.n	8003176 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003220:	697a      	ldr	r2, [r7, #20]
 8003222:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003224:	68f8      	ldr	r0, [r7, #12]
 8003226:	f000 fe71 	bl	8003f0c <I2C_WaitOnBTFFlagUntilTimeout>
 800322a:	4603      	mov	r3, r0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d00d      	beq.n	800324c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003234:	2b04      	cmp	r3, #4
 8003236:	d107      	bne.n	8003248 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003246:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	e016      	b.n	800327a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800325a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	2220      	movs	r2, #32
 8003260:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	2200      	movs	r2, #0
 8003268:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2200      	movs	r2, #0
 8003270:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003274:	2300      	movs	r3, #0
 8003276:	e000      	b.n	800327a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003278:	2302      	movs	r3, #2
  }
}
 800327a:	4618      	mov	r0, r3
 800327c:	3718      	adds	r7, #24
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}
 8003282:	bf00      	nop
 8003284:	00100002 	.word	0x00100002
 8003288:	ffff0000 	.word	0xffff0000

0800328c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b08c      	sub	sp, #48	@ 0x30
 8003290:	af02      	add	r7, sp, #8
 8003292:	60f8      	str	r0, [r7, #12]
 8003294:	4608      	mov	r0, r1
 8003296:	4611      	mov	r1, r2
 8003298:	461a      	mov	r2, r3
 800329a:	4603      	mov	r3, r0
 800329c:	817b      	strh	r3, [r7, #10]
 800329e:	460b      	mov	r3, r1
 80032a0:	813b      	strh	r3, [r7, #8]
 80032a2:	4613      	mov	r3, r2
 80032a4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80032a6:	f7ff fa11 	bl	80026cc <HAL_GetTick>
 80032aa:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	2b20      	cmp	r3, #32
 80032b6:	f040 8214 	bne.w	80036e2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80032ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032bc:	9300      	str	r3, [sp, #0]
 80032be:	2319      	movs	r3, #25
 80032c0:	2201      	movs	r2, #1
 80032c2:	497b      	ldr	r1, [pc, #492]	@ (80034b0 <HAL_I2C_Mem_Read+0x224>)
 80032c4:	68f8      	ldr	r0, [r7, #12]
 80032c6:	f000 fcbf 	bl	8003c48 <I2C_WaitOnFlagUntilTimeout>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d001      	beq.n	80032d4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80032d0:	2302      	movs	r3, #2
 80032d2:	e207      	b.n	80036e4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d101      	bne.n	80032e2 <HAL_I2C_Mem_Read+0x56>
 80032de:	2302      	movs	r3, #2
 80032e0:	e200      	b.n	80036e4 <HAL_I2C_Mem_Read+0x458>
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2201      	movs	r2, #1
 80032e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f003 0301 	and.w	r3, r3, #1
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d007      	beq.n	8003308 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f042 0201 	orr.w	r2, r2, #1
 8003306:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003316:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2222      	movs	r2, #34	@ 0x22
 800331c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2240      	movs	r2, #64	@ 0x40
 8003324:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2200      	movs	r2, #0
 800332c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003332:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003338:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800333e:	b29a      	uxth	r2, r3
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	4a5b      	ldr	r2, [pc, #364]	@ (80034b4 <HAL_I2C_Mem_Read+0x228>)
 8003348:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800334a:	88f8      	ldrh	r0, [r7, #6]
 800334c:	893a      	ldrh	r2, [r7, #8]
 800334e:	8979      	ldrh	r1, [r7, #10]
 8003350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003352:	9301      	str	r3, [sp, #4]
 8003354:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003356:	9300      	str	r3, [sp, #0]
 8003358:	4603      	mov	r3, r0
 800335a:	68f8      	ldr	r0, [r7, #12]
 800335c:	f000 fb8c 	bl	8003a78 <I2C_RequestMemoryRead>
 8003360:	4603      	mov	r3, r0
 8003362:	2b00      	cmp	r3, #0
 8003364:	d001      	beq.n	800336a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e1bc      	b.n	80036e4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800336e:	2b00      	cmp	r3, #0
 8003370:	d113      	bne.n	800339a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003372:	2300      	movs	r3, #0
 8003374:	623b      	str	r3, [r7, #32]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	695b      	ldr	r3, [r3, #20]
 800337c:	623b      	str	r3, [r7, #32]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	699b      	ldr	r3, [r3, #24]
 8003384:	623b      	str	r3, [r7, #32]
 8003386:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003396:	601a      	str	r2, [r3, #0]
 8003398:	e190      	b.n	80036bc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d11b      	bne.n	80033da <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033b0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033b2:	2300      	movs	r3, #0
 80033b4:	61fb      	str	r3, [r7, #28]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	695b      	ldr	r3, [r3, #20]
 80033bc:	61fb      	str	r3, [r7, #28]
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	699b      	ldr	r3, [r3, #24]
 80033c4:	61fb      	str	r3, [r7, #28]
 80033c6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	681a      	ldr	r2, [r3, #0]
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033d6:	601a      	str	r2, [r3, #0]
 80033d8:	e170      	b.n	80036bc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033de:	2b02      	cmp	r3, #2
 80033e0:	d11b      	bne.n	800341a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033f0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003400:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003402:	2300      	movs	r3, #0
 8003404:	61bb      	str	r3, [r7, #24]
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	695b      	ldr	r3, [r3, #20]
 800340c:	61bb      	str	r3, [r7, #24]
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	699b      	ldr	r3, [r3, #24]
 8003414:	61bb      	str	r3, [r7, #24]
 8003416:	69bb      	ldr	r3, [r7, #24]
 8003418:	e150      	b.n	80036bc <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800341a:	2300      	movs	r3, #0
 800341c:	617b      	str	r3, [r7, #20]
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	695b      	ldr	r3, [r3, #20]
 8003424:	617b      	str	r3, [r7, #20]
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	699b      	ldr	r3, [r3, #24]
 800342c:	617b      	str	r3, [r7, #20]
 800342e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003430:	e144      	b.n	80036bc <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003436:	2b03      	cmp	r3, #3
 8003438:	f200 80f1 	bhi.w	800361e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003440:	2b01      	cmp	r3, #1
 8003442:	d123      	bne.n	800348c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003444:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003446:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003448:	68f8      	ldr	r0, [r7, #12]
 800344a:	f000 fda7 	bl	8003f9c <I2C_WaitOnRXNEFlagUntilTimeout>
 800344e:	4603      	mov	r3, r0
 8003450:	2b00      	cmp	r3, #0
 8003452:	d001      	beq.n	8003458 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	e145      	b.n	80036e4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	691a      	ldr	r2, [r3, #16]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003462:	b2d2      	uxtb	r2, r2
 8003464:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800346a:	1c5a      	adds	r2, r3, #1
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003474:	3b01      	subs	r3, #1
 8003476:	b29a      	uxth	r2, r3
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003480:	b29b      	uxth	r3, r3
 8003482:	3b01      	subs	r3, #1
 8003484:	b29a      	uxth	r2, r3
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800348a:	e117      	b.n	80036bc <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003490:	2b02      	cmp	r3, #2
 8003492:	d14e      	bne.n	8003532 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003496:	9300      	str	r3, [sp, #0]
 8003498:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800349a:	2200      	movs	r2, #0
 800349c:	4906      	ldr	r1, [pc, #24]	@ (80034b8 <HAL_I2C_Mem_Read+0x22c>)
 800349e:	68f8      	ldr	r0, [r7, #12]
 80034a0:	f000 fbd2 	bl	8003c48 <I2C_WaitOnFlagUntilTimeout>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d008      	beq.n	80034bc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e11a      	b.n	80036e4 <HAL_I2C_Mem_Read+0x458>
 80034ae:	bf00      	nop
 80034b0:	00100002 	.word	0x00100002
 80034b4:	ffff0000 	.word	0xffff0000
 80034b8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	691a      	ldr	r2, [r3, #16]
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d6:	b2d2      	uxtb	r2, r2
 80034d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034de:	1c5a      	adds	r2, r3, #1
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034e8:	3b01      	subs	r3, #1
 80034ea:	b29a      	uxth	r2, r3
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034f4:	b29b      	uxth	r3, r3
 80034f6:	3b01      	subs	r3, #1
 80034f8:	b29a      	uxth	r2, r3
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	691a      	ldr	r2, [r3, #16]
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003508:	b2d2      	uxtb	r2, r2
 800350a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003510:	1c5a      	adds	r2, r3, #1
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800351a:	3b01      	subs	r3, #1
 800351c:	b29a      	uxth	r2, r3
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003526:	b29b      	uxth	r3, r3
 8003528:	3b01      	subs	r3, #1
 800352a:	b29a      	uxth	r2, r3
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003530:	e0c4      	b.n	80036bc <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003534:	9300      	str	r3, [sp, #0]
 8003536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003538:	2200      	movs	r2, #0
 800353a:	496c      	ldr	r1, [pc, #432]	@ (80036ec <HAL_I2C_Mem_Read+0x460>)
 800353c:	68f8      	ldr	r0, [r7, #12]
 800353e:	f000 fb83 	bl	8003c48 <I2C_WaitOnFlagUntilTimeout>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d001      	beq.n	800354c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	e0cb      	b.n	80036e4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800355a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	691a      	ldr	r2, [r3, #16]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003566:	b2d2      	uxtb	r2, r2
 8003568:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800356e:	1c5a      	adds	r2, r3, #1
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003578:	3b01      	subs	r3, #1
 800357a:	b29a      	uxth	r2, r3
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003584:	b29b      	uxth	r3, r3
 8003586:	3b01      	subs	r3, #1
 8003588:	b29a      	uxth	r2, r3
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800358e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003590:	9300      	str	r3, [sp, #0]
 8003592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003594:	2200      	movs	r2, #0
 8003596:	4955      	ldr	r1, [pc, #340]	@ (80036ec <HAL_I2C_Mem_Read+0x460>)
 8003598:	68f8      	ldr	r0, [r7, #12]
 800359a:	f000 fb55 	bl	8003c48 <I2C_WaitOnFlagUntilTimeout>
 800359e:	4603      	mov	r3, r0
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d001      	beq.n	80035a8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	e09d      	b.n	80036e4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	691a      	ldr	r2, [r3, #16]
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035c2:	b2d2      	uxtb	r2, r2
 80035c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ca:	1c5a      	adds	r2, r3, #1
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035d4:	3b01      	subs	r3, #1
 80035d6:	b29a      	uxth	r2, r3
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035e0:	b29b      	uxth	r3, r3
 80035e2:	3b01      	subs	r3, #1
 80035e4:	b29a      	uxth	r2, r3
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	691a      	ldr	r2, [r3, #16]
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f4:	b2d2      	uxtb	r2, r2
 80035f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035fc:	1c5a      	adds	r2, r3, #1
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003606:	3b01      	subs	r3, #1
 8003608:	b29a      	uxth	r2, r3
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003612:	b29b      	uxth	r3, r3
 8003614:	3b01      	subs	r3, #1
 8003616:	b29a      	uxth	r2, r3
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800361c:	e04e      	b.n	80036bc <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800361e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003620:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003622:	68f8      	ldr	r0, [r7, #12]
 8003624:	f000 fcba 	bl	8003f9c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003628:	4603      	mov	r3, r0
 800362a:	2b00      	cmp	r3, #0
 800362c:	d001      	beq.n	8003632 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e058      	b.n	80036e4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	691a      	ldr	r2, [r3, #16]
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800363c:	b2d2      	uxtb	r2, r2
 800363e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003644:	1c5a      	adds	r2, r3, #1
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800364e:	3b01      	subs	r3, #1
 8003650:	b29a      	uxth	r2, r3
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800365a:	b29b      	uxth	r3, r3
 800365c:	3b01      	subs	r3, #1
 800365e:	b29a      	uxth	r2, r3
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	695b      	ldr	r3, [r3, #20]
 800366a:	f003 0304 	and.w	r3, r3, #4
 800366e:	2b04      	cmp	r3, #4
 8003670:	d124      	bne.n	80036bc <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003676:	2b03      	cmp	r3, #3
 8003678:	d107      	bne.n	800368a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003688:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	691a      	ldr	r2, [r3, #16]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003694:	b2d2      	uxtb	r2, r2
 8003696:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800369c:	1c5a      	adds	r2, r3, #1
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036a6:	3b01      	subs	r3, #1
 80036a8:	b29a      	uxth	r2, r3
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036b2:	b29b      	uxth	r3, r3
 80036b4:	3b01      	subs	r3, #1
 80036b6:	b29a      	uxth	r2, r3
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	f47f aeb6 	bne.w	8003432 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2220      	movs	r2, #32
 80036ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2200      	movs	r2, #0
 80036d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2200      	movs	r2, #0
 80036da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80036de:	2300      	movs	r3, #0
 80036e0:	e000      	b.n	80036e4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80036e2:	2302      	movs	r3, #2
  }
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	3728      	adds	r7, #40	@ 0x28
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}
 80036ec:	00010004 	.word	0x00010004

080036f0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b08a      	sub	sp, #40	@ 0x28
 80036f4:	af02      	add	r7, sp, #8
 80036f6:	60f8      	str	r0, [r7, #12]
 80036f8:	607a      	str	r2, [r7, #4]
 80036fa:	603b      	str	r3, [r7, #0]
 80036fc:	460b      	mov	r3, r1
 80036fe:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003700:	f7fe ffe4 	bl	80026cc <HAL_GetTick>
 8003704:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003706:	2300      	movs	r3, #0
 8003708:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003710:	b2db      	uxtb	r3, r3
 8003712:	2b20      	cmp	r3, #32
 8003714:	f040 8111 	bne.w	800393a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	9300      	str	r3, [sp, #0]
 800371c:	2319      	movs	r3, #25
 800371e:	2201      	movs	r2, #1
 8003720:	4988      	ldr	r1, [pc, #544]	@ (8003944 <HAL_I2C_IsDeviceReady+0x254>)
 8003722:	68f8      	ldr	r0, [r7, #12]
 8003724:	f000 fa90 	bl	8003c48 <I2C_WaitOnFlagUntilTimeout>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d001      	beq.n	8003732 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800372e:	2302      	movs	r3, #2
 8003730:	e104      	b.n	800393c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003738:	2b01      	cmp	r3, #1
 800373a:	d101      	bne.n	8003740 <HAL_I2C_IsDeviceReady+0x50>
 800373c:	2302      	movs	r3, #2
 800373e:	e0fd      	b.n	800393c <HAL_I2C_IsDeviceReady+0x24c>
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	2201      	movs	r2, #1
 8003744:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 0301 	and.w	r3, r3, #1
 8003752:	2b01      	cmp	r3, #1
 8003754:	d007      	beq.n	8003766 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	681a      	ldr	r2, [r3, #0]
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f042 0201 	orr.w	r2, r2, #1
 8003764:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003774:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2224      	movs	r2, #36	@ 0x24
 800377a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2200      	movs	r2, #0
 8003782:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	4a70      	ldr	r2, [pc, #448]	@ (8003948 <HAL_I2C_IsDeviceReady+0x258>)
 8003788:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003798:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	9300      	str	r3, [sp, #0]
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	2200      	movs	r2, #0
 80037a2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80037a6:	68f8      	ldr	r0, [r7, #12]
 80037a8:	f000 fa4e 	bl	8003c48 <I2C_WaitOnFlagUntilTimeout>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d00d      	beq.n	80037ce <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037c0:	d103      	bne.n	80037ca <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80037c8:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e0b6      	b.n	800393c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80037ce:	897b      	ldrh	r3, [r7, #10]
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	461a      	mov	r2, r3
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80037dc:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80037de:	f7fe ff75 	bl	80026cc <HAL_GetTick>
 80037e2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	695b      	ldr	r3, [r3, #20]
 80037ea:	f003 0302 	and.w	r3, r3, #2
 80037ee:	2b02      	cmp	r3, #2
 80037f0:	bf0c      	ite	eq
 80037f2:	2301      	moveq	r3, #1
 80037f4:	2300      	movne	r3, #0
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	695b      	ldr	r3, [r3, #20]
 8003800:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003804:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003808:	bf0c      	ite	eq
 800380a:	2301      	moveq	r3, #1
 800380c:	2300      	movne	r3, #0
 800380e:	b2db      	uxtb	r3, r3
 8003810:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003812:	e025      	b.n	8003860 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003814:	f7fe ff5a 	bl	80026cc <HAL_GetTick>
 8003818:	4602      	mov	r2, r0
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	1ad3      	subs	r3, r2, r3
 800381e:	683a      	ldr	r2, [r7, #0]
 8003820:	429a      	cmp	r2, r3
 8003822:	d302      	bcc.n	800382a <HAL_I2C_IsDeviceReady+0x13a>
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d103      	bne.n	8003832 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	22a0      	movs	r2, #160	@ 0xa0
 800382e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	695b      	ldr	r3, [r3, #20]
 8003838:	f003 0302 	and.w	r3, r3, #2
 800383c:	2b02      	cmp	r3, #2
 800383e:	bf0c      	ite	eq
 8003840:	2301      	moveq	r3, #1
 8003842:	2300      	movne	r3, #0
 8003844:	b2db      	uxtb	r3, r3
 8003846:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	695b      	ldr	r3, [r3, #20]
 800384e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003852:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003856:	bf0c      	ite	eq
 8003858:	2301      	moveq	r3, #1
 800385a:	2300      	movne	r3, #0
 800385c:	b2db      	uxtb	r3, r3
 800385e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003866:	b2db      	uxtb	r3, r3
 8003868:	2ba0      	cmp	r3, #160	@ 0xa0
 800386a:	d005      	beq.n	8003878 <HAL_I2C_IsDeviceReady+0x188>
 800386c:	7dfb      	ldrb	r3, [r7, #23]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d102      	bne.n	8003878 <HAL_I2C_IsDeviceReady+0x188>
 8003872:	7dbb      	ldrb	r3, [r7, #22]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d0cd      	beq.n	8003814 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2220      	movs	r2, #32
 800387c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	695b      	ldr	r3, [r3, #20]
 8003886:	f003 0302 	and.w	r3, r3, #2
 800388a:	2b02      	cmp	r3, #2
 800388c:	d129      	bne.n	80038e2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800389c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800389e:	2300      	movs	r3, #0
 80038a0:	613b      	str	r3, [r7, #16]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	695b      	ldr	r3, [r3, #20]
 80038a8:	613b      	str	r3, [r7, #16]
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	699b      	ldr	r3, [r3, #24]
 80038b0:	613b      	str	r3, [r7, #16]
 80038b2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038b4:	69fb      	ldr	r3, [r7, #28]
 80038b6:	9300      	str	r3, [sp, #0]
 80038b8:	2319      	movs	r3, #25
 80038ba:	2201      	movs	r2, #1
 80038bc:	4921      	ldr	r1, [pc, #132]	@ (8003944 <HAL_I2C_IsDeviceReady+0x254>)
 80038be:	68f8      	ldr	r0, [r7, #12]
 80038c0:	f000 f9c2 	bl	8003c48 <I2C_WaitOnFlagUntilTimeout>
 80038c4:	4603      	mov	r3, r0
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d001      	beq.n	80038ce <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e036      	b.n	800393c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2220      	movs	r2, #32
 80038d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2200      	movs	r2, #0
 80038da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80038de:	2300      	movs	r3, #0
 80038e0:	e02c      	b.n	800393c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038f0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80038fa:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038fc:	69fb      	ldr	r3, [r7, #28]
 80038fe:	9300      	str	r3, [sp, #0]
 8003900:	2319      	movs	r3, #25
 8003902:	2201      	movs	r2, #1
 8003904:	490f      	ldr	r1, [pc, #60]	@ (8003944 <HAL_I2C_IsDeviceReady+0x254>)
 8003906:	68f8      	ldr	r0, [r7, #12]
 8003908:	f000 f99e 	bl	8003c48 <I2C_WaitOnFlagUntilTimeout>
 800390c:	4603      	mov	r3, r0
 800390e:	2b00      	cmp	r3, #0
 8003910:	d001      	beq.n	8003916 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e012      	b.n	800393c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003916:	69bb      	ldr	r3, [r7, #24]
 8003918:	3301      	adds	r3, #1
 800391a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800391c:	69ba      	ldr	r2, [r7, #24]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	429a      	cmp	r2, r3
 8003922:	f4ff af32 	bcc.w	800378a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2220      	movs	r2, #32
 800392a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2200      	movs	r2, #0
 8003932:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e000      	b.n	800393c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800393a:	2302      	movs	r3, #2
  }
}
 800393c:	4618      	mov	r0, r3
 800393e:	3720      	adds	r7, #32
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}
 8003944:	00100002 	.word	0x00100002
 8003948:	ffff0000 	.word	0xffff0000

0800394c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b088      	sub	sp, #32
 8003950:	af02      	add	r7, sp, #8
 8003952:	60f8      	str	r0, [r7, #12]
 8003954:	4608      	mov	r0, r1
 8003956:	4611      	mov	r1, r2
 8003958:	461a      	mov	r2, r3
 800395a:	4603      	mov	r3, r0
 800395c:	817b      	strh	r3, [r7, #10]
 800395e:	460b      	mov	r3, r1
 8003960:	813b      	strh	r3, [r7, #8]
 8003962:	4613      	mov	r3, r2
 8003964:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003974:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003978:	9300      	str	r3, [sp, #0]
 800397a:	6a3b      	ldr	r3, [r7, #32]
 800397c:	2200      	movs	r2, #0
 800397e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003982:	68f8      	ldr	r0, [r7, #12]
 8003984:	f000 f960 	bl	8003c48 <I2C_WaitOnFlagUntilTimeout>
 8003988:	4603      	mov	r3, r0
 800398a:	2b00      	cmp	r3, #0
 800398c:	d00d      	beq.n	80039aa <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003998:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800399c:	d103      	bne.n	80039a6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80039a4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	e05f      	b.n	8003a6a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80039aa:	897b      	ldrh	r3, [r7, #10]
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	461a      	mov	r2, r3
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80039b8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039bc:	6a3a      	ldr	r2, [r7, #32]
 80039be:	492d      	ldr	r1, [pc, #180]	@ (8003a74 <I2C_RequestMemoryWrite+0x128>)
 80039c0:	68f8      	ldr	r0, [r7, #12]
 80039c2:	f000 f9bb 	bl	8003d3c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039c6:	4603      	mov	r3, r0
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d001      	beq.n	80039d0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	e04c      	b.n	8003a6a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039d0:	2300      	movs	r3, #0
 80039d2:	617b      	str	r3, [r7, #20]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	695b      	ldr	r3, [r3, #20]
 80039da:	617b      	str	r3, [r7, #20]
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	699b      	ldr	r3, [r3, #24]
 80039e2:	617b      	str	r3, [r7, #20]
 80039e4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039e8:	6a39      	ldr	r1, [r7, #32]
 80039ea:	68f8      	ldr	r0, [r7, #12]
 80039ec:	f000 fa46 	bl	8003e7c <I2C_WaitOnTXEFlagUntilTimeout>
 80039f0:	4603      	mov	r3, r0
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d00d      	beq.n	8003a12 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039fa:	2b04      	cmp	r3, #4
 80039fc:	d107      	bne.n	8003a0e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a0c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e02b      	b.n	8003a6a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a12:	88fb      	ldrh	r3, [r7, #6]
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d105      	bne.n	8003a24 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a18:	893b      	ldrh	r3, [r7, #8]
 8003a1a:	b2da      	uxtb	r2, r3
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	611a      	str	r2, [r3, #16]
 8003a22:	e021      	b.n	8003a68 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003a24:	893b      	ldrh	r3, [r7, #8]
 8003a26:	0a1b      	lsrs	r3, r3, #8
 8003a28:	b29b      	uxth	r3, r3
 8003a2a:	b2da      	uxtb	r2, r3
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a34:	6a39      	ldr	r1, [r7, #32]
 8003a36:	68f8      	ldr	r0, [r7, #12]
 8003a38:	f000 fa20 	bl	8003e7c <I2C_WaitOnTXEFlagUntilTimeout>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d00d      	beq.n	8003a5e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a46:	2b04      	cmp	r3, #4
 8003a48:	d107      	bne.n	8003a5a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a58:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e005      	b.n	8003a6a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a5e:	893b      	ldrh	r3, [r7, #8]
 8003a60:	b2da      	uxtb	r2, r3
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003a68:	2300      	movs	r3, #0
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3718      	adds	r7, #24
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	00010002 	.word	0x00010002

08003a78 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b088      	sub	sp, #32
 8003a7c:	af02      	add	r7, sp, #8
 8003a7e:	60f8      	str	r0, [r7, #12]
 8003a80:	4608      	mov	r0, r1
 8003a82:	4611      	mov	r1, r2
 8003a84:	461a      	mov	r2, r3
 8003a86:	4603      	mov	r3, r0
 8003a88:	817b      	strh	r3, [r7, #10]
 8003a8a:	460b      	mov	r3, r1
 8003a8c:	813b      	strh	r3, [r7, #8]
 8003a8e:	4613      	mov	r3, r2
 8003a90:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003aa0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ab0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab4:	9300      	str	r3, [sp, #0]
 8003ab6:	6a3b      	ldr	r3, [r7, #32]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003abe:	68f8      	ldr	r0, [r7, #12]
 8003ac0:	f000 f8c2 	bl	8003c48 <I2C_WaitOnFlagUntilTimeout>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d00d      	beq.n	8003ae6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ad4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ad8:	d103      	bne.n	8003ae2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ae0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	e0aa      	b.n	8003c3c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003ae6:	897b      	ldrh	r3, [r7, #10]
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	461a      	mov	r2, r3
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003af4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af8:	6a3a      	ldr	r2, [r7, #32]
 8003afa:	4952      	ldr	r1, [pc, #328]	@ (8003c44 <I2C_RequestMemoryRead+0x1cc>)
 8003afc:	68f8      	ldr	r0, [r7, #12]
 8003afe:	f000 f91d 	bl	8003d3c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b02:	4603      	mov	r3, r0
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d001      	beq.n	8003b0c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e097      	b.n	8003c3c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	617b      	str	r3, [r7, #20]
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	695b      	ldr	r3, [r3, #20]
 8003b16:	617b      	str	r3, [r7, #20]
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	699b      	ldr	r3, [r3, #24]
 8003b1e:	617b      	str	r3, [r7, #20]
 8003b20:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b24:	6a39      	ldr	r1, [r7, #32]
 8003b26:	68f8      	ldr	r0, [r7, #12]
 8003b28:	f000 f9a8 	bl	8003e7c <I2C_WaitOnTXEFlagUntilTimeout>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d00d      	beq.n	8003b4e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b36:	2b04      	cmp	r3, #4
 8003b38:	d107      	bne.n	8003b4a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b48:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e076      	b.n	8003c3c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003b4e:	88fb      	ldrh	r3, [r7, #6]
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d105      	bne.n	8003b60 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b54:	893b      	ldrh	r3, [r7, #8]
 8003b56:	b2da      	uxtb	r2, r3
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	611a      	str	r2, [r3, #16]
 8003b5e:	e021      	b.n	8003ba4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003b60:	893b      	ldrh	r3, [r7, #8]
 8003b62:	0a1b      	lsrs	r3, r3, #8
 8003b64:	b29b      	uxth	r3, r3
 8003b66:	b2da      	uxtb	r2, r3
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b70:	6a39      	ldr	r1, [r7, #32]
 8003b72:	68f8      	ldr	r0, [r7, #12]
 8003b74:	f000 f982 	bl	8003e7c <I2C_WaitOnTXEFlagUntilTimeout>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d00d      	beq.n	8003b9a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b82:	2b04      	cmp	r3, #4
 8003b84:	d107      	bne.n	8003b96 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b94:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e050      	b.n	8003c3c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b9a:	893b      	ldrh	r3, [r7, #8]
 8003b9c:	b2da      	uxtb	r2, r3
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ba4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ba6:	6a39      	ldr	r1, [r7, #32]
 8003ba8:	68f8      	ldr	r0, [r7, #12]
 8003baa:	f000 f967 	bl	8003e7c <I2C_WaitOnTXEFlagUntilTimeout>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d00d      	beq.n	8003bd0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb8:	2b04      	cmp	r3, #4
 8003bba:	d107      	bne.n	8003bcc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	681a      	ldr	r2, [r3, #0]
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bca:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	e035      	b.n	8003c3c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	681a      	ldr	r2, [r3, #0]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bde:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be2:	9300      	str	r3, [sp, #0]
 8003be4:	6a3b      	ldr	r3, [r7, #32]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003bec:	68f8      	ldr	r0, [r7, #12]
 8003bee:	f000 f82b 	bl	8003c48 <I2C_WaitOnFlagUntilTimeout>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d00d      	beq.n	8003c14 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c06:	d103      	bne.n	8003c10 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c0e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003c10:	2303      	movs	r3, #3
 8003c12:	e013      	b.n	8003c3c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003c14:	897b      	ldrh	r3, [r7, #10]
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	f043 0301 	orr.w	r3, r3, #1
 8003c1c:	b2da      	uxtb	r2, r3
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c26:	6a3a      	ldr	r2, [r7, #32]
 8003c28:	4906      	ldr	r1, [pc, #24]	@ (8003c44 <I2C_RequestMemoryRead+0x1cc>)
 8003c2a:	68f8      	ldr	r0, [r7, #12]
 8003c2c:	f000 f886 	bl	8003d3c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d001      	beq.n	8003c3a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e000      	b.n	8003c3c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003c3a:	2300      	movs	r3, #0
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	3718      	adds	r7, #24
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}
 8003c44:	00010002 	.word	0x00010002

08003c48 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	60b9      	str	r1, [r7, #8]
 8003c52:	603b      	str	r3, [r7, #0]
 8003c54:	4613      	mov	r3, r2
 8003c56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c58:	e048      	b.n	8003cec <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003c60:	d044      	beq.n	8003cec <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c62:	f7fe fd33 	bl	80026cc <HAL_GetTick>
 8003c66:	4602      	mov	r2, r0
 8003c68:	69bb      	ldr	r3, [r7, #24]
 8003c6a:	1ad3      	subs	r3, r2, r3
 8003c6c:	683a      	ldr	r2, [r7, #0]
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d302      	bcc.n	8003c78 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d139      	bne.n	8003cec <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	0c1b      	lsrs	r3, r3, #16
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	2b01      	cmp	r3, #1
 8003c80:	d10d      	bne.n	8003c9e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	695b      	ldr	r3, [r3, #20]
 8003c88:	43da      	mvns	r2, r3
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	b29b      	uxth	r3, r3
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	bf0c      	ite	eq
 8003c94:	2301      	moveq	r3, #1
 8003c96:	2300      	movne	r3, #0
 8003c98:	b2db      	uxtb	r3, r3
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	e00c      	b.n	8003cb8 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	699b      	ldr	r3, [r3, #24]
 8003ca4:	43da      	mvns	r2, r3
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	4013      	ands	r3, r2
 8003caa:	b29b      	uxth	r3, r3
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	bf0c      	ite	eq
 8003cb0:	2301      	moveq	r3, #1
 8003cb2:	2300      	movne	r3, #0
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	79fb      	ldrb	r3, [r7, #7]
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	d116      	bne.n	8003cec <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2220      	movs	r2, #32
 8003cc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cd8:	f043 0220 	orr.w	r2, r3, #32
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e023      	b.n	8003d34 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	0c1b      	lsrs	r3, r3, #16
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	d10d      	bne.n	8003d12 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	695b      	ldr	r3, [r3, #20]
 8003cfc:	43da      	mvns	r2, r3
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	4013      	ands	r3, r2
 8003d02:	b29b      	uxth	r3, r3
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	bf0c      	ite	eq
 8003d08:	2301      	moveq	r3, #1
 8003d0a:	2300      	movne	r3, #0
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	461a      	mov	r2, r3
 8003d10:	e00c      	b.n	8003d2c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	699b      	ldr	r3, [r3, #24]
 8003d18:	43da      	mvns	r2, r3
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	b29b      	uxth	r3, r3
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	bf0c      	ite	eq
 8003d24:	2301      	moveq	r3, #1
 8003d26:	2300      	movne	r3, #0
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	79fb      	ldrb	r3, [r7, #7]
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	d093      	beq.n	8003c5a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d32:	2300      	movs	r3, #0
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	3710      	adds	r7, #16
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}

08003d3c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b084      	sub	sp, #16
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	60f8      	str	r0, [r7, #12]
 8003d44:	60b9      	str	r1, [r7, #8]
 8003d46:	607a      	str	r2, [r7, #4]
 8003d48:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d4a:	e071      	b.n	8003e30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	695b      	ldr	r3, [r3, #20]
 8003d52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d5a:	d123      	bne.n	8003da4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	681a      	ldr	r2, [r3, #0]
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d6a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003d74:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2220      	movs	r2, #32
 8003d80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2200      	movs	r2, #0
 8003d88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d90:	f043 0204 	orr.w	r2, r3, #4
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e067      	b.n	8003e74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003daa:	d041      	beq.n	8003e30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dac:	f7fe fc8e 	bl	80026cc <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	687a      	ldr	r2, [r7, #4]
 8003db8:	429a      	cmp	r2, r3
 8003dba:	d302      	bcc.n	8003dc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d136      	bne.n	8003e30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	0c1b      	lsrs	r3, r3, #16
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d10c      	bne.n	8003de6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	695b      	ldr	r3, [r3, #20]
 8003dd2:	43da      	mvns	r2, r3
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	bf14      	ite	ne
 8003dde:	2301      	movne	r3, #1
 8003de0:	2300      	moveq	r3, #0
 8003de2:	b2db      	uxtb	r3, r3
 8003de4:	e00b      	b.n	8003dfe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	699b      	ldr	r3, [r3, #24]
 8003dec:	43da      	mvns	r2, r3
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	4013      	ands	r3, r2
 8003df2:	b29b      	uxth	r3, r3
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	bf14      	ite	ne
 8003df8:	2301      	movne	r3, #1
 8003dfa:	2300      	moveq	r3, #0
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d016      	beq.n	8003e30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2200      	movs	r2, #0
 8003e06:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	2220      	movs	r2, #32
 8003e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2200      	movs	r2, #0
 8003e14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e1c:	f043 0220 	orr.w	r2, r3, #32
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2200      	movs	r2, #0
 8003e28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e021      	b.n	8003e74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	0c1b      	lsrs	r3, r3, #16
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d10c      	bne.n	8003e54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	695b      	ldr	r3, [r3, #20]
 8003e40:	43da      	mvns	r2, r3
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	4013      	ands	r3, r2
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	bf14      	ite	ne
 8003e4c:	2301      	movne	r3, #1
 8003e4e:	2300      	moveq	r3, #0
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	e00b      	b.n	8003e6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	699b      	ldr	r3, [r3, #24]
 8003e5a:	43da      	mvns	r2, r3
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	4013      	ands	r3, r2
 8003e60:	b29b      	uxth	r3, r3
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	bf14      	ite	ne
 8003e66:	2301      	movne	r3, #1
 8003e68:	2300      	moveq	r3, #0
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	f47f af6d 	bne.w	8003d4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003e72:	2300      	movs	r3, #0
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	3710      	adds	r7, #16
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}

08003e7c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b084      	sub	sp, #16
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	60f8      	str	r0, [r7, #12]
 8003e84:	60b9      	str	r1, [r7, #8]
 8003e86:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e88:	e034      	b.n	8003ef4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e8a:	68f8      	ldr	r0, [r7, #12]
 8003e8c:	f000 f8e3 	bl	8004056 <I2C_IsAcknowledgeFailed>
 8003e90:	4603      	mov	r3, r0
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d001      	beq.n	8003e9a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e034      	b.n	8003f04 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ea0:	d028      	beq.n	8003ef4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ea2:	f7fe fc13 	bl	80026cc <HAL_GetTick>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	1ad3      	subs	r3, r2, r3
 8003eac:	68ba      	ldr	r2, [r7, #8]
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d302      	bcc.n	8003eb8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d11d      	bne.n	8003ef4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	695b      	ldr	r3, [r3, #20]
 8003ebe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ec2:	2b80      	cmp	r3, #128	@ 0x80
 8003ec4:	d016      	beq.n	8003ef4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2220      	movs	r2, #32
 8003ed0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee0:	f043 0220 	orr.w	r2, r3, #32
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2200      	movs	r2, #0
 8003eec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e007      	b.n	8003f04 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	695b      	ldr	r3, [r3, #20]
 8003efa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003efe:	2b80      	cmp	r3, #128	@ 0x80
 8003f00:	d1c3      	bne.n	8003e8a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003f02:	2300      	movs	r3, #0
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	3710      	adds	r7, #16
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b084      	sub	sp, #16
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	60f8      	str	r0, [r7, #12]
 8003f14:	60b9      	str	r1, [r7, #8]
 8003f16:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003f18:	e034      	b.n	8003f84 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f1a:	68f8      	ldr	r0, [r7, #12]
 8003f1c:	f000 f89b 	bl	8004056 <I2C_IsAcknowledgeFailed>
 8003f20:	4603      	mov	r3, r0
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d001      	beq.n	8003f2a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	e034      	b.n	8003f94 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f30:	d028      	beq.n	8003f84 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f32:	f7fe fbcb 	bl	80026cc <HAL_GetTick>
 8003f36:	4602      	mov	r2, r0
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	1ad3      	subs	r3, r2, r3
 8003f3c:	68ba      	ldr	r2, [r7, #8]
 8003f3e:	429a      	cmp	r2, r3
 8003f40:	d302      	bcc.n	8003f48 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d11d      	bne.n	8003f84 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	695b      	ldr	r3, [r3, #20]
 8003f4e:	f003 0304 	and.w	r3, r3, #4
 8003f52:	2b04      	cmp	r3, #4
 8003f54:	d016      	beq.n	8003f84 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2220      	movs	r2, #32
 8003f60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2200      	movs	r2, #0
 8003f68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f70:	f043 0220 	orr.w	r2, r3, #32
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	e007      	b.n	8003f94 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	695b      	ldr	r3, [r3, #20]
 8003f8a:	f003 0304 	and.w	r3, r3, #4
 8003f8e:	2b04      	cmp	r3, #4
 8003f90:	d1c3      	bne.n	8003f1a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003f92:	2300      	movs	r3, #0
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	3710      	adds	r7, #16
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}

08003f9c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	60f8      	str	r0, [r7, #12]
 8003fa4:	60b9      	str	r1, [r7, #8]
 8003fa6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003fa8:	e049      	b.n	800403e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	695b      	ldr	r3, [r3, #20]
 8003fb0:	f003 0310 	and.w	r3, r3, #16
 8003fb4:	2b10      	cmp	r3, #16
 8003fb6:	d119      	bne.n	8003fec <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f06f 0210 	mvn.w	r2, #16
 8003fc0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2220      	movs	r2, #32
 8003fcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	e030      	b.n	800404e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fec:	f7fe fb6e 	bl	80026cc <HAL_GetTick>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	1ad3      	subs	r3, r2, r3
 8003ff6:	68ba      	ldr	r2, [r7, #8]
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d302      	bcc.n	8004002 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d11d      	bne.n	800403e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	695b      	ldr	r3, [r3, #20]
 8004008:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800400c:	2b40      	cmp	r3, #64	@ 0x40
 800400e:	d016      	beq.n	800403e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	2200      	movs	r2, #0
 8004014:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2220      	movs	r2, #32
 800401a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2200      	movs	r2, #0
 8004022:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800402a:	f043 0220 	orr.w	r2, r3, #32
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2200      	movs	r2, #0
 8004036:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	e007      	b.n	800404e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	695b      	ldr	r3, [r3, #20]
 8004044:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004048:	2b40      	cmp	r3, #64	@ 0x40
 800404a:	d1ae      	bne.n	8003faa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800404c:	2300      	movs	r3, #0
}
 800404e:	4618      	mov	r0, r3
 8004050:	3710      	adds	r7, #16
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}

08004056 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004056:	b480      	push	{r7}
 8004058:	b083      	sub	sp, #12
 800405a:	af00      	add	r7, sp, #0
 800405c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	695b      	ldr	r3, [r3, #20]
 8004064:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004068:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800406c:	d11b      	bne.n	80040a6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004076:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2200      	movs	r2, #0
 800407c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2220      	movs	r2, #32
 8004082:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2200      	movs	r2, #0
 800408a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004092:	f043 0204 	orr.w	r2, r3, #4
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e000      	b.n	80040a8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80040a6:	2300      	movs	r3, #0
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	370c      	adds	r7, #12
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr

080040b4 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b083      	sub	sp, #12
 80040b8:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80040ba:	4b06      	ldr	r3, [pc, #24]	@ (80040d4 <HAL_PWR_EnableBkUpAccess+0x20>)
 80040bc:	2201      	movs	r2, #1
 80040be:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80040c0:	4b05      	ldr	r3, [pc, #20]	@ (80040d8 <HAL_PWR_EnableBkUpAccess+0x24>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80040c6:	687b      	ldr	r3, [r7, #4]
}
 80040c8:	bf00      	nop
 80040ca:	370c      	adds	r7, #12
 80040cc:	46bd      	mov	sp, r7
 80040ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d2:	4770      	bx	lr
 80040d4:	420e0020 	.word	0x420e0020
 80040d8:	40007000 	.word	0x40007000

080040dc <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 80040dc:	b480      	push	{r7}
 80040de:	b083      	sub	sp, #12
 80040e0:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 80040e2:	4b06      	ldr	r3, [pc, #24]	@ (80040fc <HAL_PWR_DisableBkUpAccess+0x20>)
 80040e4:	2200      	movs	r2, #0
 80040e6:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80040e8:	4b05      	ldr	r3, [pc, #20]	@ (8004100 <HAL_PWR_DisableBkUpAccess+0x24>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80040ee:	687b      	ldr	r3, [r7, #4]
}
 80040f0:	bf00      	nop
 80040f2:	370c      	adds	r7, #12
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr
 80040fc:	420e0020 	.word	0x420e0020
 8004100:	40007000 	.word	0x40007000

08004104 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b086      	sub	sp, #24
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d101      	bne.n	8004116 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e267      	b.n	80045e6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 0301 	and.w	r3, r3, #1
 800411e:	2b00      	cmp	r3, #0
 8004120:	d075      	beq.n	800420e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004122:	4b88      	ldr	r3, [pc, #544]	@ (8004344 <HAL_RCC_OscConfig+0x240>)
 8004124:	689b      	ldr	r3, [r3, #8]
 8004126:	f003 030c 	and.w	r3, r3, #12
 800412a:	2b04      	cmp	r3, #4
 800412c:	d00c      	beq.n	8004148 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800412e:	4b85      	ldr	r3, [pc, #532]	@ (8004344 <HAL_RCC_OscConfig+0x240>)
 8004130:	689b      	ldr	r3, [r3, #8]
 8004132:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004136:	2b08      	cmp	r3, #8
 8004138:	d112      	bne.n	8004160 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800413a:	4b82      	ldr	r3, [pc, #520]	@ (8004344 <HAL_RCC_OscConfig+0x240>)
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004142:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004146:	d10b      	bne.n	8004160 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004148:	4b7e      	ldr	r3, [pc, #504]	@ (8004344 <HAL_RCC_OscConfig+0x240>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004150:	2b00      	cmp	r3, #0
 8004152:	d05b      	beq.n	800420c <HAL_RCC_OscConfig+0x108>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d157      	bne.n	800420c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800415c:	2301      	movs	r3, #1
 800415e:	e242      	b.n	80045e6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004168:	d106      	bne.n	8004178 <HAL_RCC_OscConfig+0x74>
 800416a:	4b76      	ldr	r3, [pc, #472]	@ (8004344 <HAL_RCC_OscConfig+0x240>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a75      	ldr	r2, [pc, #468]	@ (8004344 <HAL_RCC_OscConfig+0x240>)
 8004170:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004174:	6013      	str	r3, [r2, #0]
 8004176:	e01d      	b.n	80041b4 <HAL_RCC_OscConfig+0xb0>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004180:	d10c      	bne.n	800419c <HAL_RCC_OscConfig+0x98>
 8004182:	4b70      	ldr	r3, [pc, #448]	@ (8004344 <HAL_RCC_OscConfig+0x240>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a6f      	ldr	r2, [pc, #444]	@ (8004344 <HAL_RCC_OscConfig+0x240>)
 8004188:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800418c:	6013      	str	r3, [r2, #0]
 800418e:	4b6d      	ldr	r3, [pc, #436]	@ (8004344 <HAL_RCC_OscConfig+0x240>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a6c      	ldr	r2, [pc, #432]	@ (8004344 <HAL_RCC_OscConfig+0x240>)
 8004194:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004198:	6013      	str	r3, [r2, #0]
 800419a:	e00b      	b.n	80041b4 <HAL_RCC_OscConfig+0xb0>
 800419c:	4b69      	ldr	r3, [pc, #420]	@ (8004344 <HAL_RCC_OscConfig+0x240>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a68      	ldr	r2, [pc, #416]	@ (8004344 <HAL_RCC_OscConfig+0x240>)
 80041a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041a6:	6013      	str	r3, [r2, #0]
 80041a8:	4b66      	ldr	r3, [pc, #408]	@ (8004344 <HAL_RCC_OscConfig+0x240>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a65      	ldr	r2, [pc, #404]	@ (8004344 <HAL_RCC_OscConfig+0x240>)
 80041ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80041b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d013      	beq.n	80041e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041bc:	f7fe fa86 	bl	80026cc <HAL_GetTick>
 80041c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041c2:	e008      	b.n	80041d6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041c4:	f7fe fa82 	bl	80026cc <HAL_GetTick>
 80041c8:	4602      	mov	r2, r0
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	1ad3      	subs	r3, r2, r3
 80041ce:	2b64      	cmp	r3, #100	@ 0x64
 80041d0:	d901      	bls.n	80041d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80041d2:	2303      	movs	r3, #3
 80041d4:	e207      	b.n	80045e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041d6:	4b5b      	ldr	r3, [pc, #364]	@ (8004344 <HAL_RCC_OscConfig+0x240>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d0f0      	beq.n	80041c4 <HAL_RCC_OscConfig+0xc0>
 80041e2:	e014      	b.n	800420e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041e4:	f7fe fa72 	bl	80026cc <HAL_GetTick>
 80041e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041ea:	e008      	b.n	80041fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041ec:	f7fe fa6e 	bl	80026cc <HAL_GetTick>
 80041f0:	4602      	mov	r2, r0
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	1ad3      	subs	r3, r2, r3
 80041f6:	2b64      	cmp	r3, #100	@ 0x64
 80041f8:	d901      	bls.n	80041fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80041fa:	2303      	movs	r3, #3
 80041fc:	e1f3      	b.n	80045e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041fe:	4b51      	ldr	r3, [pc, #324]	@ (8004344 <HAL_RCC_OscConfig+0x240>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004206:	2b00      	cmp	r3, #0
 8004208:	d1f0      	bne.n	80041ec <HAL_RCC_OscConfig+0xe8>
 800420a:	e000      	b.n	800420e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800420c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0302 	and.w	r3, r3, #2
 8004216:	2b00      	cmp	r3, #0
 8004218:	d063      	beq.n	80042e2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800421a:	4b4a      	ldr	r3, [pc, #296]	@ (8004344 <HAL_RCC_OscConfig+0x240>)
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	f003 030c 	and.w	r3, r3, #12
 8004222:	2b00      	cmp	r3, #0
 8004224:	d00b      	beq.n	800423e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004226:	4b47      	ldr	r3, [pc, #284]	@ (8004344 <HAL_RCC_OscConfig+0x240>)
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800422e:	2b08      	cmp	r3, #8
 8004230:	d11c      	bne.n	800426c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004232:	4b44      	ldr	r3, [pc, #272]	@ (8004344 <HAL_RCC_OscConfig+0x240>)
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800423a:	2b00      	cmp	r3, #0
 800423c:	d116      	bne.n	800426c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800423e:	4b41      	ldr	r3, [pc, #260]	@ (8004344 <HAL_RCC_OscConfig+0x240>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f003 0302 	and.w	r3, r3, #2
 8004246:	2b00      	cmp	r3, #0
 8004248:	d005      	beq.n	8004256 <HAL_RCC_OscConfig+0x152>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	68db      	ldr	r3, [r3, #12]
 800424e:	2b01      	cmp	r3, #1
 8004250:	d001      	beq.n	8004256 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	e1c7      	b.n	80045e6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004256:	4b3b      	ldr	r3, [pc, #236]	@ (8004344 <HAL_RCC_OscConfig+0x240>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	691b      	ldr	r3, [r3, #16]
 8004262:	00db      	lsls	r3, r3, #3
 8004264:	4937      	ldr	r1, [pc, #220]	@ (8004344 <HAL_RCC_OscConfig+0x240>)
 8004266:	4313      	orrs	r3, r2
 8004268:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800426a:	e03a      	b.n	80042e2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d020      	beq.n	80042b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004274:	4b34      	ldr	r3, [pc, #208]	@ (8004348 <HAL_RCC_OscConfig+0x244>)
 8004276:	2201      	movs	r2, #1
 8004278:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800427a:	f7fe fa27 	bl	80026cc <HAL_GetTick>
 800427e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004280:	e008      	b.n	8004294 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004282:	f7fe fa23 	bl	80026cc <HAL_GetTick>
 8004286:	4602      	mov	r2, r0
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	1ad3      	subs	r3, r2, r3
 800428c:	2b02      	cmp	r3, #2
 800428e:	d901      	bls.n	8004294 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004290:	2303      	movs	r3, #3
 8004292:	e1a8      	b.n	80045e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004294:	4b2b      	ldr	r3, [pc, #172]	@ (8004344 <HAL_RCC_OscConfig+0x240>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 0302 	and.w	r3, r3, #2
 800429c:	2b00      	cmp	r3, #0
 800429e:	d0f0      	beq.n	8004282 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042a0:	4b28      	ldr	r3, [pc, #160]	@ (8004344 <HAL_RCC_OscConfig+0x240>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	691b      	ldr	r3, [r3, #16]
 80042ac:	00db      	lsls	r3, r3, #3
 80042ae:	4925      	ldr	r1, [pc, #148]	@ (8004344 <HAL_RCC_OscConfig+0x240>)
 80042b0:	4313      	orrs	r3, r2
 80042b2:	600b      	str	r3, [r1, #0]
 80042b4:	e015      	b.n	80042e2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042b6:	4b24      	ldr	r3, [pc, #144]	@ (8004348 <HAL_RCC_OscConfig+0x244>)
 80042b8:	2200      	movs	r2, #0
 80042ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042bc:	f7fe fa06 	bl	80026cc <HAL_GetTick>
 80042c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042c2:	e008      	b.n	80042d6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042c4:	f7fe fa02 	bl	80026cc <HAL_GetTick>
 80042c8:	4602      	mov	r2, r0
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	2b02      	cmp	r3, #2
 80042d0:	d901      	bls.n	80042d6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	e187      	b.n	80045e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042d6:	4b1b      	ldr	r3, [pc, #108]	@ (8004344 <HAL_RCC_OscConfig+0x240>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f003 0302 	and.w	r3, r3, #2
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d1f0      	bne.n	80042c4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f003 0308 	and.w	r3, r3, #8
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d036      	beq.n	800435c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	695b      	ldr	r3, [r3, #20]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d016      	beq.n	8004324 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042f6:	4b15      	ldr	r3, [pc, #84]	@ (800434c <HAL_RCC_OscConfig+0x248>)
 80042f8:	2201      	movs	r2, #1
 80042fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042fc:	f7fe f9e6 	bl	80026cc <HAL_GetTick>
 8004300:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004302:	e008      	b.n	8004316 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004304:	f7fe f9e2 	bl	80026cc <HAL_GetTick>
 8004308:	4602      	mov	r2, r0
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	1ad3      	subs	r3, r2, r3
 800430e:	2b02      	cmp	r3, #2
 8004310:	d901      	bls.n	8004316 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004312:	2303      	movs	r3, #3
 8004314:	e167      	b.n	80045e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004316:	4b0b      	ldr	r3, [pc, #44]	@ (8004344 <HAL_RCC_OscConfig+0x240>)
 8004318:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800431a:	f003 0302 	and.w	r3, r3, #2
 800431e:	2b00      	cmp	r3, #0
 8004320:	d0f0      	beq.n	8004304 <HAL_RCC_OscConfig+0x200>
 8004322:	e01b      	b.n	800435c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004324:	4b09      	ldr	r3, [pc, #36]	@ (800434c <HAL_RCC_OscConfig+0x248>)
 8004326:	2200      	movs	r2, #0
 8004328:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800432a:	f7fe f9cf 	bl	80026cc <HAL_GetTick>
 800432e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004330:	e00e      	b.n	8004350 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004332:	f7fe f9cb 	bl	80026cc <HAL_GetTick>
 8004336:	4602      	mov	r2, r0
 8004338:	693b      	ldr	r3, [r7, #16]
 800433a:	1ad3      	subs	r3, r2, r3
 800433c:	2b02      	cmp	r3, #2
 800433e:	d907      	bls.n	8004350 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004340:	2303      	movs	r3, #3
 8004342:	e150      	b.n	80045e6 <HAL_RCC_OscConfig+0x4e2>
 8004344:	40023800 	.word	0x40023800
 8004348:	42470000 	.word	0x42470000
 800434c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004350:	4b88      	ldr	r3, [pc, #544]	@ (8004574 <HAL_RCC_OscConfig+0x470>)
 8004352:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004354:	f003 0302 	and.w	r3, r3, #2
 8004358:	2b00      	cmp	r3, #0
 800435a:	d1ea      	bne.n	8004332 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f003 0304 	and.w	r3, r3, #4
 8004364:	2b00      	cmp	r3, #0
 8004366:	f000 8097 	beq.w	8004498 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800436a:	2300      	movs	r3, #0
 800436c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800436e:	4b81      	ldr	r3, [pc, #516]	@ (8004574 <HAL_RCC_OscConfig+0x470>)
 8004370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004372:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d10f      	bne.n	800439a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800437a:	2300      	movs	r3, #0
 800437c:	60bb      	str	r3, [r7, #8]
 800437e:	4b7d      	ldr	r3, [pc, #500]	@ (8004574 <HAL_RCC_OscConfig+0x470>)
 8004380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004382:	4a7c      	ldr	r2, [pc, #496]	@ (8004574 <HAL_RCC_OscConfig+0x470>)
 8004384:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004388:	6413      	str	r3, [r2, #64]	@ 0x40
 800438a:	4b7a      	ldr	r3, [pc, #488]	@ (8004574 <HAL_RCC_OscConfig+0x470>)
 800438c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800438e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004392:	60bb      	str	r3, [r7, #8]
 8004394:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004396:	2301      	movs	r3, #1
 8004398:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800439a:	4b77      	ldr	r3, [pc, #476]	@ (8004578 <HAL_RCC_OscConfig+0x474>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d118      	bne.n	80043d8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043a6:	4b74      	ldr	r3, [pc, #464]	@ (8004578 <HAL_RCC_OscConfig+0x474>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a73      	ldr	r2, [pc, #460]	@ (8004578 <HAL_RCC_OscConfig+0x474>)
 80043ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043b2:	f7fe f98b 	bl	80026cc <HAL_GetTick>
 80043b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043b8:	e008      	b.n	80043cc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043ba:	f7fe f987 	bl	80026cc <HAL_GetTick>
 80043be:	4602      	mov	r2, r0
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	1ad3      	subs	r3, r2, r3
 80043c4:	2b02      	cmp	r3, #2
 80043c6:	d901      	bls.n	80043cc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80043c8:	2303      	movs	r3, #3
 80043ca:	e10c      	b.n	80045e6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043cc:	4b6a      	ldr	r3, [pc, #424]	@ (8004578 <HAL_RCC_OscConfig+0x474>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d0f0      	beq.n	80043ba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d106      	bne.n	80043ee <HAL_RCC_OscConfig+0x2ea>
 80043e0:	4b64      	ldr	r3, [pc, #400]	@ (8004574 <HAL_RCC_OscConfig+0x470>)
 80043e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043e4:	4a63      	ldr	r2, [pc, #396]	@ (8004574 <HAL_RCC_OscConfig+0x470>)
 80043e6:	f043 0301 	orr.w	r3, r3, #1
 80043ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80043ec:	e01c      	b.n	8004428 <HAL_RCC_OscConfig+0x324>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	2b05      	cmp	r3, #5
 80043f4:	d10c      	bne.n	8004410 <HAL_RCC_OscConfig+0x30c>
 80043f6:	4b5f      	ldr	r3, [pc, #380]	@ (8004574 <HAL_RCC_OscConfig+0x470>)
 80043f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043fa:	4a5e      	ldr	r2, [pc, #376]	@ (8004574 <HAL_RCC_OscConfig+0x470>)
 80043fc:	f043 0304 	orr.w	r3, r3, #4
 8004400:	6713      	str	r3, [r2, #112]	@ 0x70
 8004402:	4b5c      	ldr	r3, [pc, #368]	@ (8004574 <HAL_RCC_OscConfig+0x470>)
 8004404:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004406:	4a5b      	ldr	r2, [pc, #364]	@ (8004574 <HAL_RCC_OscConfig+0x470>)
 8004408:	f043 0301 	orr.w	r3, r3, #1
 800440c:	6713      	str	r3, [r2, #112]	@ 0x70
 800440e:	e00b      	b.n	8004428 <HAL_RCC_OscConfig+0x324>
 8004410:	4b58      	ldr	r3, [pc, #352]	@ (8004574 <HAL_RCC_OscConfig+0x470>)
 8004412:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004414:	4a57      	ldr	r2, [pc, #348]	@ (8004574 <HAL_RCC_OscConfig+0x470>)
 8004416:	f023 0301 	bic.w	r3, r3, #1
 800441a:	6713      	str	r3, [r2, #112]	@ 0x70
 800441c:	4b55      	ldr	r3, [pc, #340]	@ (8004574 <HAL_RCC_OscConfig+0x470>)
 800441e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004420:	4a54      	ldr	r2, [pc, #336]	@ (8004574 <HAL_RCC_OscConfig+0x470>)
 8004422:	f023 0304 	bic.w	r3, r3, #4
 8004426:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d015      	beq.n	800445c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004430:	f7fe f94c 	bl	80026cc <HAL_GetTick>
 8004434:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004436:	e00a      	b.n	800444e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004438:	f7fe f948 	bl	80026cc <HAL_GetTick>
 800443c:	4602      	mov	r2, r0
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	1ad3      	subs	r3, r2, r3
 8004442:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004446:	4293      	cmp	r3, r2
 8004448:	d901      	bls.n	800444e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800444a:	2303      	movs	r3, #3
 800444c:	e0cb      	b.n	80045e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800444e:	4b49      	ldr	r3, [pc, #292]	@ (8004574 <HAL_RCC_OscConfig+0x470>)
 8004450:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004452:	f003 0302 	and.w	r3, r3, #2
 8004456:	2b00      	cmp	r3, #0
 8004458:	d0ee      	beq.n	8004438 <HAL_RCC_OscConfig+0x334>
 800445a:	e014      	b.n	8004486 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800445c:	f7fe f936 	bl	80026cc <HAL_GetTick>
 8004460:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004462:	e00a      	b.n	800447a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004464:	f7fe f932 	bl	80026cc <HAL_GetTick>
 8004468:	4602      	mov	r2, r0
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	1ad3      	subs	r3, r2, r3
 800446e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004472:	4293      	cmp	r3, r2
 8004474:	d901      	bls.n	800447a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e0b5      	b.n	80045e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800447a:	4b3e      	ldr	r3, [pc, #248]	@ (8004574 <HAL_RCC_OscConfig+0x470>)
 800447c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800447e:	f003 0302 	and.w	r3, r3, #2
 8004482:	2b00      	cmp	r3, #0
 8004484:	d1ee      	bne.n	8004464 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004486:	7dfb      	ldrb	r3, [r7, #23]
 8004488:	2b01      	cmp	r3, #1
 800448a:	d105      	bne.n	8004498 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800448c:	4b39      	ldr	r3, [pc, #228]	@ (8004574 <HAL_RCC_OscConfig+0x470>)
 800448e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004490:	4a38      	ldr	r2, [pc, #224]	@ (8004574 <HAL_RCC_OscConfig+0x470>)
 8004492:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004496:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	699b      	ldr	r3, [r3, #24]
 800449c:	2b00      	cmp	r3, #0
 800449e:	f000 80a1 	beq.w	80045e4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80044a2:	4b34      	ldr	r3, [pc, #208]	@ (8004574 <HAL_RCC_OscConfig+0x470>)
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	f003 030c 	and.w	r3, r3, #12
 80044aa:	2b08      	cmp	r3, #8
 80044ac:	d05c      	beq.n	8004568 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	699b      	ldr	r3, [r3, #24]
 80044b2:	2b02      	cmp	r3, #2
 80044b4:	d141      	bne.n	800453a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044b6:	4b31      	ldr	r3, [pc, #196]	@ (800457c <HAL_RCC_OscConfig+0x478>)
 80044b8:	2200      	movs	r2, #0
 80044ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044bc:	f7fe f906 	bl	80026cc <HAL_GetTick>
 80044c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044c2:	e008      	b.n	80044d6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044c4:	f7fe f902 	bl	80026cc <HAL_GetTick>
 80044c8:	4602      	mov	r2, r0
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	1ad3      	subs	r3, r2, r3
 80044ce:	2b02      	cmp	r3, #2
 80044d0:	d901      	bls.n	80044d6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80044d2:	2303      	movs	r3, #3
 80044d4:	e087      	b.n	80045e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044d6:	4b27      	ldr	r3, [pc, #156]	@ (8004574 <HAL_RCC_OscConfig+0x470>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d1f0      	bne.n	80044c4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	69da      	ldr	r2, [r3, #28]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a1b      	ldr	r3, [r3, #32]
 80044ea:	431a      	orrs	r2, r3
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044f0:	019b      	lsls	r3, r3, #6
 80044f2:	431a      	orrs	r2, r3
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044f8:	085b      	lsrs	r3, r3, #1
 80044fa:	3b01      	subs	r3, #1
 80044fc:	041b      	lsls	r3, r3, #16
 80044fe:	431a      	orrs	r2, r3
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004504:	061b      	lsls	r3, r3, #24
 8004506:	491b      	ldr	r1, [pc, #108]	@ (8004574 <HAL_RCC_OscConfig+0x470>)
 8004508:	4313      	orrs	r3, r2
 800450a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800450c:	4b1b      	ldr	r3, [pc, #108]	@ (800457c <HAL_RCC_OscConfig+0x478>)
 800450e:	2201      	movs	r2, #1
 8004510:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004512:	f7fe f8db 	bl	80026cc <HAL_GetTick>
 8004516:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004518:	e008      	b.n	800452c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800451a:	f7fe f8d7 	bl	80026cc <HAL_GetTick>
 800451e:	4602      	mov	r2, r0
 8004520:	693b      	ldr	r3, [r7, #16]
 8004522:	1ad3      	subs	r3, r2, r3
 8004524:	2b02      	cmp	r3, #2
 8004526:	d901      	bls.n	800452c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004528:	2303      	movs	r3, #3
 800452a:	e05c      	b.n	80045e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800452c:	4b11      	ldr	r3, [pc, #68]	@ (8004574 <HAL_RCC_OscConfig+0x470>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004534:	2b00      	cmp	r3, #0
 8004536:	d0f0      	beq.n	800451a <HAL_RCC_OscConfig+0x416>
 8004538:	e054      	b.n	80045e4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800453a:	4b10      	ldr	r3, [pc, #64]	@ (800457c <HAL_RCC_OscConfig+0x478>)
 800453c:	2200      	movs	r2, #0
 800453e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004540:	f7fe f8c4 	bl	80026cc <HAL_GetTick>
 8004544:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004546:	e008      	b.n	800455a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004548:	f7fe f8c0 	bl	80026cc <HAL_GetTick>
 800454c:	4602      	mov	r2, r0
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	1ad3      	subs	r3, r2, r3
 8004552:	2b02      	cmp	r3, #2
 8004554:	d901      	bls.n	800455a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004556:	2303      	movs	r3, #3
 8004558:	e045      	b.n	80045e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800455a:	4b06      	ldr	r3, [pc, #24]	@ (8004574 <HAL_RCC_OscConfig+0x470>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004562:	2b00      	cmp	r3, #0
 8004564:	d1f0      	bne.n	8004548 <HAL_RCC_OscConfig+0x444>
 8004566:	e03d      	b.n	80045e4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	699b      	ldr	r3, [r3, #24]
 800456c:	2b01      	cmp	r3, #1
 800456e:	d107      	bne.n	8004580 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004570:	2301      	movs	r3, #1
 8004572:	e038      	b.n	80045e6 <HAL_RCC_OscConfig+0x4e2>
 8004574:	40023800 	.word	0x40023800
 8004578:	40007000 	.word	0x40007000
 800457c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004580:	4b1b      	ldr	r3, [pc, #108]	@ (80045f0 <HAL_RCC_OscConfig+0x4ec>)
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	699b      	ldr	r3, [r3, #24]
 800458a:	2b01      	cmp	r3, #1
 800458c:	d028      	beq.n	80045e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004598:	429a      	cmp	r2, r3
 800459a:	d121      	bne.n	80045e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d11a      	bne.n	80045e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80045aa:	68fa      	ldr	r2, [r7, #12]
 80045ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80045b0:	4013      	ands	r3, r2
 80045b2:	687a      	ldr	r2, [r7, #4]
 80045b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80045b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d111      	bne.n	80045e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045c6:	085b      	lsrs	r3, r3, #1
 80045c8:	3b01      	subs	r3, #1
 80045ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80045cc:	429a      	cmp	r2, r3
 80045ce:	d107      	bne.n	80045e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80045dc:	429a      	cmp	r2, r3
 80045de:	d001      	beq.n	80045e4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e000      	b.n	80045e6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80045e4:	2300      	movs	r3, #0
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3718      	adds	r7, #24
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
 80045ee:	bf00      	nop
 80045f0:	40023800 	.word	0x40023800

080045f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b084      	sub	sp, #16
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
 80045fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d101      	bne.n	8004608 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	e0cc      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004608:	4b68      	ldr	r3, [pc, #416]	@ (80047ac <HAL_RCC_ClockConfig+0x1b8>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f003 0307 	and.w	r3, r3, #7
 8004610:	683a      	ldr	r2, [r7, #0]
 8004612:	429a      	cmp	r2, r3
 8004614:	d90c      	bls.n	8004630 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004616:	4b65      	ldr	r3, [pc, #404]	@ (80047ac <HAL_RCC_ClockConfig+0x1b8>)
 8004618:	683a      	ldr	r2, [r7, #0]
 800461a:	b2d2      	uxtb	r2, r2
 800461c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800461e:	4b63      	ldr	r3, [pc, #396]	@ (80047ac <HAL_RCC_ClockConfig+0x1b8>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f003 0307 	and.w	r3, r3, #7
 8004626:	683a      	ldr	r2, [r7, #0]
 8004628:	429a      	cmp	r2, r3
 800462a:	d001      	beq.n	8004630 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	e0b8      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 0302 	and.w	r3, r3, #2
 8004638:	2b00      	cmp	r3, #0
 800463a:	d020      	beq.n	800467e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f003 0304 	and.w	r3, r3, #4
 8004644:	2b00      	cmp	r3, #0
 8004646:	d005      	beq.n	8004654 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004648:	4b59      	ldr	r3, [pc, #356]	@ (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	4a58      	ldr	r2, [pc, #352]	@ (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 800464e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004652:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0308 	and.w	r3, r3, #8
 800465c:	2b00      	cmp	r3, #0
 800465e:	d005      	beq.n	800466c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004660:	4b53      	ldr	r3, [pc, #332]	@ (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	4a52      	ldr	r2, [pc, #328]	@ (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004666:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800466a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800466c:	4b50      	ldr	r3, [pc, #320]	@ (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	494d      	ldr	r1, [pc, #308]	@ (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 800467a:	4313      	orrs	r3, r2
 800467c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f003 0301 	and.w	r3, r3, #1
 8004686:	2b00      	cmp	r3, #0
 8004688:	d044      	beq.n	8004714 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	2b01      	cmp	r3, #1
 8004690:	d107      	bne.n	80046a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004692:	4b47      	ldr	r3, [pc, #284]	@ (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d119      	bne.n	80046d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e07f      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	2b02      	cmp	r3, #2
 80046a8:	d003      	beq.n	80046b2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80046ae:	2b03      	cmp	r3, #3
 80046b0:	d107      	bne.n	80046c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046b2:	4b3f      	ldr	r3, [pc, #252]	@ (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d109      	bne.n	80046d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	e06f      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046c2:	4b3b      	ldr	r3, [pc, #236]	@ (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f003 0302 	and.w	r3, r3, #2
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d101      	bne.n	80046d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e067      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80046d2:	4b37      	ldr	r3, [pc, #220]	@ (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	f023 0203 	bic.w	r2, r3, #3
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	4934      	ldr	r1, [pc, #208]	@ (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 80046e0:	4313      	orrs	r3, r2
 80046e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80046e4:	f7fd fff2 	bl	80026cc <HAL_GetTick>
 80046e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046ea:	e00a      	b.n	8004702 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046ec:	f7fd ffee 	bl	80026cc <HAL_GetTick>
 80046f0:	4602      	mov	r2, r0
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	1ad3      	subs	r3, r2, r3
 80046f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d901      	bls.n	8004702 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80046fe:	2303      	movs	r3, #3
 8004700:	e04f      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004702:	4b2b      	ldr	r3, [pc, #172]	@ (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004704:	689b      	ldr	r3, [r3, #8]
 8004706:	f003 020c 	and.w	r2, r3, #12
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	009b      	lsls	r3, r3, #2
 8004710:	429a      	cmp	r2, r3
 8004712:	d1eb      	bne.n	80046ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004714:	4b25      	ldr	r3, [pc, #148]	@ (80047ac <HAL_RCC_ClockConfig+0x1b8>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 0307 	and.w	r3, r3, #7
 800471c:	683a      	ldr	r2, [r7, #0]
 800471e:	429a      	cmp	r2, r3
 8004720:	d20c      	bcs.n	800473c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004722:	4b22      	ldr	r3, [pc, #136]	@ (80047ac <HAL_RCC_ClockConfig+0x1b8>)
 8004724:	683a      	ldr	r2, [r7, #0]
 8004726:	b2d2      	uxtb	r2, r2
 8004728:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800472a:	4b20      	ldr	r3, [pc, #128]	@ (80047ac <HAL_RCC_ClockConfig+0x1b8>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0307 	and.w	r3, r3, #7
 8004732:	683a      	ldr	r2, [r7, #0]
 8004734:	429a      	cmp	r2, r3
 8004736:	d001      	beq.n	800473c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	e032      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 0304 	and.w	r3, r3, #4
 8004744:	2b00      	cmp	r3, #0
 8004746:	d008      	beq.n	800475a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004748:	4b19      	ldr	r3, [pc, #100]	@ (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	68db      	ldr	r3, [r3, #12]
 8004754:	4916      	ldr	r1, [pc, #88]	@ (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004756:	4313      	orrs	r3, r2
 8004758:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f003 0308 	and.w	r3, r3, #8
 8004762:	2b00      	cmp	r3, #0
 8004764:	d009      	beq.n	800477a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004766:	4b12      	ldr	r3, [pc, #72]	@ (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	691b      	ldr	r3, [r3, #16]
 8004772:	00db      	lsls	r3, r3, #3
 8004774:	490e      	ldr	r1, [pc, #56]	@ (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004776:	4313      	orrs	r3, r2
 8004778:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800477a:	f000 f821 	bl	80047c0 <HAL_RCC_GetSysClockFreq>
 800477e:	4602      	mov	r2, r0
 8004780:	4b0b      	ldr	r3, [pc, #44]	@ (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	091b      	lsrs	r3, r3, #4
 8004786:	f003 030f 	and.w	r3, r3, #15
 800478a:	490a      	ldr	r1, [pc, #40]	@ (80047b4 <HAL_RCC_ClockConfig+0x1c0>)
 800478c:	5ccb      	ldrb	r3, [r1, r3]
 800478e:	fa22 f303 	lsr.w	r3, r2, r3
 8004792:	4a09      	ldr	r2, [pc, #36]	@ (80047b8 <HAL_RCC_ClockConfig+0x1c4>)
 8004794:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004796:	4b09      	ldr	r3, [pc, #36]	@ (80047bc <HAL_RCC_ClockConfig+0x1c8>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4618      	mov	r0, r3
 800479c:	f7fd ff52 	bl	8002644 <HAL_InitTick>

  return HAL_OK;
 80047a0:	2300      	movs	r3, #0
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3710      	adds	r7, #16
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
 80047aa:	bf00      	nop
 80047ac:	40023c00 	.word	0x40023c00
 80047b0:	40023800 	.word	0x40023800
 80047b4:	08009b50 	.word	0x08009b50
 80047b8:	20000004 	.word	0x20000004
 80047bc:	20000008 	.word	0x20000008

080047c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80047c4:	b090      	sub	sp, #64	@ 0x40
 80047c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80047c8:	2300      	movs	r3, #0
 80047ca:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80047cc:	2300      	movs	r3, #0
 80047ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80047d0:	2300      	movs	r3, #0
 80047d2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80047d4:	2300      	movs	r3, #0
 80047d6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80047d8:	4b59      	ldr	r3, [pc, #356]	@ (8004940 <HAL_RCC_GetSysClockFreq+0x180>)
 80047da:	689b      	ldr	r3, [r3, #8]
 80047dc:	f003 030c 	and.w	r3, r3, #12
 80047e0:	2b08      	cmp	r3, #8
 80047e2:	d00d      	beq.n	8004800 <HAL_RCC_GetSysClockFreq+0x40>
 80047e4:	2b08      	cmp	r3, #8
 80047e6:	f200 80a1 	bhi.w	800492c <HAL_RCC_GetSysClockFreq+0x16c>
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d002      	beq.n	80047f4 <HAL_RCC_GetSysClockFreq+0x34>
 80047ee:	2b04      	cmp	r3, #4
 80047f0:	d003      	beq.n	80047fa <HAL_RCC_GetSysClockFreq+0x3a>
 80047f2:	e09b      	b.n	800492c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80047f4:	4b53      	ldr	r3, [pc, #332]	@ (8004944 <HAL_RCC_GetSysClockFreq+0x184>)
 80047f6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80047f8:	e09b      	b.n	8004932 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80047fa:	4b53      	ldr	r3, [pc, #332]	@ (8004948 <HAL_RCC_GetSysClockFreq+0x188>)
 80047fc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80047fe:	e098      	b.n	8004932 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004800:	4b4f      	ldr	r3, [pc, #316]	@ (8004940 <HAL_RCC_GetSysClockFreq+0x180>)
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004808:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800480a:	4b4d      	ldr	r3, [pc, #308]	@ (8004940 <HAL_RCC_GetSysClockFreq+0x180>)
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004812:	2b00      	cmp	r3, #0
 8004814:	d028      	beq.n	8004868 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004816:	4b4a      	ldr	r3, [pc, #296]	@ (8004940 <HAL_RCC_GetSysClockFreq+0x180>)
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	099b      	lsrs	r3, r3, #6
 800481c:	2200      	movs	r2, #0
 800481e:	623b      	str	r3, [r7, #32]
 8004820:	627a      	str	r2, [r7, #36]	@ 0x24
 8004822:	6a3b      	ldr	r3, [r7, #32]
 8004824:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004828:	2100      	movs	r1, #0
 800482a:	4b47      	ldr	r3, [pc, #284]	@ (8004948 <HAL_RCC_GetSysClockFreq+0x188>)
 800482c:	fb03 f201 	mul.w	r2, r3, r1
 8004830:	2300      	movs	r3, #0
 8004832:	fb00 f303 	mul.w	r3, r0, r3
 8004836:	4413      	add	r3, r2
 8004838:	4a43      	ldr	r2, [pc, #268]	@ (8004948 <HAL_RCC_GetSysClockFreq+0x188>)
 800483a:	fba0 1202 	umull	r1, r2, r0, r2
 800483e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004840:	460a      	mov	r2, r1
 8004842:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004844:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004846:	4413      	add	r3, r2
 8004848:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800484a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800484c:	2200      	movs	r2, #0
 800484e:	61bb      	str	r3, [r7, #24]
 8004850:	61fa      	str	r2, [r7, #28]
 8004852:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004856:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800485a:	f7fb fcc1 	bl	80001e0 <__aeabi_uldivmod>
 800485e:	4602      	mov	r2, r0
 8004860:	460b      	mov	r3, r1
 8004862:	4613      	mov	r3, r2
 8004864:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004866:	e053      	b.n	8004910 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004868:	4b35      	ldr	r3, [pc, #212]	@ (8004940 <HAL_RCC_GetSysClockFreq+0x180>)
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	099b      	lsrs	r3, r3, #6
 800486e:	2200      	movs	r2, #0
 8004870:	613b      	str	r3, [r7, #16]
 8004872:	617a      	str	r2, [r7, #20]
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800487a:	f04f 0b00 	mov.w	fp, #0
 800487e:	4652      	mov	r2, sl
 8004880:	465b      	mov	r3, fp
 8004882:	f04f 0000 	mov.w	r0, #0
 8004886:	f04f 0100 	mov.w	r1, #0
 800488a:	0159      	lsls	r1, r3, #5
 800488c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004890:	0150      	lsls	r0, r2, #5
 8004892:	4602      	mov	r2, r0
 8004894:	460b      	mov	r3, r1
 8004896:	ebb2 080a 	subs.w	r8, r2, sl
 800489a:	eb63 090b 	sbc.w	r9, r3, fp
 800489e:	f04f 0200 	mov.w	r2, #0
 80048a2:	f04f 0300 	mov.w	r3, #0
 80048a6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80048aa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80048ae:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80048b2:	ebb2 0408 	subs.w	r4, r2, r8
 80048b6:	eb63 0509 	sbc.w	r5, r3, r9
 80048ba:	f04f 0200 	mov.w	r2, #0
 80048be:	f04f 0300 	mov.w	r3, #0
 80048c2:	00eb      	lsls	r3, r5, #3
 80048c4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80048c8:	00e2      	lsls	r2, r4, #3
 80048ca:	4614      	mov	r4, r2
 80048cc:	461d      	mov	r5, r3
 80048ce:	eb14 030a 	adds.w	r3, r4, sl
 80048d2:	603b      	str	r3, [r7, #0]
 80048d4:	eb45 030b 	adc.w	r3, r5, fp
 80048d8:	607b      	str	r3, [r7, #4]
 80048da:	f04f 0200 	mov.w	r2, #0
 80048de:	f04f 0300 	mov.w	r3, #0
 80048e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80048e6:	4629      	mov	r1, r5
 80048e8:	028b      	lsls	r3, r1, #10
 80048ea:	4621      	mov	r1, r4
 80048ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80048f0:	4621      	mov	r1, r4
 80048f2:	028a      	lsls	r2, r1, #10
 80048f4:	4610      	mov	r0, r2
 80048f6:	4619      	mov	r1, r3
 80048f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048fa:	2200      	movs	r2, #0
 80048fc:	60bb      	str	r3, [r7, #8]
 80048fe:	60fa      	str	r2, [r7, #12]
 8004900:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004904:	f7fb fc6c 	bl	80001e0 <__aeabi_uldivmod>
 8004908:	4602      	mov	r2, r0
 800490a:	460b      	mov	r3, r1
 800490c:	4613      	mov	r3, r2
 800490e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004910:	4b0b      	ldr	r3, [pc, #44]	@ (8004940 <HAL_RCC_GetSysClockFreq+0x180>)
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	0c1b      	lsrs	r3, r3, #16
 8004916:	f003 0303 	and.w	r3, r3, #3
 800491a:	3301      	adds	r3, #1
 800491c:	005b      	lsls	r3, r3, #1
 800491e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004920:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004924:	fbb2 f3f3 	udiv	r3, r2, r3
 8004928:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800492a:	e002      	b.n	8004932 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800492c:	4b05      	ldr	r3, [pc, #20]	@ (8004944 <HAL_RCC_GetSysClockFreq+0x184>)
 800492e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004930:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004932:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004934:	4618      	mov	r0, r3
 8004936:	3740      	adds	r7, #64	@ 0x40
 8004938:	46bd      	mov	sp, r7
 800493a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800493e:	bf00      	nop
 8004940:	40023800 	.word	0x40023800
 8004944:	00f42400 	.word	0x00f42400
 8004948:	017d7840 	.word	0x017d7840

0800494c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800494c:	b480      	push	{r7}
 800494e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004950:	4b03      	ldr	r3, [pc, #12]	@ (8004960 <HAL_RCC_GetHCLKFreq+0x14>)
 8004952:	681b      	ldr	r3, [r3, #0]
}
 8004954:	4618      	mov	r0, r3
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr
 800495e:	bf00      	nop
 8004960:	20000004 	.word	0x20000004

08004964 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004968:	f7ff fff0 	bl	800494c <HAL_RCC_GetHCLKFreq>
 800496c:	4602      	mov	r2, r0
 800496e:	4b05      	ldr	r3, [pc, #20]	@ (8004984 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	0a9b      	lsrs	r3, r3, #10
 8004974:	f003 0307 	and.w	r3, r3, #7
 8004978:	4903      	ldr	r1, [pc, #12]	@ (8004988 <HAL_RCC_GetPCLK1Freq+0x24>)
 800497a:	5ccb      	ldrb	r3, [r1, r3]
 800497c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004980:	4618      	mov	r0, r3
 8004982:	bd80      	pop	{r7, pc}
 8004984:	40023800 	.word	0x40023800
 8004988:	08009b60 	.word	0x08009b60

0800498c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004990:	f7ff ffdc 	bl	800494c <HAL_RCC_GetHCLKFreq>
 8004994:	4602      	mov	r2, r0
 8004996:	4b05      	ldr	r3, [pc, #20]	@ (80049ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	0b5b      	lsrs	r3, r3, #13
 800499c:	f003 0307 	and.w	r3, r3, #7
 80049a0:	4903      	ldr	r1, [pc, #12]	@ (80049b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049a2:	5ccb      	ldrb	r3, [r1, r3]
 80049a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	bd80      	pop	{r7, pc}
 80049ac:	40023800 	.word	0x40023800
 80049b0:	08009b60 	.word	0x08009b60

080049b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b082      	sub	sp, #8
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d101      	bne.n	80049c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	e041      	b.n	8004a4a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d106      	bne.n	80049e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2200      	movs	r2, #0
 80049d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	f7fd fc44 	bl	8002268 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2202      	movs	r2, #2
 80049e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	3304      	adds	r3, #4
 80049f0:	4619      	mov	r1, r3
 80049f2:	4610      	mov	r0, r2
 80049f4:	f000 fd96 	bl	8005524 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2201      	movs	r2, #1
 80049fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2201      	movs	r2, #1
 8004a14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2201      	movs	r2, #1
 8004a44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a48:	2300      	movs	r3, #0
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3708      	adds	r7, #8
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}
	...

08004a54 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a54:	b480      	push	{r7}
 8004a56:	b085      	sub	sp, #20
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a62:	b2db      	uxtb	r3, r3
 8004a64:	2b01      	cmp	r3, #1
 8004a66:	d001      	beq.n	8004a6c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	e04e      	b.n	8004b0a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2202      	movs	r2, #2
 8004a70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	68da      	ldr	r2, [r3, #12]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f042 0201 	orr.w	r2, r2, #1
 8004a82:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a23      	ldr	r2, [pc, #140]	@ (8004b18 <HAL_TIM_Base_Start_IT+0xc4>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d022      	beq.n	8004ad4 <HAL_TIM_Base_Start_IT+0x80>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a96:	d01d      	beq.n	8004ad4 <HAL_TIM_Base_Start_IT+0x80>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a1f      	ldr	r2, [pc, #124]	@ (8004b1c <HAL_TIM_Base_Start_IT+0xc8>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d018      	beq.n	8004ad4 <HAL_TIM_Base_Start_IT+0x80>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a1e      	ldr	r2, [pc, #120]	@ (8004b20 <HAL_TIM_Base_Start_IT+0xcc>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d013      	beq.n	8004ad4 <HAL_TIM_Base_Start_IT+0x80>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a1c      	ldr	r2, [pc, #112]	@ (8004b24 <HAL_TIM_Base_Start_IT+0xd0>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d00e      	beq.n	8004ad4 <HAL_TIM_Base_Start_IT+0x80>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a1b      	ldr	r2, [pc, #108]	@ (8004b28 <HAL_TIM_Base_Start_IT+0xd4>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d009      	beq.n	8004ad4 <HAL_TIM_Base_Start_IT+0x80>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a19      	ldr	r2, [pc, #100]	@ (8004b2c <HAL_TIM_Base_Start_IT+0xd8>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d004      	beq.n	8004ad4 <HAL_TIM_Base_Start_IT+0x80>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a18      	ldr	r2, [pc, #96]	@ (8004b30 <HAL_TIM_Base_Start_IT+0xdc>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d111      	bne.n	8004af8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	f003 0307 	and.w	r3, r3, #7
 8004ade:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	2b06      	cmp	r3, #6
 8004ae4:	d010      	beq.n	8004b08 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f042 0201 	orr.w	r2, r2, #1
 8004af4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004af6:	e007      	b.n	8004b08 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	681a      	ldr	r2, [r3, #0]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f042 0201 	orr.w	r2, r2, #1
 8004b06:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b08:	2300      	movs	r3, #0
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	3714      	adds	r7, #20
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr
 8004b16:	bf00      	nop
 8004b18:	40010000 	.word	0x40010000
 8004b1c:	40000400 	.word	0x40000400
 8004b20:	40000800 	.word	0x40000800
 8004b24:	40000c00 	.word	0x40000c00
 8004b28:	40010400 	.word	0x40010400
 8004b2c:	40014000 	.word	0x40014000
 8004b30:	40001800 	.word	0x40001800

08004b34 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b082      	sub	sp, #8
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d101      	bne.n	8004b46 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e041      	b.n	8004bca <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d106      	bne.n	8004b60 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f000 f839 	bl	8004bd2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2202      	movs	r2, #2
 8004b64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681a      	ldr	r2, [r3, #0]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	3304      	adds	r3, #4
 8004b70:	4619      	mov	r1, r3
 8004b72:	4610      	mov	r0, r2
 8004b74:	f000 fcd6 	bl	8005524 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2201      	movs	r2, #1
 8004b84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2201      	movs	r2, #1
 8004b94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2201      	movs	r2, #1
 8004bac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004bc8:	2300      	movs	r3, #0
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	3708      	adds	r7, #8
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}

08004bd2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004bd2:	b480      	push	{r7}
 8004bd4:	b083      	sub	sp, #12
 8004bd6:	af00      	add	r7, sp, #0
 8004bd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004bda:	bf00      	nop
 8004bdc:	370c      	adds	r7, #12
 8004bde:	46bd      	mov	sp, r7
 8004be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be4:	4770      	bx	lr
	...

08004be8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b084      	sub	sp, #16
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
 8004bf0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d109      	bne.n	8004c0c <HAL_TIM_PWM_Start+0x24>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004bfe:	b2db      	uxtb	r3, r3
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	bf14      	ite	ne
 8004c04:	2301      	movne	r3, #1
 8004c06:	2300      	moveq	r3, #0
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	e022      	b.n	8004c52 <HAL_TIM_PWM_Start+0x6a>
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	2b04      	cmp	r3, #4
 8004c10:	d109      	bne.n	8004c26 <HAL_TIM_PWM_Start+0x3e>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	2b01      	cmp	r3, #1
 8004c1c:	bf14      	ite	ne
 8004c1e:	2301      	movne	r3, #1
 8004c20:	2300      	moveq	r3, #0
 8004c22:	b2db      	uxtb	r3, r3
 8004c24:	e015      	b.n	8004c52 <HAL_TIM_PWM_Start+0x6a>
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	2b08      	cmp	r3, #8
 8004c2a:	d109      	bne.n	8004c40 <HAL_TIM_PWM_Start+0x58>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c32:	b2db      	uxtb	r3, r3
 8004c34:	2b01      	cmp	r3, #1
 8004c36:	bf14      	ite	ne
 8004c38:	2301      	movne	r3, #1
 8004c3a:	2300      	moveq	r3, #0
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	e008      	b.n	8004c52 <HAL_TIM_PWM_Start+0x6a>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	bf14      	ite	ne
 8004c4c:	2301      	movne	r3, #1
 8004c4e:	2300      	moveq	r3, #0
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d001      	beq.n	8004c5a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004c56:	2301      	movs	r3, #1
 8004c58:	e07c      	b.n	8004d54 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d104      	bne.n	8004c6a <HAL_TIM_PWM_Start+0x82>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2202      	movs	r2, #2
 8004c64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c68:	e013      	b.n	8004c92 <HAL_TIM_PWM_Start+0xaa>
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	2b04      	cmp	r3, #4
 8004c6e:	d104      	bne.n	8004c7a <HAL_TIM_PWM_Start+0x92>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2202      	movs	r2, #2
 8004c74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c78:	e00b      	b.n	8004c92 <HAL_TIM_PWM_Start+0xaa>
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	2b08      	cmp	r3, #8
 8004c7e:	d104      	bne.n	8004c8a <HAL_TIM_PWM_Start+0xa2>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2202      	movs	r2, #2
 8004c84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c88:	e003      	b.n	8004c92 <HAL_TIM_PWM_Start+0xaa>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2202      	movs	r2, #2
 8004c8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2201      	movs	r2, #1
 8004c98:	6839      	ldr	r1, [r7, #0]
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f000 ff32 	bl	8005b04 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a2d      	ldr	r2, [pc, #180]	@ (8004d5c <HAL_TIM_PWM_Start+0x174>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d004      	beq.n	8004cb4 <HAL_TIM_PWM_Start+0xcc>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a2c      	ldr	r2, [pc, #176]	@ (8004d60 <HAL_TIM_PWM_Start+0x178>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d101      	bne.n	8004cb8 <HAL_TIM_PWM_Start+0xd0>
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	e000      	b.n	8004cba <HAL_TIM_PWM_Start+0xd2>
 8004cb8:	2300      	movs	r3, #0
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d007      	beq.n	8004cce <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004ccc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a22      	ldr	r2, [pc, #136]	@ (8004d5c <HAL_TIM_PWM_Start+0x174>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d022      	beq.n	8004d1e <HAL_TIM_PWM_Start+0x136>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ce0:	d01d      	beq.n	8004d1e <HAL_TIM_PWM_Start+0x136>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a1f      	ldr	r2, [pc, #124]	@ (8004d64 <HAL_TIM_PWM_Start+0x17c>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d018      	beq.n	8004d1e <HAL_TIM_PWM_Start+0x136>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a1d      	ldr	r2, [pc, #116]	@ (8004d68 <HAL_TIM_PWM_Start+0x180>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d013      	beq.n	8004d1e <HAL_TIM_PWM_Start+0x136>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a1c      	ldr	r2, [pc, #112]	@ (8004d6c <HAL_TIM_PWM_Start+0x184>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d00e      	beq.n	8004d1e <HAL_TIM_PWM_Start+0x136>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a16      	ldr	r2, [pc, #88]	@ (8004d60 <HAL_TIM_PWM_Start+0x178>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d009      	beq.n	8004d1e <HAL_TIM_PWM_Start+0x136>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a18      	ldr	r2, [pc, #96]	@ (8004d70 <HAL_TIM_PWM_Start+0x188>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d004      	beq.n	8004d1e <HAL_TIM_PWM_Start+0x136>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a16      	ldr	r2, [pc, #88]	@ (8004d74 <HAL_TIM_PWM_Start+0x18c>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d111      	bne.n	8004d42 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	f003 0307 	and.w	r3, r3, #7
 8004d28:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2b06      	cmp	r3, #6
 8004d2e:	d010      	beq.n	8004d52 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f042 0201 	orr.w	r2, r2, #1
 8004d3e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d40:	e007      	b.n	8004d52 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	681a      	ldr	r2, [r3, #0]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f042 0201 	orr.w	r2, r2, #1
 8004d50:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d52:	2300      	movs	r3, #0
}
 8004d54:	4618      	mov	r0, r3
 8004d56:	3710      	adds	r7, #16
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bd80      	pop	{r7, pc}
 8004d5c:	40010000 	.word	0x40010000
 8004d60:	40010400 	.word	0x40010400
 8004d64:	40000400 	.word	0x40000400
 8004d68:	40000800 	.word	0x40000800
 8004d6c:	40000c00 	.word	0x40000c00
 8004d70:	40014000 	.word	0x40014000
 8004d74:	40001800 	.word	0x40001800

08004d78 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b086      	sub	sp, #24
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
 8004d80:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d101      	bne.n	8004d8c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	e097      	b.n	8004ebc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d106      	bne.n	8004da6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004da0:	6878      	ldr	r0, [r7, #4]
 8004da2:	f7fd f9c7 	bl	8002134 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2202      	movs	r2, #2
 8004daa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	687a      	ldr	r2, [r7, #4]
 8004db6:	6812      	ldr	r2, [r2, #0]
 8004db8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004dbc:	f023 0307 	bic.w	r3, r3, #7
 8004dc0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	3304      	adds	r3, #4
 8004dca:	4619      	mov	r1, r3
 8004dcc:	4610      	mov	r0, r2
 8004dce:	f000 fba9 	bl	8005524 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	699b      	ldr	r3, [r3, #24]
 8004de0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	6a1b      	ldr	r3, [r3, #32]
 8004de8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	697a      	ldr	r2, [r7, #20]
 8004df0:	4313      	orrs	r3, r2
 8004df2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004df4:	693b      	ldr	r3, [r7, #16]
 8004df6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004dfa:	f023 0303 	bic.w	r3, r3, #3
 8004dfe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	689a      	ldr	r2, [r3, #8]
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	699b      	ldr	r3, [r3, #24]
 8004e08:	021b      	lsls	r3, r3, #8
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	693a      	ldr	r2, [r7, #16]
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004e18:	f023 030c 	bic.w	r3, r3, #12
 8004e1c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004e24:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e28:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	68da      	ldr	r2, [r3, #12]
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	69db      	ldr	r3, [r3, #28]
 8004e32:	021b      	lsls	r3, r3, #8
 8004e34:	4313      	orrs	r3, r2
 8004e36:	693a      	ldr	r2, [r7, #16]
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	691b      	ldr	r3, [r3, #16]
 8004e40:	011a      	lsls	r2, r3, #4
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	6a1b      	ldr	r3, [r3, #32]
 8004e46:	031b      	lsls	r3, r3, #12
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	693a      	ldr	r2, [r7, #16]
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004e56:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004e5e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	685a      	ldr	r2, [r3, #4]
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	695b      	ldr	r3, [r3, #20]
 8004e68:	011b      	lsls	r3, r3, #4
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	68fa      	ldr	r2, [r7, #12]
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	697a      	ldr	r2, [r7, #20]
 8004e78:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	693a      	ldr	r2, [r7, #16]
 8004e80:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	68fa      	ldr	r2, [r7, #12]
 8004e88:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2201      	movs	r2, #1
 8004e8e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2201      	movs	r2, #1
 8004e96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2201      	movs	r2, #1
 8004eae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004eba:	2300      	movs	r3, #0
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	3718      	adds	r7, #24
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}

08004ec4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b084      	sub	sp, #16
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
 8004ecc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004ed4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004edc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004ee4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004eec:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d110      	bne.n	8004f16 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004ef4:	7bfb      	ldrb	r3, [r7, #15]
 8004ef6:	2b01      	cmp	r3, #1
 8004ef8:	d102      	bne.n	8004f00 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004efa:	7b7b      	ldrb	r3, [r7, #13]
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	d001      	beq.n	8004f04 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e069      	b.n	8004fd8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2202      	movs	r2, #2
 8004f08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2202      	movs	r2, #2
 8004f10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f14:	e031      	b.n	8004f7a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	2b04      	cmp	r3, #4
 8004f1a:	d110      	bne.n	8004f3e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004f1c:	7bbb      	ldrb	r3, [r7, #14]
 8004f1e:	2b01      	cmp	r3, #1
 8004f20:	d102      	bne.n	8004f28 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004f22:	7b3b      	ldrb	r3, [r7, #12]
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d001      	beq.n	8004f2c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e055      	b.n	8004fd8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2202      	movs	r2, #2
 8004f30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2202      	movs	r2, #2
 8004f38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004f3c:	e01d      	b.n	8004f7a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004f3e:	7bfb      	ldrb	r3, [r7, #15]
 8004f40:	2b01      	cmp	r3, #1
 8004f42:	d108      	bne.n	8004f56 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004f44:	7bbb      	ldrb	r3, [r7, #14]
 8004f46:	2b01      	cmp	r3, #1
 8004f48:	d105      	bne.n	8004f56 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004f4a:	7b7b      	ldrb	r3, [r7, #13]
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	d102      	bne.n	8004f56 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004f50:	7b3b      	ldrb	r3, [r7, #12]
 8004f52:	2b01      	cmp	r3, #1
 8004f54:	d001      	beq.n	8004f5a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004f56:	2301      	movs	r3, #1
 8004f58:	e03e      	b.n	8004fd8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2202      	movs	r2, #2
 8004f5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2202      	movs	r2, #2
 8004f66:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2202      	movs	r2, #2
 8004f6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2202      	movs	r2, #2
 8004f76:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d003      	beq.n	8004f88 <HAL_TIM_Encoder_Start+0xc4>
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	2b04      	cmp	r3, #4
 8004f84:	d008      	beq.n	8004f98 <HAL_TIM_Encoder_Start+0xd4>
 8004f86:	e00f      	b.n	8004fa8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	2100      	movs	r1, #0
 8004f90:	4618      	mov	r0, r3
 8004f92:	f000 fdb7 	bl	8005b04 <TIM_CCxChannelCmd>
      break;
 8004f96:	e016      	b.n	8004fc6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	2201      	movs	r2, #1
 8004f9e:	2104      	movs	r1, #4
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f000 fdaf 	bl	8005b04 <TIM_CCxChannelCmd>
      break;
 8004fa6:	e00e      	b.n	8004fc6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	2201      	movs	r2, #1
 8004fae:	2100      	movs	r1, #0
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f000 fda7 	bl	8005b04 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	2104      	movs	r1, #4
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f000 fda0 	bl	8005b04 <TIM_CCxChannelCmd>
      break;
 8004fc4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f042 0201 	orr.w	r2, r2, #1
 8004fd4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004fd6:	2300      	movs	r3, #0
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	3710      	adds	r7, #16
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bd80      	pop	{r7, pc}

08004fe0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b084      	sub	sp, #16
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	68db      	ldr	r3, [r3, #12]
 8004fee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	691b      	ldr	r3, [r3, #16]
 8004ff6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	f003 0302 	and.w	r3, r3, #2
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d020      	beq.n	8005044 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	f003 0302 	and.w	r3, r3, #2
 8005008:	2b00      	cmp	r3, #0
 800500a:	d01b      	beq.n	8005044 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f06f 0202 	mvn.w	r2, #2
 8005014:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2201      	movs	r2, #1
 800501a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	699b      	ldr	r3, [r3, #24]
 8005022:	f003 0303 	and.w	r3, r3, #3
 8005026:	2b00      	cmp	r3, #0
 8005028:	d003      	beq.n	8005032 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f000 fa5b 	bl	80054e6 <HAL_TIM_IC_CaptureCallback>
 8005030:	e005      	b.n	800503e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005032:	6878      	ldr	r0, [r7, #4]
 8005034:	f000 fa4d 	bl	80054d2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005038:	6878      	ldr	r0, [r7, #4]
 800503a:	f000 fa5e 	bl	80054fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2200      	movs	r2, #0
 8005042:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	f003 0304 	and.w	r3, r3, #4
 800504a:	2b00      	cmp	r3, #0
 800504c:	d020      	beq.n	8005090 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	f003 0304 	and.w	r3, r3, #4
 8005054:	2b00      	cmp	r3, #0
 8005056:	d01b      	beq.n	8005090 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f06f 0204 	mvn.w	r2, #4
 8005060:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2202      	movs	r2, #2
 8005066:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	699b      	ldr	r3, [r3, #24]
 800506e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005072:	2b00      	cmp	r3, #0
 8005074:	d003      	beq.n	800507e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f000 fa35 	bl	80054e6 <HAL_TIM_IC_CaptureCallback>
 800507c:	e005      	b.n	800508a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f000 fa27 	bl	80054d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005084:	6878      	ldr	r0, [r7, #4]
 8005086:	f000 fa38 	bl	80054fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2200      	movs	r2, #0
 800508e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	f003 0308 	and.w	r3, r3, #8
 8005096:	2b00      	cmp	r3, #0
 8005098:	d020      	beq.n	80050dc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	f003 0308 	and.w	r3, r3, #8
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d01b      	beq.n	80050dc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f06f 0208 	mvn.w	r2, #8
 80050ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2204      	movs	r2, #4
 80050b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	69db      	ldr	r3, [r3, #28]
 80050ba:	f003 0303 	and.w	r3, r3, #3
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d003      	beq.n	80050ca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050c2:	6878      	ldr	r0, [r7, #4]
 80050c4:	f000 fa0f 	bl	80054e6 <HAL_TIM_IC_CaptureCallback>
 80050c8:	e005      	b.n	80050d6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f000 fa01 	bl	80054d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050d0:	6878      	ldr	r0, [r7, #4]
 80050d2:	f000 fa12 	bl	80054fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2200      	movs	r2, #0
 80050da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	f003 0310 	and.w	r3, r3, #16
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d020      	beq.n	8005128 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	f003 0310 	and.w	r3, r3, #16
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d01b      	beq.n	8005128 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f06f 0210 	mvn.w	r2, #16
 80050f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2208      	movs	r2, #8
 80050fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	69db      	ldr	r3, [r3, #28]
 8005106:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800510a:	2b00      	cmp	r3, #0
 800510c:	d003      	beq.n	8005116 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800510e:	6878      	ldr	r0, [r7, #4]
 8005110:	f000 f9e9 	bl	80054e6 <HAL_TIM_IC_CaptureCallback>
 8005114:	e005      	b.n	8005122 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005116:	6878      	ldr	r0, [r7, #4]
 8005118:	f000 f9db 	bl	80054d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800511c:	6878      	ldr	r0, [r7, #4]
 800511e:	f000 f9ec 	bl	80054fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	f003 0301 	and.w	r3, r3, #1
 800512e:	2b00      	cmp	r3, #0
 8005130:	d00c      	beq.n	800514c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	f003 0301 	and.w	r3, r3, #1
 8005138:	2b00      	cmp	r3, #0
 800513a:	d007      	beq.n	800514c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f06f 0201 	mvn.w	r2, #1
 8005144:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f7fb fb68 	bl	800081c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005152:	2b00      	cmp	r3, #0
 8005154:	d00c      	beq.n	8005170 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800515c:	2b00      	cmp	r3, #0
 800515e:	d007      	beq.n	8005170 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005168:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f000 fdc8 	bl	8005d00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005176:	2b00      	cmp	r3, #0
 8005178:	d00c      	beq.n	8005194 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005180:	2b00      	cmp	r3, #0
 8005182:	d007      	beq.n	8005194 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800518c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f000 f9bd 	bl	800550e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	f003 0320 	and.w	r3, r3, #32
 800519a:	2b00      	cmp	r3, #0
 800519c:	d00c      	beq.n	80051b8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	f003 0320 	and.w	r3, r3, #32
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d007      	beq.n	80051b8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f06f 0220 	mvn.w	r2, #32
 80051b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80051b2:	6878      	ldr	r0, [r7, #4]
 80051b4:	f000 fd9a 	bl	8005cec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80051b8:	bf00      	nop
 80051ba:	3710      	adds	r7, #16
 80051bc:	46bd      	mov	sp, r7
 80051be:	bd80      	pop	{r7, pc}

080051c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b086      	sub	sp, #24
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	60f8      	str	r0, [r7, #12]
 80051c8:	60b9      	str	r1, [r7, #8]
 80051ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051cc:	2300      	movs	r3, #0
 80051ce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	d101      	bne.n	80051de <HAL_TIM_PWM_ConfigChannel+0x1e>
 80051da:	2302      	movs	r3, #2
 80051dc:	e0ae      	b.n	800533c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2201      	movs	r2, #1
 80051e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2b0c      	cmp	r3, #12
 80051ea:	f200 809f 	bhi.w	800532c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80051ee:	a201      	add	r2, pc, #4	@ (adr r2, 80051f4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80051f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051f4:	08005229 	.word	0x08005229
 80051f8:	0800532d 	.word	0x0800532d
 80051fc:	0800532d 	.word	0x0800532d
 8005200:	0800532d 	.word	0x0800532d
 8005204:	08005269 	.word	0x08005269
 8005208:	0800532d 	.word	0x0800532d
 800520c:	0800532d 	.word	0x0800532d
 8005210:	0800532d 	.word	0x0800532d
 8005214:	080052ab 	.word	0x080052ab
 8005218:	0800532d 	.word	0x0800532d
 800521c:	0800532d 	.word	0x0800532d
 8005220:	0800532d 	.word	0x0800532d
 8005224:	080052eb 	.word	0x080052eb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	68b9      	ldr	r1, [r7, #8]
 800522e:	4618      	mov	r0, r3
 8005230:	f000 fa1e 	bl	8005670 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	699a      	ldr	r2, [r3, #24]
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f042 0208 	orr.w	r2, r2, #8
 8005242:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	699a      	ldr	r2, [r3, #24]
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f022 0204 	bic.w	r2, r2, #4
 8005252:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	6999      	ldr	r1, [r3, #24]
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	691a      	ldr	r2, [r3, #16]
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	430a      	orrs	r2, r1
 8005264:	619a      	str	r2, [r3, #24]
      break;
 8005266:	e064      	b.n	8005332 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	68b9      	ldr	r1, [r7, #8]
 800526e:	4618      	mov	r0, r3
 8005270:	f000 fa6e 	bl	8005750 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	699a      	ldr	r2, [r3, #24]
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005282:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	699a      	ldr	r2, [r3, #24]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005292:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	6999      	ldr	r1, [r3, #24]
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	691b      	ldr	r3, [r3, #16]
 800529e:	021a      	lsls	r2, r3, #8
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	430a      	orrs	r2, r1
 80052a6:	619a      	str	r2, [r3, #24]
      break;
 80052a8:	e043      	b.n	8005332 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	68b9      	ldr	r1, [r7, #8]
 80052b0:	4618      	mov	r0, r3
 80052b2:	f000 fac3 	bl	800583c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	69da      	ldr	r2, [r3, #28]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f042 0208 	orr.w	r2, r2, #8
 80052c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	69da      	ldr	r2, [r3, #28]
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f022 0204 	bic.w	r2, r2, #4
 80052d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	69d9      	ldr	r1, [r3, #28]
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	691a      	ldr	r2, [r3, #16]
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	430a      	orrs	r2, r1
 80052e6:	61da      	str	r2, [r3, #28]
      break;
 80052e8:	e023      	b.n	8005332 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	68b9      	ldr	r1, [r7, #8]
 80052f0:	4618      	mov	r0, r3
 80052f2:	f000 fb17 	bl	8005924 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	69da      	ldr	r2, [r3, #28]
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005304:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	69da      	ldr	r2, [r3, #28]
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005314:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	69d9      	ldr	r1, [r3, #28]
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	691b      	ldr	r3, [r3, #16]
 8005320:	021a      	lsls	r2, r3, #8
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	430a      	orrs	r2, r1
 8005328:	61da      	str	r2, [r3, #28]
      break;
 800532a:	e002      	b.n	8005332 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	75fb      	strb	r3, [r7, #23]
      break;
 8005330:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2200      	movs	r2, #0
 8005336:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800533a:	7dfb      	ldrb	r3, [r7, #23]
}
 800533c:	4618      	mov	r0, r3
 800533e:	3718      	adds	r7, #24
 8005340:	46bd      	mov	sp, r7
 8005342:	bd80      	pop	{r7, pc}

08005344 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b084      	sub	sp, #16
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
 800534c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800534e:	2300      	movs	r3, #0
 8005350:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005358:	2b01      	cmp	r3, #1
 800535a:	d101      	bne.n	8005360 <HAL_TIM_ConfigClockSource+0x1c>
 800535c:	2302      	movs	r3, #2
 800535e:	e0b4      	b.n	80054ca <HAL_TIM_ConfigClockSource+0x186>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2202      	movs	r2, #2
 800536c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800537e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005386:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	68ba      	ldr	r2, [r7, #8]
 800538e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005398:	d03e      	beq.n	8005418 <HAL_TIM_ConfigClockSource+0xd4>
 800539a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800539e:	f200 8087 	bhi.w	80054b0 <HAL_TIM_ConfigClockSource+0x16c>
 80053a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053a6:	f000 8086 	beq.w	80054b6 <HAL_TIM_ConfigClockSource+0x172>
 80053aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053ae:	d87f      	bhi.n	80054b0 <HAL_TIM_ConfigClockSource+0x16c>
 80053b0:	2b70      	cmp	r3, #112	@ 0x70
 80053b2:	d01a      	beq.n	80053ea <HAL_TIM_ConfigClockSource+0xa6>
 80053b4:	2b70      	cmp	r3, #112	@ 0x70
 80053b6:	d87b      	bhi.n	80054b0 <HAL_TIM_ConfigClockSource+0x16c>
 80053b8:	2b60      	cmp	r3, #96	@ 0x60
 80053ba:	d050      	beq.n	800545e <HAL_TIM_ConfigClockSource+0x11a>
 80053bc:	2b60      	cmp	r3, #96	@ 0x60
 80053be:	d877      	bhi.n	80054b0 <HAL_TIM_ConfigClockSource+0x16c>
 80053c0:	2b50      	cmp	r3, #80	@ 0x50
 80053c2:	d03c      	beq.n	800543e <HAL_TIM_ConfigClockSource+0xfa>
 80053c4:	2b50      	cmp	r3, #80	@ 0x50
 80053c6:	d873      	bhi.n	80054b0 <HAL_TIM_ConfigClockSource+0x16c>
 80053c8:	2b40      	cmp	r3, #64	@ 0x40
 80053ca:	d058      	beq.n	800547e <HAL_TIM_ConfigClockSource+0x13a>
 80053cc:	2b40      	cmp	r3, #64	@ 0x40
 80053ce:	d86f      	bhi.n	80054b0 <HAL_TIM_ConfigClockSource+0x16c>
 80053d0:	2b30      	cmp	r3, #48	@ 0x30
 80053d2:	d064      	beq.n	800549e <HAL_TIM_ConfigClockSource+0x15a>
 80053d4:	2b30      	cmp	r3, #48	@ 0x30
 80053d6:	d86b      	bhi.n	80054b0 <HAL_TIM_ConfigClockSource+0x16c>
 80053d8:	2b20      	cmp	r3, #32
 80053da:	d060      	beq.n	800549e <HAL_TIM_ConfigClockSource+0x15a>
 80053dc:	2b20      	cmp	r3, #32
 80053de:	d867      	bhi.n	80054b0 <HAL_TIM_ConfigClockSource+0x16c>
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d05c      	beq.n	800549e <HAL_TIM_ConfigClockSource+0x15a>
 80053e4:	2b10      	cmp	r3, #16
 80053e6:	d05a      	beq.n	800549e <HAL_TIM_ConfigClockSource+0x15a>
 80053e8:	e062      	b.n	80054b0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80053fa:	f000 fb63 	bl	8005ac4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	689b      	ldr	r3, [r3, #8]
 8005404:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800540c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	68ba      	ldr	r2, [r7, #8]
 8005414:	609a      	str	r2, [r3, #8]
      break;
 8005416:	e04f      	b.n	80054b8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005428:	f000 fb4c 	bl	8005ac4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	689a      	ldr	r2, [r3, #8]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800543a:	609a      	str	r2, [r3, #8]
      break;
 800543c:	e03c      	b.n	80054b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800544a:	461a      	mov	r2, r3
 800544c:	f000 fac0 	bl	80059d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	2150      	movs	r1, #80	@ 0x50
 8005456:	4618      	mov	r0, r3
 8005458:	f000 fb19 	bl	8005a8e <TIM_ITRx_SetConfig>
      break;
 800545c:	e02c      	b.n	80054b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800546a:	461a      	mov	r2, r3
 800546c:	f000 fadf 	bl	8005a2e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	2160      	movs	r1, #96	@ 0x60
 8005476:	4618      	mov	r0, r3
 8005478:	f000 fb09 	bl	8005a8e <TIM_ITRx_SetConfig>
      break;
 800547c:	e01c      	b.n	80054b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800548a:	461a      	mov	r2, r3
 800548c:	f000 faa0 	bl	80059d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	2140      	movs	r1, #64	@ 0x40
 8005496:	4618      	mov	r0, r3
 8005498:	f000 faf9 	bl	8005a8e <TIM_ITRx_SetConfig>
      break;
 800549c:	e00c      	b.n	80054b8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4619      	mov	r1, r3
 80054a8:	4610      	mov	r0, r2
 80054aa:	f000 faf0 	bl	8005a8e <TIM_ITRx_SetConfig>
      break;
 80054ae:	e003      	b.n	80054b8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80054b0:	2301      	movs	r3, #1
 80054b2:	73fb      	strb	r3, [r7, #15]
      break;
 80054b4:	e000      	b.n	80054b8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80054b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2201      	movs	r2, #1
 80054bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2200      	movs	r2, #0
 80054c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80054c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	3710      	adds	r7, #16
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}

080054d2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054d2:	b480      	push	{r7}
 80054d4:	b083      	sub	sp, #12
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054da:	bf00      	nop
 80054dc:	370c      	adds	r7, #12
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr

080054e6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80054e6:	b480      	push	{r7}
 80054e8:	b083      	sub	sp, #12
 80054ea:	af00      	add	r7, sp, #0
 80054ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054ee:	bf00      	nop
 80054f0:	370c      	adds	r7, #12
 80054f2:	46bd      	mov	sp, r7
 80054f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f8:	4770      	bx	lr

080054fa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054fa:	b480      	push	{r7}
 80054fc:	b083      	sub	sp, #12
 80054fe:	af00      	add	r7, sp, #0
 8005500:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005502:	bf00      	nop
 8005504:	370c      	adds	r7, #12
 8005506:	46bd      	mov	sp, r7
 8005508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550c:	4770      	bx	lr

0800550e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800550e:	b480      	push	{r7}
 8005510:	b083      	sub	sp, #12
 8005512:	af00      	add	r7, sp, #0
 8005514:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005516:	bf00      	nop
 8005518:	370c      	adds	r7, #12
 800551a:	46bd      	mov	sp, r7
 800551c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005520:	4770      	bx	lr
	...

08005524 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005524:	b480      	push	{r7}
 8005526:	b085      	sub	sp, #20
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
 800552c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	4a43      	ldr	r2, [pc, #268]	@ (8005644 <TIM_Base_SetConfig+0x120>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d013      	beq.n	8005564 <TIM_Base_SetConfig+0x40>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005542:	d00f      	beq.n	8005564 <TIM_Base_SetConfig+0x40>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	4a40      	ldr	r2, [pc, #256]	@ (8005648 <TIM_Base_SetConfig+0x124>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d00b      	beq.n	8005564 <TIM_Base_SetConfig+0x40>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	4a3f      	ldr	r2, [pc, #252]	@ (800564c <TIM_Base_SetConfig+0x128>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d007      	beq.n	8005564 <TIM_Base_SetConfig+0x40>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	4a3e      	ldr	r2, [pc, #248]	@ (8005650 <TIM_Base_SetConfig+0x12c>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d003      	beq.n	8005564 <TIM_Base_SetConfig+0x40>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	4a3d      	ldr	r2, [pc, #244]	@ (8005654 <TIM_Base_SetConfig+0x130>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d108      	bne.n	8005576 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800556a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	68fa      	ldr	r2, [r7, #12]
 8005572:	4313      	orrs	r3, r2
 8005574:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4a32      	ldr	r2, [pc, #200]	@ (8005644 <TIM_Base_SetConfig+0x120>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d02b      	beq.n	80055d6 <TIM_Base_SetConfig+0xb2>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005584:	d027      	beq.n	80055d6 <TIM_Base_SetConfig+0xb2>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	4a2f      	ldr	r2, [pc, #188]	@ (8005648 <TIM_Base_SetConfig+0x124>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d023      	beq.n	80055d6 <TIM_Base_SetConfig+0xb2>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	4a2e      	ldr	r2, [pc, #184]	@ (800564c <TIM_Base_SetConfig+0x128>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d01f      	beq.n	80055d6 <TIM_Base_SetConfig+0xb2>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	4a2d      	ldr	r2, [pc, #180]	@ (8005650 <TIM_Base_SetConfig+0x12c>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d01b      	beq.n	80055d6 <TIM_Base_SetConfig+0xb2>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	4a2c      	ldr	r2, [pc, #176]	@ (8005654 <TIM_Base_SetConfig+0x130>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d017      	beq.n	80055d6 <TIM_Base_SetConfig+0xb2>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	4a2b      	ldr	r2, [pc, #172]	@ (8005658 <TIM_Base_SetConfig+0x134>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d013      	beq.n	80055d6 <TIM_Base_SetConfig+0xb2>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4a2a      	ldr	r2, [pc, #168]	@ (800565c <TIM_Base_SetConfig+0x138>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d00f      	beq.n	80055d6 <TIM_Base_SetConfig+0xb2>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	4a29      	ldr	r2, [pc, #164]	@ (8005660 <TIM_Base_SetConfig+0x13c>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d00b      	beq.n	80055d6 <TIM_Base_SetConfig+0xb2>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	4a28      	ldr	r2, [pc, #160]	@ (8005664 <TIM_Base_SetConfig+0x140>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d007      	beq.n	80055d6 <TIM_Base_SetConfig+0xb2>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	4a27      	ldr	r2, [pc, #156]	@ (8005668 <TIM_Base_SetConfig+0x144>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d003      	beq.n	80055d6 <TIM_Base_SetConfig+0xb2>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	4a26      	ldr	r2, [pc, #152]	@ (800566c <TIM_Base_SetConfig+0x148>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d108      	bne.n	80055e8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	68db      	ldr	r3, [r3, #12]
 80055e2:	68fa      	ldr	r2, [r7, #12]
 80055e4:	4313      	orrs	r3, r2
 80055e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	695b      	ldr	r3, [r3, #20]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	689a      	ldr	r2, [r3, #8]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	4a0e      	ldr	r2, [pc, #56]	@ (8005644 <TIM_Base_SetConfig+0x120>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d003      	beq.n	8005616 <TIM_Base_SetConfig+0xf2>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	4a10      	ldr	r2, [pc, #64]	@ (8005654 <TIM_Base_SetConfig+0x130>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d103      	bne.n	800561e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	691a      	ldr	r2, [r3, #16]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f043 0204 	orr.w	r2, r3, #4
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2201      	movs	r2, #1
 800562e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	68fa      	ldr	r2, [r7, #12]
 8005634:	601a      	str	r2, [r3, #0]
}
 8005636:	bf00      	nop
 8005638:	3714      	adds	r7, #20
 800563a:	46bd      	mov	sp, r7
 800563c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005640:	4770      	bx	lr
 8005642:	bf00      	nop
 8005644:	40010000 	.word	0x40010000
 8005648:	40000400 	.word	0x40000400
 800564c:	40000800 	.word	0x40000800
 8005650:	40000c00 	.word	0x40000c00
 8005654:	40010400 	.word	0x40010400
 8005658:	40014000 	.word	0x40014000
 800565c:	40014400 	.word	0x40014400
 8005660:	40014800 	.word	0x40014800
 8005664:	40001800 	.word	0x40001800
 8005668:	40001c00 	.word	0x40001c00
 800566c:	40002000 	.word	0x40002000

08005670 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005670:	b480      	push	{r7}
 8005672:	b087      	sub	sp, #28
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
 8005678:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6a1b      	ldr	r3, [r3, #32]
 800567e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6a1b      	ldr	r3, [r3, #32]
 8005684:	f023 0201 	bic.w	r2, r3, #1
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	699b      	ldr	r3, [r3, #24]
 8005696:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800569e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	f023 0303 	bic.w	r3, r3, #3
 80056a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	68fa      	ldr	r2, [r7, #12]
 80056ae:	4313      	orrs	r3, r2
 80056b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	f023 0302 	bic.w	r3, r3, #2
 80056b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	689b      	ldr	r3, [r3, #8]
 80056be:	697a      	ldr	r2, [r7, #20]
 80056c0:	4313      	orrs	r3, r2
 80056c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	4a20      	ldr	r2, [pc, #128]	@ (8005748 <TIM_OC1_SetConfig+0xd8>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d003      	beq.n	80056d4 <TIM_OC1_SetConfig+0x64>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	4a1f      	ldr	r2, [pc, #124]	@ (800574c <TIM_OC1_SetConfig+0xdc>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d10c      	bne.n	80056ee <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	f023 0308 	bic.w	r3, r3, #8
 80056da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	68db      	ldr	r3, [r3, #12]
 80056e0:	697a      	ldr	r2, [r7, #20]
 80056e2:	4313      	orrs	r3, r2
 80056e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	f023 0304 	bic.w	r3, r3, #4
 80056ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	4a15      	ldr	r2, [pc, #84]	@ (8005748 <TIM_OC1_SetConfig+0xd8>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d003      	beq.n	80056fe <TIM_OC1_SetConfig+0x8e>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	4a14      	ldr	r2, [pc, #80]	@ (800574c <TIM_OC1_SetConfig+0xdc>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d111      	bne.n	8005722 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80056fe:	693b      	ldr	r3, [r7, #16]
 8005700:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005704:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800570c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	695b      	ldr	r3, [r3, #20]
 8005712:	693a      	ldr	r2, [r7, #16]
 8005714:	4313      	orrs	r3, r2
 8005716:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	699b      	ldr	r3, [r3, #24]
 800571c:	693a      	ldr	r2, [r7, #16]
 800571e:	4313      	orrs	r3, r2
 8005720:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	693a      	ldr	r2, [r7, #16]
 8005726:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	68fa      	ldr	r2, [r7, #12]
 800572c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	685a      	ldr	r2, [r3, #4]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	697a      	ldr	r2, [r7, #20]
 800573a:	621a      	str	r2, [r3, #32]
}
 800573c:	bf00      	nop
 800573e:	371c      	adds	r7, #28
 8005740:	46bd      	mov	sp, r7
 8005742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005746:	4770      	bx	lr
 8005748:	40010000 	.word	0x40010000
 800574c:	40010400 	.word	0x40010400

08005750 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005750:	b480      	push	{r7}
 8005752:	b087      	sub	sp, #28
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
 8005758:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6a1b      	ldr	r3, [r3, #32]
 800575e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6a1b      	ldr	r3, [r3, #32]
 8005764:	f023 0210 	bic.w	r2, r3, #16
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	699b      	ldr	r3, [r3, #24]
 8005776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800577e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005786:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	021b      	lsls	r3, r3, #8
 800578e:	68fa      	ldr	r2, [r7, #12]
 8005790:	4313      	orrs	r3, r2
 8005792:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005794:	697b      	ldr	r3, [r7, #20]
 8005796:	f023 0320 	bic.w	r3, r3, #32
 800579a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	689b      	ldr	r3, [r3, #8]
 80057a0:	011b      	lsls	r3, r3, #4
 80057a2:	697a      	ldr	r2, [r7, #20]
 80057a4:	4313      	orrs	r3, r2
 80057a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	4a22      	ldr	r2, [pc, #136]	@ (8005834 <TIM_OC2_SetConfig+0xe4>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d003      	beq.n	80057b8 <TIM_OC2_SetConfig+0x68>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	4a21      	ldr	r2, [pc, #132]	@ (8005838 <TIM_OC2_SetConfig+0xe8>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d10d      	bne.n	80057d4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	68db      	ldr	r3, [r3, #12]
 80057c4:	011b      	lsls	r3, r3, #4
 80057c6:	697a      	ldr	r2, [r7, #20]
 80057c8:	4313      	orrs	r3, r2
 80057ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057d2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	4a17      	ldr	r2, [pc, #92]	@ (8005834 <TIM_OC2_SetConfig+0xe4>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d003      	beq.n	80057e4 <TIM_OC2_SetConfig+0x94>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	4a16      	ldr	r2, [pc, #88]	@ (8005838 <TIM_OC2_SetConfig+0xe8>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d113      	bne.n	800580c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80057e4:	693b      	ldr	r3, [r7, #16]
 80057e6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80057ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80057ec:	693b      	ldr	r3, [r7, #16]
 80057ee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80057f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	695b      	ldr	r3, [r3, #20]
 80057f8:	009b      	lsls	r3, r3, #2
 80057fa:	693a      	ldr	r2, [r7, #16]
 80057fc:	4313      	orrs	r3, r2
 80057fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	699b      	ldr	r3, [r3, #24]
 8005804:	009b      	lsls	r3, r3, #2
 8005806:	693a      	ldr	r2, [r7, #16]
 8005808:	4313      	orrs	r3, r2
 800580a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	693a      	ldr	r2, [r7, #16]
 8005810:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	68fa      	ldr	r2, [r7, #12]
 8005816:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	685a      	ldr	r2, [r3, #4]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	697a      	ldr	r2, [r7, #20]
 8005824:	621a      	str	r2, [r3, #32]
}
 8005826:	bf00      	nop
 8005828:	371c      	adds	r7, #28
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr
 8005832:	bf00      	nop
 8005834:	40010000 	.word	0x40010000
 8005838:	40010400 	.word	0x40010400

0800583c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800583c:	b480      	push	{r7}
 800583e:	b087      	sub	sp, #28
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
 8005844:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6a1b      	ldr	r3, [r3, #32]
 800584a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6a1b      	ldr	r3, [r3, #32]
 8005850:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	69db      	ldr	r3, [r3, #28]
 8005862:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800586a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f023 0303 	bic.w	r3, r3, #3
 8005872:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	68fa      	ldr	r2, [r7, #12]
 800587a:	4313      	orrs	r3, r2
 800587c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005884:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	689b      	ldr	r3, [r3, #8]
 800588a:	021b      	lsls	r3, r3, #8
 800588c:	697a      	ldr	r2, [r7, #20]
 800588e:	4313      	orrs	r3, r2
 8005890:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	4a21      	ldr	r2, [pc, #132]	@ (800591c <TIM_OC3_SetConfig+0xe0>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d003      	beq.n	80058a2 <TIM_OC3_SetConfig+0x66>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	4a20      	ldr	r2, [pc, #128]	@ (8005920 <TIM_OC3_SetConfig+0xe4>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d10d      	bne.n	80058be <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80058a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	68db      	ldr	r3, [r3, #12]
 80058ae:	021b      	lsls	r3, r3, #8
 80058b0:	697a      	ldr	r2, [r7, #20]
 80058b2:	4313      	orrs	r3, r2
 80058b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80058bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	4a16      	ldr	r2, [pc, #88]	@ (800591c <TIM_OC3_SetConfig+0xe0>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d003      	beq.n	80058ce <TIM_OC3_SetConfig+0x92>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	4a15      	ldr	r2, [pc, #84]	@ (8005920 <TIM_OC3_SetConfig+0xe4>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d113      	bne.n	80058f6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80058d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80058d6:	693b      	ldr	r3, [r7, #16]
 80058d8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80058dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	695b      	ldr	r3, [r3, #20]
 80058e2:	011b      	lsls	r3, r3, #4
 80058e4:	693a      	ldr	r2, [r7, #16]
 80058e6:	4313      	orrs	r3, r2
 80058e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	699b      	ldr	r3, [r3, #24]
 80058ee:	011b      	lsls	r3, r3, #4
 80058f0:	693a      	ldr	r2, [r7, #16]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	693a      	ldr	r2, [r7, #16]
 80058fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	68fa      	ldr	r2, [r7, #12]
 8005900:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	685a      	ldr	r2, [r3, #4]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	697a      	ldr	r2, [r7, #20]
 800590e:	621a      	str	r2, [r3, #32]
}
 8005910:	bf00      	nop
 8005912:	371c      	adds	r7, #28
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr
 800591c:	40010000 	.word	0x40010000
 8005920:	40010400 	.word	0x40010400

08005924 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005924:	b480      	push	{r7}
 8005926:	b087      	sub	sp, #28
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
 800592c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6a1b      	ldr	r3, [r3, #32]
 8005932:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6a1b      	ldr	r3, [r3, #32]
 8005938:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	69db      	ldr	r3, [r3, #28]
 800594a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005952:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800595a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	021b      	lsls	r3, r3, #8
 8005962:	68fa      	ldr	r2, [r7, #12]
 8005964:	4313      	orrs	r3, r2
 8005966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005968:	693b      	ldr	r3, [r7, #16]
 800596a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800596e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	031b      	lsls	r3, r3, #12
 8005976:	693a      	ldr	r2, [r7, #16]
 8005978:	4313      	orrs	r3, r2
 800597a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	4a12      	ldr	r2, [pc, #72]	@ (80059c8 <TIM_OC4_SetConfig+0xa4>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d003      	beq.n	800598c <TIM_OC4_SetConfig+0x68>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	4a11      	ldr	r2, [pc, #68]	@ (80059cc <TIM_OC4_SetConfig+0xa8>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d109      	bne.n	80059a0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005992:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	695b      	ldr	r3, [r3, #20]
 8005998:	019b      	lsls	r3, r3, #6
 800599a:	697a      	ldr	r2, [r7, #20]
 800599c:	4313      	orrs	r3, r2
 800599e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	697a      	ldr	r2, [r7, #20]
 80059a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	68fa      	ldr	r2, [r7, #12]
 80059aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	685a      	ldr	r2, [r3, #4]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	693a      	ldr	r2, [r7, #16]
 80059b8:	621a      	str	r2, [r3, #32]
}
 80059ba:	bf00      	nop
 80059bc:	371c      	adds	r7, #28
 80059be:	46bd      	mov	sp, r7
 80059c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c4:	4770      	bx	lr
 80059c6:	bf00      	nop
 80059c8:	40010000 	.word	0x40010000
 80059cc:	40010400 	.word	0x40010400

080059d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b087      	sub	sp, #28
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	60f8      	str	r0, [r7, #12]
 80059d8:	60b9      	str	r1, [r7, #8]
 80059da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	6a1b      	ldr	r3, [r3, #32]
 80059e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	6a1b      	ldr	r3, [r3, #32]
 80059e6:	f023 0201 	bic.w	r2, r3, #1
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	699b      	ldr	r3, [r3, #24]
 80059f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80059fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	011b      	lsls	r3, r3, #4
 8005a00:	693a      	ldr	r2, [r7, #16]
 8005a02:	4313      	orrs	r3, r2
 8005a04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	f023 030a 	bic.w	r3, r3, #10
 8005a0c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005a0e:	697a      	ldr	r2, [r7, #20]
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	4313      	orrs	r3, r2
 8005a14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	693a      	ldr	r2, [r7, #16]
 8005a1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	697a      	ldr	r2, [r7, #20]
 8005a20:	621a      	str	r2, [r3, #32]
}
 8005a22:	bf00      	nop
 8005a24:	371c      	adds	r7, #28
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr

08005a2e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a2e:	b480      	push	{r7}
 8005a30:	b087      	sub	sp, #28
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	60f8      	str	r0, [r7, #12]
 8005a36:	60b9      	str	r1, [r7, #8]
 8005a38:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	6a1b      	ldr	r3, [r3, #32]
 8005a3e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	6a1b      	ldr	r3, [r3, #32]
 8005a44:	f023 0210 	bic.w	r2, r3, #16
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	699b      	ldr	r3, [r3, #24]
 8005a50:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005a52:	693b      	ldr	r3, [r7, #16]
 8005a54:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005a58:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	031b      	lsls	r3, r3, #12
 8005a5e:	693a      	ldr	r2, [r7, #16]
 8005a60:	4313      	orrs	r3, r2
 8005a62:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005a64:	697b      	ldr	r3, [r7, #20]
 8005a66:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005a6a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	011b      	lsls	r3, r3, #4
 8005a70:	697a      	ldr	r2, [r7, #20]
 8005a72:	4313      	orrs	r3, r2
 8005a74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	693a      	ldr	r2, [r7, #16]
 8005a7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	697a      	ldr	r2, [r7, #20]
 8005a80:	621a      	str	r2, [r3, #32]
}
 8005a82:	bf00      	nop
 8005a84:	371c      	adds	r7, #28
 8005a86:	46bd      	mov	sp, r7
 8005a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8c:	4770      	bx	lr

08005a8e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005a8e:	b480      	push	{r7}
 8005a90:	b085      	sub	sp, #20
 8005a92:	af00      	add	r7, sp, #0
 8005a94:	6078      	str	r0, [r7, #4]
 8005a96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005aa4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005aa6:	683a      	ldr	r2, [r7, #0]
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	f043 0307 	orr.w	r3, r3, #7
 8005ab0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	68fa      	ldr	r2, [r7, #12]
 8005ab6:	609a      	str	r2, [r3, #8]
}
 8005ab8:	bf00      	nop
 8005aba:	3714      	adds	r7, #20
 8005abc:	46bd      	mov	sp, r7
 8005abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac2:	4770      	bx	lr

08005ac4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b087      	sub	sp, #28
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	60f8      	str	r0, [r7, #12]
 8005acc:	60b9      	str	r1, [r7, #8]
 8005ace:	607a      	str	r2, [r7, #4]
 8005ad0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	689b      	ldr	r3, [r3, #8]
 8005ad6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005ade:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	021a      	lsls	r2, r3, #8
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	431a      	orrs	r2, r3
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	4313      	orrs	r3, r2
 8005aec:	697a      	ldr	r2, [r7, #20]
 8005aee:	4313      	orrs	r3, r2
 8005af0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	697a      	ldr	r2, [r7, #20]
 8005af6:	609a      	str	r2, [r3, #8]
}
 8005af8:	bf00      	nop
 8005afa:	371c      	adds	r7, #28
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr

08005b04 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b087      	sub	sp, #28
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	60f8      	str	r0, [r7, #12]
 8005b0c:	60b9      	str	r1, [r7, #8]
 8005b0e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	f003 031f 	and.w	r3, r3, #31
 8005b16:	2201      	movs	r2, #1
 8005b18:	fa02 f303 	lsl.w	r3, r2, r3
 8005b1c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	6a1a      	ldr	r2, [r3, #32]
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	43db      	mvns	r3, r3
 8005b26:	401a      	ands	r2, r3
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	6a1a      	ldr	r2, [r3, #32]
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	f003 031f 	and.w	r3, r3, #31
 8005b36:	6879      	ldr	r1, [r7, #4]
 8005b38:	fa01 f303 	lsl.w	r3, r1, r3
 8005b3c:	431a      	orrs	r2, r3
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	621a      	str	r2, [r3, #32]
}
 8005b42:	bf00      	nop
 8005b44:	371c      	adds	r7, #28
 8005b46:	46bd      	mov	sp, r7
 8005b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4c:	4770      	bx	lr
	...

08005b50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b085      	sub	sp, #20
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
 8005b58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b60:	2b01      	cmp	r3, #1
 8005b62:	d101      	bne.n	8005b68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b64:	2302      	movs	r3, #2
 8005b66:	e05a      	b.n	8005c1e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2202      	movs	r2, #2
 8005b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	689b      	ldr	r3, [r3, #8]
 8005b86:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	68fa      	ldr	r2, [r7, #12]
 8005b96:	4313      	orrs	r3, r2
 8005b98:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	68fa      	ldr	r2, [r7, #12]
 8005ba0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a21      	ldr	r2, [pc, #132]	@ (8005c2c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d022      	beq.n	8005bf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bb4:	d01d      	beq.n	8005bf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4a1d      	ldr	r2, [pc, #116]	@ (8005c30 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d018      	beq.n	8005bf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a1b      	ldr	r2, [pc, #108]	@ (8005c34 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d013      	beq.n	8005bf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4a1a      	ldr	r2, [pc, #104]	@ (8005c38 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d00e      	beq.n	8005bf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a18      	ldr	r2, [pc, #96]	@ (8005c3c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d009      	beq.n	8005bf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4a17      	ldr	r2, [pc, #92]	@ (8005c40 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d004      	beq.n	8005bf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a15      	ldr	r2, [pc, #84]	@ (8005c44 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d10c      	bne.n	8005c0c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005bf8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	68ba      	ldr	r2, [r7, #8]
 8005c00:	4313      	orrs	r3, r2
 8005c02:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	68ba      	ldr	r2, [r7, #8]
 8005c0a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2201      	movs	r2, #1
 8005c10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2200      	movs	r2, #0
 8005c18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005c1c:	2300      	movs	r3, #0
}
 8005c1e:	4618      	mov	r0, r3
 8005c20:	3714      	adds	r7, #20
 8005c22:	46bd      	mov	sp, r7
 8005c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c28:	4770      	bx	lr
 8005c2a:	bf00      	nop
 8005c2c:	40010000 	.word	0x40010000
 8005c30:	40000400 	.word	0x40000400
 8005c34:	40000800 	.word	0x40000800
 8005c38:	40000c00 	.word	0x40000c00
 8005c3c:	40010400 	.word	0x40010400
 8005c40:	40014000 	.word	0x40014000
 8005c44:	40001800 	.word	0x40001800

08005c48 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b085      	sub	sp, #20
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
 8005c50:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005c52:	2300      	movs	r3, #0
 8005c54:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c5c:	2b01      	cmp	r3, #1
 8005c5e:	d101      	bne.n	8005c64 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005c60:	2302      	movs	r3, #2
 8005c62:	e03d      	b.n	8005ce0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2201      	movs	r2, #1
 8005c68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	68db      	ldr	r3, [r3, #12]
 8005c76:	4313      	orrs	r3, r2
 8005c78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	689b      	ldr	r3, [r3, #8]
 8005c84:	4313      	orrs	r3, r2
 8005c86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	4313      	orrs	r3, r2
 8005c94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	695b      	ldr	r3, [r3, #20]
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	69db      	ldr	r3, [r3, #28]
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	68fa      	ldr	r2, [r7, #12]
 8005cd4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005cde:	2300      	movs	r3, #0
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	3714      	adds	r7, #20
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cea:	4770      	bx	lr

08005cec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b083      	sub	sp, #12
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005cf4:	bf00      	nop
 8005cf6:	370c      	adds	r7, #12
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr

08005d00 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b083      	sub	sp, #12
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005d08:	bf00      	nop
 8005d0a:	370c      	adds	r7, #12
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d12:	4770      	bx	lr

08005d14 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b082      	sub	sp, #8
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d101      	bne.n	8005d26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
 8005d24:	e042      	b.n	8005dac <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d2c:	b2db      	uxtb	r3, r3
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d106      	bne.n	8005d40 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2200      	movs	r2, #0
 8005d36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f7fc fb88 	bl	8002450 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2224      	movs	r2, #36	@ 0x24
 8005d44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	68da      	ldr	r2, [r3, #12]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005d56:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005d58:	6878      	ldr	r0, [r7, #4]
 8005d5a:	f000 fdd3 	bl	8006904 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	691a      	ldr	r2, [r3, #16]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005d6c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	695a      	ldr	r2, [r3, #20]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005d7c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	68da      	ldr	r2, [r3, #12]
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005d8c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2200      	movs	r2, #0
 8005d92:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2220      	movs	r2, #32
 8005d98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2220      	movs	r2, #32
 8005da0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2200      	movs	r2, #0
 8005da8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005daa:	2300      	movs	r3, #0
}
 8005dac:	4618      	mov	r0, r3
 8005dae:	3708      	adds	r7, #8
 8005db0:	46bd      	mov	sp, r7
 8005db2:	bd80      	pop	{r7, pc}

08005db4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b08a      	sub	sp, #40	@ 0x28
 8005db8:	af02      	add	r7, sp, #8
 8005dba:	60f8      	str	r0, [r7, #12]
 8005dbc:	60b9      	str	r1, [r7, #8]
 8005dbe:	603b      	str	r3, [r7, #0]
 8005dc0:	4613      	mov	r3, r2
 8005dc2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005dce:	b2db      	uxtb	r3, r3
 8005dd0:	2b20      	cmp	r3, #32
 8005dd2:	d175      	bne.n	8005ec0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d002      	beq.n	8005de0 <HAL_UART_Transmit+0x2c>
 8005dda:	88fb      	ldrh	r3, [r7, #6]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d101      	bne.n	8005de4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005de0:	2301      	movs	r3, #1
 8005de2:	e06e      	b.n	8005ec2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2200      	movs	r2, #0
 8005de8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2221      	movs	r2, #33	@ 0x21
 8005dee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005df2:	f7fc fc6b 	bl	80026cc <HAL_GetTick>
 8005df6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	88fa      	ldrh	r2, [r7, #6]
 8005dfc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	88fa      	ldrh	r2, [r7, #6]
 8005e02:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	689b      	ldr	r3, [r3, #8]
 8005e08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e0c:	d108      	bne.n	8005e20 <HAL_UART_Transmit+0x6c>
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	691b      	ldr	r3, [r3, #16]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d104      	bne.n	8005e20 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005e16:	2300      	movs	r3, #0
 8005e18:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005e1a:	68bb      	ldr	r3, [r7, #8]
 8005e1c:	61bb      	str	r3, [r7, #24]
 8005e1e:	e003      	b.n	8005e28 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005e24:	2300      	movs	r3, #0
 8005e26:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005e28:	e02e      	b.n	8005e88 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	9300      	str	r3, [sp, #0]
 8005e2e:	697b      	ldr	r3, [r7, #20]
 8005e30:	2200      	movs	r2, #0
 8005e32:	2180      	movs	r1, #128	@ 0x80
 8005e34:	68f8      	ldr	r0, [r7, #12]
 8005e36:	f000 fb37 	bl	80064a8 <UART_WaitOnFlagUntilTimeout>
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d005      	beq.n	8005e4c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2220      	movs	r2, #32
 8005e44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005e48:	2303      	movs	r3, #3
 8005e4a:	e03a      	b.n	8005ec2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005e4c:	69fb      	ldr	r3, [r7, #28]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d10b      	bne.n	8005e6a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005e52:	69bb      	ldr	r3, [r7, #24]
 8005e54:	881b      	ldrh	r3, [r3, #0]
 8005e56:	461a      	mov	r2, r3
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e60:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005e62:	69bb      	ldr	r3, [r7, #24]
 8005e64:	3302      	adds	r3, #2
 8005e66:	61bb      	str	r3, [r7, #24]
 8005e68:	e007      	b.n	8005e7a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005e6a:	69fb      	ldr	r3, [r7, #28]
 8005e6c:	781a      	ldrb	r2, [r3, #0]
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005e74:	69fb      	ldr	r3, [r7, #28]
 8005e76:	3301      	adds	r3, #1
 8005e78:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005e7e:	b29b      	uxth	r3, r3
 8005e80:	3b01      	subs	r3, #1
 8005e82:	b29a      	uxth	r2, r3
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005e8c:	b29b      	uxth	r3, r3
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d1cb      	bne.n	8005e2a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	9300      	str	r3, [sp, #0]
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	2140      	movs	r1, #64	@ 0x40
 8005e9c:	68f8      	ldr	r0, [r7, #12]
 8005e9e:	f000 fb03 	bl	80064a8 <UART_WaitOnFlagUntilTimeout>
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d005      	beq.n	8005eb4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	2220      	movs	r2, #32
 8005eac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005eb0:	2303      	movs	r3, #3
 8005eb2:	e006      	b.n	8005ec2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2220      	movs	r2, #32
 8005eb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	e000      	b.n	8005ec2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005ec0:	2302      	movs	r3, #2
  }
}
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	3720      	adds	r7, #32
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}

08005eca <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005eca:	b580      	push	{r7, lr}
 8005ecc:	b084      	sub	sp, #16
 8005ece:	af00      	add	r7, sp, #0
 8005ed0:	60f8      	str	r0, [r7, #12]
 8005ed2:	60b9      	str	r1, [r7, #8]
 8005ed4:	4613      	mov	r3, r2
 8005ed6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005ede:	b2db      	uxtb	r3, r3
 8005ee0:	2b20      	cmp	r3, #32
 8005ee2:	d112      	bne.n	8005f0a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d002      	beq.n	8005ef0 <HAL_UART_Receive_IT+0x26>
 8005eea:	88fb      	ldrh	r3, [r7, #6]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d101      	bne.n	8005ef4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	e00b      	b.n	8005f0c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005efa:	88fb      	ldrh	r3, [r7, #6]
 8005efc:	461a      	mov	r2, r3
 8005efe:	68b9      	ldr	r1, [r7, #8]
 8005f00:	68f8      	ldr	r0, [r7, #12]
 8005f02:	f000 fb2a 	bl	800655a <UART_Start_Receive_IT>
 8005f06:	4603      	mov	r3, r0
 8005f08:	e000      	b.n	8005f0c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005f0a:	2302      	movs	r3, #2
  }
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	3710      	adds	r7, #16
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bd80      	pop	{r7, pc}

08005f14 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b0ba      	sub	sp, #232	@ 0xe8
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	68db      	ldr	r3, [r3, #12]
 8005f2c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	695b      	ldr	r3, [r3, #20]
 8005f36:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005f40:	2300      	movs	r3, #0
 8005f42:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005f46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f4a:	f003 030f 	and.w	r3, r3, #15
 8005f4e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005f52:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d10f      	bne.n	8005f7a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005f5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f5e:	f003 0320 	and.w	r3, r3, #32
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d009      	beq.n	8005f7a <HAL_UART_IRQHandler+0x66>
 8005f66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f6a:	f003 0320 	and.w	r3, r3, #32
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d003      	beq.n	8005f7a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005f72:	6878      	ldr	r0, [r7, #4]
 8005f74:	f000 fc07 	bl	8006786 <UART_Receive_IT>
      return;
 8005f78:	e273      	b.n	8006462 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005f7a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	f000 80de 	beq.w	8006140 <HAL_UART_IRQHandler+0x22c>
 8005f84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f88:	f003 0301 	and.w	r3, r3, #1
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d106      	bne.n	8005f9e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005f90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f94:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	f000 80d1 	beq.w	8006140 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005f9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fa2:	f003 0301 	and.w	r3, r3, #1
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d00b      	beq.n	8005fc2 <HAL_UART_IRQHandler+0xae>
 8005faa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d005      	beq.n	8005fc2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fba:	f043 0201 	orr.w	r2, r3, #1
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005fc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fc6:	f003 0304 	and.w	r3, r3, #4
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d00b      	beq.n	8005fe6 <HAL_UART_IRQHandler+0xd2>
 8005fce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005fd2:	f003 0301 	and.w	r3, r3, #1
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d005      	beq.n	8005fe6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fde:	f043 0202 	orr.w	r2, r3, #2
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005fe6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fea:	f003 0302 	and.w	r3, r3, #2
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d00b      	beq.n	800600a <HAL_UART_IRQHandler+0xf6>
 8005ff2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ff6:	f003 0301 	and.w	r3, r3, #1
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d005      	beq.n	800600a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006002:	f043 0204 	orr.w	r2, r3, #4
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800600a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800600e:	f003 0308 	and.w	r3, r3, #8
 8006012:	2b00      	cmp	r3, #0
 8006014:	d011      	beq.n	800603a <HAL_UART_IRQHandler+0x126>
 8006016:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800601a:	f003 0320 	and.w	r3, r3, #32
 800601e:	2b00      	cmp	r3, #0
 8006020:	d105      	bne.n	800602e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006022:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006026:	f003 0301 	and.w	r3, r3, #1
 800602a:	2b00      	cmp	r3, #0
 800602c:	d005      	beq.n	800603a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006032:	f043 0208 	orr.w	r2, r3, #8
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800603e:	2b00      	cmp	r3, #0
 8006040:	f000 820a 	beq.w	8006458 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006044:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006048:	f003 0320 	and.w	r3, r3, #32
 800604c:	2b00      	cmp	r3, #0
 800604e:	d008      	beq.n	8006062 <HAL_UART_IRQHandler+0x14e>
 8006050:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006054:	f003 0320 	and.w	r3, r3, #32
 8006058:	2b00      	cmp	r3, #0
 800605a:	d002      	beq.n	8006062 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800605c:	6878      	ldr	r0, [r7, #4]
 800605e:	f000 fb92 	bl	8006786 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	695b      	ldr	r3, [r3, #20]
 8006068:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800606c:	2b40      	cmp	r3, #64	@ 0x40
 800606e:	bf0c      	ite	eq
 8006070:	2301      	moveq	r3, #1
 8006072:	2300      	movne	r3, #0
 8006074:	b2db      	uxtb	r3, r3
 8006076:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800607e:	f003 0308 	and.w	r3, r3, #8
 8006082:	2b00      	cmp	r3, #0
 8006084:	d103      	bne.n	800608e <HAL_UART_IRQHandler+0x17a>
 8006086:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800608a:	2b00      	cmp	r3, #0
 800608c:	d04f      	beq.n	800612e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800608e:	6878      	ldr	r0, [r7, #4]
 8006090:	f000 fa9d 	bl	80065ce <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	695b      	ldr	r3, [r3, #20]
 800609a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800609e:	2b40      	cmp	r3, #64	@ 0x40
 80060a0:	d141      	bne.n	8006126 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	3314      	adds	r3, #20
 80060a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80060b0:	e853 3f00 	ldrex	r3, [r3]
 80060b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80060b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80060bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80060c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	3314      	adds	r3, #20
 80060ca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80060ce:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80060d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060d6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80060da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80060de:	e841 2300 	strex	r3, r2, [r1]
 80060e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80060e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d1d9      	bne.n	80060a2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d013      	beq.n	800611e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060fa:	4a8a      	ldr	r2, [pc, #552]	@ (8006324 <HAL_UART_IRQHandler+0x410>)
 80060fc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006102:	4618      	mov	r0, r3
 8006104:	f7fc fc93 	bl	8002a2e <HAL_DMA_Abort_IT>
 8006108:	4603      	mov	r3, r0
 800610a:	2b00      	cmp	r3, #0
 800610c:	d016      	beq.n	800613c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006112:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006114:	687a      	ldr	r2, [r7, #4]
 8006116:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006118:	4610      	mov	r0, r2
 800611a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800611c:	e00e      	b.n	800613c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f000 f9ac 	bl	800647c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006124:	e00a      	b.n	800613c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f000 f9a8 	bl	800647c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800612c:	e006      	b.n	800613c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f000 f9a4 	bl	800647c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2200      	movs	r2, #0
 8006138:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800613a:	e18d      	b.n	8006458 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800613c:	bf00      	nop
    return;
 800613e:	e18b      	b.n	8006458 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006144:	2b01      	cmp	r3, #1
 8006146:	f040 8167 	bne.w	8006418 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800614a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800614e:	f003 0310 	and.w	r3, r3, #16
 8006152:	2b00      	cmp	r3, #0
 8006154:	f000 8160 	beq.w	8006418 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006158:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800615c:	f003 0310 	and.w	r3, r3, #16
 8006160:	2b00      	cmp	r3, #0
 8006162:	f000 8159 	beq.w	8006418 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006166:	2300      	movs	r3, #0
 8006168:	60bb      	str	r3, [r7, #8]
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	60bb      	str	r3, [r7, #8]
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	60bb      	str	r3, [r7, #8]
 800617a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	695b      	ldr	r3, [r3, #20]
 8006182:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006186:	2b40      	cmp	r3, #64	@ 0x40
 8006188:	f040 80ce 	bne.w	8006328 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006198:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800619c:	2b00      	cmp	r3, #0
 800619e:	f000 80a9 	beq.w	80062f4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80061a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80061aa:	429a      	cmp	r2, r3
 80061ac:	f080 80a2 	bcs.w	80062f4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80061b6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061bc:	69db      	ldr	r3, [r3, #28]
 80061be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061c2:	f000 8088 	beq.w	80062d6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	330c      	adds	r3, #12
 80061cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80061d4:	e853 3f00 	ldrex	r3, [r3]
 80061d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80061dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80061e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80061e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	330c      	adds	r3, #12
 80061ee:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80061f2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80061f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061fa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80061fe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006202:	e841 2300 	strex	r3, r2, [r1]
 8006206:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800620a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800620e:	2b00      	cmp	r3, #0
 8006210:	d1d9      	bne.n	80061c6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	3314      	adds	r3, #20
 8006218:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800621a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800621c:	e853 3f00 	ldrex	r3, [r3]
 8006220:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006222:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006224:	f023 0301 	bic.w	r3, r3, #1
 8006228:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	3314      	adds	r3, #20
 8006232:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006236:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800623a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800623c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800623e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006242:	e841 2300 	strex	r3, r2, [r1]
 8006246:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006248:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800624a:	2b00      	cmp	r3, #0
 800624c:	d1e1      	bne.n	8006212 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	3314      	adds	r3, #20
 8006254:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006256:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006258:	e853 3f00 	ldrex	r3, [r3]
 800625c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800625e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006260:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006264:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	3314      	adds	r3, #20
 800626e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006272:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006274:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006276:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006278:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800627a:	e841 2300 	strex	r3, r2, [r1]
 800627e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006280:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006282:	2b00      	cmp	r3, #0
 8006284:	d1e3      	bne.n	800624e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2220      	movs	r2, #32
 800628a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2200      	movs	r2, #0
 8006292:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	330c      	adds	r3, #12
 800629a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800629c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800629e:	e853 3f00 	ldrex	r3, [r3]
 80062a2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80062a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80062a6:	f023 0310 	bic.w	r3, r3, #16
 80062aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	330c      	adds	r3, #12
 80062b4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80062b8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80062ba:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062bc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80062be:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80062c0:	e841 2300 	strex	r3, r2, [r1]
 80062c4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80062c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d1e3      	bne.n	8006294 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062d0:	4618      	mov	r0, r3
 80062d2:	f7fc fb3c 	bl	800294e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2202      	movs	r2, #2
 80062da:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80062e4:	b29b      	uxth	r3, r3
 80062e6:	1ad3      	subs	r3, r2, r3
 80062e8:	b29b      	uxth	r3, r3
 80062ea:	4619      	mov	r1, r3
 80062ec:	6878      	ldr	r0, [r7, #4]
 80062ee:	f000 f8cf 	bl	8006490 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80062f2:	e0b3      	b.n	800645c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80062f8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80062fc:	429a      	cmp	r2, r3
 80062fe:	f040 80ad 	bne.w	800645c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006306:	69db      	ldr	r3, [r3, #28]
 8006308:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800630c:	f040 80a6 	bne.w	800645c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2202      	movs	r2, #2
 8006314:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800631a:	4619      	mov	r1, r3
 800631c:	6878      	ldr	r0, [r7, #4]
 800631e:	f000 f8b7 	bl	8006490 <HAL_UARTEx_RxEventCallback>
      return;
 8006322:	e09b      	b.n	800645c <HAL_UART_IRQHandler+0x548>
 8006324:	08006695 	.word	0x08006695
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006330:	b29b      	uxth	r3, r3
 8006332:	1ad3      	subs	r3, r2, r3
 8006334:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800633c:	b29b      	uxth	r3, r3
 800633e:	2b00      	cmp	r3, #0
 8006340:	f000 808e 	beq.w	8006460 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006344:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006348:	2b00      	cmp	r3, #0
 800634a:	f000 8089 	beq.w	8006460 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	330c      	adds	r3, #12
 8006354:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006358:	e853 3f00 	ldrex	r3, [r3]
 800635c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800635e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006360:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006364:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	330c      	adds	r3, #12
 800636e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006372:	647a      	str	r2, [r7, #68]	@ 0x44
 8006374:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006376:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006378:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800637a:	e841 2300 	strex	r3, r2, [r1]
 800637e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006380:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006382:	2b00      	cmp	r3, #0
 8006384:	d1e3      	bne.n	800634e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	3314      	adds	r3, #20
 800638c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800638e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006390:	e853 3f00 	ldrex	r3, [r3]
 8006394:	623b      	str	r3, [r7, #32]
   return(result);
 8006396:	6a3b      	ldr	r3, [r7, #32]
 8006398:	f023 0301 	bic.w	r3, r3, #1
 800639c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	3314      	adds	r3, #20
 80063a6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80063aa:	633a      	str	r2, [r7, #48]	@ 0x30
 80063ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80063b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063b2:	e841 2300 	strex	r3, r2, [r1]
 80063b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80063b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d1e3      	bne.n	8006386 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2220      	movs	r2, #32
 80063c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2200      	movs	r2, #0
 80063ca:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	330c      	adds	r3, #12
 80063d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063d4:	693b      	ldr	r3, [r7, #16]
 80063d6:	e853 3f00 	ldrex	r3, [r3]
 80063da:	60fb      	str	r3, [r7, #12]
   return(result);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	f023 0310 	bic.w	r3, r3, #16
 80063e2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	330c      	adds	r3, #12
 80063ec:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80063f0:	61fa      	str	r2, [r7, #28]
 80063f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063f4:	69b9      	ldr	r1, [r7, #24]
 80063f6:	69fa      	ldr	r2, [r7, #28]
 80063f8:	e841 2300 	strex	r3, r2, [r1]
 80063fc:	617b      	str	r3, [r7, #20]
   return(result);
 80063fe:	697b      	ldr	r3, [r7, #20]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d1e3      	bne.n	80063cc <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2202      	movs	r2, #2
 8006408:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800640a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800640e:	4619      	mov	r1, r3
 8006410:	6878      	ldr	r0, [r7, #4]
 8006412:	f000 f83d 	bl	8006490 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006416:	e023      	b.n	8006460 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006418:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800641c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006420:	2b00      	cmp	r3, #0
 8006422:	d009      	beq.n	8006438 <HAL_UART_IRQHandler+0x524>
 8006424:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006428:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800642c:	2b00      	cmp	r3, #0
 800642e:	d003      	beq.n	8006438 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006430:	6878      	ldr	r0, [r7, #4]
 8006432:	f000 f940 	bl	80066b6 <UART_Transmit_IT>
    return;
 8006436:	e014      	b.n	8006462 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006438:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800643c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006440:	2b00      	cmp	r3, #0
 8006442:	d00e      	beq.n	8006462 <HAL_UART_IRQHandler+0x54e>
 8006444:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006448:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800644c:	2b00      	cmp	r3, #0
 800644e:	d008      	beq.n	8006462 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006450:	6878      	ldr	r0, [r7, #4]
 8006452:	f000 f980 	bl	8006756 <UART_EndTransmit_IT>
    return;
 8006456:	e004      	b.n	8006462 <HAL_UART_IRQHandler+0x54e>
    return;
 8006458:	bf00      	nop
 800645a:	e002      	b.n	8006462 <HAL_UART_IRQHandler+0x54e>
      return;
 800645c:	bf00      	nop
 800645e:	e000      	b.n	8006462 <HAL_UART_IRQHandler+0x54e>
      return;
 8006460:	bf00      	nop
  }
}
 8006462:	37e8      	adds	r7, #232	@ 0xe8
 8006464:	46bd      	mov	sp, r7
 8006466:	bd80      	pop	{r7, pc}

08006468 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006468:	b480      	push	{r7}
 800646a:	b083      	sub	sp, #12
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006470:	bf00      	nop
 8006472:	370c      	adds	r7, #12
 8006474:	46bd      	mov	sp, r7
 8006476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647a:	4770      	bx	lr

0800647c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800647c:	b480      	push	{r7}
 800647e:	b083      	sub	sp, #12
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006484:	bf00      	nop
 8006486:	370c      	adds	r7, #12
 8006488:	46bd      	mov	sp, r7
 800648a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648e:	4770      	bx	lr

08006490 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006490:	b480      	push	{r7}
 8006492:	b083      	sub	sp, #12
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
 8006498:	460b      	mov	r3, r1
 800649a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800649c:	bf00      	nop
 800649e:	370c      	adds	r7, #12
 80064a0:	46bd      	mov	sp, r7
 80064a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a6:	4770      	bx	lr

080064a8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b086      	sub	sp, #24
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	60f8      	str	r0, [r7, #12]
 80064b0:	60b9      	str	r1, [r7, #8]
 80064b2:	603b      	str	r3, [r7, #0]
 80064b4:	4613      	mov	r3, r2
 80064b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064b8:	e03b      	b.n	8006532 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064ba:	6a3b      	ldr	r3, [r7, #32]
 80064bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80064c0:	d037      	beq.n	8006532 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064c2:	f7fc f903 	bl	80026cc <HAL_GetTick>
 80064c6:	4602      	mov	r2, r0
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	1ad3      	subs	r3, r2, r3
 80064cc:	6a3a      	ldr	r2, [r7, #32]
 80064ce:	429a      	cmp	r2, r3
 80064d0:	d302      	bcc.n	80064d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80064d2:	6a3b      	ldr	r3, [r7, #32]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d101      	bne.n	80064dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80064d8:	2303      	movs	r3, #3
 80064da:	e03a      	b.n	8006552 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	68db      	ldr	r3, [r3, #12]
 80064e2:	f003 0304 	and.w	r3, r3, #4
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d023      	beq.n	8006532 <UART_WaitOnFlagUntilTimeout+0x8a>
 80064ea:	68bb      	ldr	r3, [r7, #8]
 80064ec:	2b80      	cmp	r3, #128	@ 0x80
 80064ee:	d020      	beq.n	8006532 <UART_WaitOnFlagUntilTimeout+0x8a>
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	2b40      	cmp	r3, #64	@ 0x40
 80064f4:	d01d      	beq.n	8006532 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f003 0308 	and.w	r3, r3, #8
 8006500:	2b08      	cmp	r3, #8
 8006502:	d116      	bne.n	8006532 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006504:	2300      	movs	r3, #0
 8006506:	617b      	str	r3, [r7, #20]
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	617b      	str	r3, [r7, #20]
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	617b      	str	r3, [r7, #20]
 8006518:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800651a:	68f8      	ldr	r0, [r7, #12]
 800651c:	f000 f857 	bl	80065ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	2208      	movs	r2, #8
 8006524:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	2200      	movs	r2, #0
 800652a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800652e:	2301      	movs	r3, #1
 8006530:	e00f      	b.n	8006552 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	681a      	ldr	r2, [r3, #0]
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	4013      	ands	r3, r2
 800653c:	68ba      	ldr	r2, [r7, #8]
 800653e:	429a      	cmp	r2, r3
 8006540:	bf0c      	ite	eq
 8006542:	2301      	moveq	r3, #1
 8006544:	2300      	movne	r3, #0
 8006546:	b2db      	uxtb	r3, r3
 8006548:	461a      	mov	r2, r3
 800654a:	79fb      	ldrb	r3, [r7, #7]
 800654c:	429a      	cmp	r2, r3
 800654e:	d0b4      	beq.n	80064ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006550:	2300      	movs	r3, #0
}
 8006552:	4618      	mov	r0, r3
 8006554:	3718      	adds	r7, #24
 8006556:	46bd      	mov	sp, r7
 8006558:	bd80      	pop	{r7, pc}

0800655a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800655a:	b480      	push	{r7}
 800655c:	b085      	sub	sp, #20
 800655e:	af00      	add	r7, sp, #0
 8006560:	60f8      	str	r0, [r7, #12]
 8006562:	60b9      	str	r1, [r7, #8]
 8006564:	4613      	mov	r3, r2
 8006566:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	68ba      	ldr	r2, [r7, #8]
 800656c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	88fa      	ldrh	r2, [r7, #6]
 8006572:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	88fa      	ldrh	r2, [r7, #6]
 8006578:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2200      	movs	r2, #0
 800657e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	2222      	movs	r2, #34	@ 0x22
 8006584:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	691b      	ldr	r3, [r3, #16]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d007      	beq.n	80065a0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	68da      	ldr	r2, [r3, #12]
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800659e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	695a      	ldr	r2, [r3, #20]
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f042 0201 	orr.w	r2, r2, #1
 80065ae:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	68da      	ldr	r2, [r3, #12]
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f042 0220 	orr.w	r2, r2, #32
 80065be:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80065c0:	2300      	movs	r3, #0
}
 80065c2:	4618      	mov	r0, r3
 80065c4:	3714      	adds	r7, #20
 80065c6:	46bd      	mov	sp, r7
 80065c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065cc:	4770      	bx	lr

080065ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80065ce:	b480      	push	{r7}
 80065d0:	b095      	sub	sp, #84	@ 0x54
 80065d2:	af00      	add	r7, sp, #0
 80065d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	330c      	adds	r3, #12
 80065dc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065e0:	e853 3f00 	ldrex	r3, [r3]
 80065e4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80065e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80065ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	330c      	adds	r3, #12
 80065f4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80065f6:	643a      	str	r2, [r7, #64]	@ 0x40
 80065f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065fa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80065fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80065fe:	e841 2300 	strex	r3, r2, [r1]
 8006602:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006604:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006606:	2b00      	cmp	r3, #0
 8006608:	d1e5      	bne.n	80065d6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	3314      	adds	r3, #20
 8006610:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006612:	6a3b      	ldr	r3, [r7, #32]
 8006614:	e853 3f00 	ldrex	r3, [r3]
 8006618:	61fb      	str	r3, [r7, #28]
   return(result);
 800661a:	69fb      	ldr	r3, [r7, #28]
 800661c:	f023 0301 	bic.w	r3, r3, #1
 8006620:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	3314      	adds	r3, #20
 8006628:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800662a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800662c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800662e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006630:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006632:	e841 2300 	strex	r3, r2, [r1]
 8006636:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800663a:	2b00      	cmp	r3, #0
 800663c:	d1e5      	bne.n	800660a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006642:	2b01      	cmp	r3, #1
 8006644:	d119      	bne.n	800667a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	330c      	adds	r3, #12
 800664c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	e853 3f00 	ldrex	r3, [r3]
 8006654:	60bb      	str	r3, [r7, #8]
   return(result);
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	f023 0310 	bic.w	r3, r3, #16
 800665c:	647b      	str	r3, [r7, #68]	@ 0x44
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	330c      	adds	r3, #12
 8006664:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006666:	61ba      	str	r2, [r7, #24]
 8006668:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800666a:	6979      	ldr	r1, [r7, #20]
 800666c:	69ba      	ldr	r2, [r7, #24]
 800666e:	e841 2300 	strex	r3, r2, [r1]
 8006672:	613b      	str	r3, [r7, #16]
   return(result);
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d1e5      	bne.n	8006646 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2220      	movs	r2, #32
 800667e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2200      	movs	r2, #0
 8006686:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006688:	bf00      	nop
 800668a:	3754      	adds	r7, #84	@ 0x54
 800668c:	46bd      	mov	sp, r7
 800668e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006692:	4770      	bx	lr

08006694 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b084      	sub	sp, #16
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066a0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2200      	movs	r2, #0
 80066a6:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80066a8:	68f8      	ldr	r0, [r7, #12]
 80066aa:	f7ff fee7 	bl	800647c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80066ae:	bf00      	nop
 80066b0:	3710      	adds	r7, #16
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}

080066b6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80066b6:	b480      	push	{r7}
 80066b8:	b085      	sub	sp, #20
 80066ba:	af00      	add	r7, sp, #0
 80066bc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80066c4:	b2db      	uxtb	r3, r3
 80066c6:	2b21      	cmp	r3, #33	@ 0x21
 80066c8:	d13e      	bne.n	8006748 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	689b      	ldr	r3, [r3, #8]
 80066ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066d2:	d114      	bne.n	80066fe <UART_Transmit_IT+0x48>
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	691b      	ldr	r3, [r3, #16]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d110      	bne.n	80066fe <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6a1b      	ldr	r3, [r3, #32]
 80066e0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	881b      	ldrh	r3, [r3, #0]
 80066e6:	461a      	mov	r2, r3
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80066f0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6a1b      	ldr	r3, [r3, #32]
 80066f6:	1c9a      	adds	r2, r3, #2
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	621a      	str	r2, [r3, #32]
 80066fc:	e008      	b.n	8006710 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6a1b      	ldr	r3, [r3, #32]
 8006702:	1c59      	adds	r1, r3, #1
 8006704:	687a      	ldr	r2, [r7, #4]
 8006706:	6211      	str	r1, [r2, #32]
 8006708:	781a      	ldrb	r2, [r3, #0]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006714:	b29b      	uxth	r3, r3
 8006716:	3b01      	subs	r3, #1
 8006718:	b29b      	uxth	r3, r3
 800671a:	687a      	ldr	r2, [r7, #4]
 800671c:	4619      	mov	r1, r3
 800671e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006720:	2b00      	cmp	r3, #0
 8006722:	d10f      	bne.n	8006744 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	68da      	ldr	r2, [r3, #12]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006732:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	68da      	ldr	r2, [r3, #12]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006742:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006744:	2300      	movs	r3, #0
 8006746:	e000      	b.n	800674a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006748:	2302      	movs	r3, #2
  }
}
 800674a:	4618      	mov	r0, r3
 800674c:	3714      	adds	r7, #20
 800674e:	46bd      	mov	sp, r7
 8006750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006754:	4770      	bx	lr

08006756 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006756:	b580      	push	{r7, lr}
 8006758:	b082      	sub	sp, #8
 800675a:	af00      	add	r7, sp, #0
 800675c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	68da      	ldr	r2, [r3, #12]
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800676c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2220      	movs	r2, #32
 8006772:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f7ff fe76 	bl	8006468 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800677c:	2300      	movs	r3, #0
}
 800677e:	4618      	mov	r0, r3
 8006780:	3708      	adds	r7, #8
 8006782:	46bd      	mov	sp, r7
 8006784:	bd80      	pop	{r7, pc}

08006786 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006786:	b580      	push	{r7, lr}
 8006788:	b08c      	sub	sp, #48	@ 0x30
 800678a:	af00      	add	r7, sp, #0
 800678c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800678e:	2300      	movs	r3, #0
 8006790:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006792:	2300      	movs	r3, #0
 8006794:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800679c:	b2db      	uxtb	r3, r3
 800679e:	2b22      	cmp	r3, #34	@ 0x22
 80067a0:	f040 80aa 	bne.w	80068f8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	689b      	ldr	r3, [r3, #8]
 80067a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067ac:	d115      	bne.n	80067da <UART_Receive_IT+0x54>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	691b      	ldr	r3, [r3, #16]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d111      	bne.n	80067da <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067ba:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	b29b      	uxth	r3, r3
 80067c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067c8:	b29a      	uxth	r2, r3
 80067ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067cc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067d2:	1c9a      	adds	r2, r3, #2
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	629a      	str	r2, [r3, #40]	@ 0x28
 80067d8:	e024      	b.n	8006824 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067de:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	689b      	ldr	r3, [r3, #8]
 80067e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067e8:	d007      	beq.n	80067fa <UART_Receive_IT+0x74>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	689b      	ldr	r3, [r3, #8]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d10a      	bne.n	8006808 <UART_Receive_IT+0x82>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	691b      	ldr	r3, [r3, #16]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d106      	bne.n	8006808 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	b2da      	uxtb	r2, r3
 8006802:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006804:	701a      	strb	r2, [r3, #0]
 8006806:	e008      	b.n	800681a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	685b      	ldr	r3, [r3, #4]
 800680e:	b2db      	uxtb	r3, r3
 8006810:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006814:	b2da      	uxtb	r2, r3
 8006816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006818:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800681e:	1c5a      	adds	r2, r3, #1
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006828:	b29b      	uxth	r3, r3
 800682a:	3b01      	subs	r3, #1
 800682c:	b29b      	uxth	r3, r3
 800682e:	687a      	ldr	r2, [r7, #4]
 8006830:	4619      	mov	r1, r3
 8006832:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006834:	2b00      	cmp	r3, #0
 8006836:	d15d      	bne.n	80068f4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	68da      	ldr	r2, [r3, #12]
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f022 0220 	bic.w	r2, r2, #32
 8006846:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	68da      	ldr	r2, [r3, #12]
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006856:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	695a      	ldr	r2, [r3, #20]
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f022 0201 	bic.w	r2, r2, #1
 8006866:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2220      	movs	r2, #32
 800686c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2200      	movs	r2, #0
 8006874:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800687a:	2b01      	cmp	r3, #1
 800687c:	d135      	bne.n	80068ea <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2200      	movs	r2, #0
 8006882:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	330c      	adds	r3, #12
 800688a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800688c:	697b      	ldr	r3, [r7, #20]
 800688e:	e853 3f00 	ldrex	r3, [r3]
 8006892:	613b      	str	r3, [r7, #16]
   return(result);
 8006894:	693b      	ldr	r3, [r7, #16]
 8006896:	f023 0310 	bic.w	r3, r3, #16
 800689a:	627b      	str	r3, [r7, #36]	@ 0x24
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	330c      	adds	r3, #12
 80068a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068a4:	623a      	str	r2, [r7, #32]
 80068a6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a8:	69f9      	ldr	r1, [r7, #28]
 80068aa:	6a3a      	ldr	r2, [r7, #32]
 80068ac:	e841 2300 	strex	r3, r2, [r1]
 80068b0:	61bb      	str	r3, [r7, #24]
   return(result);
 80068b2:	69bb      	ldr	r3, [r7, #24]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d1e5      	bne.n	8006884 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f003 0310 	and.w	r3, r3, #16
 80068c2:	2b10      	cmp	r3, #16
 80068c4:	d10a      	bne.n	80068dc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80068c6:	2300      	movs	r3, #0
 80068c8:	60fb      	str	r3, [r7, #12]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	60fb      	str	r3, [r7, #12]
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	685b      	ldr	r3, [r3, #4]
 80068d8:	60fb      	str	r3, [r7, #12]
 80068da:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80068e0:	4619      	mov	r1, r3
 80068e2:	6878      	ldr	r0, [r7, #4]
 80068e4:	f7ff fdd4 	bl	8006490 <HAL_UARTEx_RxEventCallback>
 80068e8:	e002      	b.n	80068f0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f7fa fdb6 	bl	800145c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80068f0:	2300      	movs	r3, #0
 80068f2:	e002      	b.n	80068fa <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80068f4:	2300      	movs	r3, #0
 80068f6:	e000      	b.n	80068fa <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80068f8:	2302      	movs	r3, #2
  }
}
 80068fa:	4618      	mov	r0, r3
 80068fc:	3730      	adds	r7, #48	@ 0x30
 80068fe:	46bd      	mov	sp, r7
 8006900:	bd80      	pop	{r7, pc}
	...

08006904 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006904:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006908:	b0c0      	sub	sp, #256	@ 0x100
 800690a:	af00      	add	r7, sp, #0
 800690c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	691b      	ldr	r3, [r3, #16]
 8006918:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800691c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006920:	68d9      	ldr	r1, [r3, #12]
 8006922:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006926:	681a      	ldr	r2, [r3, #0]
 8006928:	ea40 0301 	orr.w	r3, r0, r1
 800692c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800692e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006932:	689a      	ldr	r2, [r3, #8]
 8006934:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006938:	691b      	ldr	r3, [r3, #16]
 800693a:	431a      	orrs	r2, r3
 800693c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006940:	695b      	ldr	r3, [r3, #20]
 8006942:	431a      	orrs	r2, r3
 8006944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006948:	69db      	ldr	r3, [r3, #28]
 800694a:	4313      	orrs	r3, r2
 800694c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006950:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	68db      	ldr	r3, [r3, #12]
 8006958:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800695c:	f021 010c 	bic.w	r1, r1, #12
 8006960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006964:	681a      	ldr	r2, [r3, #0]
 8006966:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800696a:	430b      	orrs	r3, r1
 800696c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800696e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	695b      	ldr	r3, [r3, #20]
 8006976:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800697a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800697e:	6999      	ldr	r1, [r3, #24]
 8006980:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006984:	681a      	ldr	r2, [r3, #0]
 8006986:	ea40 0301 	orr.w	r3, r0, r1
 800698a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800698c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006990:	681a      	ldr	r2, [r3, #0]
 8006992:	4b8f      	ldr	r3, [pc, #572]	@ (8006bd0 <UART_SetConfig+0x2cc>)
 8006994:	429a      	cmp	r2, r3
 8006996:	d005      	beq.n	80069a4 <UART_SetConfig+0xa0>
 8006998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800699c:	681a      	ldr	r2, [r3, #0]
 800699e:	4b8d      	ldr	r3, [pc, #564]	@ (8006bd4 <UART_SetConfig+0x2d0>)
 80069a0:	429a      	cmp	r2, r3
 80069a2:	d104      	bne.n	80069ae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80069a4:	f7fd fff2 	bl	800498c <HAL_RCC_GetPCLK2Freq>
 80069a8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80069ac:	e003      	b.n	80069b6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80069ae:	f7fd ffd9 	bl	8004964 <HAL_RCC_GetPCLK1Freq>
 80069b2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80069b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069ba:	69db      	ldr	r3, [r3, #28]
 80069bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80069c0:	f040 810c 	bne.w	8006bdc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80069c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80069c8:	2200      	movs	r2, #0
 80069ca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80069ce:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80069d2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80069d6:	4622      	mov	r2, r4
 80069d8:	462b      	mov	r3, r5
 80069da:	1891      	adds	r1, r2, r2
 80069dc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80069de:	415b      	adcs	r3, r3
 80069e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80069e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80069e6:	4621      	mov	r1, r4
 80069e8:	eb12 0801 	adds.w	r8, r2, r1
 80069ec:	4629      	mov	r1, r5
 80069ee:	eb43 0901 	adc.w	r9, r3, r1
 80069f2:	f04f 0200 	mov.w	r2, #0
 80069f6:	f04f 0300 	mov.w	r3, #0
 80069fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80069fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006a02:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006a06:	4690      	mov	r8, r2
 8006a08:	4699      	mov	r9, r3
 8006a0a:	4623      	mov	r3, r4
 8006a0c:	eb18 0303 	adds.w	r3, r8, r3
 8006a10:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006a14:	462b      	mov	r3, r5
 8006a16:	eb49 0303 	adc.w	r3, r9, r3
 8006a1a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006a1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a22:	685b      	ldr	r3, [r3, #4]
 8006a24:	2200      	movs	r2, #0
 8006a26:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006a2a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006a2e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006a32:	460b      	mov	r3, r1
 8006a34:	18db      	adds	r3, r3, r3
 8006a36:	653b      	str	r3, [r7, #80]	@ 0x50
 8006a38:	4613      	mov	r3, r2
 8006a3a:	eb42 0303 	adc.w	r3, r2, r3
 8006a3e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006a40:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006a44:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006a48:	f7f9 fbca 	bl	80001e0 <__aeabi_uldivmod>
 8006a4c:	4602      	mov	r2, r0
 8006a4e:	460b      	mov	r3, r1
 8006a50:	4b61      	ldr	r3, [pc, #388]	@ (8006bd8 <UART_SetConfig+0x2d4>)
 8006a52:	fba3 2302 	umull	r2, r3, r3, r2
 8006a56:	095b      	lsrs	r3, r3, #5
 8006a58:	011c      	lsls	r4, r3, #4
 8006a5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a5e:	2200      	movs	r2, #0
 8006a60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006a64:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006a68:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006a6c:	4642      	mov	r2, r8
 8006a6e:	464b      	mov	r3, r9
 8006a70:	1891      	adds	r1, r2, r2
 8006a72:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006a74:	415b      	adcs	r3, r3
 8006a76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a78:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006a7c:	4641      	mov	r1, r8
 8006a7e:	eb12 0a01 	adds.w	sl, r2, r1
 8006a82:	4649      	mov	r1, r9
 8006a84:	eb43 0b01 	adc.w	fp, r3, r1
 8006a88:	f04f 0200 	mov.w	r2, #0
 8006a8c:	f04f 0300 	mov.w	r3, #0
 8006a90:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006a94:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006a98:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006a9c:	4692      	mov	sl, r2
 8006a9e:	469b      	mov	fp, r3
 8006aa0:	4643      	mov	r3, r8
 8006aa2:	eb1a 0303 	adds.w	r3, sl, r3
 8006aa6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006aaa:	464b      	mov	r3, r9
 8006aac:	eb4b 0303 	adc.w	r3, fp, r3
 8006ab0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006ab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	2200      	movs	r2, #0
 8006abc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006ac0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006ac4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006ac8:	460b      	mov	r3, r1
 8006aca:	18db      	adds	r3, r3, r3
 8006acc:	643b      	str	r3, [r7, #64]	@ 0x40
 8006ace:	4613      	mov	r3, r2
 8006ad0:	eb42 0303 	adc.w	r3, r2, r3
 8006ad4:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ad6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006ada:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006ade:	f7f9 fb7f 	bl	80001e0 <__aeabi_uldivmod>
 8006ae2:	4602      	mov	r2, r0
 8006ae4:	460b      	mov	r3, r1
 8006ae6:	4611      	mov	r1, r2
 8006ae8:	4b3b      	ldr	r3, [pc, #236]	@ (8006bd8 <UART_SetConfig+0x2d4>)
 8006aea:	fba3 2301 	umull	r2, r3, r3, r1
 8006aee:	095b      	lsrs	r3, r3, #5
 8006af0:	2264      	movs	r2, #100	@ 0x64
 8006af2:	fb02 f303 	mul.w	r3, r2, r3
 8006af6:	1acb      	subs	r3, r1, r3
 8006af8:	00db      	lsls	r3, r3, #3
 8006afa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006afe:	4b36      	ldr	r3, [pc, #216]	@ (8006bd8 <UART_SetConfig+0x2d4>)
 8006b00:	fba3 2302 	umull	r2, r3, r3, r2
 8006b04:	095b      	lsrs	r3, r3, #5
 8006b06:	005b      	lsls	r3, r3, #1
 8006b08:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006b0c:	441c      	add	r4, r3
 8006b0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b12:	2200      	movs	r2, #0
 8006b14:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006b18:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006b1c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006b20:	4642      	mov	r2, r8
 8006b22:	464b      	mov	r3, r9
 8006b24:	1891      	adds	r1, r2, r2
 8006b26:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006b28:	415b      	adcs	r3, r3
 8006b2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b2c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006b30:	4641      	mov	r1, r8
 8006b32:	1851      	adds	r1, r2, r1
 8006b34:	6339      	str	r1, [r7, #48]	@ 0x30
 8006b36:	4649      	mov	r1, r9
 8006b38:	414b      	adcs	r3, r1
 8006b3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b3c:	f04f 0200 	mov.w	r2, #0
 8006b40:	f04f 0300 	mov.w	r3, #0
 8006b44:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006b48:	4659      	mov	r1, fp
 8006b4a:	00cb      	lsls	r3, r1, #3
 8006b4c:	4651      	mov	r1, sl
 8006b4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b52:	4651      	mov	r1, sl
 8006b54:	00ca      	lsls	r2, r1, #3
 8006b56:	4610      	mov	r0, r2
 8006b58:	4619      	mov	r1, r3
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	4642      	mov	r2, r8
 8006b5e:	189b      	adds	r3, r3, r2
 8006b60:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006b64:	464b      	mov	r3, r9
 8006b66:	460a      	mov	r2, r1
 8006b68:	eb42 0303 	adc.w	r3, r2, r3
 8006b6c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006b70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	2200      	movs	r2, #0
 8006b78:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006b7c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006b80:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006b84:	460b      	mov	r3, r1
 8006b86:	18db      	adds	r3, r3, r3
 8006b88:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b8a:	4613      	mov	r3, r2
 8006b8c:	eb42 0303 	adc.w	r3, r2, r3
 8006b90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b92:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006b96:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006b9a:	f7f9 fb21 	bl	80001e0 <__aeabi_uldivmod>
 8006b9e:	4602      	mov	r2, r0
 8006ba0:	460b      	mov	r3, r1
 8006ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8006bd8 <UART_SetConfig+0x2d4>)
 8006ba4:	fba3 1302 	umull	r1, r3, r3, r2
 8006ba8:	095b      	lsrs	r3, r3, #5
 8006baa:	2164      	movs	r1, #100	@ 0x64
 8006bac:	fb01 f303 	mul.w	r3, r1, r3
 8006bb0:	1ad3      	subs	r3, r2, r3
 8006bb2:	00db      	lsls	r3, r3, #3
 8006bb4:	3332      	adds	r3, #50	@ 0x32
 8006bb6:	4a08      	ldr	r2, [pc, #32]	@ (8006bd8 <UART_SetConfig+0x2d4>)
 8006bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8006bbc:	095b      	lsrs	r3, r3, #5
 8006bbe:	f003 0207 	and.w	r2, r3, #7
 8006bc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4422      	add	r2, r4
 8006bca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006bcc:	e106      	b.n	8006ddc <UART_SetConfig+0x4d8>
 8006bce:	bf00      	nop
 8006bd0:	40011000 	.word	0x40011000
 8006bd4:	40011400 	.word	0x40011400
 8006bd8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006bdc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006be0:	2200      	movs	r2, #0
 8006be2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006be6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006bea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006bee:	4642      	mov	r2, r8
 8006bf0:	464b      	mov	r3, r9
 8006bf2:	1891      	adds	r1, r2, r2
 8006bf4:	6239      	str	r1, [r7, #32]
 8006bf6:	415b      	adcs	r3, r3
 8006bf8:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bfa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006bfe:	4641      	mov	r1, r8
 8006c00:	1854      	adds	r4, r2, r1
 8006c02:	4649      	mov	r1, r9
 8006c04:	eb43 0501 	adc.w	r5, r3, r1
 8006c08:	f04f 0200 	mov.w	r2, #0
 8006c0c:	f04f 0300 	mov.w	r3, #0
 8006c10:	00eb      	lsls	r3, r5, #3
 8006c12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006c16:	00e2      	lsls	r2, r4, #3
 8006c18:	4614      	mov	r4, r2
 8006c1a:	461d      	mov	r5, r3
 8006c1c:	4643      	mov	r3, r8
 8006c1e:	18e3      	adds	r3, r4, r3
 8006c20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006c24:	464b      	mov	r3, r9
 8006c26:	eb45 0303 	adc.w	r3, r5, r3
 8006c2a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006c2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c32:	685b      	ldr	r3, [r3, #4]
 8006c34:	2200      	movs	r2, #0
 8006c36:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006c3a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006c3e:	f04f 0200 	mov.w	r2, #0
 8006c42:	f04f 0300 	mov.w	r3, #0
 8006c46:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006c4a:	4629      	mov	r1, r5
 8006c4c:	008b      	lsls	r3, r1, #2
 8006c4e:	4621      	mov	r1, r4
 8006c50:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c54:	4621      	mov	r1, r4
 8006c56:	008a      	lsls	r2, r1, #2
 8006c58:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006c5c:	f7f9 fac0 	bl	80001e0 <__aeabi_uldivmod>
 8006c60:	4602      	mov	r2, r0
 8006c62:	460b      	mov	r3, r1
 8006c64:	4b60      	ldr	r3, [pc, #384]	@ (8006de8 <UART_SetConfig+0x4e4>)
 8006c66:	fba3 2302 	umull	r2, r3, r3, r2
 8006c6a:	095b      	lsrs	r3, r3, #5
 8006c6c:	011c      	lsls	r4, r3, #4
 8006c6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c72:	2200      	movs	r2, #0
 8006c74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006c78:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006c7c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006c80:	4642      	mov	r2, r8
 8006c82:	464b      	mov	r3, r9
 8006c84:	1891      	adds	r1, r2, r2
 8006c86:	61b9      	str	r1, [r7, #24]
 8006c88:	415b      	adcs	r3, r3
 8006c8a:	61fb      	str	r3, [r7, #28]
 8006c8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c90:	4641      	mov	r1, r8
 8006c92:	1851      	adds	r1, r2, r1
 8006c94:	6139      	str	r1, [r7, #16]
 8006c96:	4649      	mov	r1, r9
 8006c98:	414b      	adcs	r3, r1
 8006c9a:	617b      	str	r3, [r7, #20]
 8006c9c:	f04f 0200 	mov.w	r2, #0
 8006ca0:	f04f 0300 	mov.w	r3, #0
 8006ca4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006ca8:	4659      	mov	r1, fp
 8006caa:	00cb      	lsls	r3, r1, #3
 8006cac:	4651      	mov	r1, sl
 8006cae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006cb2:	4651      	mov	r1, sl
 8006cb4:	00ca      	lsls	r2, r1, #3
 8006cb6:	4610      	mov	r0, r2
 8006cb8:	4619      	mov	r1, r3
 8006cba:	4603      	mov	r3, r0
 8006cbc:	4642      	mov	r2, r8
 8006cbe:	189b      	adds	r3, r3, r2
 8006cc0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006cc4:	464b      	mov	r3, r9
 8006cc6:	460a      	mov	r2, r1
 8006cc8:	eb42 0303 	adc.w	r3, r2, r3
 8006ccc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006cd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cd4:	685b      	ldr	r3, [r3, #4]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006cda:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006cdc:	f04f 0200 	mov.w	r2, #0
 8006ce0:	f04f 0300 	mov.w	r3, #0
 8006ce4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006ce8:	4649      	mov	r1, r9
 8006cea:	008b      	lsls	r3, r1, #2
 8006cec:	4641      	mov	r1, r8
 8006cee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006cf2:	4641      	mov	r1, r8
 8006cf4:	008a      	lsls	r2, r1, #2
 8006cf6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006cfa:	f7f9 fa71 	bl	80001e0 <__aeabi_uldivmod>
 8006cfe:	4602      	mov	r2, r0
 8006d00:	460b      	mov	r3, r1
 8006d02:	4611      	mov	r1, r2
 8006d04:	4b38      	ldr	r3, [pc, #224]	@ (8006de8 <UART_SetConfig+0x4e4>)
 8006d06:	fba3 2301 	umull	r2, r3, r3, r1
 8006d0a:	095b      	lsrs	r3, r3, #5
 8006d0c:	2264      	movs	r2, #100	@ 0x64
 8006d0e:	fb02 f303 	mul.w	r3, r2, r3
 8006d12:	1acb      	subs	r3, r1, r3
 8006d14:	011b      	lsls	r3, r3, #4
 8006d16:	3332      	adds	r3, #50	@ 0x32
 8006d18:	4a33      	ldr	r2, [pc, #204]	@ (8006de8 <UART_SetConfig+0x4e4>)
 8006d1a:	fba2 2303 	umull	r2, r3, r2, r3
 8006d1e:	095b      	lsrs	r3, r3, #5
 8006d20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006d24:	441c      	add	r4, r3
 8006d26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	673b      	str	r3, [r7, #112]	@ 0x70
 8006d2e:	677a      	str	r2, [r7, #116]	@ 0x74
 8006d30:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006d34:	4642      	mov	r2, r8
 8006d36:	464b      	mov	r3, r9
 8006d38:	1891      	adds	r1, r2, r2
 8006d3a:	60b9      	str	r1, [r7, #8]
 8006d3c:	415b      	adcs	r3, r3
 8006d3e:	60fb      	str	r3, [r7, #12]
 8006d40:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006d44:	4641      	mov	r1, r8
 8006d46:	1851      	adds	r1, r2, r1
 8006d48:	6039      	str	r1, [r7, #0]
 8006d4a:	4649      	mov	r1, r9
 8006d4c:	414b      	adcs	r3, r1
 8006d4e:	607b      	str	r3, [r7, #4]
 8006d50:	f04f 0200 	mov.w	r2, #0
 8006d54:	f04f 0300 	mov.w	r3, #0
 8006d58:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006d5c:	4659      	mov	r1, fp
 8006d5e:	00cb      	lsls	r3, r1, #3
 8006d60:	4651      	mov	r1, sl
 8006d62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d66:	4651      	mov	r1, sl
 8006d68:	00ca      	lsls	r2, r1, #3
 8006d6a:	4610      	mov	r0, r2
 8006d6c:	4619      	mov	r1, r3
 8006d6e:	4603      	mov	r3, r0
 8006d70:	4642      	mov	r2, r8
 8006d72:	189b      	adds	r3, r3, r2
 8006d74:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006d76:	464b      	mov	r3, r9
 8006d78:	460a      	mov	r2, r1
 8006d7a:	eb42 0303 	adc.w	r3, r2, r3
 8006d7e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006d80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	2200      	movs	r2, #0
 8006d88:	663b      	str	r3, [r7, #96]	@ 0x60
 8006d8a:	667a      	str	r2, [r7, #100]	@ 0x64
 8006d8c:	f04f 0200 	mov.w	r2, #0
 8006d90:	f04f 0300 	mov.w	r3, #0
 8006d94:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006d98:	4649      	mov	r1, r9
 8006d9a:	008b      	lsls	r3, r1, #2
 8006d9c:	4641      	mov	r1, r8
 8006d9e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006da2:	4641      	mov	r1, r8
 8006da4:	008a      	lsls	r2, r1, #2
 8006da6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006daa:	f7f9 fa19 	bl	80001e0 <__aeabi_uldivmod>
 8006dae:	4602      	mov	r2, r0
 8006db0:	460b      	mov	r3, r1
 8006db2:	4b0d      	ldr	r3, [pc, #52]	@ (8006de8 <UART_SetConfig+0x4e4>)
 8006db4:	fba3 1302 	umull	r1, r3, r3, r2
 8006db8:	095b      	lsrs	r3, r3, #5
 8006dba:	2164      	movs	r1, #100	@ 0x64
 8006dbc:	fb01 f303 	mul.w	r3, r1, r3
 8006dc0:	1ad3      	subs	r3, r2, r3
 8006dc2:	011b      	lsls	r3, r3, #4
 8006dc4:	3332      	adds	r3, #50	@ 0x32
 8006dc6:	4a08      	ldr	r2, [pc, #32]	@ (8006de8 <UART_SetConfig+0x4e4>)
 8006dc8:	fba2 2303 	umull	r2, r3, r2, r3
 8006dcc:	095b      	lsrs	r3, r3, #5
 8006dce:	f003 020f 	and.w	r2, r3, #15
 8006dd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4422      	add	r2, r4
 8006dda:	609a      	str	r2, [r3, #8]
}
 8006ddc:	bf00      	nop
 8006dde:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006de2:	46bd      	mov	sp, r7
 8006de4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006de8:	51eb851f 	.word	0x51eb851f

08006dec <__NVIC_SetPriority>:
{
 8006dec:	b480      	push	{r7}
 8006dee:	b083      	sub	sp, #12
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	4603      	mov	r3, r0
 8006df4:	6039      	str	r1, [r7, #0]
 8006df6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006df8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	db0a      	blt.n	8006e16 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	b2da      	uxtb	r2, r3
 8006e04:	490c      	ldr	r1, [pc, #48]	@ (8006e38 <__NVIC_SetPriority+0x4c>)
 8006e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e0a:	0112      	lsls	r2, r2, #4
 8006e0c:	b2d2      	uxtb	r2, r2
 8006e0e:	440b      	add	r3, r1
 8006e10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006e14:	e00a      	b.n	8006e2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	b2da      	uxtb	r2, r3
 8006e1a:	4908      	ldr	r1, [pc, #32]	@ (8006e3c <__NVIC_SetPriority+0x50>)
 8006e1c:	79fb      	ldrb	r3, [r7, #7]
 8006e1e:	f003 030f 	and.w	r3, r3, #15
 8006e22:	3b04      	subs	r3, #4
 8006e24:	0112      	lsls	r2, r2, #4
 8006e26:	b2d2      	uxtb	r2, r2
 8006e28:	440b      	add	r3, r1
 8006e2a:	761a      	strb	r2, [r3, #24]
}
 8006e2c:	bf00      	nop
 8006e2e:	370c      	adds	r7, #12
 8006e30:	46bd      	mov	sp, r7
 8006e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e36:	4770      	bx	lr
 8006e38:	e000e100 	.word	0xe000e100
 8006e3c:	e000ed00 	.word	0xe000ed00

08006e40 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006e40:	b580      	push	{r7, lr}
 8006e42:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006e44:	2100      	movs	r1, #0
 8006e46:	f06f 0004 	mvn.w	r0, #4
 8006e4a:	f7ff ffcf 	bl	8006dec <__NVIC_SetPriority>
#endif
}
 8006e4e:	bf00      	nop
 8006e50:	bd80      	pop	{r7, pc}
	...

08006e54 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006e54:	b480      	push	{r7}
 8006e56:	b083      	sub	sp, #12
 8006e58:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006e5a:	f3ef 8305 	mrs	r3, IPSR
 8006e5e:	603b      	str	r3, [r7, #0]
  return(result);
 8006e60:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d003      	beq.n	8006e6e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006e66:	f06f 0305 	mvn.w	r3, #5
 8006e6a:	607b      	str	r3, [r7, #4]
 8006e6c:	e00c      	b.n	8006e88 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006e6e:	4b0a      	ldr	r3, [pc, #40]	@ (8006e98 <osKernelInitialize+0x44>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d105      	bne.n	8006e82 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006e76:	4b08      	ldr	r3, [pc, #32]	@ (8006e98 <osKernelInitialize+0x44>)
 8006e78:	2201      	movs	r2, #1
 8006e7a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	607b      	str	r3, [r7, #4]
 8006e80:	e002      	b.n	8006e88 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006e82:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006e86:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006e88:	687b      	ldr	r3, [r7, #4]
}
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	370c      	adds	r7, #12
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e94:	4770      	bx	lr
 8006e96:	bf00      	nop
 8006e98:	20000780 	.word	0x20000780

08006e9c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b082      	sub	sp, #8
 8006ea0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ea2:	f3ef 8305 	mrs	r3, IPSR
 8006ea6:	603b      	str	r3, [r7, #0]
  return(result);
 8006ea8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d003      	beq.n	8006eb6 <osKernelStart+0x1a>
    stat = osErrorISR;
 8006eae:	f06f 0305 	mvn.w	r3, #5
 8006eb2:	607b      	str	r3, [r7, #4]
 8006eb4:	e010      	b.n	8006ed8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006eb6:	4b0b      	ldr	r3, [pc, #44]	@ (8006ee4 <osKernelStart+0x48>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	2b01      	cmp	r3, #1
 8006ebc:	d109      	bne.n	8006ed2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006ebe:	f7ff ffbf 	bl	8006e40 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006ec2:	4b08      	ldr	r3, [pc, #32]	@ (8006ee4 <osKernelStart+0x48>)
 8006ec4:	2202      	movs	r2, #2
 8006ec6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006ec8:	f001 f87a 	bl	8007fc0 <vTaskStartScheduler>
      stat = osOK;
 8006ecc:	2300      	movs	r3, #0
 8006ece:	607b      	str	r3, [r7, #4]
 8006ed0:	e002      	b.n	8006ed8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006ed2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006ed6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006ed8:	687b      	ldr	r3, [r7, #4]
}
 8006eda:	4618      	mov	r0, r3
 8006edc:	3708      	adds	r7, #8
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bd80      	pop	{r7, pc}
 8006ee2:	bf00      	nop
 8006ee4:	20000780 	.word	0x20000780

08006ee8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b08e      	sub	sp, #56	@ 0x38
 8006eec:	af04      	add	r7, sp, #16
 8006eee:	60f8      	str	r0, [r7, #12]
 8006ef0:	60b9      	str	r1, [r7, #8]
 8006ef2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ef8:	f3ef 8305 	mrs	r3, IPSR
 8006efc:	617b      	str	r3, [r7, #20]
  return(result);
 8006efe:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d17e      	bne.n	8007002 <osThreadNew+0x11a>
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d07b      	beq.n	8007002 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006f0a:	2380      	movs	r3, #128	@ 0x80
 8006f0c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006f0e:	2318      	movs	r3, #24
 8006f10:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006f12:	2300      	movs	r3, #0
 8006f14:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006f16:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006f1a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d045      	beq.n	8006fae <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d002      	beq.n	8006f30 <osThreadNew+0x48>
        name = attr->name;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	699b      	ldr	r3, [r3, #24]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d002      	beq.n	8006f3e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	699b      	ldr	r3, [r3, #24]
 8006f3c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006f3e:	69fb      	ldr	r3, [r7, #28]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d008      	beq.n	8006f56 <osThreadNew+0x6e>
 8006f44:	69fb      	ldr	r3, [r7, #28]
 8006f46:	2b38      	cmp	r3, #56	@ 0x38
 8006f48:	d805      	bhi.n	8006f56 <osThreadNew+0x6e>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	685b      	ldr	r3, [r3, #4]
 8006f4e:	f003 0301 	and.w	r3, r3, #1
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d001      	beq.n	8006f5a <osThreadNew+0x72>
        return (NULL);
 8006f56:	2300      	movs	r3, #0
 8006f58:	e054      	b.n	8007004 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	695b      	ldr	r3, [r3, #20]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d003      	beq.n	8006f6a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	695b      	ldr	r3, [r3, #20]
 8006f66:	089b      	lsrs	r3, r3, #2
 8006f68:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	689b      	ldr	r3, [r3, #8]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d00e      	beq.n	8006f90 <osThreadNew+0xa8>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	68db      	ldr	r3, [r3, #12]
 8006f76:	2b5b      	cmp	r3, #91	@ 0x5b
 8006f78:	d90a      	bls.n	8006f90 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d006      	beq.n	8006f90 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	695b      	ldr	r3, [r3, #20]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d002      	beq.n	8006f90 <osThreadNew+0xa8>
        mem = 1;
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	61bb      	str	r3, [r7, #24]
 8006f8e:	e010      	b.n	8006fb2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	689b      	ldr	r3, [r3, #8]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d10c      	bne.n	8006fb2 <osThreadNew+0xca>
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	68db      	ldr	r3, [r3, #12]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d108      	bne.n	8006fb2 <osThreadNew+0xca>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	691b      	ldr	r3, [r3, #16]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d104      	bne.n	8006fb2 <osThreadNew+0xca>
          mem = 0;
 8006fa8:	2300      	movs	r3, #0
 8006faa:	61bb      	str	r3, [r7, #24]
 8006fac:	e001      	b.n	8006fb2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006fae:	2300      	movs	r3, #0
 8006fb0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006fb2:	69bb      	ldr	r3, [r7, #24]
 8006fb4:	2b01      	cmp	r3, #1
 8006fb6:	d110      	bne.n	8006fda <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006fbc:	687a      	ldr	r2, [r7, #4]
 8006fbe:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006fc0:	9202      	str	r2, [sp, #8]
 8006fc2:	9301      	str	r3, [sp, #4]
 8006fc4:	69fb      	ldr	r3, [r7, #28]
 8006fc6:	9300      	str	r3, [sp, #0]
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	6a3a      	ldr	r2, [r7, #32]
 8006fcc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006fce:	68f8      	ldr	r0, [r7, #12]
 8006fd0:	f000 fe1a 	bl	8007c08 <xTaskCreateStatic>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	613b      	str	r3, [r7, #16]
 8006fd8:	e013      	b.n	8007002 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006fda:	69bb      	ldr	r3, [r7, #24]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d110      	bne.n	8007002 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006fe0:	6a3b      	ldr	r3, [r7, #32]
 8006fe2:	b29a      	uxth	r2, r3
 8006fe4:	f107 0310 	add.w	r3, r7, #16
 8006fe8:	9301      	str	r3, [sp, #4]
 8006fea:	69fb      	ldr	r3, [r7, #28]
 8006fec:	9300      	str	r3, [sp, #0]
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006ff2:	68f8      	ldr	r0, [r7, #12]
 8006ff4:	f000 fe68 	bl	8007cc8 <xTaskCreate>
 8006ff8:	4603      	mov	r3, r0
 8006ffa:	2b01      	cmp	r3, #1
 8006ffc:	d001      	beq.n	8007002 <osThreadNew+0x11a>
            hTask = NULL;
 8006ffe:	2300      	movs	r3, #0
 8007000:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007002:	693b      	ldr	r3, [r7, #16]
}
 8007004:	4618      	mov	r0, r3
 8007006:	3728      	adds	r7, #40	@ 0x28
 8007008:	46bd      	mov	sp, r7
 800700a:	bd80      	pop	{r7, pc}

0800700c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800700c:	b580      	push	{r7, lr}
 800700e:	b084      	sub	sp, #16
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007014:	f3ef 8305 	mrs	r3, IPSR
 8007018:	60bb      	str	r3, [r7, #8]
  return(result);
 800701a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800701c:	2b00      	cmp	r3, #0
 800701e:	d003      	beq.n	8007028 <osDelay+0x1c>
    stat = osErrorISR;
 8007020:	f06f 0305 	mvn.w	r3, #5
 8007024:	60fb      	str	r3, [r7, #12]
 8007026:	e007      	b.n	8007038 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007028:	2300      	movs	r3, #0
 800702a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d002      	beq.n	8007038 <osDelay+0x2c>
      vTaskDelay(ticks);
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f000 ff8e 	bl	8007f54 <vTaskDelay>
    }
  }

  return (stat);
 8007038:	68fb      	ldr	r3, [r7, #12]
}
 800703a:	4618      	mov	r0, r3
 800703c:	3710      	adds	r7, #16
 800703e:	46bd      	mov	sp, r7
 8007040:	bd80      	pop	{r7, pc}
	...

08007044 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007044:	b480      	push	{r7}
 8007046:	b085      	sub	sp, #20
 8007048:	af00      	add	r7, sp, #0
 800704a:	60f8      	str	r0, [r7, #12]
 800704c:	60b9      	str	r1, [r7, #8]
 800704e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	4a07      	ldr	r2, [pc, #28]	@ (8007070 <vApplicationGetIdleTaskMemory+0x2c>)
 8007054:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007056:	68bb      	ldr	r3, [r7, #8]
 8007058:	4a06      	ldr	r2, [pc, #24]	@ (8007074 <vApplicationGetIdleTaskMemory+0x30>)
 800705a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2280      	movs	r2, #128	@ 0x80
 8007060:	601a      	str	r2, [r3, #0]
}
 8007062:	bf00      	nop
 8007064:	3714      	adds	r7, #20
 8007066:	46bd      	mov	sp, r7
 8007068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706c:	4770      	bx	lr
 800706e:	bf00      	nop
 8007070:	20000784 	.word	0x20000784
 8007074:	200007e0 	.word	0x200007e0

08007078 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007078:	b480      	push	{r7}
 800707a:	b085      	sub	sp, #20
 800707c:	af00      	add	r7, sp, #0
 800707e:	60f8      	str	r0, [r7, #12]
 8007080:	60b9      	str	r1, [r7, #8]
 8007082:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	4a07      	ldr	r2, [pc, #28]	@ (80070a4 <vApplicationGetTimerTaskMemory+0x2c>)
 8007088:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800708a:	68bb      	ldr	r3, [r7, #8]
 800708c:	4a06      	ldr	r2, [pc, #24]	@ (80070a8 <vApplicationGetTimerTaskMemory+0x30>)
 800708e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007096:	601a      	str	r2, [r3, #0]
}
 8007098:	bf00      	nop
 800709a:	3714      	adds	r7, #20
 800709c:	46bd      	mov	sp, r7
 800709e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a2:	4770      	bx	lr
 80070a4:	200009e0 	.word	0x200009e0
 80070a8:	20000a3c 	.word	0x20000a3c

080070ac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80070ac:	b480      	push	{r7}
 80070ae:	b083      	sub	sp, #12
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	f103 0208 	add.w	r2, r3, #8
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80070c4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	f103 0208 	add.w	r2, r3, #8
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f103 0208 	add.w	r2, r3, #8
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2200      	movs	r2, #0
 80070de:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80070e0:	bf00      	nop
 80070e2:	370c      	adds	r7, #12
 80070e4:	46bd      	mov	sp, r7
 80070e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ea:	4770      	bx	lr

080070ec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80070ec:	b480      	push	{r7}
 80070ee:	b083      	sub	sp, #12
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2200      	movs	r2, #0
 80070f8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80070fa:	bf00      	nop
 80070fc:	370c      	adds	r7, #12
 80070fe:	46bd      	mov	sp, r7
 8007100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007104:	4770      	bx	lr

08007106 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007106:	b480      	push	{r7}
 8007108:	b085      	sub	sp, #20
 800710a:	af00      	add	r7, sp, #0
 800710c:	6078      	str	r0, [r7, #4]
 800710e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	68fa      	ldr	r2, [r7, #12]
 800711a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	689a      	ldr	r2, [r3, #8]
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	689b      	ldr	r3, [r3, #8]
 8007128:	683a      	ldr	r2, [r7, #0]
 800712a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	683a      	ldr	r2, [r7, #0]
 8007130:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	687a      	ldr	r2, [r7, #4]
 8007136:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	1c5a      	adds	r2, r3, #1
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	601a      	str	r2, [r3, #0]
}
 8007142:	bf00      	nop
 8007144:	3714      	adds	r7, #20
 8007146:	46bd      	mov	sp, r7
 8007148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714c:	4770      	bx	lr

0800714e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800714e:	b480      	push	{r7}
 8007150:	b085      	sub	sp, #20
 8007152:	af00      	add	r7, sp, #0
 8007154:	6078      	str	r0, [r7, #4]
 8007156:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007164:	d103      	bne.n	800716e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	691b      	ldr	r3, [r3, #16]
 800716a:	60fb      	str	r3, [r7, #12]
 800716c:	e00c      	b.n	8007188 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	3308      	adds	r3, #8
 8007172:	60fb      	str	r3, [r7, #12]
 8007174:	e002      	b.n	800717c <vListInsert+0x2e>
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	60fb      	str	r3, [r7, #12]
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	685b      	ldr	r3, [r3, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	68ba      	ldr	r2, [r7, #8]
 8007184:	429a      	cmp	r2, r3
 8007186:	d2f6      	bcs.n	8007176 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	685a      	ldr	r2, [r3, #4]
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	683a      	ldr	r2, [r7, #0]
 8007196:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	68fa      	ldr	r2, [r7, #12]
 800719c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	683a      	ldr	r2, [r7, #0]
 80071a2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	687a      	ldr	r2, [r7, #4]
 80071a8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	1c5a      	adds	r2, r3, #1
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	601a      	str	r2, [r3, #0]
}
 80071b4:	bf00      	nop
 80071b6:	3714      	adds	r7, #20
 80071b8:	46bd      	mov	sp, r7
 80071ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071be:	4770      	bx	lr

080071c0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80071c0:	b480      	push	{r7}
 80071c2:	b085      	sub	sp, #20
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	691b      	ldr	r3, [r3, #16]
 80071cc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	685b      	ldr	r3, [r3, #4]
 80071d2:	687a      	ldr	r2, [r7, #4]
 80071d4:	6892      	ldr	r2, [r2, #8]
 80071d6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	689b      	ldr	r3, [r3, #8]
 80071dc:	687a      	ldr	r2, [r7, #4]
 80071de:	6852      	ldr	r2, [r2, #4]
 80071e0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	685b      	ldr	r3, [r3, #4]
 80071e6:	687a      	ldr	r2, [r7, #4]
 80071e8:	429a      	cmp	r2, r3
 80071ea:	d103      	bne.n	80071f4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	689a      	ldr	r2, [r3, #8]
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2200      	movs	r2, #0
 80071f8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	1e5a      	subs	r2, r3, #1
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
}
 8007208:	4618      	mov	r0, r3
 800720a:	3714      	adds	r7, #20
 800720c:	46bd      	mov	sp, r7
 800720e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007212:	4770      	bx	lr

08007214 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b084      	sub	sp, #16
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
 800721c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d10b      	bne.n	8007240 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007228:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800722c:	f383 8811 	msr	BASEPRI, r3
 8007230:	f3bf 8f6f 	isb	sy
 8007234:	f3bf 8f4f 	dsb	sy
 8007238:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800723a:	bf00      	nop
 800723c:	bf00      	nop
 800723e:	e7fd      	b.n	800723c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007240:	f002 f87a 	bl	8009338 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681a      	ldr	r2, [r3, #0]
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800724c:	68f9      	ldr	r1, [r7, #12]
 800724e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007250:	fb01 f303 	mul.w	r3, r1, r3
 8007254:	441a      	add	r2, r3
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	2200      	movs	r2, #0
 800725e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	681a      	ldr	r2, [r3, #0]
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681a      	ldr	r2, [r3, #0]
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007270:	3b01      	subs	r3, #1
 8007272:	68f9      	ldr	r1, [r7, #12]
 8007274:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007276:	fb01 f303 	mul.w	r3, r1, r3
 800727a:	441a      	add	r2, r3
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	22ff      	movs	r2, #255	@ 0xff
 8007284:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	22ff      	movs	r2, #255	@ 0xff
 800728c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d114      	bne.n	80072c0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	691b      	ldr	r3, [r3, #16]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d01a      	beq.n	80072d4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	3310      	adds	r3, #16
 80072a2:	4618      	mov	r0, r3
 80072a4:	f001 f91a 	bl	80084dc <xTaskRemoveFromEventList>
 80072a8:	4603      	mov	r3, r0
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d012      	beq.n	80072d4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80072ae:	4b0d      	ldr	r3, [pc, #52]	@ (80072e4 <xQueueGenericReset+0xd0>)
 80072b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80072b4:	601a      	str	r2, [r3, #0]
 80072b6:	f3bf 8f4f 	dsb	sy
 80072ba:	f3bf 8f6f 	isb	sy
 80072be:	e009      	b.n	80072d4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	3310      	adds	r3, #16
 80072c4:	4618      	mov	r0, r3
 80072c6:	f7ff fef1 	bl	80070ac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	3324      	adds	r3, #36	@ 0x24
 80072ce:	4618      	mov	r0, r3
 80072d0:	f7ff feec 	bl	80070ac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80072d4:	f002 f862 	bl	800939c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80072d8:	2301      	movs	r3, #1
}
 80072da:	4618      	mov	r0, r3
 80072dc:	3710      	adds	r7, #16
 80072de:	46bd      	mov	sp, r7
 80072e0:	bd80      	pop	{r7, pc}
 80072e2:	bf00      	nop
 80072e4:	e000ed04 	.word	0xe000ed04

080072e8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b08e      	sub	sp, #56	@ 0x38
 80072ec:	af02      	add	r7, sp, #8
 80072ee:	60f8      	str	r0, [r7, #12]
 80072f0:	60b9      	str	r1, [r7, #8]
 80072f2:	607a      	str	r2, [r7, #4]
 80072f4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d10b      	bne.n	8007314 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80072fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007300:	f383 8811 	msr	BASEPRI, r3
 8007304:	f3bf 8f6f 	isb	sy
 8007308:	f3bf 8f4f 	dsb	sy
 800730c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800730e:	bf00      	nop
 8007310:	bf00      	nop
 8007312:	e7fd      	b.n	8007310 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d10b      	bne.n	8007332 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800731a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800731e:	f383 8811 	msr	BASEPRI, r3
 8007322:	f3bf 8f6f 	isb	sy
 8007326:	f3bf 8f4f 	dsb	sy
 800732a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800732c:	bf00      	nop
 800732e:	bf00      	nop
 8007330:	e7fd      	b.n	800732e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d002      	beq.n	800733e <xQueueGenericCreateStatic+0x56>
 8007338:	68bb      	ldr	r3, [r7, #8]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d001      	beq.n	8007342 <xQueueGenericCreateStatic+0x5a>
 800733e:	2301      	movs	r3, #1
 8007340:	e000      	b.n	8007344 <xQueueGenericCreateStatic+0x5c>
 8007342:	2300      	movs	r3, #0
 8007344:	2b00      	cmp	r3, #0
 8007346:	d10b      	bne.n	8007360 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800734c:	f383 8811 	msr	BASEPRI, r3
 8007350:	f3bf 8f6f 	isb	sy
 8007354:	f3bf 8f4f 	dsb	sy
 8007358:	623b      	str	r3, [r7, #32]
}
 800735a:	bf00      	nop
 800735c:	bf00      	nop
 800735e:	e7fd      	b.n	800735c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d102      	bne.n	800736c <xQueueGenericCreateStatic+0x84>
 8007366:	68bb      	ldr	r3, [r7, #8]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d101      	bne.n	8007370 <xQueueGenericCreateStatic+0x88>
 800736c:	2301      	movs	r3, #1
 800736e:	e000      	b.n	8007372 <xQueueGenericCreateStatic+0x8a>
 8007370:	2300      	movs	r3, #0
 8007372:	2b00      	cmp	r3, #0
 8007374:	d10b      	bne.n	800738e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8007376:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800737a:	f383 8811 	msr	BASEPRI, r3
 800737e:	f3bf 8f6f 	isb	sy
 8007382:	f3bf 8f4f 	dsb	sy
 8007386:	61fb      	str	r3, [r7, #28]
}
 8007388:	bf00      	nop
 800738a:	bf00      	nop
 800738c:	e7fd      	b.n	800738a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800738e:	2350      	movs	r3, #80	@ 0x50
 8007390:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	2b50      	cmp	r3, #80	@ 0x50
 8007396:	d00b      	beq.n	80073b0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800739c:	f383 8811 	msr	BASEPRI, r3
 80073a0:	f3bf 8f6f 	isb	sy
 80073a4:	f3bf 8f4f 	dsb	sy
 80073a8:	61bb      	str	r3, [r7, #24]
}
 80073aa:	bf00      	nop
 80073ac:	bf00      	nop
 80073ae:	e7fd      	b.n	80073ac <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80073b0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80073b2:	683b      	ldr	r3, [r7, #0]
 80073b4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80073b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d00d      	beq.n	80073d8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80073bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073be:	2201      	movs	r2, #1
 80073c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80073c4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80073c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073ca:	9300      	str	r3, [sp, #0]
 80073cc:	4613      	mov	r3, r2
 80073ce:	687a      	ldr	r2, [r7, #4]
 80073d0:	68b9      	ldr	r1, [r7, #8]
 80073d2:	68f8      	ldr	r0, [r7, #12]
 80073d4:	f000 f805 	bl	80073e2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80073d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80073da:	4618      	mov	r0, r3
 80073dc:	3730      	adds	r7, #48	@ 0x30
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd80      	pop	{r7, pc}

080073e2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80073e2:	b580      	push	{r7, lr}
 80073e4:	b084      	sub	sp, #16
 80073e6:	af00      	add	r7, sp, #0
 80073e8:	60f8      	str	r0, [r7, #12]
 80073ea:	60b9      	str	r1, [r7, #8]
 80073ec:	607a      	str	r2, [r7, #4]
 80073ee:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80073f0:	68bb      	ldr	r3, [r7, #8]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d103      	bne.n	80073fe <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80073f6:	69bb      	ldr	r3, [r7, #24]
 80073f8:	69ba      	ldr	r2, [r7, #24]
 80073fa:	601a      	str	r2, [r3, #0]
 80073fc:	e002      	b.n	8007404 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80073fe:	69bb      	ldr	r3, [r7, #24]
 8007400:	687a      	ldr	r2, [r7, #4]
 8007402:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007404:	69bb      	ldr	r3, [r7, #24]
 8007406:	68fa      	ldr	r2, [r7, #12]
 8007408:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800740a:	69bb      	ldr	r3, [r7, #24]
 800740c:	68ba      	ldr	r2, [r7, #8]
 800740e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007410:	2101      	movs	r1, #1
 8007412:	69b8      	ldr	r0, [r7, #24]
 8007414:	f7ff fefe 	bl	8007214 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007418:	69bb      	ldr	r3, [r7, #24]
 800741a:	78fa      	ldrb	r2, [r7, #3]
 800741c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007420:	bf00      	nop
 8007422:	3710      	adds	r7, #16
 8007424:	46bd      	mov	sp, r7
 8007426:	bd80      	pop	{r7, pc}

08007428 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b08e      	sub	sp, #56	@ 0x38
 800742c:	af00      	add	r7, sp, #0
 800742e:	60f8      	str	r0, [r7, #12]
 8007430:	60b9      	str	r1, [r7, #8]
 8007432:	607a      	str	r2, [r7, #4]
 8007434:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007436:	2300      	movs	r3, #0
 8007438:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800743e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007440:	2b00      	cmp	r3, #0
 8007442:	d10b      	bne.n	800745c <xQueueGenericSend+0x34>
	__asm volatile
 8007444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007448:	f383 8811 	msr	BASEPRI, r3
 800744c:	f3bf 8f6f 	isb	sy
 8007450:	f3bf 8f4f 	dsb	sy
 8007454:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007456:	bf00      	nop
 8007458:	bf00      	nop
 800745a:	e7fd      	b.n	8007458 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d103      	bne.n	800746a <xQueueGenericSend+0x42>
 8007462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007466:	2b00      	cmp	r3, #0
 8007468:	d101      	bne.n	800746e <xQueueGenericSend+0x46>
 800746a:	2301      	movs	r3, #1
 800746c:	e000      	b.n	8007470 <xQueueGenericSend+0x48>
 800746e:	2300      	movs	r3, #0
 8007470:	2b00      	cmp	r3, #0
 8007472:	d10b      	bne.n	800748c <xQueueGenericSend+0x64>
	__asm volatile
 8007474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007478:	f383 8811 	msr	BASEPRI, r3
 800747c:	f3bf 8f6f 	isb	sy
 8007480:	f3bf 8f4f 	dsb	sy
 8007484:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007486:	bf00      	nop
 8007488:	bf00      	nop
 800748a:	e7fd      	b.n	8007488 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	2b02      	cmp	r3, #2
 8007490:	d103      	bne.n	800749a <xQueueGenericSend+0x72>
 8007492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007494:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007496:	2b01      	cmp	r3, #1
 8007498:	d101      	bne.n	800749e <xQueueGenericSend+0x76>
 800749a:	2301      	movs	r3, #1
 800749c:	e000      	b.n	80074a0 <xQueueGenericSend+0x78>
 800749e:	2300      	movs	r3, #0
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d10b      	bne.n	80074bc <xQueueGenericSend+0x94>
	__asm volatile
 80074a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074a8:	f383 8811 	msr	BASEPRI, r3
 80074ac:	f3bf 8f6f 	isb	sy
 80074b0:	f3bf 8f4f 	dsb	sy
 80074b4:	623b      	str	r3, [r7, #32]
}
 80074b6:	bf00      	nop
 80074b8:	bf00      	nop
 80074ba:	e7fd      	b.n	80074b8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80074bc:	f001 f9ce 	bl	800885c <xTaskGetSchedulerState>
 80074c0:	4603      	mov	r3, r0
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d102      	bne.n	80074cc <xQueueGenericSend+0xa4>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d101      	bne.n	80074d0 <xQueueGenericSend+0xa8>
 80074cc:	2301      	movs	r3, #1
 80074ce:	e000      	b.n	80074d2 <xQueueGenericSend+0xaa>
 80074d0:	2300      	movs	r3, #0
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d10b      	bne.n	80074ee <xQueueGenericSend+0xc6>
	__asm volatile
 80074d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074da:	f383 8811 	msr	BASEPRI, r3
 80074de:	f3bf 8f6f 	isb	sy
 80074e2:	f3bf 8f4f 	dsb	sy
 80074e6:	61fb      	str	r3, [r7, #28]
}
 80074e8:	bf00      	nop
 80074ea:	bf00      	nop
 80074ec:	e7fd      	b.n	80074ea <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80074ee:	f001 ff23 	bl	8009338 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80074f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80074f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074fa:	429a      	cmp	r2, r3
 80074fc:	d302      	bcc.n	8007504 <xQueueGenericSend+0xdc>
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	2b02      	cmp	r3, #2
 8007502:	d129      	bne.n	8007558 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007504:	683a      	ldr	r2, [r7, #0]
 8007506:	68b9      	ldr	r1, [r7, #8]
 8007508:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800750a:	f000 fa0f 	bl	800792c <prvCopyDataToQueue>
 800750e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007514:	2b00      	cmp	r3, #0
 8007516:	d010      	beq.n	800753a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800751a:	3324      	adds	r3, #36	@ 0x24
 800751c:	4618      	mov	r0, r3
 800751e:	f000 ffdd 	bl	80084dc <xTaskRemoveFromEventList>
 8007522:	4603      	mov	r3, r0
 8007524:	2b00      	cmp	r3, #0
 8007526:	d013      	beq.n	8007550 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007528:	4b3f      	ldr	r3, [pc, #252]	@ (8007628 <xQueueGenericSend+0x200>)
 800752a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800752e:	601a      	str	r2, [r3, #0]
 8007530:	f3bf 8f4f 	dsb	sy
 8007534:	f3bf 8f6f 	isb	sy
 8007538:	e00a      	b.n	8007550 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800753a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800753c:	2b00      	cmp	r3, #0
 800753e:	d007      	beq.n	8007550 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007540:	4b39      	ldr	r3, [pc, #228]	@ (8007628 <xQueueGenericSend+0x200>)
 8007542:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007546:	601a      	str	r2, [r3, #0]
 8007548:	f3bf 8f4f 	dsb	sy
 800754c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007550:	f001 ff24 	bl	800939c <vPortExitCritical>
				return pdPASS;
 8007554:	2301      	movs	r3, #1
 8007556:	e063      	b.n	8007620 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d103      	bne.n	8007566 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800755e:	f001 ff1d 	bl	800939c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007562:	2300      	movs	r3, #0
 8007564:	e05c      	b.n	8007620 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007566:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007568:	2b00      	cmp	r3, #0
 800756a:	d106      	bne.n	800757a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800756c:	f107 0314 	add.w	r3, r7, #20
 8007570:	4618      	mov	r0, r3
 8007572:	f001 f817 	bl	80085a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007576:	2301      	movs	r3, #1
 8007578:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800757a:	f001 ff0f 	bl	800939c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800757e:	f000 fd87 	bl	8008090 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007582:	f001 fed9 	bl	8009338 <vPortEnterCritical>
 8007586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007588:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800758c:	b25b      	sxtb	r3, r3
 800758e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007592:	d103      	bne.n	800759c <xQueueGenericSend+0x174>
 8007594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007596:	2200      	movs	r2, #0
 8007598:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800759c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800759e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80075a2:	b25b      	sxtb	r3, r3
 80075a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80075a8:	d103      	bne.n	80075b2 <xQueueGenericSend+0x18a>
 80075aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ac:	2200      	movs	r2, #0
 80075ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80075b2:	f001 fef3 	bl	800939c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80075b6:	1d3a      	adds	r2, r7, #4
 80075b8:	f107 0314 	add.w	r3, r7, #20
 80075bc:	4611      	mov	r1, r2
 80075be:	4618      	mov	r0, r3
 80075c0:	f001 f806 	bl	80085d0 <xTaskCheckForTimeOut>
 80075c4:	4603      	mov	r3, r0
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d124      	bne.n	8007614 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80075ca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80075cc:	f000 faa6 	bl	8007b1c <prvIsQueueFull>
 80075d0:	4603      	mov	r3, r0
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d018      	beq.n	8007608 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80075d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075d8:	3310      	adds	r3, #16
 80075da:	687a      	ldr	r2, [r7, #4]
 80075dc:	4611      	mov	r1, r2
 80075de:	4618      	mov	r0, r3
 80075e0:	f000 ff2a 	bl	8008438 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80075e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80075e6:	f000 fa31 	bl	8007a4c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80075ea:	f000 fd5f 	bl	80080ac <xTaskResumeAll>
 80075ee:	4603      	mov	r3, r0
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	f47f af7c 	bne.w	80074ee <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80075f6:	4b0c      	ldr	r3, [pc, #48]	@ (8007628 <xQueueGenericSend+0x200>)
 80075f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075fc:	601a      	str	r2, [r3, #0]
 80075fe:	f3bf 8f4f 	dsb	sy
 8007602:	f3bf 8f6f 	isb	sy
 8007606:	e772      	b.n	80074ee <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007608:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800760a:	f000 fa1f 	bl	8007a4c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800760e:	f000 fd4d 	bl	80080ac <xTaskResumeAll>
 8007612:	e76c      	b.n	80074ee <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007614:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007616:	f000 fa19 	bl	8007a4c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800761a:	f000 fd47 	bl	80080ac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800761e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007620:	4618      	mov	r0, r3
 8007622:	3738      	adds	r7, #56	@ 0x38
 8007624:	46bd      	mov	sp, r7
 8007626:	bd80      	pop	{r7, pc}
 8007628:	e000ed04 	.word	0xe000ed04

0800762c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800762c:	b580      	push	{r7, lr}
 800762e:	b090      	sub	sp, #64	@ 0x40
 8007630:	af00      	add	r7, sp, #0
 8007632:	60f8      	str	r0, [r7, #12]
 8007634:	60b9      	str	r1, [r7, #8]
 8007636:	607a      	str	r2, [r7, #4]
 8007638:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800763e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007640:	2b00      	cmp	r3, #0
 8007642:	d10b      	bne.n	800765c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007648:	f383 8811 	msr	BASEPRI, r3
 800764c:	f3bf 8f6f 	isb	sy
 8007650:	f3bf 8f4f 	dsb	sy
 8007654:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007656:	bf00      	nop
 8007658:	bf00      	nop
 800765a:	e7fd      	b.n	8007658 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d103      	bne.n	800766a <xQueueGenericSendFromISR+0x3e>
 8007662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007666:	2b00      	cmp	r3, #0
 8007668:	d101      	bne.n	800766e <xQueueGenericSendFromISR+0x42>
 800766a:	2301      	movs	r3, #1
 800766c:	e000      	b.n	8007670 <xQueueGenericSendFromISR+0x44>
 800766e:	2300      	movs	r3, #0
 8007670:	2b00      	cmp	r3, #0
 8007672:	d10b      	bne.n	800768c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007674:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007678:	f383 8811 	msr	BASEPRI, r3
 800767c:	f3bf 8f6f 	isb	sy
 8007680:	f3bf 8f4f 	dsb	sy
 8007684:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007686:	bf00      	nop
 8007688:	bf00      	nop
 800768a:	e7fd      	b.n	8007688 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	2b02      	cmp	r3, #2
 8007690:	d103      	bne.n	800769a <xQueueGenericSendFromISR+0x6e>
 8007692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007694:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007696:	2b01      	cmp	r3, #1
 8007698:	d101      	bne.n	800769e <xQueueGenericSendFromISR+0x72>
 800769a:	2301      	movs	r3, #1
 800769c:	e000      	b.n	80076a0 <xQueueGenericSendFromISR+0x74>
 800769e:	2300      	movs	r3, #0
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d10b      	bne.n	80076bc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80076a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076a8:	f383 8811 	msr	BASEPRI, r3
 80076ac:	f3bf 8f6f 	isb	sy
 80076b0:	f3bf 8f4f 	dsb	sy
 80076b4:	623b      	str	r3, [r7, #32]
}
 80076b6:	bf00      	nop
 80076b8:	bf00      	nop
 80076ba:	e7fd      	b.n	80076b8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80076bc:	f001 ff1c 	bl	80094f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80076c0:	f3ef 8211 	mrs	r2, BASEPRI
 80076c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076c8:	f383 8811 	msr	BASEPRI, r3
 80076cc:	f3bf 8f6f 	isb	sy
 80076d0:	f3bf 8f4f 	dsb	sy
 80076d4:	61fa      	str	r2, [r7, #28]
 80076d6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80076d8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80076da:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80076dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80076e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076e4:	429a      	cmp	r2, r3
 80076e6:	d302      	bcc.n	80076ee <xQueueGenericSendFromISR+0xc2>
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	2b02      	cmp	r3, #2
 80076ec:	d12f      	bne.n	800774e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80076ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076f0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80076f4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80076f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80076fe:	683a      	ldr	r2, [r7, #0]
 8007700:	68b9      	ldr	r1, [r7, #8]
 8007702:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007704:	f000 f912 	bl	800792c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007708:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800770c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007710:	d112      	bne.n	8007738 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007716:	2b00      	cmp	r3, #0
 8007718:	d016      	beq.n	8007748 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800771a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800771c:	3324      	adds	r3, #36	@ 0x24
 800771e:	4618      	mov	r0, r3
 8007720:	f000 fedc 	bl	80084dc <xTaskRemoveFromEventList>
 8007724:	4603      	mov	r3, r0
 8007726:	2b00      	cmp	r3, #0
 8007728:	d00e      	beq.n	8007748 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d00b      	beq.n	8007748 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2201      	movs	r2, #1
 8007734:	601a      	str	r2, [r3, #0]
 8007736:	e007      	b.n	8007748 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007738:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800773c:	3301      	adds	r3, #1
 800773e:	b2db      	uxtb	r3, r3
 8007740:	b25a      	sxtb	r2, r3
 8007742:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007744:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007748:	2301      	movs	r3, #1
 800774a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800774c:	e001      	b.n	8007752 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800774e:	2300      	movs	r3, #0
 8007750:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007752:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007754:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007756:	697b      	ldr	r3, [r7, #20]
 8007758:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800775c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800775e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007760:	4618      	mov	r0, r3
 8007762:	3740      	adds	r7, #64	@ 0x40
 8007764:	46bd      	mov	sp, r7
 8007766:	bd80      	pop	{r7, pc}

08007768 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b08c      	sub	sp, #48	@ 0x30
 800776c:	af00      	add	r7, sp, #0
 800776e:	60f8      	str	r0, [r7, #12]
 8007770:	60b9      	str	r1, [r7, #8]
 8007772:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007774:	2300      	movs	r3, #0
 8007776:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800777c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800777e:	2b00      	cmp	r3, #0
 8007780:	d10b      	bne.n	800779a <xQueueReceive+0x32>
	__asm volatile
 8007782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007786:	f383 8811 	msr	BASEPRI, r3
 800778a:	f3bf 8f6f 	isb	sy
 800778e:	f3bf 8f4f 	dsb	sy
 8007792:	623b      	str	r3, [r7, #32]
}
 8007794:	bf00      	nop
 8007796:	bf00      	nop
 8007798:	e7fd      	b.n	8007796 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d103      	bne.n	80077a8 <xQueueReceive+0x40>
 80077a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d101      	bne.n	80077ac <xQueueReceive+0x44>
 80077a8:	2301      	movs	r3, #1
 80077aa:	e000      	b.n	80077ae <xQueueReceive+0x46>
 80077ac:	2300      	movs	r3, #0
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d10b      	bne.n	80077ca <xQueueReceive+0x62>
	__asm volatile
 80077b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077b6:	f383 8811 	msr	BASEPRI, r3
 80077ba:	f3bf 8f6f 	isb	sy
 80077be:	f3bf 8f4f 	dsb	sy
 80077c2:	61fb      	str	r3, [r7, #28]
}
 80077c4:	bf00      	nop
 80077c6:	bf00      	nop
 80077c8:	e7fd      	b.n	80077c6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80077ca:	f001 f847 	bl	800885c <xTaskGetSchedulerState>
 80077ce:	4603      	mov	r3, r0
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d102      	bne.n	80077da <xQueueReceive+0x72>
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d101      	bne.n	80077de <xQueueReceive+0x76>
 80077da:	2301      	movs	r3, #1
 80077dc:	e000      	b.n	80077e0 <xQueueReceive+0x78>
 80077de:	2300      	movs	r3, #0
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d10b      	bne.n	80077fc <xQueueReceive+0x94>
	__asm volatile
 80077e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077e8:	f383 8811 	msr	BASEPRI, r3
 80077ec:	f3bf 8f6f 	isb	sy
 80077f0:	f3bf 8f4f 	dsb	sy
 80077f4:	61bb      	str	r3, [r7, #24]
}
 80077f6:	bf00      	nop
 80077f8:	bf00      	nop
 80077fa:	e7fd      	b.n	80077f8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80077fc:	f001 fd9c 	bl	8009338 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007804:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007808:	2b00      	cmp	r3, #0
 800780a:	d01f      	beq.n	800784c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800780c:	68b9      	ldr	r1, [r7, #8]
 800780e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007810:	f000 f8f6 	bl	8007a00 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007816:	1e5a      	subs	r2, r3, #1
 8007818:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800781a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800781c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800781e:	691b      	ldr	r3, [r3, #16]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d00f      	beq.n	8007844 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007826:	3310      	adds	r3, #16
 8007828:	4618      	mov	r0, r3
 800782a:	f000 fe57 	bl	80084dc <xTaskRemoveFromEventList>
 800782e:	4603      	mov	r3, r0
 8007830:	2b00      	cmp	r3, #0
 8007832:	d007      	beq.n	8007844 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007834:	4b3c      	ldr	r3, [pc, #240]	@ (8007928 <xQueueReceive+0x1c0>)
 8007836:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800783a:	601a      	str	r2, [r3, #0]
 800783c:	f3bf 8f4f 	dsb	sy
 8007840:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007844:	f001 fdaa 	bl	800939c <vPortExitCritical>
				return pdPASS;
 8007848:	2301      	movs	r3, #1
 800784a:	e069      	b.n	8007920 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d103      	bne.n	800785a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007852:	f001 fda3 	bl	800939c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007856:	2300      	movs	r3, #0
 8007858:	e062      	b.n	8007920 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800785a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800785c:	2b00      	cmp	r3, #0
 800785e:	d106      	bne.n	800786e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007860:	f107 0310 	add.w	r3, r7, #16
 8007864:	4618      	mov	r0, r3
 8007866:	f000 fe9d 	bl	80085a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800786a:	2301      	movs	r3, #1
 800786c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800786e:	f001 fd95 	bl	800939c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007872:	f000 fc0d 	bl	8008090 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007876:	f001 fd5f 	bl	8009338 <vPortEnterCritical>
 800787a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800787c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007880:	b25b      	sxtb	r3, r3
 8007882:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007886:	d103      	bne.n	8007890 <xQueueReceive+0x128>
 8007888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800788a:	2200      	movs	r2, #0
 800788c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007892:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007896:	b25b      	sxtb	r3, r3
 8007898:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800789c:	d103      	bne.n	80078a6 <xQueueReceive+0x13e>
 800789e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078a0:	2200      	movs	r2, #0
 80078a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80078a6:	f001 fd79 	bl	800939c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80078aa:	1d3a      	adds	r2, r7, #4
 80078ac:	f107 0310 	add.w	r3, r7, #16
 80078b0:	4611      	mov	r1, r2
 80078b2:	4618      	mov	r0, r3
 80078b4:	f000 fe8c 	bl	80085d0 <xTaskCheckForTimeOut>
 80078b8:	4603      	mov	r3, r0
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d123      	bne.n	8007906 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80078be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80078c0:	f000 f916 	bl	8007af0 <prvIsQueueEmpty>
 80078c4:	4603      	mov	r3, r0
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d017      	beq.n	80078fa <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80078ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078cc:	3324      	adds	r3, #36	@ 0x24
 80078ce:	687a      	ldr	r2, [r7, #4]
 80078d0:	4611      	mov	r1, r2
 80078d2:	4618      	mov	r0, r3
 80078d4:	f000 fdb0 	bl	8008438 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80078d8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80078da:	f000 f8b7 	bl	8007a4c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80078de:	f000 fbe5 	bl	80080ac <xTaskResumeAll>
 80078e2:	4603      	mov	r3, r0
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d189      	bne.n	80077fc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80078e8:	4b0f      	ldr	r3, [pc, #60]	@ (8007928 <xQueueReceive+0x1c0>)
 80078ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078ee:	601a      	str	r2, [r3, #0]
 80078f0:	f3bf 8f4f 	dsb	sy
 80078f4:	f3bf 8f6f 	isb	sy
 80078f8:	e780      	b.n	80077fc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80078fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80078fc:	f000 f8a6 	bl	8007a4c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007900:	f000 fbd4 	bl	80080ac <xTaskResumeAll>
 8007904:	e77a      	b.n	80077fc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007906:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007908:	f000 f8a0 	bl	8007a4c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800790c:	f000 fbce 	bl	80080ac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007910:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007912:	f000 f8ed 	bl	8007af0 <prvIsQueueEmpty>
 8007916:	4603      	mov	r3, r0
 8007918:	2b00      	cmp	r3, #0
 800791a:	f43f af6f 	beq.w	80077fc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800791e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007920:	4618      	mov	r0, r3
 8007922:	3730      	adds	r7, #48	@ 0x30
 8007924:	46bd      	mov	sp, r7
 8007926:	bd80      	pop	{r7, pc}
 8007928:	e000ed04 	.word	0xe000ed04

0800792c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b086      	sub	sp, #24
 8007930:	af00      	add	r7, sp, #0
 8007932:	60f8      	str	r0, [r7, #12]
 8007934:	60b9      	str	r1, [r7, #8]
 8007936:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007938:	2300      	movs	r3, #0
 800793a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007940:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007946:	2b00      	cmp	r3, #0
 8007948:	d10d      	bne.n	8007966 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d14d      	bne.n	80079ee <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	689b      	ldr	r3, [r3, #8]
 8007956:	4618      	mov	r0, r3
 8007958:	f000 ff9e 	bl	8008898 <xTaskPriorityDisinherit>
 800795c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	2200      	movs	r2, #0
 8007962:	609a      	str	r2, [r3, #8]
 8007964:	e043      	b.n	80079ee <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d119      	bne.n	80079a0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	6858      	ldr	r0, [r3, #4]
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007974:	461a      	mov	r2, r3
 8007976:	68b9      	ldr	r1, [r7, #8]
 8007978:	f002 f81a 	bl	80099b0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	685a      	ldr	r2, [r3, #4]
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007984:	441a      	add	r2, r3
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	685a      	ldr	r2, [r3, #4]
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	689b      	ldr	r3, [r3, #8]
 8007992:	429a      	cmp	r2, r3
 8007994:	d32b      	bcc.n	80079ee <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681a      	ldr	r2, [r3, #0]
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	605a      	str	r2, [r3, #4]
 800799e:	e026      	b.n	80079ee <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	68d8      	ldr	r0, [r3, #12]
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079a8:	461a      	mov	r2, r3
 80079aa:	68b9      	ldr	r1, [r7, #8]
 80079ac:	f002 f800 	bl	80099b0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	68da      	ldr	r2, [r3, #12]
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079b8:	425b      	negs	r3, r3
 80079ba:	441a      	add	r2, r3
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	68da      	ldr	r2, [r3, #12]
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	429a      	cmp	r2, r3
 80079ca:	d207      	bcs.n	80079dc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	689a      	ldr	r2, [r3, #8]
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079d4:	425b      	negs	r3, r3
 80079d6:	441a      	add	r2, r3
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2b02      	cmp	r3, #2
 80079e0:	d105      	bne.n	80079ee <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80079e2:	693b      	ldr	r3, [r7, #16]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d002      	beq.n	80079ee <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80079e8:	693b      	ldr	r3, [r7, #16]
 80079ea:	3b01      	subs	r3, #1
 80079ec:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80079ee:	693b      	ldr	r3, [r7, #16]
 80079f0:	1c5a      	adds	r2, r3, #1
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80079f6:	697b      	ldr	r3, [r7, #20]
}
 80079f8:	4618      	mov	r0, r3
 80079fa:	3718      	adds	r7, #24
 80079fc:	46bd      	mov	sp, r7
 80079fe:	bd80      	pop	{r7, pc}

08007a00 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b082      	sub	sp, #8
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
 8007a08:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d018      	beq.n	8007a44 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	68da      	ldr	r2, [r3, #12]
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a1a:	441a      	add	r2, r3
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	68da      	ldr	r2, [r3, #12]
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	689b      	ldr	r3, [r3, #8]
 8007a28:	429a      	cmp	r2, r3
 8007a2a:	d303      	bcc.n	8007a34 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681a      	ldr	r2, [r3, #0]
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	68d9      	ldr	r1, [r3, #12]
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a3c:	461a      	mov	r2, r3
 8007a3e:	6838      	ldr	r0, [r7, #0]
 8007a40:	f001 ffb6 	bl	80099b0 <memcpy>
	}
}
 8007a44:	bf00      	nop
 8007a46:	3708      	adds	r7, #8
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	bd80      	pop	{r7, pc}

08007a4c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b084      	sub	sp, #16
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007a54:	f001 fc70 	bl	8009338 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007a5e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007a60:	e011      	b.n	8007a86 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d012      	beq.n	8007a90 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	3324      	adds	r3, #36	@ 0x24
 8007a6e:	4618      	mov	r0, r3
 8007a70:	f000 fd34 	bl	80084dc <xTaskRemoveFromEventList>
 8007a74:	4603      	mov	r3, r0
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d001      	beq.n	8007a7e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007a7a:	f000 fe0d 	bl	8008698 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007a7e:	7bfb      	ldrb	r3, [r7, #15]
 8007a80:	3b01      	subs	r3, #1
 8007a82:	b2db      	uxtb	r3, r3
 8007a84:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007a86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	dce9      	bgt.n	8007a62 <prvUnlockQueue+0x16>
 8007a8e:	e000      	b.n	8007a92 <prvUnlockQueue+0x46>
					break;
 8007a90:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	22ff      	movs	r2, #255	@ 0xff
 8007a96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007a9a:	f001 fc7f 	bl	800939c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007a9e:	f001 fc4b 	bl	8009338 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007aa8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007aaa:	e011      	b.n	8007ad0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	691b      	ldr	r3, [r3, #16]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d012      	beq.n	8007ada <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	3310      	adds	r3, #16
 8007ab8:	4618      	mov	r0, r3
 8007aba:	f000 fd0f 	bl	80084dc <xTaskRemoveFromEventList>
 8007abe:	4603      	mov	r3, r0
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d001      	beq.n	8007ac8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007ac4:	f000 fde8 	bl	8008698 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007ac8:	7bbb      	ldrb	r3, [r7, #14]
 8007aca:	3b01      	subs	r3, #1
 8007acc:	b2db      	uxtb	r3, r3
 8007ace:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007ad0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	dce9      	bgt.n	8007aac <prvUnlockQueue+0x60>
 8007ad8:	e000      	b.n	8007adc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007ada:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	22ff      	movs	r2, #255	@ 0xff
 8007ae0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007ae4:	f001 fc5a 	bl	800939c <vPortExitCritical>
}
 8007ae8:	bf00      	nop
 8007aea:	3710      	adds	r7, #16
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bd80      	pop	{r7, pc}

08007af0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b084      	sub	sp, #16
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007af8:	f001 fc1e 	bl	8009338 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d102      	bne.n	8007b0a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007b04:	2301      	movs	r3, #1
 8007b06:	60fb      	str	r3, [r7, #12]
 8007b08:	e001      	b.n	8007b0e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007b0e:	f001 fc45 	bl	800939c <vPortExitCritical>

	return xReturn;
 8007b12:	68fb      	ldr	r3, [r7, #12]
}
 8007b14:	4618      	mov	r0, r3
 8007b16:	3710      	adds	r7, #16
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	bd80      	pop	{r7, pc}

08007b1c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b084      	sub	sp, #16
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007b24:	f001 fc08 	bl	8009338 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b30:	429a      	cmp	r2, r3
 8007b32:	d102      	bne.n	8007b3a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007b34:	2301      	movs	r3, #1
 8007b36:	60fb      	str	r3, [r7, #12]
 8007b38:	e001      	b.n	8007b3e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007b3e:	f001 fc2d 	bl	800939c <vPortExitCritical>

	return xReturn;
 8007b42:	68fb      	ldr	r3, [r7, #12]
}
 8007b44:	4618      	mov	r0, r3
 8007b46:	3710      	adds	r7, #16
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	bd80      	pop	{r7, pc}

08007b4c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b085      	sub	sp, #20
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
 8007b54:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007b56:	2300      	movs	r3, #0
 8007b58:	60fb      	str	r3, [r7, #12]
 8007b5a:	e014      	b.n	8007b86 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007b5c:	4a0f      	ldr	r2, [pc, #60]	@ (8007b9c <vQueueAddToRegistry+0x50>)
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d10b      	bne.n	8007b80 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007b68:	490c      	ldr	r1, [pc, #48]	@ (8007b9c <vQueueAddToRegistry+0x50>)
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	683a      	ldr	r2, [r7, #0]
 8007b6e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007b72:	4a0a      	ldr	r2, [pc, #40]	@ (8007b9c <vQueueAddToRegistry+0x50>)
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	00db      	lsls	r3, r3, #3
 8007b78:	4413      	add	r3, r2
 8007b7a:	687a      	ldr	r2, [r7, #4]
 8007b7c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007b7e:	e006      	b.n	8007b8e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	3301      	adds	r3, #1
 8007b84:	60fb      	str	r3, [r7, #12]
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	2b07      	cmp	r3, #7
 8007b8a:	d9e7      	bls.n	8007b5c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007b8c:	bf00      	nop
 8007b8e:	bf00      	nop
 8007b90:	3714      	adds	r7, #20
 8007b92:	46bd      	mov	sp, r7
 8007b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b98:	4770      	bx	lr
 8007b9a:	bf00      	nop
 8007b9c:	20000e3c 	.word	0x20000e3c

08007ba0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	b086      	sub	sp, #24
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	60f8      	str	r0, [r7, #12]
 8007ba8:	60b9      	str	r1, [r7, #8]
 8007baa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007bb0:	f001 fbc2 	bl	8009338 <vPortEnterCritical>
 8007bb4:	697b      	ldr	r3, [r7, #20]
 8007bb6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007bba:	b25b      	sxtb	r3, r3
 8007bbc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007bc0:	d103      	bne.n	8007bca <vQueueWaitForMessageRestricted+0x2a>
 8007bc2:	697b      	ldr	r3, [r7, #20]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007bca:	697b      	ldr	r3, [r7, #20]
 8007bcc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007bd0:	b25b      	sxtb	r3, r3
 8007bd2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007bd6:	d103      	bne.n	8007be0 <vQueueWaitForMessageRestricted+0x40>
 8007bd8:	697b      	ldr	r3, [r7, #20]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007be0:	f001 fbdc 	bl	800939c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007be4:	697b      	ldr	r3, [r7, #20]
 8007be6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d106      	bne.n	8007bfa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007bec:	697b      	ldr	r3, [r7, #20]
 8007bee:	3324      	adds	r3, #36	@ 0x24
 8007bf0:	687a      	ldr	r2, [r7, #4]
 8007bf2:	68b9      	ldr	r1, [r7, #8]
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	f000 fc45 	bl	8008484 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007bfa:	6978      	ldr	r0, [r7, #20]
 8007bfc:	f7ff ff26 	bl	8007a4c <prvUnlockQueue>
	}
 8007c00:	bf00      	nop
 8007c02:	3718      	adds	r7, #24
 8007c04:	46bd      	mov	sp, r7
 8007c06:	bd80      	pop	{r7, pc}

08007c08 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b08e      	sub	sp, #56	@ 0x38
 8007c0c:	af04      	add	r7, sp, #16
 8007c0e:	60f8      	str	r0, [r7, #12]
 8007c10:	60b9      	str	r1, [r7, #8]
 8007c12:	607a      	str	r2, [r7, #4]
 8007c14:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007c16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d10b      	bne.n	8007c34 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007c1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c20:	f383 8811 	msr	BASEPRI, r3
 8007c24:	f3bf 8f6f 	isb	sy
 8007c28:	f3bf 8f4f 	dsb	sy
 8007c2c:	623b      	str	r3, [r7, #32]
}
 8007c2e:	bf00      	nop
 8007c30:	bf00      	nop
 8007c32:	e7fd      	b.n	8007c30 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007c34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d10b      	bne.n	8007c52 <xTaskCreateStatic+0x4a>
	__asm volatile
 8007c3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c3e:	f383 8811 	msr	BASEPRI, r3
 8007c42:	f3bf 8f6f 	isb	sy
 8007c46:	f3bf 8f4f 	dsb	sy
 8007c4a:	61fb      	str	r3, [r7, #28]
}
 8007c4c:	bf00      	nop
 8007c4e:	bf00      	nop
 8007c50:	e7fd      	b.n	8007c4e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007c52:	235c      	movs	r3, #92	@ 0x5c
 8007c54:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007c56:	693b      	ldr	r3, [r7, #16]
 8007c58:	2b5c      	cmp	r3, #92	@ 0x5c
 8007c5a:	d00b      	beq.n	8007c74 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c60:	f383 8811 	msr	BASEPRI, r3
 8007c64:	f3bf 8f6f 	isb	sy
 8007c68:	f3bf 8f4f 	dsb	sy
 8007c6c:	61bb      	str	r3, [r7, #24]
}
 8007c6e:	bf00      	nop
 8007c70:	bf00      	nop
 8007c72:	e7fd      	b.n	8007c70 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007c74:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007c76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d01e      	beq.n	8007cba <xTaskCreateStatic+0xb2>
 8007c7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d01b      	beq.n	8007cba <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007c82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c84:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c88:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007c8a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c8e:	2202      	movs	r2, #2
 8007c90:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007c94:	2300      	movs	r3, #0
 8007c96:	9303      	str	r3, [sp, #12]
 8007c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c9a:	9302      	str	r3, [sp, #8]
 8007c9c:	f107 0314 	add.w	r3, r7, #20
 8007ca0:	9301      	str	r3, [sp, #4]
 8007ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ca4:	9300      	str	r3, [sp, #0]
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	687a      	ldr	r2, [r7, #4]
 8007caa:	68b9      	ldr	r1, [r7, #8]
 8007cac:	68f8      	ldr	r0, [r7, #12]
 8007cae:	f000 f850 	bl	8007d52 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007cb2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007cb4:	f000 f8de 	bl	8007e74 <prvAddNewTaskToReadyList>
 8007cb8:	e001      	b.n	8007cbe <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007cba:	2300      	movs	r3, #0
 8007cbc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007cbe:	697b      	ldr	r3, [r7, #20]
	}
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	3728      	adds	r7, #40	@ 0x28
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	bd80      	pop	{r7, pc}

08007cc8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b08c      	sub	sp, #48	@ 0x30
 8007ccc:	af04      	add	r7, sp, #16
 8007cce:	60f8      	str	r0, [r7, #12]
 8007cd0:	60b9      	str	r1, [r7, #8]
 8007cd2:	603b      	str	r3, [r7, #0]
 8007cd4:	4613      	mov	r3, r2
 8007cd6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007cd8:	88fb      	ldrh	r3, [r7, #6]
 8007cda:	009b      	lsls	r3, r3, #2
 8007cdc:	4618      	mov	r0, r3
 8007cde:	f001 fc4d 	bl	800957c <pvPortMalloc>
 8007ce2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007ce4:	697b      	ldr	r3, [r7, #20]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d00e      	beq.n	8007d08 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007cea:	205c      	movs	r0, #92	@ 0x5c
 8007cec:	f001 fc46 	bl	800957c <pvPortMalloc>
 8007cf0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007cf2:	69fb      	ldr	r3, [r7, #28]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d003      	beq.n	8007d00 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007cf8:	69fb      	ldr	r3, [r7, #28]
 8007cfa:	697a      	ldr	r2, [r7, #20]
 8007cfc:	631a      	str	r2, [r3, #48]	@ 0x30
 8007cfe:	e005      	b.n	8007d0c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007d00:	6978      	ldr	r0, [r7, #20]
 8007d02:	f001 fd09 	bl	8009718 <vPortFree>
 8007d06:	e001      	b.n	8007d0c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007d08:	2300      	movs	r3, #0
 8007d0a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007d0c:	69fb      	ldr	r3, [r7, #28]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d017      	beq.n	8007d42 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007d12:	69fb      	ldr	r3, [r7, #28]
 8007d14:	2200      	movs	r2, #0
 8007d16:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007d1a:	88fa      	ldrh	r2, [r7, #6]
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	9303      	str	r3, [sp, #12]
 8007d20:	69fb      	ldr	r3, [r7, #28]
 8007d22:	9302      	str	r3, [sp, #8]
 8007d24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d26:	9301      	str	r3, [sp, #4]
 8007d28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d2a:	9300      	str	r3, [sp, #0]
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	68b9      	ldr	r1, [r7, #8]
 8007d30:	68f8      	ldr	r0, [r7, #12]
 8007d32:	f000 f80e 	bl	8007d52 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007d36:	69f8      	ldr	r0, [r7, #28]
 8007d38:	f000 f89c 	bl	8007e74 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007d3c:	2301      	movs	r3, #1
 8007d3e:	61bb      	str	r3, [r7, #24]
 8007d40:	e002      	b.n	8007d48 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007d42:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007d46:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007d48:	69bb      	ldr	r3, [r7, #24]
	}
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	3720      	adds	r7, #32
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bd80      	pop	{r7, pc}

08007d52 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007d52:	b580      	push	{r7, lr}
 8007d54:	b088      	sub	sp, #32
 8007d56:	af00      	add	r7, sp, #0
 8007d58:	60f8      	str	r0, [r7, #12]
 8007d5a:	60b9      	str	r1, [r7, #8]
 8007d5c:	607a      	str	r2, [r7, #4]
 8007d5e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007d60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d62:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	009b      	lsls	r3, r3, #2
 8007d68:	461a      	mov	r2, r3
 8007d6a:	21a5      	movs	r1, #165	@ 0xa5
 8007d6c:	f001 fdf4 	bl	8009958 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007d70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d72:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007d7a:	3b01      	subs	r3, #1
 8007d7c:	009b      	lsls	r3, r3, #2
 8007d7e:	4413      	add	r3, r2
 8007d80:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007d82:	69bb      	ldr	r3, [r7, #24]
 8007d84:	f023 0307 	bic.w	r3, r3, #7
 8007d88:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007d8a:	69bb      	ldr	r3, [r7, #24]
 8007d8c:	f003 0307 	and.w	r3, r3, #7
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d00b      	beq.n	8007dac <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007d94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d98:	f383 8811 	msr	BASEPRI, r3
 8007d9c:	f3bf 8f6f 	isb	sy
 8007da0:	f3bf 8f4f 	dsb	sy
 8007da4:	617b      	str	r3, [r7, #20]
}
 8007da6:	bf00      	nop
 8007da8:	bf00      	nop
 8007daa:	e7fd      	b.n	8007da8 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d01f      	beq.n	8007df2 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007db2:	2300      	movs	r3, #0
 8007db4:	61fb      	str	r3, [r7, #28]
 8007db6:	e012      	b.n	8007dde <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007db8:	68ba      	ldr	r2, [r7, #8]
 8007dba:	69fb      	ldr	r3, [r7, #28]
 8007dbc:	4413      	add	r3, r2
 8007dbe:	7819      	ldrb	r1, [r3, #0]
 8007dc0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007dc2:	69fb      	ldr	r3, [r7, #28]
 8007dc4:	4413      	add	r3, r2
 8007dc6:	3334      	adds	r3, #52	@ 0x34
 8007dc8:	460a      	mov	r2, r1
 8007dca:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007dcc:	68ba      	ldr	r2, [r7, #8]
 8007dce:	69fb      	ldr	r3, [r7, #28]
 8007dd0:	4413      	add	r3, r2
 8007dd2:	781b      	ldrb	r3, [r3, #0]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d006      	beq.n	8007de6 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007dd8:	69fb      	ldr	r3, [r7, #28]
 8007dda:	3301      	adds	r3, #1
 8007ddc:	61fb      	str	r3, [r7, #28]
 8007dde:	69fb      	ldr	r3, [r7, #28]
 8007de0:	2b0f      	cmp	r3, #15
 8007de2:	d9e9      	bls.n	8007db8 <prvInitialiseNewTask+0x66>
 8007de4:	e000      	b.n	8007de8 <prvInitialiseNewTask+0x96>
			{
				break;
 8007de6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dea:	2200      	movs	r2, #0
 8007dec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007df0:	e003      	b.n	8007dfa <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007df2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007df4:	2200      	movs	r2, #0
 8007df6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007dfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dfc:	2b37      	cmp	r3, #55	@ 0x37
 8007dfe:	d901      	bls.n	8007e04 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007e00:	2337      	movs	r3, #55	@ 0x37
 8007e02:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007e04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e06:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e08:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e0c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e0e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007e10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e12:	2200      	movs	r2, #0
 8007e14:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007e16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e18:	3304      	adds	r3, #4
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	f7ff f966 	bl	80070ec <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007e20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e22:	3318      	adds	r3, #24
 8007e24:	4618      	mov	r0, r3
 8007e26:	f7ff f961 	bl	80070ec <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007e2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e2e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e32:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e38:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e3e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e42:	2200      	movs	r2, #0
 8007e44:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e48:	2200      	movs	r2, #0
 8007e4a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007e4e:	683a      	ldr	r2, [r7, #0]
 8007e50:	68f9      	ldr	r1, [r7, #12]
 8007e52:	69b8      	ldr	r0, [r7, #24]
 8007e54:	f001 f93e 	bl	80090d4 <pxPortInitialiseStack>
 8007e58:	4602      	mov	r2, r0
 8007e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e5c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007e5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d002      	beq.n	8007e6a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007e64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e68:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e6a:	bf00      	nop
 8007e6c:	3720      	adds	r7, #32
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	bd80      	pop	{r7, pc}
	...

08007e74 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b082      	sub	sp, #8
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007e7c:	f001 fa5c 	bl	8009338 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007e80:	4b2d      	ldr	r3, [pc, #180]	@ (8007f38 <prvAddNewTaskToReadyList+0xc4>)
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	3301      	adds	r3, #1
 8007e86:	4a2c      	ldr	r2, [pc, #176]	@ (8007f38 <prvAddNewTaskToReadyList+0xc4>)
 8007e88:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007e8a:	4b2c      	ldr	r3, [pc, #176]	@ (8007f3c <prvAddNewTaskToReadyList+0xc8>)
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d109      	bne.n	8007ea6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007e92:	4a2a      	ldr	r2, [pc, #168]	@ (8007f3c <prvAddNewTaskToReadyList+0xc8>)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007e98:	4b27      	ldr	r3, [pc, #156]	@ (8007f38 <prvAddNewTaskToReadyList+0xc4>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	2b01      	cmp	r3, #1
 8007e9e:	d110      	bne.n	8007ec2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007ea0:	f000 fc1e 	bl	80086e0 <prvInitialiseTaskLists>
 8007ea4:	e00d      	b.n	8007ec2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007ea6:	4b26      	ldr	r3, [pc, #152]	@ (8007f40 <prvAddNewTaskToReadyList+0xcc>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d109      	bne.n	8007ec2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007eae:	4b23      	ldr	r3, [pc, #140]	@ (8007f3c <prvAddNewTaskToReadyList+0xc8>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eb8:	429a      	cmp	r2, r3
 8007eba:	d802      	bhi.n	8007ec2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007ebc:	4a1f      	ldr	r2, [pc, #124]	@ (8007f3c <prvAddNewTaskToReadyList+0xc8>)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007ec2:	4b20      	ldr	r3, [pc, #128]	@ (8007f44 <prvAddNewTaskToReadyList+0xd0>)
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	3301      	adds	r3, #1
 8007ec8:	4a1e      	ldr	r2, [pc, #120]	@ (8007f44 <prvAddNewTaskToReadyList+0xd0>)
 8007eca:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007ecc:	4b1d      	ldr	r3, [pc, #116]	@ (8007f44 <prvAddNewTaskToReadyList+0xd0>)
 8007ece:	681a      	ldr	r2, [r3, #0]
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ed8:	4b1b      	ldr	r3, [pc, #108]	@ (8007f48 <prvAddNewTaskToReadyList+0xd4>)
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	429a      	cmp	r2, r3
 8007ede:	d903      	bls.n	8007ee8 <prvAddNewTaskToReadyList+0x74>
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ee4:	4a18      	ldr	r2, [pc, #96]	@ (8007f48 <prvAddNewTaskToReadyList+0xd4>)
 8007ee6:	6013      	str	r3, [r2, #0]
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007eec:	4613      	mov	r3, r2
 8007eee:	009b      	lsls	r3, r3, #2
 8007ef0:	4413      	add	r3, r2
 8007ef2:	009b      	lsls	r3, r3, #2
 8007ef4:	4a15      	ldr	r2, [pc, #84]	@ (8007f4c <prvAddNewTaskToReadyList+0xd8>)
 8007ef6:	441a      	add	r2, r3
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	3304      	adds	r3, #4
 8007efc:	4619      	mov	r1, r3
 8007efe:	4610      	mov	r0, r2
 8007f00:	f7ff f901 	bl	8007106 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007f04:	f001 fa4a 	bl	800939c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007f08:	4b0d      	ldr	r3, [pc, #52]	@ (8007f40 <prvAddNewTaskToReadyList+0xcc>)
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d00e      	beq.n	8007f2e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007f10:	4b0a      	ldr	r3, [pc, #40]	@ (8007f3c <prvAddNewTaskToReadyList+0xc8>)
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f1a:	429a      	cmp	r2, r3
 8007f1c:	d207      	bcs.n	8007f2e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007f1e:	4b0c      	ldr	r3, [pc, #48]	@ (8007f50 <prvAddNewTaskToReadyList+0xdc>)
 8007f20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f24:	601a      	str	r2, [r3, #0]
 8007f26:	f3bf 8f4f 	dsb	sy
 8007f2a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007f2e:	bf00      	nop
 8007f30:	3708      	adds	r7, #8
 8007f32:	46bd      	mov	sp, r7
 8007f34:	bd80      	pop	{r7, pc}
 8007f36:	bf00      	nop
 8007f38:	20001350 	.word	0x20001350
 8007f3c:	20000e7c 	.word	0x20000e7c
 8007f40:	2000135c 	.word	0x2000135c
 8007f44:	2000136c 	.word	0x2000136c
 8007f48:	20001358 	.word	0x20001358
 8007f4c:	20000e80 	.word	0x20000e80
 8007f50:	e000ed04 	.word	0xe000ed04

08007f54 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b084      	sub	sp, #16
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d018      	beq.n	8007f98 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007f66:	4b14      	ldr	r3, [pc, #80]	@ (8007fb8 <vTaskDelay+0x64>)
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d00b      	beq.n	8007f86 <vTaskDelay+0x32>
	__asm volatile
 8007f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f72:	f383 8811 	msr	BASEPRI, r3
 8007f76:	f3bf 8f6f 	isb	sy
 8007f7a:	f3bf 8f4f 	dsb	sy
 8007f7e:	60bb      	str	r3, [r7, #8]
}
 8007f80:	bf00      	nop
 8007f82:	bf00      	nop
 8007f84:	e7fd      	b.n	8007f82 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007f86:	f000 f883 	bl	8008090 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007f8a:	2100      	movs	r1, #0
 8007f8c:	6878      	ldr	r0, [r7, #4]
 8007f8e:	f000 fcf3 	bl	8008978 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007f92:	f000 f88b 	bl	80080ac <xTaskResumeAll>
 8007f96:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d107      	bne.n	8007fae <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007f9e:	4b07      	ldr	r3, [pc, #28]	@ (8007fbc <vTaskDelay+0x68>)
 8007fa0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fa4:	601a      	str	r2, [r3, #0]
 8007fa6:	f3bf 8f4f 	dsb	sy
 8007faa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007fae:	bf00      	nop
 8007fb0:	3710      	adds	r7, #16
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bd80      	pop	{r7, pc}
 8007fb6:	bf00      	nop
 8007fb8:	20001378 	.word	0x20001378
 8007fbc:	e000ed04 	.word	0xe000ed04

08007fc0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b08a      	sub	sp, #40	@ 0x28
 8007fc4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007fca:	2300      	movs	r3, #0
 8007fcc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007fce:	463a      	mov	r2, r7
 8007fd0:	1d39      	adds	r1, r7, #4
 8007fd2:	f107 0308 	add.w	r3, r7, #8
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	f7ff f834 	bl	8007044 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007fdc:	6839      	ldr	r1, [r7, #0]
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	68ba      	ldr	r2, [r7, #8]
 8007fe2:	9202      	str	r2, [sp, #8]
 8007fe4:	9301      	str	r3, [sp, #4]
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	9300      	str	r3, [sp, #0]
 8007fea:	2300      	movs	r3, #0
 8007fec:	460a      	mov	r2, r1
 8007fee:	4922      	ldr	r1, [pc, #136]	@ (8008078 <vTaskStartScheduler+0xb8>)
 8007ff0:	4822      	ldr	r0, [pc, #136]	@ (800807c <vTaskStartScheduler+0xbc>)
 8007ff2:	f7ff fe09 	bl	8007c08 <xTaskCreateStatic>
 8007ff6:	4603      	mov	r3, r0
 8007ff8:	4a21      	ldr	r2, [pc, #132]	@ (8008080 <vTaskStartScheduler+0xc0>)
 8007ffa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007ffc:	4b20      	ldr	r3, [pc, #128]	@ (8008080 <vTaskStartScheduler+0xc0>)
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d002      	beq.n	800800a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008004:	2301      	movs	r3, #1
 8008006:	617b      	str	r3, [r7, #20]
 8008008:	e001      	b.n	800800e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800800a:	2300      	movs	r3, #0
 800800c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800800e:	697b      	ldr	r3, [r7, #20]
 8008010:	2b01      	cmp	r3, #1
 8008012:	d102      	bne.n	800801a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008014:	f000 fd04 	bl	8008a20 <xTimerCreateTimerTask>
 8008018:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800801a:	697b      	ldr	r3, [r7, #20]
 800801c:	2b01      	cmp	r3, #1
 800801e:	d116      	bne.n	800804e <vTaskStartScheduler+0x8e>
	__asm volatile
 8008020:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008024:	f383 8811 	msr	BASEPRI, r3
 8008028:	f3bf 8f6f 	isb	sy
 800802c:	f3bf 8f4f 	dsb	sy
 8008030:	613b      	str	r3, [r7, #16]
}
 8008032:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008034:	4b13      	ldr	r3, [pc, #76]	@ (8008084 <vTaskStartScheduler+0xc4>)
 8008036:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800803a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800803c:	4b12      	ldr	r3, [pc, #72]	@ (8008088 <vTaskStartScheduler+0xc8>)
 800803e:	2201      	movs	r2, #1
 8008040:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008042:	4b12      	ldr	r3, [pc, #72]	@ (800808c <vTaskStartScheduler+0xcc>)
 8008044:	2200      	movs	r2, #0
 8008046:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008048:	f001 f8d2 	bl	80091f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800804c:	e00f      	b.n	800806e <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800804e:	697b      	ldr	r3, [r7, #20]
 8008050:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008054:	d10b      	bne.n	800806e <vTaskStartScheduler+0xae>
	__asm volatile
 8008056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800805a:	f383 8811 	msr	BASEPRI, r3
 800805e:	f3bf 8f6f 	isb	sy
 8008062:	f3bf 8f4f 	dsb	sy
 8008066:	60fb      	str	r3, [r7, #12]
}
 8008068:	bf00      	nop
 800806a:	bf00      	nop
 800806c:	e7fd      	b.n	800806a <vTaskStartScheduler+0xaa>
}
 800806e:	bf00      	nop
 8008070:	3718      	adds	r7, #24
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}
 8008076:	bf00      	nop
 8008078:	08009a60 	.word	0x08009a60
 800807c:	080086b1 	.word	0x080086b1
 8008080:	20001374 	.word	0x20001374
 8008084:	20001370 	.word	0x20001370
 8008088:	2000135c 	.word	0x2000135c
 800808c:	20001354 	.word	0x20001354

08008090 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008090:	b480      	push	{r7}
 8008092:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008094:	4b04      	ldr	r3, [pc, #16]	@ (80080a8 <vTaskSuspendAll+0x18>)
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	3301      	adds	r3, #1
 800809a:	4a03      	ldr	r2, [pc, #12]	@ (80080a8 <vTaskSuspendAll+0x18>)
 800809c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800809e:	bf00      	nop
 80080a0:	46bd      	mov	sp, r7
 80080a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a6:	4770      	bx	lr
 80080a8:	20001378 	.word	0x20001378

080080ac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b084      	sub	sp, #16
 80080b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80080b2:	2300      	movs	r3, #0
 80080b4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80080b6:	2300      	movs	r3, #0
 80080b8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80080ba:	4b42      	ldr	r3, [pc, #264]	@ (80081c4 <xTaskResumeAll+0x118>)
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d10b      	bne.n	80080da <xTaskResumeAll+0x2e>
	__asm volatile
 80080c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080c6:	f383 8811 	msr	BASEPRI, r3
 80080ca:	f3bf 8f6f 	isb	sy
 80080ce:	f3bf 8f4f 	dsb	sy
 80080d2:	603b      	str	r3, [r7, #0]
}
 80080d4:	bf00      	nop
 80080d6:	bf00      	nop
 80080d8:	e7fd      	b.n	80080d6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80080da:	f001 f92d 	bl	8009338 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80080de:	4b39      	ldr	r3, [pc, #228]	@ (80081c4 <xTaskResumeAll+0x118>)
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	3b01      	subs	r3, #1
 80080e4:	4a37      	ldr	r2, [pc, #220]	@ (80081c4 <xTaskResumeAll+0x118>)
 80080e6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80080e8:	4b36      	ldr	r3, [pc, #216]	@ (80081c4 <xTaskResumeAll+0x118>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d162      	bne.n	80081b6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80080f0:	4b35      	ldr	r3, [pc, #212]	@ (80081c8 <xTaskResumeAll+0x11c>)
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d05e      	beq.n	80081b6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80080f8:	e02f      	b.n	800815a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080fa:	4b34      	ldr	r3, [pc, #208]	@ (80081cc <xTaskResumeAll+0x120>)
 80080fc:	68db      	ldr	r3, [r3, #12]
 80080fe:	68db      	ldr	r3, [r3, #12]
 8008100:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	3318      	adds	r3, #24
 8008106:	4618      	mov	r0, r3
 8008108:	f7ff f85a 	bl	80071c0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	3304      	adds	r3, #4
 8008110:	4618      	mov	r0, r3
 8008112:	f7ff f855 	bl	80071c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800811a:	4b2d      	ldr	r3, [pc, #180]	@ (80081d0 <xTaskResumeAll+0x124>)
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	429a      	cmp	r2, r3
 8008120:	d903      	bls.n	800812a <xTaskResumeAll+0x7e>
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008126:	4a2a      	ldr	r2, [pc, #168]	@ (80081d0 <xTaskResumeAll+0x124>)
 8008128:	6013      	str	r3, [r2, #0]
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800812e:	4613      	mov	r3, r2
 8008130:	009b      	lsls	r3, r3, #2
 8008132:	4413      	add	r3, r2
 8008134:	009b      	lsls	r3, r3, #2
 8008136:	4a27      	ldr	r2, [pc, #156]	@ (80081d4 <xTaskResumeAll+0x128>)
 8008138:	441a      	add	r2, r3
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	3304      	adds	r3, #4
 800813e:	4619      	mov	r1, r3
 8008140:	4610      	mov	r0, r2
 8008142:	f7fe ffe0 	bl	8007106 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800814a:	4b23      	ldr	r3, [pc, #140]	@ (80081d8 <xTaskResumeAll+0x12c>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008150:	429a      	cmp	r2, r3
 8008152:	d302      	bcc.n	800815a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008154:	4b21      	ldr	r3, [pc, #132]	@ (80081dc <xTaskResumeAll+0x130>)
 8008156:	2201      	movs	r2, #1
 8008158:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800815a:	4b1c      	ldr	r3, [pc, #112]	@ (80081cc <xTaskResumeAll+0x120>)
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d1cb      	bne.n	80080fa <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d001      	beq.n	800816c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008168:	f000 fb58 	bl	800881c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800816c:	4b1c      	ldr	r3, [pc, #112]	@ (80081e0 <xTaskResumeAll+0x134>)
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d010      	beq.n	800819a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008178:	f000 f846 	bl	8008208 <xTaskIncrementTick>
 800817c:	4603      	mov	r3, r0
 800817e:	2b00      	cmp	r3, #0
 8008180:	d002      	beq.n	8008188 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008182:	4b16      	ldr	r3, [pc, #88]	@ (80081dc <xTaskResumeAll+0x130>)
 8008184:	2201      	movs	r2, #1
 8008186:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	3b01      	subs	r3, #1
 800818c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d1f1      	bne.n	8008178 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008194:	4b12      	ldr	r3, [pc, #72]	@ (80081e0 <xTaskResumeAll+0x134>)
 8008196:	2200      	movs	r2, #0
 8008198:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800819a:	4b10      	ldr	r3, [pc, #64]	@ (80081dc <xTaskResumeAll+0x130>)
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d009      	beq.n	80081b6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80081a2:	2301      	movs	r3, #1
 80081a4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80081a6:	4b0f      	ldr	r3, [pc, #60]	@ (80081e4 <xTaskResumeAll+0x138>)
 80081a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081ac:	601a      	str	r2, [r3, #0]
 80081ae:	f3bf 8f4f 	dsb	sy
 80081b2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80081b6:	f001 f8f1 	bl	800939c <vPortExitCritical>

	return xAlreadyYielded;
 80081ba:	68bb      	ldr	r3, [r7, #8]
}
 80081bc:	4618      	mov	r0, r3
 80081be:	3710      	adds	r7, #16
 80081c0:	46bd      	mov	sp, r7
 80081c2:	bd80      	pop	{r7, pc}
 80081c4:	20001378 	.word	0x20001378
 80081c8:	20001350 	.word	0x20001350
 80081cc:	20001310 	.word	0x20001310
 80081d0:	20001358 	.word	0x20001358
 80081d4:	20000e80 	.word	0x20000e80
 80081d8:	20000e7c 	.word	0x20000e7c
 80081dc:	20001364 	.word	0x20001364
 80081e0:	20001360 	.word	0x20001360
 80081e4:	e000ed04 	.word	0xe000ed04

080081e8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80081e8:	b480      	push	{r7}
 80081ea:	b083      	sub	sp, #12
 80081ec:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80081ee:	4b05      	ldr	r3, [pc, #20]	@ (8008204 <xTaskGetTickCount+0x1c>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80081f4:	687b      	ldr	r3, [r7, #4]
}
 80081f6:	4618      	mov	r0, r3
 80081f8:	370c      	adds	r7, #12
 80081fa:	46bd      	mov	sp, r7
 80081fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008200:	4770      	bx	lr
 8008202:	bf00      	nop
 8008204:	20001354 	.word	0x20001354

08008208 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b086      	sub	sp, #24
 800820c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800820e:	2300      	movs	r3, #0
 8008210:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008212:	4b4f      	ldr	r3, [pc, #316]	@ (8008350 <xTaskIncrementTick+0x148>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	2b00      	cmp	r3, #0
 8008218:	f040 8090 	bne.w	800833c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800821c:	4b4d      	ldr	r3, [pc, #308]	@ (8008354 <xTaskIncrementTick+0x14c>)
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	3301      	adds	r3, #1
 8008222:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008224:	4a4b      	ldr	r2, [pc, #300]	@ (8008354 <xTaskIncrementTick+0x14c>)
 8008226:	693b      	ldr	r3, [r7, #16]
 8008228:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800822a:	693b      	ldr	r3, [r7, #16]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d121      	bne.n	8008274 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008230:	4b49      	ldr	r3, [pc, #292]	@ (8008358 <xTaskIncrementTick+0x150>)
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d00b      	beq.n	8008252 <xTaskIncrementTick+0x4a>
	__asm volatile
 800823a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800823e:	f383 8811 	msr	BASEPRI, r3
 8008242:	f3bf 8f6f 	isb	sy
 8008246:	f3bf 8f4f 	dsb	sy
 800824a:	603b      	str	r3, [r7, #0]
}
 800824c:	bf00      	nop
 800824e:	bf00      	nop
 8008250:	e7fd      	b.n	800824e <xTaskIncrementTick+0x46>
 8008252:	4b41      	ldr	r3, [pc, #260]	@ (8008358 <xTaskIncrementTick+0x150>)
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	60fb      	str	r3, [r7, #12]
 8008258:	4b40      	ldr	r3, [pc, #256]	@ (800835c <xTaskIncrementTick+0x154>)
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	4a3e      	ldr	r2, [pc, #248]	@ (8008358 <xTaskIncrementTick+0x150>)
 800825e:	6013      	str	r3, [r2, #0]
 8008260:	4a3e      	ldr	r2, [pc, #248]	@ (800835c <xTaskIncrementTick+0x154>)
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	6013      	str	r3, [r2, #0]
 8008266:	4b3e      	ldr	r3, [pc, #248]	@ (8008360 <xTaskIncrementTick+0x158>)
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	3301      	adds	r3, #1
 800826c:	4a3c      	ldr	r2, [pc, #240]	@ (8008360 <xTaskIncrementTick+0x158>)
 800826e:	6013      	str	r3, [r2, #0]
 8008270:	f000 fad4 	bl	800881c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008274:	4b3b      	ldr	r3, [pc, #236]	@ (8008364 <xTaskIncrementTick+0x15c>)
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	693a      	ldr	r2, [r7, #16]
 800827a:	429a      	cmp	r2, r3
 800827c:	d349      	bcc.n	8008312 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800827e:	4b36      	ldr	r3, [pc, #216]	@ (8008358 <xTaskIncrementTick+0x150>)
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d104      	bne.n	8008292 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008288:	4b36      	ldr	r3, [pc, #216]	@ (8008364 <xTaskIncrementTick+0x15c>)
 800828a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800828e:	601a      	str	r2, [r3, #0]
					break;
 8008290:	e03f      	b.n	8008312 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008292:	4b31      	ldr	r3, [pc, #196]	@ (8008358 <xTaskIncrementTick+0x150>)
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	68db      	ldr	r3, [r3, #12]
 8008298:	68db      	ldr	r3, [r3, #12]
 800829a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800829c:	68bb      	ldr	r3, [r7, #8]
 800829e:	685b      	ldr	r3, [r3, #4]
 80082a0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80082a2:	693a      	ldr	r2, [r7, #16]
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	429a      	cmp	r2, r3
 80082a8:	d203      	bcs.n	80082b2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80082aa:	4a2e      	ldr	r2, [pc, #184]	@ (8008364 <xTaskIncrementTick+0x15c>)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80082b0:	e02f      	b.n	8008312 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80082b2:	68bb      	ldr	r3, [r7, #8]
 80082b4:	3304      	adds	r3, #4
 80082b6:	4618      	mov	r0, r3
 80082b8:	f7fe ff82 	bl	80071c0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80082bc:	68bb      	ldr	r3, [r7, #8]
 80082be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d004      	beq.n	80082ce <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80082c4:	68bb      	ldr	r3, [r7, #8]
 80082c6:	3318      	adds	r3, #24
 80082c8:	4618      	mov	r0, r3
 80082ca:	f7fe ff79 	bl	80071c0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80082ce:	68bb      	ldr	r3, [r7, #8]
 80082d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082d2:	4b25      	ldr	r3, [pc, #148]	@ (8008368 <xTaskIncrementTick+0x160>)
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	429a      	cmp	r2, r3
 80082d8:	d903      	bls.n	80082e2 <xTaskIncrementTick+0xda>
 80082da:	68bb      	ldr	r3, [r7, #8]
 80082dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082de:	4a22      	ldr	r2, [pc, #136]	@ (8008368 <xTaskIncrementTick+0x160>)
 80082e0:	6013      	str	r3, [r2, #0]
 80082e2:	68bb      	ldr	r3, [r7, #8]
 80082e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082e6:	4613      	mov	r3, r2
 80082e8:	009b      	lsls	r3, r3, #2
 80082ea:	4413      	add	r3, r2
 80082ec:	009b      	lsls	r3, r3, #2
 80082ee:	4a1f      	ldr	r2, [pc, #124]	@ (800836c <xTaskIncrementTick+0x164>)
 80082f0:	441a      	add	r2, r3
 80082f2:	68bb      	ldr	r3, [r7, #8]
 80082f4:	3304      	adds	r3, #4
 80082f6:	4619      	mov	r1, r3
 80082f8:	4610      	mov	r0, r2
 80082fa:	f7fe ff04 	bl	8007106 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80082fe:	68bb      	ldr	r3, [r7, #8]
 8008300:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008302:	4b1b      	ldr	r3, [pc, #108]	@ (8008370 <xTaskIncrementTick+0x168>)
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008308:	429a      	cmp	r2, r3
 800830a:	d3b8      	bcc.n	800827e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800830c:	2301      	movs	r3, #1
 800830e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008310:	e7b5      	b.n	800827e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008312:	4b17      	ldr	r3, [pc, #92]	@ (8008370 <xTaskIncrementTick+0x168>)
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008318:	4914      	ldr	r1, [pc, #80]	@ (800836c <xTaskIncrementTick+0x164>)
 800831a:	4613      	mov	r3, r2
 800831c:	009b      	lsls	r3, r3, #2
 800831e:	4413      	add	r3, r2
 8008320:	009b      	lsls	r3, r3, #2
 8008322:	440b      	add	r3, r1
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	2b01      	cmp	r3, #1
 8008328:	d901      	bls.n	800832e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800832a:	2301      	movs	r3, #1
 800832c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800832e:	4b11      	ldr	r3, [pc, #68]	@ (8008374 <xTaskIncrementTick+0x16c>)
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d007      	beq.n	8008346 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008336:	2301      	movs	r3, #1
 8008338:	617b      	str	r3, [r7, #20]
 800833a:	e004      	b.n	8008346 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800833c:	4b0e      	ldr	r3, [pc, #56]	@ (8008378 <xTaskIncrementTick+0x170>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	3301      	adds	r3, #1
 8008342:	4a0d      	ldr	r2, [pc, #52]	@ (8008378 <xTaskIncrementTick+0x170>)
 8008344:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008346:	697b      	ldr	r3, [r7, #20]
}
 8008348:	4618      	mov	r0, r3
 800834a:	3718      	adds	r7, #24
 800834c:	46bd      	mov	sp, r7
 800834e:	bd80      	pop	{r7, pc}
 8008350:	20001378 	.word	0x20001378
 8008354:	20001354 	.word	0x20001354
 8008358:	20001308 	.word	0x20001308
 800835c:	2000130c 	.word	0x2000130c
 8008360:	20001368 	.word	0x20001368
 8008364:	20001370 	.word	0x20001370
 8008368:	20001358 	.word	0x20001358
 800836c:	20000e80 	.word	0x20000e80
 8008370:	20000e7c 	.word	0x20000e7c
 8008374:	20001364 	.word	0x20001364
 8008378:	20001360 	.word	0x20001360

0800837c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800837c:	b480      	push	{r7}
 800837e:	b085      	sub	sp, #20
 8008380:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008382:	4b28      	ldr	r3, [pc, #160]	@ (8008424 <vTaskSwitchContext+0xa8>)
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d003      	beq.n	8008392 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800838a:	4b27      	ldr	r3, [pc, #156]	@ (8008428 <vTaskSwitchContext+0xac>)
 800838c:	2201      	movs	r2, #1
 800838e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008390:	e042      	b.n	8008418 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8008392:	4b25      	ldr	r3, [pc, #148]	@ (8008428 <vTaskSwitchContext+0xac>)
 8008394:	2200      	movs	r2, #0
 8008396:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008398:	4b24      	ldr	r3, [pc, #144]	@ (800842c <vTaskSwitchContext+0xb0>)
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	60fb      	str	r3, [r7, #12]
 800839e:	e011      	b.n	80083c4 <vTaskSwitchContext+0x48>
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d10b      	bne.n	80083be <vTaskSwitchContext+0x42>
	__asm volatile
 80083a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083aa:	f383 8811 	msr	BASEPRI, r3
 80083ae:	f3bf 8f6f 	isb	sy
 80083b2:	f3bf 8f4f 	dsb	sy
 80083b6:	607b      	str	r3, [r7, #4]
}
 80083b8:	bf00      	nop
 80083ba:	bf00      	nop
 80083bc:	e7fd      	b.n	80083ba <vTaskSwitchContext+0x3e>
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	3b01      	subs	r3, #1
 80083c2:	60fb      	str	r3, [r7, #12]
 80083c4:	491a      	ldr	r1, [pc, #104]	@ (8008430 <vTaskSwitchContext+0xb4>)
 80083c6:	68fa      	ldr	r2, [r7, #12]
 80083c8:	4613      	mov	r3, r2
 80083ca:	009b      	lsls	r3, r3, #2
 80083cc:	4413      	add	r3, r2
 80083ce:	009b      	lsls	r3, r3, #2
 80083d0:	440b      	add	r3, r1
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d0e3      	beq.n	80083a0 <vTaskSwitchContext+0x24>
 80083d8:	68fa      	ldr	r2, [r7, #12]
 80083da:	4613      	mov	r3, r2
 80083dc:	009b      	lsls	r3, r3, #2
 80083de:	4413      	add	r3, r2
 80083e0:	009b      	lsls	r3, r3, #2
 80083e2:	4a13      	ldr	r2, [pc, #76]	@ (8008430 <vTaskSwitchContext+0xb4>)
 80083e4:	4413      	add	r3, r2
 80083e6:	60bb      	str	r3, [r7, #8]
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	685b      	ldr	r3, [r3, #4]
 80083ec:	685a      	ldr	r2, [r3, #4]
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	605a      	str	r2, [r3, #4]
 80083f2:	68bb      	ldr	r3, [r7, #8]
 80083f4:	685a      	ldr	r2, [r3, #4]
 80083f6:	68bb      	ldr	r3, [r7, #8]
 80083f8:	3308      	adds	r3, #8
 80083fa:	429a      	cmp	r2, r3
 80083fc:	d104      	bne.n	8008408 <vTaskSwitchContext+0x8c>
 80083fe:	68bb      	ldr	r3, [r7, #8]
 8008400:	685b      	ldr	r3, [r3, #4]
 8008402:	685a      	ldr	r2, [r3, #4]
 8008404:	68bb      	ldr	r3, [r7, #8]
 8008406:	605a      	str	r2, [r3, #4]
 8008408:	68bb      	ldr	r3, [r7, #8]
 800840a:	685b      	ldr	r3, [r3, #4]
 800840c:	68db      	ldr	r3, [r3, #12]
 800840e:	4a09      	ldr	r2, [pc, #36]	@ (8008434 <vTaskSwitchContext+0xb8>)
 8008410:	6013      	str	r3, [r2, #0]
 8008412:	4a06      	ldr	r2, [pc, #24]	@ (800842c <vTaskSwitchContext+0xb0>)
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	6013      	str	r3, [r2, #0]
}
 8008418:	bf00      	nop
 800841a:	3714      	adds	r7, #20
 800841c:	46bd      	mov	sp, r7
 800841e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008422:	4770      	bx	lr
 8008424:	20001378 	.word	0x20001378
 8008428:	20001364 	.word	0x20001364
 800842c:	20001358 	.word	0x20001358
 8008430:	20000e80 	.word	0x20000e80
 8008434:	20000e7c 	.word	0x20000e7c

08008438 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008438:	b580      	push	{r7, lr}
 800843a:	b084      	sub	sp, #16
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
 8008440:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	2b00      	cmp	r3, #0
 8008446:	d10b      	bne.n	8008460 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800844c:	f383 8811 	msr	BASEPRI, r3
 8008450:	f3bf 8f6f 	isb	sy
 8008454:	f3bf 8f4f 	dsb	sy
 8008458:	60fb      	str	r3, [r7, #12]
}
 800845a:	bf00      	nop
 800845c:	bf00      	nop
 800845e:	e7fd      	b.n	800845c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008460:	4b07      	ldr	r3, [pc, #28]	@ (8008480 <vTaskPlaceOnEventList+0x48>)
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	3318      	adds	r3, #24
 8008466:	4619      	mov	r1, r3
 8008468:	6878      	ldr	r0, [r7, #4]
 800846a:	f7fe fe70 	bl	800714e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800846e:	2101      	movs	r1, #1
 8008470:	6838      	ldr	r0, [r7, #0]
 8008472:	f000 fa81 	bl	8008978 <prvAddCurrentTaskToDelayedList>
}
 8008476:	bf00      	nop
 8008478:	3710      	adds	r7, #16
 800847a:	46bd      	mov	sp, r7
 800847c:	bd80      	pop	{r7, pc}
 800847e:	bf00      	nop
 8008480:	20000e7c 	.word	0x20000e7c

08008484 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008484:	b580      	push	{r7, lr}
 8008486:	b086      	sub	sp, #24
 8008488:	af00      	add	r7, sp, #0
 800848a:	60f8      	str	r0, [r7, #12]
 800848c:	60b9      	str	r1, [r7, #8]
 800848e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d10b      	bne.n	80084ae <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800849a:	f383 8811 	msr	BASEPRI, r3
 800849e:	f3bf 8f6f 	isb	sy
 80084a2:	f3bf 8f4f 	dsb	sy
 80084a6:	617b      	str	r3, [r7, #20]
}
 80084a8:	bf00      	nop
 80084aa:	bf00      	nop
 80084ac:	e7fd      	b.n	80084aa <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80084ae:	4b0a      	ldr	r3, [pc, #40]	@ (80084d8 <vTaskPlaceOnEventListRestricted+0x54>)
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	3318      	adds	r3, #24
 80084b4:	4619      	mov	r1, r3
 80084b6:	68f8      	ldr	r0, [r7, #12]
 80084b8:	f7fe fe25 	bl	8007106 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d002      	beq.n	80084c8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80084c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80084c6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80084c8:	6879      	ldr	r1, [r7, #4]
 80084ca:	68b8      	ldr	r0, [r7, #8]
 80084cc:	f000 fa54 	bl	8008978 <prvAddCurrentTaskToDelayedList>
	}
 80084d0:	bf00      	nop
 80084d2:	3718      	adds	r7, #24
 80084d4:	46bd      	mov	sp, r7
 80084d6:	bd80      	pop	{r7, pc}
 80084d8:	20000e7c 	.word	0x20000e7c

080084dc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b086      	sub	sp, #24
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	68db      	ldr	r3, [r3, #12]
 80084e8:	68db      	ldr	r3, [r3, #12]
 80084ea:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d10b      	bne.n	800850a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80084f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084f6:	f383 8811 	msr	BASEPRI, r3
 80084fa:	f3bf 8f6f 	isb	sy
 80084fe:	f3bf 8f4f 	dsb	sy
 8008502:	60fb      	str	r3, [r7, #12]
}
 8008504:	bf00      	nop
 8008506:	bf00      	nop
 8008508:	e7fd      	b.n	8008506 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800850a:	693b      	ldr	r3, [r7, #16]
 800850c:	3318      	adds	r3, #24
 800850e:	4618      	mov	r0, r3
 8008510:	f7fe fe56 	bl	80071c0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008514:	4b1d      	ldr	r3, [pc, #116]	@ (800858c <xTaskRemoveFromEventList+0xb0>)
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d11d      	bne.n	8008558 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800851c:	693b      	ldr	r3, [r7, #16]
 800851e:	3304      	adds	r3, #4
 8008520:	4618      	mov	r0, r3
 8008522:	f7fe fe4d 	bl	80071c0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008526:	693b      	ldr	r3, [r7, #16]
 8008528:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800852a:	4b19      	ldr	r3, [pc, #100]	@ (8008590 <xTaskRemoveFromEventList+0xb4>)
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	429a      	cmp	r2, r3
 8008530:	d903      	bls.n	800853a <xTaskRemoveFromEventList+0x5e>
 8008532:	693b      	ldr	r3, [r7, #16]
 8008534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008536:	4a16      	ldr	r2, [pc, #88]	@ (8008590 <xTaskRemoveFromEventList+0xb4>)
 8008538:	6013      	str	r3, [r2, #0]
 800853a:	693b      	ldr	r3, [r7, #16]
 800853c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800853e:	4613      	mov	r3, r2
 8008540:	009b      	lsls	r3, r3, #2
 8008542:	4413      	add	r3, r2
 8008544:	009b      	lsls	r3, r3, #2
 8008546:	4a13      	ldr	r2, [pc, #76]	@ (8008594 <xTaskRemoveFromEventList+0xb8>)
 8008548:	441a      	add	r2, r3
 800854a:	693b      	ldr	r3, [r7, #16]
 800854c:	3304      	adds	r3, #4
 800854e:	4619      	mov	r1, r3
 8008550:	4610      	mov	r0, r2
 8008552:	f7fe fdd8 	bl	8007106 <vListInsertEnd>
 8008556:	e005      	b.n	8008564 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	3318      	adds	r3, #24
 800855c:	4619      	mov	r1, r3
 800855e:	480e      	ldr	r0, [pc, #56]	@ (8008598 <xTaskRemoveFromEventList+0xbc>)
 8008560:	f7fe fdd1 	bl	8007106 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008564:	693b      	ldr	r3, [r7, #16]
 8008566:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008568:	4b0c      	ldr	r3, [pc, #48]	@ (800859c <xTaskRemoveFromEventList+0xc0>)
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800856e:	429a      	cmp	r2, r3
 8008570:	d905      	bls.n	800857e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008572:	2301      	movs	r3, #1
 8008574:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008576:	4b0a      	ldr	r3, [pc, #40]	@ (80085a0 <xTaskRemoveFromEventList+0xc4>)
 8008578:	2201      	movs	r2, #1
 800857a:	601a      	str	r2, [r3, #0]
 800857c:	e001      	b.n	8008582 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800857e:	2300      	movs	r3, #0
 8008580:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008582:	697b      	ldr	r3, [r7, #20]
}
 8008584:	4618      	mov	r0, r3
 8008586:	3718      	adds	r7, #24
 8008588:	46bd      	mov	sp, r7
 800858a:	bd80      	pop	{r7, pc}
 800858c:	20001378 	.word	0x20001378
 8008590:	20001358 	.word	0x20001358
 8008594:	20000e80 	.word	0x20000e80
 8008598:	20001310 	.word	0x20001310
 800859c:	20000e7c 	.word	0x20000e7c
 80085a0:	20001364 	.word	0x20001364

080085a4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80085a4:	b480      	push	{r7}
 80085a6:	b083      	sub	sp, #12
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80085ac:	4b06      	ldr	r3, [pc, #24]	@ (80085c8 <vTaskInternalSetTimeOutState+0x24>)
 80085ae:	681a      	ldr	r2, [r3, #0]
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80085b4:	4b05      	ldr	r3, [pc, #20]	@ (80085cc <vTaskInternalSetTimeOutState+0x28>)
 80085b6:	681a      	ldr	r2, [r3, #0]
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	605a      	str	r2, [r3, #4]
}
 80085bc:	bf00      	nop
 80085be:	370c      	adds	r7, #12
 80085c0:	46bd      	mov	sp, r7
 80085c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c6:	4770      	bx	lr
 80085c8:	20001368 	.word	0x20001368
 80085cc:	20001354 	.word	0x20001354

080085d0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b088      	sub	sp, #32
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
 80085d8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d10b      	bne.n	80085f8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80085e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085e4:	f383 8811 	msr	BASEPRI, r3
 80085e8:	f3bf 8f6f 	isb	sy
 80085ec:	f3bf 8f4f 	dsb	sy
 80085f0:	613b      	str	r3, [r7, #16]
}
 80085f2:	bf00      	nop
 80085f4:	bf00      	nop
 80085f6:	e7fd      	b.n	80085f4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d10b      	bne.n	8008616 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80085fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008602:	f383 8811 	msr	BASEPRI, r3
 8008606:	f3bf 8f6f 	isb	sy
 800860a:	f3bf 8f4f 	dsb	sy
 800860e:	60fb      	str	r3, [r7, #12]
}
 8008610:	bf00      	nop
 8008612:	bf00      	nop
 8008614:	e7fd      	b.n	8008612 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008616:	f000 fe8f 	bl	8009338 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800861a:	4b1d      	ldr	r3, [pc, #116]	@ (8008690 <xTaskCheckForTimeOut+0xc0>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	685b      	ldr	r3, [r3, #4]
 8008624:	69ba      	ldr	r2, [r7, #24]
 8008626:	1ad3      	subs	r3, r2, r3
 8008628:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008632:	d102      	bne.n	800863a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008634:	2300      	movs	r3, #0
 8008636:	61fb      	str	r3, [r7, #28]
 8008638:	e023      	b.n	8008682 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681a      	ldr	r2, [r3, #0]
 800863e:	4b15      	ldr	r3, [pc, #84]	@ (8008694 <xTaskCheckForTimeOut+0xc4>)
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	429a      	cmp	r2, r3
 8008644:	d007      	beq.n	8008656 <xTaskCheckForTimeOut+0x86>
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	685b      	ldr	r3, [r3, #4]
 800864a:	69ba      	ldr	r2, [r7, #24]
 800864c:	429a      	cmp	r2, r3
 800864e:	d302      	bcc.n	8008656 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008650:	2301      	movs	r3, #1
 8008652:	61fb      	str	r3, [r7, #28]
 8008654:	e015      	b.n	8008682 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	697a      	ldr	r2, [r7, #20]
 800865c:	429a      	cmp	r2, r3
 800865e:	d20b      	bcs.n	8008678 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	681a      	ldr	r2, [r3, #0]
 8008664:	697b      	ldr	r3, [r7, #20]
 8008666:	1ad2      	subs	r2, r2, r3
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800866c:	6878      	ldr	r0, [r7, #4]
 800866e:	f7ff ff99 	bl	80085a4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008672:	2300      	movs	r3, #0
 8008674:	61fb      	str	r3, [r7, #28]
 8008676:	e004      	b.n	8008682 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008678:	683b      	ldr	r3, [r7, #0]
 800867a:	2200      	movs	r2, #0
 800867c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800867e:	2301      	movs	r3, #1
 8008680:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008682:	f000 fe8b 	bl	800939c <vPortExitCritical>

	return xReturn;
 8008686:	69fb      	ldr	r3, [r7, #28]
}
 8008688:	4618      	mov	r0, r3
 800868a:	3720      	adds	r7, #32
 800868c:	46bd      	mov	sp, r7
 800868e:	bd80      	pop	{r7, pc}
 8008690:	20001354 	.word	0x20001354
 8008694:	20001368 	.word	0x20001368

08008698 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008698:	b480      	push	{r7}
 800869a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800869c:	4b03      	ldr	r3, [pc, #12]	@ (80086ac <vTaskMissedYield+0x14>)
 800869e:	2201      	movs	r2, #1
 80086a0:	601a      	str	r2, [r3, #0]
}
 80086a2:	bf00      	nop
 80086a4:	46bd      	mov	sp, r7
 80086a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086aa:	4770      	bx	lr
 80086ac:	20001364 	.word	0x20001364

080086b0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b082      	sub	sp, #8
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80086b8:	f000 f852 	bl	8008760 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80086bc:	4b06      	ldr	r3, [pc, #24]	@ (80086d8 <prvIdleTask+0x28>)
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	2b01      	cmp	r3, #1
 80086c2:	d9f9      	bls.n	80086b8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80086c4:	4b05      	ldr	r3, [pc, #20]	@ (80086dc <prvIdleTask+0x2c>)
 80086c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80086ca:	601a      	str	r2, [r3, #0]
 80086cc:	f3bf 8f4f 	dsb	sy
 80086d0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80086d4:	e7f0      	b.n	80086b8 <prvIdleTask+0x8>
 80086d6:	bf00      	nop
 80086d8:	20000e80 	.word	0x20000e80
 80086dc:	e000ed04 	.word	0xe000ed04

080086e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80086e0:	b580      	push	{r7, lr}
 80086e2:	b082      	sub	sp, #8
 80086e4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80086e6:	2300      	movs	r3, #0
 80086e8:	607b      	str	r3, [r7, #4]
 80086ea:	e00c      	b.n	8008706 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80086ec:	687a      	ldr	r2, [r7, #4]
 80086ee:	4613      	mov	r3, r2
 80086f0:	009b      	lsls	r3, r3, #2
 80086f2:	4413      	add	r3, r2
 80086f4:	009b      	lsls	r3, r3, #2
 80086f6:	4a12      	ldr	r2, [pc, #72]	@ (8008740 <prvInitialiseTaskLists+0x60>)
 80086f8:	4413      	add	r3, r2
 80086fa:	4618      	mov	r0, r3
 80086fc:	f7fe fcd6 	bl	80070ac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	3301      	adds	r3, #1
 8008704:	607b      	str	r3, [r7, #4]
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	2b37      	cmp	r3, #55	@ 0x37
 800870a:	d9ef      	bls.n	80086ec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800870c:	480d      	ldr	r0, [pc, #52]	@ (8008744 <prvInitialiseTaskLists+0x64>)
 800870e:	f7fe fccd 	bl	80070ac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008712:	480d      	ldr	r0, [pc, #52]	@ (8008748 <prvInitialiseTaskLists+0x68>)
 8008714:	f7fe fcca 	bl	80070ac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008718:	480c      	ldr	r0, [pc, #48]	@ (800874c <prvInitialiseTaskLists+0x6c>)
 800871a:	f7fe fcc7 	bl	80070ac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800871e:	480c      	ldr	r0, [pc, #48]	@ (8008750 <prvInitialiseTaskLists+0x70>)
 8008720:	f7fe fcc4 	bl	80070ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008724:	480b      	ldr	r0, [pc, #44]	@ (8008754 <prvInitialiseTaskLists+0x74>)
 8008726:	f7fe fcc1 	bl	80070ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800872a:	4b0b      	ldr	r3, [pc, #44]	@ (8008758 <prvInitialiseTaskLists+0x78>)
 800872c:	4a05      	ldr	r2, [pc, #20]	@ (8008744 <prvInitialiseTaskLists+0x64>)
 800872e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008730:	4b0a      	ldr	r3, [pc, #40]	@ (800875c <prvInitialiseTaskLists+0x7c>)
 8008732:	4a05      	ldr	r2, [pc, #20]	@ (8008748 <prvInitialiseTaskLists+0x68>)
 8008734:	601a      	str	r2, [r3, #0]
}
 8008736:	bf00      	nop
 8008738:	3708      	adds	r7, #8
 800873a:	46bd      	mov	sp, r7
 800873c:	bd80      	pop	{r7, pc}
 800873e:	bf00      	nop
 8008740:	20000e80 	.word	0x20000e80
 8008744:	200012e0 	.word	0x200012e0
 8008748:	200012f4 	.word	0x200012f4
 800874c:	20001310 	.word	0x20001310
 8008750:	20001324 	.word	0x20001324
 8008754:	2000133c 	.word	0x2000133c
 8008758:	20001308 	.word	0x20001308
 800875c:	2000130c 	.word	0x2000130c

08008760 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008760:	b580      	push	{r7, lr}
 8008762:	b082      	sub	sp, #8
 8008764:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008766:	e019      	b.n	800879c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008768:	f000 fde6 	bl	8009338 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800876c:	4b10      	ldr	r3, [pc, #64]	@ (80087b0 <prvCheckTasksWaitingTermination+0x50>)
 800876e:	68db      	ldr	r3, [r3, #12]
 8008770:	68db      	ldr	r3, [r3, #12]
 8008772:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	3304      	adds	r3, #4
 8008778:	4618      	mov	r0, r3
 800877a:	f7fe fd21 	bl	80071c0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800877e:	4b0d      	ldr	r3, [pc, #52]	@ (80087b4 <prvCheckTasksWaitingTermination+0x54>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	3b01      	subs	r3, #1
 8008784:	4a0b      	ldr	r2, [pc, #44]	@ (80087b4 <prvCheckTasksWaitingTermination+0x54>)
 8008786:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008788:	4b0b      	ldr	r3, [pc, #44]	@ (80087b8 <prvCheckTasksWaitingTermination+0x58>)
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	3b01      	subs	r3, #1
 800878e:	4a0a      	ldr	r2, [pc, #40]	@ (80087b8 <prvCheckTasksWaitingTermination+0x58>)
 8008790:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008792:	f000 fe03 	bl	800939c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008796:	6878      	ldr	r0, [r7, #4]
 8008798:	f000 f810 	bl	80087bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800879c:	4b06      	ldr	r3, [pc, #24]	@ (80087b8 <prvCheckTasksWaitingTermination+0x58>)
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d1e1      	bne.n	8008768 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80087a4:	bf00      	nop
 80087a6:	bf00      	nop
 80087a8:	3708      	adds	r7, #8
 80087aa:	46bd      	mov	sp, r7
 80087ac:	bd80      	pop	{r7, pc}
 80087ae:	bf00      	nop
 80087b0:	20001324 	.word	0x20001324
 80087b4:	20001350 	.word	0x20001350
 80087b8:	20001338 	.word	0x20001338

080087bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b084      	sub	sp, #16
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d108      	bne.n	80087e0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087d2:	4618      	mov	r0, r3
 80087d4:	f000 ffa0 	bl	8009718 <vPortFree>
				vPortFree( pxTCB );
 80087d8:	6878      	ldr	r0, [r7, #4]
 80087da:	f000 ff9d 	bl	8009718 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80087de:	e019      	b.n	8008814 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80087e6:	2b01      	cmp	r3, #1
 80087e8:	d103      	bne.n	80087f2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f000 ff94 	bl	8009718 <vPortFree>
	}
 80087f0:	e010      	b.n	8008814 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80087f8:	2b02      	cmp	r3, #2
 80087fa:	d00b      	beq.n	8008814 <prvDeleteTCB+0x58>
	__asm volatile
 80087fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008800:	f383 8811 	msr	BASEPRI, r3
 8008804:	f3bf 8f6f 	isb	sy
 8008808:	f3bf 8f4f 	dsb	sy
 800880c:	60fb      	str	r3, [r7, #12]
}
 800880e:	bf00      	nop
 8008810:	bf00      	nop
 8008812:	e7fd      	b.n	8008810 <prvDeleteTCB+0x54>
	}
 8008814:	bf00      	nop
 8008816:	3710      	adds	r7, #16
 8008818:	46bd      	mov	sp, r7
 800881a:	bd80      	pop	{r7, pc}

0800881c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800881c:	b480      	push	{r7}
 800881e:	b083      	sub	sp, #12
 8008820:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008822:	4b0c      	ldr	r3, [pc, #48]	@ (8008854 <prvResetNextTaskUnblockTime+0x38>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d104      	bne.n	8008836 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800882c:	4b0a      	ldr	r3, [pc, #40]	@ (8008858 <prvResetNextTaskUnblockTime+0x3c>)
 800882e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008832:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008834:	e008      	b.n	8008848 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008836:	4b07      	ldr	r3, [pc, #28]	@ (8008854 <prvResetNextTaskUnblockTime+0x38>)
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	68db      	ldr	r3, [r3, #12]
 800883c:	68db      	ldr	r3, [r3, #12]
 800883e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	685b      	ldr	r3, [r3, #4]
 8008844:	4a04      	ldr	r2, [pc, #16]	@ (8008858 <prvResetNextTaskUnblockTime+0x3c>)
 8008846:	6013      	str	r3, [r2, #0]
}
 8008848:	bf00      	nop
 800884a:	370c      	adds	r7, #12
 800884c:	46bd      	mov	sp, r7
 800884e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008852:	4770      	bx	lr
 8008854:	20001308 	.word	0x20001308
 8008858:	20001370 	.word	0x20001370

0800885c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800885c:	b480      	push	{r7}
 800885e:	b083      	sub	sp, #12
 8008860:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008862:	4b0b      	ldr	r3, [pc, #44]	@ (8008890 <xTaskGetSchedulerState+0x34>)
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d102      	bne.n	8008870 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800886a:	2301      	movs	r3, #1
 800886c:	607b      	str	r3, [r7, #4]
 800886e:	e008      	b.n	8008882 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008870:	4b08      	ldr	r3, [pc, #32]	@ (8008894 <xTaskGetSchedulerState+0x38>)
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d102      	bne.n	800887e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008878:	2302      	movs	r3, #2
 800887a:	607b      	str	r3, [r7, #4]
 800887c:	e001      	b.n	8008882 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800887e:	2300      	movs	r3, #0
 8008880:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008882:	687b      	ldr	r3, [r7, #4]
	}
 8008884:	4618      	mov	r0, r3
 8008886:	370c      	adds	r7, #12
 8008888:	46bd      	mov	sp, r7
 800888a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888e:	4770      	bx	lr
 8008890:	2000135c 	.word	0x2000135c
 8008894:	20001378 	.word	0x20001378

08008898 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008898:	b580      	push	{r7, lr}
 800889a:	b086      	sub	sp, #24
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80088a4:	2300      	movs	r3, #0
 80088a6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d058      	beq.n	8008960 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80088ae:	4b2f      	ldr	r3, [pc, #188]	@ (800896c <xTaskPriorityDisinherit+0xd4>)
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	693a      	ldr	r2, [r7, #16]
 80088b4:	429a      	cmp	r2, r3
 80088b6:	d00b      	beq.n	80088d0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80088b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088bc:	f383 8811 	msr	BASEPRI, r3
 80088c0:	f3bf 8f6f 	isb	sy
 80088c4:	f3bf 8f4f 	dsb	sy
 80088c8:	60fb      	str	r3, [r7, #12]
}
 80088ca:	bf00      	nop
 80088cc:	bf00      	nop
 80088ce:	e7fd      	b.n	80088cc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80088d0:	693b      	ldr	r3, [r7, #16]
 80088d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d10b      	bne.n	80088f0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80088d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088dc:	f383 8811 	msr	BASEPRI, r3
 80088e0:	f3bf 8f6f 	isb	sy
 80088e4:	f3bf 8f4f 	dsb	sy
 80088e8:	60bb      	str	r3, [r7, #8]
}
 80088ea:	bf00      	nop
 80088ec:	bf00      	nop
 80088ee:	e7fd      	b.n	80088ec <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80088f0:	693b      	ldr	r3, [r7, #16]
 80088f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088f4:	1e5a      	subs	r2, r3, #1
 80088f6:	693b      	ldr	r3, [r7, #16]
 80088f8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80088fa:	693b      	ldr	r3, [r7, #16]
 80088fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088fe:	693b      	ldr	r3, [r7, #16]
 8008900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008902:	429a      	cmp	r2, r3
 8008904:	d02c      	beq.n	8008960 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008906:	693b      	ldr	r3, [r7, #16]
 8008908:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800890a:	2b00      	cmp	r3, #0
 800890c:	d128      	bne.n	8008960 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800890e:	693b      	ldr	r3, [r7, #16]
 8008910:	3304      	adds	r3, #4
 8008912:	4618      	mov	r0, r3
 8008914:	f7fe fc54 	bl	80071c0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008918:	693b      	ldr	r3, [r7, #16]
 800891a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800891c:	693b      	ldr	r3, [r7, #16]
 800891e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008920:	693b      	ldr	r3, [r7, #16]
 8008922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008924:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008928:	693b      	ldr	r3, [r7, #16]
 800892a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800892c:	693b      	ldr	r3, [r7, #16]
 800892e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008930:	4b0f      	ldr	r3, [pc, #60]	@ (8008970 <xTaskPriorityDisinherit+0xd8>)
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	429a      	cmp	r2, r3
 8008936:	d903      	bls.n	8008940 <xTaskPriorityDisinherit+0xa8>
 8008938:	693b      	ldr	r3, [r7, #16]
 800893a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800893c:	4a0c      	ldr	r2, [pc, #48]	@ (8008970 <xTaskPriorityDisinherit+0xd8>)
 800893e:	6013      	str	r3, [r2, #0]
 8008940:	693b      	ldr	r3, [r7, #16]
 8008942:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008944:	4613      	mov	r3, r2
 8008946:	009b      	lsls	r3, r3, #2
 8008948:	4413      	add	r3, r2
 800894a:	009b      	lsls	r3, r3, #2
 800894c:	4a09      	ldr	r2, [pc, #36]	@ (8008974 <xTaskPriorityDisinherit+0xdc>)
 800894e:	441a      	add	r2, r3
 8008950:	693b      	ldr	r3, [r7, #16]
 8008952:	3304      	adds	r3, #4
 8008954:	4619      	mov	r1, r3
 8008956:	4610      	mov	r0, r2
 8008958:	f7fe fbd5 	bl	8007106 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800895c:	2301      	movs	r3, #1
 800895e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008960:	697b      	ldr	r3, [r7, #20]
	}
 8008962:	4618      	mov	r0, r3
 8008964:	3718      	adds	r7, #24
 8008966:	46bd      	mov	sp, r7
 8008968:	bd80      	pop	{r7, pc}
 800896a:	bf00      	nop
 800896c:	20000e7c 	.word	0x20000e7c
 8008970:	20001358 	.word	0x20001358
 8008974:	20000e80 	.word	0x20000e80

08008978 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008978:	b580      	push	{r7, lr}
 800897a:	b084      	sub	sp, #16
 800897c:	af00      	add	r7, sp, #0
 800897e:	6078      	str	r0, [r7, #4]
 8008980:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008982:	4b21      	ldr	r3, [pc, #132]	@ (8008a08 <prvAddCurrentTaskToDelayedList+0x90>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008988:	4b20      	ldr	r3, [pc, #128]	@ (8008a0c <prvAddCurrentTaskToDelayedList+0x94>)
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	3304      	adds	r3, #4
 800898e:	4618      	mov	r0, r3
 8008990:	f7fe fc16 	bl	80071c0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800899a:	d10a      	bne.n	80089b2 <prvAddCurrentTaskToDelayedList+0x3a>
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d007      	beq.n	80089b2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80089a2:	4b1a      	ldr	r3, [pc, #104]	@ (8008a0c <prvAddCurrentTaskToDelayedList+0x94>)
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	3304      	adds	r3, #4
 80089a8:	4619      	mov	r1, r3
 80089aa:	4819      	ldr	r0, [pc, #100]	@ (8008a10 <prvAddCurrentTaskToDelayedList+0x98>)
 80089ac:	f7fe fbab 	bl	8007106 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80089b0:	e026      	b.n	8008a00 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80089b2:	68fa      	ldr	r2, [r7, #12]
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	4413      	add	r3, r2
 80089b8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80089ba:	4b14      	ldr	r3, [pc, #80]	@ (8008a0c <prvAddCurrentTaskToDelayedList+0x94>)
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	68ba      	ldr	r2, [r7, #8]
 80089c0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80089c2:	68ba      	ldr	r2, [r7, #8]
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	429a      	cmp	r2, r3
 80089c8:	d209      	bcs.n	80089de <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80089ca:	4b12      	ldr	r3, [pc, #72]	@ (8008a14 <prvAddCurrentTaskToDelayedList+0x9c>)
 80089cc:	681a      	ldr	r2, [r3, #0]
 80089ce:	4b0f      	ldr	r3, [pc, #60]	@ (8008a0c <prvAddCurrentTaskToDelayedList+0x94>)
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	3304      	adds	r3, #4
 80089d4:	4619      	mov	r1, r3
 80089d6:	4610      	mov	r0, r2
 80089d8:	f7fe fbb9 	bl	800714e <vListInsert>
}
 80089dc:	e010      	b.n	8008a00 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80089de:	4b0e      	ldr	r3, [pc, #56]	@ (8008a18 <prvAddCurrentTaskToDelayedList+0xa0>)
 80089e0:	681a      	ldr	r2, [r3, #0]
 80089e2:	4b0a      	ldr	r3, [pc, #40]	@ (8008a0c <prvAddCurrentTaskToDelayedList+0x94>)
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	3304      	adds	r3, #4
 80089e8:	4619      	mov	r1, r3
 80089ea:	4610      	mov	r0, r2
 80089ec:	f7fe fbaf 	bl	800714e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80089f0:	4b0a      	ldr	r3, [pc, #40]	@ (8008a1c <prvAddCurrentTaskToDelayedList+0xa4>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	68ba      	ldr	r2, [r7, #8]
 80089f6:	429a      	cmp	r2, r3
 80089f8:	d202      	bcs.n	8008a00 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80089fa:	4a08      	ldr	r2, [pc, #32]	@ (8008a1c <prvAddCurrentTaskToDelayedList+0xa4>)
 80089fc:	68bb      	ldr	r3, [r7, #8]
 80089fe:	6013      	str	r3, [r2, #0]
}
 8008a00:	bf00      	nop
 8008a02:	3710      	adds	r7, #16
 8008a04:	46bd      	mov	sp, r7
 8008a06:	bd80      	pop	{r7, pc}
 8008a08:	20001354 	.word	0x20001354
 8008a0c:	20000e7c 	.word	0x20000e7c
 8008a10:	2000133c 	.word	0x2000133c
 8008a14:	2000130c 	.word	0x2000130c
 8008a18:	20001308 	.word	0x20001308
 8008a1c:	20001370 	.word	0x20001370

08008a20 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b08a      	sub	sp, #40	@ 0x28
 8008a24:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008a26:	2300      	movs	r3, #0
 8008a28:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008a2a:	f000 fb13 	bl	8009054 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008a2e:	4b1d      	ldr	r3, [pc, #116]	@ (8008aa4 <xTimerCreateTimerTask+0x84>)
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d021      	beq.n	8008a7a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008a36:	2300      	movs	r3, #0
 8008a38:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008a3e:	1d3a      	adds	r2, r7, #4
 8008a40:	f107 0108 	add.w	r1, r7, #8
 8008a44:	f107 030c 	add.w	r3, r7, #12
 8008a48:	4618      	mov	r0, r3
 8008a4a:	f7fe fb15 	bl	8007078 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008a4e:	6879      	ldr	r1, [r7, #4]
 8008a50:	68bb      	ldr	r3, [r7, #8]
 8008a52:	68fa      	ldr	r2, [r7, #12]
 8008a54:	9202      	str	r2, [sp, #8]
 8008a56:	9301      	str	r3, [sp, #4]
 8008a58:	2302      	movs	r3, #2
 8008a5a:	9300      	str	r3, [sp, #0]
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	460a      	mov	r2, r1
 8008a60:	4911      	ldr	r1, [pc, #68]	@ (8008aa8 <xTimerCreateTimerTask+0x88>)
 8008a62:	4812      	ldr	r0, [pc, #72]	@ (8008aac <xTimerCreateTimerTask+0x8c>)
 8008a64:	f7ff f8d0 	bl	8007c08 <xTaskCreateStatic>
 8008a68:	4603      	mov	r3, r0
 8008a6a:	4a11      	ldr	r2, [pc, #68]	@ (8008ab0 <xTimerCreateTimerTask+0x90>)
 8008a6c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008a6e:	4b10      	ldr	r3, [pc, #64]	@ (8008ab0 <xTimerCreateTimerTask+0x90>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d001      	beq.n	8008a7a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008a76:	2301      	movs	r3, #1
 8008a78:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008a7a:	697b      	ldr	r3, [r7, #20]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d10b      	bne.n	8008a98 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8008a80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a84:	f383 8811 	msr	BASEPRI, r3
 8008a88:	f3bf 8f6f 	isb	sy
 8008a8c:	f3bf 8f4f 	dsb	sy
 8008a90:	613b      	str	r3, [r7, #16]
}
 8008a92:	bf00      	nop
 8008a94:	bf00      	nop
 8008a96:	e7fd      	b.n	8008a94 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008a98:	697b      	ldr	r3, [r7, #20]
}
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	3718      	adds	r7, #24
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	bd80      	pop	{r7, pc}
 8008aa2:	bf00      	nop
 8008aa4:	200013ac 	.word	0x200013ac
 8008aa8:	08009a68 	.word	0x08009a68
 8008aac:	08008bed 	.word	0x08008bed
 8008ab0:	200013b0 	.word	0x200013b0

08008ab4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	b08a      	sub	sp, #40	@ 0x28
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	60f8      	str	r0, [r7, #12]
 8008abc:	60b9      	str	r1, [r7, #8]
 8008abe:	607a      	str	r2, [r7, #4]
 8008ac0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d10b      	bne.n	8008ae4 <xTimerGenericCommand+0x30>
	__asm volatile
 8008acc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ad0:	f383 8811 	msr	BASEPRI, r3
 8008ad4:	f3bf 8f6f 	isb	sy
 8008ad8:	f3bf 8f4f 	dsb	sy
 8008adc:	623b      	str	r3, [r7, #32]
}
 8008ade:	bf00      	nop
 8008ae0:	bf00      	nop
 8008ae2:	e7fd      	b.n	8008ae0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008ae4:	4b19      	ldr	r3, [pc, #100]	@ (8008b4c <xTimerGenericCommand+0x98>)
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d02a      	beq.n	8008b42 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008aec:	68bb      	ldr	r3, [r7, #8]
 8008aee:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	2b05      	cmp	r3, #5
 8008afc:	dc18      	bgt.n	8008b30 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008afe:	f7ff fead 	bl	800885c <xTaskGetSchedulerState>
 8008b02:	4603      	mov	r3, r0
 8008b04:	2b02      	cmp	r3, #2
 8008b06:	d109      	bne.n	8008b1c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008b08:	4b10      	ldr	r3, [pc, #64]	@ (8008b4c <xTimerGenericCommand+0x98>)
 8008b0a:	6818      	ldr	r0, [r3, #0]
 8008b0c:	f107 0110 	add.w	r1, r7, #16
 8008b10:	2300      	movs	r3, #0
 8008b12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b14:	f7fe fc88 	bl	8007428 <xQueueGenericSend>
 8008b18:	6278      	str	r0, [r7, #36]	@ 0x24
 8008b1a:	e012      	b.n	8008b42 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008b1c:	4b0b      	ldr	r3, [pc, #44]	@ (8008b4c <xTimerGenericCommand+0x98>)
 8008b1e:	6818      	ldr	r0, [r3, #0]
 8008b20:	f107 0110 	add.w	r1, r7, #16
 8008b24:	2300      	movs	r3, #0
 8008b26:	2200      	movs	r2, #0
 8008b28:	f7fe fc7e 	bl	8007428 <xQueueGenericSend>
 8008b2c:	6278      	str	r0, [r7, #36]	@ 0x24
 8008b2e:	e008      	b.n	8008b42 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008b30:	4b06      	ldr	r3, [pc, #24]	@ (8008b4c <xTimerGenericCommand+0x98>)
 8008b32:	6818      	ldr	r0, [r3, #0]
 8008b34:	f107 0110 	add.w	r1, r7, #16
 8008b38:	2300      	movs	r3, #0
 8008b3a:	683a      	ldr	r2, [r7, #0]
 8008b3c:	f7fe fd76 	bl	800762c <xQueueGenericSendFromISR>
 8008b40:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008b44:	4618      	mov	r0, r3
 8008b46:	3728      	adds	r7, #40	@ 0x28
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	bd80      	pop	{r7, pc}
 8008b4c:	200013ac 	.word	0x200013ac

08008b50 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b088      	sub	sp, #32
 8008b54:	af02      	add	r7, sp, #8
 8008b56:	6078      	str	r0, [r7, #4]
 8008b58:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b5a:	4b23      	ldr	r3, [pc, #140]	@ (8008be8 <prvProcessExpiredTimer+0x98>)
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	68db      	ldr	r3, [r3, #12]
 8008b60:	68db      	ldr	r3, [r3, #12]
 8008b62:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008b64:	697b      	ldr	r3, [r7, #20]
 8008b66:	3304      	adds	r3, #4
 8008b68:	4618      	mov	r0, r3
 8008b6a:	f7fe fb29 	bl	80071c0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008b6e:	697b      	ldr	r3, [r7, #20]
 8008b70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008b74:	f003 0304 	and.w	r3, r3, #4
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d023      	beq.n	8008bc4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008b7c:	697b      	ldr	r3, [r7, #20]
 8008b7e:	699a      	ldr	r2, [r3, #24]
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	18d1      	adds	r1, r2, r3
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	683a      	ldr	r2, [r7, #0]
 8008b88:	6978      	ldr	r0, [r7, #20]
 8008b8a:	f000 f8d5 	bl	8008d38 <prvInsertTimerInActiveList>
 8008b8e:	4603      	mov	r3, r0
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d020      	beq.n	8008bd6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008b94:	2300      	movs	r3, #0
 8008b96:	9300      	str	r3, [sp, #0]
 8008b98:	2300      	movs	r3, #0
 8008b9a:	687a      	ldr	r2, [r7, #4]
 8008b9c:	2100      	movs	r1, #0
 8008b9e:	6978      	ldr	r0, [r7, #20]
 8008ba0:	f7ff ff88 	bl	8008ab4 <xTimerGenericCommand>
 8008ba4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008ba6:	693b      	ldr	r3, [r7, #16]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d114      	bne.n	8008bd6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008bac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bb0:	f383 8811 	msr	BASEPRI, r3
 8008bb4:	f3bf 8f6f 	isb	sy
 8008bb8:	f3bf 8f4f 	dsb	sy
 8008bbc:	60fb      	str	r3, [r7, #12]
}
 8008bbe:	bf00      	nop
 8008bc0:	bf00      	nop
 8008bc2:	e7fd      	b.n	8008bc0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008bc4:	697b      	ldr	r3, [r7, #20]
 8008bc6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008bca:	f023 0301 	bic.w	r3, r3, #1
 8008bce:	b2da      	uxtb	r2, r3
 8008bd0:	697b      	ldr	r3, [r7, #20]
 8008bd2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008bd6:	697b      	ldr	r3, [r7, #20]
 8008bd8:	6a1b      	ldr	r3, [r3, #32]
 8008bda:	6978      	ldr	r0, [r7, #20]
 8008bdc:	4798      	blx	r3
}
 8008bde:	bf00      	nop
 8008be0:	3718      	adds	r7, #24
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bd80      	pop	{r7, pc}
 8008be6:	bf00      	nop
 8008be8:	200013a4 	.word	0x200013a4

08008bec <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b084      	sub	sp, #16
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008bf4:	f107 0308 	add.w	r3, r7, #8
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	f000 f859 	bl	8008cb0 <prvGetNextExpireTime>
 8008bfe:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008c00:	68bb      	ldr	r3, [r7, #8]
 8008c02:	4619      	mov	r1, r3
 8008c04:	68f8      	ldr	r0, [r7, #12]
 8008c06:	f000 f805 	bl	8008c14 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008c0a:	f000 f8d7 	bl	8008dbc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008c0e:	bf00      	nop
 8008c10:	e7f0      	b.n	8008bf4 <prvTimerTask+0x8>
	...

08008c14 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b084      	sub	sp, #16
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
 8008c1c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008c1e:	f7ff fa37 	bl	8008090 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008c22:	f107 0308 	add.w	r3, r7, #8
 8008c26:	4618      	mov	r0, r3
 8008c28:	f000 f866 	bl	8008cf8 <prvSampleTimeNow>
 8008c2c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008c2e:	68bb      	ldr	r3, [r7, #8]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d130      	bne.n	8008c96 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d10a      	bne.n	8008c50 <prvProcessTimerOrBlockTask+0x3c>
 8008c3a:	687a      	ldr	r2, [r7, #4]
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	429a      	cmp	r2, r3
 8008c40:	d806      	bhi.n	8008c50 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008c42:	f7ff fa33 	bl	80080ac <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008c46:	68f9      	ldr	r1, [r7, #12]
 8008c48:	6878      	ldr	r0, [r7, #4]
 8008c4a:	f7ff ff81 	bl	8008b50 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008c4e:	e024      	b.n	8008c9a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008c50:	683b      	ldr	r3, [r7, #0]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d008      	beq.n	8008c68 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008c56:	4b13      	ldr	r3, [pc, #76]	@ (8008ca4 <prvProcessTimerOrBlockTask+0x90>)
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d101      	bne.n	8008c64 <prvProcessTimerOrBlockTask+0x50>
 8008c60:	2301      	movs	r3, #1
 8008c62:	e000      	b.n	8008c66 <prvProcessTimerOrBlockTask+0x52>
 8008c64:	2300      	movs	r3, #0
 8008c66:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008c68:	4b0f      	ldr	r3, [pc, #60]	@ (8008ca8 <prvProcessTimerOrBlockTask+0x94>)
 8008c6a:	6818      	ldr	r0, [r3, #0]
 8008c6c:	687a      	ldr	r2, [r7, #4]
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	1ad3      	subs	r3, r2, r3
 8008c72:	683a      	ldr	r2, [r7, #0]
 8008c74:	4619      	mov	r1, r3
 8008c76:	f7fe ff93 	bl	8007ba0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008c7a:	f7ff fa17 	bl	80080ac <xTaskResumeAll>
 8008c7e:	4603      	mov	r3, r0
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d10a      	bne.n	8008c9a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008c84:	4b09      	ldr	r3, [pc, #36]	@ (8008cac <prvProcessTimerOrBlockTask+0x98>)
 8008c86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c8a:	601a      	str	r2, [r3, #0]
 8008c8c:	f3bf 8f4f 	dsb	sy
 8008c90:	f3bf 8f6f 	isb	sy
}
 8008c94:	e001      	b.n	8008c9a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008c96:	f7ff fa09 	bl	80080ac <xTaskResumeAll>
}
 8008c9a:	bf00      	nop
 8008c9c:	3710      	adds	r7, #16
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	bd80      	pop	{r7, pc}
 8008ca2:	bf00      	nop
 8008ca4:	200013a8 	.word	0x200013a8
 8008ca8:	200013ac 	.word	0x200013ac
 8008cac:	e000ed04 	.word	0xe000ed04

08008cb0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008cb0:	b480      	push	{r7}
 8008cb2:	b085      	sub	sp, #20
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008cb8:	4b0e      	ldr	r3, [pc, #56]	@ (8008cf4 <prvGetNextExpireTime+0x44>)
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d101      	bne.n	8008cc6 <prvGetNextExpireTime+0x16>
 8008cc2:	2201      	movs	r2, #1
 8008cc4:	e000      	b.n	8008cc8 <prvGetNextExpireTime+0x18>
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d105      	bne.n	8008ce0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008cd4:	4b07      	ldr	r3, [pc, #28]	@ (8008cf4 <prvGetNextExpireTime+0x44>)
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	68db      	ldr	r3, [r3, #12]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	60fb      	str	r3, [r7, #12]
 8008cde:	e001      	b.n	8008ce4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
}
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	3714      	adds	r7, #20
 8008cea:	46bd      	mov	sp, r7
 8008cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf0:	4770      	bx	lr
 8008cf2:	bf00      	nop
 8008cf4:	200013a4 	.word	0x200013a4

08008cf8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b084      	sub	sp, #16
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008d00:	f7ff fa72 	bl	80081e8 <xTaskGetTickCount>
 8008d04:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008d06:	4b0b      	ldr	r3, [pc, #44]	@ (8008d34 <prvSampleTimeNow+0x3c>)
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	68fa      	ldr	r2, [r7, #12]
 8008d0c:	429a      	cmp	r2, r3
 8008d0e:	d205      	bcs.n	8008d1c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008d10:	f000 f93a 	bl	8008f88 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2201      	movs	r2, #1
 8008d18:	601a      	str	r2, [r3, #0]
 8008d1a:	e002      	b.n	8008d22 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2200      	movs	r2, #0
 8008d20:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008d22:	4a04      	ldr	r2, [pc, #16]	@ (8008d34 <prvSampleTimeNow+0x3c>)
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008d28:	68fb      	ldr	r3, [r7, #12]
}
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	3710      	adds	r7, #16
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	bd80      	pop	{r7, pc}
 8008d32:	bf00      	nop
 8008d34:	200013b4 	.word	0x200013b4

08008d38 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b086      	sub	sp, #24
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	60f8      	str	r0, [r7, #12]
 8008d40:	60b9      	str	r1, [r7, #8]
 8008d42:	607a      	str	r2, [r7, #4]
 8008d44:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008d46:	2300      	movs	r3, #0
 8008d48:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	68ba      	ldr	r2, [r7, #8]
 8008d4e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	68fa      	ldr	r2, [r7, #12]
 8008d54:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008d56:	68ba      	ldr	r2, [r7, #8]
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	429a      	cmp	r2, r3
 8008d5c:	d812      	bhi.n	8008d84 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d5e:	687a      	ldr	r2, [r7, #4]
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	1ad2      	subs	r2, r2, r3
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	699b      	ldr	r3, [r3, #24]
 8008d68:	429a      	cmp	r2, r3
 8008d6a:	d302      	bcc.n	8008d72 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008d6c:	2301      	movs	r3, #1
 8008d6e:	617b      	str	r3, [r7, #20]
 8008d70:	e01b      	b.n	8008daa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008d72:	4b10      	ldr	r3, [pc, #64]	@ (8008db4 <prvInsertTimerInActiveList+0x7c>)
 8008d74:	681a      	ldr	r2, [r3, #0]
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	3304      	adds	r3, #4
 8008d7a:	4619      	mov	r1, r3
 8008d7c:	4610      	mov	r0, r2
 8008d7e:	f7fe f9e6 	bl	800714e <vListInsert>
 8008d82:	e012      	b.n	8008daa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008d84:	687a      	ldr	r2, [r7, #4]
 8008d86:	683b      	ldr	r3, [r7, #0]
 8008d88:	429a      	cmp	r2, r3
 8008d8a:	d206      	bcs.n	8008d9a <prvInsertTimerInActiveList+0x62>
 8008d8c:	68ba      	ldr	r2, [r7, #8]
 8008d8e:	683b      	ldr	r3, [r7, #0]
 8008d90:	429a      	cmp	r2, r3
 8008d92:	d302      	bcc.n	8008d9a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008d94:	2301      	movs	r3, #1
 8008d96:	617b      	str	r3, [r7, #20]
 8008d98:	e007      	b.n	8008daa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008d9a:	4b07      	ldr	r3, [pc, #28]	@ (8008db8 <prvInsertTimerInActiveList+0x80>)
 8008d9c:	681a      	ldr	r2, [r3, #0]
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	3304      	adds	r3, #4
 8008da2:	4619      	mov	r1, r3
 8008da4:	4610      	mov	r0, r2
 8008da6:	f7fe f9d2 	bl	800714e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008daa:	697b      	ldr	r3, [r7, #20]
}
 8008dac:	4618      	mov	r0, r3
 8008dae:	3718      	adds	r7, #24
 8008db0:	46bd      	mov	sp, r7
 8008db2:	bd80      	pop	{r7, pc}
 8008db4:	200013a8 	.word	0x200013a8
 8008db8:	200013a4 	.word	0x200013a4

08008dbc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b08e      	sub	sp, #56	@ 0x38
 8008dc0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008dc2:	e0ce      	b.n	8008f62 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	da19      	bge.n	8008dfe <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008dca:	1d3b      	adds	r3, r7, #4
 8008dcc:	3304      	adds	r3, #4
 8008dce:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008dd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d10b      	bne.n	8008dee <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008dd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dda:	f383 8811 	msr	BASEPRI, r3
 8008dde:	f3bf 8f6f 	isb	sy
 8008de2:	f3bf 8f4f 	dsb	sy
 8008de6:	61fb      	str	r3, [r7, #28]
}
 8008de8:	bf00      	nop
 8008dea:	bf00      	nop
 8008dec:	e7fd      	b.n	8008dea <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008dee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008df4:	6850      	ldr	r0, [r2, #4]
 8008df6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008df8:	6892      	ldr	r2, [r2, #8]
 8008dfa:	4611      	mov	r1, r2
 8008dfc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	f2c0 80ae 	blt.w	8008f62 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008e0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e0c:	695b      	ldr	r3, [r3, #20]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d004      	beq.n	8008e1c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e14:	3304      	adds	r3, #4
 8008e16:	4618      	mov	r0, r3
 8008e18:	f7fe f9d2 	bl	80071c0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008e1c:	463b      	mov	r3, r7
 8008e1e:	4618      	mov	r0, r3
 8008e20:	f7ff ff6a 	bl	8008cf8 <prvSampleTimeNow>
 8008e24:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2b09      	cmp	r3, #9
 8008e2a:	f200 8097 	bhi.w	8008f5c <prvProcessReceivedCommands+0x1a0>
 8008e2e:	a201      	add	r2, pc, #4	@ (adr r2, 8008e34 <prvProcessReceivedCommands+0x78>)
 8008e30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e34:	08008e5d 	.word	0x08008e5d
 8008e38:	08008e5d 	.word	0x08008e5d
 8008e3c:	08008e5d 	.word	0x08008e5d
 8008e40:	08008ed3 	.word	0x08008ed3
 8008e44:	08008ee7 	.word	0x08008ee7
 8008e48:	08008f33 	.word	0x08008f33
 8008e4c:	08008e5d 	.word	0x08008e5d
 8008e50:	08008e5d 	.word	0x08008e5d
 8008e54:	08008ed3 	.word	0x08008ed3
 8008e58:	08008ee7 	.word	0x08008ee7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008e5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e5e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008e62:	f043 0301 	orr.w	r3, r3, #1
 8008e66:	b2da      	uxtb	r2, r3
 8008e68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e6a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008e6e:	68ba      	ldr	r2, [r7, #8]
 8008e70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e72:	699b      	ldr	r3, [r3, #24]
 8008e74:	18d1      	adds	r1, r2, r3
 8008e76:	68bb      	ldr	r3, [r7, #8]
 8008e78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e7a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008e7c:	f7ff ff5c 	bl	8008d38 <prvInsertTimerInActiveList>
 8008e80:	4603      	mov	r3, r0
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d06c      	beq.n	8008f60 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e88:	6a1b      	ldr	r3, [r3, #32]
 8008e8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008e8c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e90:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008e94:	f003 0304 	and.w	r3, r3, #4
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d061      	beq.n	8008f60 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008e9c:	68ba      	ldr	r2, [r7, #8]
 8008e9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ea0:	699b      	ldr	r3, [r3, #24]
 8008ea2:	441a      	add	r2, r3
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	9300      	str	r3, [sp, #0]
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	2100      	movs	r1, #0
 8008eac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008eae:	f7ff fe01 	bl	8008ab4 <xTimerGenericCommand>
 8008eb2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008eb4:	6a3b      	ldr	r3, [r7, #32]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d152      	bne.n	8008f60 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008eba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ebe:	f383 8811 	msr	BASEPRI, r3
 8008ec2:	f3bf 8f6f 	isb	sy
 8008ec6:	f3bf 8f4f 	dsb	sy
 8008eca:	61bb      	str	r3, [r7, #24]
}
 8008ecc:	bf00      	nop
 8008ece:	bf00      	nop
 8008ed0:	e7fd      	b.n	8008ece <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ed4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008ed8:	f023 0301 	bic.w	r3, r3, #1
 8008edc:	b2da      	uxtb	r2, r3
 8008ede:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ee0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008ee4:	e03d      	b.n	8008f62 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008ee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ee8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008eec:	f043 0301 	orr.w	r3, r3, #1
 8008ef0:	b2da      	uxtb	r2, r3
 8008ef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ef4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008ef8:	68ba      	ldr	r2, [r7, #8]
 8008efa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008efc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008efe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f00:	699b      	ldr	r3, [r3, #24]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d10b      	bne.n	8008f1e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8008f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f0a:	f383 8811 	msr	BASEPRI, r3
 8008f0e:	f3bf 8f6f 	isb	sy
 8008f12:	f3bf 8f4f 	dsb	sy
 8008f16:	617b      	str	r3, [r7, #20]
}
 8008f18:	bf00      	nop
 8008f1a:	bf00      	nop
 8008f1c:	e7fd      	b.n	8008f1a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f20:	699a      	ldr	r2, [r3, #24]
 8008f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f24:	18d1      	adds	r1, r2, r3
 8008f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f2a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008f2c:	f7ff ff04 	bl	8008d38 <prvInsertTimerInActiveList>
					break;
 8008f30:	e017      	b.n	8008f62 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008f32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f34:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008f38:	f003 0302 	and.w	r3, r3, #2
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d103      	bne.n	8008f48 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008f40:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008f42:	f000 fbe9 	bl	8009718 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008f46:	e00c      	b.n	8008f62 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f4a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008f4e:	f023 0301 	bic.w	r3, r3, #1
 8008f52:	b2da      	uxtb	r2, r3
 8008f54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f56:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008f5a:	e002      	b.n	8008f62 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008f5c:	bf00      	nop
 8008f5e:	e000      	b.n	8008f62 <prvProcessReceivedCommands+0x1a6>
					break;
 8008f60:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008f62:	4b08      	ldr	r3, [pc, #32]	@ (8008f84 <prvProcessReceivedCommands+0x1c8>)
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	1d39      	adds	r1, r7, #4
 8008f68:	2200      	movs	r2, #0
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	f7fe fbfc 	bl	8007768 <xQueueReceive>
 8008f70:	4603      	mov	r3, r0
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	f47f af26 	bne.w	8008dc4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008f78:	bf00      	nop
 8008f7a:	bf00      	nop
 8008f7c:	3730      	adds	r7, #48	@ 0x30
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	bd80      	pop	{r7, pc}
 8008f82:	bf00      	nop
 8008f84:	200013ac 	.word	0x200013ac

08008f88 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b088      	sub	sp, #32
 8008f8c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008f8e:	e049      	b.n	8009024 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008f90:	4b2e      	ldr	r3, [pc, #184]	@ (800904c <prvSwitchTimerLists+0xc4>)
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	68db      	ldr	r3, [r3, #12]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f9a:	4b2c      	ldr	r3, [pc, #176]	@ (800904c <prvSwitchTimerLists+0xc4>)
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	68db      	ldr	r3, [r3, #12]
 8008fa0:	68db      	ldr	r3, [r3, #12]
 8008fa2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	3304      	adds	r3, #4
 8008fa8:	4618      	mov	r0, r3
 8008faa:	f7fe f909 	bl	80071c0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	6a1b      	ldr	r3, [r3, #32]
 8008fb2:	68f8      	ldr	r0, [r7, #12]
 8008fb4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008fbc:	f003 0304 	and.w	r3, r3, #4
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d02f      	beq.n	8009024 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	699b      	ldr	r3, [r3, #24]
 8008fc8:	693a      	ldr	r2, [r7, #16]
 8008fca:	4413      	add	r3, r2
 8008fcc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008fce:	68ba      	ldr	r2, [r7, #8]
 8008fd0:	693b      	ldr	r3, [r7, #16]
 8008fd2:	429a      	cmp	r2, r3
 8008fd4:	d90e      	bls.n	8008ff4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	68ba      	ldr	r2, [r7, #8]
 8008fda:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	68fa      	ldr	r2, [r7, #12]
 8008fe0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008fe2:	4b1a      	ldr	r3, [pc, #104]	@ (800904c <prvSwitchTimerLists+0xc4>)
 8008fe4:	681a      	ldr	r2, [r3, #0]
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	3304      	adds	r3, #4
 8008fea:	4619      	mov	r1, r3
 8008fec:	4610      	mov	r0, r2
 8008fee:	f7fe f8ae 	bl	800714e <vListInsert>
 8008ff2:	e017      	b.n	8009024 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	9300      	str	r3, [sp, #0]
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	693a      	ldr	r2, [r7, #16]
 8008ffc:	2100      	movs	r1, #0
 8008ffe:	68f8      	ldr	r0, [r7, #12]
 8009000:	f7ff fd58 	bl	8008ab4 <xTimerGenericCommand>
 8009004:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d10b      	bne.n	8009024 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800900c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009010:	f383 8811 	msr	BASEPRI, r3
 8009014:	f3bf 8f6f 	isb	sy
 8009018:	f3bf 8f4f 	dsb	sy
 800901c:	603b      	str	r3, [r7, #0]
}
 800901e:	bf00      	nop
 8009020:	bf00      	nop
 8009022:	e7fd      	b.n	8009020 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009024:	4b09      	ldr	r3, [pc, #36]	@ (800904c <prvSwitchTimerLists+0xc4>)
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d1b0      	bne.n	8008f90 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800902e:	4b07      	ldr	r3, [pc, #28]	@ (800904c <prvSwitchTimerLists+0xc4>)
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009034:	4b06      	ldr	r3, [pc, #24]	@ (8009050 <prvSwitchTimerLists+0xc8>)
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	4a04      	ldr	r2, [pc, #16]	@ (800904c <prvSwitchTimerLists+0xc4>)
 800903a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800903c:	4a04      	ldr	r2, [pc, #16]	@ (8009050 <prvSwitchTimerLists+0xc8>)
 800903e:	697b      	ldr	r3, [r7, #20]
 8009040:	6013      	str	r3, [r2, #0]
}
 8009042:	bf00      	nop
 8009044:	3718      	adds	r7, #24
 8009046:	46bd      	mov	sp, r7
 8009048:	bd80      	pop	{r7, pc}
 800904a:	bf00      	nop
 800904c:	200013a4 	.word	0x200013a4
 8009050:	200013a8 	.word	0x200013a8

08009054 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009054:	b580      	push	{r7, lr}
 8009056:	b082      	sub	sp, #8
 8009058:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800905a:	f000 f96d 	bl	8009338 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800905e:	4b15      	ldr	r3, [pc, #84]	@ (80090b4 <prvCheckForValidListAndQueue+0x60>)
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d120      	bne.n	80090a8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009066:	4814      	ldr	r0, [pc, #80]	@ (80090b8 <prvCheckForValidListAndQueue+0x64>)
 8009068:	f7fe f820 	bl	80070ac <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800906c:	4813      	ldr	r0, [pc, #76]	@ (80090bc <prvCheckForValidListAndQueue+0x68>)
 800906e:	f7fe f81d 	bl	80070ac <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009072:	4b13      	ldr	r3, [pc, #76]	@ (80090c0 <prvCheckForValidListAndQueue+0x6c>)
 8009074:	4a10      	ldr	r2, [pc, #64]	@ (80090b8 <prvCheckForValidListAndQueue+0x64>)
 8009076:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009078:	4b12      	ldr	r3, [pc, #72]	@ (80090c4 <prvCheckForValidListAndQueue+0x70>)
 800907a:	4a10      	ldr	r2, [pc, #64]	@ (80090bc <prvCheckForValidListAndQueue+0x68>)
 800907c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800907e:	2300      	movs	r3, #0
 8009080:	9300      	str	r3, [sp, #0]
 8009082:	4b11      	ldr	r3, [pc, #68]	@ (80090c8 <prvCheckForValidListAndQueue+0x74>)
 8009084:	4a11      	ldr	r2, [pc, #68]	@ (80090cc <prvCheckForValidListAndQueue+0x78>)
 8009086:	2110      	movs	r1, #16
 8009088:	200a      	movs	r0, #10
 800908a:	f7fe f92d 	bl	80072e8 <xQueueGenericCreateStatic>
 800908e:	4603      	mov	r3, r0
 8009090:	4a08      	ldr	r2, [pc, #32]	@ (80090b4 <prvCheckForValidListAndQueue+0x60>)
 8009092:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009094:	4b07      	ldr	r3, [pc, #28]	@ (80090b4 <prvCheckForValidListAndQueue+0x60>)
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d005      	beq.n	80090a8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800909c:	4b05      	ldr	r3, [pc, #20]	@ (80090b4 <prvCheckForValidListAndQueue+0x60>)
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	490b      	ldr	r1, [pc, #44]	@ (80090d0 <prvCheckForValidListAndQueue+0x7c>)
 80090a2:	4618      	mov	r0, r3
 80090a4:	f7fe fd52 	bl	8007b4c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80090a8:	f000 f978 	bl	800939c <vPortExitCritical>
}
 80090ac:	bf00      	nop
 80090ae:	46bd      	mov	sp, r7
 80090b0:	bd80      	pop	{r7, pc}
 80090b2:	bf00      	nop
 80090b4:	200013ac 	.word	0x200013ac
 80090b8:	2000137c 	.word	0x2000137c
 80090bc:	20001390 	.word	0x20001390
 80090c0:	200013a4 	.word	0x200013a4
 80090c4:	200013a8 	.word	0x200013a8
 80090c8:	20001458 	.word	0x20001458
 80090cc:	200013b8 	.word	0x200013b8
 80090d0:	08009a70 	.word	0x08009a70

080090d4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80090d4:	b480      	push	{r7}
 80090d6:	b085      	sub	sp, #20
 80090d8:	af00      	add	r7, sp, #0
 80090da:	60f8      	str	r0, [r7, #12]
 80090dc:	60b9      	str	r1, [r7, #8]
 80090de:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	3b04      	subs	r3, #4
 80090e4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80090ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	3b04      	subs	r3, #4
 80090f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80090f4:	68bb      	ldr	r3, [r7, #8]
 80090f6:	f023 0201 	bic.w	r2, r3, #1
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	3b04      	subs	r3, #4
 8009102:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009104:	4a0c      	ldr	r2, [pc, #48]	@ (8009138 <pxPortInitialiseStack+0x64>)
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	3b14      	subs	r3, #20
 800910e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009110:	687a      	ldr	r2, [r7, #4]
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	3b04      	subs	r3, #4
 800911a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	f06f 0202 	mvn.w	r2, #2
 8009122:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	3b20      	subs	r3, #32
 8009128:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800912a:	68fb      	ldr	r3, [r7, #12]
}
 800912c:	4618      	mov	r0, r3
 800912e:	3714      	adds	r7, #20
 8009130:	46bd      	mov	sp, r7
 8009132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009136:	4770      	bx	lr
 8009138:	0800913d 	.word	0x0800913d

0800913c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800913c:	b480      	push	{r7}
 800913e:	b085      	sub	sp, #20
 8009140:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009142:	2300      	movs	r3, #0
 8009144:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009146:	4b13      	ldr	r3, [pc, #76]	@ (8009194 <prvTaskExitError+0x58>)
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800914e:	d00b      	beq.n	8009168 <prvTaskExitError+0x2c>
	__asm volatile
 8009150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009154:	f383 8811 	msr	BASEPRI, r3
 8009158:	f3bf 8f6f 	isb	sy
 800915c:	f3bf 8f4f 	dsb	sy
 8009160:	60fb      	str	r3, [r7, #12]
}
 8009162:	bf00      	nop
 8009164:	bf00      	nop
 8009166:	e7fd      	b.n	8009164 <prvTaskExitError+0x28>
	__asm volatile
 8009168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800916c:	f383 8811 	msr	BASEPRI, r3
 8009170:	f3bf 8f6f 	isb	sy
 8009174:	f3bf 8f4f 	dsb	sy
 8009178:	60bb      	str	r3, [r7, #8]
}
 800917a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800917c:	bf00      	nop
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d0fc      	beq.n	800917e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009184:	bf00      	nop
 8009186:	bf00      	nop
 8009188:	3714      	adds	r7, #20
 800918a:	46bd      	mov	sp, r7
 800918c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009190:	4770      	bx	lr
 8009192:	bf00      	nop
 8009194:	20000010 	.word	0x20000010
	...

080091a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80091a0:	4b07      	ldr	r3, [pc, #28]	@ (80091c0 <pxCurrentTCBConst2>)
 80091a2:	6819      	ldr	r1, [r3, #0]
 80091a4:	6808      	ldr	r0, [r1, #0]
 80091a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091aa:	f380 8809 	msr	PSP, r0
 80091ae:	f3bf 8f6f 	isb	sy
 80091b2:	f04f 0000 	mov.w	r0, #0
 80091b6:	f380 8811 	msr	BASEPRI, r0
 80091ba:	4770      	bx	lr
 80091bc:	f3af 8000 	nop.w

080091c0 <pxCurrentTCBConst2>:
 80091c0:	20000e7c 	.word	0x20000e7c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80091c4:	bf00      	nop
 80091c6:	bf00      	nop

080091c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80091c8:	4808      	ldr	r0, [pc, #32]	@ (80091ec <prvPortStartFirstTask+0x24>)
 80091ca:	6800      	ldr	r0, [r0, #0]
 80091cc:	6800      	ldr	r0, [r0, #0]
 80091ce:	f380 8808 	msr	MSP, r0
 80091d2:	f04f 0000 	mov.w	r0, #0
 80091d6:	f380 8814 	msr	CONTROL, r0
 80091da:	b662      	cpsie	i
 80091dc:	b661      	cpsie	f
 80091de:	f3bf 8f4f 	dsb	sy
 80091e2:	f3bf 8f6f 	isb	sy
 80091e6:	df00      	svc	0
 80091e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80091ea:	bf00      	nop
 80091ec:	e000ed08 	.word	0xe000ed08

080091f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b086      	sub	sp, #24
 80091f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80091f6:	4b47      	ldr	r3, [pc, #284]	@ (8009314 <xPortStartScheduler+0x124>)
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	4a47      	ldr	r2, [pc, #284]	@ (8009318 <xPortStartScheduler+0x128>)
 80091fc:	4293      	cmp	r3, r2
 80091fe:	d10b      	bne.n	8009218 <xPortStartScheduler+0x28>
	__asm volatile
 8009200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009204:	f383 8811 	msr	BASEPRI, r3
 8009208:	f3bf 8f6f 	isb	sy
 800920c:	f3bf 8f4f 	dsb	sy
 8009210:	60fb      	str	r3, [r7, #12]
}
 8009212:	bf00      	nop
 8009214:	bf00      	nop
 8009216:	e7fd      	b.n	8009214 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009218:	4b3e      	ldr	r3, [pc, #248]	@ (8009314 <xPortStartScheduler+0x124>)
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	4a3f      	ldr	r2, [pc, #252]	@ (800931c <xPortStartScheduler+0x12c>)
 800921e:	4293      	cmp	r3, r2
 8009220:	d10b      	bne.n	800923a <xPortStartScheduler+0x4a>
	__asm volatile
 8009222:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009226:	f383 8811 	msr	BASEPRI, r3
 800922a:	f3bf 8f6f 	isb	sy
 800922e:	f3bf 8f4f 	dsb	sy
 8009232:	613b      	str	r3, [r7, #16]
}
 8009234:	bf00      	nop
 8009236:	bf00      	nop
 8009238:	e7fd      	b.n	8009236 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800923a:	4b39      	ldr	r3, [pc, #228]	@ (8009320 <xPortStartScheduler+0x130>)
 800923c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800923e:	697b      	ldr	r3, [r7, #20]
 8009240:	781b      	ldrb	r3, [r3, #0]
 8009242:	b2db      	uxtb	r3, r3
 8009244:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009246:	697b      	ldr	r3, [r7, #20]
 8009248:	22ff      	movs	r2, #255	@ 0xff
 800924a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800924c:	697b      	ldr	r3, [r7, #20]
 800924e:	781b      	ldrb	r3, [r3, #0]
 8009250:	b2db      	uxtb	r3, r3
 8009252:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009254:	78fb      	ldrb	r3, [r7, #3]
 8009256:	b2db      	uxtb	r3, r3
 8009258:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800925c:	b2da      	uxtb	r2, r3
 800925e:	4b31      	ldr	r3, [pc, #196]	@ (8009324 <xPortStartScheduler+0x134>)
 8009260:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009262:	4b31      	ldr	r3, [pc, #196]	@ (8009328 <xPortStartScheduler+0x138>)
 8009264:	2207      	movs	r2, #7
 8009266:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009268:	e009      	b.n	800927e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800926a:	4b2f      	ldr	r3, [pc, #188]	@ (8009328 <xPortStartScheduler+0x138>)
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	3b01      	subs	r3, #1
 8009270:	4a2d      	ldr	r2, [pc, #180]	@ (8009328 <xPortStartScheduler+0x138>)
 8009272:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009274:	78fb      	ldrb	r3, [r7, #3]
 8009276:	b2db      	uxtb	r3, r3
 8009278:	005b      	lsls	r3, r3, #1
 800927a:	b2db      	uxtb	r3, r3
 800927c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800927e:	78fb      	ldrb	r3, [r7, #3]
 8009280:	b2db      	uxtb	r3, r3
 8009282:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009286:	2b80      	cmp	r3, #128	@ 0x80
 8009288:	d0ef      	beq.n	800926a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800928a:	4b27      	ldr	r3, [pc, #156]	@ (8009328 <xPortStartScheduler+0x138>)
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	f1c3 0307 	rsb	r3, r3, #7
 8009292:	2b04      	cmp	r3, #4
 8009294:	d00b      	beq.n	80092ae <xPortStartScheduler+0xbe>
	__asm volatile
 8009296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800929a:	f383 8811 	msr	BASEPRI, r3
 800929e:	f3bf 8f6f 	isb	sy
 80092a2:	f3bf 8f4f 	dsb	sy
 80092a6:	60bb      	str	r3, [r7, #8]
}
 80092a8:	bf00      	nop
 80092aa:	bf00      	nop
 80092ac:	e7fd      	b.n	80092aa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80092ae:	4b1e      	ldr	r3, [pc, #120]	@ (8009328 <xPortStartScheduler+0x138>)
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	021b      	lsls	r3, r3, #8
 80092b4:	4a1c      	ldr	r2, [pc, #112]	@ (8009328 <xPortStartScheduler+0x138>)
 80092b6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80092b8:	4b1b      	ldr	r3, [pc, #108]	@ (8009328 <xPortStartScheduler+0x138>)
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80092c0:	4a19      	ldr	r2, [pc, #100]	@ (8009328 <xPortStartScheduler+0x138>)
 80092c2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	b2da      	uxtb	r2, r3
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80092cc:	4b17      	ldr	r3, [pc, #92]	@ (800932c <xPortStartScheduler+0x13c>)
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	4a16      	ldr	r2, [pc, #88]	@ (800932c <xPortStartScheduler+0x13c>)
 80092d2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80092d6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80092d8:	4b14      	ldr	r3, [pc, #80]	@ (800932c <xPortStartScheduler+0x13c>)
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	4a13      	ldr	r2, [pc, #76]	@ (800932c <xPortStartScheduler+0x13c>)
 80092de:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80092e2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80092e4:	f000 f8da 	bl	800949c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80092e8:	4b11      	ldr	r3, [pc, #68]	@ (8009330 <xPortStartScheduler+0x140>)
 80092ea:	2200      	movs	r2, #0
 80092ec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80092ee:	f000 f8f9 	bl	80094e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80092f2:	4b10      	ldr	r3, [pc, #64]	@ (8009334 <xPortStartScheduler+0x144>)
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	4a0f      	ldr	r2, [pc, #60]	@ (8009334 <xPortStartScheduler+0x144>)
 80092f8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80092fc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80092fe:	f7ff ff63 	bl	80091c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009302:	f7ff f83b 	bl	800837c <vTaskSwitchContext>
	prvTaskExitError();
 8009306:	f7ff ff19 	bl	800913c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800930a:	2300      	movs	r3, #0
}
 800930c:	4618      	mov	r0, r3
 800930e:	3718      	adds	r7, #24
 8009310:	46bd      	mov	sp, r7
 8009312:	bd80      	pop	{r7, pc}
 8009314:	e000ed00 	.word	0xe000ed00
 8009318:	410fc271 	.word	0x410fc271
 800931c:	410fc270 	.word	0x410fc270
 8009320:	e000e400 	.word	0xe000e400
 8009324:	200014a8 	.word	0x200014a8
 8009328:	200014ac 	.word	0x200014ac
 800932c:	e000ed20 	.word	0xe000ed20
 8009330:	20000010 	.word	0x20000010
 8009334:	e000ef34 	.word	0xe000ef34

08009338 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009338:	b480      	push	{r7}
 800933a:	b083      	sub	sp, #12
 800933c:	af00      	add	r7, sp, #0
	__asm volatile
 800933e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009342:	f383 8811 	msr	BASEPRI, r3
 8009346:	f3bf 8f6f 	isb	sy
 800934a:	f3bf 8f4f 	dsb	sy
 800934e:	607b      	str	r3, [r7, #4]
}
 8009350:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009352:	4b10      	ldr	r3, [pc, #64]	@ (8009394 <vPortEnterCritical+0x5c>)
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	3301      	adds	r3, #1
 8009358:	4a0e      	ldr	r2, [pc, #56]	@ (8009394 <vPortEnterCritical+0x5c>)
 800935a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800935c:	4b0d      	ldr	r3, [pc, #52]	@ (8009394 <vPortEnterCritical+0x5c>)
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	2b01      	cmp	r3, #1
 8009362:	d110      	bne.n	8009386 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009364:	4b0c      	ldr	r3, [pc, #48]	@ (8009398 <vPortEnterCritical+0x60>)
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	b2db      	uxtb	r3, r3
 800936a:	2b00      	cmp	r3, #0
 800936c:	d00b      	beq.n	8009386 <vPortEnterCritical+0x4e>
	__asm volatile
 800936e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009372:	f383 8811 	msr	BASEPRI, r3
 8009376:	f3bf 8f6f 	isb	sy
 800937a:	f3bf 8f4f 	dsb	sy
 800937e:	603b      	str	r3, [r7, #0]
}
 8009380:	bf00      	nop
 8009382:	bf00      	nop
 8009384:	e7fd      	b.n	8009382 <vPortEnterCritical+0x4a>
	}
}
 8009386:	bf00      	nop
 8009388:	370c      	adds	r7, #12
 800938a:	46bd      	mov	sp, r7
 800938c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009390:	4770      	bx	lr
 8009392:	bf00      	nop
 8009394:	20000010 	.word	0x20000010
 8009398:	e000ed04 	.word	0xe000ed04

0800939c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800939c:	b480      	push	{r7}
 800939e:	b083      	sub	sp, #12
 80093a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80093a2:	4b12      	ldr	r3, [pc, #72]	@ (80093ec <vPortExitCritical+0x50>)
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d10b      	bne.n	80093c2 <vPortExitCritical+0x26>
	__asm volatile
 80093aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093ae:	f383 8811 	msr	BASEPRI, r3
 80093b2:	f3bf 8f6f 	isb	sy
 80093b6:	f3bf 8f4f 	dsb	sy
 80093ba:	607b      	str	r3, [r7, #4]
}
 80093bc:	bf00      	nop
 80093be:	bf00      	nop
 80093c0:	e7fd      	b.n	80093be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80093c2:	4b0a      	ldr	r3, [pc, #40]	@ (80093ec <vPortExitCritical+0x50>)
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	3b01      	subs	r3, #1
 80093c8:	4a08      	ldr	r2, [pc, #32]	@ (80093ec <vPortExitCritical+0x50>)
 80093ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80093cc:	4b07      	ldr	r3, [pc, #28]	@ (80093ec <vPortExitCritical+0x50>)
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d105      	bne.n	80093e0 <vPortExitCritical+0x44>
 80093d4:	2300      	movs	r3, #0
 80093d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	f383 8811 	msr	BASEPRI, r3
}
 80093de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80093e0:	bf00      	nop
 80093e2:	370c      	adds	r7, #12
 80093e4:	46bd      	mov	sp, r7
 80093e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ea:	4770      	bx	lr
 80093ec:	20000010 	.word	0x20000010

080093f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80093f0:	f3ef 8009 	mrs	r0, PSP
 80093f4:	f3bf 8f6f 	isb	sy
 80093f8:	4b15      	ldr	r3, [pc, #84]	@ (8009450 <pxCurrentTCBConst>)
 80093fa:	681a      	ldr	r2, [r3, #0]
 80093fc:	f01e 0f10 	tst.w	lr, #16
 8009400:	bf08      	it	eq
 8009402:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009406:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800940a:	6010      	str	r0, [r2, #0]
 800940c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009410:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009414:	f380 8811 	msr	BASEPRI, r0
 8009418:	f3bf 8f4f 	dsb	sy
 800941c:	f3bf 8f6f 	isb	sy
 8009420:	f7fe ffac 	bl	800837c <vTaskSwitchContext>
 8009424:	f04f 0000 	mov.w	r0, #0
 8009428:	f380 8811 	msr	BASEPRI, r0
 800942c:	bc09      	pop	{r0, r3}
 800942e:	6819      	ldr	r1, [r3, #0]
 8009430:	6808      	ldr	r0, [r1, #0]
 8009432:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009436:	f01e 0f10 	tst.w	lr, #16
 800943a:	bf08      	it	eq
 800943c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009440:	f380 8809 	msr	PSP, r0
 8009444:	f3bf 8f6f 	isb	sy
 8009448:	4770      	bx	lr
 800944a:	bf00      	nop
 800944c:	f3af 8000 	nop.w

08009450 <pxCurrentTCBConst>:
 8009450:	20000e7c 	.word	0x20000e7c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009454:	bf00      	nop
 8009456:	bf00      	nop

08009458 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009458:	b580      	push	{r7, lr}
 800945a:	b082      	sub	sp, #8
 800945c:	af00      	add	r7, sp, #0
	__asm volatile
 800945e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009462:	f383 8811 	msr	BASEPRI, r3
 8009466:	f3bf 8f6f 	isb	sy
 800946a:	f3bf 8f4f 	dsb	sy
 800946e:	607b      	str	r3, [r7, #4]
}
 8009470:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009472:	f7fe fec9 	bl	8008208 <xTaskIncrementTick>
 8009476:	4603      	mov	r3, r0
 8009478:	2b00      	cmp	r3, #0
 800947a:	d003      	beq.n	8009484 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800947c:	4b06      	ldr	r3, [pc, #24]	@ (8009498 <xPortSysTickHandler+0x40>)
 800947e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009482:	601a      	str	r2, [r3, #0]
 8009484:	2300      	movs	r3, #0
 8009486:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	f383 8811 	msr	BASEPRI, r3
}
 800948e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009490:	bf00      	nop
 8009492:	3708      	adds	r7, #8
 8009494:	46bd      	mov	sp, r7
 8009496:	bd80      	pop	{r7, pc}
 8009498:	e000ed04 	.word	0xe000ed04

0800949c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800949c:	b480      	push	{r7}
 800949e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80094a0:	4b0b      	ldr	r3, [pc, #44]	@ (80094d0 <vPortSetupTimerInterrupt+0x34>)
 80094a2:	2200      	movs	r2, #0
 80094a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80094a6:	4b0b      	ldr	r3, [pc, #44]	@ (80094d4 <vPortSetupTimerInterrupt+0x38>)
 80094a8:	2200      	movs	r2, #0
 80094aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80094ac:	4b0a      	ldr	r3, [pc, #40]	@ (80094d8 <vPortSetupTimerInterrupt+0x3c>)
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	4a0a      	ldr	r2, [pc, #40]	@ (80094dc <vPortSetupTimerInterrupt+0x40>)
 80094b2:	fba2 2303 	umull	r2, r3, r2, r3
 80094b6:	099b      	lsrs	r3, r3, #6
 80094b8:	4a09      	ldr	r2, [pc, #36]	@ (80094e0 <vPortSetupTimerInterrupt+0x44>)
 80094ba:	3b01      	subs	r3, #1
 80094bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80094be:	4b04      	ldr	r3, [pc, #16]	@ (80094d0 <vPortSetupTimerInterrupt+0x34>)
 80094c0:	2207      	movs	r2, #7
 80094c2:	601a      	str	r2, [r3, #0]
}
 80094c4:	bf00      	nop
 80094c6:	46bd      	mov	sp, r7
 80094c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094cc:	4770      	bx	lr
 80094ce:	bf00      	nop
 80094d0:	e000e010 	.word	0xe000e010
 80094d4:	e000e018 	.word	0xe000e018
 80094d8:	20000004 	.word	0x20000004
 80094dc:	10624dd3 	.word	0x10624dd3
 80094e0:	e000e014 	.word	0xe000e014

080094e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80094e4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80094f4 <vPortEnableVFP+0x10>
 80094e8:	6801      	ldr	r1, [r0, #0]
 80094ea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80094ee:	6001      	str	r1, [r0, #0]
 80094f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80094f2:	bf00      	nop
 80094f4:	e000ed88 	.word	0xe000ed88

080094f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80094f8:	b480      	push	{r7}
 80094fa:	b085      	sub	sp, #20
 80094fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80094fe:	f3ef 8305 	mrs	r3, IPSR
 8009502:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	2b0f      	cmp	r3, #15
 8009508:	d915      	bls.n	8009536 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800950a:	4a18      	ldr	r2, [pc, #96]	@ (800956c <vPortValidateInterruptPriority+0x74>)
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	4413      	add	r3, r2
 8009510:	781b      	ldrb	r3, [r3, #0]
 8009512:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009514:	4b16      	ldr	r3, [pc, #88]	@ (8009570 <vPortValidateInterruptPriority+0x78>)
 8009516:	781b      	ldrb	r3, [r3, #0]
 8009518:	7afa      	ldrb	r2, [r7, #11]
 800951a:	429a      	cmp	r2, r3
 800951c:	d20b      	bcs.n	8009536 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800951e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009522:	f383 8811 	msr	BASEPRI, r3
 8009526:	f3bf 8f6f 	isb	sy
 800952a:	f3bf 8f4f 	dsb	sy
 800952e:	607b      	str	r3, [r7, #4]
}
 8009530:	bf00      	nop
 8009532:	bf00      	nop
 8009534:	e7fd      	b.n	8009532 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009536:	4b0f      	ldr	r3, [pc, #60]	@ (8009574 <vPortValidateInterruptPriority+0x7c>)
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800953e:	4b0e      	ldr	r3, [pc, #56]	@ (8009578 <vPortValidateInterruptPriority+0x80>)
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	429a      	cmp	r2, r3
 8009544:	d90b      	bls.n	800955e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800954a:	f383 8811 	msr	BASEPRI, r3
 800954e:	f3bf 8f6f 	isb	sy
 8009552:	f3bf 8f4f 	dsb	sy
 8009556:	603b      	str	r3, [r7, #0]
}
 8009558:	bf00      	nop
 800955a:	bf00      	nop
 800955c:	e7fd      	b.n	800955a <vPortValidateInterruptPriority+0x62>
	}
 800955e:	bf00      	nop
 8009560:	3714      	adds	r7, #20
 8009562:	46bd      	mov	sp, r7
 8009564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009568:	4770      	bx	lr
 800956a:	bf00      	nop
 800956c:	e000e3f0 	.word	0xe000e3f0
 8009570:	200014a8 	.word	0x200014a8
 8009574:	e000ed0c 	.word	0xe000ed0c
 8009578:	200014ac 	.word	0x200014ac

0800957c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b08a      	sub	sp, #40	@ 0x28
 8009580:	af00      	add	r7, sp, #0
 8009582:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009584:	2300      	movs	r3, #0
 8009586:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009588:	f7fe fd82 	bl	8008090 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800958c:	4b5c      	ldr	r3, [pc, #368]	@ (8009700 <pvPortMalloc+0x184>)
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	2b00      	cmp	r3, #0
 8009592:	d101      	bne.n	8009598 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009594:	f000 f924 	bl	80097e0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009598:	4b5a      	ldr	r3, [pc, #360]	@ (8009704 <pvPortMalloc+0x188>)
 800959a:	681a      	ldr	r2, [r3, #0]
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	4013      	ands	r3, r2
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	f040 8095 	bne.w	80096d0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d01e      	beq.n	80095ea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80095ac:	2208      	movs	r2, #8
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	4413      	add	r3, r2
 80095b2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	f003 0307 	and.w	r3, r3, #7
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d015      	beq.n	80095ea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	f023 0307 	bic.w	r3, r3, #7
 80095c4:	3308      	adds	r3, #8
 80095c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	f003 0307 	and.w	r3, r3, #7
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d00b      	beq.n	80095ea <pvPortMalloc+0x6e>
	__asm volatile
 80095d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095d6:	f383 8811 	msr	BASEPRI, r3
 80095da:	f3bf 8f6f 	isb	sy
 80095de:	f3bf 8f4f 	dsb	sy
 80095e2:	617b      	str	r3, [r7, #20]
}
 80095e4:	bf00      	nop
 80095e6:	bf00      	nop
 80095e8:	e7fd      	b.n	80095e6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d06f      	beq.n	80096d0 <pvPortMalloc+0x154>
 80095f0:	4b45      	ldr	r3, [pc, #276]	@ (8009708 <pvPortMalloc+0x18c>)
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	687a      	ldr	r2, [r7, #4]
 80095f6:	429a      	cmp	r2, r3
 80095f8:	d86a      	bhi.n	80096d0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80095fa:	4b44      	ldr	r3, [pc, #272]	@ (800970c <pvPortMalloc+0x190>)
 80095fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80095fe:	4b43      	ldr	r3, [pc, #268]	@ (800970c <pvPortMalloc+0x190>)
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009604:	e004      	b.n	8009610 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009608:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800960a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009612:	685b      	ldr	r3, [r3, #4]
 8009614:	687a      	ldr	r2, [r7, #4]
 8009616:	429a      	cmp	r2, r3
 8009618:	d903      	bls.n	8009622 <pvPortMalloc+0xa6>
 800961a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	2b00      	cmp	r3, #0
 8009620:	d1f1      	bne.n	8009606 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009622:	4b37      	ldr	r3, [pc, #220]	@ (8009700 <pvPortMalloc+0x184>)
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009628:	429a      	cmp	r2, r3
 800962a:	d051      	beq.n	80096d0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800962c:	6a3b      	ldr	r3, [r7, #32]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	2208      	movs	r2, #8
 8009632:	4413      	add	r3, r2
 8009634:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009638:	681a      	ldr	r2, [r3, #0]
 800963a:	6a3b      	ldr	r3, [r7, #32]
 800963c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800963e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009640:	685a      	ldr	r2, [r3, #4]
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	1ad2      	subs	r2, r2, r3
 8009646:	2308      	movs	r3, #8
 8009648:	005b      	lsls	r3, r3, #1
 800964a:	429a      	cmp	r2, r3
 800964c:	d920      	bls.n	8009690 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800964e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	4413      	add	r3, r2
 8009654:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009656:	69bb      	ldr	r3, [r7, #24]
 8009658:	f003 0307 	and.w	r3, r3, #7
 800965c:	2b00      	cmp	r3, #0
 800965e:	d00b      	beq.n	8009678 <pvPortMalloc+0xfc>
	__asm volatile
 8009660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009664:	f383 8811 	msr	BASEPRI, r3
 8009668:	f3bf 8f6f 	isb	sy
 800966c:	f3bf 8f4f 	dsb	sy
 8009670:	613b      	str	r3, [r7, #16]
}
 8009672:	bf00      	nop
 8009674:	bf00      	nop
 8009676:	e7fd      	b.n	8009674 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800967a:	685a      	ldr	r2, [r3, #4]
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	1ad2      	subs	r2, r2, r3
 8009680:	69bb      	ldr	r3, [r7, #24]
 8009682:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009686:	687a      	ldr	r2, [r7, #4]
 8009688:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800968a:	69b8      	ldr	r0, [r7, #24]
 800968c:	f000 f90a 	bl	80098a4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009690:	4b1d      	ldr	r3, [pc, #116]	@ (8009708 <pvPortMalloc+0x18c>)
 8009692:	681a      	ldr	r2, [r3, #0]
 8009694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009696:	685b      	ldr	r3, [r3, #4]
 8009698:	1ad3      	subs	r3, r2, r3
 800969a:	4a1b      	ldr	r2, [pc, #108]	@ (8009708 <pvPortMalloc+0x18c>)
 800969c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800969e:	4b1a      	ldr	r3, [pc, #104]	@ (8009708 <pvPortMalloc+0x18c>)
 80096a0:	681a      	ldr	r2, [r3, #0]
 80096a2:	4b1b      	ldr	r3, [pc, #108]	@ (8009710 <pvPortMalloc+0x194>)
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	429a      	cmp	r2, r3
 80096a8:	d203      	bcs.n	80096b2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80096aa:	4b17      	ldr	r3, [pc, #92]	@ (8009708 <pvPortMalloc+0x18c>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	4a18      	ldr	r2, [pc, #96]	@ (8009710 <pvPortMalloc+0x194>)
 80096b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80096b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096b4:	685a      	ldr	r2, [r3, #4]
 80096b6:	4b13      	ldr	r3, [pc, #76]	@ (8009704 <pvPortMalloc+0x188>)
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	431a      	orrs	r2, r3
 80096bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80096c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096c2:	2200      	movs	r2, #0
 80096c4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80096c6:	4b13      	ldr	r3, [pc, #76]	@ (8009714 <pvPortMalloc+0x198>)
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	3301      	adds	r3, #1
 80096cc:	4a11      	ldr	r2, [pc, #68]	@ (8009714 <pvPortMalloc+0x198>)
 80096ce:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80096d0:	f7fe fcec 	bl	80080ac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80096d4:	69fb      	ldr	r3, [r7, #28]
 80096d6:	f003 0307 	and.w	r3, r3, #7
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d00b      	beq.n	80096f6 <pvPortMalloc+0x17a>
	__asm volatile
 80096de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096e2:	f383 8811 	msr	BASEPRI, r3
 80096e6:	f3bf 8f6f 	isb	sy
 80096ea:	f3bf 8f4f 	dsb	sy
 80096ee:	60fb      	str	r3, [r7, #12]
}
 80096f0:	bf00      	nop
 80096f2:	bf00      	nop
 80096f4:	e7fd      	b.n	80096f2 <pvPortMalloc+0x176>
	return pvReturn;
 80096f6:	69fb      	ldr	r3, [r7, #28]
}
 80096f8:	4618      	mov	r0, r3
 80096fa:	3728      	adds	r7, #40	@ 0x28
 80096fc:	46bd      	mov	sp, r7
 80096fe:	bd80      	pop	{r7, pc}
 8009700:	200050b8 	.word	0x200050b8
 8009704:	200050cc 	.word	0x200050cc
 8009708:	200050bc 	.word	0x200050bc
 800970c:	200050b0 	.word	0x200050b0
 8009710:	200050c0 	.word	0x200050c0
 8009714:	200050c4 	.word	0x200050c4

08009718 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009718:	b580      	push	{r7, lr}
 800971a:	b086      	sub	sp, #24
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	2b00      	cmp	r3, #0
 8009728:	d04f      	beq.n	80097ca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800972a:	2308      	movs	r3, #8
 800972c:	425b      	negs	r3, r3
 800972e:	697a      	ldr	r2, [r7, #20]
 8009730:	4413      	add	r3, r2
 8009732:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009734:	697b      	ldr	r3, [r7, #20]
 8009736:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009738:	693b      	ldr	r3, [r7, #16]
 800973a:	685a      	ldr	r2, [r3, #4]
 800973c:	4b25      	ldr	r3, [pc, #148]	@ (80097d4 <vPortFree+0xbc>)
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	4013      	ands	r3, r2
 8009742:	2b00      	cmp	r3, #0
 8009744:	d10b      	bne.n	800975e <vPortFree+0x46>
	__asm volatile
 8009746:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800974a:	f383 8811 	msr	BASEPRI, r3
 800974e:	f3bf 8f6f 	isb	sy
 8009752:	f3bf 8f4f 	dsb	sy
 8009756:	60fb      	str	r3, [r7, #12]
}
 8009758:	bf00      	nop
 800975a:	bf00      	nop
 800975c:	e7fd      	b.n	800975a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800975e:	693b      	ldr	r3, [r7, #16]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d00b      	beq.n	800977e <vPortFree+0x66>
	__asm volatile
 8009766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800976a:	f383 8811 	msr	BASEPRI, r3
 800976e:	f3bf 8f6f 	isb	sy
 8009772:	f3bf 8f4f 	dsb	sy
 8009776:	60bb      	str	r3, [r7, #8]
}
 8009778:	bf00      	nop
 800977a:	bf00      	nop
 800977c:	e7fd      	b.n	800977a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800977e:	693b      	ldr	r3, [r7, #16]
 8009780:	685a      	ldr	r2, [r3, #4]
 8009782:	4b14      	ldr	r3, [pc, #80]	@ (80097d4 <vPortFree+0xbc>)
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	4013      	ands	r3, r2
 8009788:	2b00      	cmp	r3, #0
 800978a:	d01e      	beq.n	80097ca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800978c:	693b      	ldr	r3, [r7, #16]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	2b00      	cmp	r3, #0
 8009792:	d11a      	bne.n	80097ca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009794:	693b      	ldr	r3, [r7, #16]
 8009796:	685a      	ldr	r2, [r3, #4]
 8009798:	4b0e      	ldr	r3, [pc, #56]	@ (80097d4 <vPortFree+0xbc>)
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	43db      	mvns	r3, r3
 800979e:	401a      	ands	r2, r3
 80097a0:	693b      	ldr	r3, [r7, #16]
 80097a2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80097a4:	f7fe fc74 	bl	8008090 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80097a8:	693b      	ldr	r3, [r7, #16]
 80097aa:	685a      	ldr	r2, [r3, #4]
 80097ac:	4b0a      	ldr	r3, [pc, #40]	@ (80097d8 <vPortFree+0xc0>)
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	4413      	add	r3, r2
 80097b2:	4a09      	ldr	r2, [pc, #36]	@ (80097d8 <vPortFree+0xc0>)
 80097b4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80097b6:	6938      	ldr	r0, [r7, #16]
 80097b8:	f000 f874 	bl	80098a4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80097bc:	4b07      	ldr	r3, [pc, #28]	@ (80097dc <vPortFree+0xc4>)
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	3301      	adds	r3, #1
 80097c2:	4a06      	ldr	r2, [pc, #24]	@ (80097dc <vPortFree+0xc4>)
 80097c4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80097c6:	f7fe fc71 	bl	80080ac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80097ca:	bf00      	nop
 80097cc:	3718      	adds	r7, #24
 80097ce:	46bd      	mov	sp, r7
 80097d0:	bd80      	pop	{r7, pc}
 80097d2:	bf00      	nop
 80097d4:	200050cc 	.word	0x200050cc
 80097d8:	200050bc 	.word	0x200050bc
 80097dc:	200050c8 	.word	0x200050c8

080097e0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80097e0:	b480      	push	{r7}
 80097e2:	b085      	sub	sp, #20
 80097e4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80097e6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80097ea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80097ec:	4b27      	ldr	r3, [pc, #156]	@ (800988c <prvHeapInit+0xac>)
 80097ee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	f003 0307 	and.w	r3, r3, #7
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d00c      	beq.n	8009814 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	3307      	adds	r3, #7
 80097fe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	f023 0307 	bic.w	r3, r3, #7
 8009806:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009808:	68ba      	ldr	r2, [r7, #8]
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	1ad3      	subs	r3, r2, r3
 800980e:	4a1f      	ldr	r2, [pc, #124]	@ (800988c <prvHeapInit+0xac>)
 8009810:	4413      	add	r3, r2
 8009812:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009818:	4a1d      	ldr	r2, [pc, #116]	@ (8009890 <prvHeapInit+0xb0>)
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800981e:	4b1c      	ldr	r3, [pc, #112]	@ (8009890 <prvHeapInit+0xb0>)
 8009820:	2200      	movs	r2, #0
 8009822:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	68ba      	ldr	r2, [r7, #8]
 8009828:	4413      	add	r3, r2
 800982a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800982c:	2208      	movs	r2, #8
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	1a9b      	subs	r3, r3, r2
 8009832:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	f023 0307 	bic.w	r3, r3, #7
 800983a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	4a15      	ldr	r2, [pc, #84]	@ (8009894 <prvHeapInit+0xb4>)
 8009840:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009842:	4b14      	ldr	r3, [pc, #80]	@ (8009894 <prvHeapInit+0xb4>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	2200      	movs	r2, #0
 8009848:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800984a:	4b12      	ldr	r3, [pc, #72]	@ (8009894 <prvHeapInit+0xb4>)
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	2200      	movs	r2, #0
 8009850:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009856:	683b      	ldr	r3, [r7, #0]
 8009858:	68fa      	ldr	r2, [r7, #12]
 800985a:	1ad2      	subs	r2, r2, r3
 800985c:	683b      	ldr	r3, [r7, #0]
 800985e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009860:	4b0c      	ldr	r3, [pc, #48]	@ (8009894 <prvHeapInit+0xb4>)
 8009862:	681a      	ldr	r2, [r3, #0]
 8009864:	683b      	ldr	r3, [r7, #0]
 8009866:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009868:	683b      	ldr	r3, [r7, #0]
 800986a:	685b      	ldr	r3, [r3, #4]
 800986c:	4a0a      	ldr	r2, [pc, #40]	@ (8009898 <prvHeapInit+0xb8>)
 800986e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009870:	683b      	ldr	r3, [r7, #0]
 8009872:	685b      	ldr	r3, [r3, #4]
 8009874:	4a09      	ldr	r2, [pc, #36]	@ (800989c <prvHeapInit+0xbc>)
 8009876:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009878:	4b09      	ldr	r3, [pc, #36]	@ (80098a0 <prvHeapInit+0xc0>)
 800987a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800987e:	601a      	str	r2, [r3, #0]
}
 8009880:	bf00      	nop
 8009882:	3714      	adds	r7, #20
 8009884:	46bd      	mov	sp, r7
 8009886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988a:	4770      	bx	lr
 800988c:	200014b0 	.word	0x200014b0
 8009890:	200050b0 	.word	0x200050b0
 8009894:	200050b8 	.word	0x200050b8
 8009898:	200050c0 	.word	0x200050c0
 800989c:	200050bc 	.word	0x200050bc
 80098a0:	200050cc 	.word	0x200050cc

080098a4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80098a4:	b480      	push	{r7}
 80098a6:	b085      	sub	sp, #20
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80098ac:	4b28      	ldr	r3, [pc, #160]	@ (8009950 <prvInsertBlockIntoFreeList+0xac>)
 80098ae:	60fb      	str	r3, [r7, #12]
 80098b0:	e002      	b.n	80098b8 <prvInsertBlockIntoFreeList+0x14>
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	60fb      	str	r3, [r7, #12]
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	687a      	ldr	r2, [r7, #4]
 80098be:	429a      	cmp	r2, r3
 80098c0:	d8f7      	bhi.n	80098b2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	685b      	ldr	r3, [r3, #4]
 80098ca:	68ba      	ldr	r2, [r7, #8]
 80098cc:	4413      	add	r3, r2
 80098ce:	687a      	ldr	r2, [r7, #4]
 80098d0:	429a      	cmp	r2, r3
 80098d2:	d108      	bne.n	80098e6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	685a      	ldr	r2, [r3, #4]
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	685b      	ldr	r3, [r3, #4]
 80098dc:	441a      	add	r2, r3
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	685b      	ldr	r3, [r3, #4]
 80098ee:	68ba      	ldr	r2, [r7, #8]
 80098f0:	441a      	add	r2, r3
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	429a      	cmp	r2, r3
 80098f8:	d118      	bne.n	800992c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	681a      	ldr	r2, [r3, #0]
 80098fe:	4b15      	ldr	r3, [pc, #84]	@ (8009954 <prvInsertBlockIntoFreeList+0xb0>)
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	429a      	cmp	r2, r3
 8009904:	d00d      	beq.n	8009922 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	685a      	ldr	r2, [r3, #4]
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	685b      	ldr	r3, [r3, #4]
 8009910:	441a      	add	r2, r3
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	681a      	ldr	r2, [r3, #0]
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	601a      	str	r2, [r3, #0]
 8009920:	e008      	b.n	8009934 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009922:	4b0c      	ldr	r3, [pc, #48]	@ (8009954 <prvInsertBlockIntoFreeList+0xb0>)
 8009924:	681a      	ldr	r2, [r3, #0]
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	601a      	str	r2, [r3, #0]
 800992a:	e003      	b.n	8009934 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	681a      	ldr	r2, [r3, #0]
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009934:	68fa      	ldr	r2, [r7, #12]
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	429a      	cmp	r2, r3
 800993a:	d002      	beq.n	8009942 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	687a      	ldr	r2, [r7, #4]
 8009940:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009942:	bf00      	nop
 8009944:	3714      	adds	r7, #20
 8009946:	46bd      	mov	sp, r7
 8009948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994c:	4770      	bx	lr
 800994e:	bf00      	nop
 8009950:	200050b0 	.word	0x200050b0
 8009954:	200050b8 	.word	0x200050b8

08009958 <memset>:
 8009958:	4402      	add	r2, r0
 800995a:	4603      	mov	r3, r0
 800995c:	4293      	cmp	r3, r2
 800995e:	d100      	bne.n	8009962 <memset+0xa>
 8009960:	4770      	bx	lr
 8009962:	f803 1b01 	strb.w	r1, [r3], #1
 8009966:	e7f9      	b.n	800995c <memset+0x4>

08009968 <__libc_init_array>:
 8009968:	b570      	push	{r4, r5, r6, lr}
 800996a:	4d0d      	ldr	r5, [pc, #52]	@ (80099a0 <__libc_init_array+0x38>)
 800996c:	4c0d      	ldr	r4, [pc, #52]	@ (80099a4 <__libc_init_array+0x3c>)
 800996e:	1b64      	subs	r4, r4, r5
 8009970:	10a4      	asrs	r4, r4, #2
 8009972:	2600      	movs	r6, #0
 8009974:	42a6      	cmp	r6, r4
 8009976:	d109      	bne.n	800998c <__libc_init_array+0x24>
 8009978:	4d0b      	ldr	r5, [pc, #44]	@ (80099a8 <__libc_init_array+0x40>)
 800997a:	4c0c      	ldr	r4, [pc, #48]	@ (80099ac <__libc_init_array+0x44>)
 800997c:	f000 f826 	bl	80099cc <_init>
 8009980:	1b64      	subs	r4, r4, r5
 8009982:	10a4      	asrs	r4, r4, #2
 8009984:	2600      	movs	r6, #0
 8009986:	42a6      	cmp	r6, r4
 8009988:	d105      	bne.n	8009996 <__libc_init_array+0x2e>
 800998a:	bd70      	pop	{r4, r5, r6, pc}
 800998c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009990:	4798      	blx	r3
 8009992:	3601      	adds	r6, #1
 8009994:	e7ee      	b.n	8009974 <__libc_init_array+0xc>
 8009996:	f855 3b04 	ldr.w	r3, [r5], #4
 800999a:	4798      	blx	r3
 800999c:	3601      	adds	r6, #1
 800999e:	e7f2      	b.n	8009986 <__libc_init_array+0x1e>
 80099a0:	08009b70 	.word	0x08009b70
 80099a4:	08009b70 	.word	0x08009b70
 80099a8:	08009b70 	.word	0x08009b70
 80099ac:	08009b74 	.word	0x08009b74

080099b0 <memcpy>:
 80099b0:	440a      	add	r2, r1
 80099b2:	4291      	cmp	r1, r2
 80099b4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80099b8:	d100      	bne.n	80099bc <memcpy+0xc>
 80099ba:	4770      	bx	lr
 80099bc:	b510      	push	{r4, lr}
 80099be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80099c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80099c6:	4291      	cmp	r1, r2
 80099c8:	d1f9      	bne.n	80099be <memcpy+0xe>
 80099ca:	bd10      	pop	{r4, pc}

080099cc <_init>:
 80099cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099ce:	bf00      	nop
 80099d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099d2:	bc08      	pop	{r3}
 80099d4:	469e      	mov	lr, r3
 80099d6:	4770      	bx	lr

080099d8 <_fini>:
 80099d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099da:	bf00      	nop
 80099dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099de:	bc08      	pop	{r3}
 80099e0:	469e      	mov	lr, r3
 80099e2:	4770      	bx	lr
