\specchapter{LFI-RISCV Verifier}

% Don't forget to undefine at the bottom
\providecommand{\xbase}{\code{x21}\xspace}
\providecommand{\xaddr}{\code{x18}\xspace}
\providecommand{\xret}{\code{ra}\xspace}
\providecommand{\xsp}{\code{sp}\xspace}

\providecommand{\bundlesize}{8\xspace}
\providecommand{\bundlemask}{0xfffffffffffffff8\xspace}

\informative{The LFI-RISCV verifier is specified in terms of RISC-V machine code, expressed using GNU assembly syntax. The Zba extension is required by LFI (it provides the add.uw instruction).}

\specsection{Terminology}

\specitem
A \term{bundle} is a \bundlesize-byte region of memory, starting at a \bundlesize-byte aligned address.

\specitem
A \term{macroinstruction} consists of one or more instructions that must all reside contiguously in the same \term{bundle}.

\specitem
The notation \code{xN} refers to any of the following registers:
\code{x0},
\code{x1},
\code{x2},
\code{x3},
\code{x4},
\code{x5},
\code{x6},
\code{x7},
\code{x8},
\code{x9},
\code{x10},
\code{x11},
\code{x12},
\code{x13},
\code{x14},
\code{x15},
\code{x16},
\code{x17},
\code{x18},
\code{x19},
\code{x20},
\code{x21},
\code{x22},
\code{x23},
\code{x24},
\code{x25},
\code{x26},
\code{x27},
\code{x28},
\code{x29},
\code{x30}.

\specitem
An instruction \textit{writes} to register \code{xN} if it modifies the
64-bit value stored in \code{xN}.

\specsection{Bundles}

\specitem
No instruction may cross a \bundlesize-byte-aligned address.

\specsection{Register Accesses}

\specitem
No instruction may write to register \xbase.

\specitem
No instruction except the following may write to register \xaddr.

\begin{itemize}
    \item \code{add.uw \xaddr, xN, \xbase}
\end{itemize}

\specitem
No instruction except the following may write to register \xret.

\begin{itemize}
    \item \code{add.uw \xret, xN, \xbase}
\end{itemize}

\specitem
No instruction except the following may write to register \xsp.

\begin{itemize}
    \item \code{add.uw \xsp, xN, \xbase}
\end{itemize}

\specsection{Control Flow}

\specitem
No instruction except the following may use \code{jr}

\begin{itemize}
    \item
        \term{macroinstruction}: \\
        \code{andi x18, x18, \bundlemask} \\
        \code{jr x18}
\end{itemize}

\specitem
\label{specitem:riscv_jalr}
No instruction except the following may use \code{jalr}

\begin{enumerate}
    \item
        \term{macroinstruction}: \\
        \code{andi x18, x18, \bundlemask} \\
        \code{jalr x18}
    \item
        \term{macroinstruction}: \\
        \code{ld ra, N(x21)} \\
        \code{jalr ra} \\ \\
        Where \code{N \% 8 == 0} and \code{N < 256}.
\end{enumerate}

\specsection{Memory Accesses}

\specitem
Unless otherwise specified\footnote{The second \codefoot{jalr} \term{macroinstruction} (\ref{specitem:riscv_jalr}).}, a memory operand must be of the form

\begin{itemize}
    \item \code{N(\xaddr)}
    \item \code{N(\xsp)}
\end{itemize}

\specsection{Permitted Instructions}

TODO

\let\xbase\undefined
\let\xaddr\undefined
\let\xret\undefined
\let\xsp\undefined
\let\bundlesize\undefined
\let\bundlemask\undefined
