--------------------------------------------------------------------------------
Release 12.4 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 66.6667 MHz 
HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.999ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 66.6667 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.999ns (period - (min low pulse limit / (low pulse / period)))
  Period: 14.999ns
  Low pulse: 7.500ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.999ns (period - (min high pulse limit / (high pulse / period)))
  Period: 14.999ns
  High pulse: 7.500ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.779ns (period - min period limit)
  Period: 14.999ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" 
TS_sys_clk_pin         HIGH 50%;

 2205894 paths analyzed, 10331 endpoints analyzed, 50 failing endpoints
 50 timing errors detected. (50 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.203ns.
--------------------------------------------------------------------------------

Paths for end point mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1 (SLICE_X2Y52.CI), 154537 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM (RAM)
  Destination:          mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1 (RAM)
  Requirement:          14.999ns
  Data Path Delay:      19.083ns (Levels of Logic = 10)
  Clock Path Skew:      -0.011ns (0.341 - 0.352)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM to mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y26.DOBDO5   Trcko_DOB             2.950   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM
    SLICE_X2Y53.C1       net (fanout=49)       1.851   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/instr_data<21>
    SLICE_X2Y53.C        Tilo                  0.374   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1
    SLICE_X4Y52.A6       net (fanout=2)        0.911   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
    SLICE_X4Y52.A        Tilo                  0.333   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu_in_mux<13>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mmux_RS221
    SLICE_X4Y52.C1       net (fanout=12)       0.726   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/rs<29>
    SLICE_X4Y52.CMUX     Tilo                  0.591   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu_in_mux<13>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/Mmux_data_write_mux_out221_SW0_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/Mmux_data_write_mux_out221_SW0
    SLICE_X6Y53.D3       net (fanout=4)        0.808   mips_multi_cycle_0/N60
    SLICE_X6Y53.CMUX     Topdc                 0.644   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/data_write_mux_out<14>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4
    SLICE_X8Y55.C6       net (fanout=4)        0.980   mips_multi_cycle_0/N92
    SLICE_X8Y55.CMUX     Tilo                  0.591   mips_multi_cycle_0/N79
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4
    SLICE_X0Y56.D4       net (fanout=4)        1.493   mips_multi_cycle_0/N116
    SLICE_X0Y56.CMUX     Topdc                 0.569   mips_multi_cycle_0/N144
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4
    SLICE_X0Y60.C6       net (fanout=4)        0.904   mips_multi_cycle_0/N144
    SLICE_X0Y60.CMUX     Tilo                  0.591   mips_multi_cycle_0/N191
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW8_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW8
    SLICE_X0Y58.C5       net (fanout=4)        0.758   mips_multi_cycle_0/N191
    SLICE_X0Y58.CMUX     Tilo                  0.591   mips_multi_cycle_0/N236
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW8_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW8
    SLICE_X0Y57.C4       net (fanout=4)        0.644   mips_multi_cycle_0/N236
    SLICE_X0Y57.CMUX     Tilo                  0.591   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/dmem_address<6>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW10_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW10
    SLICE_X2Y58.A5       net (fanout=1)        0.771   mips_multi_cycle_0/N285
    SLICE_X2Y58.A        Tilo                  0.373   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/data_write_mux_out<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/Mmux_data_write_mux_out222
    SLICE_X2Y52.CI       net (fanout=2)        0.857   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/data_write_mux_out<29>
    SLICE_X2Y52.CLK      Tds                   0.182   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/RT_ADDR[4]_read_port_5_OUT<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                     19.083ns (8.380ns logic, 10.703ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM (RAM)
  Destination:          mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1 (RAM)
  Requirement:          14.999ns
  Data Path Delay:      19.073ns (Levels of Logic = 10)
  Clock Path Skew:      -0.011ns (0.341 - 0.352)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM to mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y26.DOBDO5   Trcko_DOB             2.950   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM
    SLICE_X2Y53.C1       net (fanout=49)       1.851   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/instr_data<21>
    SLICE_X2Y53.C        Tilo                  0.374   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1
    SLICE_X4Y52.A6       net (fanout=2)        0.911   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
    SLICE_X4Y52.A        Tilo                  0.333   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu_in_mux<13>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mmux_RS221
    SLICE_X4Y52.C1       net (fanout=12)       0.726   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/rs<29>
    SLICE_X4Y52.CMUX     Tilo                  0.591   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu_in_mux<13>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/Mmux_data_write_mux_out221_SW0_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/Mmux_data_write_mux_out221_SW0
    SLICE_X6Y53.C3       net (fanout=4)        0.834   mips_multi_cycle_0/N60
    SLICE_X6Y53.CMUX     Tilo                  0.608   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/data_write_mux_out<14>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4
    SLICE_X8Y55.C6       net (fanout=4)        0.980   mips_multi_cycle_0/N92
    SLICE_X8Y55.CMUX     Tilo                  0.591   mips_multi_cycle_0/N79
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4
    SLICE_X0Y56.D4       net (fanout=4)        1.493   mips_multi_cycle_0/N116
    SLICE_X0Y56.CMUX     Topdc                 0.569   mips_multi_cycle_0/N144
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4
    SLICE_X0Y60.C6       net (fanout=4)        0.904   mips_multi_cycle_0/N144
    SLICE_X0Y60.CMUX     Tilo                  0.591   mips_multi_cycle_0/N191
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW8_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW8
    SLICE_X0Y58.C5       net (fanout=4)        0.758   mips_multi_cycle_0/N191
    SLICE_X0Y58.CMUX     Tilo                  0.591   mips_multi_cycle_0/N236
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW8_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW8
    SLICE_X0Y57.C4       net (fanout=4)        0.644   mips_multi_cycle_0/N236
    SLICE_X0Y57.CMUX     Tilo                  0.591   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/dmem_address<6>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW10_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW10
    SLICE_X2Y58.A5       net (fanout=1)        0.771   mips_multi_cycle_0/N285
    SLICE_X2Y58.A        Tilo                  0.373   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/data_write_mux_out<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/Mmux_data_write_mux_out222
    SLICE_X2Y52.CI       net (fanout=2)        0.857   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/data_write_mux_out<29>
    SLICE_X2Y52.CLK      Tds                   0.182   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/RT_ADDR[4]_read_port_5_OUT<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                     19.073ns (8.344ns logic, 10.729ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM (RAM)
  Destination:          mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1 (RAM)
  Requirement:          14.999ns
  Data Path Delay:      19.061ns (Levels of Logic = 10)
  Clock Path Skew:      -0.011ns (0.341 - 0.352)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM to mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y26.DOBDO5   Trcko_DOB             2.950   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM
    SLICE_X2Y53.C1       net (fanout=49)       1.851   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/instr_data<21>
    SLICE_X2Y53.C        Tilo                  0.374   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1
    SLICE_X4Y52.A6       net (fanout=2)        0.911   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
    SLICE_X4Y52.A        Tilo                  0.333   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu_in_mux<13>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mmux_RS221
    SLICE_X4Y52.C1       net (fanout=12)       0.726   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/rs<29>
    SLICE_X4Y52.CMUX     Tilo                  0.591   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu_in_mux<13>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/Mmux_data_write_mux_out221_SW0_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/Mmux_data_write_mux_out221_SW0
    SLICE_X6Y53.D3       net (fanout=4)        0.808   mips_multi_cycle_0/N60
    SLICE_X6Y53.CMUX     Topdc                 0.644   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/data_write_mux_out<14>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4
    SLICE_X8Y55.D6       net (fanout=4)        0.980   mips_multi_cycle_0/N92
    SLICE_X8Y55.CMUX     Topdc                 0.569   mips_multi_cycle_0/N79
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4
    SLICE_X0Y56.D4       net (fanout=4)        1.493   mips_multi_cycle_0/N116
    SLICE_X0Y56.CMUX     Topdc                 0.569   mips_multi_cycle_0/N144
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4
    SLICE_X0Y60.C6       net (fanout=4)        0.904   mips_multi_cycle_0/N144
    SLICE_X0Y60.CMUX     Tilo                  0.591   mips_multi_cycle_0/N191
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW8_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW8
    SLICE_X0Y58.C5       net (fanout=4)        0.758   mips_multi_cycle_0/N191
    SLICE_X0Y58.CMUX     Tilo                  0.591   mips_multi_cycle_0/N236
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW8_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW8
    SLICE_X0Y57.C4       net (fanout=4)        0.644   mips_multi_cycle_0/N236
    SLICE_X0Y57.CMUX     Tilo                  0.591   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/dmem_address<6>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW10_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW10
    SLICE_X2Y58.A5       net (fanout=1)        0.771   mips_multi_cycle_0/N285
    SLICE_X2Y58.A        Tilo                  0.373   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/data_write_mux_out<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/Mmux_data_write_mux_out222
    SLICE_X2Y52.CI       net (fanout=2)        0.857   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/data_write_mux_out<29>
    SLICE_X2Y52.CLK      Tds                   0.182   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/RT_ADDR[4]_read_port_5_OUT<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                     19.061ns (8.358ns logic, 10.703ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1 (SLICE_X2Y53.CI), 154537 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM (RAM)
  Destination:          mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1 (RAM)
  Requirement:          14.999ns
  Data Path Delay:      19.062ns (Levels of Logic = 10)
  Clock Path Skew:      -0.014ns (0.338 - 0.352)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM to mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y26.DOBDO5   Trcko_DOB             2.950   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM
    SLICE_X2Y53.C1       net (fanout=49)       1.851   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/instr_data<21>
    SLICE_X2Y53.C        Tilo                  0.374   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1
    SLICE_X4Y52.A6       net (fanout=2)        0.911   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
    SLICE_X4Y52.A        Tilo                  0.333   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu_in_mux<13>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mmux_RS221
    SLICE_X4Y52.C1       net (fanout=12)       0.726   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/rs<29>
    SLICE_X4Y52.CMUX     Tilo                  0.591   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu_in_mux<13>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/Mmux_data_write_mux_out221_SW0_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/Mmux_data_write_mux_out221_SW0
    SLICE_X6Y53.D3       net (fanout=4)        0.808   mips_multi_cycle_0/N60
    SLICE_X6Y53.CMUX     Topdc                 0.644   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/data_write_mux_out<14>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4
    SLICE_X8Y55.C6       net (fanout=4)        0.980   mips_multi_cycle_0/N92
    SLICE_X8Y55.CMUX     Tilo                  0.591   mips_multi_cycle_0/N79
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4
    SLICE_X0Y56.D4       net (fanout=4)        1.493   mips_multi_cycle_0/N116
    SLICE_X0Y56.CMUX     Topdc                 0.569   mips_multi_cycle_0/N144
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4
    SLICE_X0Y60.C6       net (fanout=4)        0.904   mips_multi_cycle_0/N144
    SLICE_X0Y60.CMUX     Tilo                  0.591   mips_multi_cycle_0/N191
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW8_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW8
    SLICE_X0Y58.C5       net (fanout=4)        0.758   mips_multi_cycle_0/N191
    SLICE_X0Y58.CMUX     Tilo                  0.591   mips_multi_cycle_0/N236
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW8_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW8
    SLICE_X0Y57.C4       net (fanout=4)        0.644   mips_multi_cycle_0/N236
    SLICE_X0Y57.CMUX     Tilo                  0.591   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/dmem_address<6>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW10_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW10
    SLICE_X2Y58.A5       net (fanout=1)        0.771   mips_multi_cycle_0/N285
    SLICE_X2Y58.A        Tilo                  0.373   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/data_write_mux_out<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/Mmux_data_write_mux_out222
    SLICE_X2Y53.CI       net (fanout=2)        0.836   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/data_write_mux_out<29>
    SLICE_X2Y53.CLK      Tds                   0.182   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                     19.062ns (8.380ns logic, 10.682ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM (RAM)
  Destination:          mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1 (RAM)
  Requirement:          14.999ns
  Data Path Delay:      19.052ns (Levels of Logic = 10)
  Clock Path Skew:      -0.014ns (0.338 - 0.352)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM to mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y26.DOBDO5   Trcko_DOB             2.950   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM
    SLICE_X2Y53.C1       net (fanout=49)       1.851   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/instr_data<21>
    SLICE_X2Y53.C        Tilo                  0.374   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1
    SLICE_X4Y52.A6       net (fanout=2)        0.911   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
    SLICE_X4Y52.A        Tilo                  0.333   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu_in_mux<13>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mmux_RS221
    SLICE_X4Y52.C1       net (fanout=12)       0.726   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/rs<29>
    SLICE_X4Y52.CMUX     Tilo                  0.591   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu_in_mux<13>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/Mmux_data_write_mux_out221_SW0_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/Mmux_data_write_mux_out221_SW0
    SLICE_X6Y53.C3       net (fanout=4)        0.834   mips_multi_cycle_0/N60
    SLICE_X6Y53.CMUX     Tilo                  0.608   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/data_write_mux_out<14>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4
    SLICE_X8Y55.C6       net (fanout=4)        0.980   mips_multi_cycle_0/N92
    SLICE_X8Y55.CMUX     Tilo                  0.591   mips_multi_cycle_0/N79
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4
    SLICE_X0Y56.D4       net (fanout=4)        1.493   mips_multi_cycle_0/N116
    SLICE_X0Y56.CMUX     Topdc                 0.569   mips_multi_cycle_0/N144
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4
    SLICE_X0Y60.C6       net (fanout=4)        0.904   mips_multi_cycle_0/N144
    SLICE_X0Y60.CMUX     Tilo                  0.591   mips_multi_cycle_0/N191
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW8_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW8
    SLICE_X0Y58.C5       net (fanout=4)        0.758   mips_multi_cycle_0/N191
    SLICE_X0Y58.CMUX     Tilo                  0.591   mips_multi_cycle_0/N236
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW8_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW8
    SLICE_X0Y57.C4       net (fanout=4)        0.644   mips_multi_cycle_0/N236
    SLICE_X0Y57.CMUX     Tilo                  0.591   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/dmem_address<6>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW10_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW10
    SLICE_X2Y58.A5       net (fanout=1)        0.771   mips_multi_cycle_0/N285
    SLICE_X2Y58.A        Tilo                  0.373   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/data_write_mux_out<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/Mmux_data_write_mux_out222
    SLICE_X2Y53.CI       net (fanout=2)        0.836   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/data_write_mux_out<29>
    SLICE_X2Y53.CLK      Tds                   0.182   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                     19.052ns (8.344ns logic, 10.708ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM (RAM)
  Destination:          mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1 (RAM)
  Requirement:          14.999ns
  Data Path Delay:      19.040ns (Levels of Logic = 10)
  Clock Path Skew:      -0.014ns (0.338 - 0.352)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM to mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y26.DOBDO5   Trcko_DOB             2.950   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM
    SLICE_X2Y53.C1       net (fanout=49)       1.851   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/instr_data<21>
    SLICE_X2Y53.C        Tilo                  0.374   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1
    SLICE_X4Y52.A6       net (fanout=2)        0.911   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
    SLICE_X4Y52.A        Tilo                  0.333   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu_in_mux<13>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mmux_RS221
    SLICE_X4Y52.C1       net (fanout=12)       0.726   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/rs<29>
    SLICE_X4Y52.CMUX     Tilo                  0.591   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu_in_mux<13>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/Mmux_data_write_mux_out221_SW0_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/Mmux_data_write_mux_out221_SW0
    SLICE_X6Y53.D3       net (fanout=4)        0.808   mips_multi_cycle_0/N60
    SLICE_X6Y53.CMUX     Topdc                 0.644   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/data_write_mux_out<14>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4
    SLICE_X8Y55.D6       net (fanout=4)        0.980   mips_multi_cycle_0/N92
    SLICE_X8Y55.CMUX     Topdc                 0.569   mips_multi_cycle_0/N79
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4
    SLICE_X0Y56.D4       net (fanout=4)        1.493   mips_multi_cycle_0/N116
    SLICE_X0Y56.CMUX     Topdc                 0.569   mips_multi_cycle_0/N144
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4
    SLICE_X0Y60.C6       net (fanout=4)        0.904   mips_multi_cycle_0/N144
    SLICE_X0Y60.CMUX     Tilo                  0.591   mips_multi_cycle_0/N191
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW8_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW8
    SLICE_X0Y58.C5       net (fanout=4)        0.758   mips_multi_cycle_0/N191
    SLICE_X0Y58.CMUX     Tilo                  0.591   mips_multi_cycle_0/N236
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW8_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW8
    SLICE_X0Y57.C4       net (fanout=4)        0.644   mips_multi_cycle_0/N236
    SLICE_X0Y57.CMUX     Tilo                  0.591   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/dmem_address<6>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW10_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW10
    SLICE_X2Y58.A5       net (fanout=1)        0.771   mips_multi_cycle_0/N285
    SLICE_X2Y58.A        Tilo                  0.373   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/data_write_mux_out<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/Mmux_data_write_mux_out222
    SLICE_X2Y53.CI       net (fanout=2)        0.836   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/data_write_mux_out<29>
    SLICE_X2Y53.CLK      Tds                   0.182   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                     19.040ns (8.358ns logic, 10.682ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/DATA_MEM/Mram_MEM (RAMB8_X0Y28.ADDRAWRADDR5), 133410 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM (RAM)
  Destination:          mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/DATA_MEM/Mram_MEM (RAM)
  Requirement:          14.999ns
  Data Path Delay:      18.852ns (Levels of Logic = 10)
  Clock Path Skew:      -0.019ns (0.333 - 0.352)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM to mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/DATA_MEM/Mram_MEM
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB8_X0Y26.DOBDO6       Trcko_DOB             2.950   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM
    SLICE_X6Y49.A2           net (fanout=49)       1.896   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/instr_data<22>
    SLICE_X6Y49.AMUX         Tilo                  0.458   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/RT_ADDR[4]_read_port_5_OUT<30>
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS61/DP
    SLICE_X5Y52.D5           net (fanout=1)        0.819   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<30>
    SLICE_X5Y52.D            Tilo                  0.341   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/rs<30>
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mmux_RS241
    SLICE_X6Y51.B3           net (fanout=11)       0.858   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/rs<30>
    SLICE_X6Y51.B            Tilo                  0.373   mips_multi_cycle_0/N46
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[30].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1
    SLICE_X6Y51.D1           net (fanout=3)        0.764   mips_multi_cycle_0/N46
    SLICE_X6Y51.CMUX         Topdc                 0.644   mips_multi_cycle_0/N46
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0_F
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0
    SLICE_X12Y52.CX          net (fanout=2)        1.279   mips_multi_cycle_0/N66
    SLICE_X12Y52.CMUX        Tcxc                  0.267   mips_multi_cycle_0/N67
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1
    SLICE_X12Y55.CX          net (fanout=2)        0.841   mips_multi_cycle_0/N90
    SLICE_X12Y55.CMUX        Tcxc                  0.267   mips_multi_cycle_0/N114
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1
    SLICE_X16Y57.C6          net (fanout=4)        0.980   mips_multi_cycle_0/N114
    SLICE_X16Y57.CMUX        Tilo                  0.591   mips_multi_cycle_0/N141
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0_G
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0
    SLICE_X16Y59.C6          net (fanout=4)        0.650   mips_multi_cycle_0/N141
    SLICE_X16Y59.CMUX        Tilo                  0.591   mips_multi_cycle_0/N185
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0_G
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0
    SLICE_X14Y60.CX          net (fanout=4)        1.108   mips_multi_cycle_0/N185
    SLICE_X14Y60.CMUX        Tcxc                  0.255   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/dmem_address_wr<0>
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4
    SLICE_X14Y60.A6          net (fanout=1)        0.843   mips_multi_cycle_0/N276
    SLICE_X14Y60.A           Tilo                  0.373   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/dmem_address_wr<0>
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/Mmux_dmem_address_wr11
    RAMB8_X0Y28.ADDRAWRADDR5 net (fanout=1)        1.304   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/dmem_address_wr<0>
    RAMB8_X0Y28.CLKAWRCLK    Trcck_ADDRA           0.400   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/DATA_MEM/Mram_MEM
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/DATA_MEM/Mram_MEM
    -----------------------------------------------------  ---------------------------
    Total                                         18.852ns (7.510ns logic, 11.342ns route)
                                                           (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM (RAM)
  Destination:          mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/DATA_MEM/Mram_MEM (RAM)
  Requirement:          14.999ns
  Data Path Delay:      18.830ns (Levels of Logic = 10)
  Clock Path Skew:      -0.019ns (0.333 - 0.352)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM to mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/DATA_MEM/Mram_MEM
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB8_X0Y26.DOBDO6       Trcko_DOB             2.950   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM
    SLICE_X6Y49.A2           net (fanout=49)       1.896   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/instr_data<22>
    SLICE_X6Y49.AMUX         Tilo                  0.458   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/RT_ADDR[4]_read_port_5_OUT<30>
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS61/DP
    SLICE_X5Y52.D5           net (fanout=1)        0.819   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<30>
    SLICE_X5Y52.D            Tilo                  0.341   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/rs<30>
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mmux_RS241
    SLICE_X6Y51.B3           net (fanout=11)       0.858   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/rs<30>
    SLICE_X6Y51.B            Tilo                  0.373   mips_multi_cycle_0/N46
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[30].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1
    SLICE_X6Y51.D1           net (fanout=3)        0.764   mips_multi_cycle_0/N46
    SLICE_X6Y51.CMUX         Topdc                 0.644   mips_multi_cycle_0/N46
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0_F
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0
    SLICE_X12Y52.CX          net (fanout=2)        1.279   mips_multi_cycle_0/N66
    SLICE_X12Y52.CMUX        Tcxc                  0.267   mips_multi_cycle_0/N67
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1
    SLICE_X12Y55.CX          net (fanout=2)        0.841   mips_multi_cycle_0/N90
    SLICE_X12Y55.CMUX        Tcxc                  0.267   mips_multi_cycle_0/N114
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1
    SLICE_X16Y57.C6          net (fanout=4)        0.980   mips_multi_cycle_0/N114
    SLICE_X16Y57.CMUX        Tilo                  0.591   mips_multi_cycle_0/N141
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0_G
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0
    SLICE_X16Y59.D6          net (fanout=4)        0.650   mips_multi_cycle_0/N141
    SLICE_X16Y59.CMUX        Topdc                 0.569   mips_multi_cycle_0/N185
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0_F
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0
    SLICE_X14Y60.CX          net (fanout=4)        1.108   mips_multi_cycle_0/N185
    SLICE_X14Y60.CMUX        Tcxc                  0.255   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/dmem_address_wr<0>
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4
    SLICE_X14Y60.A6          net (fanout=1)        0.843   mips_multi_cycle_0/N276
    SLICE_X14Y60.A           Tilo                  0.373   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/dmem_address_wr<0>
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/Mmux_dmem_address_wr11
    RAMB8_X0Y28.ADDRAWRADDR5 net (fanout=1)        1.304   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/dmem_address_wr<0>
    RAMB8_X0Y28.CLKAWRCLK    Trcck_ADDRA           0.400   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/DATA_MEM/Mram_MEM
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/DATA_MEM/Mram_MEM
    -----------------------------------------------------  ---------------------------
    Total                                         18.830ns (7.488ns logic, 11.342ns route)
                                                           (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM (RAM)
  Destination:          mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/DATA_MEM/Mram_MEM (RAM)
  Requirement:          14.999ns
  Data Path Delay:      18.830ns (Levels of Logic = 10)
  Clock Path Skew:      -0.019ns (0.333 - 0.352)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM to mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/DATA_MEM/Mram_MEM
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB8_X0Y26.DOBDO6       Trcko_DOB             2.950   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/INST_MEM/Mram_MEM
    SLICE_X6Y49.A2           net (fanout=49)       1.896   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/instr_data<22>
    SLICE_X6Y49.AMUX         Tilo                  0.458   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/RT_ADDR[4]_read_port_5_OUT<30>
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mram_REGS61/DP
    SLICE_X5Y52.D5           net (fanout=1)        0.819   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<30>
    SLICE_X5Y52.D            Tilo                  0.341   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/rs<30>
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/regfile/Mmux_RS241
    SLICE_X6Y51.B3           net (fanout=11)       0.858   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/rs<30>
    SLICE_X6Y51.B            Tilo                  0.373   mips_multi_cycle_0/N46
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[30].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1
    SLICE_X6Y51.D1           net (fanout=3)        0.764   mips_multi_cycle_0/N46
    SLICE_X6Y51.CMUX         Topdc                 0.644   mips_multi_cycle_0/N46
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0_F
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0
    SLICE_X12Y52.CX          net (fanout=2)        1.279   mips_multi_cycle_0/N66
    SLICE_X12Y52.CMUX        Tcxc                  0.267   mips_multi_cycle_0/N67
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1
    SLICE_X12Y55.CX          net (fanout=2)        0.841   mips_multi_cycle_0/N90
    SLICE_X12Y55.CMUX        Tcxc                  0.267   mips_multi_cycle_0/N114
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1
    SLICE_X16Y57.D6          net (fanout=4)        0.980   mips_multi_cycle_0/N114
    SLICE_X16Y57.CMUX        Topdc                 0.569   mips_multi_cycle_0/N141
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0_F
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0
    SLICE_X16Y59.C6          net (fanout=4)        0.650   mips_multi_cycle_0/N141
    SLICE_X16Y59.CMUX        Tilo                  0.591   mips_multi_cycle_0/N185
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0_G
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0
    SLICE_X14Y60.CX          net (fanout=4)        1.108   mips_multi_cycle_0/N185
    SLICE_X14Y60.CMUX        Tcxc                  0.255   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/dmem_address_wr<0>
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW4
    SLICE_X14Y60.A6          net (fanout=1)        0.843   mips_multi_cycle_0/N276
    SLICE_X14Y60.A           Tilo                  0.373   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/dmem_address_wr<0>
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/Mmux_dmem_address_wr11
    RAMB8_X0Y28.ADDRAWRADDR5 net (fanout=1)        1.304   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/dmem_address_wr<0>
    RAMB8_X0Y28.CLKAWRCLK    Trcck_ADDRA           0.400   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/DATA_MEM/Mram_MEM
                                                           mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/tdt4255_toplevel/DATA_MEM/Mram_MEM
    -----------------------------------------------------  ---------------------------
    Total                                         18.830ns (7.488ns logic, 11.342ns route)
                                                           (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0 (SLICE_X26Y50.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.257ns (requirement - (clock path skew + uncertainty - data path))
  Source:               USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1 (FF)
  Destination:          USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.259ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1 to USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y50.AQ      Tcko                  0.198   USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_4
                                                       USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1
    SLICE_X26Y50.AI      net (fanout=2)        0.031   USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1
    SLICE_X26Y50.CLK     Tdh         (-Th)    -0.030   USB_UART/USB_UART/UARTLITE_CORE_I/rx_Data<6>
                                                       USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.259ns (0.228ns logic, 0.031ns route)
                                                       (88.0% logic, 12.0% route)

--------------------------------------------------------------------------------

Paths for end point USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0 (SLICE_X22Y47.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.308ns (requirement - (clock path skew + uncertainty - data path))
  Source:               USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30 (FF)
  Destination:          USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.310ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30 to USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y47.CMUX    Tshcko                0.244   USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<27>
                                                       USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30
    SLICE_X22Y47.AX      net (fanout=2)        0.136   USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<30>
    SLICE_X22Y47.CLK     Tdh         (-Th)     0.070   USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_DOut<1>
                                                       USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0
    -------------------------------------------------  ---------------------------
    Total                                      0.310ns (0.174ns logic, 0.136ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_24_0 (SLICE_X2Y23.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.326ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_24 (FF)
  Destination:          microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_24_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.115 - 0.111)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_24 to microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_24_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.198   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc<27>
                                                       microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_24
    SLICE_X2Y23.DX       net (fanout=4)        0.232   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc<24>
    SLICE_X2Y23.CLK      Tdh         (-Th)     0.100   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.srl16<25>
                                                       microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_24_0
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (0.098ns logic, 0.232ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.154ns (period - min period limit)
  Period: 14.999ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: lmb_bram/lmb_bram/ramb16bwer_0/CLKA
  Logical resource: lmb_bram/lmb_bram/ramb16bwer_0/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk_66_6667MHz
--------------------------------------------------------------------------------
Slack: 11.154ns (period - min period limit)
  Period: 14.999ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKB(Fmax))
  Physical resource: lmb_bram/lmb_bram/ramb16bwer_0/CLKB
  Logical resource: lmb_bram/lmb_bram/ramb16bwer_0/CLKB
  Location pin: RAMB16_X1Y10.CLKB
  Clock network: clk_66_6667MHz
--------------------------------------------------------------------------------
Slack: 11.154ns (period - min period limit)
  Period: 14.999ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: lmb_bram/lmb_bram/ramb16bwer_1/CLKA
  Logical resource: lmb_bram/lmb_bram/ramb16bwer_1/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_66_6667MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      4.999ns|     19.203ns|            0|           50|            0|      2205894|
| TS_clock_generator_0_clock_gen|     15.000ns|     19.203ns|          N/A|           50|            0|      2205894|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_pin
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|   19.203|         |         |         |
------------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 50  Score: 104904  (Setup/Max: 104904, Hold: 0)

Constraints cover 2205894 paths, 0 nets, and 13756 connections

Design statistics:
   Minimum period:  19.203ns{1}   (Maximum frequency:  52.075MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 30 11:11:34 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 267 MB



