// Seed: 1123989794
module module_0 ();
  assign module_2.type_7 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always_latch if (1) if (id_2) id_5 = {-1{id_3}} - 1;
  wire id_7;
  wire id_8;
  module_0 modCall_1 ();
  assign id_3 = -1;
endmodule
module module_2 (
    input supply0 id_0,
    input supply0 id_1,
    output tri1 id_2
);
  wire id_4, id_5;
  wire id_6;
  module_0 modCall_1 ();
endmodule
