
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8052
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1114.668 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/top_level.vhd:45]
INFO: [Synth 8-3491] module 'resynchro' declared at 'D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/resynchro.vhd:34' bound to instance 'U_resynchro' of component 'resynchro' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/top_level.vhd:110]
INFO: [Synth 8-638] synthesizing module 'resynchro' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/resynchro.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'resynchro' (1#1) [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/resynchro.vhd:41]
	Parameter FIN_COMPTEUR bound to: 1000000 - type: integer 
INFO: [Synth 8-3491] module 'compteur' declared at 'D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/compteur.vhd:34' bound to instance 'U_compteur_1s' of component 'compteur' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/top_level.vhd:116]
INFO: [Synth 8-638] synthesizing module 'compteur' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/compteur.vhd:44]
	Parameter FIN_COMPTEUR bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compteur' (2#1) [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/compteur.vhd:44]
INFO: [Synth 8-3491] module 'data_display' declared at 'D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/data_display.vhd:34' bound to instance 'U_data_display' of component 'data_display' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/top_level.vhd:125]
INFO: [Synth 8-638] synthesizing module 'data_display' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/data_display.vhd:46]
INFO: [Synth 8-3491] module 'temp_buffer' declared at 'D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/temp_buffer.vhd:34' bound to instance 'U_temp_buffer' of component 'temp_buffer' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/data_display.vhd:111]
INFO: [Synth 8-638] synthesizing module 'temp_buffer' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/temp_buffer.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'temp_buffer' (3#1) [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/temp_buffer.vhd:42]
INFO: [Synth 8-3491] module 'NegToPos' declared at 'D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/NegToPos.vhd:34' bound to instance 'U_NegToPos' of component 'NegToPos' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/data_display.vhd:118]
INFO: [Synth 8-638] synthesizing module 'NegToPos' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/NegToPos.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NegToPos' (4#1) [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/NegToPos.vhd:44]
INFO: [Synth 8-3491] module 'puissance_10' declared at 'D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/puissance_10.vhd:34' bound to instance 'U_puissance_10' of component 'puissance_10' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/data_display.vhd:127]
INFO: [Synth 8-638] synthesizing module 'puissance_10' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/puissance_10.vhd:44]
INFO: [Synth 8-226] default block is never used [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/puissance_10.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'puissance_10' (5#1) [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/puissance_10.vhd:44]
INFO: [Synth 8-3491] module 'segment7' declared at 'D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/segment7.vhd:34' bound to instance 'U_segment7' of component 'segment7' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/data_display.vhd:136]
INFO: [Synth 8-638] synthesizing module 'segment7' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/segment7.vhd:49]
INFO: [Synth 8-3491] module 'BCD_decoder' declared at 'D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/BCD_decoder.vhd:32' bound to instance 'U_BCD_decoder' of component 'BCD_decoder' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/segment7.vhd:89]
INFO: [Synth 8-638] synthesizing module 'BCD_decoder' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/BCD_decoder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'BCD_decoder' (6#1) [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/BCD_decoder.vhd:39]
INFO: [Synth 8-3491] module 'Data_ctrler' declared at 'D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/data_ctrler.vhd:34' bound to instance 'U_data_ctrler' of component 'Data_ctrler' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/segment7.vhd:97]
INFO: [Synth 8-638] synthesizing module 'Data_ctrler' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/data_ctrler.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Data_ctrler' (7#1) [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/data_ctrler.vhd:47]
INFO: [Synth 8-3491] module 'AN_counter' declared at 'D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/AN_counter.vhd:14' bound to instance 'U_AN_counter' of component 'AN_counter' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/segment7.vhd:110]
INFO: [Synth 8-638] synthesizing module 'AN_counter' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/AN_counter.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'AN_counter' (8#1) [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/AN_counter.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'segment7' (9#1) [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/segment7.vhd:49]
	Parameter FIN_COMPTEUR bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'compteur' declared at 'D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/compteur.vhd:34' bound to instance 'U_compteur_15u' of component 'compteur' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/data_display.vhd:152]
INFO: [Synth 8-638] synthesizing module 'compteur__parameterized1' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/compteur.vhd:44]
	Parameter FIN_COMPTEUR bound to: 1000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compteur__parameterized1' (9#1) [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/compteur.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'data_display' (10#1) [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/data_display.vhd:46]
INFO: [Synth 8-3491] module 'protocol' declared at 'D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/protocol.vhd:34' bound to instance 'U_protocol' of component 'protocol' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/top_level.vhd:136]
INFO: [Synth 8-638] synthesizing module 'protocol' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/protocol.vhd:48]
INFO: [Synth 8-3491] module 'protocole_init' declared at 'D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/protocole_init.vhd:34' bound to instance 'U_protocole_init' of component 'protocole_init' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/protocol.vhd:127]
INFO: [Synth 8-638] synthesizing module 'protocole_init' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/protocole_init.vhd:46]
	Parameter FIN_COMPTEUR bound to: 60 - type: integer 
INFO: [Synth 8-3491] module 'compteur' declared at 'D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/compteur.vhd:34' bound to instance 'U_compteur_60u' of component 'compteur' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/protocole_init.vhd:68]
INFO: [Synth 8-638] synthesizing module 'compteur__parameterized3' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/compteur.vhd:44]
	Parameter FIN_COMPTEUR bound to: 60 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compteur__parameterized3' (10#1) [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/compteur.vhd:44]
	Parameter FIN_COMPTEUR bound to: 480 - type: integer 
INFO: [Synth 8-3491] module 'compteur' declared at 'D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/compteur.vhd:34' bound to instance 'U_compteur_480u' of component 'compteur' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/protocole_init.vhd:77]
INFO: [Synth 8-638] synthesizing module 'compteur__parameterized5' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/compteur.vhd:44]
	Parameter FIN_COMPTEUR bound to: 480 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compteur__parameterized5' (10#1) [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/compteur.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'protocole_init' (11#1) [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/protocole_init.vhd:46]
INFO: [Synth 8-3491] module 'master_protocole' declared at 'D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/master_protocole.vhd:34' bound to instance 'U_master_protocol' of component 'master_protocole' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/protocol.vhd:138]
INFO: [Synth 8-638] synthesizing module 'master_protocole' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/master_protocole.vhd:58]
	Parameter FIN_COMPTEUR bound to: 800000 - type: integer 
INFO: [Synth 8-3491] module 'compteur' declared at 'D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/compteur.vhd:34' bound to instance 'U_compteur_800m' of component 'compteur' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/master_protocole.vhd:83]
INFO: [Synth 8-638] synthesizing module 'compteur__parameterized7' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/compteur.vhd:44]
	Parameter FIN_COMPTEUR bound to: 800000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compteur__parameterized7' (11#1) [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/compteur.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'master_protocole' (12#1) [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/master_protocole.vhd:58]
INFO: [Synth 8-3491] module 'read_8b' declared at 'D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/read_8b.vhd:33' bound to instance 'U_read_8b' of component 'read_8b' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/protocol.vhd:155]
INFO: [Synth 8-638] synthesizing module 'read_8b' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/read_8b.vhd:46]
	Parameter FIN_COMPTEUR bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'compteur' declared at 'D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/compteur.vhd:34' bound to instance 'U_compteur_15u' of component 'compteur' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/read_8b.vhd:75]
INFO: [Synth 8-638] synthesizing module 'compteur__parameterized9' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/compteur.vhd:44]
	Parameter FIN_COMPTEUR bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compteur__parameterized9' (12#1) [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/compteur.vhd:44]
	Parameter FIN_COMPTEUR bound to: 45 - type: integer 
INFO: [Synth 8-3491] module 'compteur' declared at 'D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/compteur.vhd:34' bound to instance 'U_compteur_45u' of component 'compteur' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/read_8b.vhd:85]
INFO: [Synth 8-638] synthesizing module 'compteur__parameterized11' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/compteur.vhd:44]
	Parameter FIN_COMPTEUR bound to: 45 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compteur__parameterized11' (12#1) [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/compteur.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'read_8b' (13#1) [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/read_8b.vhd:46]
INFO: [Synth 8-3491] module 'write_8b' declared at 'D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/write_8b.vhd:33' bound to instance 'U_write_8b' of component 'write_8b' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/protocol.vhd:167]
INFO: [Synth 8-638] synthesizing module 'write_8b' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/write_8b.vhd:45]
	Parameter FIN_COMPTEUR bound to: 61 - type: integer 
INFO: [Synth 8-3491] module 'compteur' declared at 'D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/compteur.vhd:34' bound to instance 'U_compteur_61u' of component 'compteur' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/write_8b.vhd:68]
INFO: [Synth 8-638] synthesizing module 'compteur__parameterized13' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/compteur.vhd:44]
	Parameter FIN_COMPTEUR bound to: 61 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compteur__parameterized13' (13#1) [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/compteur.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'write_8b' (14#1) [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/write_8b.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'protocol' (15#1) [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/protocol.vhd:48]
INFO: [Synth 8-3491] module 'timer' declared at 'D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/timer.vhd:34' bound to instance 'U_timer' of component 'timer' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/top_level.vhd:148]
INFO: [Synth 8-638] synthesizing module 'timer' [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/timer.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'timer' (16#1) [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/timer.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'top_level' (17#1) [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/sources_1/new/top_level.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1114.922 ; gain = 0.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1114.922 ; gain = 0.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1114.922 ; gain = 0.254
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1114.922 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/constrs_1/new/Artix7_XDC_master.xdc]
Finished Parsing XDC File [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/constrs_1/new/Artix7_XDC_master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.srcs/constrs_1/new/Artix7_XDC_master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1247.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1247.613 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1247.613 ; gain = 132.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1247.613 ; gain = 132.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1247.613 ; gain = 132.945
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'etatf_reg' in module 'puissance_10'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'protocole_init'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'master_protocole'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'read_8b'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'write_8b'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
               comp_cent |                              001 |                              001
               sous_cent |                              010 |                              100
                comp_dix |                              011 |                              010
                sous_dix |                              100 |                              101
                 comp_un |                              101 |                              011
                 sous_un |                              110 |                              110
                     fin |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'etatf_reg' using encoding 'sequential' in module 'puissance_10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
              master_rst |                              001 |                              001
              state_wait |                              010 |                              010
                    read |                              011 |                              011
                fin_init |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'protocole_init'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                             0000 |                             0000
                    init |                             0001 |                             0001
                skip_rom |                             0010 |                             0010
           start_convert |                             0011 |                             0110
                 convert |                             0100 |                             0101
           interrogation |                             0101 |                             0111
                  init_2 |                             0110 |                             0011
              skip_rom_2 |                             0111 |                             0100
   start_read_scratchpad |                             1000 |                             1000
         read_scratchpad |                             1001 |                             1001
               read_8bit |                             1010 |                             1010
               end_state |                             1011 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'master_protocole'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                      00000000001 |                             0000
             buffer_init |                      00000000010 |                             0001
           start_read_1b |                      00000000100 |                             0010
          master_release |                      00000001000 |                             0011
     master_release_wait |                      00000010000 |                             0100
                read_bit |                      00000100000 |                             0101
                  read_0 |                      00001000000 |                             0110
                  read_1 |                      00010000000 |                             0111
             end_read_1b |                      00100000000 |                             1000
                end_read |                      01000000000 |                             1001
               end_state |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'read_8b'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                      00000000001 |                             0000
                read_bit |                      00000000010 |                             0001
            init_write_0 |                      00000000100 |                             0010
                 write_0 |                      00000001000 |                             0011
             end_write_0 |                      00000010000 |                             0100
            init_write_1 |                      00000100000 |                             0101
                 write_1 |                      00001000000 |                             0110
             end_write_1 |                      00010000000 |                             0111
                     inc |                      00100000000 |                             1000
             wait_for_1u |                      01000000000 |                             1001
                     fin |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'write_8b'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1247.613 ; gain = 132.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 16    
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 10    
	   8 Input   32 Bit        Muxes := 3     
	  12 Input   32 Bit        Muxes := 2     
	  11 Input   32 Bit        Muxes := 3     
	  11 Input   11 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 13    
	  12 Input    8 Bit        Muxes := 1     
	  11 Input    8 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 6     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 20    
	   8 Input    1 Bit        Muxes := 6     
	   5 Input    1 Bit        Muxes := 10    
	  12 Input    1 Bit        Muxes := 16    
	  11 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1247.613 ; gain = 132.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1247.613 ; gain = 132.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1272.855 ; gain = 158.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1282.926 ; gain = 168.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1282.926 ; gain = 168.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1282.926 ; gain = 168.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1282.926 ; gain = 168.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1282.926 ; gain = 168.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1282.926 ; gain = 168.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1282.926 ; gain = 168.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | U_resynchro/oneW_synchro_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   134|
|3     |LUT1   |   108|
|4     |LUT2   |   214|
|5     |LUT3   |    36|
|6     |LUT4   |   104|
|7     |LUT5   |   321|
|8     |LUT6   |    86|
|9     |SRL16E |     1|
|10    |FDCE   |   354|
|11    |FDPE   |    29|
|12    |FDRE   |   315|
|13    |IBUF   |     3|
|14    |IOBUF  |     1|
|15    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1282.926 ; gain = 168.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:49 . Memory (MB): peak = 1282.926 ; gain = 35.566
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1282.926 ; gain = 168.258
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1286.777 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1286.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 1286.777 ; gain = 172.109
INFO: [Common 17-1381] The checkpoint 'D:/Projet_VHDL_MHAH_thermo/Projet_VHDL_MHAH_thermo.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 11:38:43 2022...
