{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 23 17:05:19 2020 " "Info: Processing started: Thu Jul 23 17:05:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HK2_1516 -c HK2_1516 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HK2_1516 -c HK2_1516" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register count\[2\] register G1~reg0 82.98 MHz 12.051 ns Internal " "Info: Clock \"clk\" has Internal fmax of 82.98 MHz between source register \"count\[2\]\" and destination register \"G1~reg0\" (period= 12.051 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.342 ns + Longest register register " "Info: + Longest register to register delay is 11.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[2\] 1 REG LC_X3_Y6_N2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y6_N2; Fanout = 12; REG Node = 'count\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[2] } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.084 ns) + CELL(1.077 ns) 4.161 ns LessThan1~17 2 COMB LC_X8_Y7_N4 1 " "Info: 2: + IC(3.084 ns) + CELL(1.077 ns) = 4.161 ns; Loc. = LC_X8_Y7_N4; Fanout = 1; COMB Node = 'LessThan1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.161 ns" { count[2] LessThan1~17 } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 5.136 ns LessThan1~0 3 COMB LC_X8_Y7_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.975 ns) = 5.136 ns; Loc. = LC_X8_Y7_N7; Fanout = 2; COMB Node = 'LessThan1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { LessThan1~17 LessThan1~0 } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.441 ns) + CELL(0.200 ns) 7.777 ns Y1~0 4 COMB LC_X5_Y6_N0 5 " "Info: 4: + IC(2.441 ns) + CELL(0.200 ns) = 7.777 ns; Loc. = LC_X5_Y6_N0; Fanout = 5; COMB Node = 'Y1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { LessThan1~0 Y1~0 } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.322 ns) + CELL(1.243 ns) 11.342 ns G1~reg0 5 REG LC_X4_Y7_N9 1 " "Info: 5: + IC(2.322 ns) + CELL(1.243 ns) = 11.342 ns; Loc. = LC_X4_Y7_N9; Fanout = 1; REG Node = 'G1~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.565 ns" { Y1~0 G1~reg0 } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.495 ns ( 30.81 % ) " "Info: Total cell delay = 3.495 ns ( 30.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.847 ns ( 69.19 % ) " "Info: Total interconnect delay = 7.847 ns ( 69.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.342 ns" { count[2] LessThan1~17 LessThan1~0 Y1~0 G1~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.342 ns" { count[2] {} LessThan1~17 {} LessThan1~0 {} Y1~0 {} G1~reg0 {} } { 0.000ns 3.084ns 0.000ns 2.441ns 2.322ns } { 0.000ns 1.077ns 0.975ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns G1~reg0 2 REG LC_X4_Y7_N9 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X4_Y7_N9; Fanout = 1; REG Node = 'G1~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk G1~reg0 } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk G1~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} G1~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns count\[2\] 2 REG LC_X3_Y6_N2 12 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X3_Y6_N2; Fanout = 12; REG Node = 'count\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk count[2] } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk count[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} count[2] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk G1~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} G1~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk count[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} count[2] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 8 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.342 ns" { count[2] LessThan1~17 LessThan1~0 Y1~0 G1~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.342 ns" { count[2] {} LessThan1~17 {} LessThan1~0 {} Y1~0 {} G1~reg0 {} } { 0.000ns 3.084ns 0.000ns 2.441ns 2.322ns } { 0.000ns 1.077ns 0.975ns 0.200ns 1.243ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk G1~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} G1~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk count[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} count[2] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "count\[7\] Tyellow\[2\] clk 16.274 ns register " "Info: tsu for register \"count\[7\]\" (data pin = \"Tyellow\[2\]\", clock pin = \"clk\") is 16.274 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.622 ns + Longest pin register " "Info: + Longest pin to register delay is 19.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Tyellow\[2\] 1 PIN PIN_93 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_93; Fanout = 4; PIN Node = 'Tyellow\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tyellow[2] } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.985 ns) + CELL(0.978 ns) 5.095 ns Add0~22 2 COMB LC_X4_Y4_N3 2 " "Info: 2: + IC(2.985 ns) + CELL(0.978 ns) = 5.095 ns; Loc. = LC_X4_Y4_N3; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.963 ns" { Tyellow[2] Add0~22 } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 5.910 ns Add0~15 3 COMB LC_X4_Y4_N4 7 " "Info: 3: + IC(0.000 ns) + CELL(0.815 ns) = 5.910 ns; Loc. = LC_X4_Y4_N4; Fanout = 7; COMB Node = 'Add0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add0~22 Add0~15 } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.352 ns) + CELL(0.747 ns) 9.009 ns Add2~22 4 COMB LC_X4_Y5_N3 2 " "Info: 4: + IC(2.352 ns) + CELL(0.747 ns) = 9.009 ns; Loc. = LC_X4_Y5_N3; Fanout = 2; COMB Node = 'Add2~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.099 ns" { Add0~15 Add2~22 } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 9.824 ns Add2~15 5 COMB LC_X4_Y5_N4 1 " "Info: 5: + IC(0.000 ns) + CELL(0.815 ns) = 9.824 ns; Loc. = LC_X4_Y5_N4; Fanout = 1; COMB Node = 'Add2~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add2~22 Add2~15 } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.796 ns) + CELL(0.954 ns) 13.574 ns LessThan4~17 6 COMB LC_X4_Y7_N4 1 " "Info: 6: + IC(2.796 ns) + CELL(0.954 ns) = 13.574 ns; Loc. = LC_X4_Y7_N4; Fanout = 1; COMB Node = 'LessThan4~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.750 ns" { Add2~15 LessThan4~17 } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 14.549 ns LessThan4~0 7 COMB LC_X4_Y7_N7 5 " "Info: 7: + IC(0.000 ns) + CELL(0.975 ns) = 14.549 ns; Loc. = LC_X4_Y7_N7; Fanout = 5; COMB Node = 'LessThan4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { LessThan4~17 LessThan4~0 } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.985 ns) + CELL(0.511 ns) 17.045 ns count\[7\]~5 8 COMB LC_X3_Y6_N8 8 " "Info: 8: + IC(1.985 ns) + CELL(0.511 ns) = 17.045 ns; Loc. = LC_X3_Y6_N8; Fanout = 8; COMB Node = 'count\[7\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { LessThan4~0 count[7]~5 } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(1.908 ns) 19.622 ns count\[7\] 9 REG LC_X3_Y6_N7 8 " "Info: 9: + IC(0.669 ns) + CELL(1.908 ns) = 19.622 ns; Loc. = LC_X3_Y6_N7; Fanout = 8; REG Node = 'count\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.577 ns" { count[7]~5 count[7] } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.835 ns ( 45.03 % ) " "Info: Total cell delay = 8.835 ns ( 45.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.787 ns ( 54.97 % ) " "Info: Total interconnect delay = 10.787 ns ( 54.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.622 ns" { Tyellow[2] Add0~22 Add0~15 Add2~22 Add2~15 LessThan4~17 LessThan4~0 count[7]~5 count[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.622 ns" { Tyellow[2] {} Tyellow[2]~combout {} Add0~22 {} Add0~15 {} Add2~22 {} Add2~15 {} LessThan4~17 {} LessThan4~0 {} count[7]~5 {} count[7] {} } { 0.000ns 0.000ns 2.985ns 0.000ns 2.352ns 0.000ns 2.796ns 0.000ns 1.985ns 0.669ns } { 0.000ns 1.132ns 0.978ns 0.815ns 0.747ns 0.815ns 0.954ns 0.975ns 0.511ns 1.908ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns count\[7\] 2 REG LC_X3_Y6_N7 8 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X3_Y6_N7; Fanout = 8; REG Node = 'count\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk count[7] } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk count[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} count[7] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.622 ns" { Tyellow[2] Add0~22 Add0~15 Add2~22 Add2~15 LessThan4~17 LessThan4~0 count[7]~5 count[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.622 ns" { Tyellow[2] {} Tyellow[2]~combout {} Add0~22 {} Add0~15 {} Add2~22 {} Add2~15 {} LessThan4~17 {} LessThan4~0 {} count[7]~5 {} count[7] {} } { 0.000ns 0.000ns 2.985ns 0.000ns 2.352ns 0.000ns 2.796ns 0.000ns 1.985ns 0.669ns } { 0.000ns 1.132ns 0.978ns 0.815ns 0.747ns 0.815ns 0.954ns 0.975ns 0.511ns 1.908ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk count[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} count[7] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk R2 R2~reg0 9.354 ns register " "Info: tco from clock \"clk\" to destination pin \"R2\" through register \"R2~reg0\" is 9.354 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns R2~reg0 2 REG LC_X4_Y6_N9 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X4_Y6_N9; Fanout = 1; REG Node = 'R2~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk R2~reg0 } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk R2~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} R2~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 8 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.297 ns + Longest register pin " "Info: + Longest register to pin delay is 5.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns R2~reg0 1 REG LC_X4_Y6_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y6_N9; Fanout = 1; REG Node = 'R2~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2~reg0 } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.975 ns) + CELL(2.322 ns) 5.297 ns R2 2 PIN PIN_103 0 " "Info: 2: + IC(2.975 ns) + CELL(2.322 ns) = 5.297 ns; Loc. = PIN_103; Fanout = 0; PIN Node = 'R2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.297 ns" { R2~reg0 R2 } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 43.84 % ) " "Info: Total cell delay = 2.322 ns ( 43.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.975 ns ( 56.16 % ) " "Info: Total interconnect delay = 2.975 ns ( 56.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.297 ns" { R2~reg0 R2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.297 ns" { R2~reg0 {} R2 {} } { 0.000ns 2.975ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk R2~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} R2~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.297 ns" { R2~reg0 R2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.297 ns" { R2~reg0 {} R2 {} } { 0.000ns 2.975ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Y2~reg0 Tred\[4\] clk -4.075 ns register " "Info: th for register \"Y2~reg0\" (data pin = \"Tred\[4\]\", clock pin = \"clk\") is -4.075 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns Y2~reg0 2 REG LC_X4_Y7_N8 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; REG Node = 'Y2~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk Y2~reg0 } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk Y2~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} Y2~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 8 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.977 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Tred\[4\] 1 PIN PIN_22 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_22; Fanout = 2; PIN Node = 'Tred\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tred[4] } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(1.077 ns) 4.015 ns Add2~17 2 COMB LC_X4_Y5_N4 3 " "Info: 2: + IC(1.806 ns) + CELL(1.077 ns) = 4.015 ns; Loc. = LC_X4_Y5_N4; Fanout = 3; COMB Node = 'Add2~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { Tred[4] Add2~17 } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 4.990 ns Add2~0 3 COMB LC_X4_Y5_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.975 ns) = 4.990 ns; Loc. = LC_X4_Y5_N7; Fanout = 1; COMB Node = 'Add2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { Add2~17 Add2~0 } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.200 ns) 7.081 ns LessThan4~0 4 COMB LC_X4_Y7_N7 5 " "Info: 4: + IC(1.891 ns) + CELL(0.200 ns) = 7.081 ns; Loc. = LC_X4_Y7_N7; Fanout = 5; COMB Node = 'LessThan4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.091 ns" { Add2~0 LessThan4~0 } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 7.977 ns Y2~reg0 5 REG LC_X4_Y7_N8 1 " "Info: 5: + IC(0.305 ns) + CELL(0.591 ns) = 7.977 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; REG Node = 'Y2~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { LessThan4~0 Y2~reg0 } "NODE_NAME" } } { "HK2_1516.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1516/HK2_1516.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.975 ns ( 49.83 % ) " "Info: Total cell delay = 3.975 ns ( 49.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.002 ns ( 50.17 % ) " "Info: Total interconnect delay = 4.002 ns ( 50.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.977 ns" { Tred[4] Add2~17 Add2~0 LessThan4~0 Y2~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.977 ns" { Tred[4] {} Tred[4]~combout {} Add2~17 {} Add2~0 {} LessThan4~0 {} Y2~reg0 {} } { 0.000ns 0.000ns 1.806ns 0.000ns 1.891ns 0.305ns } { 0.000ns 1.132ns 1.077ns 0.975ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk Y2~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} Y2~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.977 ns" { Tred[4] Add2~17 Add2~0 LessThan4~0 Y2~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.977 ns" { Tred[4] {} Tred[4]~combout {} Add2~17 {} Add2~0 {} LessThan4~0 {} Y2~reg0 {} } { 0.000ns 0.000ns 1.806ns 0.000ns 1.891ns 0.305ns } { 0.000ns 1.132ns 1.077ns 0.975ns 0.200ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 23 17:05:20 2020 " "Info: Processing ended: Thu Jul 23 17:05:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
