Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Jun 11 21:35:10 2023
| Host         : LAPTOP-S3V8H1S3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file NanoProcessor_control_sets_placed.rpt
| Design       : NanoProcessor
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      6 |            2 |
|      8 |            4 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-------------------------------+------------------------------+------------------+----------------+
|            Clock Signal           |         Enable Signal         |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-----------------------------------+-------------------------------+------------------------------+------------------+----------------+
|  MUX_8W_4B_A/Q_reg                |                               |                              |                1 |              2 |
|  Program_Counter/D_FF1/Q_reg[3]_0 |                               |                              |                1 |              2 |
|  Slow_Clk_0/CLK                   |                               |                              |                1 |              6 |
|  CLK_IBUF_BUFG                    |                               |                              |                2 |              6 |
|  Register_bank/R7/Q_reg[3]_1[0]   |                               |                              |                1 |              8 |
|  Register_bank/R7/E[0]            |                               |                              |                2 |              8 |
|  Slow_Clk_0/CLK                   | Program_Counter/D_FF0/R_EN[0] | Res_IBUF                     |                2 |              8 |
|  Slow_Clk_0/CLK                   | Program_Counter/D_FF0/R_EN[1] | Res_IBUF                     |                2 |              8 |
|  Slow_Clk_0/CLK                   | Program_Counter/D_FF0/R_EN[2] | Res_IBUF                     |                5 |             16 |
|  CLK_IBUF_BUFG                    |                               | Slow_Clk_0/count[31]_i_1_n_0 |                8 |             62 |
+-----------------------------------+-------------------------------+------------------------------+------------------+----------------+


