// Seed: 2304570852
module module_0 (
    output wand id_0,
    input supply0 id_1,
    input wand id_2,
    input supply1 id_3,
    input supply0 id_4,
    output wand id_5,
    output wor id_6,
    input wor id_7,
    input wire id_8,
    input wand id_9,
    input wire id_10,
    output wire id_11
    , id_14,
    input tri0 id_12
);
  id_15 :
  assert property (@(posedge id_10) id_8 == 1)
  else $clog2(80);
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd83
) (
    output supply0 id_0,
    input wire id_1
    , id_14,
    input uwire _id_2,
    output supply0 id_3,
    output supply1 id_4,
    output wire id_5,
    input uwire id_6,
    output uwire id_7,
    output wire id_8,
    output tri1 id_9,
    input tri id_10,
    input supply1 id_11,
    input tri0 id_12
);
  assign id_0 = -1'b0 ^ id_6 !=? -1;
  wire [id_2 : -1] id_15;
  wire id_16;
  assign id_4 = 1;
  assign id_9 = -1;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_11,
      id_6,
      id_1,
      id_4,
      id_7,
      id_11,
      id_1,
      id_12,
      id_1,
      id_7,
      id_10
  );
endmodule
