Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec 14 21:42:37 2020
| Host         : DESKTOP-5MA8GOT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram0/RAM_reg_0_0/CASCADEOUTA (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram0/RAM_reg_0_1/CASCADEOUTA (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram0/RAM_reg_0_10/CASCADEOUTA (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram0/RAM_reg_0_11/CASCADEOUTA (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram0/RAM_reg_0_2/CASCADEOUTA (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram0/RAM_reg_0_3/CASCADEOUTA (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram0/RAM_reg_0_4/CASCADEOUTA (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram0/RAM_reg_0_5/CASCADEOUTA (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram0/RAM_reg_0_6/CASCADEOUTA (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram0/RAM_reg_0_7/CASCADEOUTA (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram0/RAM_reg_0_8/CASCADEOUTA (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram0/RAM_reg_0_9/CASCADEOUTA (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram0/RAM_reg_2_0/CASCADEOUTA (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram0/RAM_reg_2_1/CASCADEOUTA (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram0/RAM_reg_2_10/CASCADEOUTA (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram0/RAM_reg_2_11/CASCADEOUTA (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram0/RAM_reg_2_2/CASCADEOUTA (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram0/RAM_reg_2_3/CASCADEOUTA (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram0/RAM_reg_2_4/CASCADEOUTA (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram0/RAM_reg_2_5/CASCADEOUTA (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram0/RAM_reg_2_6/CASCADEOUTA (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram0/RAM_reg_2_7/CASCADEOUTA (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram0/RAM_reg_2_8/CASCADEOUTA (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram0/RAM_reg_2_9/CASCADEOUTA (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram0/RAM_reg_mux_sel/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.496      -23.821                     48                 1081        0.095        0.000                      0                 1081        4.500        0.000                       0                   115  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.496      -23.821                     48                 1081        0.095        0.000                      0                 1081        4.500        0.000                       0                   115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           48  Failing Endpoints,  Worst Slack       -0.496ns,  Total Violation      -23.821ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.496ns  (required time - arrival time)
  Source:                 pos_y_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 5.861ns (64.326%)  route 3.250ns (35.674%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X15Y51         FDSE                                         r  pos_y_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDSE (Prop_fdse_C_Q)         0.456     5.563 f  pos_y_2_reg[3]/Q
                         net (fo=14, routed)          1.041     6.605    pos_y_2_reg[3]
    SLICE_X9Y49          LUT4 (Prop_lut4_I1_O)        0.124     6.729 r  p_0_out_i_107/O
                         net (fo=2, routed)           0.669     7.398    vs0/p_0_out_i_30_0
    SLICE_X8Y49          LUT5 (Prop_lut5_I3_O)        0.124     7.522 r  vs0/p_0_out_i_75/O
                         net (fo=1, routed)           0.000     7.522    vs0/p_0_out_i_75_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.898 r  vs0/p_0_out_i_30/CO[3]
                         net (fo=1, routed)           0.001     7.899    vs0/p_0_out_i_30_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.153 r  vs0/p_0_out_i_14/CO[0]
                         net (fo=2, routed)           0.454     8.607    fish_region_22
    SLICE_X9Y53          LUT5 (Prop_lut5_I1_O)        0.367     8.974 r  p_0_out_i_18/O
                         net (fo=45, routed)          0.472     9.446    p_0_out_i_18_n_0
    SLICE_X11Y54         LUT4 (Prop_lut4_I0_O)        0.124     9.570 r  p_0_out_i_2/O
                         net (fo=7, routed)           0.611    10.181    A[16]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[0])
                                                      4.036    14.217 r  p_0_out/PCOUT[0]
                         net (fo=1, routed)           0.002    14.219    p_0_out_n_153
    DSP48_X0Y21          DSP48E1                                      r  pixel_addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.527    14.898    clk_IBUF_BUFG
    DSP48_X0Y21          DSP48E1                                      r  pixel_addr_reg/CLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.723    pixel_addr_reg
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                 -0.496    

Slack (VIOLATED) :        -0.496ns  (required time - arrival time)
  Source:                 pos_y_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 5.861ns (64.326%)  route 3.250ns (35.674%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X15Y51         FDSE                                         r  pos_y_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDSE (Prop_fdse_C_Q)         0.456     5.563 f  pos_y_2_reg[3]/Q
                         net (fo=14, routed)          1.041     6.605    pos_y_2_reg[3]
    SLICE_X9Y49          LUT4 (Prop_lut4_I1_O)        0.124     6.729 r  p_0_out_i_107/O
                         net (fo=2, routed)           0.669     7.398    vs0/p_0_out_i_30_0
    SLICE_X8Y49          LUT5 (Prop_lut5_I3_O)        0.124     7.522 r  vs0/p_0_out_i_75/O
                         net (fo=1, routed)           0.000     7.522    vs0/p_0_out_i_75_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.898 r  vs0/p_0_out_i_30/CO[3]
                         net (fo=1, routed)           0.001     7.899    vs0/p_0_out_i_30_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.153 r  vs0/p_0_out_i_14/CO[0]
                         net (fo=2, routed)           0.454     8.607    fish_region_22
    SLICE_X9Y53          LUT5 (Prop_lut5_I1_O)        0.367     8.974 r  p_0_out_i_18/O
                         net (fo=45, routed)          0.472     9.446    p_0_out_i_18_n_0
    SLICE_X11Y54         LUT4 (Prop_lut4_I0_O)        0.124     9.570 r  p_0_out_i_2/O
                         net (fo=7, routed)           0.611    10.181    A[16]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[10])
                                                      4.036    14.217 r  p_0_out/PCOUT[10]
                         net (fo=1, routed)           0.002    14.219    p_0_out_n_143
    DSP48_X0Y21          DSP48E1                                      r  pixel_addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.527    14.898    clk_IBUF_BUFG
    DSP48_X0Y21          DSP48E1                                      r  pixel_addr_reg/CLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    13.723    pixel_addr_reg
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                 -0.496    

Slack (VIOLATED) :        -0.496ns  (required time - arrival time)
  Source:                 pos_y_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 5.861ns (64.326%)  route 3.250ns (35.674%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X15Y51         FDSE                                         r  pos_y_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDSE (Prop_fdse_C_Q)         0.456     5.563 f  pos_y_2_reg[3]/Q
                         net (fo=14, routed)          1.041     6.605    pos_y_2_reg[3]
    SLICE_X9Y49          LUT4 (Prop_lut4_I1_O)        0.124     6.729 r  p_0_out_i_107/O
                         net (fo=2, routed)           0.669     7.398    vs0/p_0_out_i_30_0
    SLICE_X8Y49          LUT5 (Prop_lut5_I3_O)        0.124     7.522 r  vs0/p_0_out_i_75/O
                         net (fo=1, routed)           0.000     7.522    vs0/p_0_out_i_75_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.898 r  vs0/p_0_out_i_30/CO[3]
                         net (fo=1, routed)           0.001     7.899    vs0/p_0_out_i_30_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.153 r  vs0/p_0_out_i_14/CO[0]
                         net (fo=2, routed)           0.454     8.607    fish_region_22
    SLICE_X9Y53          LUT5 (Prop_lut5_I1_O)        0.367     8.974 r  p_0_out_i_18/O
                         net (fo=45, routed)          0.472     9.446    p_0_out_i_18_n_0
    SLICE_X11Y54         LUT4 (Prop_lut4_I0_O)        0.124     9.570 r  p_0_out_i_2/O
                         net (fo=7, routed)           0.611    10.181    A[16]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[11])
                                                      4.036    14.217 r  p_0_out/PCOUT[11]
                         net (fo=1, routed)           0.002    14.219    p_0_out_n_142
    DSP48_X0Y21          DSP48E1                                      r  pixel_addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.527    14.898    clk_IBUF_BUFG
    DSP48_X0Y21          DSP48E1                                      r  pixel_addr_reg/CLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    13.723    pixel_addr_reg
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                 -0.496    

Slack (VIOLATED) :        -0.496ns  (required time - arrival time)
  Source:                 pos_y_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 5.861ns (64.326%)  route 3.250ns (35.674%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X15Y51         FDSE                                         r  pos_y_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDSE (Prop_fdse_C_Q)         0.456     5.563 f  pos_y_2_reg[3]/Q
                         net (fo=14, routed)          1.041     6.605    pos_y_2_reg[3]
    SLICE_X9Y49          LUT4 (Prop_lut4_I1_O)        0.124     6.729 r  p_0_out_i_107/O
                         net (fo=2, routed)           0.669     7.398    vs0/p_0_out_i_30_0
    SLICE_X8Y49          LUT5 (Prop_lut5_I3_O)        0.124     7.522 r  vs0/p_0_out_i_75/O
                         net (fo=1, routed)           0.000     7.522    vs0/p_0_out_i_75_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.898 r  vs0/p_0_out_i_30/CO[3]
                         net (fo=1, routed)           0.001     7.899    vs0/p_0_out_i_30_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.153 r  vs0/p_0_out_i_14/CO[0]
                         net (fo=2, routed)           0.454     8.607    fish_region_22
    SLICE_X9Y53          LUT5 (Prop_lut5_I1_O)        0.367     8.974 r  p_0_out_i_18/O
                         net (fo=45, routed)          0.472     9.446    p_0_out_i_18_n_0
    SLICE_X11Y54         LUT4 (Prop_lut4_I0_O)        0.124     9.570 r  p_0_out_i_2/O
                         net (fo=7, routed)           0.611    10.181    A[16]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[12])
                                                      4.036    14.217 r  p_0_out/PCOUT[12]
                         net (fo=1, routed)           0.002    14.219    p_0_out_n_141
    DSP48_X0Y21          DSP48E1                                      r  pixel_addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.527    14.898    clk_IBUF_BUFG
    DSP48_X0Y21          DSP48E1                                      r  pixel_addr_reg/CLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    13.723    pixel_addr_reg
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                 -0.496    

Slack (VIOLATED) :        -0.496ns  (required time - arrival time)
  Source:                 pos_y_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 5.861ns (64.326%)  route 3.250ns (35.674%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X15Y51         FDSE                                         r  pos_y_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDSE (Prop_fdse_C_Q)         0.456     5.563 f  pos_y_2_reg[3]/Q
                         net (fo=14, routed)          1.041     6.605    pos_y_2_reg[3]
    SLICE_X9Y49          LUT4 (Prop_lut4_I1_O)        0.124     6.729 r  p_0_out_i_107/O
                         net (fo=2, routed)           0.669     7.398    vs0/p_0_out_i_30_0
    SLICE_X8Y49          LUT5 (Prop_lut5_I3_O)        0.124     7.522 r  vs0/p_0_out_i_75/O
                         net (fo=1, routed)           0.000     7.522    vs0/p_0_out_i_75_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.898 r  vs0/p_0_out_i_30/CO[3]
                         net (fo=1, routed)           0.001     7.899    vs0/p_0_out_i_30_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.153 r  vs0/p_0_out_i_14/CO[0]
                         net (fo=2, routed)           0.454     8.607    fish_region_22
    SLICE_X9Y53          LUT5 (Prop_lut5_I1_O)        0.367     8.974 r  p_0_out_i_18/O
                         net (fo=45, routed)          0.472     9.446    p_0_out_i_18_n_0
    SLICE_X11Y54         LUT4 (Prop_lut4_I0_O)        0.124     9.570 r  p_0_out_i_2/O
                         net (fo=7, routed)           0.611    10.181    A[16]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[13])
                                                      4.036    14.217 r  p_0_out/PCOUT[13]
                         net (fo=1, routed)           0.002    14.219    p_0_out_n_140
    DSP48_X0Y21          DSP48E1                                      r  pixel_addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.527    14.898    clk_IBUF_BUFG
    DSP48_X0Y21          DSP48E1                                      r  pixel_addr_reg/CLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    13.723    pixel_addr_reg
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                 -0.496    

Slack (VIOLATED) :        -0.496ns  (required time - arrival time)
  Source:                 pos_y_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 5.861ns (64.326%)  route 3.250ns (35.674%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X15Y51         FDSE                                         r  pos_y_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDSE (Prop_fdse_C_Q)         0.456     5.563 f  pos_y_2_reg[3]/Q
                         net (fo=14, routed)          1.041     6.605    pos_y_2_reg[3]
    SLICE_X9Y49          LUT4 (Prop_lut4_I1_O)        0.124     6.729 r  p_0_out_i_107/O
                         net (fo=2, routed)           0.669     7.398    vs0/p_0_out_i_30_0
    SLICE_X8Y49          LUT5 (Prop_lut5_I3_O)        0.124     7.522 r  vs0/p_0_out_i_75/O
                         net (fo=1, routed)           0.000     7.522    vs0/p_0_out_i_75_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.898 r  vs0/p_0_out_i_30/CO[3]
                         net (fo=1, routed)           0.001     7.899    vs0/p_0_out_i_30_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.153 r  vs0/p_0_out_i_14/CO[0]
                         net (fo=2, routed)           0.454     8.607    fish_region_22
    SLICE_X9Y53          LUT5 (Prop_lut5_I1_O)        0.367     8.974 r  p_0_out_i_18/O
                         net (fo=45, routed)          0.472     9.446    p_0_out_i_18_n_0
    SLICE_X11Y54         LUT4 (Prop_lut4_I0_O)        0.124     9.570 r  p_0_out_i_2/O
                         net (fo=7, routed)           0.611    10.181    A[16]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[14])
                                                      4.036    14.217 r  p_0_out/PCOUT[14]
                         net (fo=1, routed)           0.002    14.219    p_0_out_n_139
    DSP48_X0Y21          DSP48E1                                      r  pixel_addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.527    14.898    clk_IBUF_BUFG
    DSP48_X0Y21          DSP48E1                                      r  pixel_addr_reg/CLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    13.723    pixel_addr_reg
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                 -0.496    

Slack (VIOLATED) :        -0.496ns  (required time - arrival time)
  Source:                 pos_y_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 5.861ns (64.326%)  route 3.250ns (35.674%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X15Y51         FDSE                                         r  pos_y_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDSE (Prop_fdse_C_Q)         0.456     5.563 f  pos_y_2_reg[3]/Q
                         net (fo=14, routed)          1.041     6.605    pos_y_2_reg[3]
    SLICE_X9Y49          LUT4 (Prop_lut4_I1_O)        0.124     6.729 r  p_0_out_i_107/O
                         net (fo=2, routed)           0.669     7.398    vs0/p_0_out_i_30_0
    SLICE_X8Y49          LUT5 (Prop_lut5_I3_O)        0.124     7.522 r  vs0/p_0_out_i_75/O
                         net (fo=1, routed)           0.000     7.522    vs0/p_0_out_i_75_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.898 r  vs0/p_0_out_i_30/CO[3]
                         net (fo=1, routed)           0.001     7.899    vs0/p_0_out_i_30_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.153 r  vs0/p_0_out_i_14/CO[0]
                         net (fo=2, routed)           0.454     8.607    fish_region_22
    SLICE_X9Y53          LUT5 (Prop_lut5_I1_O)        0.367     8.974 r  p_0_out_i_18/O
                         net (fo=45, routed)          0.472     9.446    p_0_out_i_18_n_0
    SLICE_X11Y54         LUT4 (Prop_lut4_I0_O)        0.124     9.570 r  p_0_out_i_2/O
                         net (fo=7, routed)           0.611    10.181    A[16]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[15])
                                                      4.036    14.217 r  p_0_out/PCOUT[15]
                         net (fo=1, routed)           0.002    14.219    p_0_out_n_138
    DSP48_X0Y21          DSP48E1                                      r  pixel_addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.527    14.898    clk_IBUF_BUFG
    DSP48_X0Y21          DSP48E1                                      r  pixel_addr_reg/CLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    13.723    pixel_addr_reg
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                 -0.496    

Slack (VIOLATED) :        -0.496ns  (required time - arrival time)
  Source:                 pos_y_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 5.861ns (64.326%)  route 3.250ns (35.674%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X15Y51         FDSE                                         r  pos_y_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDSE (Prop_fdse_C_Q)         0.456     5.563 f  pos_y_2_reg[3]/Q
                         net (fo=14, routed)          1.041     6.605    pos_y_2_reg[3]
    SLICE_X9Y49          LUT4 (Prop_lut4_I1_O)        0.124     6.729 r  p_0_out_i_107/O
                         net (fo=2, routed)           0.669     7.398    vs0/p_0_out_i_30_0
    SLICE_X8Y49          LUT5 (Prop_lut5_I3_O)        0.124     7.522 r  vs0/p_0_out_i_75/O
                         net (fo=1, routed)           0.000     7.522    vs0/p_0_out_i_75_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.898 r  vs0/p_0_out_i_30/CO[3]
                         net (fo=1, routed)           0.001     7.899    vs0/p_0_out_i_30_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.153 r  vs0/p_0_out_i_14/CO[0]
                         net (fo=2, routed)           0.454     8.607    fish_region_22
    SLICE_X9Y53          LUT5 (Prop_lut5_I1_O)        0.367     8.974 r  p_0_out_i_18/O
                         net (fo=45, routed)          0.472     9.446    p_0_out_i_18_n_0
    SLICE_X11Y54         LUT4 (Prop_lut4_I0_O)        0.124     9.570 r  p_0_out_i_2/O
                         net (fo=7, routed)           0.611    10.181    A[16]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[16])
                                                      4.036    14.217 r  p_0_out/PCOUT[16]
                         net (fo=1, routed)           0.002    14.219    p_0_out_n_137
    DSP48_X0Y21          DSP48E1                                      r  pixel_addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.527    14.898    clk_IBUF_BUFG
    DSP48_X0Y21          DSP48E1                                      r  pixel_addr_reg/CLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    13.723    pixel_addr_reg
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                 -0.496    

Slack (VIOLATED) :        -0.496ns  (required time - arrival time)
  Source:                 pos_y_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 5.861ns (64.326%)  route 3.250ns (35.674%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X15Y51         FDSE                                         r  pos_y_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDSE (Prop_fdse_C_Q)         0.456     5.563 f  pos_y_2_reg[3]/Q
                         net (fo=14, routed)          1.041     6.605    pos_y_2_reg[3]
    SLICE_X9Y49          LUT4 (Prop_lut4_I1_O)        0.124     6.729 r  p_0_out_i_107/O
                         net (fo=2, routed)           0.669     7.398    vs0/p_0_out_i_30_0
    SLICE_X8Y49          LUT5 (Prop_lut5_I3_O)        0.124     7.522 r  vs0/p_0_out_i_75/O
                         net (fo=1, routed)           0.000     7.522    vs0/p_0_out_i_75_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.898 r  vs0/p_0_out_i_30/CO[3]
                         net (fo=1, routed)           0.001     7.899    vs0/p_0_out_i_30_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.153 r  vs0/p_0_out_i_14/CO[0]
                         net (fo=2, routed)           0.454     8.607    fish_region_22
    SLICE_X9Y53          LUT5 (Prop_lut5_I1_O)        0.367     8.974 r  p_0_out_i_18/O
                         net (fo=45, routed)          0.472     9.446    p_0_out_i_18_n_0
    SLICE_X11Y54         LUT4 (Prop_lut4_I0_O)        0.124     9.570 r  p_0_out_i_2/O
                         net (fo=7, routed)           0.611    10.181    A[16]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[17])
                                                      4.036    14.217 r  p_0_out/PCOUT[17]
                         net (fo=1, routed)           0.002    14.219    p_0_out_n_136
    DSP48_X0Y21          DSP48E1                                      r  pixel_addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.527    14.898    clk_IBUF_BUFG
    DSP48_X0Y21          DSP48E1                                      r  pixel_addr_reg/CLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    13.723    pixel_addr_reg
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                 -0.496    

Slack (VIOLATED) :        -0.496ns  (required time - arrival time)
  Source:                 pos_y_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 5.861ns (64.326%)  route 3.250ns (35.674%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X15Y51         FDSE                                         r  pos_y_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDSE (Prop_fdse_C_Q)         0.456     5.563 f  pos_y_2_reg[3]/Q
                         net (fo=14, routed)          1.041     6.605    pos_y_2_reg[3]
    SLICE_X9Y49          LUT4 (Prop_lut4_I1_O)        0.124     6.729 r  p_0_out_i_107/O
                         net (fo=2, routed)           0.669     7.398    vs0/p_0_out_i_30_0
    SLICE_X8Y49          LUT5 (Prop_lut5_I3_O)        0.124     7.522 r  vs0/p_0_out_i_75/O
                         net (fo=1, routed)           0.000     7.522    vs0/p_0_out_i_75_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.898 r  vs0/p_0_out_i_30/CO[3]
                         net (fo=1, routed)           0.001     7.899    vs0/p_0_out_i_30_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.153 r  vs0/p_0_out_i_14/CO[0]
                         net (fo=2, routed)           0.454     8.607    fish_region_22
    SLICE_X9Y53          LUT5 (Prop_lut5_I1_O)        0.367     8.974 r  p_0_out_i_18/O
                         net (fo=45, routed)          0.472     9.446    p_0_out_i_18_n_0
    SLICE_X11Y54         LUT4 (Prop_lut4_I0_O)        0.124     9.570 r  p_0_out_i_2/O
                         net (fo=7, routed)           0.611    10.181    A[16]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[18])
                                                      4.036    14.217 r  p_0_out/PCOUT[18]
                         net (fo=1, routed)           0.002    14.219    p_0_out_n_135
    DSP48_X0Y21          DSP48E1                                      r  pixel_addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.527    14.898    clk_IBUF_BUFG
    DSP48_X0Y21          DSP48E1                                      r  pixel_addr_reg/CLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    13.723    pixel_addr_reg
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                 -0.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fish_clock_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fish_clock_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.569     1.482    clk_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  fish_clock_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  fish_clock_reg[15]/Q
                         net (fo=1, routed)           0.108     1.732    fish_clock_reg_n_0_[15]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.892 r  fish_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    fish_clock_reg[12]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.946 r  fish_clock_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    fish_clock_reg[16]_i_1_n_7
    SLICE_X11Y50         FDRE                                         r  fish_clock_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  fish_clock_reg[16]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    fish_clock_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 fish_clock_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fish_clock_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.569     1.482    clk_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  fish_clock_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  fish_clock_reg[15]/Q
                         net (fo=1, routed)           0.108     1.732    fish_clock_reg_n_0_[15]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.892 r  fish_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    fish_clock_reg[12]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.957 r  fish_clock_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.957    fish_clock_reg[16]_i_1_n_5
    SLICE_X11Y50         FDRE                                         r  fish_clock_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  fish_clock_reg[18]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    fish_clock_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 pixel_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_3_5/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.126ns (23.830%)  route 0.403ns (76.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.651     1.565    clk_IBUF_BUFG
    DSP48_X0Y21          DSP48E1                                      r  pixel_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.691 r  pixel_addr_reg/P[4]
                         net (fo=48, routed)          0.403     2.094    ram0/P[4]
    RAMB36_X0Y9          RAMB36E1                                     r  ram0/RAM_reg_3_5/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.881     2.039    ram0/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  ram0/RAM_reg_3_5/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.978    ram0/RAM_reg_3_5
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pixel_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_3_5/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.126ns (23.774%)  route 0.404ns (76.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.651     1.565    clk_IBUF_BUFG
    DSP48_X0Y21          DSP48E1                                      r  pixel_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.126     1.691 r  pixel_addr_reg/P[9]
                         net (fo=48, routed)          0.404     2.095    ram0/P[9]
    RAMB36_X0Y9          RAMB36E1                                     r  ram0/RAM_reg_3_5/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.881     2.039    ram0/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  ram0/RAM_reg_3_5/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.978    ram0/RAM_reg_3_5
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 fish_clock_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fish_clock_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.569     1.482    clk_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  fish_clock_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  fish_clock_reg[15]/Q
                         net (fo=1, routed)           0.108     1.732    fish_clock_reg_n_0_[15]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.892 r  fish_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    fish_clock_reg[12]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.982 r  fish_clock_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.982    fish_clock_reg[16]_i_1_n_6
    SLICE_X11Y50         FDRE                                         r  fish_clock_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  fish_clock_reg[17]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    fish_clock_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 fish_clock_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fish_clock_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.569     1.482    clk_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  fish_clock_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  fish_clock_reg[15]/Q
                         net (fo=1, routed)           0.108     1.732    fish_clock_reg_n_0_[15]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.892 r  fish_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    fish_clock_reg[12]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.982 r  fish_clock_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.982    fish_clock_reg[16]_i_1_n_4
    SLICE_X11Y50         FDRE                                         r  fish_clock_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  fish_clock_reg[19]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    fish_clock_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 fish_clock_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fish_clock_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.569     1.482    clk_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  fish_clock_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  fish_clock_reg[15]/Q
                         net (fo=1, routed)           0.108     1.732    fish_clock_reg_n_0_[15]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.892 r  fish_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    fish_clock_reg[12]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.931 r  fish_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.931    fish_clock_reg[16]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.985 r  fish_clock_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.985    fish_clock_reg[20]_i_1_n_7
    SLICE_X11Y51         FDRE                                         r  fish_clock_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X11Y51         FDRE                                         r  fish_clock_reg[20]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.105     1.851    fish_clock_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 pixel_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_3_5/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.126ns (22.142%)  route 0.443ns (77.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.651     1.565    clk_IBUF_BUFG
    DSP48_X0Y21          DSP48E1                                      r  pixel_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.126     1.691 r  pixel_addr_reg/P[8]
                         net (fo=48, routed)          0.443     2.134    ram0/P[8]
    RAMB36_X0Y9          RAMB36E1                                     r  ram0/RAM_reg_3_5/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.881     2.039    ram0/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  ram0/RAM_reg_3_5/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.978    ram0/RAM_reg_3_5
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 pixel_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_3_5/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.126ns (22.087%)  route 0.444ns (77.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.651     1.565    clk_IBUF_BUFG
    DSP48_X0Y21          DSP48E1                                      r  pixel_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.126     1.691 r  pixel_addr_reg/P[10]
                         net (fo=48, routed)          0.444     2.135    ram0/P[10]
    RAMB36_X0Y9          RAMB36E1                                     r  ram0/RAM_reg_3_5/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.881     2.039    ram0/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  ram0/RAM_reg_3_5/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.978    ram0/RAM_reg_3_5
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 pixel_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_3_5/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.126ns (22.084%)  route 0.445ns (77.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.651     1.565    clk_IBUF_BUFG
    DSP48_X0Y21          DSP48E1                                      r  pixel_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126     1.691 r  pixel_addr_reg/P[0]
                         net (fo=48, routed)          0.445     2.136    ram0/P[0]
    RAMB36_X0Y9          RAMB36E1                                     r  ram0/RAM_reg_3_5/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.881     2.039    ram0/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  ram0/RAM_reg_3_5/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.978    ram0/RAM_reg_3_5
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  ram0/RAM_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y15  ram0/RAM_reg_1_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1   ram0/RAM_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7   ram0/RAM_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   ram0/RAM_reg_2_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   ram0/RAM_reg_3_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   ram0/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   ram0/RAM_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y17  ram0/RAM_reg_1_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   ram0/RAM_reg_1_8/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y50  fish_clock_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y50  fish_clock_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y50  fish_clock_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y50  fish_clock_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y51  fish_clock_reg[20]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X15Y51  pos_y_2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y52  fish_clock_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y51  fish_clock_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y52   fish_clock_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y52   fish_clock_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y53  fish_clock_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y55  pos_y_2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y55  pos_y_2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y54  pos_y_2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y53  fish_clock_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y53  fish_clock_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y54  pos_y_2_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X10Y53  pos_y_2_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y54  pos_y_2_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y55  pos_y_2_reg[9]/C



