
---------- Begin Simulation Statistics ----------
final_tick                                30315112000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 177267                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684092                       # Number of bytes of host memory used
host_op_rate                                   251651                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    56.41                       # Real time elapsed on the host
host_tick_rate                              537368753                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      14196459                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030315                       # Number of seconds simulated
sim_ticks                                 30315112000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.531514                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  561727                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               564371                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               927                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            561012                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 14                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             125                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              111                       # Number of indirect misses.
system.cpu.branchPred.lookups                  567845                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2298                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           50                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      14196459                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.031511                       # CPI: cycles per instruction
system.cpu.discardedOps                          2861                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4891156                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2075593                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           166815                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        14220860                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.329868                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         30315112                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 7650229     53.89%     53.89% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114597      0.81%     54.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               17      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::MemRead                2073895     14.61%     69.30% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4357721     30.70%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 14196459                       # Class of committed instruction
system.cpu.tickCycles                        16094252                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       128376                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        261060                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           38                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       131609                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          215                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       264454                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            215                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  30315112000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                369                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       128229                       # Transaction distribution
system.membus.trans_dist::CleanEvict              147                       # Transaction distribution
system.membus.trans_dist::ReadExReq            132315                       # Transaction distribution
system.membus.trans_dist::ReadExResp           132315                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           369                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       393744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 393744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     33396864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33396864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            132684                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  132684    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              132684                       # Request fanout histogram
system.membus.respLayer1.occupancy         1231142250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1286892000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  30315112000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               491                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       259577                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          117                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             506                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           132354                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          132354                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           329                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          162                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       396524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                397299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     33774592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               33831680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          128591                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16413312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           261436                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000968                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031093                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 261183     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    253      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             261436                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          790314000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         662586993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1645000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  30315112000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   52                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  102                       # number of demand (read+write) hits
system.l2.demand_hits::total                      154                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  52                       # number of overall hits
system.l2.overall_hits::.cpu.data                 102                       # number of overall hits
system.l2.overall_hits::total                     154                       # number of overall hits
system.l2.demand_misses::.cpu.inst                277                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             132414                       # number of demand (read+write) misses
system.l2.demand_misses::total                 132691                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               277                       # number of overall misses
system.l2.overall_misses::.cpu.data            132414                       # number of overall misses
system.l2.overall_misses::total                132691                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     29072000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  15049234000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15078306000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     29072000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  15049234000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15078306000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              329                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           132516                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               132845                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             329                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          132516                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              132845                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.841945                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999230                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998841                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.841945                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999230                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998841                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104953.068592                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 113652.891688                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113634.730313                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104953.068592                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 113652.891688                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113634.730313                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              128229                       # number of writebacks
system.l2.writebacks::total                    128229                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        132407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            132684                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       132407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           132684                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     23532000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  12400526000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12424058000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     23532000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  12400526000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12424058000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.841945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999177                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998788                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.841945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999177                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998788                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84953.068592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 93654.610406                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93636.444485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84953.068592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 93654.610406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93636.444485                       # average overall mshr miss latency
system.l2.replacements                         128591                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       131348                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           131348                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       131348                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       131348                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          110                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              110                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          110                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          110                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    39                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          132315                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              132315                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15038715000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15038715000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        132354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            132354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999705                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999705                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 113658.428750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113658.428750                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       132315                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         132315                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12392415000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12392415000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999705                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999705                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 93658.428750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93658.428750                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          277                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              277                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     29072000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29072000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          329                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            329                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.841945                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.841945                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104953.068592                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104953.068592                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          277                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          277                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     23532000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     23532000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.841945                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.841945                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84953.068592                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84953.068592                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            63                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                63                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           99                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              99                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10519000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10519000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          162                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           162                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.611111                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.611111                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106252.525253                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106252.525253                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           92                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           92                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8111000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8111000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.567901                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.567901                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88163.043478                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88163.043478                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  30315112000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3528.749485                       # Cycle average of tags in use
system.l2.tags.total_refs                      264409                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    132687                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.992727                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.050006                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        50.059493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3478.639986                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.012222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.849277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.861511                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          484                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3558                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1190351                       # Number of tag accesses
system.l2.tags.data_accesses                  1190351                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  30315112000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          35456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16948096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16983552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        35456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16413312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16413312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          132407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              132684                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       128229                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             128229                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1169582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         559064271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             560233853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1169582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1169582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      541423433                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            541423433                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      541423433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1169582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        559064271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1101657286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    256458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    264814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000934810500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        14262                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        14263                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              523027                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             242696                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      132684                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     128229                       # Number of write requests accepted
system.mem_ctrls.readBursts                    265368                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   256458                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15952                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5576881750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1326840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10552531750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21015.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39765.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   235166                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  227860                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                265368                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               256458                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  132543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  132544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        58773                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    568.198867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   377.003131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   419.021991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          850      1.45%      1.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24087     40.98%     42.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1998      3.40%     45.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1718      2.92%     48.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1475      2.51%     51.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1505      2.56%     53.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1749      2.98%     56.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1611      2.74%     59.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23780     40.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        58773                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        14263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.605342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.044857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.064370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         14259     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14263                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.979596                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.977685                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.255788                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              190      1.33%      1.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.01%      1.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14025     98.34%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.01%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               44      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14262                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16983552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16411648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16983552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16413312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       560.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       541.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    560.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    541.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   30315054000                       # Total gap between requests
system.mem_ctrls.avgGap                     116188.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        35456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16948096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16411648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1169581.692457543919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 559064271.311285257339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 541368542.527568340302                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          554                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       264814                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       256458                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17225500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  10535306250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 572956521000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31092.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39783.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2234114.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            209701800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            111455355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           945693000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          667768500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2392793520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6311588910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6325980960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16964982045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        559.621289                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  16191166250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1012180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  13111765750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            209944560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            111588180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           949034520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          670780440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2392793520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6335469060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6305871360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16975481640                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.967637                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16138363500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1012180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  13164568500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     30315112000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  30315112000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1781006                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1781006                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1781006                       # number of overall hits
system.cpu.icache.overall_hits::total         1781006                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          329                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            329                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          329                       # number of overall misses
system.cpu.icache.overall_misses::total           329                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     31899000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     31899000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     31899000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     31899000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1781335                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1781335                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1781335                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1781335                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000185                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000185                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000185                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000185                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 96957.446809                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 96957.446809                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 96957.446809                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 96957.446809                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          117                       # number of writebacks
system.cpu.icache.writebacks::total               117                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          329                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          329                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          329                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          329                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     31241000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31241000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     31241000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31241000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000185                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000185                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000185                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000185                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 94957.446809                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94957.446809                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 94957.446809                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94957.446809                       # average overall mshr miss latency
system.cpu.icache.replacements                    117                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1781006                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1781006                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          329                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           329                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     31899000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     31899000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1781335                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1781335                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000185                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000185                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 96957.446809                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 96957.446809                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          329                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          329                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     31241000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31241000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 94957.446809                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94957.446809                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  30315112000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           209.727216                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1781335                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               329                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5414.392097                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   209.727216                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.819247                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.819247                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          212                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          212                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3562999                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3562999                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30315112000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30315112000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  30315112000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      6129305                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6129305                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6129341                       # number of overall hits
system.cpu.dcache.overall_hits::total         6129341                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       263474                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         263474                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       263495                       # number of overall misses
system.cpu.dcache.overall_misses::total        263495                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31641068000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31641068000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31641068000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31641068000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      6392779                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6392779                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6392836                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6392836                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.041214                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041214                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.041217                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041217                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 120091.804125                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 120091.804125                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 120082.233059                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 120082.233059                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       131348                       # number of writebacks
system.cpu.dcache.writebacks::total            131348                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       130971                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       130971                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       130971                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       130971                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       132503                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       132503                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       132516                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       132516                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15447683000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15447683000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15448989000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15448989000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020727                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020727                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020729                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020729                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 116583.647163                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 116583.647163                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 116582.065562                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 116582.065562                       # average overall mshr miss latency
system.cpu.dcache.replacements                 131492                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2035015                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2035015                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          162                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           162                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     12313000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12313000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2035177                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2035177                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000080                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000080                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76006.172840                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76006.172840                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          149                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          149                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11086000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11086000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74402.684564                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74402.684564                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4094290                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4094290                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       263312                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       263312                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  31628755000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  31628755000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4357602                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4357602                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.060426                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.060426                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 120118.927356                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 120118.927356                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       130958                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       130958                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       132354                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       132354                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15436597000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15436597000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030373                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030373                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 116631.133173                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 116631.133173                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           36                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            36                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           21                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           21                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.368421                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.368421                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1306000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1306000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.228070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.228070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 100461.538462                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 100461.538462                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30315112000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           982.495143                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6261897                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            132516                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.253894                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   982.495143                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.959468                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.959468                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          483                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          486                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12918268                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12918268                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  30315112000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30315112000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
