#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Tue Oct  8 15:54:49 2019
# Process ID: 1699
# Current directory: /home/crfosse/dds1/TFE4141-DDS1
# Command line: vivado
# Log file: /home/crfosse/dds1/TFE4141-DDS1/vivado.log
# Journal file: /home/crfosse/dds1/TFE4141-DDS1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6249.469 ; gain = 82.992 ; free physical = 5703 ; free virtual = 8854
update_compile_order -fileset sources_1
file mkdir /home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sim_1/new/tester.vhd w ]
add_files -fileset sim_1 /home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sim_1/new/tester.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: adder_datapath
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 7233.871 ; gain = 152.652 ; free physical = 4981 ; free virtual = 8293
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adder_datapath' [/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sources_1/new/blakeley.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'adder_datapath' (1#1) [/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sources_1/new/blakeley.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7287.621 ; gain = 206.402 ; free physical = 5005 ; free virtual = 8319
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7293.559 ; gain = 212.340 ; free physical = 5000 ; free virtual = 8314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7293.559 ; gain = 212.340 ; free physical = 5000 ; free virtual = 8314
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7392.281 ; gain = 0.000 ; free physical = 4896 ; free virtual = 8227
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 7416.879 ; gain = 335.660 ; free physical = 4812 ; free virtual = 8149
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 7416.879 ; gain = 541.254 ; free physical = 4812 ; free virtual = 8150
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 7439.758 ; gain = 12.871 ; free physical = 4751 ; free virtual = 8090
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adder_datapath' [/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sources_1/new/blakeley.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'adder_datapath' (1#1) [/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sources_1/new/blakeley.vhd:41]
WARNING: [Synth 8-3330] design adder_datapath has an empty top module
WARNING: [Synth 8-3917] design adder_datapath has port data_out[255] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[254] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[253] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[252] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[251] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[250] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[249] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[248] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[247] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[246] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[245] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[244] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[243] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[242] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[241] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[240] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[239] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[238] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[237] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[236] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[235] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[234] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[233] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[232] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[231] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[230] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[229] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[228] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[227] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[226] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[225] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[224] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[223] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[222] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[221] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[220] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[219] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[218] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[217] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[216] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[215] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[214] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[213] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[212] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[211] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[210] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[209] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[208] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[207] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[206] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[205] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[204] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[203] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[202] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[201] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[200] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[199] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[198] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[197] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[196] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[195] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[194] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[193] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[192] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[191] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[190] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[189] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[188] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[187] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[186] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[185] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[184] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[183] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[182] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[181] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[180] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[179] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[178] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[177] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[176] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[175] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[174] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[173] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[172] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[171] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[170] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[169] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[168] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[167] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[166] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[165] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[164] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[163] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[162] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[161] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[160] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[159] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[158] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[157] driven by constant 0
WARNING: [Synth 8-3917] design adder_datapath has port data_out[156] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design adder_datapath has unconnected port clk
WARNING: [Synth 8-3331] design adder_datapath has unconnected port reset_n
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[255]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[254]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[253]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[252]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[251]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[250]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[249]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[248]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[247]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[246]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[245]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[244]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[243]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[242]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[241]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[240]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[239]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[238]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[237]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[236]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[235]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[234]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[233]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[232]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[231]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[230]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[229]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[228]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[227]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[226]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[225]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[224]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[223]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[222]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[221]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[220]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[219]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[218]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[217]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[216]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[215]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[214]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[213]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[212]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[211]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[210]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[209]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[208]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[207]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[206]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[205]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[204]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[203]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[202]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[201]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[200]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[199]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[198]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[197]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[196]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[195]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[194]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[193]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[192]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[191]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[190]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[189]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[188]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[187]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[186]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[185]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[184]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[183]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[182]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[181]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[180]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[179]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[178]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[177]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[176]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[175]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[174]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[173]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[172]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[171]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[170]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[169]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[168]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[167]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[166]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[165]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[164]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[163]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[162]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[161]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[160]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[159]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_a_in[158]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7466.695 ; gain = 39.809 ; free physical = 4791 ; free virtual = 8130
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7484.508 ; gain = 57.621 ; free physical = 4791 ; free virtual = 8130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7484.508 ; gain = 57.621 ; free physical = 4791 ; free virtual = 8130
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 256 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 7578.328 ; gain = 151.441 ; free physical = 4777 ; free virtual = 8116
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7588.336 ; gain = 0.000 ; free physical = 4724 ; free virtual = 8063
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adder_datapath' [/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sources_1/new/blakeley.vhd:41]
WARNING: [Synth 8-3848] Net y_r in module/entity adder_datapath does not have driver. [/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sources_1/new/blakeley.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'adder_datapath' (1#1) [/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sources_1/new/blakeley.vhd:41]
WARNING: [Synth 8-3330] design adder_datapath has an empty top module
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[255]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[254]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[253]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[252]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[251]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[250]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[249]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[248]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[247]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[246]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[245]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[244]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[243]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[242]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[241]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[240]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[239]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[238]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[237]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[236]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[235]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[234]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[233]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[232]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[231]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[230]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[229]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[228]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[227]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[226]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[225]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[224]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[223]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[222]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[221]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[220]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[219]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[218]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[217]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[216]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[215]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[214]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[213]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[212]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[211]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[210]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[209]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[208]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[207]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[206]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[205]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[204]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[203]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[202]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[201]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[200]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[199]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[198]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[197]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[196]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[195]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[194]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[193]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[192]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[191]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[190]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[189]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[188]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[187]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[186]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[185]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[184]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[183]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[182]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[181]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[180]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[179]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[178]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[177]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[176]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[175]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[174]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[173]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[172]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[171]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[170]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[169]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[168]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[167]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[166]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[165]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[164]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[163]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[162]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[161]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[160]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[159]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[158]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[157]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port data_out[156]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7588.336 ; gain = 0.000 ; free physical = 4755 ; free virtual = 8094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7588.336 ; gain = 0.000 ; free physical = 4758 ; free virtual = 8097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7588.336 ; gain = 0.000 ; free physical = 4758 ; free virtual = 8097
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 7596.336 ; gain = 8.000 ; free physical = 4744 ; free virtual = 8084
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7604.344 ; gain = 0.000 ; free physical = 4720 ; free virtual = 8060
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adder_datapath' [/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sources_1/new/blakeley.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'adder_datapath' (1#1) [/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sources_1/new/blakeley.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7604.344 ; gain = 0.000 ; free physical = 4750 ; free virtual = 8089
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7604.344 ; gain = 0.000 ; free physical = 4753 ; free virtual = 8092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7604.344 ; gain = 0.000 ; free physical = 4753 ; free virtual = 8092
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 7617.348 ; gain = 13.004 ; free physical = 4747 ; free virtual = 8087
launch_runs synth_1
[Tue Oct  8 18:49:20 2019] Launched synth_1...
Run output will be captured here: /home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'adder_datapath' is not ideal for floorplanning, since the cellview 'adder_datapath' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7665.367 ; gain = 0.000 ; free physical = 4765 ; free virtual = 8114
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tester' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tester_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sources_1/new/blakeley.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sim_1/new/tester.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tester'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/behav/xsim'
xelab -wto 954f8105ad2d469494c91b4c37f31fbd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tester_behav xil_defaultlib.tester -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 954f8105ad2d469494c91b4c37f31fbd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tester_behav xil_defaultlib.tester -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 256 [/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sim_1/new/tester.vhd:82]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tester in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct  8 22:12:39 2019...
