{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712763470720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712763470720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 11:37:50 2024 " "Processing started: Wed Apr 10 11:37:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712763470720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712763470720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testbench -c testbench --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off testbench -c testbench --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712763470720 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1712763471174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memwbregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memwbregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMWBRegister-rtl " "Found design unit 1: MEMWBRegister-rtl" {  } { { "MemWBRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/MemWBRegister.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763471728 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMWBRegister " "Found entity 1: MEMWBRegister" {  } { { "MemWBRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/MemWBRegister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763471728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712763471728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idifregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file idifregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IDIFRegister-rtl " "Found design unit 1: IDIFRegister-rtl" {  } { { "IDIFRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/IDIFRegister.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763471759 ""} { "Info" "ISGN_ENTITY_NAME" "1 IDIFRegister " "Found entity 1: IDIFRegister" {  } { { "IDIFRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/IDIFRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763471759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712763471759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idexregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file idexregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IDEXRegister-rtl " "Found design unit 1: IDEXRegister-rtl" {  } { { "IDEXRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/IDEXRegister.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763471790 ""} { "Info" "ISGN_ENTITY_NAME" "1 IDEXRegister " "Found entity 1: IDEXRegister" {  } { { "IDEXRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/IDEXRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763471790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712763471790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exmemregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exmemregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXMemRegister-rtl " "Found design unit 1: EXMemRegister-rtl" {  } { { "EXMemRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/EXMemRegister.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763471822 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXMemRegister " "Found entity 1: EXMemRegister" {  } { { "EXMemRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/EXMemRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763471822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712763471822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memwbregister_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memwbregister_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMWBRegister_tb-tb_arch " "Found design unit 1: MEMWBRegister_tb-tb_arch" {  } { { "MemWBRegister_tb.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/MemWBRegister_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763471853 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMWBRegister_tb " "Found entity 1: MEMWBRegister_tb" {  } { { "MemWBRegister_tb.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/MemWBRegister_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763471853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712763471853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/unishiftreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file core/unishiftreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uniShiftReg-rtl " "Found design unit 1: uniShiftReg-rtl" {  } { { "core/uniShiftReg.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/uniShiftReg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763471884 ""} { "Info" "ISGN_ENTITY_NAME" "1 uniShiftReg " "Found entity 1: uniShiftReg" {  } { { "core/uniShiftReg.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/uniShiftReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763471884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712763471884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file core/onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "core/OneBitComparator.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/OneBitComparator.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763471900 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "core/OneBitComparator.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/OneBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763471900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712763471900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/nto2ndecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file core/nto2ndecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nto2nDecoder-struct " "Found design unit 1: nto2nDecoder-struct" {  } { { "core/nto2nDecoder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/nto2nDecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763471931 ""} { "Info" "ISGN_ENTITY_NAME" "1 nto2nDecoder " "Found entity 1: nto2nDecoder" {  } { { "core/nto2nDecoder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/nto2nDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763471931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712763471931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/nbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file core/nbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitComparator-rtl " "Found design unit 1: nBitComparator-rtl" {  } { { "core/nBitComparator.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/nBitComparator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763471962 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitComparator " "Found entity 1: nBitComparator" {  } { { "core/nBitComparator.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/nBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763471962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712763471962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux81n.vhd 4 2 " "Found 4 design units, including 2 entities, in source file core/mux81n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux81-rtl " "Found design unit 1: mux81-rtl" {  } { { "core/mux81n.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/mux81n.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763471993 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux81n-rtl " "Found design unit 2: mux81n-rtl" {  } { { "core/mux81n.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/mux81n.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763471993 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux81 " "Found entity 1: mux81" {  } { { "core/mux81n.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/mux81n.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763471993 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux81n " "Found entity 2: mux81n" {  } { { "core/mux81n.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/mux81n.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763471993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712763471993 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 core/mux41n.vhd " "Entity \"mux41\" obtained from \"core/mux41n.vhd\" instead of from Quartus II megafunction library" {  } { { "core/mux41n.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/mux41n.vhd" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1712763472009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux41n.vhd 4 2 " "Found 4 design units, including 2 entities, in source file core/mux41n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41-rtl " "Found design unit 1: mux41-rtl" {  } { { "core/mux41n.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/mux41n.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763472009 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux41n-rtl " "Found design unit 2: mux41n-rtl" {  } { { "core/mux41n.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/mux41n.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763472009 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41 " "Found entity 1: mux41" {  } { { "core/mux41n.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/mux41n.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763472009 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux41n " "Found entity 2: mux41n" {  } { { "core/mux41n.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/mux41n.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763472009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712763472009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux21n.vhd 4 2 " "Found 4 design units, including 2 entities, in source file core/mux21n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-rtl " "Found design unit 1: mux21-rtl" {  } { { "core/mux21n.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/mux21n.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763472040 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux21n-rtl " "Found design unit 2: mux21n-rtl" {  } { { "core/mux21n.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/mux21n.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763472040 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "core/mux21n.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/mux21n.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763472040 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux21n " "Found entity 2: mux21n" {  } { { "core/mux21n.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/mux21n.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763472040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712763472040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file core/enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "core/enardFF_2.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763472072 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "core/enardFF_2.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763472072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712763472072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/core_utils.vhd 1 0 " "Found 1 design units, including 0 entities, in source file core/core_utils.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core_utils " "Found design unit 1: core_utils" {  } { { "core/core_utils.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/core_utils.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763472087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712763472087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cmp.vhd 4 2 " "Found 4 design units, including 2 entities, in source file core/cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmp_1-struct " "Found design unit 1: cmp_1-struct" {  } { { "core/cmp.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/cmp.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763472118 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cmp-struct " "Found design unit 2: cmp-struct" {  } { { "core/cmp.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/cmp.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763472118 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmp_1 " "Found entity 1: cmp_1" {  } { { "core/cmp.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/cmp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763472118 ""} { "Info" "ISGN_ENTITY_NAME" "2 cmp " "Found entity 2: cmp" {  } { { "core/cmp.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/cmp.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763472118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712763472118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/adder_nbit.vhd 4 2 " "Found 4 design units, including 2 entities, in source file core/adder_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fadder-rtl " "Found design unit 1: fadder-rtl" {  } { { "core/adder_nbit.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/adder_nbit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763472134 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder_nbit-rtl " "Found design unit 2: adder_nbit-rtl" {  } { { "core/adder_nbit.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/adder_nbit.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763472134 ""} { "Info" "ISGN_ENTITY_NAME" "1 fadder " "Found entity 1: fadder" {  } { { "core/adder_nbit.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/adder_nbit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763472134 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_nbit " "Found entity 2: adder_nbit" {  } { { "core/adder_nbit.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/adder_nbit.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712763472134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712763472134 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MemWBRegister " "Elaborating entity \"MemWBRegister\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1712763472212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniShiftReg uniShiftReg:dataMem " "Elaborating entity \"uniShiftReg\" for hierarchy \"uniShiftReg:dataMem\"" {  } { { "MemWBRegister.vhd" "dataMem" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/MemWBRegister.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712763472228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41 uniShiftReg:dataMem\|mux41:mux_lsb " "Elaborating entity \"mux41\" for hierarchy \"uniShiftReg:dataMem\|mux41:mux_lsb\"" {  } { { "core/uniShiftReg.vhd" "mux_lsb" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/uniShiftReg.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712763472243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 uniShiftReg:dataMem\|enARdFF_2:dff_lsb " "Elaborating entity \"enARdFF_2\" for hierarchy \"uniShiftReg:dataMem\|enARdFF_2:dff_lsb\"" {  } { { "core/uniShiftReg.vhd" "dff_lsb" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/uniShiftReg.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712763472259 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712763473212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 11:37:53 2024 " "Processing ended: Wed Apr 10 11:37:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712763473212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712763473212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712763473212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712763473212 ""}
