#include "p18f4550.inc"

; CONFIG1L
  CONFIG  PLLDIV = 1            ; PLL Prescaler Selection bits (No prescale (4 MHz oscillator input drives PLL directly))
  CONFIG  CPUDIV = OSC1_PLL2    ; System Clock Postscaler Selection bits ([Primary Oscillator Src: /1][96 MHz PLL Src: /2])
  CONFIG  USBDIV = 1            ; USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1) (USB clock source comes directly from the primary oscillator block with no postscale)

; CONFIG1H
  CONFIG  FOSC = HS             ; Oscillator Selection bits (HS oscillator (HS))
  CONFIG  FCMEN = OFF           ; Fail-Safe Clock Monitor Enable bit (Fail-Safe Clock Monitor disabled)
  CONFIG  IESO = OFF            ; Internal/External Oscillator Switchover bit (Oscillator Switchover mode disabled)

; CONFIG2L
  CONFIG  PWRT = OFF            ; Power-up Timer Enable bit (PWRT disabled)
  CONFIG  BOR = OFF             ; Brown-out Reset Enable bits (Brown-out Reset disabled in hardware and software)
  CONFIG  BORV = 3              ; Brown-out Reset Voltage bits (Minimum setting 2.05V)
  CONFIG  VREGEN = OFF          ; USB Voltage Regulator Enable bit (USB voltage regulator disabled)

; CONFIG2H
  CONFIG  WDT = OFF             ; Watchdog Timer Enable bit (WDT disabled (control is placed on the SWDTEN bit))
  CONFIG  WDTPS = 32768         ; Watchdog Timer Postscale Select bits (1:32768)

; CONFIG3H
  CONFIG  CCP2MX = ON           ; CCP2 MUX bit (CCP2 input/output is multiplexed with RC1)
  CONFIG  PBADEN = OFF          ; PORTB A/D Enable bit (PORTB<4:0> pins are configured as digital I/O on Reset)
  CONFIG  LPT1OSC = OFF         ; Low-Power Timer 1 Oscillator Enable bit (Timer1 configured for higher power operation)
  CONFIG  MCLRE = ON            ; MCLR Pin Enable bit (MCLR pin enabled; RE3 input pin disabled)

; CONFIG4L
  CONFIG  STVREN = ON           ; Stack Full/Underflow Reset Enable bit (Stack full/underflow will cause Reset)
  CONFIG  LVP = ON              ; Single-Supply ICSP Enable bit (Single-Supply ICSP enabled)
  CONFIG  ICPRT = OFF           ; Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit (ICPORT disabled)
  CONFIG  XINST = OFF           ; Extended Instruction Set Enable bit (Instruction set extension and Indexed Addressing mode disabled (Legacy mode))

; CONFIG5L
  CONFIG  CP0 = OFF             ; Code Protection bit (Block 0 (000800-001FFFh) is not code-protected)
  CONFIG  CP1 = OFF             ; Code Protection bit (Block 1 (002000-003FFFh) is not code-protected)
  CONFIG  CP2 = OFF             ; Code Protection bit (Block 2 (004000-005FFFh) is not code-protected)
  CONFIG  CP3 = OFF             ; Code Protection bit (Block 3 (006000-007FFFh) is not code-protected)

; CONFIG5H
  CONFIG  CPB = OFF             ; Boot Block Code Protection bit (Boot block (000000-0007FFh) is not code-protected)
  CONFIG  CPD = OFF             ; Data EEPROM Code Protection bit (Data EEPROM is not code-protected)

; CONFIG6L
  CONFIG  WRT0 = OFF            ; Write Protection bit (Block 0 (000800-001FFFh) is not write-protected)
  CONFIG  WRT1 = OFF            ; Write Protection bit (Block 1 (002000-003FFFh) is not write-protected)
  CONFIG  WRT2 = OFF            ; Write Protection bit (Block 2 (004000-005FFFh) is not write-protected)
  CONFIG  WRT3 = OFF            ; Write Protection bit (Block 3 (006000-007FFFh) is not write-protected)

; CONFIG6H
  CONFIG  WRTC = OFF            ; Configuration Register Write Protection bit (Configuration registers (300000-3000FFh) are not write-protected)
  CONFIG  WRTB = OFF            ; Boot Block Write Protection bit (Boot block (000000-0007FFh) is not write-protected)
  CONFIG  WRTD = OFF            ; Data EEPROM Write Protection bit (Data EEPROM is not write-protected)

; CONFIG7L
  CONFIG  EBTR0 = OFF           ; Table Read Protection bit (Block 0 (000800-001FFFh) is not protected from table reads executed in other blocks)
  CONFIG  EBTR1 = OFF           ; Table Read Protection bit (Block 1 (002000-003FFFh) is not protected from table reads executed in other blocks)
  CONFIG  EBTR2 = OFF           ; Table Read Protection bit (Block 2 (004000-005FFFh) is not protected from table reads executed in other blocks)
  CONFIG  EBTR3 = OFF           ; Table Read Protection bit (Block 3 (006000-007FFFh) is not protected from table reads executed in other blocks)

; CONFIG7H
  CONFIG  EBTRB = OFF           ; Boot Block Table Read Protection bit (Boot block (000000-0007FFh) is not protected from table reads executed in other blocks)

 R1 EQU 0x01
 R2 EQU 0x02
 R3 EQU 0x03  
 
 ORG 00H

 CLRF TRISA
 CLRF TRISB
 CLRF TRISC
 CLRF TRISD
 CLRF TRISE
 
 CLRF PORTA
 CLRF PORTB
 CLRF PORTC
 CLRF PORTD
 CLRF PORTE
 
 AGAIN:
    MOVLW B'00000001'
    MOVWF PORTA
    CALL DELAY
    MOVLW B'00000010'
    MOVWF PORTA
    CALL DELAY
    MOVLW B'00000100'
    MOVWF PORTA
    CALL DELAY
    MOVLW B'00001000'
    MOVWF PORTA
    CALL DELAY
    MOVLW B'00010000'
    MOVWF PORTA
    CALL DELAY
    MOVLW B'00100000'
    MOVWF PORTA
    CALL DELAY
    MOVLW B'01000000'
    MOVWF PORTA
    CALL DELAY
    MOVLW B'10000000'
    MOVWF PORTA
    CALL DELAY
    CLRF PORTA
    
    MOVLW B'00000001'
    MOVWF PORTB
    CALL DELAY
    MOVLW B'00000010'
    MOVWF PORTB
    CALL DELAY
    MOVLW B'00000100'
    MOVWF PORTB
    CALL DELAY
    MOVLW B'00001000'
    MOVWF PORTB
    CALL DELAY
    MOVLW B'00010000'
    MOVWF PORTB
    CALL DELAY
    MOVLW B'00100000'
    MOVWF PORTB
    CALL DELAY
    MOVLW B'01000000'
    MOVWF PORTB
    CALL DELAY
    MOVLW B'10000000'
    MOVWF PORTB
    CALL DELAY
    CLRF PORTB
    
    MOVLW B'00000001'
    MOVWF PORTC
    CALL DELAY
    MOVLW B'00000010'
    MOVWF PORTC
    CALL DELAY
    MOVLW B'00000100'
    MOVWF PORTC
    CALL DELAY
    MOVLW B'00001000'
    MOVWF PORTC
    CALL DELAY
    MOVLW B'00010000'
    MOVWF PORTC
    CALL DELAY
    MOVLW B'00100000'
    MOVWF PORTC
    CALL DELAY
    MOVLW B'01000000'
    MOVWF PORTC
    CALL DELAY
    MOVLW B'10000000'
    MOVWF PORTC
    CALL DELAY
    CLRF PORTC
    
    MOVLW B'00000001'
    MOVWF PORTD
    CALL DELAY
    MOVLW B'00000010'
    MOVWF PORTD
    CALL DELAY
    MOVLW B'00000100'
    MOVWF PORTD
    CALL DELAY
    MOVLW B'00001000'
    MOVWF PORTD
    CALL DELAY
    MOVLW B'00010000'
    MOVWF PORTD
    CALL DELAY
    MOVLW B'00100000'
    MOVWF PORTD
    CALL DELAY
    MOVLW B'01000000'
    MOVWF PORTD
    CALL DELAY
    MOVLW B'10000000'
    MOVWF PORTD
    CALL DELAY
    CLRF PORTD
    
    MOVLW B'001'
    MOVWF PORTE
    CALL DELAY
    MOVLW B'010'
    MOVWF PORTE
    CALL DELAY
    MOVLW B'100'
    MOVWF PORTE
    CALL DELAY
    CLRF PORTE
GOTO AGAIN 

DELAY:
    MOVLW D'8'   ;TIME PERIOD APPROX 1 SECOND
    MOVWF R3
    AGN4: MOVLW D'48'
    MOVWF R2   
    AGN5: MOVLW D'125'
    MOVWF R1
    AGN6: DECFSZ R1
    GOTO AGN6    
    DECFSZ R2
    GOTO AGN5
    DECFSZ R3
    GOTO AGN4
    RETURN
    
    END
    
    ;CRYSTAL FREQUENCY 3MHZ