INTSTYLE=ise
INFILE=/home/piter/fpga/projects/leds_clock/vhdlmodule1.ncd
OUTFILE=/home/piter/fpga/projects/leds_clock/vhdlmodule1.bit
FAMILY=Spartan6
PART=xc6slx45-3csg324
WORKINGDIR=/home/piter/fpga/projects/leds_clock
LICENSE=WebPack
USER_INFO=210814340_0_0_917
