
CtrBoard-H7_FDCAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011990  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000340  08011c60  08011c60  00012c60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08011fa0  08011fa0  00012fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08011fa8  08011fa8  00012fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08011fac  08011fac  00012fac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000000a0  24000000  08011fb0  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00005b2c  240000a0  08012050  000130a0  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24005bcc  08012050  00013bcc  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000130a0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002e609  00000000  00000000  000130ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00006146  00000000  00000000  000416d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002128  00000000  00000000  00047820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000198b  00000000  00000000  00049948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003a6b8  00000000  00000000  0004b2d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002f757  00000000  00000000  0008598b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00167692  00000000  00000000  000b50e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0021c774  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008fd8  00000000  00000000  0021c7b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000068  00000000  00000000  00225790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240000a0 	.word	0x240000a0
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08011c48 	.word	0x08011c48

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240000a4 	.word	0x240000a4
 800030c:	08011c48 	.word	0x08011c48

08000310 <__aeabi_drsub>:
 8000310:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000314:	e002      	b.n	800031c <__adddf3>
 8000316:	bf00      	nop

08000318 <__aeabi_dsub>:
 8000318:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800031c <__adddf3>:
 800031c:	b530      	push	{r4, r5, lr}
 800031e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000322:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000326:	ea94 0f05 	teq	r4, r5
 800032a:	bf08      	it	eq
 800032c:	ea90 0f02 	teqeq	r0, r2
 8000330:	bf1f      	itttt	ne
 8000332:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000336:	ea55 0c02 	orrsne.w	ip, r5, r2
 800033a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800033e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000342:	f000 80e2 	beq.w	800050a <__adddf3+0x1ee>
 8000346:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800034a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800034e:	bfb8      	it	lt
 8000350:	426d      	neglt	r5, r5
 8000352:	dd0c      	ble.n	800036e <__adddf3+0x52>
 8000354:	442c      	add	r4, r5
 8000356:	ea80 0202 	eor.w	r2, r0, r2
 800035a:	ea81 0303 	eor.w	r3, r1, r3
 800035e:	ea82 0000 	eor.w	r0, r2, r0
 8000362:	ea83 0101 	eor.w	r1, r3, r1
 8000366:	ea80 0202 	eor.w	r2, r0, r2
 800036a:	ea81 0303 	eor.w	r3, r1, r3
 800036e:	2d36      	cmp	r5, #54	@ 0x36
 8000370:	bf88      	it	hi
 8000372:	bd30      	pophi	{r4, r5, pc}
 8000374:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000378:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800037c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000380:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000384:	d002      	beq.n	800038c <__adddf3+0x70>
 8000386:	4240      	negs	r0, r0
 8000388:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800038c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000390:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000394:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000398:	d002      	beq.n	80003a0 <__adddf3+0x84>
 800039a:	4252      	negs	r2, r2
 800039c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003a0:	ea94 0f05 	teq	r4, r5
 80003a4:	f000 80a7 	beq.w	80004f6 <__adddf3+0x1da>
 80003a8:	f1a4 0401 	sub.w	r4, r4, #1
 80003ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80003b0:	db0d      	blt.n	80003ce <__adddf3+0xb2>
 80003b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003b6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ba:	1880      	adds	r0, r0, r2
 80003bc:	f141 0100 	adc.w	r1, r1, #0
 80003c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003c4:	1880      	adds	r0, r0, r2
 80003c6:	fa43 f305 	asr.w	r3, r3, r5
 80003ca:	4159      	adcs	r1, r3
 80003cc:	e00e      	b.n	80003ec <__adddf3+0xd0>
 80003ce:	f1a5 0520 	sub.w	r5, r5, #32
 80003d2:	f10e 0e20 	add.w	lr, lr, #32
 80003d6:	2a01      	cmp	r2, #1
 80003d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003dc:	bf28      	it	cs
 80003de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003e2:	fa43 f305 	asr.w	r3, r3, r5
 80003e6:	18c0      	adds	r0, r0, r3
 80003e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003f0:	d507      	bpl.n	8000402 <__adddf3+0xe6>
 80003f2:	f04f 0e00 	mov.w	lr, #0
 80003f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000402:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000406:	d31b      	bcc.n	8000440 <__adddf3+0x124>
 8000408:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800040c:	d30c      	bcc.n	8000428 <__adddf3+0x10c>
 800040e:	0849      	lsrs	r1, r1, #1
 8000410:	ea5f 0030 	movs.w	r0, r0, rrx
 8000414:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000418:	f104 0401 	add.w	r4, r4, #1
 800041c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000420:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000424:	f080 809a 	bcs.w	800055c <__adddf3+0x240>
 8000428:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800042c:	bf08      	it	eq
 800042e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000432:	f150 0000 	adcs.w	r0, r0, #0
 8000436:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800043a:	ea41 0105 	orr.w	r1, r1, r5
 800043e:	bd30      	pop	{r4, r5, pc}
 8000440:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000444:	4140      	adcs	r0, r0
 8000446:	eb41 0101 	adc.w	r1, r1, r1
 800044a:	3c01      	subs	r4, #1
 800044c:	bf28      	it	cs
 800044e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000452:	d2e9      	bcs.n	8000428 <__adddf3+0x10c>
 8000454:	f091 0f00 	teq	r1, #0
 8000458:	bf04      	itt	eq
 800045a:	4601      	moveq	r1, r0
 800045c:	2000      	moveq	r0, #0
 800045e:	fab1 f381 	clz	r3, r1
 8000462:	bf08      	it	eq
 8000464:	3320      	addeq	r3, #32
 8000466:	f1a3 030b 	sub.w	r3, r3, #11
 800046a:	f1b3 0220 	subs.w	r2, r3, #32
 800046e:	da0c      	bge.n	800048a <__adddf3+0x16e>
 8000470:	320c      	adds	r2, #12
 8000472:	dd08      	ble.n	8000486 <__adddf3+0x16a>
 8000474:	f102 0c14 	add.w	ip, r2, #20
 8000478:	f1c2 020c 	rsb	r2, r2, #12
 800047c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000480:	fa21 f102 	lsr.w	r1, r1, r2
 8000484:	e00c      	b.n	80004a0 <__adddf3+0x184>
 8000486:	f102 0214 	add.w	r2, r2, #20
 800048a:	bfd8      	it	le
 800048c:	f1c2 0c20 	rsble	ip, r2, #32
 8000490:	fa01 f102 	lsl.w	r1, r1, r2
 8000494:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000498:	bfdc      	itt	le
 800049a:	ea41 010c 	orrle.w	r1, r1, ip
 800049e:	4090      	lslle	r0, r2
 80004a0:	1ae4      	subs	r4, r4, r3
 80004a2:	bfa2      	ittt	ge
 80004a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004a8:	4329      	orrge	r1, r5
 80004aa:	bd30      	popge	{r4, r5, pc}
 80004ac:	ea6f 0404 	mvn.w	r4, r4
 80004b0:	3c1f      	subs	r4, #31
 80004b2:	da1c      	bge.n	80004ee <__adddf3+0x1d2>
 80004b4:	340c      	adds	r4, #12
 80004b6:	dc0e      	bgt.n	80004d6 <__adddf3+0x1ba>
 80004b8:	f104 0414 	add.w	r4, r4, #20
 80004bc:	f1c4 0220 	rsb	r2, r4, #32
 80004c0:	fa20 f004 	lsr.w	r0, r0, r4
 80004c4:	fa01 f302 	lsl.w	r3, r1, r2
 80004c8:	ea40 0003 	orr.w	r0, r0, r3
 80004cc:	fa21 f304 	lsr.w	r3, r1, r4
 80004d0:	ea45 0103 	orr.w	r1, r5, r3
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f1c4 040c 	rsb	r4, r4, #12
 80004da:	f1c4 0220 	rsb	r2, r4, #32
 80004de:	fa20 f002 	lsr.w	r0, r0, r2
 80004e2:	fa01 f304 	lsl.w	r3, r1, r4
 80004e6:	ea40 0003 	orr.w	r0, r0, r3
 80004ea:	4629      	mov	r1, r5
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	fa21 f004 	lsr.w	r0, r1, r4
 80004f2:	4629      	mov	r1, r5
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	f094 0f00 	teq	r4, #0
 80004fa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004fe:	bf06      	itte	eq
 8000500:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000504:	3401      	addeq	r4, #1
 8000506:	3d01      	subne	r5, #1
 8000508:	e74e      	b.n	80003a8 <__adddf3+0x8c>
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf18      	it	ne
 8000510:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000514:	d029      	beq.n	800056a <__adddf3+0x24e>
 8000516:	ea94 0f05 	teq	r4, r5
 800051a:	bf08      	it	eq
 800051c:	ea90 0f02 	teqeq	r0, r2
 8000520:	d005      	beq.n	800052e <__adddf3+0x212>
 8000522:	ea54 0c00 	orrs.w	ip, r4, r0
 8000526:	bf04      	itt	eq
 8000528:	4619      	moveq	r1, r3
 800052a:	4610      	moveq	r0, r2
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	ea91 0f03 	teq	r1, r3
 8000532:	bf1e      	ittt	ne
 8000534:	2100      	movne	r1, #0
 8000536:	2000      	movne	r0, #0
 8000538:	bd30      	popne	{r4, r5, pc}
 800053a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800053e:	d105      	bne.n	800054c <__adddf3+0x230>
 8000540:	0040      	lsls	r0, r0, #1
 8000542:	4149      	adcs	r1, r1
 8000544:	bf28      	it	cs
 8000546:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000550:	bf3c      	itt	cc
 8000552:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000556:	bd30      	popcc	{r4, r5, pc}
 8000558:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800055c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000560:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000564:	f04f 0000 	mov.w	r0, #0
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800056e:	bf1a      	itte	ne
 8000570:	4619      	movne	r1, r3
 8000572:	4610      	movne	r0, r2
 8000574:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000578:	bf1c      	itt	ne
 800057a:	460b      	movne	r3, r1
 800057c:	4602      	movne	r2, r0
 800057e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000582:	bf06      	itte	eq
 8000584:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000588:	ea91 0f03 	teqeq	r1, r3
 800058c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000590:	bd30      	pop	{r4, r5, pc}
 8000592:	bf00      	nop

08000594 <__aeabi_ui2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f04f 0500 	mov.w	r5, #0
 80005ac:	f04f 0100 	mov.w	r1, #0
 80005b0:	e750      	b.n	8000454 <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_i2d>:
 80005b4:	f090 0f00 	teq	r0, #0
 80005b8:	bf04      	itt	eq
 80005ba:	2100      	moveq	r1, #0
 80005bc:	4770      	bxeq	lr
 80005be:	b530      	push	{r4, r5, lr}
 80005c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005cc:	bf48      	it	mi
 80005ce:	4240      	negmi	r0, r0
 80005d0:	f04f 0100 	mov.w	r1, #0
 80005d4:	e73e      	b.n	8000454 <__adddf3+0x138>
 80005d6:	bf00      	nop

080005d8 <__aeabi_f2d>:
 80005d8:	0042      	lsls	r2, r0, #1
 80005da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005de:	ea4f 0131 	mov.w	r1, r1, rrx
 80005e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005e6:	bf1f      	itttt	ne
 80005e8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ec:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005f0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005f4:	4770      	bxne	lr
 80005f6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005fa:	bf08      	it	eq
 80005fc:	4770      	bxeq	lr
 80005fe:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000602:	bf04      	itt	eq
 8000604:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000608:	4770      	bxeq	lr
 800060a:	b530      	push	{r4, r5, lr}
 800060c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000610:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000614:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	e71c      	b.n	8000454 <__adddf3+0x138>
 800061a:	bf00      	nop

0800061c <__aeabi_ul2d>:
 800061c:	ea50 0201 	orrs.w	r2, r0, r1
 8000620:	bf08      	it	eq
 8000622:	4770      	bxeq	lr
 8000624:	b530      	push	{r4, r5, lr}
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	e00a      	b.n	8000642 <__aeabi_l2d+0x16>

0800062c <__aeabi_l2d>:
 800062c:	ea50 0201 	orrs.w	r2, r0, r1
 8000630:	bf08      	it	eq
 8000632:	4770      	bxeq	lr
 8000634:	b530      	push	{r4, r5, lr}
 8000636:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800063a:	d502      	bpl.n	8000642 <__aeabi_l2d+0x16>
 800063c:	4240      	negs	r0, r0
 800063e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000642:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000646:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800064a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800064e:	f43f aed8 	beq.w	8000402 <__adddf3+0xe6>
 8000652:	f04f 0203 	mov.w	r2, #3
 8000656:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800065a:	bf18      	it	ne
 800065c:	3203      	addne	r2, #3
 800065e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000662:	bf18      	it	ne
 8000664:	3203      	addne	r2, #3
 8000666:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800066a:	f1c2 0320 	rsb	r3, r2, #32
 800066e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000672:	fa20 f002 	lsr.w	r0, r0, r2
 8000676:	fa01 fe03 	lsl.w	lr, r1, r3
 800067a:	ea40 000e 	orr.w	r0, r0, lr
 800067e:	fa21 f102 	lsr.w	r1, r1, r2
 8000682:	4414      	add	r4, r2
 8000684:	e6bd      	b.n	8000402 <__adddf3+0xe6>
 8000686:	bf00      	nop

08000688 <__aeabi_uldivmod>:
 8000688:	b953      	cbnz	r3, 80006a0 <__aeabi_uldivmod+0x18>
 800068a:	b94a      	cbnz	r2, 80006a0 <__aeabi_uldivmod+0x18>
 800068c:	2900      	cmp	r1, #0
 800068e:	bf08      	it	eq
 8000690:	2800      	cmpeq	r0, #0
 8000692:	bf1c      	itt	ne
 8000694:	f04f 31ff 	movne.w	r1, #4294967295
 8000698:	f04f 30ff 	movne.w	r0, #4294967295
 800069c:	f000 b988 	b.w	80009b0 <__aeabi_idiv0>
 80006a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80006a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006a8:	f000 f806 	bl	80006b8 <__udivmoddi4>
 80006ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006b4:	b004      	add	sp, #16
 80006b6:	4770      	bx	lr

080006b8 <__udivmoddi4>:
 80006b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006bc:	9d08      	ldr	r5, [sp, #32]
 80006be:	468e      	mov	lr, r1
 80006c0:	4604      	mov	r4, r0
 80006c2:	4688      	mov	r8, r1
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d14a      	bne.n	800075e <__udivmoddi4+0xa6>
 80006c8:	428a      	cmp	r2, r1
 80006ca:	4617      	mov	r7, r2
 80006cc:	d962      	bls.n	8000794 <__udivmoddi4+0xdc>
 80006ce:	fab2 f682 	clz	r6, r2
 80006d2:	b14e      	cbz	r6, 80006e8 <__udivmoddi4+0x30>
 80006d4:	f1c6 0320 	rsb	r3, r6, #32
 80006d8:	fa01 f806 	lsl.w	r8, r1, r6
 80006dc:	fa20 f303 	lsr.w	r3, r0, r3
 80006e0:	40b7      	lsls	r7, r6
 80006e2:	ea43 0808 	orr.w	r8, r3, r8
 80006e6:	40b4      	lsls	r4, r6
 80006e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006ec:	fa1f fc87 	uxth.w	ip, r7
 80006f0:	fbb8 f1fe 	udiv	r1, r8, lr
 80006f4:	0c23      	lsrs	r3, r4, #16
 80006f6:	fb0e 8811 	mls	r8, lr, r1, r8
 80006fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80006fe:	fb01 f20c 	mul.w	r2, r1, ip
 8000702:	429a      	cmp	r2, r3
 8000704:	d909      	bls.n	800071a <__udivmoddi4+0x62>
 8000706:	18fb      	adds	r3, r7, r3
 8000708:	f101 30ff 	add.w	r0, r1, #4294967295
 800070c:	f080 80ea 	bcs.w	80008e4 <__udivmoddi4+0x22c>
 8000710:	429a      	cmp	r2, r3
 8000712:	f240 80e7 	bls.w	80008e4 <__udivmoddi4+0x22c>
 8000716:	3902      	subs	r1, #2
 8000718:	443b      	add	r3, r7
 800071a:	1a9a      	subs	r2, r3, r2
 800071c:	b2a3      	uxth	r3, r4
 800071e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000722:	fb0e 2210 	mls	r2, lr, r0, r2
 8000726:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800072a:	fb00 fc0c 	mul.w	ip, r0, ip
 800072e:	459c      	cmp	ip, r3
 8000730:	d909      	bls.n	8000746 <__udivmoddi4+0x8e>
 8000732:	18fb      	adds	r3, r7, r3
 8000734:	f100 32ff 	add.w	r2, r0, #4294967295
 8000738:	f080 80d6 	bcs.w	80008e8 <__udivmoddi4+0x230>
 800073c:	459c      	cmp	ip, r3
 800073e:	f240 80d3 	bls.w	80008e8 <__udivmoddi4+0x230>
 8000742:	443b      	add	r3, r7
 8000744:	3802      	subs	r0, #2
 8000746:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800074a:	eba3 030c 	sub.w	r3, r3, ip
 800074e:	2100      	movs	r1, #0
 8000750:	b11d      	cbz	r5, 800075a <__udivmoddi4+0xa2>
 8000752:	40f3      	lsrs	r3, r6
 8000754:	2200      	movs	r2, #0
 8000756:	e9c5 3200 	strd	r3, r2, [r5]
 800075a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800075e:	428b      	cmp	r3, r1
 8000760:	d905      	bls.n	800076e <__udivmoddi4+0xb6>
 8000762:	b10d      	cbz	r5, 8000768 <__udivmoddi4+0xb0>
 8000764:	e9c5 0100 	strd	r0, r1, [r5]
 8000768:	2100      	movs	r1, #0
 800076a:	4608      	mov	r0, r1
 800076c:	e7f5      	b.n	800075a <__udivmoddi4+0xa2>
 800076e:	fab3 f183 	clz	r1, r3
 8000772:	2900      	cmp	r1, #0
 8000774:	d146      	bne.n	8000804 <__udivmoddi4+0x14c>
 8000776:	4573      	cmp	r3, lr
 8000778:	d302      	bcc.n	8000780 <__udivmoddi4+0xc8>
 800077a:	4282      	cmp	r2, r0
 800077c:	f200 8105 	bhi.w	800098a <__udivmoddi4+0x2d2>
 8000780:	1a84      	subs	r4, r0, r2
 8000782:	eb6e 0203 	sbc.w	r2, lr, r3
 8000786:	2001      	movs	r0, #1
 8000788:	4690      	mov	r8, r2
 800078a:	2d00      	cmp	r5, #0
 800078c:	d0e5      	beq.n	800075a <__udivmoddi4+0xa2>
 800078e:	e9c5 4800 	strd	r4, r8, [r5]
 8000792:	e7e2      	b.n	800075a <__udivmoddi4+0xa2>
 8000794:	2a00      	cmp	r2, #0
 8000796:	f000 8090 	beq.w	80008ba <__udivmoddi4+0x202>
 800079a:	fab2 f682 	clz	r6, r2
 800079e:	2e00      	cmp	r6, #0
 80007a0:	f040 80a4 	bne.w	80008ec <__udivmoddi4+0x234>
 80007a4:	1a8a      	subs	r2, r1, r2
 80007a6:	0c03      	lsrs	r3, r0, #16
 80007a8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007ac:	b280      	uxth	r0, r0
 80007ae:	b2bc      	uxth	r4, r7
 80007b0:	2101      	movs	r1, #1
 80007b2:	fbb2 fcfe 	udiv	ip, r2, lr
 80007b6:	fb0e 221c 	mls	r2, lr, ip, r2
 80007ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80007be:	fb04 f20c 	mul.w	r2, r4, ip
 80007c2:	429a      	cmp	r2, r3
 80007c4:	d907      	bls.n	80007d6 <__udivmoddi4+0x11e>
 80007c6:	18fb      	adds	r3, r7, r3
 80007c8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80007cc:	d202      	bcs.n	80007d4 <__udivmoddi4+0x11c>
 80007ce:	429a      	cmp	r2, r3
 80007d0:	f200 80e0 	bhi.w	8000994 <__udivmoddi4+0x2dc>
 80007d4:	46c4      	mov	ip, r8
 80007d6:	1a9b      	subs	r3, r3, r2
 80007d8:	fbb3 f2fe 	udiv	r2, r3, lr
 80007dc:	fb0e 3312 	mls	r3, lr, r2, r3
 80007e0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80007e4:	fb02 f404 	mul.w	r4, r2, r4
 80007e8:	429c      	cmp	r4, r3
 80007ea:	d907      	bls.n	80007fc <__udivmoddi4+0x144>
 80007ec:	18fb      	adds	r3, r7, r3
 80007ee:	f102 30ff 	add.w	r0, r2, #4294967295
 80007f2:	d202      	bcs.n	80007fa <__udivmoddi4+0x142>
 80007f4:	429c      	cmp	r4, r3
 80007f6:	f200 80ca 	bhi.w	800098e <__udivmoddi4+0x2d6>
 80007fa:	4602      	mov	r2, r0
 80007fc:	1b1b      	subs	r3, r3, r4
 80007fe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000802:	e7a5      	b.n	8000750 <__udivmoddi4+0x98>
 8000804:	f1c1 0620 	rsb	r6, r1, #32
 8000808:	408b      	lsls	r3, r1
 800080a:	fa22 f706 	lsr.w	r7, r2, r6
 800080e:	431f      	orrs	r7, r3
 8000810:	fa0e f401 	lsl.w	r4, lr, r1
 8000814:	fa20 f306 	lsr.w	r3, r0, r6
 8000818:	fa2e fe06 	lsr.w	lr, lr, r6
 800081c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000820:	4323      	orrs	r3, r4
 8000822:	fa00 f801 	lsl.w	r8, r0, r1
 8000826:	fa1f fc87 	uxth.w	ip, r7
 800082a:	fbbe f0f9 	udiv	r0, lr, r9
 800082e:	0c1c      	lsrs	r4, r3, #16
 8000830:	fb09 ee10 	mls	lr, r9, r0, lr
 8000834:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000838:	fb00 fe0c 	mul.w	lr, r0, ip
 800083c:	45a6      	cmp	lr, r4
 800083e:	fa02 f201 	lsl.w	r2, r2, r1
 8000842:	d909      	bls.n	8000858 <__udivmoddi4+0x1a0>
 8000844:	193c      	adds	r4, r7, r4
 8000846:	f100 3aff 	add.w	sl, r0, #4294967295
 800084a:	f080 809c 	bcs.w	8000986 <__udivmoddi4+0x2ce>
 800084e:	45a6      	cmp	lr, r4
 8000850:	f240 8099 	bls.w	8000986 <__udivmoddi4+0x2ce>
 8000854:	3802      	subs	r0, #2
 8000856:	443c      	add	r4, r7
 8000858:	eba4 040e 	sub.w	r4, r4, lr
 800085c:	fa1f fe83 	uxth.w	lr, r3
 8000860:	fbb4 f3f9 	udiv	r3, r4, r9
 8000864:	fb09 4413 	mls	r4, r9, r3, r4
 8000868:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800086c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000870:	45a4      	cmp	ip, r4
 8000872:	d908      	bls.n	8000886 <__udivmoddi4+0x1ce>
 8000874:	193c      	adds	r4, r7, r4
 8000876:	f103 3eff 	add.w	lr, r3, #4294967295
 800087a:	f080 8082 	bcs.w	8000982 <__udivmoddi4+0x2ca>
 800087e:	45a4      	cmp	ip, r4
 8000880:	d97f      	bls.n	8000982 <__udivmoddi4+0x2ca>
 8000882:	3b02      	subs	r3, #2
 8000884:	443c      	add	r4, r7
 8000886:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800088a:	eba4 040c 	sub.w	r4, r4, ip
 800088e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000892:	4564      	cmp	r4, ip
 8000894:	4673      	mov	r3, lr
 8000896:	46e1      	mov	r9, ip
 8000898:	d362      	bcc.n	8000960 <__udivmoddi4+0x2a8>
 800089a:	d05f      	beq.n	800095c <__udivmoddi4+0x2a4>
 800089c:	b15d      	cbz	r5, 80008b6 <__udivmoddi4+0x1fe>
 800089e:	ebb8 0203 	subs.w	r2, r8, r3
 80008a2:	eb64 0409 	sbc.w	r4, r4, r9
 80008a6:	fa04 f606 	lsl.w	r6, r4, r6
 80008aa:	fa22 f301 	lsr.w	r3, r2, r1
 80008ae:	431e      	orrs	r6, r3
 80008b0:	40cc      	lsrs	r4, r1
 80008b2:	e9c5 6400 	strd	r6, r4, [r5]
 80008b6:	2100      	movs	r1, #0
 80008b8:	e74f      	b.n	800075a <__udivmoddi4+0xa2>
 80008ba:	fbb1 fcf2 	udiv	ip, r1, r2
 80008be:	0c01      	lsrs	r1, r0, #16
 80008c0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80008c4:	b280      	uxth	r0, r0
 80008c6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80008ca:	463b      	mov	r3, r7
 80008cc:	4638      	mov	r0, r7
 80008ce:	463c      	mov	r4, r7
 80008d0:	46b8      	mov	r8, r7
 80008d2:	46be      	mov	lr, r7
 80008d4:	2620      	movs	r6, #32
 80008d6:	fbb1 f1f7 	udiv	r1, r1, r7
 80008da:	eba2 0208 	sub.w	r2, r2, r8
 80008de:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80008e2:	e766      	b.n	80007b2 <__udivmoddi4+0xfa>
 80008e4:	4601      	mov	r1, r0
 80008e6:	e718      	b.n	800071a <__udivmoddi4+0x62>
 80008e8:	4610      	mov	r0, r2
 80008ea:	e72c      	b.n	8000746 <__udivmoddi4+0x8e>
 80008ec:	f1c6 0220 	rsb	r2, r6, #32
 80008f0:	fa2e f302 	lsr.w	r3, lr, r2
 80008f4:	40b7      	lsls	r7, r6
 80008f6:	40b1      	lsls	r1, r6
 80008f8:	fa20 f202 	lsr.w	r2, r0, r2
 80008fc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000900:	430a      	orrs	r2, r1
 8000902:	fbb3 f8fe 	udiv	r8, r3, lr
 8000906:	b2bc      	uxth	r4, r7
 8000908:	fb0e 3318 	mls	r3, lr, r8, r3
 800090c:	0c11      	lsrs	r1, r2, #16
 800090e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000912:	fb08 f904 	mul.w	r9, r8, r4
 8000916:	40b0      	lsls	r0, r6
 8000918:	4589      	cmp	r9, r1
 800091a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800091e:	b280      	uxth	r0, r0
 8000920:	d93e      	bls.n	80009a0 <__udivmoddi4+0x2e8>
 8000922:	1879      	adds	r1, r7, r1
 8000924:	f108 3cff 	add.w	ip, r8, #4294967295
 8000928:	d201      	bcs.n	800092e <__udivmoddi4+0x276>
 800092a:	4589      	cmp	r9, r1
 800092c:	d81f      	bhi.n	800096e <__udivmoddi4+0x2b6>
 800092e:	eba1 0109 	sub.w	r1, r1, r9
 8000932:	fbb1 f9fe 	udiv	r9, r1, lr
 8000936:	fb09 f804 	mul.w	r8, r9, r4
 800093a:	fb0e 1119 	mls	r1, lr, r9, r1
 800093e:	b292      	uxth	r2, r2
 8000940:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000944:	4542      	cmp	r2, r8
 8000946:	d229      	bcs.n	800099c <__udivmoddi4+0x2e4>
 8000948:	18ba      	adds	r2, r7, r2
 800094a:	f109 31ff 	add.w	r1, r9, #4294967295
 800094e:	d2c4      	bcs.n	80008da <__udivmoddi4+0x222>
 8000950:	4542      	cmp	r2, r8
 8000952:	d2c2      	bcs.n	80008da <__udivmoddi4+0x222>
 8000954:	f1a9 0102 	sub.w	r1, r9, #2
 8000958:	443a      	add	r2, r7
 800095a:	e7be      	b.n	80008da <__udivmoddi4+0x222>
 800095c:	45f0      	cmp	r8, lr
 800095e:	d29d      	bcs.n	800089c <__udivmoddi4+0x1e4>
 8000960:	ebbe 0302 	subs.w	r3, lr, r2
 8000964:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000968:	3801      	subs	r0, #1
 800096a:	46e1      	mov	r9, ip
 800096c:	e796      	b.n	800089c <__udivmoddi4+0x1e4>
 800096e:	eba7 0909 	sub.w	r9, r7, r9
 8000972:	4449      	add	r1, r9
 8000974:	f1a8 0c02 	sub.w	ip, r8, #2
 8000978:	fbb1 f9fe 	udiv	r9, r1, lr
 800097c:	fb09 f804 	mul.w	r8, r9, r4
 8000980:	e7db      	b.n	800093a <__udivmoddi4+0x282>
 8000982:	4673      	mov	r3, lr
 8000984:	e77f      	b.n	8000886 <__udivmoddi4+0x1ce>
 8000986:	4650      	mov	r0, sl
 8000988:	e766      	b.n	8000858 <__udivmoddi4+0x1a0>
 800098a:	4608      	mov	r0, r1
 800098c:	e6fd      	b.n	800078a <__udivmoddi4+0xd2>
 800098e:	443b      	add	r3, r7
 8000990:	3a02      	subs	r2, #2
 8000992:	e733      	b.n	80007fc <__udivmoddi4+0x144>
 8000994:	f1ac 0c02 	sub.w	ip, ip, #2
 8000998:	443b      	add	r3, r7
 800099a:	e71c      	b.n	80007d6 <__udivmoddi4+0x11e>
 800099c:	4649      	mov	r1, r9
 800099e:	e79c      	b.n	80008da <__udivmoddi4+0x222>
 80009a0:	eba1 0109 	sub.w	r1, r1, r9
 80009a4:	46c4      	mov	ip, r8
 80009a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80009aa:	fb09 f804 	mul.w	r8, r9, r4
 80009ae:	e7c4      	b.n	800093a <__udivmoddi4+0x282>

080009b0 <__aeabi_idiv0>:
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop

080009b4 <MahonyAHRSupdateIMU>:
}

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MahonyAHRSupdateIMU(float q[4], float gx, float gy, float gz, float ax, float ay, float az) {
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b092      	sub	sp, #72	@ 0x48
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	61f8      	str	r0, [r7, #28]
 80009bc:	ed87 0a06 	vstr	s0, [r7, #24]
 80009c0:	edc7 0a05 	vstr	s1, [r7, #20]
 80009c4:	ed87 1a04 	vstr	s2, [r7, #16]
 80009c8:	edc7 1a03 	vstr	s3, [r7, #12]
 80009cc:	ed87 2a02 	vstr	s4, [r7, #8]
 80009d0:	edc7 2a01 	vstr	s5, [r7, #4]
	float halfvx, halfvy, halfvz;
	float halfex, halfey, halfez;
	float qa, qb, qc;

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 80009d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80009d8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80009dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009e0:	d10e      	bne.n	8000a00 <MahonyAHRSupdateIMU+0x4c>
 80009e2:	edd7 7a02 	vldr	s15, [r7, #8]
 80009e6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80009ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009ee:	d107      	bne.n	8000a00 <MahonyAHRSupdateIMU+0x4c>
 80009f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80009f4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80009f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009fc:	f000 8136 	beq.w	8000c6c <MahonyAHRSupdateIMU+0x2b8>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8000a00:	edd7 7a03 	vldr	s15, [r7, #12]
 8000a04:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000a08:	edd7 7a02 	vldr	s15, [r7, #8]
 8000a0c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000a10:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000a14:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a18:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000a1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a20:	eeb0 0a67 	vmov.f32	s0, s15
 8000a24:	f000 fa3c 	bl	8000ea0 <invSqrt>
 8000a28:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
		ax *= recipNorm;
 8000a2c:	ed97 7a03 	vldr	s14, [r7, #12]
 8000a30:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000a34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a38:	edc7 7a03 	vstr	s15, [r7, #12]
		ay *= recipNorm;
 8000a3c:	ed97 7a02 	vldr	s14, [r7, #8]
 8000a40:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000a44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a48:	edc7 7a02 	vstr	s15, [r7, #8]
		az *= recipNorm;        
 8000a4c:	ed97 7a01 	vldr	s14, [r7, #4]
 8000a50:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000a54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a58:	edc7 7a01 	vstr	s15, [r7, #4]

		// Estimated direction of gravity and vector perpendicular to magnetic flux
		halfvx = q[1] * q[3] - q[0] * q[2];
 8000a5c:	69fb      	ldr	r3, [r7, #28]
 8000a5e:	3304      	adds	r3, #4
 8000a60:	ed93 7a00 	vldr	s14, [r3]
 8000a64:	69fb      	ldr	r3, [r7, #28]
 8000a66:	330c      	adds	r3, #12
 8000a68:	edd3 7a00 	vldr	s15, [r3]
 8000a6c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000a70:	69fb      	ldr	r3, [r7, #28]
 8000a72:	edd3 6a00 	vldr	s13, [r3]
 8000a76:	69fb      	ldr	r3, [r7, #28]
 8000a78:	3308      	adds	r3, #8
 8000a7a:	edd3 7a00 	vldr	s15, [r3]
 8000a7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000a82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a86:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		halfvy = q[0] * q[1] + q[2] * q[3];
 8000a8a:	69fb      	ldr	r3, [r7, #28]
 8000a8c:	ed93 7a00 	vldr	s14, [r3]
 8000a90:	69fb      	ldr	r3, [r7, #28]
 8000a92:	3304      	adds	r3, #4
 8000a94:	edd3 7a00 	vldr	s15, [r3]
 8000a98:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000a9c:	69fb      	ldr	r3, [r7, #28]
 8000a9e:	3308      	adds	r3, #8
 8000aa0:	edd3 6a00 	vldr	s13, [r3]
 8000aa4:	69fb      	ldr	r3, [r7, #28]
 8000aa6:	330c      	adds	r3, #12
 8000aa8:	edd3 7a00 	vldr	s15, [r3]
 8000aac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ab0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ab4:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		halfvz = q[0] * q[0] - 0.5f + q[3] * q[3];
 8000ab8:	69fb      	ldr	r3, [r7, #28]
 8000aba:	ed93 7a00 	vldr	s14, [r3]
 8000abe:	69fb      	ldr	r3, [r7, #28]
 8000ac0:	edd3 7a00 	vldr	s15, [r3]
 8000ac4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ac8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000acc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000ad0:	69fb      	ldr	r3, [r7, #28]
 8000ad2:	330c      	adds	r3, #12
 8000ad4:	edd3 6a00 	vldr	s13, [r3]
 8000ad8:	69fb      	ldr	r3, [r7, #28]
 8000ada:	330c      	adds	r3, #12
 8000adc:	edd3 7a00 	vldr	s15, [r3]
 8000ae0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ae4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ae8:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
	
		// Error is sum of cross product between estimated and measured direction of gravity
		halfex = (ay * halfvz - az * halfvy);
 8000aec:	ed97 7a02 	vldr	s14, [r7, #8]
 8000af0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8000af4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000af8:	edd7 6a01 	vldr	s13, [r7, #4]
 8000afc:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000b00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b08:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		halfey = (az * halfvx - ax * halfvz);
 8000b0c:	ed97 7a01 	vldr	s14, [r7, #4]
 8000b10:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000b14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b18:	edd7 6a03 	vldr	s13, [r7, #12]
 8000b1c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8000b20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b28:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		halfez = (ax * halfvy - ay * halfvx);
 8000b2c:	ed97 7a03 	vldr	s14, [r7, #12]
 8000b30:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000b34:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b38:	edd7 6a02 	vldr	s13, [r7, #8]
 8000b3c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000b40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b48:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

		// Compute and apply integral feedback if enabled
		if(twoKi > 0.0f) {
 8000b4c:	4bcd      	ldr	r3, [pc, #820]	@ (8000e84 <MahonyAHRSupdateIMU+0x4d0>)
 8000b4e:	edd3 7a00 	vldr	s15, [r3]
 8000b52:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b5a:	dd54      	ble.n	8000c06 <MahonyAHRSupdateIMU+0x252>
			integralFBx += twoKi * halfex * (1.0f / sampleFreq);	// integral error scaled by Ki
 8000b5c:	4bc9      	ldr	r3, [pc, #804]	@ (8000e84 <MahonyAHRSupdateIMU+0x4d0>)
 8000b5e:	ed93 7a00 	vldr	s14, [r3]
 8000b62:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000b66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b6a:	ed9f 7ac7 	vldr	s14, [pc, #796]	@ 8000e88 <MahonyAHRSupdateIMU+0x4d4>
 8000b6e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000b72:	4bc6      	ldr	r3, [pc, #792]	@ (8000e8c <MahonyAHRSupdateIMU+0x4d8>)
 8000b74:	edd3 7a00 	vldr	s15, [r3]
 8000b78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b7c:	4bc3      	ldr	r3, [pc, #780]	@ (8000e8c <MahonyAHRSupdateIMU+0x4d8>)
 8000b7e:	edc3 7a00 	vstr	s15, [r3]
			integralFBy += twoKi * halfey * (1.0f / sampleFreq);
 8000b82:	4bc0      	ldr	r3, [pc, #768]	@ (8000e84 <MahonyAHRSupdateIMU+0x4d0>)
 8000b84:	ed93 7a00 	vldr	s14, [r3]
 8000b88:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000b8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b90:	ed9f 7abd 	vldr	s14, [pc, #756]	@ 8000e88 <MahonyAHRSupdateIMU+0x4d4>
 8000b94:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000b98:	4bbd      	ldr	r3, [pc, #756]	@ (8000e90 <MahonyAHRSupdateIMU+0x4dc>)
 8000b9a:	edd3 7a00 	vldr	s15, [r3]
 8000b9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ba2:	4bbb      	ldr	r3, [pc, #748]	@ (8000e90 <MahonyAHRSupdateIMU+0x4dc>)
 8000ba4:	edc3 7a00 	vstr	s15, [r3]
			integralFBz += twoKi * halfez * (1.0f / sampleFreq);
 8000ba8:	4bb6      	ldr	r3, [pc, #728]	@ (8000e84 <MahonyAHRSupdateIMU+0x4d0>)
 8000baa:	ed93 7a00 	vldr	s14, [r3]
 8000bae:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000bb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000bb6:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 8000e88 <MahonyAHRSupdateIMU+0x4d4>
 8000bba:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000bbe:	4bb5      	ldr	r3, [pc, #724]	@ (8000e94 <MahonyAHRSupdateIMU+0x4e0>)
 8000bc0:	edd3 7a00 	vldr	s15, [r3]
 8000bc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bc8:	4bb2      	ldr	r3, [pc, #712]	@ (8000e94 <MahonyAHRSupdateIMU+0x4e0>)
 8000bca:	edc3 7a00 	vstr	s15, [r3]
			gx += integralFBx;	// apply integral feedback
 8000bce:	4baf      	ldr	r3, [pc, #700]	@ (8000e8c <MahonyAHRSupdateIMU+0x4d8>)
 8000bd0:	edd3 7a00 	vldr	s15, [r3]
 8000bd4:	ed97 7a06 	vldr	s14, [r7, #24]
 8000bd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bdc:	edc7 7a06 	vstr	s15, [r7, #24]
			gy += integralFBy;
 8000be0:	4bab      	ldr	r3, [pc, #684]	@ (8000e90 <MahonyAHRSupdateIMU+0x4dc>)
 8000be2:	edd3 7a00 	vldr	s15, [r3]
 8000be6:	ed97 7a05 	vldr	s14, [r7, #20]
 8000bea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bee:	edc7 7a05 	vstr	s15, [r7, #20]
			gz += integralFBz;
 8000bf2:	4ba8      	ldr	r3, [pc, #672]	@ (8000e94 <MahonyAHRSupdateIMU+0x4e0>)
 8000bf4:	edd3 7a00 	vldr	s15, [r3]
 8000bf8:	ed97 7a04 	vldr	s14, [r7, #16]
 8000bfc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c00:	edc7 7a04 	vstr	s15, [r7, #16]
 8000c04:	e00b      	b.n	8000c1e <MahonyAHRSupdateIMU+0x26a>
		}
		else {
			integralFBx = 0.0f;	// prevent integral windup
 8000c06:	4ba1      	ldr	r3, [pc, #644]	@ (8000e8c <MahonyAHRSupdateIMU+0x4d8>)
 8000c08:	f04f 0200 	mov.w	r2, #0
 8000c0c:	601a      	str	r2, [r3, #0]
			integralFBy = 0.0f;
 8000c0e:	4ba0      	ldr	r3, [pc, #640]	@ (8000e90 <MahonyAHRSupdateIMU+0x4dc>)
 8000c10:	f04f 0200 	mov.w	r2, #0
 8000c14:	601a      	str	r2, [r3, #0]
			integralFBz = 0.0f;
 8000c16:	4b9f      	ldr	r3, [pc, #636]	@ (8000e94 <MahonyAHRSupdateIMU+0x4e0>)
 8000c18:	f04f 0200 	mov.w	r2, #0
 8000c1c:	601a      	str	r2, [r3, #0]
		}

		// Apply proportional feedback
		gx += twoKp * halfex;
 8000c1e:	4b9e      	ldr	r3, [pc, #632]	@ (8000e98 <MahonyAHRSupdateIMU+0x4e4>)
 8000c20:	ed93 7a00 	vldr	s14, [r3]
 8000c24:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000c28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c2c:	ed97 7a06 	vldr	s14, [r7, #24]
 8000c30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c34:	edc7 7a06 	vstr	s15, [r7, #24]
		gy += twoKp * halfey;
 8000c38:	4b97      	ldr	r3, [pc, #604]	@ (8000e98 <MahonyAHRSupdateIMU+0x4e4>)
 8000c3a:	ed93 7a00 	vldr	s14, [r3]
 8000c3e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000c42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c46:	ed97 7a05 	vldr	s14, [r7, #20]
 8000c4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c4e:	edc7 7a05 	vstr	s15, [r7, #20]
		gz += twoKp * halfez;
 8000c52:	4b91      	ldr	r3, [pc, #580]	@ (8000e98 <MahonyAHRSupdateIMU+0x4e4>)
 8000c54:	ed93 7a00 	vldr	s14, [r3]
 8000c58:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000c5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c60:	ed97 7a04 	vldr	s14, [r7, #16]
 8000c64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c68:	edc7 7a04 	vstr	s15, [r7, #16]
	}
	
	// Integrate rate of change of quaternion
	gx *= (0.5f * (1.0f / sampleFreq));		// pre-multiply common factors
 8000c6c:	edd7 7a06 	vldr	s15, [r7, #24]
 8000c70:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 8000e9c <MahonyAHRSupdateIMU+0x4e8>
 8000c74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c78:	edc7 7a06 	vstr	s15, [r7, #24]
	gy *= (0.5f * (1.0f / sampleFreq));
 8000c7c:	edd7 7a05 	vldr	s15, [r7, #20]
 8000c80:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8000e9c <MahonyAHRSupdateIMU+0x4e8>
 8000c84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c88:	edc7 7a05 	vstr	s15, [r7, #20]
	gz *= (0.5f * (1.0f / sampleFreq));
 8000c8c:	edd7 7a04 	vldr	s15, [r7, #16]
 8000c90:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 8000e9c <MahonyAHRSupdateIMU+0x4e8>
 8000c94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c98:	edc7 7a04 	vstr	s15, [r7, #16]
	qa = q[0];
 8000c9c:	69fb      	ldr	r3, [r7, #28]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	62bb      	str	r3, [r7, #40]	@ 0x28
	qb = q[1];
 8000ca2:	69fb      	ldr	r3, [r7, #28]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	627b      	str	r3, [r7, #36]	@ 0x24
	qc = q[2];
 8000ca8:	69fb      	ldr	r3, [r7, #28]
 8000caa:	689b      	ldr	r3, [r3, #8]
 8000cac:	623b      	str	r3, [r7, #32]
	q[0] += (-qb * gx - qc * gy - q[3] * gz);
 8000cae:	69fb      	ldr	r3, [r7, #28]
 8000cb0:	ed93 7a00 	vldr	s14, [r3]
 8000cb4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000cb8:	eef1 6a67 	vneg.f32	s13, s15
 8000cbc:	edd7 7a06 	vldr	s15, [r7, #24]
 8000cc0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000cc4:	ed97 6a08 	vldr	s12, [r7, #32]
 8000cc8:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ccc:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000cd0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8000cd4:	69fb      	ldr	r3, [r7, #28]
 8000cd6:	330c      	adds	r3, #12
 8000cd8:	ed93 6a00 	vldr	s12, [r3]
 8000cdc:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ce0:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000ce4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000ce8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cec:	69fb      	ldr	r3, [r7, #28]
 8000cee:	edc3 7a00 	vstr	s15, [r3]
	q[1] += (qa * gx + qc * gz - q[3] * gy);
 8000cf2:	69fb      	ldr	r3, [r7, #28]
 8000cf4:	3304      	adds	r3, #4
 8000cf6:	ed93 7a00 	vldr	s14, [r3]
 8000cfa:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8000cfe:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d02:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000d06:	ed97 6a08 	vldr	s12, [r7, #32]
 8000d0a:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d0e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000d12:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8000d16:	69fb      	ldr	r3, [r7, #28]
 8000d18:	330c      	adds	r3, #12
 8000d1a:	ed93 6a00 	vldr	s12, [r3]
 8000d1e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d22:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000d26:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000d2a:	69fb      	ldr	r3, [r7, #28]
 8000d2c:	3304      	adds	r3, #4
 8000d2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d32:	edc3 7a00 	vstr	s15, [r3]
	q[2] += (qa * gy - qb * gz + q[3] * gx);
 8000d36:	69fb      	ldr	r3, [r7, #28]
 8000d38:	3308      	adds	r3, #8
 8000d3a:	ed93 7a00 	vldr	s14, [r3]
 8000d3e:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8000d42:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d46:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000d4a:	ed97 6a09 	vldr	s12, [r7, #36]	@ 0x24
 8000d4e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d52:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000d56:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8000d5a:	69fb      	ldr	r3, [r7, #28]
 8000d5c:	330c      	adds	r3, #12
 8000d5e:	ed93 6a00 	vldr	s12, [r3]
 8000d62:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d66:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000d6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8000d6e:	69fb      	ldr	r3, [r7, #28]
 8000d70:	3308      	adds	r3, #8
 8000d72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d76:	edc3 7a00 	vstr	s15, [r3]
	q[3] += (qa * gz + qb * gy - qc * gx); 
 8000d7a:	69fb      	ldr	r3, [r7, #28]
 8000d7c:	330c      	adds	r3, #12
 8000d7e:	ed93 7a00 	vldr	s14, [r3]
 8000d82:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8000d86:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d8a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000d8e:	ed97 6a09 	vldr	s12, [r7, #36]	@ 0x24
 8000d92:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d96:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000d9a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8000d9e:	ed97 6a08 	vldr	s12, [r7, #32]
 8000da2:	edd7 7a06 	vldr	s15, [r7, #24]
 8000da6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000daa:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000dae:	69fb      	ldr	r3, [r7, #28]
 8000db0:	330c      	adds	r3, #12
 8000db2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000db6:	edc3 7a00 	vstr	s15, [r3]
	
	// Normalise quaternion
	recipNorm = invSqrt(q[0] * q[0] + q[1] * q[1] + q[2] * q[2] + q[3] * q[3]);
 8000dba:	69fb      	ldr	r3, [r7, #28]
 8000dbc:	ed93 7a00 	vldr	s14, [r3]
 8000dc0:	69fb      	ldr	r3, [r7, #28]
 8000dc2:	edd3 7a00 	vldr	s15, [r3]
 8000dc6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000dca:	69fb      	ldr	r3, [r7, #28]
 8000dcc:	3304      	adds	r3, #4
 8000dce:	edd3 6a00 	vldr	s13, [r3]
 8000dd2:	69fb      	ldr	r3, [r7, #28]
 8000dd4:	3304      	adds	r3, #4
 8000dd6:	edd3 7a00 	vldr	s15, [r3]
 8000dda:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000dde:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000de2:	69fb      	ldr	r3, [r7, #28]
 8000de4:	3308      	adds	r3, #8
 8000de6:	edd3 6a00 	vldr	s13, [r3]
 8000dea:	69fb      	ldr	r3, [r7, #28]
 8000dec:	3308      	adds	r3, #8
 8000dee:	edd3 7a00 	vldr	s15, [r3]
 8000df2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000df6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000dfa:	69fb      	ldr	r3, [r7, #28]
 8000dfc:	330c      	adds	r3, #12
 8000dfe:	edd3 6a00 	vldr	s13, [r3]
 8000e02:	69fb      	ldr	r3, [r7, #28]
 8000e04:	330c      	adds	r3, #12
 8000e06:	edd3 7a00 	vldr	s15, [r3]
 8000e0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e12:	eeb0 0a67 	vmov.f32	s0, s15
 8000e16:	f000 f843 	bl	8000ea0 <invSqrt>
 8000e1a:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
	q[0] *= recipNorm;
 8000e1e:	69fb      	ldr	r3, [r7, #28]
 8000e20:	ed93 7a00 	vldr	s14, [r3]
 8000e24:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000e28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e2c:	69fb      	ldr	r3, [r7, #28]
 8000e2e:	edc3 7a00 	vstr	s15, [r3]
	q[1] *= recipNorm;
 8000e32:	69fb      	ldr	r3, [r7, #28]
 8000e34:	3304      	adds	r3, #4
 8000e36:	ed93 7a00 	vldr	s14, [r3]
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	3304      	adds	r3, #4
 8000e3e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000e42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e46:	edc3 7a00 	vstr	s15, [r3]
	q[2] *= recipNorm;
 8000e4a:	69fb      	ldr	r3, [r7, #28]
 8000e4c:	3308      	adds	r3, #8
 8000e4e:	ed93 7a00 	vldr	s14, [r3]
 8000e52:	69fb      	ldr	r3, [r7, #28]
 8000e54:	3308      	adds	r3, #8
 8000e56:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000e5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e5e:	edc3 7a00 	vstr	s15, [r3]
	q[3] *= recipNorm;
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	330c      	adds	r3, #12
 8000e66:	ed93 7a00 	vldr	s14, [r3]
 8000e6a:	69fb      	ldr	r3, [r7, #28]
 8000e6c:	330c      	adds	r3, #12
 8000e6e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000e72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e76:	edc3 7a00 	vstr	s15, [r3]
}
 8000e7a:	bf00      	nop
 8000e7c:	3748      	adds	r7, #72	@ 0x48
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	240000bc 	.word	0x240000bc
 8000e88:	3a83126f 	.word	0x3a83126f
 8000e8c:	240000c0 	.word	0x240000c0
 8000e90:	240000c4 	.word	0x240000c4
 8000e94:	240000c8 	.word	0x240000c8
 8000e98:	24000000 	.word	0x24000000
 8000e9c:	3a03126f 	.word	0x3a03126f

08000ea0 <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 8000ea0:	b480      	push	{r7}
 8000ea2:	b087      	sub	sp, #28
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8000eaa:	edd7 7a01 	vldr	s15, [r7, #4]
 8000eae:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000eb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000eb6:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8000ebe:	f107 0310 	add.w	r3, r7, #16
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	105a      	asrs	r2, r3, #1
 8000eca:	4b12      	ldr	r3, [pc, #72]	@ (8000f14 <invSqrt+0x74>)
 8000ecc:	1a9b      	subs	r3, r3, r2
 8000ece:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8000ed0:	f107 030c 	add.w	r3, r7, #12
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8000ed8:	ed97 7a04 	vldr	s14, [r7, #16]
 8000edc:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ee0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ee4:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ee8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000eec:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8000ef0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000ef4:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ef8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000efc:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8000f00:	693b      	ldr	r3, [r7, #16]
 8000f02:	ee07 3a90 	vmov	s15, r3
}
 8000f06:	eeb0 0a67 	vmov.f32	s0, s15
 8000f0a:	371c      	adds	r7, #28
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr
 8000f14:	5f3759df 	.word	0x5f3759df

08000f18 <BMI088_GPIO_init>:
* @retval:     	void
* @details:    	BMI088传感器GPIO初始化函数
************************************************************************
**/
void BMI088_GPIO_init(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0

}
 8000f1c:	bf00      	nop
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr

08000f26 <BMI088_com_init>:
* @retval:     	void
* @details:    	BMI088传感器通信初始化函数
************************************************************************
**/
void BMI088_com_init(void)
{
 8000f26:	b480      	push	{r7}
 8000f28:	af00      	add	r7, sp, #0


}
 8000f2a:	bf00      	nop
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr

08000f34 <BMI088_delay_ms>:
* @retval:     	void
* @details:    	延迟指定毫秒数的函数，基于微秒延迟实现
************************************************************************
**/
void BMI088_delay_ms(uint16_t ms)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	80fb      	strh	r3, [r7, #6]
    while(ms--)
 8000f3e:	e003      	b.n	8000f48 <BMI088_delay_ms+0x14>
    {
        BMI088_delay_us(1000);
 8000f40:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f44:	f000 f80a 	bl	8000f5c <BMI088_delay_us>
    while(ms--)
 8000f48:	88fb      	ldrh	r3, [r7, #6]
 8000f4a:	1e5a      	subs	r2, r3, #1
 8000f4c:	80fa      	strh	r2, [r7, #6]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d1f6      	bne.n	8000f40 <BMI088_delay_ms+0xc>
    }
}
 8000f52:	bf00      	nop
 8000f54:	bf00      	nop
 8000f56:	3708      	adds	r7, #8
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}

08000f5c <BMI088_delay_us>:
* @retval:     	void
* @details:    	微秒级延迟函数，使用SysTick定时器实现
************************************************************************
**/
void BMI088_delay_us(uint16_t us)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b089      	sub	sp, #36	@ 0x24
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	80fb      	strh	r3, [r7, #6]

    uint32_t ticks = 0;
 8000f66:	2300      	movs	r3, #0
 8000f68:	617b      	str	r3, [r7, #20]
    uint32_t told = 0;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	61fb      	str	r3, [r7, #28]
    uint32_t tnow = 0;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	613b      	str	r3, [r7, #16]
    uint32_t tcnt = 0;
 8000f72:	2300      	movs	r3, #0
 8000f74:	61bb      	str	r3, [r7, #24]
    uint32_t reload = 0;
 8000f76:	2300      	movs	r3, #0
 8000f78:	60fb      	str	r3, [r7, #12]
    reload = SysTick->LOAD;
 8000f7a:	4b1a      	ldr	r3, [pc, #104]	@ (8000fe4 <BMI088_delay_us+0x88>)
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	60fb      	str	r3, [r7, #12]
    ticks = us * 480;
 8000f80:	88fa      	ldrh	r2, [r7, #6]
 8000f82:	4613      	mov	r3, r2
 8000f84:	011b      	lsls	r3, r3, #4
 8000f86:	1a9b      	subs	r3, r3, r2
 8000f88:	015b      	lsls	r3, r3, #5
 8000f8a:	617b      	str	r3, [r7, #20]
    told = SysTick->VAL;
 8000f8c:	4b15      	ldr	r3, [pc, #84]	@ (8000fe4 <BMI088_delay_us+0x88>)
 8000f8e:	689b      	ldr	r3, [r3, #8]
 8000f90:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 8000f92:	4b14      	ldr	r3, [pc, #80]	@ (8000fe4 <BMI088_delay_us+0x88>)
 8000f94:	689b      	ldr	r3, [r3, #8]
 8000f96:	613b      	str	r3, [r7, #16]
        if (tnow != told)
 8000f98:	693a      	ldr	r2, [r7, #16]
 8000f9a:	69fb      	ldr	r3, [r7, #28]
 8000f9c:	429a      	cmp	r2, r3
 8000f9e:	d0f8      	beq.n	8000f92 <BMI088_delay_us+0x36>
        {
            if (tnow < told)
 8000fa0:	693a      	ldr	r2, [r7, #16]
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	d206      	bcs.n	8000fb6 <BMI088_delay_us+0x5a>
            {
                tcnt += told - tnow;
 8000fa8:	69fa      	ldr	r2, [r7, #28]
 8000faa:	693b      	ldr	r3, [r7, #16]
 8000fac:	1ad3      	subs	r3, r2, r3
 8000fae:	69ba      	ldr	r2, [r7, #24]
 8000fb0:	4413      	add	r3, r2
 8000fb2:	61bb      	str	r3, [r7, #24]
 8000fb4:	e007      	b.n	8000fc6 <BMI088_delay_us+0x6a>
            }
            else
            {
                tcnt += reload - tnow + told;
 8000fb6:	68fa      	ldr	r2, [r7, #12]
 8000fb8:	693b      	ldr	r3, [r7, #16]
 8000fba:	1ad2      	subs	r2, r2, r3
 8000fbc:	69fb      	ldr	r3, [r7, #28]
 8000fbe:	4413      	add	r3, r2
 8000fc0:	69ba      	ldr	r2, [r7, #24]
 8000fc2:	4413      	add	r3, r2
 8000fc4:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 8000fc6:	693b      	ldr	r3, [r7, #16]
 8000fc8:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks)
 8000fca:	69ba      	ldr	r2, [r7, #24]
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	d200      	bcs.n	8000fd4 <BMI088_delay_us+0x78>
        tnow = SysTick->VAL;
 8000fd2:	e7de      	b.n	8000f92 <BMI088_delay_us+0x36>
            {
                break;
 8000fd4:	bf00      	nop
            }
        }
    }
}
 8000fd6:	bf00      	nop
 8000fd8:	3724      	adds	r7, #36	@ 0x24
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	e000e010 	.word	0xe000e010

08000fe8 <BMI088_ACCEL_NS_L>:
* @retval:     	void
* @details:    	将BMI088加速度计片选信号置低，使其处于选中状态
************************************************************************
**/
void BMI088_ACCEL_NS_L(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ACC_CS_GPIO_Port, ACC_CS_Pin, GPIO_PIN_RESET);
 8000fec:	2200      	movs	r2, #0
 8000fee:	2101      	movs	r1, #1
 8000ff0:	4802      	ldr	r0, [pc, #8]	@ (8000ffc <BMI088_ACCEL_NS_L+0x14>)
 8000ff2:	f004 fd6b 	bl	8005acc <HAL_GPIO_WritePin>
}
 8000ff6:	bf00      	nop
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	58020800 	.word	0x58020800

08001000 <BMI088_ACCEL_NS_H>:
* @retval:     	void
* @details:    	将BMI088加速度计片选信号置高，使其处于非选中状态
************************************************************************
**/
void BMI088_ACCEL_NS_H(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ACC_CS_GPIO_Port, ACC_CS_Pin, GPIO_PIN_SET);
 8001004:	2201      	movs	r2, #1
 8001006:	2101      	movs	r1, #1
 8001008:	4802      	ldr	r0, [pc, #8]	@ (8001014 <BMI088_ACCEL_NS_H+0x14>)
 800100a:	f004 fd5f 	bl	8005acc <HAL_GPIO_WritePin>
}
 800100e:	bf00      	nop
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	58020800 	.word	0x58020800

08001018 <BMI088_GYRO_NS_L>:
* @retval:     	void
* @details:    	将BMI088陀螺仪片选信号置低，使其处于选中状态
************************************************************************
**/
void BMI088_GYRO_NS_L(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 800101c:	2200      	movs	r2, #0
 800101e:	2108      	movs	r1, #8
 8001020:	4802      	ldr	r0, [pc, #8]	@ (800102c <BMI088_GYRO_NS_L+0x14>)
 8001022:	f004 fd53 	bl	8005acc <HAL_GPIO_WritePin>
}
 8001026:	bf00      	nop
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	58020800 	.word	0x58020800

08001030 <BMI088_GYRO_NS_H>:
* @retval:     	void
* @details:    	将BMI088陀螺仪片选信号置高，使其处于非选中状态
************************************************************************
**/
void BMI088_GYRO_NS_H(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 8001034:	2201      	movs	r2, #1
 8001036:	2108      	movs	r1, #8
 8001038:	4802      	ldr	r0, [pc, #8]	@ (8001044 <BMI088_GYRO_NS_H+0x14>)
 800103a:	f004 fd47 	bl	8005acc <HAL_GPIO_WritePin>
}
 800103e:	bf00      	nop
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	58020800 	.word	0x58020800

08001048 <BMI088_read_write_byte>:
* @retval:     	uint8_t - 接收到的数据
* @details:    	通过BMI088使用的SPI总线进行单字节的读写操作
************************************************************************
**/
uint8_t BMI088_read_write_byte(uint8_t txdata)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b086      	sub	sp, #24
 800104c:	af02      	add	r7, sp, #8
 800104e:	4603      	mov	r3, r0
 8001050:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&BMI088_USING_SPI_UNIT, &txdata, &rx_data, 1, 1000);
 8001052:	f107 020f 	add.w	r2, r7, #15
 8001056:	1df9      	adds	r1, r7, #7
 8001058:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800105c:	9300      	str	r3, [sp, #0]
 800105e:	2301      	movs	r3, #1
 8001060:	4803      	ldr	r0, [pc, #12]	@ (8001070 <BMI088_read_write_byte+0x28>)
 8001062:	f007 fc15 	bl	8008890 <HAL_SPI_TransmitReceive>
    return rx_data;
 8001066:	7bfb      	ldrb	r3, [r7, #15]
}
 8001068:	4618      	mov	r0, r3
 800106a:	3710      	adds	r7, #16
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	240014ec 	.word	0x240014ec

08001074 <BMI088_init>:
* @retval:     	uint8_t - 锟斤拷锟斤拷锟斤拷锟
* @details:    	BMI088锟斤拷锟斤拷锟斤拷锟斤拷始锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷GPIO锟斤拷SPI锟斤拷始锟斤拷锟斤拷锟皆硷拷锟斤拷锟劫度猴拷锟斤拷锟斤拷锟角的筹拷始锟斤拷
************************************************************************
**/
uint8_t BMI088_init(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
    uint8_t error = BMI088_NO_ERROR;
 800107a:	2300      	movs	r3, #0
 800107c:	71fb      	strb	r3, [r7, #7]
    // GPIO and SPI  Init .
    BMI088_GPIO_init();
 800107e:	f7ff ff4b 	bl	8000f18 <BMI088_GPIO_init>
    BMI088_com_init();
 8001082:	f7ff ff50 	bl	8000f26 <BMI088_com_init>

    error |= bmi088_accel_init();
 8001086:	f000 f811 	bl	80010ac <bmi088_accel_init>
 800108a:	4603      	mov	r3, r0
 800108c:	461a      	mov	r2, r3
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	4313      	orrs	r3, r2
 8001092:	71fb      	strb	r3, [r7, #7]
    error |= bmi088_gyro_init();
 8001094:	f000 f8c2 	bl	800121c <bmi088_gyro_init>
 8001098:	4603      	mov	r3, r0
 800109a:	461a      	mov	r2, r3
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	4313      	orrs	r3, r2
 80010a0:	71fb      	strb	r3, [r7, #7]

    return error;
 80010a2:	79fb      	ldrb	r3, [r7, #7]
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3708      	adds	r7, #8
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}

080010ac <bmi088_accel_init>:
* @retval:     	uint8_t - 锟斤拷锟斤拷锟斤拷锟
* @details:    	BMI088锟斤拷锟劫度达拷锟斤拷锟斤拷锟斤拷始锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷通锟脚硷拷椤锟斤拷锟斤拷锟轿伙拷锟斤拷锟斤拷眉拇锟斤拷锟叫达拷爰帮拷锟斤拷
************************************************************************
**/
uint8_t bmi088_accel_init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
    uint8_t res = 0;
 80010b2:	2300      	movs	r3, #0
 80010b4:	71bb      	strb	r3, [r7, #6]
    uint8_t write_reg_num = 0;
 80010b6:	2300      	movs	r3, #0
 80010b8:	71fb      	strb	r3, [r7, #7]

    //check commiunication
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 80010ba:	f7ff ff95 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 80010be:	2080      	movs	r0, #128	@ 0x80
 80010c0:	f7ff ffc2 	bl	8001048 <BMI088_read_write_byte>
 80010c4:	2055      	movs	r0, #85	@ 0x55
 80010c6:	f7ff ffbf 	bl	8001048 <BMI088_read_write_byte>
 80010ca:	2055      	movs	r0, #85	@ 0x55
 80010cc:	f7ff ffbc 	bl	8001048 <BMI088_read_write_byte>
 80010d0:	4603      	mov	r3, r0
 80010d2:	71bb      	strb	r3, [r7, #6]
 80010d4:	f7ff ff94 	bl	8001000 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80010d8:	2096      	movs	r0, #150	@ 0x96
 80010da:	f7ff ff3f 	bl	8000f5c <BMI088_delay_us>
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 80010de:	f7ff ff83 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 80010e2:	2080      	movs	r0, #128	@ 0x80
 80010e4:	f7ff ffb0 	bl	8001048 <BMI088_read_write_byte>
 80010e8:	2055      	movs	r0, #85	@ 0x55
 80010ea:	f7ff ffad 	bl	8001048 <BMI088_read_write_byte>
 80010ee:	2055      	movs	r0, #85	@ 0x55
 80010f0:	f7ff ffaa 	bl	8001048 <BMI088_read_write_byte>
 80010f4:	4603      	mov	r3, r0
 80010f6:	71bb      	strb	r3, [r7, #6]
 80010f8:	f7ff ff82 	bl	8001000 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80010fc:	2096      	movs	r0, #150	@ 0x96
 80010fe:	f7ff ff2d 	bl	8000f5c <BMI088_delay_us>

    //accel software reset
    BMI088_accel_write_single_reg(BMI088_ACC_SOFTRESET, BMI088_ACC_SOFTRESET_VALUE);
 8001102:	f7ff ff71 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 8001106:	21b6      	movs	r1, #182	@ 0xb6
 8001108:	207e      	movs	r0, #126	@ 0x7e
 800110a:	f000 fa09 	bl	8001520 <BMI088_write_single_reg>
 800110e:	f7ff ff77 	bl	8001000 <BMI088_ACCEL_NS_H>
    BMI088_delay_ms(BMI088_LONG_DELAY_TIME);
 8001112:	2050      	movs	r0, #80	@ 0x50
 8001114:	f7ff ff0e 	bl	8000f34 <BMI088_delay_ms>

    //check commiunication is normal after reset
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 8001118:	f7ff ff66 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 800111c:	2080      	movs	r0, #128	@ 0x80
 800111e:	f7ff ff93 	bl	8001048 <BMI088_read_write_byte>
 8001122:	2055      	movs	r0, #85	@ 0x55
 8001124:	f7ff ff90 	bl	8001048 <BMI088_read_write_byte>
 8001128:	2055      	movs	r0, #85	@ 0x55
 800112a:	f7ff ff8d 	bl	8001048 <BMI088_read_write_byte>
 800112e:	4603      	mov	r3, r0
 8001130:	71bb      	strb	r3, [r7, #6]
 8001132:	f7ff ff65 	bl	8001000 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8001136:	2096      	movs	r0, #150	@ 0x96
 8001138:	f7ff ff10 	bl	8000f5c <BMI088_delay_us>
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 800113c:	f7ff ff54 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 8001140:	2080      	movs	r0, #128	@ 0x80
 8001142:	f7ff ff81 	bl	8001048 <BMI088_read_write_byte>
 8001146:	2055      	movs	r0, #85	@ 0x55
 8001148:	f7ff ff7e 	bl	8001048 <BMI088_read_write_byte>
 800114c:	2055      	movs	r0, #85	@ 0x55
 800114e:	f7ff ff7b 	bl	8001048 <BMI088_read_write_byte>
 8001152:	4603      	mov	r3, r0
 8001154:	71bb      	strb	r3, [r7, #6]
 8001156:	f7ff ff53 	bl	8001000 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800115a:	2096      	movs	r0, #150	@ 0x96
 800115c:	f7ff fefe 	bl	8000f5c <BMI088_delay_us>

    // check the "who am I"
    if (res != BMI088_ACC_CHIP_ID_VALUE)
 8001160:	79bb      	ldrb	r3, [r7, #6]
 8001162:	2b1e      	cmp	r3, #30
 8001164:	d001      	beq.n	800116a <bmi088_accel_init+0xbe>
    {
        return BMI088_NO_SENSOR;
 8001166:	23ff      	movs	r3, #255	@ 0xff
 8001168:	e052      	b.n	8001210 <bmi088_accel_init+0x164>
    }

    //set accel sonsor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_ACCEL_REG_NUM; write_reg_num++)
 800116a:	2300      	movs	r3, #0
 800116c:	71fb      	strb	r3, [r7, #7]
 800116e:	e04b      	b.n	8001208 <bmi088_accel_init+0x15c>
    {

        BMI088_accel_write_single_reg(write_BMI088_accel_reg_data_error[write_reg_num][0], write_BMI088_accel_reg_data_error[write_reg_num][1]);
 8001170:	f7ff ff3a 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 8001174:	79fa      	ldrb	r2, [r7, #7]
 8001176:	4928      	ldr	r1, [pc, #160]	@ (8001218 <bmi088_accel_init+0x16c>)
 8001178:	4613      	mov	r3, r2
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	4413      	add	r3, r2
 800117e:	440b      	add	r3, r1
 8001180:	7818      	ldrb	r0, [r3, #0]
 8001182:	79fa      	ldrb	r2, [r7, #7]
 8001184:	4924      	ldr	r1, [pc, #144]	@ (8001218 <bmi088_accel_init+0x16c>)
 8001186:	4613      	mov	r3, r2
 8001188:	005b      	lsls	r3, r3, #1
 800118a:	4413      	add	r3, r2
 800118c:	440b      	add	r3, r1
 800118e:	3301      	adds	r3, #1
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	4619      	mov	r1, r3
 8001194:	f000 f9c4 	bl	8001520 <BMI088_write_single_reg>
 8001198:	f7ff ff32 	bl	8001000 <BMI088_ACCEL_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800119c:	2096      	movs	r0, #150	@ 0x96
 800119e:	f7ff fedd 	bl	8000f5c <BMI088_delay_us>

        BMI088_accel_read_single_reg(write_BMI088_accel_reg_data_error[write_reg_num][0], res);
 80011a2:	f7ff ff21 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 80011a6:	79fa      	ldrb	r2, [r7, #7]
 80011a8:	491b      	ldr	r1, [pc, #108]	@ (8001218 <bmi088_accel_init+0x16c>)
 80011aa:	4613      	mov	r3, r2
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	4413      	add	r3, r2
 80011b0:	440b      	add	r3, r1
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff ff44 	bl	8001048 <BMI088_read_write_byte>
 80011c0:	2055      	movs	r0, #85	@ 0x55
 80011c2:	f7ff ff41 	bl	8001048 <BMI088_read_write_byte>
 80011c6:	2055      	movs	r0, #85	@ 0x55
 80011c8:	f7ff ff3e 	bl	8001048 <BMI088_read_write_byte>
 80011cc:	4603      	mov	r3, r0
 80011ce:	71bb      	strb	r3, [r7, #6]
 80011d0:	f7ff ff16 	bl	8001000 <BMI088_ACCEL_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80011d4:	2096      	movs	r0, #150	@ 0x96
 80011d6:	f7ff fec1 	bl	8000f5c <BMI088_delay_us>

        if (res != write_BMI088_accel_reg_data_error[write_reg_num][1])
 80011da:	79fa      	ldrb	r2, [r7, #7]
 80011dc:	490e      	ldr	r1, [pc, #56]	@ (8001218 <bmi088_accel_init+0x16c>)
 80011de:	4613      	mov	r3, r2
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	4413      	add	r3, r2
 80011e4:	440b      	add	r3, r1
 80011e6:	3301      	adds	r3, #1
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	79ba      	ldrb	r2, [r7, #6]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d008      	beq.n	8001202 <bmi088_accel_init+0x156>
        {
            return write_BMI088_accel_reg_data_error[write_reg_num][2];
 80011f0:	79fa      	ldrb	r2, [r7, #7]
 80011f2:	4909      	ldr	r1, [pc, #36]	@ (8001218 <bmi088_accel_init+0x16c>)
 80011f4:	4613      	mov	r3, r2
 80011f6:	005b      	lsls	r3, r3, #1
 80011f8:	4413      	add	r3, r2
 80011fa:	440b      	add	r3, r1
 80011fc:	3302      	adds	r3, #2
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	e006      	b.n	8001210 <bmi088_accel_init+0x164>
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_ACCEL_REG_NUM; write_reg_num++)
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	3301      	adds	r3, #1
 8001206:	71fb      	strb	r3, [r7, #7]
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	2b05      	cmp	r3, #5
 800120c:	d9b0      	bls.n	8001170 <bmi088_accel_init+0xc4>
        }
    }
    return BMI088_NO_ERROR;
 800120e:	2300      	movs	r3, #0
}
 8001210:	4618      	mov	r0, r3
 8001212:	3708      	adds	r7, #8
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	2400000c 	.word	0x2400000c

0800121c <bmi088_gyro_init>:
* @retval:     	uint8_t - 锟斤拷锟斤拷锟斤拷锟
* @details:    	BMI088锟斤拷锟斤拷锟角达拷锟斤拷锟斤拷锟斤拷始锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷通锟脚硷拷椤锟斤拷锟斤拷锟轿伙拷锟斤拷锟斤拷眉拇锟斤拷锟叫达拷爰帮拷锟斤拷
************************************************************************
**/
uint8_t bmi088_gyro_init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
    uint8_t write_reg_num = 0;
 8001222:	2300      	movs	r3, #0
 8001224:	71fb      	strb	r3, [r7, #7]
    uint8_t res = 0;
 8001226:	2300      	movs	r3, #0
 8001228:	71bb      	strb	r3, [r7, #6]

    //check commiunication
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 800122a:	f7ff fef5 	bl	8001018 <BMI088_GYRO_NS_L>
 800122e:	1dbb      	adds	r3, r7, #6
 8001230:	4619      	mov	r1, r3
 8001232:	2000      	movs	r0, #0
 8001234:	f000 f988 	bl	8001548 <BMI088_read_single_reg>
 8001238:	f7ff fefa 	bl	8001030 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800123c:	2096      	movs	r0, #150	@ 0x96
 800123e:	f7ff fe8d 	bl	8000f5c <BMI088_delay_us>
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 8001242:	f7ff fee9 	bl	8001018 <BMI088_GYRO_NS_L>
 8001246:	1dbb      	adds	r3, r7, #6
 8001248:	4619      	mov	r1, r3
 800124a:	2000      	movs	r0, #0
 800124c:	f000 f97c 	bl	8001548 <BMI088_read_single_reg>
 8001250:	f7ff feee 	bl	8001030 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8001254:	2096      	movs	r0, #150	@ 0x96
 8001256:	f7ff fe81 	bl	8000f5c <BMI088_delay_us>

    //reset the gyro sensor
    BMI088_gyro_write_single_reg(BMI088_GYRO_SOFTRESET, BMI088_GYRO_SOFTRESET_VALUE);
 800125a:	f7ff fedd 	bl	8001018 <BMI088_GYRO_NS_L>
 800125e:	21b6      	movs	r1, #182	@ 0xb6
 8001260:	2014      	movs	r0, #20
 8001262:	f000 f95d 	bl	8001520 <BMI088_write_single_reg>
 8001266:	f7ff fee3 	bl	8001030 <BMI088_GYRO_NS_H>
    BMI088_delay_ms(BMI088_LONG_DELAY_TIME);
 800126a:	2050      	movs	r0, #80	@ 0x50
 800126c:	f7ff fe62 	bl	8000f34 <BMI088_delay_ms>
    //check commiunication is normal after reset
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 8001270:	f7ff fed2 	bl	8001018 <BMI088_GYRO_NS_L>
 8001274:	1dbb      	adds	r3, r7, #6
 8001276:	4619      	mov	r1, r3
 8001278:	2000      	movs	r0, #0
 800127a:	f000 f965 	bl	8001548 <BMI088_read_single_reg>
 800127e:	f7ff fed7 	bl	8001030 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8001282:	2096      	movs	r0, #150	@ 0x96
 8001284:	f7ff fe6a 	bl	8000f5c <BMI088_delay_us>
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 8001288:	f7ff fec6 	bl	8001018 <BMI088_GYRO_NS_L>
 800128c:	1dbb      	adds	r3, r7, #6
 800128e:	4619      	mov	r1, r3
 8001290:	2000      	movs	r0, #0
 8001292:	f000 f959 	bl	8001548 <BMI088_read_single_reg>
 8001296:	f7ff fecb 	bl	8001030 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800129a:	2096      	movs	r0, #150	@ 0x96
 800129c:	f7ff fe5e 	bl	8000f5c <BMI088_delay_us>

    // check the "who am I"
    if (res != BMI088_GYRO_CHIP_ID_VALUE)
 80012a0:	79bb      	ldrb	r3, [r7, #6]
 80012a2:	2b0f      	cmp	r3, #15
 80012a4:	d001      	beq.n	80012aa <bmi088_gyro_init+0x8e>
    {
        return BMI088_NO_SENSOR;
 80012a6:	23ff      	movs	r3, #255	@ 0xff
 80012a8:	e049      	b.n	800133e <bmi088_gyro_init+0x122>
    }

    //set gyro sonsor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_GYRO_REG_NUM; write_reg_num++)
 80012aa:	2300      	movs	r3, #0
 80012ac:	71fb      	strb	r3, [r7, #7]
 80012ae:	e042      	b.n	8001336 <bmi088_gyro_init+0x11a>
    {

        BMI088_gyro_write_single_reg(write_BMI088_gyro_reg_data_error[write_reg_num][0], write_BMI088_gyro_reg_data_error[write_reg_num][1]);
 80012b0:	f7ff feb2 	bl	8001018 <BMI088_GYRO_NS_L>
 80012b4:	79fa      	ldrb	r2, [r7, #7]
 80012b6:	4924      	ldr	r1, [pc, #144]	@ (8001348 <bmi088_gyro_init+0x12c>)
 80012b8:	4613      	mov	r3, r2
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	4413      	add	r3, r2
 80012be:	440b      	add	r3, r1
 80012c0:	7818      	ldrb	r0, [r3, #0]
 80012c2:	79fa      	ldrb	r2, [r7, #7]
 80012c4:	4920      	ldr	r1, [pc, #128]	@ (8001348 <bmi088_gyro_init+0x12c>)
 80012c6:	4613      	mov	r3, r2
 80012c8:	005b      	lsls	r3, r3, #1
 80012ca:	4413      	add	r3, r2
 80012cc:	440b      	add	r3, r1
 80012ce:	3301      	adds	r3, #1
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	4619      	mov	r1, r3
 80012d4:	f000 f924 	bl	8001520 <BMI088_write_single_reg>
 80012d8:	f7ff feaa 	bl	8001030 <BMI088_GYRO_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80012dc:	2096      	movs	r0, #150	@ 0x96
 80012de:	f7ff fe3d 	bl	8000f5c <BMI088_delay_us>

        BMI088_gyro_read_single_reg(write_BMI088_gyro_reg_data_error[write_reg_num][0], res);
 80012e2:	f7ff fe99 	bl	8001018 <BMI088_GYRO_NS_L>
 80012e6:	79fa      	ldrb	r2, [r7, #7]
 80012e8:	4917      	ldr	r1, [pc, #92]	@ (8001348 <bmi088_gyro_init+0x12c>)
 80012ea:	4613      	mov	r3, r2
 80012ec:	005b      	lsls	r3, r3, #1
 80012ee:	4413      	add	r3, r2
 80012f0:	440b      	add	r3, r1
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	1dba      	adds	r2, r7, #6
 80012f6:	4611      	mov	r1, r2
 80012f8:	4618      	mov	r0, r3
 80012fa:	f000 f925 	bl	8001548 <BMI088_read_single_reg>
 80012fe:	f7ff fe97 	bl	8001030 <BMI088_GYRO_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8001302:	2096      	movs	r0, #150	@ 0x96
 8001304:	f7ff fe2a 	bl	8000f5c <BMI088_delay_us>

        if (res != write_BMI088_gyro_reg_data_error[write_reg_num][1])
 8001308:	79fa      	ldrb	r2, [r7, #7]
 800130a:	490f      	ldr	r1, [pc, #60]	@ (8001348 <bmi088_gyro_init+0x12c>)
 800130c:	4613      	mov	r3, r2
 800130e:	005b      	lsls	r3, r3, #1
 8001310:	4413      	add	r3, r2
 8001312:	440b      	add	r3, r1
 8001314:	3301      	adds	r3, #1
 8001316:	781a      	ldrb	r2, [r3, #0]
 8001318:	79bb      	ldrb	r3, [r7, #6]
 800131a:	429a      	cmp	r2, r3
 800131c:	d008      	beq.n	8001330 <bmi088_gyro_init+0x114>
        {
            return write_BMI088_gyro_reg_data_error[write_reg_num][2];
 800131e:	79fa      	ldrb	r2, [r7, #7]
 8001320:	4909      	ldr	r1, [pc, #36]	@ (8001348 <bmi088_gyro_init+0x12c>)
 8001322:	4613      	mov	r3, r2
 8001324:	005b      	lsls	r3, r3, #1
 8001326:	4413      	add	r3, r2
 8001328:	440b      	add	r3, r1
 800132a:	3302      	adds	r3, #2
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	e006      	b.n	800133e <bmi088_gyro_init+0x122>
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_GYRO_REG_NUM; write_reg_num++)
 8001330:	79fb      	ldrb	r3, [r7, #7]
 8001332:	3301      	adds	r3, #1
 8001334:	71fb      	strb	r3, [r7, #7]
 8001336:	79fb      	ldrb	r3, [r7, #7]
 8001338:	2b05      	cmp	r3, #5
 800133a:	d9b9      	bls.n	80012b0 <bmi088_gyro_init+0x94>
        }
    }

    return BMI088_NO_ERROR;
 800133c:	2300      	movs	r3, #0
}
 800133e:	4618      	mov	r0, r3
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	24000020 	.word	0x24000020

0800134c <BMI088_read>:
* @retval:     	void
* @details:    	锟斤拷取BMI088锟斤拷锟斤拷锟斤拷锟斤拷锟捷ｏ拷锟斤拷锟斤拷锟斤拷锟劫度★拷锟斤拷锟斤拷锟角猴拷锟铰讹拷
************************************************************************
**/
void BMI088_read(float gyro[3], float accel[3], float *temperate)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b088      	sub	sp, #32
 8001350:	af00      	add	r7, sp, #0
 8001352:	60f8      	str	r0, [r7, #12]
 8001354:	60b9      	str	r1, [r7, #8]
 8001356:	607a      	str	r2, [r7, #4]
    uint8_t buf[8] = {0, 0, 0, 0, 0, 0};
 8001358:	f107 0314 	add.w	r3, r7, #20
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
    int16_t bmi088_raw_temp;

    BMI088_accel_read_muli_reg(BMI088_ACCEL_XOUT_L, buf, 6);
 8001362:	f7ff fe41 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 8001366:	2092      	movs	r0, #146	@ 0x92
 8001368:	f7ff fe6e 	bl	8001048 <BMI088_read_write_byte>
 800136c:	f107 0314 	add.w	r3, r7, #20
 8001370:	2206      	movs	r2, #6
 8001372:	4619      	mov	r1, r3
 8001374:	2012      	movs	r0, #18
 8001376:	f000 f8ff 	bl	8001578 <BMI088_read_muli_reg>
 800137a:	f7ff fe41 	bl	8001000 <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[1]) << 8) | buf[0];
 800137e:	7d7b      	ldrb	r3, [r7, #21]
 8001380:	b21b      	sxth	r3, r3
 8001382:	021b      	lsls	r3, r3, #8
 8001384:	b21a      	sxth	r2, r3
 8001386:	7d3b      	ldrb	r3, [r7, #20]
 8001388:	b21b      	sxth	r3, r3
 800138a:	4313      	orrs	r3, r2
 800138c:	83fb      	strh	r3, [r7, #30]
    accel[0] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 800138e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001392:	ee07 3a90 	vmov	s15, r3
 8001396:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800139a:	4b5f      	ldr	r3, [pc, #380]	@ (8001518 <BMI088_read+0x1cc>)
 800139c:	edd3 7a00 	vldr	s15, [r3]
 80013a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	edc3 7a00 	vstr	s15, [r3]
    bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 80013aa:	7dfb      	ldrb	r3, [r7, #23]
 80013ac:	b21b      	sxth	r3, r3
 80013ae:	021b      	lsls	r3, r3, #8
 80013b0:	b21a      	sxth	r2, r3
 80013b2:	7dbb      	ldrb	r3, [r7, #22]
 80013b4:	b21b      	sxth	r3, r3
 80013b6:	4313      	orrs	r3, r2
 80013b8:	83fb      	strh	r3, [r7, #30]
    accel[1] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 80013ba:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80013be:	ee07 3a90 	vmov	s15, r3
 80013c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013c6:	4b54      	ldr	r3, [pc, #336]	@ (8001518 <BMI088_read+0x1cc>)
 80013c8:	edd3 7a00 	vldr	s15, [r3]
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	3304      	adds	r3, #4
 80013d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013d4:	edc3 7a00 	vstr	s15, [r3]
    bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 80013d8:	7e7b      	ldrb	r3, [r7, #25]
 80013da:	b21b      	sxth	r3, r3
 80013dc:	021b      	lsls	r3, r3, #8
 80013de:	b21a      	sxth	r2, r3
 80013e0:	7e3b      	ldrb	r3, [r7, #24]
 80013e2:	b21b      	sxth	r3, r3
 80013e4:	4313      	orrs	r3, r2
 80013e6:	83fb      	strh	r3, [r7, #30]
    accel[2] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 80013e8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80013ec:	ee07 3a90 	vmov	s15, r3
 80013f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013f4:	4b48      	ldr	r3, [pc, #288]	@ (8001518 <BMI088_read+0x1cc>)
 80013f6:	edd3 7a00 	vldr	s15, [r3]
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	3308      	adds	r3, #8
 80013fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001402:	edc3 7a00 	vstr	s15, [r3]

    BMI088_gyro_read_muli_reg(BMI088_GYRO_CHIP_ID, buf, 8);
 8001406:	f7ff fe07 	bl	8001018 <BMI088_GYRO_NS_L>
 800140a:	f107 0314 	add.w	r3, r7, #20
 800140e:	2208      	movs	r2, #8
 8001410:	4619      	mov	r1, r3
 8001412:	2000      	movs	r0, #0
 8001414:	f000 f8b0 	bl	8001578 <BMI088_read_muli_reg>
 8001418:	f7ff fe0a 	bl	8001030 <BMI088_GYRO_NS_H>
    if(buf[0] == BMI088_GYRO_CHIP_ID_VALUE)
 800141c:	7d3b      	ldrb	r3, [r7, #20]
 800141e:	2b0f      	cmp	r3, #15
 8001420:	d143      	bne.n	80014aa <BMI088_read+0x15e>
    {
        bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 8001422:	7dfb      	ldrb	r3, [r7, #23]
 8001424:	b21b      	sxth	r3, r3
 8001426:	021b      	lsls	r3, r3, #8
 8001428:	b21a      	sxth	r2, r3
 800142a:	7dbb      	ldrb	r3, [r7, #22]
 800142c:	b21b      	sxth	r3, r3
 800142e:	4313      	orrs	r3, r2
 8001430:	83fb      	strh	r3, [r7, #30]
        gyro[0] = bmi088_raw_temp * BMI088_GYRO_SEN;
 8001432:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001436:	ee07 3a90 	vmov	s15, r3
 800143a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800143e:	4b37      	ldr	r3, [pc, #220]	@ (800151c <BMI088_read+0x1d0>)
 8001440:	edd3 7a00 	vldr	s15, [r3]
 8001444:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	edc3 7a00 	vstr	s15, [r3]
        bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 800144e:	7e7b      	ldrb	r3, [r7, #25]
 8001450:	b21b      	sxth	r3, r3
 8001452:	021b      	lsls	r3, r3, #8
 8001454:	b21a      	sxth	r2, r3
 8001456:	7e3b      	ldrb	r3, [r7, #24]
 8001458:	b21b      	sxth	r3, r3
 800145a:	4313      	orrs	r3, r2
 800145c:	83fb      	strh	r3, [r7, #30]
        gyro[1] = bmi088_raw_temp * BMI088_GYRO_SEN;
 800145e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001462:	ee07 3a90 	vmov	s15, r3
 8001466:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800146a:	4b2c      	ldr	r3, [pc, #176]	@ (800151c <BMI088_read+0x1d0>)
 800146c:	edd3 7a00 	vldr	s15, [r3]
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	3304      	adds	r3, #4
 8001474:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001478:	edc3 7a00 	vstr	s15, [r3]
        bmi088_raw_temp = (int16_t)((buf[7]) << 8) | buf[6];
 800147c:	7efb      	ldrb	r3, [r7, #27]
 800147e:	b21b      	sxth	r3, r3
 8001480:	021b      	lsls	r3, r3, #8
 8001482:	b21a      	sxth	r2, r3
 8001484:	7ebb      	ldrb	r3, [r7, #26]
 8001486:	b21b      	sxth	r3, r3
 8001488:	4313      	orrs	r3, r2
 800148a:	83fb      	strh	r3, [r7, #30]
        gyro[2] = bmi088_raw_temp * BMI088_GYRO_SEN;
 800148c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001490:	ee07 3a90 	vmov	s15, r3
 8001494:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001498:	4b20      	ldr	r3, [pc, #128]	@ (800151c <BMI088_read+0x1d0>)
 800149a:	edd3 7a00 	vldr	s15, [r3]
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	3308      	adds	r3, #8
 80014a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014a6:	edc3 7a00 	vstr	s15, [r3]
    }
    BMI088_accel_read_muli_reg(BMI088_TEMP_M, buf, 2);
 80014aa:	f7ff fd9d 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 80014ae:	20a2      	movs	r0, #162	@ 0xa2
 80014b0:	f7ff fdca 	bl	8001048 <BMI088_read_write_byte>
 80014b4:	f107 0314 	add.w	r3, r7, #20
 80014b8:	2202      	movs	r2, #2
 80014ba:	4619      	mov	r1, r3
 80014bc:	2022      	movs	r0, #34	@ 0x22
 80014be:	f000 f85b 	bl	8001578 <BMI088_read_muli_reg>
 80014c2:	f7ff fd9d 	bl	8001000 <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[0] << 3) | (buf[1] >> 5));
 80014c6:	7d3b      	ldrb	r3, [r7, #20]
 80014c8:	b21b      	sxth	r3, r3
 80014ca:	00db      	lsls	r3, r3, #3
 80014cc:	b21a      	sxth	r2, r3
 80014ce:	7d7b      	ldrb	r3, [r7, #21]
 80014d0:	095b      	lsrs	r3, r3, #5
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	b21b      	sxth	r3, r3
 80014d6:	4313      	orrs	r3, r2
 80014d8:	83fb      	strh	r3, [r7, #30]

    if (bmi088_raw_temp > 1023)
 80014da:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80014de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014e2:	db04      	blt.n	80014ee <BMI088_read+0x1a2>
    {
        bmi088_raw_temp -= 2048;
 80014e4:	8bfb      	ldrh	r3, [r7, #30]
 80014e6:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 80014ea:	b29b      	uxth	r3, r3
 80014ec:	83fb      	strh	r3, [r7, #30]
    }

    *temperate = bmi088_raw_temp * BMI088_TEMP_FACTOR + BMI088_TEMP_OFFSET;
 80014ee:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80014f2:	ee07 3a90 	vmov	s15, r3
 80014f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014fa:	eeb4 7a00 	vmov.f32	s14, #64	@ 0x3e000000  0.125
 80014fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001502:	eeb3 7a07 	vmov.f32	s14, #55	@ 0x41b80000  23.0
 8001506:	ee77 7a87 	vadd.f32	s15, s15, s14
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	edc3 7a00 	vstr	s15, [r3]
}
 8001510:	bf00      	nop
 8001512:	3720      	adds	r7, #32
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	24000004 	.word	0x24000004
 800151c:	24000008 	.word	0x24000008

08001520 <BMI088_write_single_reg>:
* @retval:     	void
* @details:    	锟斤拷BMI088锟斤拷锟斤拷锟斤拷写锟诫单锟斤拷锟侥达拷锟斤拷锟斤拷锟斤拷锟斤拷
************************************************************************
**/
static void BMI088_write_single_reg(uint8_t reg, uint8_t data)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	4603      	mov	r3, r0
 8001528:	460a      	mov	r2, r1
 800152a:	71fb      	strb	r3, [r7, #7]
 800152c:	4613      	mov	r3, r2
 800152e:	71bb      	strb	r3, [r7, #6]
    BMI088_read_write_byte(reg);
 8001530:	79fb      	ldrb	r3, [r7, #7]
 8001532:	4618      	mov	r0, r3
 8001534:	f7ff fd88 	bl	8001048 <BMI088_read_write_byte>
    BMI088_read_write_byte(data);
 8001538:	79bb      	ldrb	r3, [r7, #6]
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff fd84 	bl	8001048 <BMI088_read_write_byte>
}
 8001540:	bf00      	nop
 8001542:	3708      	adds	r7, #8
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}

08001548 <BMI088_read_single_reg>:
* @retval:     	void
* @details:    	锟斤拷BMI088锟斤拷锟斤拷锟斤拷锟斤拷取锟斤拷锟斤拷锟侥达拷锟斤拷锟斤拷锟斤拷锟斤拷
************************************************************************
**/
static void BMI088_read_single_reg(uint8_t reg, uint8_t *return_data)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	4603      	mov	r3, r0
 8001550:	6039      	str	r1, [r7, #0]
 8001552:	71fb      	strb	r3, [r7, #7]
    BMI088_read_write_byte(reg | 0x80);
 8001554:	79fb      	ldrb	r3, [r7, #7]
 8001556:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800155a:	b2db      	uxtb	r3, r3
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff fd73 	bl	8001048 <BMI088_read_write_byte>
    *return_data = BMI088_read_write_byte(0x55);
 8001562:	2055      	movs	r0, #85	@ 0x55
 8001564:	f7ff fd70 	bl	8001048 <BMI088_read_write_byte>
 8001568:	4603      	mov	r3, r0
 800156a:	461a      	mov	r2, r3
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	701a      	strb	r2, [r3, #0]
}
 8001570:	bf00      	nop
 8001572:	3708      	adds	r7, #8
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}

08001578 <BMI088_read_muli_reg>:
* @retval:     	void
* @details:    	锟斤拷BMI088锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷取锟斤拷锟斤拷拇锟斤拷锟斤拷锟斤拷锟斤拷锟
************************************************************************
**/
static void BMI088_read_muli_reg(uint8_t reg, uint8_t *buf, uint8_t len)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	4603      	mov	r3, r0
 8001580:	6039      	str	r1, [r7, #0]
 8001582:	71fb      	strb	r3, [r7, #7]
 8001584:	4613      	mov	r3, r2
 8001586:	71bb      	strb	r3, [r7, #6]
    BMI088_read_write_byte(reg | 0x80);
 8001588:	79fb      	ldrb	r3, [r7, #7]
 800158a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800158e:	b2db      	uxtb	r3, r3
 8001590:	4618      	mov	r0, r3
 8001592:	f7ff fd59 	bl	8001048 <BMI088_read_write_byte>

    while (len != 0)
 8001596:	e00c      	b.n	80015b2 <BMI088_read_muli_reg+0x3a>
    {

        *buf = BMI088_read_write_byte(0x55);
 8001598:	2055      	movs	r0, #85	@ 0x55
 800159a:	f7ff fd55 	bl	8001048 <BMI088_read_write_byte>
 800159e:	4603      	mov	r3, r0
 80015a0:	461a      	mov	r2, r3
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	701a      	strb	r2, [r3, #0]
        buf++;
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	3301      	adds	r3, #1
 80015aa:	603b      	str	r3, [r7, #0]
        len--;
 80015ac:	79bb      	ldrb	r3, [r7, #6]
 80015ae:	3b01      	subs	r3, #1
 80015b0:	71bb      	strb	r3, [r7, #6]
    while (len != 0)
 80015b2:	79bb      	ldrb	r3, [r7, #6]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d1ef      	bne.n	8001598 <BMI088_read_muli_reg+0x20>
    }
}
 80015b8:	bf00      	nop
 80015ba:	bf00      	nop
 80015bc:	3708      	adds	r7, #8
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
	...

080015c4 <bsp_can_init>:
**/

extern motor_t j60_motor[6];

void bsp_can_init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
	can_filter_init();
 80015c8:	f000 f820 	bl	800160c <can_filter_init>
	HAL_FDCAN_Start(&hfdcan1);                               //寮FDCAN
 80015cc:	480c      	ldr	r0, [pc, #48]	@ (8001600 <bsp_can_init+0x3c>)
 80015ce:	f003 f95a 	bl	8004886 <HAL_FDCAN_Start>
	HAL_FDCAN_Start(&hfdcan2);
 80015d2:	480c      	ldr	r0, [pc, #48]	@ (8001604 <bsp_can_init+0x40>)
 80015d4:	f003 f957 	bl	8004886 <HAL_FDCAN_Start>
	HAL_FDCAN_Start(&hfdcan3);
 80015d8:	480b      	ldr	r0, [pc, #44]	@ (8001608 <bsp_can_init+0x44>)
 80015da:	f003 f954 	bl	8004886 <HAL_FDCAN_Start>
	HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 80015de:	2200      	movs	r2, #0
 80015e0:	2101      	movs	r1, #1
 80015e2:	4807      	ldr	r0, [pc, #28]	@ (8001600 <bsp_can_init+0x3c>)
 80015e4:	f003 fb42 	bl	8004c6c <HAL_FDCAN_ActivateNotification>
	HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 80015e8:	2200      	movs	r2, #0
 80015ea:	2101      	movs	r1, #1
 80015ec:	4805      	ldr	r0, [pc, #20]	@ (8001604 <bsp_can_init+0x40>)
 80015ee:	f003 fb3d 	bl	8004c6c <HAL_FDCAN_ActivateNotification>
	HAL_FDCAN_ActivateNotification(&hfdcan3, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 80015f2:	2200      	movs	r2, #0
 80015f4:	2101      	movs	r1, #1
 80015f6:	4804      	ldr	r0, [pc, #16]	@ (8001608 <bsp_can_init+0x44>)
 80015f8:	f003 fb38 	bl	8004c6c <HAL_FDCAN_ActivateNotification>
}
 80015fc:	bf00      	nop
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	24000104 	.word	0x24000104
 8001604:	240001a4 	.word	0x240001a4
 8001608:	24000244 	.word	0x24000244

0800160c <can_filter_init>:
* @retval:     	void
* @details:    	CAN婊ゆ尝ㄥ濮
************************************************************************
**/
void can_filter_init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b08a      	sub	sp, #40	@ 0x28
 8001610:	af02      	add	r7, sp, #8
	FDCAN_FilterTypeDef fdcan_filter;
	
	fdcan_filter.IdType = FDCAN_STANDARD_ID;                       //ID
 8001612:	2300      	movs	r3, #0
 8001614:	603b      	str	r3, [r7, #0]
	fdcan_filter.FilterIndex = 0;                                  //婊ゆ尝ㄧ储寮
 8001616:	2300      	movs	r3, #0
 8001618:	607b      	str	r3, [r7, #4]
	fdcan_filter.FilterType = FDCAN_FILTER_MASK;                   
 800161a:	2302      	movs	r3, #2
 800161c:	60bb      	str	r3, [r7, #8]
	fdcan_filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;           //杩婊ゅ0宠FIFO0
 800161e:	2301      	movs	r3, #1
 8001620:	60fb      	str	r3, [r7, #12]
	fdcan_filter.FilterID1 = 0x00;                               
 8001622:	2300      	movs	r3, #0
 8001624:	613b      	str	r3, [r7, #16]
	fdcan_filter.FilterID2 = 0x00;
 8001626:	2300      	movs	r3, #0
 8001628:	617b      	str	r3, [r7, #20]

	HAL_FDCAN_ConfigFilter(&hfdcan1,&fdcan_filter); 		 				  //ユID2
 800162a:	463b      	mov	r3, r7
 800162c:	4619      	mov	r1, r3
 800162e:	480a      	ldr	r0, [pc, #40]	@ (8001658 <can_filter_init+0x4c>)
 8001630:	f003 f83a 	bl	80046a8 <HAL_FDCAN_ConfigFilter>
	//缁ユ跺归涓ID╁ID,涓ュ杩绋甯
	HAL_FDCAN_ConfigGlobalFilter(&hfdcan1,FDCAN_REJECT,FDCAN_REJECT,FDCAN_REJECT_REMOTE,FDCAN_REJECT_REMOTE);
 8001634:	2301      	movs	r3, #1
 8001636:	9300      	str	r3, [sp, #0]
 8001638:	2301      	movs	r3, #1
 800163a:	2202      	movs	r2, #2
 800163c:	2102      	movs	r1, #2
 800163e:	4806      	ldr	r0, [pc, #24]	@ (8001658 <can_filter_init+0x4c>)
 8001640:	f003 f8a8 	bl	8004794 <HAL_FDCAN_ConfigGlobalFilter>
	HAL_FDCAN_ConfigFifoWatermark(&hfdcan1, FDCAN_CFG_RX_FIFO0, 1);
 8001644:	2201      	movs	r2, #1
 8001646:	2101      	movs	r1, #1
 8001648:	4803      	ldr	r0, [pc, #12]	@ (8001658 <can_filter_init+0x4c>)
 800164a:	f003 f8d0 	bl	80047ee <HAL_FDCAN_ConfigFifoWatermark>
//	HAL_FDCAN_ConfigFifoWatermark(&hfdcan1, FDCAN_CFG_RX_FIFO1, 1);
//	HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_TX_COMPLETE, FDCAN_TX_BUFFER0);
}
 800164e:	bf00      	nop
 8001650:	3720      	adds	r7, #32
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	24000104 	.word	0x24000104

0800165c <fdcanx_send_data>:
* @retval:     	void
* @details:    	版
************************************************************************
**/
uint8_t fdcanx_send_data(hcan_t *hfdcan, uint16_t id, uint8_t *data, uint32_t len)
{	
 800165c:	b580      	push	{r7, lr}
 800165e:	b08e      	sub	sp, #56	@ 0x38
 8001660:	af00      	add	r7, sp, #0
 8001662:	60f8      	str	r0, [r7, #12]
 8001664:	607a      	str	r2, [r7, #4]
 8001666:	603b      	str	r3, [r7, #0]
 8001668:	460b      	mov	r3, r1
 800166a:	817b      	strh	r3, [r7, #10]
    FDCAN_TxHeaderTypeDef pTxHeader;
    pTxHeader.Identifier=id;
 800166c:	897b      	ldrh	r3, [r7, #10]
 800166e:	617b      	str	r3, [r7, #20]
    pTxHeader.IdType=FDCAN_STANDARD_ID;
 8001670:	2300      	movs	r3, #0
 8001672:	61bb      	str	r3, [r7, #24]
    pTxHeader.TxFrameType=FDCAN_DATA_FRAME;
 8001674:	2300      	movs	r3, #0
 8001676:	61fb      	str	r3, [r7, #28]
	
	if(len<=8)
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	2b08      	cmp	r3, #8
 800167c:	d801      	bhi.n	8001682 <fdcanx_send_data+0x26>
		pTxHeader.DataLength = len;
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	623b      	str	r3, [r7, #32]
	if(len==12)
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	2b0c      	cmp	r3, #12
 8001686:	d101      	bne.n	800168c <fdcanx_send_data+0x30>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_12;
 8001688:	2309      	movs	r3, #9
 800168a:	623b      	str	r3, [r7, #32]
	if(len==16)
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	2b10      	cmp	r3, #16
 8001690:	d101      	bne.n	8001696 <fdcanx_send_data+0x3a>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_16;
 8001692:	230a      	movs	r3, #10
 8001694:	623b      	str	r3, [r7, #32]
	if(len==20)
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	2b14      	cmp	r3, #20
 800169a:	d101      	bne.n	80016a0 <fdcanx_send_data+0x44>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_20;
 800169c:	230b      	movs	r3, #11
 800169e:	623b      	str	r3, [r7, #32]
	if(len==24)
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	2b18      	cmp	r3, #24
 80016a4:	d101      	bne.n	80016aa <fdcanx_send_data+0x4e>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_24;
 80016a6:	230c      	movs	r3, #12
 80016a8:	623b      	str	r3, [r7, #32]
	if(len==32)
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	2b20      	cmp	r3, #32
 80016ae:	d101      	bne.n	80016b4 <fdcanx_send_data+0x58>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_32;
 80016b0:	230d      	movs	r3, #13
 80016b2:	623b      	str	r3, [r7, #32]
	if(len==48)
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	2b30      	cmp	r3, #48	@ 0x30
 80016b8:	d101      	bne.n	80016be <fdcanx_send_data+0x62>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_48;
 80016ba:	230e      	movs	r3, #14
 80016bc:	623b      	str	r3, [r7, #32]
	if(len==64)
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	2b40      	cmp	r3, #64	@ 0x40
 80016c2:	d101      	bne.n	80016c8 <fdcanx_send_data+0x6c>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_64;
 80016c4:	230f      	movs	r3, #15
 80016c6:	623b      	str	r3, [r7, #32]
	
    pTxHeader.ErrorStateIndicator=FDCAN_ESI_ACTIVE;
 80016c8:	2300      	movs	r3, #0
 80016ca:	627b      	str	r3, [r7, #36]	@ 0x24
    pTxHeader.BitRateSwitch=FDCAN_BRS_ON;
 80016cc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80016d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    pTxHeader.FDFormat=FDCAN_FD_CAN;
 80016d2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80016d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pTxHeader.TxEventFifoControl=FDCAN_NO_TX_EVENTS;
 80016d8:	2300      	movs	r3, #0
 80016da:	633b      	str	r3, [r7, #48]	@ 0x30
    pTxHeader.MessageMarker=0;
 80016dc:	2300      	movs	r3, #0
 80016de:	637b      	str	r3, [r7, #52]	@ 0x34
 
	if(HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &pTxHeader, data)!=HAL_OK) 
 80016e0:	f107 0314 	add.w	r3, r7, #20
 80016e4:	687a      	ldr	r2, [r7, #4]
 80016e6:	4619      	mov	r1, r3
 80016e8:	68f8      	ldr	r0, [r7, #12]
 80016ea:	f003 f8f7 	bl	80048dc <HAL_FDCAN_AddMessageToTxFifoQ>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <fdcanx_send_data+0x9c>
		return 1;//
 80016f4:	2301      	movs	r3, #1
 80016f6:	e000      	b.n	80016fa <fdcanx_send_data+0x9e>
	return 0;	
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3738      	adds	r7, #56	@ 0x38
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}

08001702 <fdcanx_receive>:
* @retval:     	ユ剁版垮害
* @details:    	ユ舵版
************************************************************************
**/
uint8_t fdcanx_receive(hcan_t *hfdcan, uint16_t *rec_id, uint8_t *buf)
{	
 8001702:	b580      	push	{r7, lr}
 8001704:	b090      	sub	sp, #64	@ 0x40
 8001706:	af00      	add	r7, sp, #0
 8001708:	60f8      	str	r0, [r7, #12]
 800170a:	60b9      	str	r1, [r7, #8]
 800170c:	607a      	str	r2, [r7, #4]
	FDCAN_RxHeaderTypeDef pRxHeader;
	uint8_t len;
	
	if(HAL_FDCAN_GetRxMessage(hfdcan,FDCAN_RX_FIFO0, &pRxHeader, buf)==HAL_OK)
 800170e:	f107 0214 	add.w	r2, r7, #20
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2140      	movs	r1, #64	@ 0x40
 8001716:	68f8      	ldr	r0, [r7, #12]
 8001718:	f003 f93c 	bl	8004994 <HAL_FDCAN_GetRxMessage>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d13c      	bne.n	800179c <fdcanx_receive+0x9a>
	{
		*rec_id = pRxHeader.Identifier;
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	b29a      	uxth	r2, r3
 8001726:	68bb      	ldr	r3, [r7, #8]
 8001728:	801a      	strh	r2, [r3, #0]
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_8)
 800172a:	6a3b      	ldr	r3, [r7, #32]
 800172c:	2b08      	cmp	r3, #8
 800172e:	d802      	bhi.n	8001736 <fdcanx_receive+0x34>
			len = pRxHeader.DataLength;
 8001730:	6a3b      	ldr	r3, [r7, #32]
 8001732:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_12)
 8001736:	6a3b      	ldr	r3, [r7, #32]
 8001738:	2b09      	cmp	r3, #9
 800173a:	d802      	bhi.n	8001742 <fdcanx_receive+0x40>
			len = 12;
 800173c:	230c      	movs	r3, #12
 800173e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_16)
 8001742:	6a3b      	ldr	r3, [r7, #32]
 8001744:	2b0a      	cmp	r3, #10
 8001746:	d802      	bhi.n	800174e <fdcanx_receive+0x4c>
			len = 16;
 8001748:	2310      	movs	r3, #16
 800174a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_20)
 800174e:	6a3b      	ldr	r3, [r7, #32]
 8001750:	2b0b      	cmp	r3, #11
 8001752:	d802      	bhi.n	800175a <fdcanx_receive+0x58>
			len = 20;
 8001754:	2314      	movs	r3, #20
 8001756:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_24)
 800175a:	6a3b      	ldr	r3, [r7, #32]
 800175c:	2b0c      	cmp	r3, #12
 800175e:	d802      	bhi.n	8001766 <fdcanx_receive+0x64>
			len = 24;
 8001760:	2318      	movs	r3, #24
 8001762:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_32)
 8001766:	6a3b      	ldr	r3, [r7, #32]
 8001768:	2b0d      	cmp	r3, #13
 800176a:	d802      	bhi.n	8001772 <fdcanx_receive+0x70>
			len = 32;
 800176c:	2320      	movs	r3, #32
 800176e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_48)
 8001772:	6a3b      	ldr	r3, [r7, #32]
 8001774:	2b0e      	cmp	r3, #14
 8001776:	d802      	bhi.n	800177e <fdcanx_receive+0x7c>
			len = 48;
 8001778:	2330      	movs	r3, #48	@ 0x30
 800177a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_64)
 800177e:	6a3b      	ldr	r3, [r7, #32]
 8001780:	2b0f      	cmp	r3, #15
 8001782:	d802      	bhi.n	800178a <fdcanx_receive+0x88>
			len = 64;
 8001784:	2340      	movs	r3, #64	@ 0x40
 8001786:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength == 1){ //self added
 800178a:	6a3b      	ldr	r3, [r7, #32]
 800178c:	2b01      	cmp	r3, #1
 800178e:	d102      	bne.n	8001796 <fdcanx_receive+0x94>
			len = 8;
 8001790:	2308      	movs	r3, #8
 8001792:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		}
		return len;//ユ舵版
 8001796:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800179a:	e000      	b.n	800179e <fdcanx_receive+0x9c>
	}
	return 0;	
 800179c:	2300      	movs	r3, #0
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3740      	adds	r7, #64	@ 0x40
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
	...

080017a8 <fdcan1_rx_callback>:


uint8_t rx_data1[8] = {0};
uint16_t rec_id1;
void fdcan1_rx_callback(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
	uint8_t len = fdcanx_receive(&hfdcan1, &rec_id1, rx_data1);
 80017ae:	4a24      	ldr	r2, [pc, #144]	@ (8001840 <fdcan1_rx_callback+0x98>)
 80017b0:	4924      	ldr	r1, [pc, #144]	@ (8001844 <fdcan1_rx_callback+0x9c>)
 80017b2:	4825      	ldr	r0, [pc, #148]	@ (8001848 <fdcan1_rx_callback+0xa0>)
 80017b4:	f7ff ffa5 	bl	8001702 <fdcanx_receive>
 80017b8:	4603      	mov	r3, r0
 80017ba:	70fb      	strb	r3, [r7, #3]
	
	// Extract motor ID from CAN ID (lower 5 bits)
	uint8_t motor_id = rec_id1 & 0x0F;
 80017bc:	4b21      	ldr	r3, [pc, #132]	@ (8001844 <fdcan1_rx_callback+0x9c>)
 80017be:	881b      	ldrh	r3, [r3, #0]
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	f003 030f 	and.w	r3, r3, #15
 80017c6:	70bb      	strb	r3, [r7, #2]
	
	// Find the motor with this ID using switch case
	motor_t* motor = NULL;
 80017c8:	2300      	movs	r3, #0
 80017ca:	607b      	str	r3, [r7, #4]
	switch(motor_id) {
 80017cc:	78bb      	ldrb	r3, [r7, #2]
 80017ce:	3b01      	subs	r3, #1
 80017d0:	2b05      	cmp	r3, #5
 80017d2:	d831      	bhi.n	8001838 <fdcan1_rx_callback+0x90>
 80017d4:	a201      	add	r2, pc, #4	@ (adr r2, 80017dc <fdcan1_rx_callback+0x34>)
 80017d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017da:	bf00      	nop
 80017dc:	080017f5 	.word	0x080017f5
 80017e0:	080017fb 	.word	0x080017fb
 80017e4:	08001801 	.word	0x08001801
 80017e8:	08001807 	.word	0x08001807
 80017ec:	0800180d 	.word	0x0800180d
 80017f0:	08001813 	.word	0x08001813
		case 1:
			motor = &j60_motor[0];
 80017f4:	4b15      	ldr	r3, [pc, #84]	@ (800184c <fdcan1_rx_callback+0xa4>)
 80017f6:	607b      	str	r3, [r7, #4]
			break;
 80017f8:	e00e      	b.n	8001818 <fdcan1_rx_callback+0x70>
		case 2:
			motor = &j60_motor[1];
 80017fa:	4b15      	ldr	r3, [pc, #84]	@ (8001850 <fdcan1_rx_callback+0xa8>)
 80017fc:	607b      	str	r3, [r7, #4]
			break;
 80017fe:	e00b      	b.n	8001818 <fdcan1_rx_callback+0x70>
		case 3:
			motor = &j60_motor[2];
 8001800:	4b14      	ldr	r3, [pc, #80]	@ (8001854 <fdcan1_rx_callback+0xac>)
 8001802:	607b      	str	r3, [r7, #4]
			break;
 8001804:	e008      	b.n	8001818 <fdcan1_rx_callback+0x70>
		case 4:
			motor = &j60_motor[3];
 8001806:	4b14      	ldr	r3, [pc, #80]	@ (8001858 <fdcan1_rx_callback+0xb0>)
 8001808:	607b      	str	r3, [r7, #4]
			break;
 800180a:	e005      	b.n	8001818 <fdcan1_rx_callback+0x70>
		case 5:
			motor = &j60_motor[4];
 800180c:	4b13      	ldr	r3, [pc, #76]	@ (800185c <fdcan1_rx_callback+0xb4>)
 800180e:	607b      	str	r3, [r7, #4]
			break;
 8001810:	e002      	b.n	8001818 <fdcan1_rx_callback+0x70>
		case 6:
			motor = &j60_motor[5];
 8001812:	4b13      	ldr	r3, [pc, #76]	@ (8001860 <fdcan1_rx_callback+0xb8>)
 8001814:	607b      	str	r3, [r7, #4]
			break;
 8001816:	bf00      	nop
			// Invalid motor ID, do nothing
			return;
	}
	
	// Update motor feedback data
	motor->para.id = motor_id;
 8001818:	78ba      	ldrb	r2, [r7, #2]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	605a      	str	r2, [r3, #4]
	if (len == 8){
 800181e:	78fb      	ldrb	r3, [r7, #3]
 8001820:	2b08      	cmp	r3, #8
 8001822:	d104      	bne.n	800182e <fdcan1_rx_callback+0x86>
		J60_Enable_Feedback(motor, rx_data1);
 8001824:	4906      	ldr	r1, [pc, #24]	@ (8001840 <fdcan1_rx_callback+0x98>)
 8001826:	6878      	ldr	r0, [r7, #4]
 8001828:	f000 fbfa 	bl	8002020 <J60_Enable_Feedback>
 800182c:	e005      	b.n	800183a <fdcan1_rx_callback+0x92>
	}else{
		J60_Process_Feedback(motor, rx_data1);
 800182e:	4904      	ldr	r1, [pc, #16]	@ (8001840 <fdcan1_rx_callback+0x98>)
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f000 fb2b 	bl	8001e8c <J60_Process_Feedback>
 8001836:	e000      	b.n	800183a <fdcan1_rx_callback+0x92>
			return;
 8001838:	bf00      	nop
	}

}
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	240000cc 	.word	0x240000cc
 8001844:	240000d4 	.word	0x240000d4
 8001848:	24000104 	.word	0x24000104
 800184c:	2400567c 	.word	0x2400567c
 8001850:	240056f8 	.word	0x240056f8
 8001854:	24005774 	.word	0x24005774
 8001858:	240057f0 	.word	0x240057f0
 800185c:	2400586c 	.word	0x2400586c
 8001860:	240058e8 	.word	0x240058e8

08001864 <fdcan2_rx_callback>:
uint8_t rx_data2[8] = {0};
uint16_t rec_id2;
void fdcan2_rx_callback(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
	fdcanx_receive(&hfdcan2, &rec_id2, rx_data2);
 8001868:	4a03      	ldr	r2, [pc, #12]	@ (8001878 <fdcan2_rx_callback+0x14>)
 800186a:	4904      	ldr	r1, [pc, #16]	@ (800187c <fdcan2_rx_callback+0x18>)
 800186c:	4804      	ldr	r0, [pc, #16]	@ (8001880 <fdcan2_rx_callback+0x1c>)
 800186e:	f7ff ff48 	bl	8001702 <fdcanx_receive>
	
	// Extract motor ID from CAN ID (lower 5 bits)
//	uint8_t motor_id = rec_id2 & 0x1F;
	
}
 8001872:	bf00      	nop
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	240000d8 	.word	0x240000d8
 800187c:	240000e0 	.word	0x240000e0
 8001880:	240001a4 	.word	0x240001a4

08001884 <fdcan3_rx_callback>:
uint8_t rx_data3[8] = {0};
uint16_t rec_id3;
void fdcan3_rx_callback(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
	fdcanx_receive(&hfdcan3, &rec_id3, rx_data3);
 8001888:	4a03      	ldr	r2, [pc, #12]	@ (8001898 <fdcan3_rx_callback+0x14>)
 800188a:	4904      	ldr	r1, [pc, #16]	@ (800189c <fdcan3_rx_callback+0x18>)
 800188c:	4804      	ldr	r0, [pc, #16]	@ (80018a0 <fdcan3_rx_callback+0x1c>)
 800188e:	f7ff ff38 	bl	8001702 <fdcanx_receive>
	
	// Extract motor ID from CAN ID (lower 5 bits)
//	uint8_t motor_id = rec_id3 & 0x1F;
	
}
 8001892:	bf00      	nop
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	240000e4 	.word	0x240000e4
 800189c:	240000ec 	.word	0x240000ec
 80018a0:	24000244 	.word	0x24000244

080018a4 <HAL_FDCAN_RxFifo0Callback>:


void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	6039      	str	r1, [r7, #0]
    if(hfdcan == &hfdcan1)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4a0a      	ldr	r2, [pc, #40]	@ (80018dc <HAL_FDCAN_RxFifo0Callback+0x38>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d101      	bne.n	80018ba <HAL_FDCAN_RxFifo0Callback+0x16>
	{
		fdcan1_rx_callback();
 80018b6:	f7ff ff77 	bl	80017a8 <fdcan1_rx_callback>
	}
	if(hfdcan == &hfdcan2)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	4a08      	ldr	r2, [pc, #32]	@ (80018e0 <HAL_FDCAN_RxFifo0Callback+0x3c>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d101      	bne.n	80018c6 <HAL_FDCAN_RxFifo0Callback+0x22>
	{
		fdcan2_rx_callback();
 80018c2:	f7ff ffcf 	bl	8001864 <fdcan2_rx_callback>
	}
	if(hfdcan == &hfdcan3)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4a06      	ldr	r2, [pc, #24]	@ (80018e4 <HAL_FDCAN_RxFifo0Callback+0x40>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d101      	bne.n	80018d2 <HAL_FDCAN_RxFifo0Callback+0x2e>
	{
		fdcan3_rx_callback();
 80018ce:	f7ff ffd9 	bl	8001884 <fdcan3_rx_callback>
	}
}
 80018d2:	bf00      	nop
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	24000104 	.word	0x24000104
 80018e0:	240001a4 	.word	0x240001a4
 80018e4:	24000244 	.word	0x24000244

080018e8 <Buzzer_Init>:
static void Buzzer_SetDutyCycle(uint8_t duty_percent);

/**
 * @brief Initialize the buzzer
 */
void Buzzer_Init(void) {
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
    // Start PWM on TIM12 Channel 2
    HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 80018ec:	2104      	movs	r1, #4
 80018ee:	4805      	ldr	r0, [pc, #20]	@ (8001904 <Buzzer_Init+0x1c>)
 80018f0:	f007 ff4a 	bl	8009788 <HAL_TIM_PWM_Start>
    
    // Initially turn off the buzzer
    Buzzer_Stop();
 80018f4:	f000 f840 	bl	8001978 <Buzzer_Stop>
    
    buzzer_state = BUZZER_OFF;
 80018f8:	4b03      	ldr	r3, [pc, #12]	@ (8001908 <Buzzer_Init+0x20>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	701a      	strb	r2, [r3, #0]
}
 80018fe:	bf00      	nop
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	240015c0 	.word	0x240015c0
 8001908:	240000ee 	.word	0x240000ee

0800190c <Buzzer_PlayTone>:
/**
 * @brief Play a tone with specified frequency and duration
 * @param frequency Frequency in Hz (20-20000 typical range)
 * @param duration_ms Duration in milliseconds
 */
void Buzzer_PlayTone(uint32_t frequency, uint32_t duration_ms) {
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	6039      	str	r1, [r7, #0]
    if (frequency == 0) {
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d102      	bne.n	8001922 <Buzzer_PlayTone+0x16>
        Buzzer_Stop();
 800191c:	f000 f82c 	bl	8001978 <Buzzer_Stop>
        return;
 8001920:	e00a      	b.n	8001938 <Buzzer_PlayTone+0x2c>
    }
    
    Buzzer_PlayToneAsync(frequency);
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f000 f80c 	bl	8001940 <Buzzer_PlayToneAsync>
    
    if (duration_ms > 0) {
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d004      	beq.n	8001938 <Buzzer_PlayTone+0x2c>
        osDelay(duration_ms);
 800192e:	6838      	ldr	r0, [r7, #0]
 8001930:	f00b ff2f 	bl	800d792 <osDelay>
        Buzzer_Stop();
 8001934:	f000 f820 	bl	8001978 <Buzzer_Stop>
    }
}
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
	...

08001940 <Buzzer_PlayToneAsync>:

/**
 * @brief Play a tone asynchronously (non-blocking)
 * @param frequency Frequency in Hz
 */
void Buzzer_PlayToneAsync(uint32_t frequency) {
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
    if (frequency == 0) {
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d102      	bne.n	8001954 <Buzzer_PlayToneAsync+0x14>
        Buzzer_Stop();
 800194e:	f000 f813 	bl	8001978 <Buzzer_Stop>
        return;
 8001952:	e00a      	b.n	800196a <Buzzer_PlayToneAsync+0x2a>
    }
    
    Buzzer_SetFrequency(frequency);
 8001954:	6878      	ldr	r0, [r7, #4]
 8001956:	f000 f86f 	bl	8001a38 <Buzzer_SetFrequency>
    Buzzer_SetDutyCycle(buzzer_volume);
 800195a:	4b05      	ldr	r3, [pc, #20]	@ (8001970 <Buzzer_PlayToneAsync+0x30>)
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	4618      	mov	r0, r3
 8001960:	f000 f898 	bl	8001a94 <Buzzer_SetDutyCycle>
    buzzer_state = BUZZER_ON;
 8001964:	4b03      	ldr	r3, [pc, #12]	@ (8001974 <Buzzer_PlayToneAsync+0x34>)
 8001966:	2201      	movs	r2, #1
 8001968:	701a      	strb	r2, [r3, #0]
}
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	24000032 	.word	0x24000032
 8001974:	240000ee 	.word	0x240000ee

08001978 <Buzzer_Stop>:

/**
 * @brief Stop the buzzer
 */
void Buzzer_Stop(void) {
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
    // Set duty cycle to 0 to stop sound
    TIM12->CCR2 = 0;
 800197c:	4b05      	ldr	r3, [pc, #20]	@ (8001994 <Buzzer_Stop+0x1c>)
 800197e:	2200      	movs	r2, #0
 8001980:	639a      	str	r2, [r3, #56]	@ 0x38
    buzzer_state = BUZZER_OFF;
 8001982:	4b05      	ldr	r3, [pc, #20]	@ (8001998 <Buzzer_Stop+0x20>)
 8001984:	2200      	movs	r2, #0
 8001986:	701a      	strb	r2, [r3, #0]
}
 8001988:	bf00      	nop
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop
 8001994:	40001800 	.word	0x40001800
 8001998:	240000ee 	.word	0x240000ee

0800199c <Buzzer_SetVolume>:

/**
 * @brief Set buzzer volume (duty cycle)
 * @param volume_percent Volume from 0-100%
 */
void Buzzer_SetVolume(uint8_t volume_percent) {
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	4603      	mov	r3, r0
 80019a4:	71fb      	strb	r3, [r7, #7]
    if (volume_percent > 100) {
 80019a6:	79fb      	ldrb	r3, [r7, #7]
 80019a8:	2b64      	cmp	r3, #100	@ 0x64
 80019aa:	d901      	bls.n	80019b0 <Buzzer_SetVolume+0x14>
        volume_percent = 100;
 80019ac:	2364      	movs	r3, #100	@ 0x64
 80019ae:	71fb      	strb	r3, [r7, #7]
    }
    
    buzzer_volume = volume_percent;
 80019b0:	4a07      	ldr	r2, [pc, #28]	@ (80019d0 <Buzzer_SetVolume+0x34>)
 80019b2:	79fb      	ldrb	r3, [r7, #7]
 80019b4:	7013      	strb	r3, [r2, #0]
    
    // If buzzer is currently on, update the duty cycle
    if (buzzer_state == BUZZER_ON) {
 80019b6:	4b07      	ldr	r3, [pc, #28]	@ (80019d4 <Buzzer_SetVolume+0x38>)
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	2b01      	cmp	r3, #1
 80019bc:	d104      	bne.n	80019c8 <Buzzer_SetVolume+0x2c>
        Buzzer_SetDutyCycle(buzzer_volume);
 80019be:	4b04      	ldr	r3, [pc, #16]	@ (80019d0 <Buzzer_SetVolume+0x34>)
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	4618      	mov	r0, r3
 80019c4:	f000 f866 	bl	8001a94 <Buzzer_SetDutyCycle>
    }
}
 80019c8:	bf00      	nop
 80019ca:	3708      	adds	r7, #8
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	24000032 	.word	0x24000032
 80019d4:	240000ee 	.word	0x240000ee

080019d8 <Buzzer_Alert>:
}

/**
 * @brief Play an alert sound
 */
void Buzzer_Alert(void) {
 80019d8:	b580      	push	{r7, lr}
 80019da:	af00      	add	r7, sp, #0
    Buzzer_PlayTone(NOTE_ALERT, 200); // 200ms alert
 80019dc:	21c8      	movs	r1, #200	@ 0xc8
 80019de:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80019e2:	f7ff ff93 	bl	800190c <Buzzer_PlayTone>
}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}

080019ea <Buzzer_PlayMelody>:
 * @brief Play a melody
 * @param frequencies Array of frequencies
 * @param durations Array of durations in ms
 * @param length Number of notes
 */
void Buzzer_PlayMelody(const uint32_t* frequencies, const uint32_t* durations, uint8_t length) {
 80019ea:	b580      	push	{r7, lr}
 80019ec:	b086      	sub	sp, #24
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	60f8      	str	r0, [r7, #12]
 80019f2:	60b9      	str	r1, [r7, #8]
 80019f4:	4613      	mov	r3, r2
 80019f6:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < length; i++) {
 80019f8:	2300      	movs	r3, #0
 80019fa:	75fb      	strb	r3, [r7, #23]
 80019fc:	e012      	b.n	8001a24 <Buzzer_PlayMelody+0x3a>
        Buzzer_PlayTone(frequencies[i], durations[i]);
 80019fe:	7dfb      	ldrb	r3, [r7, #23]
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	68fa      	ldr	r2, [r7, #12]
 8001a04:	4413      	add	r3, r2
 8001a06:	6818      	ldr	r0, [r3, #0]
 8001a08:	7dfb      	ldrb	r3, [r7, #23]
 8001a0a:	009b      	lsls	r3, r3, #2
 8001a0c:	68ba      	ldr	r2, [r7, #8]
 8001a0e:	4413      	add	r3, r2
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4619      	mov	r1, r3
 8001a14:	f7ff ff7a 	bl	800190c <Buzzer_PlayTone>
        osDelay(50); // Small gap between notes
 8001a18:	2032      	movs	r0, #50	@ 0x32
 8001a1a:	f00b feba 	bl	800d792 <osDelay>
    for (uint8_t i = 0; i < length; i++) {
 8001a1e:	7dfb      	ldrb	r3, [r7, #23]
 8001a20:	3301      	adds	r3, #1
 8001a22:	75fb      	strb	r3, [r7, #23]
 8001a24:	7dfa      	ldrb	r2, [r7, #23]
 8001a26:	79fb      	ldrb	r3, [r7, #7]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d3e8      	bcc.n	80019fe <Buzzer_PlayMelody+0x14>
    }
}
 8001a2c:	bf00      	nop
 8001a2e:	bf00      	nop
 8001a30:	3718      	adds	r7, #24
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
	...

08001a38 <Buzzer_SetFrequency>:

/**
 * @brief Set the PWM frequency for the buzzer
 * @param frequency Desired frequency in Hz
 */
static void Buzzer_SetFrequency(uint32_t frequency) {
 8001a38:	b480      	push	{r7}
 8001a3a:	b085      	sub	sp, #20
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
    if (frequency == 0) return;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d01a      	beq.n	8001a7c <Buzzer_SetFrequency+0x44>
    
    // Calculate ARR value for the given frequency
    // ARR = (Timer Clock / Prescaler) / frequency - 1
    uint32_t arr = (timer_clock_freq / prescaler) / frequency - 1;
 8001a46:	4b10      	ldr	r3, [pc, #64]	@ (8001a88 <Buzzer_SetFrequency+0x50>)
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	4b10      	ldr	r3, [pc, #64]	@ (8001a8c <Buzzer_SetFrequency+0x54>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	fbb2 f2f3 	udiv	r2, r2, r3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a58:	3b01      	subs	r3, #1
 8001a5a:	60fb      	str	r3, [r7, #12]
    
    // Ensure ARR is within valid range
    if (arr < 1) arr = 1;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d101      	bne.n	8001a66 <Buzzer_SetFrequency+0x2e>
 8001a62:	2301      	movs	r3, #1
 8001a64:	60fb      	str	r3, [r7, #12]
    if (arr > 65535) arr = 65535; // 16-bit timer
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a6c:	d302      	bcc.n	8001a74 <Buzzer_SetFrequency+0x3c>
 8001a6e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a72:	60fb      	str	r3, [r7, #12]
    
    TIM12->ARR = arr;
 8001a74:	4a06      	ldr	r2, [pc, #24]	@ (8001a90 <Buzzer_SetFrequency+0x58>)
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001a7a:	e000      	b.n	8001a7e <Buzzer_SetFrequency+0x46>
    if (frequency == 0) return;
 8001a7c:	bf00      	nop
}
 8001a7e:	3714      	adds	r7, #20
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr
 8001a88:	24000034 	.word	0x24000034
 8001a8c:	24000038 	.word	0x24000038
 8001a90:	40001800 	.word	0x40001800

08001a94 <Buzzer_SetDutyCycle>:

/**
 * @brief Set the PWM duty cycle (volume)
 * @param duty_percent Duty cycle percentage (0-100)
 */
static void Buzzer_SetDutyCycle(uint8_t duty_percent) {
 8001a94:	b480      	push	{r7}
 8001a96:	b085      	sub	sp, #20
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	71fb      	strb	r3, [r7, #7]
    if (duty_percent > 100) duty_percent = 100;
 8001a9e:	79fb      	ldrb	r3, [r7, #7]
 8001aa0:	2b64      	cmp	r3, #100	@ 0x64
 8001aa2:	d901      	bls.n	8001aa8 <Buzzer_SetDutyCycle+0x14>
 8001aa4:	2364      	movs	r3, #100	@ 0x64
 8001aa6:	71fb      	strb	r3, [r7, #7]
    
    uint32_t arr = TIM12->ARR;
 8001aa8:	4b0a      	ldr	r3, [pc, #40]	@ (8001ad4 <Buzzer_SetDutyCycle+0x40>)
 8001aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aac:	60fb      	str	r3, [r7, #12]
    uint32_t ccr = (arr * duty_percent) / 100;
 8001aae:	79fb      	ldrb	r3, [r7, #7]
 8001ab0:	68fa      	ldr	r2, [r7, #12]
 8001ab2:	fb02 f303 	mul.w	r3, r2, r3
 8001ab6:	4a08      	ldr	r2, [pc, #32]	@ (8001ad8 <Buzzer_SetDutyCycle+0x44>)
 8001ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8001abc:	095b      	lsrs	r3, r3, #5
 8001abe:	60bb      	str	r3, [r7, #8]
    
    TIM12->CCR2 = ccr;
 8001ac0:	4a04      	ldr	r2, [pc, #16]	@ (8001ad4 <Buzzer_SetDutyCycle+0x40>)
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001ac6:	bf00      	nop
 8001ac8:	3714      	adds	r7, #20
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	40001800 	.word	0x40001800
 8001ad8:	51eb851f 	.word	0x51eb851f

08001adc <Buzzer_PlayStartupMelody>:

/**
 * @brief Play startup melody for 2 seconds
 * This function initializes the buzzer and plays a startup melody
 */
void Buzzer_PlayStartupMelody(void) {
 8001adc:	b5b0      	push	{r4, r5, r7, lr}
 8001ade:	b08e      	sub	sp, #56	@ 0x38
 8001ae0:	af00      	add	r7, sp, #0
    // Initialize buzzer system
    Buzzer_Init();
 8001ae2:	f7ff ff01 	bl	80018e8 <Buzzer_Init>
    Buzzer_SetVolume(30); // Set moderate volume (30%)
 8001ae6:	201e      	movs	r0, #30
 8001ae8:	f7ff ff58 	bl	800199c <Buzzer_SetVolume>
    
    // Define startup melody - plays for approximately 2 seconds
    const uint32_t melody_frequencies[] = {NOTE_C4, NOTE_E4, NOTE_G4, NOTE_C5, NOTE_G4, NOTE_E4, NOTE_C4};
 8001aec:	4b10      	ldr	r3, [pc, #64]	@ (8001b30 <Buzzer_PlayStartupMelody+0x54>)
 8001aee:	f107 041c 	add.w	r4, r7, #28
 8001af2:	461d      	mov	r5, r3
 8001af4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001af6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001af8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001afc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    const uint32_t melody_durations[] = {250, 250, 250, 300, 250, 250, 400};
 8001b00:	4b0c      	ldr	r3, [pc, #48]	@ (8001b34 <Buzzer_PlayStartupMelody+0x58>)
 8001b02:	463c      	mov	r4, r7
 8001b04:	461d      	mov	r5, r3
 8001b06:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b08:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b0a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b0e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    
    // Play melody
    Buzzer_PlayMelody(melody_frequencies, melody_durations, 7);
 8001b12:	4639      	mov	r1, r7
 8001b14:	f107 031c 	add.w	r3, r7, #28
 8001b18:	2207      	movs	r2, #7
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f7ff ff65 	bl	80019ea <Buzzer_PlayMelody>
    osDelay(500); // Small additional delay for safety
 8001b20:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001b24:	f00b fe35 	bl	800d792 <osDelay>
}
 8001b28:	bf00      	nop
 8001b2a:	3738      	adds	r7, #56	@ 0x38
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bdb0      	pop	{r4, r5, r7, pc}
 8001b30:	08011c60 	.word	0x08011c60
 8001b34:	08011c7c 	.word	0x08011c7c

08001b38 <Enable_J60_Motor>:
#include <math.h>



void Enable_J60_Motor(motor_t *motor)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
    uint32_t can_id = (motor->id & 0x1F) | (2 << 5); // Enable command index = 2
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b46:	b29b      	uxth	r3, r3
 8001b48:	f003 031f 	and.w	r3, r3, #31
 8001b4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001b50:	60fb      	str	r3, [r7, #12]
    uint8_t dummy_data[1] = {0}; // In case DLC=0 is not allowed
 8001b52:	2300      	movs	r3, #0
 8001b54:	723b      	strb	r3, [r7, #8]

    // Send with DLC = 0 or 1 depending on FDCAN config
    switch(motor->can_number) {
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	789b      	ldrb	r3, [r3, #2]
 8001b5a:	2b03      	cmp	r3, #3
 8001b5c:	d018      	beq.n	8001b90 <Enable_J60_Motor+0x58>
 8001b5e:	2b03      	cmp	r3, #3
 8001b60:	dc1f      	bgt.n	8001ba2 <Enable_J60_Motor+0x6a>
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d002      	beq.n	8001b6c <Enable_J60_Motor+0x34>
 8001b66:	2b02      	cmp	r3, #2
 8001b68:	d009      	beq.n	8001b7e <Enable_J60_Motor+0x46>
        case 3:
            fdcanx_send_data(&hfdcan3, can_id, dummy_data, 0);
            break;
        default:
            // Invalid CAN number, do nothing or handle error
            break;
 8001b6a:	e01a      	b.n	8001ba2 <Enable_J60_Motor+0x6a>
            fdcanx_send_data(&hfdcan1, can_id, dummy_data, 0);
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	b299      	uxth	r1, r3
 8001b70:	f107 0208 	add.w	r2, r7, #8
 8001b74:	2300      	movs	r3, #0
 8001b76:	480d      	ldr	r0, [pc, #52]	@ (8001bac <Enable_J60_Motor+0x74>)
 8001b78:	f7ff fd70 	bl	800165c <fdcanx_send_data>
            break;
 8001b7c:	e012      	b.n	8001ba4 <Enable_J60_Motor+0x6c>
            fdcanx_send_data(&hfdcan2, can_id, dummy_data, 0);
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	b299      	uxth	r1, r3
 8001b82:	f107 0208 	add.w	r2, r7, #8
 8001b86:	2300      	movs	r3, #0
 8001b88:	4809      	ldr	r0, [pc, #36]	@ (8001bb0 <Enable_J60_Motor+0x78>)
 8001b8a:	f7ff fd67 	bl	800165c <fdcanx_send_data>
            break;
 8001b8e:	e009      	b.n	8001ba4 <Enable_J60_Motor+0x6c>
            fdcanx_send_data(&hfdcan3, can_id, dummy_data, 0);
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	b299      	uxth	r1, r3
 8001b94:	f107 0208 	add.w	r2, r7, #8
 8001b98:	2300      	movs	r3, #0
 8001b9a:	4806      	ldr	r0, [pc, #24]	@ (8001bb4 <Enable_J60_Motor+0x7c>)
 8001b9c:	f7ff fd5e 	bl	800165c <fdcanx_send_data>
            break;
 8001ba0:	e000      	b.n	8001ba4 <Enable_J60_Motor+0x6c>
            break;
 8001ba2:	bf00      	nop
    }
}
 8001ba4:	bf00      	nop
 8001ba6:	3710      	adds	r7, #16
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	24000104 	.word	0x24000104
 8001bb0:	240001a4 	.word	0x240001a4
 8001bb4:	24000244 	.word	0x24000244

08001bb8 <Init_J60_Motor>:

// Initialize a single J60 motor with specified ID and CAN channel
void Init_J60_Motor(motor_t *motor, int16_t motor_id, uint8_t can_channel, float rad_offset)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b085      	sub	sp, #20
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	60f8      	str	r0, [r7, #12]
 8001bc0:	460b      	mov	r3, r1
 8001bc2:	ed87 0a01 	vstr	s0, [r7, #4]
 8001bc6:	817b      	strh	r3, [r7, #10]
 8001bc8:	4613      	mov	r3, r2
 8001bca:	727b      	strb	r3, [r7, #9]
    // Set motor identification
    motor->id = motor_id;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	897a      	ldrh	r2, [r7, #10]
 8001bd0:	801a      	strh	r2, [r3, #0]
    motor->can_number = can_channel;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	7a7a      	ldrb	r2, [r7, #9]
 8001bd6:	709a      	strb	r2, [r3, #2]
    
    // Initialize all control commands to zero
    motor->cmd.pos_set = 0.0f;
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	f04f 0200 	mov.w	r2, #0
 8001bde:	665a      	str	r2, [r3, #100]	@ 0x64
    motor->cmd.vel_set = 0.0f;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	f04f 0200 	mov.w	r2, #0
 8001be6:	669a      	str	r2, [r3, #104]	@ 0x68
    motor->cmd.kp_set = 0.0f;
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	f04f 0200 	mov.w	r2, #0
 8001bee:	66da      	str	r2, [r3, #108]	@ 0x6c
    motor->cmd.kd_set = 0.0f;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	f04f 0200 	mov.w	r2, #0
 8001bf6:	671a      	str	r2, [r3, #112]	@ 0x70
    motor->cmd.tor_set = 0.0f;
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	f04f 0200 	mov.w	r2, #0
 8001bfe:	675a      	str	r2, [r3, #116]	@ 0x74
    
    // Initialize feedback parameters to zero/safe values
    motor->para.id = 0;
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	2200      	movs	r2, #0
 8001c04:	605a      	str	r2, [r3, #4]
    motor->para.state = 0;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	609a      	str	r2, [r3, #8]
    motor->para.p_int = 0;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	60da      	str	r2, [r3, #12]
    motor->para.v_int = 0;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	2200      	movs	r2, #0
 8001c16:	611a      	str	r2, [r3, #16]
    motor->para.t_int = 0;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	615a      	str	r2, [r3, #20]
    motor->para.kp_int = 0;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	2200      	movs	r2, #0
 8001c22:	619a      	str	r2, [r3, #24]
    motor->para.kd_int = 0;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2200      	movs	r2, #0
 8001c28:	61da      	str	r2, [r3, #28]
    motor->para.pos = 0.0f;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	f04f 0200 	mov.w	r2, #0
 8001c30:	621a      	str	r2, [r3, #32]
    motor->para.vel = 0.0f;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	f04f 0200 	mov.w	r2, #0
 8001c38:	625a      	str	r2, [r3, #36]	@ 0x24
    motor->para.tor = 0.0f;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	f04f 0200 	mov.w	r2, #0
 8001c40:	629a      	str	r2, [r3, #40]	@ 0x28
    motor->para.Kp = 0.0f;
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	f04f 0200 	mov.w	r2, #0
 8001c48:	62da      	str	r2, [r3, #44]	@ 0x2c
    motor->para.Kd = 0.0f;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	f04f 0200 	mov.w	r2, #0
 8001c50:	631a      	str	r2, [r3, #48]	@ 0x30
    motor->para.Tmos = 0.0f;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	f04f 0200 	mov.w	r2, #0
 8001c58:	635a      	str	r2, [r3, #52]	@ 0x34
    motor->para.Tcoil = 0.0f;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	f04f 0200 	mov.w	r2, #0
 8001c60:	639a      	str	r2, [r3, #56]	@ 0x38
    motor->para.temperature = 0.0f;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	f04f 0200 	mov.w	r2, #0
 8001c68:	63da      	str	r2, [r3, #60]	@ 0x3c
    motor->para.torque = 0.0f;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	f04f 0200 	mov.w	r2, #0
 8001c70:	641a      	str	r2, [r3, #64]	@ 0x40
    motor->para.speed = 0.0f;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	f04f 0200 	mov.w	r2, #0
 8001c78:	645a      	str	r2, [r3, #68]	@ 0x44
    motor->para.encoder_angle = 0.0f;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	f04f 0200 	mov.w	r2, #0
 8001c80:	649a      	str	r2, [r3, #72]	@ 0x48
    motor->para.previous_angle = 0.0f;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	f04f 0200 	mov.w	r2, #0
 8001c88:	64da      	str	r2, [r3, #76]	@ 0x4c
    motor->para.rotations = 0;
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	651a      	str	r2, [r3, #80]	@ 0x50
    motor->para.heartbeat = 0;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	2200      	movs	r2, #0
 8001c94:	655a      	str	r2, [r3, #84]	@ 0x54
    motor->para.ping = 0;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	659a      	str	r2, [r3, #88]	@ 0x58
    motor->para.online = 1;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	65da      	str	r2, [r3, #92]	@ 0x5c
    motor->para.safety_stop = 0; // Initialize safety stop flag
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

    motor->rad_offset = rad_offset;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	687a      	ldr	r2, [r7, #4]
 8001cae:	679a      	str	r2, [r3, #120]	@ 0x78
}
 8001cb0:	bf00      	nop
 8001cb2:	3714      	adds	r7, #20
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <Send_J60_Motor_Command>:

// Send control command to a single J60 motor
void Send_J60_Motor_Command(motor_t *motor)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b08a      	sub	sp, #40	@ 0x28
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]

	float pos_set_after_offset = motor->cmd.pos_set - motor->rad_offset;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	ed93 7a19 	vldr	s14, [r3, #100]	@ 0x64
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
 8001cd0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cd4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    uint16_t pos_u16 = MAP_F32_TO_U16(pos_set_after_offset, -40.0f, 40.0f);
 8001cd8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001cdc:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 8001e64 <Send_J60_Motor_Command+0x1a8>
 8001ce0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001ce4:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8001e68 <Send_J60_Motor_Command+0x1ac>
 8001ce8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001cec:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8001e6c <Send_J60_Motor_Command+0x1b0>
 8001cf0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cf4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001cf8:	ee17 3a90 	vmov	r3, s15
 8001cfc:	847b      	strh	r3, [r7, #34]	@ 0x22
    uint16_t vel_u14 = MAP_F32_TO_U14(motor->cmd.vel_set, -40.0f, 40.0f);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 8001d04:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 8001e64 <Send_J60_Motor_Command+0x1a8>
 8001d08:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d0c:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8001e70 <Send_J60_Motor_Command+0x1b4>
 8001d10:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d14:	eddf 6a55 	vldr	s13, [pc, #340]	@ 8001e6c <Send_J60_Motor_Command+0x1b0>
 8001d18:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d20:	ee17 3a90 	vmov	r3, s15
 8001d24:	843b      	strh	r3, [r7, #32]
    uint16_t kp_u10  = MAP_F32_TO_U10(motor->cmd.kp_set, 0.0f, 1023.0f);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
 8001d2c:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 8001e74 <Send_J60_Motor_Command+0x1b8>
 8001d30:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d34:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8001e74 <Send_J60_Motor_Command+0x1b8>
 8001d38:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d40:	ee17 3a90 	vmov	r3, s15
 8001d44:	83fb      	strh	r3, [r7, #30]
    uint8_t  kd_u8   = MAP_F32_TO_U8(motor->cmd.kd_set, 0.0f, 51.0f);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 8001d4c:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8001e78 <Send_J60_Motor_Command+0x1bc>
 8001d50:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d54:	eddf 6a49 	vldr	s13, [pc, #292]	@ 8001e7c <Send_J60_Motor_Command+0x1c0>
 8001d58:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d60:	edc7 7a00 	vstr	s15, [r7]
 8001d64:	783b      	ldrb	r3, [r7, #0]
 8001d66:	777b      	strb	r3, [r7, #29]
    uint16_t torque_u16 = MAP_F32_TO_U16(motor->cmd.tor_set, -40.0f, 40.0f);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 8001d6e:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8001e64 <Send_J60_Motor_Command+0x1a8>
 8001d72:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d76:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8001e68 <Send_J60_Motor_Command+0x1ac>
 8001d7a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d7e:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8001e6c <Send_J60_Motor_Command+0x1b0>
 8001d82:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d8a:	ee17 3a90 	vmov	r3, s15
 8001d8e:	837b      	strh	r3, [r7, #26]

    uint8_t cmd_data[8] = {0};
 8001d90:	f107 030c 	add.w	r3, r7, #12
 8001d94:	2200      	movs	r2, #0
 8001d96:	601a      	str	r2, [r3, #0]
 8001d98:	605a      	str	r2, [r3, #4]
    // Bit30~Bit39: Kp stiffness (10 bits)
    // Bit40~Bit47: Kd damping (8 bits) 
    // Bit48~Bit63: Target torque (16 bits)
    
    // Bit0~Bit15: Target angle (bytes 0-1)
    cmd_data[0] = pos_u16 & 0xFF;           // Lower 8 bits
 8001d9a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	733b      	strb	r3, [r7, #12]
    cmd_data[1] = (pos_u16 >> 8) & 0xFF;    // Upper 8 bits
 8001da0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001da2:	0a1b      	lsrs	r3, r3, #8
 8001da4:	b29b      	uxth	r3, r3
 8001da6:	b2db      	uxtb	r3, r3
 8001da8:	737b      	strb	r3, [r7, #13]
    
    // Bit16~Bit29: Target velocity (14 bits spanning bytes 2-3)
    cmd_data[2] = vel_u14 & 0xFF;           // Lower 8 bits of velocity (bits 16-23)
 8001daa:	8c3b      	ldrh	r3, [r7, #32]
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	73bb      	strb	r3, [r7, #14]
    cmd_data[3] = (vel_u14 >> 8) & 0x3F;    // Upper 6 bits of velocity (bits 24-29)
 8001db0:	8c3b      	ldrh	r3, [r7, #32]
 8001db2:	0a1b      	lsrs	r3, r3, #8
 8001db4:	b29b      	uxth	r3, r3
 8001db6:	b2db      	uxtb	r3, r3
 8001db8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	73fb      	strb	r3, [r7, #15]
    
    // Bit30~Bit39: Kp (10 bits, 2 bits in byte 3, 8 bits in byte 4)
    cmd_data[3] |= ((kp_u10 & 0x03) << 6);  // Lower 2 bits of Kp (bits 30-31)
 8001dc0:	7bfb      	ldrb	r3, [r7, #15]
 8001dc2:	b25a      	sxtb	r2, r3
 8001dc4:	8bfb      	ldrh	r3, [r7, #30]
 8001dc6:	b25b      	sxtb	r3, r3
 8001dc8:	019b      	lsls	r3, r3, #6
 8001dca:	b25b      	sxtb	r3, r3
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	b25b      	sxtb	r3, r3
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	73fb      	strb	r3, [r7, #15]
    cmd_data[4] = (kp_u10 >> 2) & 0xFF;     // Upper 8 bits of Kp (bits 32-39)
 8001dd4:	8bfb      	ldrh	r3, [r7, #30]
 8001dd6:	089b      	lsrs	r3, r3, #2
 8001dd8:	b29b      	uxth	r3, r3
 8001dda:	b2db      	uxtb	r3, r3
 8001ddc:	743b      	strb	r3, [r7, #16]
    
    // Bit40~Bit47: Kd (8 bits in byte 5)
    cmd_data[5] = kd_u8 & 0xFF;
 8001dde:	7f7b      	ldrb	r3, [r7, #29]
 8001de0:	747b      	strb	r3, [r7, #17]
    
    // Bit48~Bit63: Target torque (16 bits in bytes 6-7)
    cmd_data[6] = torque_u16 & 0xFF;        // Lower 8 bits
 8001de2:	8b7b      	ldrh	r3, [r7, #26]
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	74bb      	strb	r3, [r7, #18]
    cmd_data[7] = (torque_u16 >> 8) & 0xFF; // Upper 8 bits
 8001de8:	8b7b      	ldrh	r3, [r7, #26]
 8001dea:	0a1b      	lsrs	r3, r3, #8
 8001dec:	b29b      	uxth	r3, r3
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	74fb      	strb	r3, [r7, #19]

    //ping+1 mean send msg and receive function should set it back to 0
    motor->para.ping += 1;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df6:	1c5a      	adds	r2, r3, #1
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	659a      	str	r2, [r3, #88]	@ 0x58

    // Create CAN ID: motor_id + command index 4 (control command)
    uint32_t motor_ctrl_id = (motor->id & 0x1F) | (4 << 5);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e02:	b29b      	uxth	r3, r3
 8001e04:	f003 031f 	and.w	r3, r3, #31
 8001e08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e0c:	617b      	str	r3, [r7, #20]

    // Send via appropriate CAN channel
    switch(motor->can_number) {
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	789b      	ldrb	r3, [r3, #2]
 8001e12:	2b03      	cmp	r3, #3
 8001e14:	d018      	beq.n	8001e48 <Send_J60_Motor_Command+0x18c>
 8001e16:	2b03      	cmp	r3, #3
 8001e18:	dc1f      	bgt.n	8001e5a <Send_J60_Motor_Command+0x19e>
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d002      	beq.n	8001e24 <Send_J60_Motor_Command+0x168>
 8001e1e:	2b02      	cmp	r3, #2
 8001e20:	d009      	beq.n	8001e36 <Send_J60_Motor_Command+0x17a>
        case 3:
            fdcanx_send_data(&hfdcan3, motor_ctrl_id, cmd_data, 8);
            break;
        default:
            // Invalid CAN number, do nothing or handle error
            break;
 8001e22:	e01a      	b.n	8001e5a <Send_J60_Motor_Command+0x19e>
            fdcanx_send_data(&hfdcan1, motor_ctrl_id, cmd_data, 8);
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	b299      	uxth	r1, r3
 8001e28:	f107 020c 	add.w	r2, r7, #12
 8001e2c:	2308      	movs	r3, #8
 8001e2e:	4814      	ldr	r0, [pc, #80]	@ (8001e80 <Send_J60_Motor_Command+0x1c4>)
 8001e30:	f7ff fc14 	bl	800165c <fdcanx_send_data>
            break;
 8001e34:	e012      	b.n	8001e5c <Send_J60_Motor_Command+0x1a0>
            fdcanx_send_data(&hfdcan2, motor_ctrl_id, cmd_data, 8);
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	b299      	uxth	r1, r3
 8001e3a:	f107 020c 	add.w	r2, r7, #12
 8001e3e:	2308      	movs	r3, #8
 8001e40:	4810      	ldr	r0, [pc, #64]	@ (8001e84 <Send_J60_Motor_Command+0x1c8>)
 8001e42:	f7ff fc0b 	bl	800165c <fdcanx_send_data>
            break;
 8001e46:	e009      	b.n	8001e5c <Send_J60_Motor_Command+0x1a0>
            fdcanx_send_data(&hfdcan3, motor_ctrl_id, cmd_data, 8);
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	b299      	uxth	r1, r3
 8001e4c:	f107 020c 	add.w	r2, r7, #12
 8001e50:	2308      	movs	r3, #8
 8001e52:	480d      	ldr	r0, [pc, #52]	@ (8001e88 <Send_J60_Motor_Command+0x1cc>)
 8001e54:	f7ff fc02 	bl	800165c <fdcanx_send_data>
            break;
 8001e58:	e000      	b.n	8001e5c <Send_J60_Motor_Command+0x1a0>
            break;
 8001e5a:	bf00      	nop
    }
}
 8001e5c:	bf00      	nop
 8001e5e:	3728      	adds	r7, #40	@ 0x28
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	42200000 	.word	0x42200000
 8001e68:	477fff00 	.word	0x477fff00
 8001e6c:	42a00000 	.word	0x42a00000
 8001e70:	467ffc00 	.word	0x467ffc00
 8001e74:	447fc000 	.word	0x447fc000
 8001e78:	437f0000 	.word	0x437f0000
 8001e7c:	424c0000 	.word	0x424c0000
 8001e80:	24000104 	.word	0x24000104
 8001e84:	240001a4 	.word	0x240001a4
 8001e88:	24000244 	.word	0x24000244

08001e8c <J60_Process_Feedback>:

// Process J60 motor feedback data according to protocol documentation
void J60_Process_Feedback(motor_t *motor, uint8_t *rx_data)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b087      	sub	sp, #28
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	6039      	str	r1, [r7, #0]
    // Bit40~Bit55: 褰 (16 bits)
    // Bit56: 娓╁害蹇浣 (1 bit)
    // Bit57~Bit63: 褰娓╁害 (7 bits)
    
    // Position: 20-bit value (bits 0-19) - little-endian extraction
    uint32_t pos_raw = (uint32_t)rx_data[0] |           // bits 0-7
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	461a      	mov	r2, r3
                       ((uint32_t)rx_data[1] << 8) |    // bits 8-15  
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	021b      	lsls	r3, r3, #8
    uint32_t pos_raw = (uint32_t)rx_data[0] |           // bits 0-7
 8001ea4:	431a      	orrs	r2, r3
                       (((uint32_t)rx_data[2] & 0x0F) << 16); // bits 16-19 (lower 4 bits of byte 2)
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	3302      	adds	r3, #2
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	041b      	lsls	r3, r3, #16
 8001eae:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    uint32_t pos_raw = (uint32_t)rx_data[0] |           // bits 0-7
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	617b      	str	r3, [r7, #20]
    
    // Velocity: 20-bit value (bits 20-39) - spans bytes 2,3,4
    uint32_t vel_raw = (((uint32_t)rx_data[2] & 0xF0) >> 4) |  // bits 20-23 (upper 4 bits of byte 2)
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	3302      	adds	r3, #2
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	091b      	lsrs	r3, r3, #4
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	461a      	mov	r2, r3
                       ((uint32_t)rx_data[3] << 4) |           // bits 24-31
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	3303      	adds	r3, #3
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	011b      	lsls	r3, r3, #4
    uint32_t vel_raw = (((uint32_t)rx_data[2] & 0xF0) >> 4) |  // bits 20-23 (upper 4 bits of byte 2)
 8001eca:	431a      	orrs	r2, r3
                       ((uint32_t)rx_data[4] << 12);           // bits 32-39
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	3304      	adds	r3, #4
 8001ed0:	781b      	ldrb	r3, [r3, #0]
 8001ed2:	031b      	lsls	r3, r3, #12
    uint32_t vel_raw = (((uint32_t)rx_data[2] & 0xF0) >> 4) |  // bits 20-23 (upper 4 bits of byte 2)
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	613b      	str	r3, [r7, #16]
    
    // Torque: 16-bit value (bits 40-55) - little-endian extraction
    uint16_t tor_raw = (uint16_t)rx_data[5] |           // bits 40-47
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	3305      	adds	r3, #5
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	b21a      	sxth	r2, r3
                       ((uint16_t)rx_data[6] << 8);     // bits 48-55
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	3306      	adds	r3, #6
 8001ee4:	781b      	ldrb	r3, [r3, #0]
    uint16_t tor_raw = (uint16_t)rx_data[5] |           // bits 40-47
 8001ee6:	b21b      	sxth	r3, r3
 8001ee8:	021b      	lsls	r3, r3, #8
 8001eea:	b21b      	sxth	r3, r3
 8001eec:	4313      	orrs	r3, r2
 8001eee:	b21b      	sxth	r3, r3
 8001ef0:	81fb      	strh	r3, [r7, #14]
    
    // Temperature flag: bit 56 (bit 0 of byte 7)
    uint8_t temp_flag = rx_data[7] & 0x01;
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	3307      	adds	r3, #7
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	f003 0301 	and.w	r3, r3, #1
 8001efc:	737b      	strb	r3, [r7, #13]
    
    // Temperature: bits 57-63 (bits 1-7 of byte 7)
    uint8_t temp_raw = (rx_data[7] >> 1) & 0x7F;
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	3307      	adds	r3, #7
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	085b      	lsrs	r3, r3, #1
 8001f06:	733b      	strb	r3, [r7, #12]
    
    // Store raw integer values
    motor->para.p_int = pos_raw;
 8001f08:	697a      	ldr	r2, [r7, #20]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	60da      	str	r2, [r3, #12]
    motor->para.v_int = vel_raw;
 8001f0e:	693a      	ldr	r2, [r7, #16]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	611a      	str	r2, [r3, #16]
    motor->para.t_int = tor_raw;
 8001f14:	89fa      	ldrh	r2, [r7, #14]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	615a      	str	r2, [r3, #20]
    
    // Convert to float values using J60 ranges
    float pos_before_offset = MAP_U20_TO_F32(pos_raw, J60_POS_MIN, J60_POS_MAX);
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	ee07 3a90 	vmov	s15, r3
 8001f20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f24:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8002008 <J60_Process_Feedback+0x17c>
 8001f28:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f2c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800200c <J60_Process_Feedback+0x180>
 8001f30:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f34:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8002010 <J60_Process_Feedback+0x184>
 8001f38:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001f3c:	edc7 7a02 	vstr	s15, [r7, #8]
    motor->para.pos = pos_before_offset + motor->rad_offset;  // [-40, +40] rad
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	ed93 7a1e 	vldr	s14, [r3, #120]	@ 0x78
 8001f46:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	edc3 7a08 	vstr	s15, [r3, #32]
    motor->para.vel = MAP_U20_TO_F32(vel_raw, J60_VEL_MIN, J60_VEL_MAX);  // [-40, +40] rad/s
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	ee07 3a90 	vmov	s15, r3
 8001f5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f5e:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8002008 <J60_Process_Feedback+0x17c>
 8001f62:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f66:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800200c <J60_Process_Feedback+0x180>
 8001f6a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f6e:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8002010 <J60_Process_Feedback+0x184>
 8001f72:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    motor->para.tor = MAP_U16_TO_F32(tor_raw, J60_TOR_MIN, J60_TOR_MAX);  // [-40, +40] N路m
 8001f7c:	89fb      	ldrh	r3, [r7, #14]
 8001f7e:	ee07 3a90 	vmov	s15, r3
 8001f82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f86:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8002008 <J60_Process_Feedback+0x17c>
 8001f8a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f8e:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8002014 <J60_Process_Feedback+0x188>
 8001f92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f96:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8002010 <J60_Process_Feedback+0x184>
 8001f9a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
    
    // Process temperature
    motor->para.temperature = MAP_U7_TO_F32(temp_raw, J60_TEMP_MIN, J60_TEMP_MAX);  // [-20, +200] 掳C
 8001fa4:	7b3b      	ldrb	r3, [r7, #12]
 8001fa6:	ee07 3a90 	vmov	s15, r3
 8001faa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fae:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8002018 <J60_Process_Feedback+0x18c>
 8001fb2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001fb6:	eddf 6a19 	vldr	s13, [pc, #100]	@ 800201c <J60_Process_Feedback+0x190>
 8001fba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fbe:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001fc2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    
    // Set temperature type based on flag
    if (temp_flag == 0) {
 8001fcc:	7b7b      	ldrb	r3, [r7, #13]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d108      	bne.n	8001fe4 <J60_Process_Feedback+0x158>
        motor->para.Tmos = motor->para.temperature;   // MOSFET temperature
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	635a      	str	r2, [r3, #52]	@ 0x34
        motor->para.Tcoil = 0.0f;                     // Motor temperature not available
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	f04f 0200 	mov.w	r2, #0
 8001fe0:	639a      	str	r2, [r3, #56]	@ 0x38
 8001fe2:	e007      	b.n	8001ff4 <J60_Process_Feedback+0x168>
    } else {
        motor->para.Tmos = 0.0f;                      // MOSFET temperature not available
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	f04f 0200 	mov.w	r2, #0
 8001fea:	635a      	str	r2, [r3, #52]	@ 0x34
        motor->para.Tcoil = motor->para.temperature;  // Motor temperature
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	639a      	str	r2, [r3, #56]	@ 0x38
    }
    
    motor->para.ping = 0;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8001ffa:	bf00      	nop
 8001ffc:	371c      	adds	r7, #28
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	42a00000 	.word	0x42a00000
 800200c:	497ffff0 	.word	0x497ffff0
 8002010:	42200000 	.word	0x42200000
 8002014:	477fff00 	.word	0x477fff00
 8002018:	435c0000 	.word	0x435c0000
 800201c:	42fe0000 	.word	0x42fe0000

08002020 <J60_Enable_Feedback>:

void J60_Enable_Feedback(motor_t *motor, uint8_t *rx_data)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
    motor->para.enable_failed = rx_data[0];
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	781a      	ldrb	r2, [r3, #0]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
}
 8002034:	bf00      	nop
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <J60_Cmd_Clear>:

void J60_Cmd_Clear(motor_t *motor){
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
	motor->cmd.pos_set = 0.0f;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	f04f 0200 	mov.w	r2, #0
 800204e:	665a      	str	r2, [r3, #100]	@ 0x64
	motor->cmd.vel_set = 0.0f;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	f04f 0200 	mov.w	r2, #0
 8002056:	669a      	str	r2, [r3, #104]	@ 0x68
	motor->cmd.kp_set = 0.0f;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	f04f 0200 	mov.w	r2, #0
 800205e:	66da      	str	r2, [r3, #108]	@ 0x6c
	motor->cmd.kd_set = 0.0f;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	f04f 0200 	mov.w	r2, #0
 8002066:	671a      	str	r2, [r3, #112]	@ 0x70
	motor->cmd.tor_set = 0.0f;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	f04f 0200 	mov.w	r2, #0
 800206e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8002070:	bf00      	nop
 8002072:	370c      	adds	r7, #12
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr

0800207c <J60_Safety_Check>:
 * @param motor Pointer to motor structure
 * @param torque_limit Maximum allowed torque (absolute value)
 * @return 1 if motor is in safety stop, 0 if motor is safe to operate
 */
uint8_t J60_Safety_Check(motor_t *motor, float torque_limit)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	ed87 0a00 	vstr	s0, [r7]
    // Check if absolute torque exceeds limit
    if (fabsf(motor->para.tor) > torque_limit) {
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800208e:	eef0 7ae7 	vabs.f32	s15, s15
 8002092:	ed97 7a00 	vldr	s14, [r7]
 8002096:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800209a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800209e:	d508      	bpl.n	80020b2 <J60_Safety_Check+0x36>
        // Set safety stop flag
        motor->para.safety_stop = 1;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2201      	movs	r2, #1
 80020a4:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
        
        // Clear all motor commands for safety
        J60_Cmd_Clear(motor);
 80020a8:	6878      	ldr	r0, [r7, #4]
 80020aa:	f7ff ffc9 	bl	8002040 <J60_Cmd_Clear>
        
        return 1; // Motor is in safety stop
 80020ae:	2301      	movs	r3, #1
 80020b0:	e000      	b.n	80020b4 <J60_Safety_Check+0x38>
    }
    
    // Motor is safe to operate
    return 0;
 80020b2:	2300      	movs	r3, #0
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3708      	adds	r7, #8
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}

080020bc <HAL_UARTEx_RxEventCallback>:
////    remoter->rc.ch[8] = ((buf[12] | buf[13] << 8) & 0x07FF);
////    remoter->rc.ch[9] = ((buf[13] >> 3 | buf[14] << 5) & 0x07FF);
//}

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef * huart, uint16_t Size)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b082      	sub	sp, #8
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	460b      	mov	r3, r1
 80020c6:	807b      	strh	r3, [r7, #2]
	if(huart->Instance == UART5)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a09      	ldr	r2, [pc, #36]	@ (80020f4 <HAL_UARTEx_RxEventCallback+0x38>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d10c      	bne.n	80020ec <HAL_UARTEx_RxEventCallback+0x30>
	{
		if (Size <= BUFF_SIZE)
 80020d2:	887b      	ldrh	r3, [r7, #2]
 80020d4:	2b12      	cmp	r3, #18
 80020d6:	d804      	bhi.n	80020e2 <HAL_UARTEx_RxEventCallback+0x26>
		{
//			sbus_frame_parse(&remoter, uart5_rx_buff);
			DJI_NDJ_REMOTE_PROCESS(&dji_remote, uart5_rx_buff);
 80020d8:	4907      	ldr	r1, [pc, #28]	@ (80020f8 <HAL_UARTEx_RxEventCallback+0x3c>)
 80020da:	4808      	ldr	r0, [pc, #32]	@ (80020fc <HAL_UARTEx_RxEventCallback+0x40>)
 80020dc:	f00e f850 	bl	8010180 <DJI_NDJ_REMOTE_PROCESS>
			memset(uart5_rx_buff, 0, BUFF_SIZE);
		}
		// Always restart UART reception after processing data
//		HAL_UARTEx_ReceiveToIdle_DMA(&huart5, uart5_rx_buff, BUFF_SIZE*2);
	}
}
 80020e0:	e004      	b.n	80020ec <HAL_UARTEx_RxEventCallback+0x30>
			memset(uart5_rx_buff, 0, BUFF_SIZE);
 80020e2:	2212      	movs	r2, #18
 80020e4:	2100      	movs	r1, #0
 80020e6:	4804      	ldr	r0, [pc, #16]	@ (80020f8 <HAL_UARTEx_RxEventCallback+0x3c>)
 80020e8:	f00f f874 	bl	80111d4 <memset>
}
 80020ec:	bf00      	nop
 80020ee:	3708      	adds	r7, #8
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	40005000 	.word	0x40005000
 80020f8:	240000f0 	.word	0x240000f0
 80020fc:	240055d4 	.word	0x240055d4

08002100 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef * huart)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
	if(huart->Instance == UART5)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a0d      	ldr	r2, [pc, #52]	@ (8002144 <HAL_UART_ErrorCallback+0x44>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d105      	bne.n	800211e <HAL_UART_ErrorCallback+0x1e>
	{
		memset(uart5_rx_buff, 0, BUFF_SIZE);							   // Clear buffer
 8002112:	2212      	movs	r2, #18
 8002114:	2100      	movs	r1, #0
 8002116:	480c      	ldr	r0, [pc, #48]	@ (8002148 <HAL_UART_ErrorCallback+0x48>)
 8002118:	f00f f85c 	bl	80111d4 <memset>
		__HAL_UART_CLEAR_FLAG(huart, UART_FLAG_ORE | UART_FLAG_FE | UART_FLAG_NE | UART_FLAG_PE);
		
		// Re-arm the UART receive
		HAL_UART_Receive_IT(&huart10, rx_buffer, PC_TO_MCU_MSG_SIZE);
	}
}
 800211c:	e00d      	b.n	800213a <HAL_UART_ErrorCallback+0x3a>
	else if(huart->Instance == USART10)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a0a      	ldr	r2, [pc, #40]	@ (800214c <HAL_UART_ErrorCallback+0x4c>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d108      	bne.n	800213a <HAL_UART_ErrorCallback+0x3a>
		__HAL_UART_CLEAR_FLAG(huart, UART_FLAG_ORE | UART_FLAG_FE | UART_FLAG_NE | UART_FLAG_PE);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	220f      	movs	r2, #15
 800212e:	621a      	str	r2, [r3, #32]
		HAL_UART_Receive_IT(&huart10, rx_buffer, PC_TO_MCU_MSG_SIZE);
 8002130:	221e      	movs	r2, #30
 8002132:	4907      	ldr	r1, [pc, #28]	@ (8002150 <HAL_UART_ErrorCallback+0x50>)
 8002134:	4807      	ldr	r0, [pc, #28]	@ (8002154 <HAL_UART_ErrorCallback+0x54>)
 8002136:	f008 fbd3 	bl	800a8e0 <HAL_UART_Receive_IT>
}
 800213a:	bf00      	nop
 800213c:	3708      	adds	r7, #8
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	40005000 	.word	0x40005000
 8002148:	240000f0 	.word	0x240000f0
 800214c:	40011c00 	.word	0x40011c00
 8002150:	24005a54 	.word	0x24005a54
 8002154:	240016a0 	.word	0x240016a0

08002158 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
    if(huart->Instance == UART5)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a0b      	ldr	r2, [pc, #44]	@ (8002194 <HAL_UART_RxCpltCallback+0x3c>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d109      	bne.n	800217e <HAL_UART_RxCpltCallback+0x26>
    {
        // Process the received data for UART5
        DJI_NDJ_REMOTE_PROCESS(&dji_remote, uart5_rx_buff);
 800216a:	490b      	ldr	r1, [pc, #44]	@ (8002198 <HAL_UART_RxCpltCallback+0x40>)
 800216c:	480b      	ldr	r0, [pc, #44]	@ (800219c <HAL_UART_RxCpltCallback+0x44>)
 800216e:	f00e f807 	bl	8010180 <DJI_NDJ_REMOTE_PROCESS>

        // Clear the buffer
//        memset(uart5_rx_buff, 0, BUFF_SIZE);

        // Restart reception for UART5
        HAL_UART_Receive_IT(&huart5, uart5_rx_buff, BUFF_SIZE);
 8002172:	2212      	movs	r2, #18
 8002174:	4908      	ldr	r1, [pc, #32]	@ (8002198 <HAL_UART_RxCpltCallback+0x40>)
 8002176:	480a      	ldr	r0, [pc, #40]	@ (80021a0 <HAL_UART_RxCpltCallback+0x48>)
 8002178:	f008 fbb2 	bl	800a8e0 <HAL_UART_Receive_IT>
    else if(huart->Instance == USART10)
    {
        // PC sent 25 floats to MCU - process the received data
        PC_MCU_UART_Process_Received_Data();
    }
}
 800217c:	e006      	b.n	800218c <HAL_UART_RxCpltCallback+0x34>
    else if(huart->Instance == USART10)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a08      	ldr	r2, [pc, #32]	@ (80021a4 <HAL_UART_RxCpltCallback+0x4c>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d101      	bne.n	800218c <HAL_UART_RxCpltCallback+0x34>
        PC_MCU_UART_Process_Received_Data();
 8002188:	f00e ff7c 	bl	8011084 <PC_MCU_UART_Process_Received_Data>
}
 800218c:	bf00      	nop
 800218e:	3708      	adds	r7, #8
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}
 8002194:	40005000 	.word	0x40005000
 8002198:	240000f0 	.word	0x240000f0
 800219c:	240055d4 	.word	0x240055d4
 80021a0:	2400160c 	.word	0x2400160c
 80021a4:	40011c00 	.word	0x40011c00

080021a8 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan2;
FDCAN_HandleTypeDef hfdcan3;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80021ac:	4b2e      	ldr	r3, [pc, #184]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 80021ae:	4a2f      	ldr	r2, [pc, #188]	@ (800226c <MX_FDCAN1_Init+0xc4>)
 80021b0:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80021b2:	4b2d      	ldr	r3, [pc, #180]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80021b8:	4b2b      	ldr	r3, [pc, #172]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80021be:	4b2a      	ldr	r3, [pc, #168]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 80021c0:	2201      	movs	r2, #1
 80021c2:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80021c4:	4b28      	ldr	r3, [pc, #160]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 80021ca:	4b27      	ldr	r3, [pc, #156]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 80021cc:	2201      	movs	r2, #1
 80021ce:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 80021d0:	4b25      	ldr	r3, [pc, #148]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 80021d2:	2201      	movs	r2, #1
 80021d4:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 20;
 80021d6:	4b24      	ldr	r3, [pc, #144]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 80021d8:	2214      	movs	r2, #20
 80021da:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 59;
 80021dc:	4b22      	ldr	r3, [pc, #136]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 80021de:	223b      	movs	r2, #59	@ 0x3b
 80021e0:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 20;
 80021e2:	4b21      	ldr	r3, [pc, #132]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 80021e4:	2214      	movs	r2, #20
 80021e6:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80021e8:	4b1f      	ldr	r3, [pc, #124]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 80021ea:	2201      	movs	r2, #1
 80021ec:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 2;
 80021ee:	4b1e      	ldr	r3, [pc, #120]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 80021f0:	2202      	movs	r2, #2
 80021f2:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 80021f4:	4b1c      	ldr	r3, [pc, #112]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 80021f6:	220d      	movs	r2, #13
 80021f8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 80021fa:	4b1b      	ldr	r3, [pc, #108]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 80021fc:	2202      	movs	r2, #2
 80021fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8002200:	4b19      	ldr	r3, [pc, #100]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 8002202:	2200      	movs	r2, #0
 8002204:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 4;
 8002206:	4b18      	ldr	r3, [pc, #96]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 8002208:	2204      	movs	r2, #4
 800220a:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 4;
 800220c:	4b16      	ldr	r3, [pc, #88]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 800220e:	2204      	movs	r2, #4
 8002210:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 8;
 8002212:	4b15      	ldr	r3, [pc, #84]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 8002214:	2208      	movs	r2, #8
 8002216:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8002218:	4b13      	ldr	r3, [pc, #76]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 800221a:	2204      	movs	r2, #4
 800221c:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 8;
 800221e:	4b12      	ldr	r3, [pc, #72]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 8002220:	2208      	movs	r2, #8
 8002222:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8002224:	4b10      	ldr	r3, [pc, #64]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 8002226:	2204      	movs	r2, #4
 8002228:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 2;
 800222a:	4b0f      	ldr	r3, [pc, #60]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 800222c:	2202      	movs	r2, #2
 800222e:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8002230:	4b0d      	ldr	r3, [pc, #52]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 8002232:	2204      	movs	r2, #4
 8002234:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 8;
 8002236:	4b0c      	ldr	r3, [pc, #48]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 8002238:	2208      	movs	r2, #8
 800223a:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 8;
 800223c:	4b0a      	ldr	r3, [pc, #40]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 800223e:	2208      	movs	r2, #8
 8002240:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 8;
 8002242:	4b09      	ldr	r3, [pc, #36]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 8002244:	2208      	movs	r2, #8
 8002246:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002248:	4b07      	ldr	r3, [pc, #28]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 800224a:	2200      	movs	r2, #0
 800224c:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800224e:	4b06      	ldr	r3, [pc, #24]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 8002250:	2204      	movs	r2, #4
 8002252:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8002254:	4804      	ldr	r0, [pc, #16]	@ (8002268 <MX_FDCAN1_Init+0xc0>)
 8002256:	f002 f849 	bl	80042ec <HAL_FDCAN_Init>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d001      	beq.n	8002264 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8002260:	f000 fcb8 	bl	8002bd4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8002264:	bf00      	nop
 8002266:	bd80      	pop	{r7, pc}
 8002268:	24000104 	.word	0x24000104
 800226c:	4000a000 	.word	0x4000a000

08002270 <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8002274:	4b2f      	ldr	r3, [pc, #188]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 8002276:	4a30      	ldr	r2, [pc, #192]	@ (8002338 <MX_FDCAN2_Init+0xc8>)
 8002278:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 800227a:	4b2e      	ldr	r3, [pc, #184]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 800227c:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002280:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8002282:	4b2c      	ldr	r3, [pc, #176]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 8002284:	2200      	movs	r2, #0
 8002286:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 8002288:	4b2a      	ldr	r3, [pc, #168]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 800228a:	2201      	movs	r2, #1
 800228c:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 800228e:	4b29      	ldr	r3, [pc, #164]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 8002290:	2200      	movs	r2, #0
 8002292:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = ENABLE;
 8002294:	4b27      	ldr	r3, [pc, #156]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 8002296:	2201      	movs	r2, #1
 8002298:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 800229a:	4b26      	ldr	r3, [pc, #152]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 800229c:	2201      	movs	r2, #1
 800229e:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 20;
 80022a0:	4b24      	ldr	r3, [pc, #144]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 80022a2:	2214      	movs	r2, #20
 80022a4:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 59;
 80022a6:	4b23      	ldr	r3, [pc, #140]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 80022a8:	223b      	movs	r2, #59	@ 0x3b
 80022aa:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 20;
 80022ac:	4b21      	ldr	r3, [pc, #132]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 80022ae:	2214      	movs	r2, #20
 80022b0:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 80022b2:	4b20      	ldr	r3, [pc, #128]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 80022b4:	2201      	movs	r2, #1
 80022b6:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 2;
 80022b8:	4b1e      	ldr	r3, [pc, #120]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 80022ba:	2202      	movs	r2, #2
 80022bc:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 13;
 80022be:	4b1d      	ldr	r3, [pc, #116]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 80022c0:	220d      	movs	r2, #13
 80022c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 80022c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 80022c6:	2201      	movs	r2, #1
 80022c8:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0x406;
 80022ca:	4b1a      	ldr	r3, [pc, #104]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 80022cc:	f240 4206 	movw	r2, #1030	@ 0x406
 80022d0:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 4;
 80022d2:	4b18      	ldr	r3, [pc, #96]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 80022d4:	2204      	movs	r2, #4
 80022d6:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 4;
 80022d8:	4b16      	ldr	r3, [pc, #88]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 80022da:	2204      	movs	r2, #4
 80022dc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 8;
 80022de:	4b15      	ldr	r3, [pc, #84]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 80022e0:	2208      	movs	r2, #8
 80022e2:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80022e4:	4b13      	ldr	r3, [pc, #76]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 80022e6:	2204      	movs	r2, #4
 80022e8:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 8;
 80022ea:	4b12      	ldr	r3, [pc, #72]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 80022ec:	2208      	movs	r2, #8
 80022ee:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80022f0:	4b10      	ldr	r3, [pc, #64]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 80022f2:	2204      	movs	r2, #4
 80022f4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 3;
 80022f6:	4b0f      	ldr	r3, [pc, #60]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 80022f8:	2203      	movs	r2, #3
 80022fa:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80022fc:	4b0d      	ldr	r3, [pc, #52]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 80022fe:	2204      	movs	r2, #4
 8002300:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 8;
 8002302:	4b0c      	ldr	r3, [pc, #48]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 8002304:	2208      	movs	r2, #8
 8002306:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 8;
 8002308:	4b0a      	ldr	r3, [pc, #40]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 800230a:	2208      	movs	r2, #8
 800230c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 8;
 800230e:	4b09      	ldr	r3, [pc, #36]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 8002310:	2208      	movs	r2, #8
 8002312:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002314:	4b07      	ldr	r3, [pc, #28]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 8002316:	2200      	movs	r2, #0
 8002318:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800231a:	4b06      	ldr	r3, [pc, #24]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 800231c:	2204      	movs	r2, #4
 800231e:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8002320:	4804      	ldr	r0, [pc, #16]	@ (8002334 <MX_FDCAN2_Init+0xc4>)
 8002322:	f001 ffe3 	bl	80042ec <HAL_FDCAN_Init>
 8002326:	4603      	mov	r3, r0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d001      	beq.n	8002330 <MX_FDCAN2_Init+0xc0>
  {
    Error_Handler();
 800232c:	f000 fc52 	bl	8002bd4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8002330:	bf00      	nop
 8002332:	bd80      	pop	{r7, pc}
 8002334:	240001a4 	.word	0x240001a4
 8002338:	4000a400 	.word	0x4000a400

0800233c <MX_FDCAN3_Init>:
/* FDCAN3 init function */
void MX_FDCAN3_Init(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN3_Init 0 */

  /* USER CODE BEGIN FDCAN3_Init 1 */

  /* USER CODE END FDCAN3_Init 1 */
  hfdcan3.Instance = FDCAN3;
 8002340:	4b2f      	ldr	r3, [pc, #188]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 8002342:	4a30      	ldr	r2, [pc, #192]	@ (8002404 <MX_FDCAN3_Init+0xc8>)
 8002344:	601a      	str	r2, [r3, #0]
  hfdcan3.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 8002346:	4b2e      	ldr	r3, [pc, #184]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 8002348:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800234c:	609a      	str	r2, [r3, #8]
  hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 800234e:	4b2c      	ldr	r3, [pc, #176]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 8002350:	2200      	movs	r2, #0
 8002352:	60da      	str	r2, [r3, #12]
  hfdcan3.Init.AutoRetransmission = DISABLE;
 8002354:	4b2a      	ldr	r3, [pc, #168]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 8002356:	2200      	movs	r2, #0
 8002358:	741a      	strb	r2, [r3, #16]
  hfdcan3.Init.TransmitPause = DISABLE;
 800235a:	4b29      	ldr	r3, [pc, #164]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 800235c:	2200      	movs	r2, #0
 800235e:	745a      	strb	r2, [r3, #17]
  hfdcan3.Init.ProtocolException = DISABLE;
 8002360:	4b27      	ldr	r3, [pc, #156]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 8002362:	2200      	movs	r2, #0
 8002364:	749a      	strb	r2, [r3, #18]
  hfdcan3.Init.NominalPrescaler = 1;
 8002366:	4b26      	ldr	r3, [pc, #152]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 8002368:	2201      	movs	r2, #1
 800236a:	615a      	str	r2, [r3, #20]
  hfdcan3.Init.NominalSyncJumpWidth = 20;
 800236c:	4b24      	ldr	r3, [pc, #144]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 800236e:	2214      	movs	r2, #20
 8002370:	619a      	str	r2, [r3, #24]
  hfdcan3.Init.NominalTimeSeg1 = 59;
 8002372:	4b23      	ldr	r3, [pc, #140]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 8002374:	223b      	movs	r2, #59	@ 0x3b
 8002376:	61da      	str	r2, [r3, #28]
  hfdcan3.Init.NominalTimeSeg2 = 20;
 8002378:	4b21      	ldr	r3, [pc, #132]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 800237a:	2214      	movs	r2, #20
 800237c:	621a      	str	r2, [r3, #32]
  hfdcan3.Init.DataPrescaler = 1;
 800237e:	4b20      	ldr	r3, [pc, #128]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 8002380:	2201      	movs	r2, #1
 8002382:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan3.Init.DataSyncJumpWidth = 2;
 8002384:	4b1e      	ldr	r3, [pc, #120]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 8002386:	2202      	movs	r2, #2
 8002388:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan3.Init.DataTimeSeg1 = 13;
 800238a:	4b1d      	ldr	r3, [pc, #116]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 800238c:	220d      	movs	r2, #13
 800238e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan3.Init.DataTimeSeg2 = 2;
 8002390:	4b1b      	ldr	r3, [pc, #108]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 8002392:	2202      	movs	r2, #2
 8002394:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan3.Init.MessageRAMOffset = 0x812;
 8002396:	4b1a      	ldr	r3, [pc, #104]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 8002398:	f640 0212 	movw	r2, #2066	@ 0x812
 800239c:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan3.Init.StdFiltersNbr = 4;
 800239e:	4b18      	ldr	r3, [pc, #96]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 80023a0:	2204      	movs	r2, #4
 80023a2:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan3.Init.ExtFiltersNbr = 4;
 80023a4:	4b16      	ldr	r3, [pc, #88]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 80023a6:	2204      	movs	r2, #4
 80023a8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan3.Init.RxFifo0ElmtsNbr = 8;
 80023aa:	4b15      	ldr	r3, [pc, #84]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 80023ac:	2208      	movs	r2, #8
 80023ae:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan3.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80023b0:	4b13      	ldr	r3, [pc, #76]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 80023b2:	2204      	movs	r2, #4
 80023b4:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan3.Init.RxFifo1ElmtsNbr = 8;
 80023b6:	4b12      	ldr	r3, [pc, #72]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 80023b8:	2208      	movs	r2, #8
 80023ba:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan3.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80023bc:	4b10      	ldr	r3, [pc, #64]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 80023be:	2204      	movs	r2, #4
 80023c0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan3.Init.RxBuffersNbr = 2;
 80023c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 80023c4:	2202      	movs	r2, #2
 80023c6:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan3.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80023c8:	4b0d      	ldr	r3, [pc, #52]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 80023ca:	2204      	movs	r2, #4
 80023cc:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan3.Init.TxEventsNbr = 8;
 80023ce:	4b0c      	ldr	r3, [pc, #48]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 80023d0:	2208      	movs	r2, #8
 80023d2:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan3.Init.TxBuffersNbr = 8;
 80023d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 80023d6:	2208      	movs	r2, #8
 80023d8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan3.Init.TxFifoQueueElmtsNbr = 8;
 80023da:	4b09      	ldr	r3, [pc, #36]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 80023dc:	2208      	movs	r2, #8
 80023de:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80023e0:	4b07      	ldr	r3, [pc, #28]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan3.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80023e6:	4b06      	ldr	r3, [pc, #24]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 80023e8:	2204      	movs	r2, #4
 80023ea:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK)
 80023ec:	4804      	ldr	r0, [pc, #16]	@ (8002400 <MX_FDCAN3_Init+0xc4>)
 80023ee:	f001 ff7d 	bl	80042ec <HAL_FDCAN_Init>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d001      	beq.n	80023fc <MX_FDCAN3_Init+0xc0>
  {
    Error_Handler();
 80023f8:	f000 fbec 	bl	8002bd4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN3_Init 2 */

  /* USER CODE END FDCAN3_Init 2 */

}
 80023fc:	bf00      	nop
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	24000244 	.word	0x24000244
 8002404:	4000d400 	.word	0x4000d400

08002408 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b0bc      	sub	sp, #240	@ 0xf0
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002410:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002414:	2200      	movs	r2, #0
 8002416:	601a      	str	r2, [r3, #0]
 8002418:	605a      	str	r2, [r3, #4]
 800241a:	609a      	str	r2, [r3, #8]
 800241c:	60da      	str	r2, [r3, #12]
 800241e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002420:	f107 0320 	add.w	r3, r7, #32
 8002424:	22b8      	movs	r2, #184	@ 0xb8
 8002426:	2100      	movs	r1, #0
 8002428:	4618      	mov	r0, r3
 800242a:	f00e fed3 	bl	80111d4 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a9a      	ldr	r2, [pc, #616]	@ (800269c <HAL_FDCAN_MspInit+0x294>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d160      	bne.n	80024fa <HAL_FDCAN_MspInit+0xf2>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002438:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800243c:	f04f 0300 	mov.w	r3, #0
 8002440:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8002444:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002448:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800244c:	f107 0320 	add.w	r3, r7, #32
 8002450:	4618      	mov	r0, r3
 8002452:	f004 fb37 	bl	8006ac4 <HAL_RCCEx_PeriphCLKConfig>
 8002456:	4603      	mov	r3, r0
 8002458:	2b00      	cmp	r3, #0
 800245a:	d001      	beq.n	8002460 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 800245c:	f000 fbba 	bl	8002bd4 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8002460:	4b8f      	ldr	r3, [pc, #572]	@ (80026a0 <HAL_FDCAN_MspInit+0x298>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	3301      	adds	r3, #1
 8002466:	4a8e      	ldr	r2, [pc, #568]	@ (80026a0 <HAL_FDCAN_MspInit+0x298>)
 8002468:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 800246a:	4b8d      	ldr	r3, [pc, #564]	@ (80026a0 <HAL_FDCAN_MspInit+0x298>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	2b01      	cmp	r3, #1
 8002470:	d10e      	bne.n	8002490 <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8002472:	4b8c      	ldr	r3, [pc, #560]	@ (80026a4 <HAL_FDCAN_MspInit+0x29c>)
 8002474:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002478:	4a8a      	ldr	r2, [pc, #552]	@ (80026a4 <HAL_FDCAN_MspInit+0x29c>)
 800247a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800247e:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8002482:	4b88      	ldr	r3, [pc, #544]	@ (80026a4 <HAL_FDCAN_MspInit+0x29c>)
 8002484:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002488:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800248c:	61fb      	str	r3, [r7, #28]
 800248e:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002490:	4b84      	ldr	r3, [pc, #528]	@ (80026a4 <HAL_FDCAN_MspInit+0x29c>)
 8002492:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002496:	4a83      	ldr	r2, [pc, #524]	@ (80026a4 <HAL_FDCAN_MspInit+0x29c>)
 8002498:	f043 0308 	orr.w	r3, r3, #8
 800249c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80024a0:	4b80      	ldr	r3, [pc, #512]	@ (80026a4 <HAL_FDCAN_MspInit+0x29c>)
 80024a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024a6:	f003 0308 	and.w	r3, r3, #8
 80024aa:	61bb      	str	r3, [r7, #24]
 80024ac:	69bb      	ldr	r3, [r7, #24]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80024ae:	2303      	movs	r3, #3
 80024b0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024b4:	2302      	movs	r3, #2
 80024b6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ba:	2300      	movs	r3, #0
 80024bc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024c0:	2300      	movs	r3, #0
 80024c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80024c6:	2309      	movs	r3, #9
 80024c8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024cc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80024d0:	4619      	mov	r1, r3
 80024d2:	4875      	ldr	r0, [pc, #468]	@ (80026a8 <HAL_FDCAN_MspInit+0x2a0>)
 80024d4:	f003 f952 	bl	800577c <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 80024d8:	2200      	movs	r2, #0
 80024da:	2105      	movs	r1, #5
 80024dc:	2013      	movs	r0, #19
 80024de:	f001 f96d 	bl	80037bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80024e2:	2013      	movs	r0, #19
 80024e4:	f001 f984 	bl	80037f0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 5, 0);
 80024e8:	2200      	movs	r2, #0
 80024ea:	2105      	movs	r1, #5
 80024ec:	2015      	movs	r0, #21
 80024ee:	f001 f965 	bl	80037bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 80024f2:	2015      	movs	r0, #21
 80024f4:	f001 f97c 	bl	80037f0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(FDCAN3_IT1_IRQn);
  /* USER CODE BEGIN FDCAN3_MspInit 1 */

  /* USER CODE END FDCAN3_MspInit 1 */
  }
}
 80024f8:	e0cb      	b.n	8002692 <HAL_FDCAN_MspInit+0x28a>
  else if(fdcanHandle->Instance==FDCAN2)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a6b      	ldr	r2, [pc, #428]	@ (80026ac <HAL_FDCAN_MspInit+0x2a4>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d160      	bne.n	80025c6 <HAL_FDCAN_MspInit+0x1be>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002504:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002508:	f04f 0300 	mov.w	r3, #0
 800250c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8002510:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002514:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002518:	f107 0320 	add.w	r3, r7, #32
 800251c:	4618      	mov	r0, r3
 800251e:	f004 fad1 	bl	8006ac4 <HAL_RCCEx_PeriphCLKConfig>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d001      	beq.n	800252c <HAL_FDCAN_MspInit+0x124>
      Error_Handler();
 8002528:	f000 fb54 	bl	8002bd4 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800252c:	4b5c      	ldr	r3, [pc, #368]	@ (80026a0 <HAL_FDCAN_MspInit+0x298>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	3301      	adds	r3, #1
 8002532:	4a5b      	ldr	r2, [pc, #364]	@ (80026a0 <HAL_FDCAN_MspInit+0x298>)
 8002534:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002536:	4b5a      	ldr	r3, [pc, #360]	@ (80026a0 <HAL_FDCAN_MspInit+0x298>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	2b01      	cmp	r3, #1
 800253c:	d10e      	bne.n	800255c <HAL_FDCAN_MspInit+0x154>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800253e:	4b59      	ldr	r3, [pc, #356]	@ (80026a4 <HAL_FDCAN_MspInit+0x29c>)
 8002540:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002544:	4a57      	ldr	r2, [pc, #348]	@ (80026a4 <HAL_FDCAN_MspInit+0x29c>)
 8002546:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800254a:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800254e:	4b55      	ldr	r3, [pc, #340]	@ (80026a4 <HAL_FDCAN_MspInit+0x29c>)
 8002550:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002554:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002558:	617b      	str	r3, [r7, #20]
 800255a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800255c:	4b51      	ldr	r3, [pc, #324]	@ (80026a4 <HAL_FDCAN_MspInit+0x29c>)
 800255e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002562:	4a50      	ldr	r2, [pc, #320]	@ (80026a4 <HAL_FDCAN_MspInit+0x29c>)
 8002564:	f043 0302 	orr.w	r3, r3, #2
 8002568:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800256c:	4b4d      	ldr	r3, [pc, #308]	@ (80026a4 <HAL_FDCAN_MspInit+0x29c>)
 800256e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002572:	f003 0302 	and.w	r3, r3, #2
 8002576:	613b      	str	r3, [r7, #16]
 8002578:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800257a:	2360      	movs	r3, #96	@ 0x60
 800257c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002580:	2302      	movs	r3, #2
 8002582:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002586:	2300      	movs	r3, #0
 8002588:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800258c:	2300      	movs	r3, #0
 800258e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8002592:	2309      	movs	r3, #9
 8002594:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002598:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800259c:	4619      	mov	r1, r3
 800259e:	4844      	ldr	r0, [pc, #272]	@ (80026b0 <HAL_FDCAN_MspInit+0x2a8>)
 80025a0:	f003 f8ec 	bl	800577c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 5, 0);
 80025a4:	2200      	movs	r2, #0
 80025a6:	2105      	movs	r1, #5
 80025a8:	2014      	movs	r0, #20
 80025aa:	f001 f907 	bl	80037bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 80025ae:	2014      	movs	r0, #20
 80025b0:	f001 f91e 	bl	80037f0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN2_IT1_IRQn, 5, 0);
 80025b4:	2200      	movs	r2, #0
 80025b6:	2105      	movs	r1, #5
 80025b8:	2016      	movs	r0, #22
 80025ba:	f001 f8ff 	bl	80037bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT1_IRQn);
 80025be:	2016      	movs	r0, #22
 80025c0:	f001 f916 	bl	80037f0 <HAL_NVIC_EnableIRQ>
}
 80025c4:	e065      	b.n	8002692 <HAL_FDCAN_MspInit+0x28a>
  else if(fdcanHandle->Instance==FDCAN3)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a3a      	ldr	r2, [pc, #232]	@ (80026b4 <HAL_FDCAN_MspInit+0x2ac>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d160      	bne.n	8002692 <HAL_FDCAN_MspInit+0x28a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80025d0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80025d4:	f04f 0300 	mov.w	r3, #0
 80025d8:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80025dc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80025e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80025e4:	f107 0320 	add.w	r3, r7, #32
 80025e8:	4618      	mov	r0, r3
 80025ea:	f004 fa6b 	bl	8006ac4 <HAL_RCCEx_PeriphCLKConfig>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d001      	beq.n	80025f8 <HAL_FDCAN_MspInit+0x1f0>
      Error_Handler();
 80025f4:	f000 faee 	bl	8002bd4 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80025f8:	4b29      	ldr	r3, [pc, #164]	@ (80026a0 <HAL_FDCAN_MspInit+0x298>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	3301      	adds	r3, #1
 80025fe:	4a28      	ldr	r2, [pc, #160]	@ (80026a0 <HAL_FDCAN_MspInit+0x298>)
 8002600:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002602:	4b27      	ldr	r3, [pc, #156]	@ (80026a0 <HAL_FDCAN_MspInit+0x298>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	2b01      	cmp	r3, #1
 8002608:	d10e      	bne.n	8002628 <HAL_FDCAN_MspInit+0x220>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800260a:	4b26      	ldr	r3, [pc, #152]	@ (80026a4 <HAL_FDCAN_MspInit+0x29c>)
 800260c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002610:	4a24      	ldr	r2, [pc, #144]	@ (80026a4 <HAL_FDCAN_MspInit+0x29c>)
 8002612:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002616:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800261a:	4b22      	ldr	r3, [pc, #136]	@ (80026a4 <HAL_FDCAN_MspInit+0x29c>)
 800261c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002620:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002624:	60fb      	str	r3, [r7, #12]
 8002626:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002628:	4b1e      	ldr	r3, [pc, #120]	@ (80026a4 <HAL_FDCAN_MspInit+0x29c>)
 800262a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800262e:	4a1d      	ldr	r2, [pc, #116]	@ (80026a4 <HAL_FDCAN_MspInit+0x29c>)
 8002630:	f043 0308 	orr.w	r3, r3, #8
 8002634:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002638:	4b1a      	ldr	r3, [pc, #104]	@ (80026a4 <HAL_FDCAN_MspInit+0x29c>)
 800263a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800263e:	f003 0308 	and.w	r3, r3, #8
 8002642:	60bb      	str	r3, [r7, #8]
 8002644:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002646:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800264a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800264e:	2302      	movs	r3, #2
 8002650:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002654:	2300      	movs	r3, #0
 8002656:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800265a:	2300      	movs	r3, #0
 800265c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_FDCAN3;
 8002660:	2305      	movs	r3, #5
 8002662:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002666:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800266a:	4619      	mov	r1, r3
 800266c:	480e      	ldr	r0, [pc, #56]	@ (80026a8 <HAL_FDCAN_MspInit+0x2a0>)
 800266e:	f003 f885 	bl	800577c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN3_IT0_IRQn, 5, 0);
 8002672:	2200      	movs	r2, #0
 8002674:	2105      	movs	r1, #5
 8002676:	209f      	movs	r0, #159	@ 0x9f
 8002678:	f001 f8a0 	bl	80037bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT0_IRQn);
 800267c:	209f      	movs	r0, #159	@ 0x9f
 800267e:	f001 f8b7 	bl	80037f0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN3_IT1_IRQn, 5, 0);
 8002682:	2200      	movs	r2, #0
 8002684:	2105      	movs	r1, #5
 8002686:	20a0      	movs	r0, #160	@ 0xa0
 8002688:	f001 f898 	bl	80037bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT1_IRQn);
 800268c:	20a0      	movs	r0, #160	@ 0xa0
 800268e:	f001 f8af 	bl	80037f0 <HAL_NVIC_EnableIRQ>
}
 8002692:	bf00      	nop
 8002694:	37f0      	adds	r7, #240	@ 0xf0
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	4000a000 	.word	0x4000a000
 80026a0:	240002e4 	.word	0x240002e4
 80026a4:	58024400 	.word	0x58024400
 80026a8:	58020c00 	.word	0x58020c00
 80026ac:	4000a400 	.word	0x4000a400
 80026b0:	58020400 	.word	0x58020400
 80026b4:	4000d400 	.word	0x4000d400

080026b8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80026b8:	b480      	push	{r7}
 80026ba:	b085      	sub	sp, #20
 80026bc:	af00      	add	r7, sp, #0
 80026be:	60f8      	str	r0, [r7, #12]
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	4a07      	ldr	r2, [pc, #28]	@ (80026e4 <vApplicationGetIdleTaskMemory+0x2c>)
 80026c8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80026ca:	68bb      	ldr	r3, [r7, #8]
 80026cc:	4a06      	ldr	r2, [pc, #24]	@ (80026e8 <vApplicationGetIdleTaskMemory+0x30>)
 80026ce:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2280      	movs	r2, #128	@ 0x80
 80026d4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80026d6:	bf00      	nop
 80026d8:	3714      	adds	r7, #20
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr
 80026e2:	bf00      	nop
 80026e4:	24000d9c 	.word	0x24000d9c
 80026e8:	24000e44 	.word	0x24000e44

080026ec <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 80026ec:	b480      	push	{r7}
 80026ee:	b085      	sub	sp, #20
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	60b9      	str	r1, [r7, #8]
 80026f6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	4a07      	ldr	r2, [pc, #28]	@ (8002718 <vApplicationGetTimerTaskMemory+0x2c>)
 80026fc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	4a06      	ldr	r2, [pc, #24]	@ (800271c <vApplicationGetTimerTaskMemory+0x30>)
 8002702:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800270a:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800270c:	bf00      	nop
 800270e:	3714      	adds	r7, #20
 8002710:	46bd      	mov	sp, r7
 8002712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002716:	4770      	bx	lr
 8002718:	24001044 	.word	0x24001044
 800271c:	240010ec 	.word	0x240010ec

08002720 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002720:	b5b0      	push	{r4, r5, r7, lr}
 8002722:	b0a4      	sub	sp, #144	@ 0x90
 8002724:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8002726:	4b30      	ldr	r3, [pc, #192]	@ (80027e8 <MX_FREERTOS_Init+0xc8>)
 8002728:	f107 0474 	add.w	r4, r7, #116	@ 0x74
 800272c:	461d      	mov	r5, r3
 800272e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002730:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002732:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002736:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800273a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800273e:	2100      	movs	r1, #0
 8002740:	4618      	mov	r0, r3
 8002742:	f00a ffda 	bl	800d6fa <osThreadCreate>
 8002746:	4603      	mov	r3, r0
 8002748:	4a28      	ldr	r2, [pc, #160]	@ (80027ec <MX_FREERTOS_Init+0xcc>)
 800274a:	6013      	str	r3, [r2, #0]

  /* definition and creation of PC_MCU_TASK */
  osThreadStaticDef(PC_MCU_TASK, PC_MCU_ENTRY, osPriorityNormal, 0, 128, PC_MCU_TASKBuffer, &PC_MCU_TASKControlBlock);
 800274c:	4b28      	ldr	r3, [pc, #160]	@ (80027f0 <MX_FREERTOS_Init+0xd0>)
 800274e:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 8002752:	461d      	mov	r5, r3
 8002754:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002756:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002758:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800275c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  PC_MCU_TASKHandle = osThreadCreate(osThread(PC_MCU_TASK), NULL);
 8002760:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002764:	2100      	movs	r1, #0
 8002766:	4618      	mov	r0, r3
 8002768:	f00a ffc7 	bl	800d6fa <osThreadCreate>
 800276c:	4603      	mov	r3, r0
 800276e:	4a21      	ldr	r2, [pc, #132]	@ (80027f4 <MX_FREERTOS_Init+0xd4>)
 8002770:	6013      	str	r3, [r2, #0]

  /* definition and creation of imuTask */
  osThreadStaticDef(imuTask, ImuTask_Entry, osPriorityAboveNormal, 0, 128, imuTaskBuffer, &imuTaskControlBlock);
 8002772:	4b21      	ldr	r3, [pc, #132]	@ (80027f8 <MX_FREERTOS_Init+0xd8>)
 8002774:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8002778:	461d      	mov	r5, r3
 800277a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800277c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800277e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002782:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  imuTaskHandle = osThreadCreate(osThread(imuTask), NULL);
 8002786:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800278a:	2100      	movs	r1, #0
 800278c:	4618      	mov	r0, r3
 800278e:	f00a ffb4 	bl	800d6fa <osThreadCreate>
 8002792:	4603      	mov	r3, r0
 8002794:	4a19      	ldr	r2, [pc, #100]	@ (80027fc <MX_FREERTOS_Init+0xdc>)
 8002796:	6013      	str	r3, [r2, #0]

  /* definition and creation of buzzerTask */
  osThreadStaticDef(buzzerTask, buzzerEntry, osPriorityBelowNormal, 0, 128, buzzerTaskBuffer, &buzzerTaskControlBlock);
 8002798:	4b19      	ldr	r3, [pc, #100]	@ (8002800 <MX_FREERTOS_Init+0xe0>)
 800279a:	f107 0420 	add.w	r4, r7, #32
 800279e:	461d      	mov	r5, r3
 80027a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80027a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80027a4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80027a8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  buzzerTaskHandle = osThreadCreate(osThread(buzzerTask), NULL);
 80027ac:	f107 0320 	add.w	r3, r7, #32
 80027b0:	2100      	movs	r1, #0
 80027b2:	4618      	mov	r0, r3
 80027b4:	f00a ffa1 	bl	800d6fa <osThreadCreate>
 80027b8:	4603      	mov	r3, r0
 80027ba:	4a12      	ldr	r2, [pc, #72]	@ (8002804 <MX_FREERTOS_Init+0xe4>)
 80027bc:	6013      	str	r3, [r2, #0]

  /* definition and creation of J60_10Task */
  osThreadStaticDef(J60_10Task, J60_10Entry, osPriorityNormal, 0, 128, J60_10TaskBuffer, &J60_10TaskControlBlock);
 80027be:	4b12      	ldr	r3, [pc, #72]	@ (8002808 <MX_FREERTOS_Init+0xe8>)
 80027c0:	1d3c      	adds	r4, r7, #4
 80027c2:	461d      	mov	r5, r3
 80027c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80027c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80027c8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80027cc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  J60_10TaskHandle = osThreadCreate(osThread(J60_10Task), NULL);
 80027d0:	1d3b      	adds	r3, r7, #4
 80027d2:	2100      	movs	r1, #0
 80027d4:	4618      	mov	r0, r3
 80027d6:	f00a ff90 	bl	800d6fa <osThreadCreate>
 80027da:	4603      	mov	r3, r0
 80027dc:	4a0b      	ldr	r2, [pc, #44]	@ (800280c <MX_FREERTOS_Init+0xec>)
 80027de:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80027e0:	bf00      	nop
 80027e2:	3790      	adds	r7, #144	@ 0x90
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bdb0      	pop	{r4, r5, r7, pc}
 80027e8:	08011ca4 	.word	0x08011ca4
 80027ec:	240002e8 	.word	0x240002e8
 80027f0:	08011ccc 	.word	0x08011ccc
 80027f4:	240002ec 	.word	0x240002ec
 80027f8:	08011cf0 	.word	0x08011cf0
 80027fc:	24000598 	.word	0x24000598
 8002800:	08011d18 	.word	0x08011d18
 8002804:	24000844 	.word	0x24000844
 8002808:	08011d40 	.word	0x08011d40
 800280c:	24000af0 	.word	0x24000af0

08002810 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
//	  uint32_t can_id = (0x01 & 0x1F) | (2 << 5); // CAN_CMD_MOTOR_ENABLE = 2
//	  uint8_t dummy_data[1] = {0}; // FDCAN requires non-null data pointer
//
//	  fdcanx_send_data(&hfdcan1, can_id, dummy_data, 0);
//	  fdcanx_send_data(&hfdcan1, 0x1FF, tx_data, 8);
    osDelay(1);
 8002818:	2001      	movs	r0, #1
 800281a:	f00a ffba 	bl	800d792 <osDelay>
 800281e:	e7fb      	b.n	8002818 <StartDefaultTask+0x8>

08002820 <PC_MCU_ENTRY>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_PC_MCU_ENTRY */
void PC_MCU_ENTRY(void const * argument)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN PC_MCU_ENTRY */
  /* Infinite loop */
  for(;;)
  {
	PC_MCU_UART_TASK();
 8002828:	f00e fc8c 	bl	8011144 <PC_MCU_UART_TASK>
    osDelay(1);
 800282c:	2001      	movs	r0, #1
 800282e:	f00a ffb0 	bl	800d792 <osDelay>
	PC_MCU_UART_TASK();
 8002832:	bf00      	nop
 8002834:	e7f8      	b.n	8002828 <PC_MCU_ENTRY+0x8>

08002836 <buzzerEntry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_buzzerEntry */
void buzzerEntry(void const * argument)
{
 8002836:	b580      	push	{r7, lr}
 8002838:	b082      	sub	sp, #8
 800283a:	af00      	add	r7, sp, #0
 800283c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN buzzerEntry */
  /* Infinite loop */
  for(;;)
  {
    BUZZER_TASK();
 800283e:	f00d fc6b 	bl	8010118 <BUZZER_TASK>
    osDelay(1);
 8002842:	2001      	movs	r0, #1
 8002844:	f00a ffa5 	bl	800d792 <osDelay>
    BUZZER_TASK();
 8002848:	bf00      	nop
 800284a:	e7f8      	b.n	800283e <buzzerEntry+0x8>

0800284c <J60_10Entry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_J60_10Entry */
void J60_10Entry(void const * argument)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b082      	sub	sp, #8
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN J60_10Entry */
  /* Infinite loop */
  for(;;)
  {
	j60_10_TASK();
 8002854:	f00e fa1e 	bl	8010c94 <j60_10_TASK>
    osDelay(1);
 8002858:	2001      	movs	r0, #1
 800285a:	f00a ff9a 	bl	800d792 <osDelay>
	j60_10_TASK();
 800285e:	bf00      	nop
 8002860:	e7f8      	b.n	8002854 <J60_10Entry+0x8>
	...

08002864 <MX_GPIO_Init>:
        * EXTI
     PD7   ------> SPI1_MOSI
     PB3(JTDO/TRACESWO)   ------> SPI1_SCK
*/
void MX_GPIO_Init(void)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b08c      	sub	sp, #48	@ 0x30
 8002868:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800286a:	f107 031c 	add.w	r3, r7, #28
 800286e:	2200      	movs	r2, #0
 8002870:	601a      	str	r2, [r3, #0]
 8002872:	605a      	str	r2, [r3, #4]
 8002874:	609a      	str	r2, [r3, #8]
 8002876:	60da      	str	r2, [r3, #12]
 8002878:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800287a:	4b4f      	ldr	r3, [pc, #316]	@ (80029b8 <MX_GPIO_Init+0x154>)
 800287c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002880:	4a4d      	ldr	r2, [pc, #308]	@ (80029b8 <MX_GPIO_Init+0x154>)
 8002882:	f043 0310 	orr.w	r3, r3, #16
 8002886:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800288a:	4b4b      	ldr	r3, [pc, #300]	@ (80029b8 <MX_GPIO_Init+0x154>)
 800288c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002890:	f003 0310 	and.w	r3, r3, #16
 8002894:	61bb      	str	r3, [r7, #24]
 8002896:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002898:	4b47      	ldr	r3, [pc, #284]	@ (80029b8 <MX_GPIO_Init+0x154>)
 800289a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800289e:	4a46      	ldr	r2, [pc, #280]	@ (80029b8 <MX_GPIO_Init+0x154>)
 80028a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028a8:	4b43      	ldr	r3, [pc, #268]	@ (80029b8 <MX_GPIO_Init+0x154>)
 80028aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028b2:	617b      	str	r3, [r7, #20]
 80028b4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028b6:	4b40      	ldr	r3, [pc, #256]	@ (80029b8 <MX_GPIO_Init+0x154>)
 80028b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028bc:	4a3e      	ldr	r2, [pc, #248]	@ (80029b8 <MX_GPIO_Init+0x154>)
 80028be:	f043 0304 	orr.w	r3, r3, #4
 80028c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028c6:	4b3c      	ldr	r3, [pc, #240]	@ (80029b8 <MX_GPIO_Init+0x154>)
 80028c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028cc:	f003 0304 	and.w	r3, r3, #4
 80028d0:	613b      	str	r3, [r7, #16]
 80028d2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028d4:	4b38      	ldr	r3, [pc, #224]	@ (80029b8 <MX_GPIO_Init+0x154>)
 80028d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028da:	4a37      	ldr	r2, [pc, #220]	@ (80029b8 <MX_GPIO_Init+0x154>)
 80028dc:	f043 0302 	orr.w	r3, r3, #2
 80028e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028e4:	4b34      	ldr	r3, [pc, #208]	@ (80029b8 <MX_GPIO_Init+0x154>)
 80028e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028ea:	f003 0302 	and.w	r3, r3, #2
 80028ee:	60fb      	str	r3, [r7, #12]
 80028f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028f2:	4b31      	ldr	r3, [pc, #196]	@ (80029b8 <MX_GPIO_Init+0x154>)
 80028f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028f8:	4a2f      	ldr	r2, [pc, #188]	@ (80029b8 <MX_GPIO_Init+0x154>)
 80028fa:	f043 0308 	orr.w	r3, r3, #8
 80028fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002902:	4b2d      	ldr	r3, [pc, #180]	@ (80029b8 <MX_GPIO_Init+0x154>)
 8002904:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002908:	f003 0308 	and.w	r3, r3, #8
 800290c:	60bb      	str	r3, [r7, #8]
 800290e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002910:	4b29      	ldr	r3, [pc, #164]	@ (80029b8 <MX_GPIO_Init+0x154>)
 8002912:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002916:	4a28      	ldr	r2, [pc, #160]	@ (80029b8 <MX_GPIO_Init+0x154>)
 8002918:	f043 0301 	orr.w	r3, r3, #1
 800291c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002920:	4b25      	ldr	r3, [pc, #148]	@ (80029b8 <MX_GPIO_Init+0x154>)
 8002922:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002926:	f003 0301 	and.w	r3, r3, #1
 800292a:	607b      	str	r3, [r7, #4]
 800292c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ACC_CS_Pin|GYRO_CS_Pin, GPIO_PIN_SET);
 800292e:	2201      	movs	r2, #1
 8002930:	2109      	movs	r1, #9
 8002932:	4822      	ldr	r0, [pc, #136]	@ (80029bc <MX_GPIO_Init+0x158>)
 8002934:	f003 f8ca 	bl	8005acc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = ACC_CS_Pin|GYRO_CS_Pin;
 8002938:	2309      	movs	r3, #9
 800293a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800293c:	2301      	movs	r3, #1
 800293e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002940:	2300      	movs	r3, #0
 8002942:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002944:	2303      	movs	r3, #3
 8002946:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002948:	f107 031c 	add.w	r3, r7, #28
 800294c:	4619      	mov	r1, r3
 800294e:	481b      	ldr	r0, [pc, #108]	@ (80029bc <MX_GPIO_Init+0x158>)
 8002950:	f002 ff14 	bl	800577c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = ACC_INT_Pin|GYRO_INT_Pin;
 8002954:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002958:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800295a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800295e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002960:	2300      	movs	r3, #0
 8002962:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002964:	f107 031c 	add.w	r3, r7, #28
 8002968:	4619      	mov	r1, r3
 800296a:	4815      	ldr	r0, [pc, #84]	@ (80029c0 <MX_GPIO_Init+0x15c>)
 800296c:	f002 ff06 	bl	800577c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002970:	2380      	movs	r3, #128	@ 0x80
 8002972:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002974:	2302      	movs	r3, #2
 8002976:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002978:	2300      	movs	r3, #0
 800297a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800297c:	2300      	movs	r3, #0
 800297e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002980:	2305      	movs	r3, #5
 8002982:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002984:	f107 031c 	add.w	r3, r7, #28
 8002988:	4619      	mov	r1, r3
 800298a:	480e      	ldr	r0, [pc, #56]	@ (80029c4 <MX_GPIO_Init+0x160>)
 800298c:	f002 fef6 	bl	800577c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002990:	2308      	movs	r3, #8
 8002992:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002994:	2302      	movs	r3, #2
 8002996:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002998:	2300      	movs	r3, #0
 800299a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800299c:	2300      	movs	r3, #0
 800299e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80029a0:	2305      	movs	r3, #5
 80029a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029a4:	f107 031c 	add.w	r3, r7, #28
 80029a8:	4619      	mov	r1, r3
 80029aa:	4807      	ldr	r0, [pc, #28]	@ (80029c8 <MX_GPIO_Init+0x164>)
 80029ac:	f002 fee6 	bl	800577c <HAL_GPIO_Init>

}
 80029b0:	bf00      	nop
 80029b2:	3730      	adds	r7, #48	@ 0x30
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	58024400 	.word	0x58024400
 80029bc:	58020800 	.word	0x58020800
 80029c0:	58021000 	.word	0x58021000
 80029c4:	58020c00 	.word	0x58020c00
 80029c8:	58020400 	.word	0x58020400

080029cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b084      	sub	sp, #16
 80029d0:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80029d2:	4b3f      	ldr	r3, [pc, #252]	@ (8002ad0 <main+0x104>)
 80029d4:	695b      	ldr	r3, [r3, #20]
 80029d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d11b      	bne.n	8002a16 <main+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80029de:	f3bf 8f4f 	dsb	sy
}
 80029e2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80029e4:	f3bf 8f6f 	isb	sy
}
 80029e8:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80029ea:	4b39      	ldr	r3, [pc, #228]	@ (8002ad0 <main+0x104>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80029f2:	f3bf 8f4f 	dsb	sy
}
 80029f6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80029f8:	f3bf 8f6f 	isb	sy
}
 80029fc:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80029fe:	4b34      	ldr	r3, [pc, #208]	@ (8002ad0 <main+0x104>)
 8002a00:	695b      	ldr	r3, [r3, #20]
 8002a02:	4a33      	ldr	r2, [pc, #204]	@ (8002ad0 <main+0x104>)
 8002a04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a08:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8002a0a:	f3bf 8f4f 	dsb	sy
}
 8002a0e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002a10:	f3bf 8f6f 	isb	sy
}
 8002a14:	e000      	b.n	8002a18 <main+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8002a16:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8002a18:	4b2d      	ldr	r3, [pc, #180]	@ (8002ad0 <main+0x104>)
 8002a1a:	695b      	ldr	r3, [r3, #20]
 8002a1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d138      	bne.n	8002a96 <main+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8002a24:	4b2a      	ldr	r3, [pc, #168]	@ (8002ad0 <main+0x104>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8002a2c:	f3bf 8f4f 	dsb	sy
}
 8002a30:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8002a32:	4b27      	ldr	r3, [pc, #156]	@ (8002ad0 <main+0x104>)
 8002a34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a38:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	0b5b      	lsrs	r3, r3, #13
 8002a3e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002a42:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	08db      	lsrs	r3, r3, #3
 8002a48:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a4c:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	015a      	lsls	r2, r3, #5
 8002a52:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8002a56:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8002a58:	687a      	ldr	r2, [r7, #4]
 8002a5a:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002a5c:	491c      	ldr	r1, [pc, #112]	@ (8002ad0 <main+0x104>)
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	1e5a      	subs	r2, r3, #1
 8002a68:	607a      	str	r2, [r7, #4]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d1ef      	bne.n	8002a4e <main+0x82>
    } while(sets-- != 0U);
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	1e5a      	subs	r2, r3, #1
 8002a72:	60ba      	str	r2, [r7, #8]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d1e5      	bne.n	8002a44 <main+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 8002a78:	f3bf 8f4f 	dsb	sy
}
 8002a7c:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8002a7e:	4b14      	ldr	r3, [pc, #80]	@ (8002ad0 <main+0x104>)
 8002a80:	695b      	ldr	r3, [r3, #20]
 8002a82:	4a13      	ldr	r2, [pc, #76]	@ (8002ad0 <main+0x104>)
 8002a84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a88:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8002a8a:	f3bf 8f4f 	dsb	sy
}
 8002a8e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002a90:	f3bf 8f6f 	isb	sy
}
 8002a94:	e000      	b.n	8002a98 <main+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8002a96:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a98:	f000 fd7c 	bl	8003594 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a9c:	f000 f81a 	bl	8002ad4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002aa0:	f7ff fee0 	bl	8002864 <MX_GPIO_Init>
  MX_FDCAN2_Init();
 8002aa4:	f7ff fbe4 	bl	8002270 <MX_FDCAN2_Init>
  MX_FDCAN3_Init();
 8002aa8:	f7ff fc48 	bl	800233c <MX_FDCAN3_Init>
  MX_USART10_UART_Init();
 8002aac:	f000 fbfe 	bl	80032ac <MX_USART10_UART_Init>
  MX_SPI2_Init();
 8002ab0:	f000 f896 	bl	8002be0 <MX_SPI2_Init>
  MX_FDCAN1_Init();
 8002ab4:	f7ff fb78 	bl	80021a8 <MX_FDCAN1_Init>
  MX_TIM12_Init();
 8002ab8:	f000 faee 	bl	8003098 <MX_TIM12_Init>
  MX_UART5_Init();
 8002abc:	f000 fba6 	bl	800320c <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
  bsp_can_init();
 8002ac0:	f7fe fd80 	bl	80015c4 <bsp_can_init>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8002ac4:	f7ff fe2c 	bl	8002720 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002ac8:	f00a fe10 	bl	800d6ec <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002acc:	bf00      	nop
 8002ace:	e7fd      	b.n	8002acc <main+0x100>
 8002ad0:	e000ed00 	.word	0xe000ed00

08002ad4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b09c      	sub	sp, #112	@ 0x70
 8002ad8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ada:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ade:	224c      	movs	r2, #76	@ 0x4c
 8002ae0:	2100      	movs	r1, #0
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f00e fb76 	bl	80111d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ae8:	1d3b      	adds	r3, r7, #4
 8002aea:	2220      	movs	r2, #32
 8002aec:	2100      	movs	r1, #0
 8002aee:	4618      	mov	r0, r3
 8002af0:	f00e fb70 	bl	80111d4 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8002af4:	2002      	movs	r0, #2
 8002af6:	f003 f803 	bl	8005b00 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002afa:	2300      	movs	r3, #0
 8002afc:	603b      	str	r3, [r7, #0]
 8002afe:	4b2b      	ldr	r3, [pc, #172]	@ (8002bac <SystemClock_Config+0xd8>)
 8002b00:	699b      	ldr	r3, [r3, #24]
 8002b02:	4a2a      	ldr	r2, [pc, #168]	@ (8002bac <SystemClock_Config+0xd8>)
 8002b04:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002b08:	6193      	str	r3, [r2, #24]
 8002b0a:	4b28      	ldr	r3, [pc, #160]	@ (8002bac <SystemClock_Config+0xd8>)
 8002b0c:	699b      	ldr	r3, [r3, #24]
 8002b0e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002b12:	603b      	str	r3, [r7, #0]
 8002b14:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002b16:	bf00      	nop
 8002b18:	4b24      	ldr	r3, [pc, #144]	@ (8002bac <SystemClock_Config+0xd8>)
 8002b1a:	699b      	ldr	r3, [r3, #24]
 8002b1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b24:	d1f8      	bne.n	8002b18 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002b26:	2301      	movs	r3, #1
 8002b28:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002b2a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002b2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b30:	2302      	movs	r3, #2
 8002b32:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002b34:	2302      	movs	r3, #2
 8002b36:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8002b38:	2302      	movs	r3, #2
 8002b3a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 40;
 8002b3c:	2328      	movs	r3, #40	@ 0x28
 8002b3e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8002b40:	2301      	movs	r3, #1
 8002b42:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8002b44:	2306      	movs	r3, #6
 8002b46:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002b48:	2302      	movs	r3, #2
 8002b4a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8002b4c:	230c      	movs	r3, #12
 8002b4e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002b50:	2300      	movs	r3, #0
 8002b52:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002b54:	2300      	movs	r3, #0
 8002b56:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f003 f809 	bl	8005b74 <HAL_RCC_OscConfig>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d001      	beq.n	8002b6c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002b68:	f000 f834 	bl	8002bd4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b6c:	233f      	movs	r3, #63	@ 0x3f
 8002b6e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b70:	2303      	movs	r3, #3
 8002b72:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002b74:	2300      	movs	r3, #0
 8002b76:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8002b78:	2308      	movs	r3, #8
 8002b7a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8002b7c:	2340      	movs	r3, #64	@ 0x40
 8002b7e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8002b80:	2340      	movs	r3, #64	@ 0x40
 8002b82:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8002b84:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b88:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8002b8a:	2340      	movs	r3, #64	@ 0x40
 8002b8c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002b8e:	1d3b      	adds	r3, r7, #4
 8002b90:	2103      	movs	r1, #3
 8002b92:	4618      	mov	r0, r3
 8002b94:	f003 fbc8 	bl	8006328 <HAL_RCC_ClockConfig>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d001      	beq.n	8002ba2 <SystemClock_Config+0xce>
  {
    Error_Handler();
 8002b9e:	f000 f819 	bl	8002bd4 <Error_Handler>
  }
}
 8002ba2:	bf00      	nop
 8002ba4:	3770      	adds	r7, #112	@ 0x70
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	58024800 	.word	0x58024800

08002bb0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b082      	sub	sp, #8
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM23) {
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a04      	ldr	r2, [pc, #16]	@ (8002bd0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d101      	bne.n	8002bc6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002bc2:	f000 fd23 	bl	800360c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002bc6:	bf00      	nop
 8002bc8:	3708      	adds	r7, #8
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	4000e000 	.word	0x4000e000

08002bd4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002bd8:	b672      	cpsid	i
}
 8002bda:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002bdc:	bf00      	nop
 8002bde:	e7fd      	b.n	8002bdc <Error_Handler+0x8>

08002be0 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002be4:	4b28      	ldr	r3, [pc, #160]	@ (8002c88 <MX_SPI2_Init+0xa8>)
 8002be6:	4a29      	ldr	r2, [pc, #164]	@ (8002c8c <MX_SPI2_Init+0xac>)
 8002be8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002bea:	4b27      	ldr	r3, [pc, #156]	@ (8002c88 <MX_SPI2_Init+0xa8>)
 8002bec:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002bf0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002bf2:	4b25      	ldr	r3, [pc, #148]	@ (8002c88 <MX_SPI2_Init+0xa8>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002bf8:	4b23      	ldr	r3, [pc, #140]	@ (8002c88 <MX_SPI2_Init+0xa8>)
 8002bfa:	2207      	movs	r2, #7
 8002bfc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002bfe:	4b22      	ldr	r3, [pc, #136]	@ (8002c88 <MX_SPI2_Init+0xa8>)
 8002c00:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c04:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002c06:	4b20      	ldr	r3, [pc, #128]	@ (8002c88 <MX_SPI2_Init+0xa8>)
 8002c08:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002c0c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002c0e:	4b1e      	ldr	r3, [pc, #120]	@ (8002c88 <MX_SPI2_Init+0xa8>)
 8002c10:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002c14:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002c16:	4b1c      	ldr	r3, [pc, #112]	@ (8002c88 <MX_SPI2_Init+0xa8>)
 8002c18:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002c1c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c1e:	4b1a      	ldr	r3, [pc, #104]	@ (8002c88 <MX_SPI2_Init+0xa8>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c24:	4b18      	ldr	r3, [pc, #96]	@ (8002c88 <MX_SPI2_Init+0xa8>)
 8002c26:	2200      	movs	r2, #0
 8002c28:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c2a:	4b17      	ldr	r3, [pc, #92]	@ (8002c88 <MX_SPI2_Init+0xa8>)
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8002c30:	4b15      	ldr	r3, [pc, #84]	@ (8002c88 <MX_SPI2_Init+0xa8>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002c36:	4b14      	ldr	r3, [pc, #80]	@ (8002c88 <MX_SPI2_Init+0xa8>)
 8002c38:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002c3c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002c3e:	4b12      	ldr	r3, [pc, #72]	@ (8002c88 <MX_SPI2_Init+0xa8>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002c44:	4b10      	ldr	r3, [pc, #64]	@ (8002c88 <MX_SPI2_Init+0xa8>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002c4a:	4b0f      	ldr	r3, [pc, #60]	@ (8002c88 <MX_SPI2_Init+0xa8>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002c50:	4b0d      	ldr	r3, [pc, #52]	@ (8002c88 <MX_SPI2_Init+0xa8>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002c56:	4b0c      	ldr	r3, [pc, #48]	@ (8002c88 <MX_SPI2_Init+0xa8>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002c5c:	4b0a      	ldr	r3, [pc, #40]	@ (8002c88 <MX_SPI2_Init+0xa8>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002c62:	4b09      	ldr	r3, [pc, #36]	@ (8002c88 <MX_SPI2_Init+0xa8>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002c68:	4b07      	ldr	r3, [pc, #28]	@ (8002c88 <MX_SPI2_Init+0xa8>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002c6e:	4b06      	ldr	r3, [pc, #24]	@ (8002c88 <MX_SPI2_Init+0xa8>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002c74:	4804      	ldr	r0, [pc, #16]	@ (8002c88 <MX_SPI2_Init+0xa8>)
 8002c76:	f005 fce7 	bl	8008648 <HAL_SPI_Init>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d001      	beq.n	8002c84 <MX_SPI2_Init+0xa4>
  {
    Error_Handler();
 8002c80:	f7ff ffa8 	bl	8002bd4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002c84:	bf00      	nop
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	240014ec 	.word	0x240014ec
 8002c8c:	40003800 	.word	0x40003800

08002c90 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b0ba      	sub	sp, #232	@ 0xe8
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c98:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	601a      	str	r2, [r3, #0]
 8002ca0:	605a      	str	r2, [r3, #4]
 8002ca2:	609a      	str	r2, [r3, #8]
 8002ca4:	60da      	str	r2, [r3, #12]
 8002ca6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002ca8:	f107 0318 	add.w	r3, r7, #24
 8002cac:	22b8      	movs	r2, #184	@ 0xb8
 8002cae:	2100      	movs	r1, #0
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f00e fa8f 	bl	80111d4 <memset>
  if(spiHandle->Instance==SPI2)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a3c      	ldr	r2, [pc, #240]	@ (8002dac <HAL_SPI_MspInit+0x11c>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d171      	bne.n	8002da4 <HAL_SPI_MspInit+0x114>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8002cc0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002cc4:	f04f 0300 	mov.w	r3, #0
 8002cc8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002cd0:	f107 0318 	add.w	r3, r7, #24
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f003 fef5 	bl	8006ac4 <HAL_RCCEx_PeriphCLKConfig>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d001      	beq.n	8002ce4 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8002ce0:	f7ff ff78 	bl	8002bd4 <Error_Handler>
    }

    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002ce4:	4b32      	ldr	r3, [pc, #200]	@ (8002db0 <HAL_SPI_MspInit+0x120>)
 8002ce6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002cea:	4a31      	ldr	r2, [pc, #196]	@ (8002db0 <HAL_SPI_MspInit+0x120>)
 8002cec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cf0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002cf4:	4b2e      	ldr	r3, [pc, #184]	@ (8002db0 <HAL_SPI_MspInit+0x120>)
 8002cf6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002cfa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cfe:	617b      	str	r3, [r7, #20]
 8002d00:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d02:	4b2b      	ldr	r3, [pc, #172]	@ (8002db0 <HAL_SPI_MspInit+0x120>)
 8002d04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002d08:	4a29      	ldr	r2, [pc, #164]	@ (8002db0 <HAL_SPI_MspInit+0x120>)
 8002d0a:	f043 0304 	orr.w	r3, r3, #4
 8002d0e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002d12:	4b27      	ldr	r3, [pc, #156]	@ (8002db0 <HAL_SPI_MspInit+0x120>)
 8002d14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002d18:	f003 0304 	and.w	r3, r3, #4
 8002d1c:	613b      	str	r3, [r7, #16]
 8002d1e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d20:	4b23      	ldr	r3, [pc, #140]	@ (8002db0 <HAL_SPI_MspInit+0x120>)
 8002d22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002d26:	4a22      	ldr	r2, [pc, #136]	@ (8002db0 <HAL_SPI_MspInit+0x120>)
 8002d28:	f043 0302 	orr.w	r3, r3, #2
 8002d2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002d30:	4b1f      	ldr	r3, [pc, #124]	@ (8002db0 <HAL_SPI_MspInit+0x120>)
 8002d32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002d36:	f003 0302 	and.w	r3, r3, #2
 8002d3a:	60fb      	str	r3, [r7, #12]
 8002d3c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PC2_C     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8002d3e:	2306      	movs	r3, #6
 8002d40:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d44:	2302      	movs	r3, #2
 8002d46:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d50:	2300      	movs	r3, #0
 8002d52:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002d56:	2305      	movs	r3, #5
 8002d58:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d5c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002d60:	4619      	mov	r1, r3
 8002d62:	4814      	ldr	r0, [pc, #80]	@ (8002db4 <HAL_SPI_MspInit+0x124>)
 8002d64:	f002 fd0a 	bl	800577c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002d68:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002d6c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d70:	2302      	movs	r3, #2
 8002d72:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d76:	2300      	movs	r3, #0
 8002d78:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002d82:	2305      	movs	r3, #5
 8002d84:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d88:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002d8c:	4619      	mov	r1, r3
 8002d8e:	480a      	ldr	r0, [pc, #40]	@ (8002db8 <HAL_SPI_MspInit+0x128>)
 8002d90:	f002 fcf4 	bl	800577c <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8002d94:	2200      	movs	r2, #0
 8002d96:	2105      	movs	r1, #5
 8002d98:	2024      	movs	r0, #36	@ 0x24
 8002d9a:	f000 fd0f 	bl	80037bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002d9e:	2024      	movs	r0, #36	@ 0x24
 8002da0:	f000 fd26 	bl	80037f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002da4:	bf00      	nop
 8002da6:	37e8      	adds	r7, #232	@ 0xe8
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}
 8002dac:	40003800 	.word	0x40003800
 8002db0:	58024400 	.word	0x58024400
 8002db4:	58020800 	.word	0x58020800
 8002db8:	58020400 	.word	0x58020400

08002dbc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b082      	sub	sp, #8
 8002dc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dc2:	4b0c      	ldr	r3, [pc, #48]	@ (8002df4 <HAL_MspInit+0x38>)
 8002dc4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002dc8:	4a0a      	ldr	r2, [pc, #40]	@ (8002df4 <HAL_MspInit+0x38>)
 8002dca:	f043 0302 	orr.w	r3, r3, #2
 8002dce:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002dd2:	4b08      	ldr	r3, [pc, #32]	@ (8002df4 <HAL_MspInit+0x38>)
 8002dd4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002dd8:	f003 0302 	and.w	r3, r3, #2
 8002ddc:	607b      	str	r3, [r7, #4]
 8002dde:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002de0:	2200      	movs	r2, #0
 8002de2:	210f      	movs	r1, #15
 8002de4:	f06f 0001 	mvn.w	r0, #1
 8002de8:	f000 fce8 	bl	80037bc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dec:	bf00      	nop
 8002dee:	3708      	adds	r7, #8
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	58024400 	.word	0x58024400

08002df8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b08e      	sub	sp, #56	@ 0x38
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM23 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2b0f      	cmp	r3, #15
 8002e04:	d844      	bhi.n	8002e90 <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM23_IRQn, TickPriority ,0U);
 8002e06:	2200      	movs	r2, #0
 8002e08:	6879      	ldr	r1, [r7, #4]
 8002e0a:	20a1      	movs	r0, #161	@ 0xa1
 8002e0c:	f000 fcd6 	bl	80037bc <HAL_NVIC_SetPriority>

  /* Enable the TIM23 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM23_IRQn);
 8002e10:	20a1      	movs	r0, #161	@ 0xa1
 8002e12:	f000 fced 	bl	80037f0 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8002e16:	4a24      	ldr	r2, [pc, #144]	@ (8002ea8 <HAL_InitTick+0xb0>)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM23 clock */
  __HAL_RCC_TIM23_CLK_ENABLE();
 8002e1c:	4b23      	ldr	r3, [pc, #140]	@ (8002eac <HAL_InitTick+0xb4>)
 8002e1e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002e22:	4a22      	ldr	r2, [pc, #136]	@ (8002eac <HAL_InitTick+0xb4>)
 8002e24:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e28:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8002e2c:	4b1f      	ldr	r3, [pc, #124]	@ (8002eac <HAL_InitTick+0xb4>)
 8002e2e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002e32:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e36:	60bb      	str	r3, [r7, #8]
 8002e38:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002e3a:	f107 020c 	add.w	r2, r7, #12
 8002e3e:	f107 0310 	add.w	r3, r7, #16
 8002e42:	4611      	mov	r1, r2
 8002e44:	4618      	mov	r0, r3
 8002e46:	f003 fdfb 	bl	8006a40 <HAL_RCC_GetClockConfig>

  /* Compute TIM23 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002e4a:	f003 fde3 	bl	8006a14 <HAL_RCC_GetPCLK2Freq>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	005b      	lsls	r3, r3, #1
 8002e52:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM23 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002e54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e56:	4a16      	ldr	r2, [pc, #88]	@ (8002eb0 <HAL_InitTick+0xb8>)
 8002e58:	fba2 2303 	umull	r2, r3, r2, r3
 8002e5c:	0c9b      	lsrs	r3, r3, #18
 8002e5e:	3b01      	subs	r3, #1
 8002e60:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM23 */
  htim23.Instance = TIM23;
 8002e62:	4b14      	ldr	r3, [pc, #80]	@ (8002eb4 <HAL_InitTick+0xbc>)
 8002e64:	4a14      	ldr	r2, [pc, #80]	@ (8002eb8 <HAL_InitTick+0xc0>)
 8002e66:	601a      	str	r2, [r3, #0]
  + Period = [(TIM23CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim23.Init.Period = (1000000U / 1000U) - 1U;
 8002e68:	4b12      	ldr	r3, [pc, #72]	@ (8002eb4 <HAL_InitTick+0xbc>)
 8002e6a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002e6e:	60da      	str	r2, [r3, #12]
  htim23.Init.Prescaler = uwPrescalerValue;
 8002e70:	4a10      	ldr	r2, [pc, #64]	@ (8002eb4 <HAL_InitTick+0xbc>)
 8002e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e74:	6053      	str	r3, [r2, #4]
  htim23.Init.ClockDivision = 0;
 8002e76:	4b0f      	ldr	r3, [pc, #60]	@ (8002eb4 <HAL_InitTick+0xbc>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	611a      	str	r2, [r3, #16]
  htim23.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e7c:	4b0d      	ldr	r3, [pc, #52]	@ (8002eb4 <HAL_InitTick+0xbc>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim23) == HAL_OK)
 8002e82:	480c      	ldr	r0, [pc, #48]	@ (8002eb4 <HAL_InitTick+0xbc>)
 8002e84:	f006 fb41 	bl	800950a <HAL_TIM_Base_Init>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d107      	bne.n	8002e9e <HAL_InitTick+0xa6>
 8002e8e:	e001      	b.n	8002e94 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8002e90:	2301      	movs	r3, #1
 8002e92:	e005      	b.n	8002ea0 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim23);
 8002e94:	4807      	ldr	r0, [pc, #28]	@ (8002eb4 <HAL_InitTick+0xbc>)
 8002e96:	f006 fb99 	bl	80095cc <HAL_TIM_Base_Start_IT>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	e000      	b.n	8002ea0 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	3738      	adds	r7, #56	@ 0x38
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	24000044 	.word	0x24000044
 8002eac:	58024400 	.word	0x58024400
 8002eb0:	431bde83 	.word	0x431bde83
 8002eb4:	24001574 	.word	0x24001574
 8002eb8:	4000e000 	.word	0x4000e000

08002ebc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ec0:	bf00      	nop
 8002ec2:	e7fd      	b.n	8002ec0 <NMI_Handler+0x4>

08002ec4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ec8:	bf00      	nop
 8002eca:	e7fd      	b.n	8002ec8 <HardFault_Handler+0x4>

08002ecc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ed0:	bf00      	nop
 8002ed2:	e7fd      	b.n	8002ed0 <MemManage_Handler+0x4>

08002ed4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ed8:	bf00      	nop
 8002eda:	e7fd      	b.n	8002ed8 <BusFault_Handler+0x4>

08002edc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002edc:	b480      	push	{r7}
 8002ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ee0:	bf00      	nop
 8002ee2:	e7fd      	b.n	8002ee0 <UsageFault_Handler+0x4>

08002ee4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ee8:	bf00      	nop
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr
	...

08002ef4 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002ef8:	4802      	ldr	r0, [pc, #8]	@ (8002f04 <FDCAN1_IT0_IRQHandler+0x10>)
 8002efa:	f001 ff31 	bl	8004d60 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8002efe:	bf00      	nop
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	24000104 	.word	0x24000104

08002f08 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8002f0c:	4802      	ldr	r0, [pc, #8]	@ (8002f18 <FDCAN2_IT0_IRQHandler+0x10>)
 8002f0e:	f001 ff27 	bl	8004d60 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 8002f12:	bf00      	nop
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	240001a4 	.word	0x240001a4

08002f1c <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002f20:	4802      	ldr	r0, [pc, #8]	@ (8002f2c <FDCAN1_IT1_IRQHandler+0x10>)
 8002f22:	f001 ff1d 	bl	8004d60 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8002f26:	bf00      	nop
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	24000104 	.word	0x24000104

08002f30 <FDCAN2_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 1.
  */
void FDCAN2_IT1_IRQHandler(void)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 0 */

  /* USER CODE END FDCAN2_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8002f34:	4802      	ldr	r0, [pc, #8]	@ (8002f40 <FDCAN2_IT1_IRQHandler+0x10>)
 8002f36:	f001 ff13 	bl	8004d60 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 1 */

  /* USER CODE END FDCAN2_IT1_IRQn 1 */
}
 8002f3a:	bf00      	nop
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	240001a4 	.word	0x240001a4

08002f44 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002f48:	4802      	ldr	r0, [pc, #8]	@ (8002f54 <SPI2_IRQHandler+0x10>)
 8002f4a:	f005 ffdb 	bl	8008f04 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002f4e:	bf00      	nop
 8002f50:	bd80      	pop	{r7, pc}
 8002f52:	bf00      	nop
 8002f54:	240014ec 	.word	0x240014ec

08002f58 <USART10_IRQHandler>:

/**
  * @brief This function handles USART10 global interrupt.
  */
void USART10_IRQHandler(void)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART10_IRQn 0 */

  /* USER CODE END USART10_IRQn 0 */
  HAL_UART_IRQHandler(&huart10);
 8002f5c:	4802      	ldr	r0, [pc, #8]	@ (8002f68 <USART10_IRQHandler+0x10>)
 8002f5e:	f007 fe19 	bl	800ab94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART10_IRQn 1 */

  /* USER CODE END USART10_IRQn 1 */
}
 8002f62:	bf00      	nop
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	240016a0 	.word	0x240016a0

08002f6c <FDCAN3_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 0.
  */
void FDCAN3_IT0_IRQHandler(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 0 */

  /* USER CODE END FDCAN3_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 8002f70:	4802      	ldr	r0, [pc, #8]	@ (8002f7c <FDCAN3_IT0_IRQHandler+0x10>)
 8002f72:	f001 fef5 	bl	8004d60 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 1 */

  /* USER CODE END FDCAN3_IT0_IRQn 1 */
}
 8002f76:	bf00      	nop
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	24000244 	.word	0x24000244

08002f80 <FDCAN3_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 1.
  */
void FDCAN3_IT1_IRQHandler(void)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT1_IRQn 0 */

  /* USER CODE END FDCAN3_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 8002f84:	4802      	ldr	r0, [pc, #8]	@ (8002f90 <FDCAN3_IT1_IRQHandler+0x10>)
 8002f86:	f001 feeb 	bl	8004d60 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT1_IRQn 1 */

  /* USER CODE END FDCAN3_IT1_IRQn 1 */
}
 8002f8a:	bf00      	nop
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	24000244 	.word	0x24000244

08002f94 <TIM23_IRQHandler>:

/**
  * @brief This function handles TIM23 global interrupt.
  */
void TIM23_IRQHandler(void)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM23_IRQn 0 */

  /* USER CODE END TIM23_IRQn 0 */
  HAL_TIM_IRQHandler(&htim23);
 8002f98:	4802      	ldr	r0, [pc, #8]	@ (8002fa4 <TIM23_IRQHandler+0x10>)
 8002f9a:	f006 fd11 	bl	80099c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM23_IRQn 1 */

  /* USER CODE END TIM23_IRQn 1 */
}
 8002f9e:	bf00      	nop
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	24001574 	.word	0x24001574

08002fa8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002fac:	4b32      	ldr	r3, [pc, #200]	@ (8003078 <SystemInit+0xd0>)
 8002fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fb2:	4a31      	ldr	r2, [pc, #196]	@ (8003078 <SystemInit+0xd0>)
 8002fb4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002fb8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002fbc:	4b2f      	ldr	r3, [pc, #188]	@ (800307c <SystemInit+0xd4>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 030f 	and.w	r3, r3, #15
 8002fc4:	2b06      	cmp	r3, #6
 8002fc6:	d807      	bhi.n	8002fd8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002fc8:	4b2c      	ldr	r3, [pc, #176]	@ (800307c <SystemInit+0xd4>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f023 030f 	bic.w	r3, r3, #15
 8002fd0:	4a2a      	ldr	r2, [pc, #168]	@ (800307c <SystemInit+0xd4>)
 8002fd2:	f043 0307 	orr.w	r3, r3, #7
 8002fd6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002fd8:	4b29      	ldr	r3, [pc, #164]	@ (8003080 <SystemInit+0xd8>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a28      	ldr	r2, [pc, #160]	@ (8003080 <SystemInit+0xd8>)
 8002fde:	f043 0301 	orr.w	r3, r3, #1
 8002fe2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002fe4:	4b26      	ldr	r3, [pc, #152]	@ (8003080 <SystemInit+0xd8>)
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002fea:	4b25      	ldr	r3, [pc, #148]	@ (8003080 <SystemInit+0xd8>)
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	4924      	ldr	r1, [pc, #144]	@ (8003080 <SystemInit+0xd8>)
 8002ff0:	4b24      	ldr	r3, [pc, #144]	@ (8003084 <SystemInit+0xdc>)
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002ff6:	4b21      	ldr	r3, [pc, #132]	@ (800307c <SystemInit+0xd4>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 0308 	and.w	r3, r3, #8
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d007      	beq.n	8003012 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003002:	4b1e      	ldr	r3, [pc, #120]	@ (800307c <SystemInit+0xd4>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f023 030f 	bic.w	r3, r3, #15
 800300a:	4a1c      	ldr	r2, [pc, #112]	@ (800307c <SystemInit+0xd4>)
 800300c:	f043 0307 	orr.w	r3, r3, #7
 8003010:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8003012:	4b1b      	ldr	r3, [pc, #108]	@ (8003080 <SystemInit+0xd8>)
 8003014:	2200      	movs	r2, #0
 8003016:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8003018:	4b19      	ldr	r3, [pc, #100]	@ (8003080 <SystemInit+0xd8>)
 800301a:	2200      	movs	r2, #0
 800301c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800301e:	4b18      	ldr	r3, [pc, #96]	@ (8003080 <SystemInit+0xd8>)
 8003020:	2200      	movs	r2, #0
 8003022:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8003024:	4b16      	ldr	r3, [pc, #88]	@ (8003080 <SystemInit+0xd8>)
 8003026:	4a18      	ldr	r2, [pc, #96]	@ (8003088 <SystemInit+0xe0>)
 8003028:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800302a:	4b15      	ldr	r3, [pc, #84]	@ (8003080 <SystemInit+0xd8>)
 800302c:	4a17      	ldr	r2, [pc, #92]	@ (800308c <SystemInit+0xe4>)
 800302e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8003030:	4b13      	ldr	r3, [pc, #76]	@ (8003080 <SystemInit+0xd8>)
 8003032:	4a17      	ldr	r2, [pc, #92]	@ (8003090 <SystemInit+0xe8>)
 8003034:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8003036:	4b12      	ldr	r3, [pc, #72]	@ (8003080 <SystemInit+0xd8>)
 8003038:	2200      	movs	r2, #0
 800303a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800303c:	4b10      	ldr	r3, [pc, #64]	@ (8003080 <SystemInit+0xd8>)
 800303e:	4a14      	ldr	r2, [pc, #80]	@ (8003090 <SystemInit+0xe8>)
 8003040:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8003042:	4b0f      	ldr	r3, [pc, #60]	@ (8003080 <SystemInit+0xd8>)
 8003044:	2200      	movs	r2, #0
 8003046:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003048:	4b0d      	ldr	r3, [pc, #52]	@ (8003080 <SystemInit+0xd8>)
 800304a:	4a11      	ldr	r2, [pc, #68]	@ (8003090 <SystemInit+0xe8>)
 800304c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800304e:	4b0c      	ldr	r3, [pc, #48]	@ (8003080 <SystemInit+0xd8>)
 8003050:	2200      	movs	r2, #0
 8003052:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003054:	4b0a      	ldr	r3, [pc, #40]	@ (8003080 <SystemInit+0xd8>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a09      	ldr	r2, [pc, #36]	@ (8003080 <SystemInit+0xd8>)
 800305a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800305e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003060:	4b07      	ldr	r3, [pc, #28]	@ (8003080 <SystemInit+0xd8>)
 8003062:	2200      	movs	r2, #0
 8003064:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003066:	4b0b      	ldr	r3, [pc, #44]	@ (8003094 <SystemInit+0xec>)
 8003068:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800306c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800306e:	bf00      	nop
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr
 8003078:	e000ed00 	.word	0xe000ed00
 800307c:	52002000 	.word	0x52002000
 8003080:	58024400 	.word	0x58024400
 8003084:	eaf6ed7f 	.word	0xeaf6ed7f
 8003088:	02020200 	.word	0x02020200
 800308c:	01ff0000 	.word	0x01ff0000
 8003090:	01010280 	.word	0x01010280
 8003094:	52004000 	.word	0x52004000

08003098 <MX_TIM12_Init>:

TIM_HandleTypeDef htim12;

/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b08a      	sub	sp, #40	@ 0x28
 800309c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800309e:	f107 031c 	add.w	r3, r7, #28
 80030a2:	2200      	movs	r2, #0
 80030a4:	601a      	str	r2, [r3, #0]
 80030a6:	605a      	str	r2, [r3, #4]
 80030a8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80030aa:	463b      	mov	r3, r7
 80030ac:	2200      	movs	r2, #0
 80030ae:	601a      	str	r2, [r3, #0]
 80030b0:	605a      	str	r2, [r3, #4]
 80030b2:	609a      	str	r2, [r3, #8]
 80030b4:	60da      	str	r2, [r3, #12]
 80030b6:	611a      	str	r2, [r3, #16]
 80030b8:	615a      	str	r2, [r3, #20]
 80030ba:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80030bc:	4b22      	ldr	r3, [pc, #136]	@ (8003148 <MX_TIM12_Init+0xb0>)
 80030be:	4a23      	ldr	r2, [pc, #140]	@ (800314c <MX_TIM12_Init+0xb4>)
 80030c0:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 24-1;
 80030c2:	4b21      	ldr	r3, [pc, #132]	@ (8003148 <MX_TIM12_Init+0xb0>)
 80030c4:	2217      	movs	r2, #23
 80030c6:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030c8:	4b1f      	ldr	r3, [pc, #124]	@ (8003148 <MX_TIM12_Init+0xb0>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 2000-1;
 80030ce:	4b1e      	ldr	r3, [pc, #120]	@ (8003148 <MX_TIM12_Init+0xb0>)
 80030d0:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80030d4:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030d6:	4b1c      	ldr	r3, [pc, #112]	@ (8003148 <MX_TIM12_Init+0xb0>)
 80030d8:	2200      	movs	r2, #0
 80030da:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030dc:	4b1a      	ldr	r3, [pc, #104]	@ (8003148 <MX_TIM12_Init+0xb0>)
 80030de:	2200      	movs	r2, #0
 80030e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 80030e2:	4819      	ldr	r0, [pc, #100]	@ (8003148 <MX_TIM12_Init+0xb0>)
 80030e4:	f006 faf8 	bl	80096d8 <HAL_TIM_PWM_Init>
 80030e8:	4603      	mov	r3, r0
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d001      	beq.n	80030f2 <MX_TIM12_Init+0x5a>
  {
    Error_Handler();
 80030ee:	f7ff fd71 	bl	8002bd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030f2:	2300      	movs	r3, #0
 80030f4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030f6:	2300      	movs	r3, #0
 80030f8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim12, &sMasterConfig) != HAL_OK)
 80030fa:	f107 031c 	add.w	r3, r7, #28
 80030fe:	4619      	mov	r1, r3
 8003100:	4811      	ldr	r0, [pc, #68]	@ (8003148 <MX_TIM12_Init+0xb0>)
 8003102:	f007 fa4f 	bl	800a5a4 <HAL_TIMEx_MasterConfigSynchronization>
 8003106:	4603      	mov	r3, r0
 8003108:	2b00      	cmp	r3, #0
 800310a:	d001      	beq.n	8003110 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 800310c:	f7ff fd62 	bl	8002bd4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003110:	2360      	movs	r3, #96	@ 0x60
 8003112:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1000;
 8003114:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003118:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800311a:	2300      	movs	r3, #0
 800311c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800311e:	2300      	movs	r3, #0
 8003120:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003122:	463b      	mov	r3, r7
 8003124:	2204      	movs	r2, #4
 8003126:	4619      	mov	r1, r3
 8003128:	4807      	ldr	r0, [pc, #28]	@ (8003148 <MX_TIM12_Init+0xb0>)
 800312a:	f006 fd51 	bl	8009bd0 <HAL_TIM_PWM_ConfigChannel>
 800312e:	4603      	mov	r3, r0
 8003130:	2b00      	cmp	r3, #0
 8003132:	d001      	beq.n	8003138 <MX_TIM12_Init+0xa0>
  {
    Error_Handler();
 8003134:	f7ff fd4e 	bl	8002bd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8003138:	4803      	ldr	r0, [pc, #12]	@ (8003148 <MX_TIM12_Init+0xb0>)
 800313a:	f000 f82b 	bl	8003194 <HAL_TIM_MspPostInit>

}
 800313e:	bf00      	nop
 8003140:	3728      	adds	r7, #40	@ 0x28
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	240015c0 	.word	0x240015c0
 800314c:	40001800 	.word	0x40001800

08003150 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003150:	b480      	push	{r7}
 8003152:	b085      	sub	sp, #20
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM12)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a0b      	ldr	r2, [pc, #44]	@ (800318c <HAL_TIM_PWM_MspInit+0x3c>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d10e      	bne.n	8003180 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* TIM12 clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8003162:	4b0b      	ldr	r3, [pc, #44]	@ (8003190 <HAL_TIM_PWM_MspInit+0x40>)
 8003164:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003168:	4a09      	ldr	r2, [pc, #36]	@ (8003190 <HAL_TIM_PWM_MspInit+0x40>)
 800316a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800316e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003172:	4b07      	ldr	r3, [pc, #28]	@ (8003190 <HAL_TIM_PWM_MspInit+0x40>)
 8003174:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003178:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800317c:	60fb      	str	r3, [r7, #12]
 800317e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8003180:	bf00      	nop
 8003182:	3714      	adds	r7, #20
 8003184:	46bd      	mov	sp, r7
 8003186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318a:	4770      	bx	lr
 800318c:	40001800 	.word	0x40001800
 8003190:	58024400 	.word	0x58024400

08003194 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b088      	sub	sp, #32
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800319c:	f107 030c 	add.w	r3, r7, #12
 80031a0:	2200      	movs	r2, #0
 80031a2:	601a      	str	r2, [r3, #0]
 80031a4:	605a      	str	r2, [r3, #4]
 80031a6:	609a      	str	r2, [r3, #8]
 80031a8:	60da      	str	r2, [r3, #12]
 80031aa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM12)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a13      	ldr	r2, [pc, #76]	@ (8003200 <HAL_TIM_MspPostInit+0x6c>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d11f      	bne.n	80031f6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM12_MspPostInit 0 */

  /* USER CODE END TIM12_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031b6:	4b13      	ldr	r3, [pc, #76]	@ (8003204 <HAL_TIM_MspPostInit+0x70>)
 80031b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80031bc:	4a11      	ldr	r2, [pc, #68]	@ (8003204 <HAL_TIM_MspPostInit+0x70>)
 80031be:	f043 0302 	orr.w	r3, r3, #2
 80031c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80031c6:	4b0f      	ldr	r3, [pc, #60]	@ (8003204 <HAL_TIM_MspPostInit+0x70>)
 80031c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80031cc:	f003 0302 	and.w	r3, r3, #2
 80031d0:	60bb      	str	r3, [r7, #8]
 80031d2:	68bb      	ldr	r3, [r7, #8]
    /**TIM12 GPIO Configuration
    PB15     ------> TIM12_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80031d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80031d8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031da:	2302      	movs	r3, #2
 80031dc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031de:	2300      	movs	r3, #0
 80031e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031e2:	2300      	movs	r3, #0
 80031e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM12;
 80031e6:	2302      	movs	r3, #2
 80031e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031ea:	f107 030c 	add.w	r3, r7, #12
 80031ee:	4619      	mov	r1, r3
 80031f0:	4805      	ldr	r0, [pc, #20]	@ (8003208 <HAL_TIM_MspPostInit+0x74>)
 80031f2:	f002 fac3 	bl	800577c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80031f6:	bf00      	nop
 80031f8:	3720      	adds	r7, #32
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	40001800 	.word	0x40001800
 8003204:	58024400 	.word	0x58024400
 8003208:	58020400 	.word	0x58020400

0800320c <MX_UART5_Init>:
UART_HandleTypeDef huart5;
UART_HandleTypeDef huart10;

/* UART5 init function */
void MX_UART5_Init(void)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8003210:	4b23      	ldr	r3, [pc, #140]	@ (80032a0 <MX_UART5_Init+0x94>)
 8003212:	4a24      	ldr	r2, [pc, #144]	@ (80032a4 <MX_UART5_Init+0x98>)
 8003214:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 100000;
 8003216:	4b22      	ldr	r3, [pc, #136]	@ (80032a0 <MX_UART5_Init+0x94>)
 8003218:	4a23      	ldr	r2, [pc, #140]	@ (80032a8 <MX_UART5_Init+0x9c>)
 800321a:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_9B;
 800321c:	4b20      	ldr	r3, [pc, #128]	@ (80032a0 <MX_UART5_Init+0x94>)
 800321e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003222:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8003224:	4b1e      	ldr	r3, [pc, #120]	@ (80032a0 <MX_UART5_Init+0x94>)
 8003226:	2200      	movs	r2, #0
 8003228:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_EVEN;
 800322a:	4b1d      	ldr	r3, [pc, #116]	@ (80032a0 <MX_UART5_Init+0x94>)
 800322c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003230:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8003232:	4b1b      	ldr	r3, [pc, #108]	@ (80032a0 <MX_UART5_Init+0x94>)
 8003234:	220c      	movs	r2, #12
 8003236:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003238:	4b19      	ldr	r3, [pc, #100]	@ (80032a0 <MX_UART5_Init+0x94>)
 800323a:	2200      	movs	r2, #0
 800323c:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800323e:	4b18      	ldr	r3, [pc, #96]	@ (80032a0 <MX_UART5_Init+0x94>)
 8003240:	2200      	movs	r2, #0
 8003242:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003244:	4b16      	ldr	r3, [pc, #88]	@ (80032a0 <MX_UART5_Init+0x94>)
 8003246:	2200      	movs	r2, #0
 8003248:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800324a:	4b15      	ldr	r3, [pc, #84]	@ (80032a0 <MX_UART5_Init+0x94>)
 800324c:	2200      	movs	r2, #0
 800324e:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003250:	4b13      	ldr	r3, [pc, #76]	@ (80032a0 <MX_UART5_Init+0x94>)
 8003252:	2200      	movs	r2, #0
 8003254:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8003256:	4812      	ldr	r0, [pc, #72]	@ (80032a0 <MX_UART5_Init+0x94>)
 8003258:	f007 fa5e 	bl	800a718 <HAL_UART_Init>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d001      	beq.n	8003266 <MX_UART5_Init+0x5a>
  {
    Error_Handler();
 8003262:	f7ff fcb7 	bl	8002bd4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003266:	2100      	movs	r1, #0
 8003268:	480d      	ldr	r0, [pc, #52]	@ (80032a0 <MX_UART5_Init+0x94>)
 800326a:	f00a f95c 	bl	800d526 <HAL_UARTEx_SetTxFifoThreshold>
 800326e:	4603      	mov	r3, r0
 8003270:	2b00      	cmp	r3, #0
 8003272:	d001      	beq.n	8003278 <MX_UART5_Init+0x6c>
  {
    Error_Handler();
 8003274:	f7ff fcae 	bl	8002bd4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003278:	2100      	movs	r1, #0
 800327a:	4809      	ldr	r0, [pc, #36]	@ (80032a0 <MX_UART5_Init+0x94>)
 800327c:	f00a f991 	bl	800d5a2 <HAL_UARTEx_SetRxFifoThreshold>
 8003280:	4603      	mov	r3, r0
 8003282:	2b00      	cmp	r3, #0
 8003284:	d001      	beq.n	800328a <MX_UART5_Init+0x7e>
  {
    Error_Handler();
 8003286:	f7ff fca5 	bl	8002bd4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 800328a:	4805      	ldr	r0, [pc, #20]	@ (80032a0 <MX_UART5_Init+0x94>)
 800328c:	f00a f912 	bl	800d4b4 <HAL_UARTEx_DisableFifoMode>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d001      	beq.n	800329a <MX_UART5_Init+0x8e>
  {
    Error_Handler();
 8003296:	f7ff fc9d 	bl	8002bd4 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800329a:	bf00      	nop
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	2400160c 	.word	0x2400160c
 80032a4:	40005000 	.word	0x40005000
 80032a8:	000186a0 	.word	0x000186a0

080032ac <MX_USART10_UART_Init>:
/* USART10 init function */

void MX_USART10_UART_Init(void)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART10_Init 0 */

  /* USER CODE BEGIN USART10_Init 1 */

  /* USER CODE END USART10_Init 1 */
  huart10.Instance = USART10;
 80032b0:	4b22      	ldr	r3, [pc, #136]	@ (800333c <MX_USART10_UART_Init+0x90>)
 80032b2:	4a23      	ldr	r2, [pc, #140]	@ (8003340 <MX_USART10_UART_Init+0x94>)
 80032b4:	601a      	str	r2, [r3, #0]
  huart10.Init.BaudRate = 921600;
 80032b6:	4b21      	ldr	r3, [pc, #132]	@ (800333c <MX_USART10_UART_Init+0x90>)
 80032b8:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 80032bc:	605a      	str	r2, [r3, #4]
  huart10.Init.WordLength = UART_WORDLENGTH_8B;
 80032be:	4b1f      	ldr	r3, [pc, #124]	@ (800333c <MX_USART10_UART_Init+0x90>)
 80032c0:	2200      	movs	r2, #0
 80032c2:	609a      	str	r2, [r3, #8]
  huart10.Init.StopBits = UART_STOPBITS_1;
 80032c4:	4b1d      	ldr	r3, [pc, #116]	@ (800333c <MX_USART10_UART_Init+0x90>)
 80032c6:	2200      	movs	r2, #0
 80032c8:	60da      	str	r2, [r3, #12]
  huart10.Init.Parity = UART_PARITY_NONE;
 80032ca:	4b1c      	ldr	r3, [pc, #112]	@ (800333c <MX_USART10_UART_Init+0x90>)
 80032cc:	2200      	movs	r2, #0
 80032ce:	611a      	str	r2, [r3, #16]
  huart10.Init.Mode = UART_MODE_TX_RX;
 80032d0:	4b1a      	ldr	r3, [pc, #104]	@ (800333c <MX_USART10_UART_Init+0x90>)
 80032d2:	220c      	movs	r2, #12
 80032d4:	615a      	str	r2, [r3, #20]
  huart10.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80032d6:	4b19      	ldr	r3, [pc, #100]	@ (800333c <MX_USART10_UART_Init+0x90>)
 80032d8:	2200      	movs	r2, #0
 80032da:	619a      	str	r2, [r3, #24]
  huart10.Init.OverSampling = UART_OVERSAMPLING_16;
 80032dc:	4b17      	ldr	r3, [pc, #92]	@ (800333c <MX_USART10_UART_Init+0x90>)
 80032de:	2200      	movs	r2, #0
 80032e0:	61da      	str	r2, [r3, #28]
  huart10.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80032e2:	4b16      	ldr	r3, [pc, #88]	@ (800333c <MX_USART10_UART_Init+0x90>)
 80032e4:	2200      	movs	r2, #0
 80032e6:	621a      	str	r2, [r3, #32]
  huart10.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80032e8:	4b14      	ldr	r3, [pc, #80]	@ (800333c <MX_USART10_UART_Init+0x90>)
 80032ea:	2200      	movs	r2, #0
 80032ec:	625a      	str	r2, [r3, #36]	@ 0x24
  huart10.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80032ee:	4b13      	ldr	r3, [pc, #76]	@ (800333c <MX_USART10_UART_Init+0x90>)
 80032f0:	2200      	movs	r2, #0
 80032f2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart10) != HAL_OK)
 80032f4:	4811      	ldr	r0, [pc, #68]	@ (800333c <MX_USART10_UART_Init+0x90>)
 80032f6:	f007 fa0f 	bl	800a718 <HAL_UART_Init>
 80032fa:	4603      	mov	r3, r0
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d001      	beq.n	8003304 <MX_USART10_UART_Init+0x58>
  {
    Error_Handler();
 8003300:	f7ff fc68 	bl	8002bd4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart10, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003304:	2100      	movs	r1, #0
 8003306:	480d      	ldr	r0, [pc, #52]	@ (800333c <MX_USART10_UART_Init+0x90>)
 8003308:	f00a f90d 	bl	800d526 <HAL_UARTEx_SetTxFifoThreshold>
 800330c:	4603      	mov	r3, r0
 800330e:	2b00      	cmp	r3, #0
 8003310:	d001      	beq.n	8003316 <MX_USART10_UART_Init+0x6a>
  {
    Error_Handler();
 8003312:	f7ff fc5f 	bl	8002bd4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart10, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003316:	2100      	movs	r1, #0
 8003318:	4808      	ldr	r0, [pc, #32]	@ (800333c <MX_USART10_UART_Init+0x90>)
 800331a:	f00a f942 	bl	800d5a2 <HAL_UARTEx_SetRxFifoThreshold>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	d001      	beq.n	8003328 <MX_USART10_UART_Init+0x7c>
  {
    Error_Handler();
 8003324:	f7ff fc56 	bl	8002bd4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart10) != HAL_OK)
 8003328:	4804      	ldr	r0, [pc, #16]	@ (800333c <MX_USART10_UART_Init+0x90>)
 800332a:	f00a f8c3 	bl	800d4b4 <HAL_UARTEx_DisableFifoMode>
 800332e:	4603      	mov	r3, r0
 8003330:	2b00      	cmp	r3, #0
 8003332:	d001      	beq.n	8003338 <MX_USART10_UART_Init+0x8c>
  {
    Error_Handler();
 8003334:	f7ff fc4e 	bl	8002bd4 <Error_Handler>
  }
  /* USER CODE BEGIN USART10_Init 2 */

  /* USER CODE END USART10_Init 2 */

}
 8003338:	bf00      	nop
 800333a:	bd80      	pop	{r7, pc}
 800333c:	240016a0 	.word	0x240016a0
 8003340:	40011c00 	.word	0x40011c00

08003344 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b0bc      	sub	sp, #240	@ 0xf0
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800334c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003350:	2200      	movs	r2, #0
 8003352:	601a      	str	r2, [r3, #0]
 8003354:	605a      	str	r2, [r3, #4]
 8003356:	609a      	str	r2, [r3, #8]
 8003358:	60da      	str	r2, [r3, #12]
 800335a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800335c:	f107 0320 	add.w	r3, r7, #32
 8003360:	22b8      	movs	r2, #184	@ 0xb8
 8003362:	2100      	movs	r1, #0
 8003364:	4618      	mov	r0, r3
 8003366:	f00d ff35 	bl	80111d4 <memset>
  if(uartHandle->Instance==UART5)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a6e      	ldr	r2, [pc, #440]	@ (8003528 <HAL_UART_MspInit+0x1e4>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d16c      	bne.n	800344e <HAL_UART_MspInit+0x10a>

  /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8003374:	f04f 0202 	mov.w	r2, #2
 8003378:	f04f 0300 	mov.w	r3, #0
 800337c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003380:	2300      	movs	r3, #0
 8003382:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003386:	f107 0320 	add.w	r3, r7, #32
 800338a:	4618      	mov	r0, r3
 800338c:	f003 fb9a 	bl	8006ac4 <HAL_RCCEx_PeriphCLKConfig>
 8003390:	4603      	mov	r3, r0
 8003392:	2b00      	cmp	r3, #0
 8003394:	d001      	beq.n	800339a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8003396:	f7ff fc1d 	bl	8002bd4 <Error_Handler>
    }

    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 800339a:	4b64      	ldr	r3, [pc, #400]	@ (800352c <HAL_UART_MspInit+0x1e8>)
 800339c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80033a0:	4a62      	ldr	r2, [pc, #392]	@ (800352c <HAL_UART_MspInit+0x1e8>)
 80033a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033a6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80033aa:	4b60      	ldr	r3, [pc, #384]	@ (800352c <HAL_UART_MspInit+0x1e8>)
 80033ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80033b0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033b4:	61fb      	str	r3, [r7, #28]
 80033b6:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033b8:	4b5c      	ldr	r3, [pc, #368]	@ (800352c <HAL_UART_MspInit+0x1e8>)
 80033ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80033be:	4a5b      	ldr	r2, [pc, #364]	@ (800352c <HAL_UART_MspInit+0x1e8>)
 80033c0:	f043 0302 	orr.w	r3, r3, #2
 80033c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80033c8:	4b58      	ldr	r3, [pc, #352]	@ (800352c <HAL_UART_MspInit+0x1e8>)
 80033ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80033ce:	f003 0302 	and.w	r3, r3, #2
 80033d2:	61bb      	str	r3, [r7, #24]
 80033d4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80033d6:	4b55      	ldr	r3, [pc, #340]	@ (800352c <HAL_UART_MspInit+0x1e8>)
 80033d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80033dc:	4a53      	ldr	r2, [pc, #332]	@ (800352c <HAL_UART_MspInit+0x1e8>)
 80033de:	f043 0304 	orr.w	r3, r3, #4
 80033e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80033e6:	4b51      	ldr	r3, [pc, #324]	@ (800352c <HAL_UART_MspInit+0x1e8>)
 80033e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80033ec:	f003 0304 	and.w	r3, r3, #4
 80033f0:	617b      	str	r3, [r7, #20]
 80033f2:	697b      	ldr	r3, [r7, #20]
    /**UART5 GPIO Configuration
    PB12     ------> UART5_RX
    PC12     ------> UART5_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80033f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80033f8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033fc:	2302      	movs	r3, #2
 80033fe:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003402:	2300      	movs	r3, #0
 8003404:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003408:	2300      	movs	r3, #0
 800340a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 800340e:	230e      	movs	r3, #14
 8003410:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003414:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003418:	4619      	mov	r1, r3
 800341a:	4845      	ldr	r0, [pc, #276]	@ (8003530 <HAL_UART_MspInit+0x1ec>)
 800341c:	f002 f9ae 	bl	800577c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003420:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003424:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003428:	2302      	movs	r3, #2
 800342a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800342e:	2300      	movs	r3, #0
 8003430:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003434:	2300      	movs	r3, #0
 8003436:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800343a:	2308      	movs	r3, #8
 800343c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003440:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003444:	4619      	mov	r1, r3
 8003446:	483b      	ldr	r0, [pc, #236]	@ (8003534 <HAL_UART_MspInit+0x1f0>)
 8003448:	f002 f998 	bl	800577c <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
  /* USER CODE BEGIN USART10_MspInit 1 */

  /* USER CODE END USART10_MspInit 1 */
  }
}
 800344c:	e067      	b.n	800351e <HAL_UART_MspInit+0x1da>
  else if(uartHandle->Instance==USART10)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a39      	ldr	r2, [pc, #228]	@ (8003538 <HAL_UART_MspInit+0x1f4>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d162      	bne.n	800351e <HAL_UART_MspInit+0x1da>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART10;
 8003458:	f04f 0201 	mov.w	r2, #1
 800345c:	f04f 0300 	mov.w	r3, #0
 8003460:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8003464:	2300      	movs	r3, #0
 8003466:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800346a:	f107 0320 	add.w	r3, r7, #32
 800346e:	4618      	mov	r0, r3
 8003470:	f003 fb28 	bl	8006ac4 <HAL_RCCEx_PeriphCLKConfig>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d001      	beq.n	800347e <HAL_UART_MspInit+0x13a>
      Error_Handler();
 800347a:	f7ff fbab 	bl	8002bd4 <Error_Handler>
    __HAL_RCC_USART10_CLK_ENABLE();
 800347e:	4b2b      	ldr	r3, [pc, #172]	@ (800352c <HAL_UART_MspInit+0x1e8>)
 8003480:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003484:	4a29      	ldr	r2, [pc, #164]	@ (800352c <HAL_UART_MspInit+0x1e8>)
 8003486:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800348a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800348e:	4b27      	ldr	r3, [pc, #156]	@ (800352c <HAL_UART_MspInit+0x1e8>)
 8003490:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003494:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003498:	613b      	str	r3, [r7, #16]
 800349a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800349c:	4b23      	ldr	r3, [pc, #140]	@ (800352c <HAL_UART_MspInit+0x1e8>)
 800349e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034a2:	4a22      	ldr	r2, [pc, #136]	@ (800352c <HAL_UART_MspInit+0x1e8>)
 80034a4:	f043 0310 	orr.w	r3, r3, #16
 80034a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80034ac:	4b1f      	ldr	r3, [pc, #124]	@ (800352c <HAL_UART_MspInit+0x1e8>)
 80034ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034b2:	f003 0310 	and.w	r3, r3, #16
 80034b6:	60fb      	str	r3, [r7, #12]
 80034b8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80034ba:	2304      	movs	r3, #4
 80034bc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034c0:	2302      	movs	r3, #2
 80034c2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034c6:	2300      	movs	r3, #0
 80034c8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034cc:	2303      	movs	r3, #3
 80034ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART10;
 80034d2:	2304      	movs	r3, #4
 80034d4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80034d8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80034dc:	4619      	mov	r1, r3
 80034de:	4817      	ldr	r0, [pc, #92]	@ (800353c <HAL_UART_MspInit+0x1f8>)
 80034e0:	f002 f94c 	bl	800577c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80034e4:	2308      	movs	r3, #8
 80034e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ea:	2302      	movs	r3, #2
 80034ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034f0:	2300      	movs	r3, #0
 80034f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034f6:	2303      	movs	r3, #3
 80034f8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF11_USART10;
 80034fc:	230b      	movs	r3, #11
 80034fe:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003502:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003506:	4619      	mov	r1, r3
 8003508:	480c      	ldr	r0, [pc, #48]	@ (800353c <HAL_UART_MspInit+0x1f8>)
 800350a:	f002 f937 	bl	800577c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART10_IRQn, 5, 0);
 800350e:	2200      	movs	r2, #0
 8003510:	2105      	movs	r1, #5
 8003512:	209c      	movs	r0, #156	@ 0x9c
 8003514:	f000 f952 	bl	80037bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
 8003518:	209c      	movs	r0, #156	@ 0x9c
 800351a:	f000 f969 	bl	80037f0 <HAL_NVIC_EnableIRQ>
}
 800351e:	bf00      	nop
 8003520:	37f0      	adds	r7, #240	@ 0xf0
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	40005000 	.word	0x40005000
 800352c:	58024400 	.word	0x58024400
 8003530:	58020400 	.word	0x58020400
 8003534:	58020800 	.word	0x58020800
 8003538:	40011c00 	.word	0x40011c00
 800353c:	58021000 	.word	0x58021000

08003540 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8003540:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003578 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003544:	f7ff fd30 	bl	8002fa8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003548:	480c      	ldr	r0, [pc, #48]	@ (800357c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800354a:	490d      	ldr	r1, [pc, #52]	@ (8003580 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800354c:	4a0d      	ldr	r2, [pc, #52]	@ (8003584 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800354e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003550:	e002      	b.n	8003558 <LoopCopyDataInit>

08003552 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003552:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003554:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003556:	3304      	adds	r3, #4

08003558 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003558:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800355a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800355c:	d3f9      	bcc.n	8003552 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800355e:	4a0a      	ldr	r2, [pc, #40]	@ (8003588 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003560:	4c0a      	ldr	r4, [pc, #40]	@ (800358c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003562:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003564:	e001      	b.n	800356a <LoopFillZerobss>

08003566 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003566:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003568:	3204      	adds	r2, #4

0800356a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800356a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800356c:	d3fb      	bcc.n	8003566 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800356e:	f00d fe9d 	bl	80112ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003572:	f7ff fa2b 	bl	80029cc <main>
  bx  lr
 8003576:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003578:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 800357c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8003580:	240000a0 	.word	0x240000a0
  ldr r2, =_sidata
 8003584:	08011fb0 	.word	0x08011fb0
  ldr r2, =_sbss
 8003588:	240000a0 	.word	0x240000a0
  ldr r4, =_ebss
 800358c:	24005bcc 	.word	0x24005bcc

08003590 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003590:	e7fe      	b.n	8003590 <ADC3_IRQHandler>
	...

08003594 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b082      	sub	sp, #8
 8003598:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800359a:	2003      	movs	r0, #3
 800359c:	f000 f903 	bl	80037a6 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80035a0:	f003 f878 	bl	8006694 <HAL_RCC_GetSysClockFreq>
 80035a4:	4602      	mov	r2, r0
 80035a6:	4b15      	ldr	r3, [pc, #84]	@ (80035fc <HAL_Init+0x68>)
 80035a8:	699b      	ldr	r3, [r3, #24]
 80035aa:	0a1b      	lsrs	r3, r3, #8
 80035ac:	f003 030f 	and.w	r3, r3, #15
 80035b0:	4913      	ldr	r1, [pc, #76]	@ (8003600 <HAL_Init+0x6c>)
 80035b2:	5ccb      	ldrb	r3, [r1, r3]
 80035b4:	f003 031f 	and.w	r3, r3, #31
 80035b8:	fa22 f303 	lsr.w	r3, r2, r3
 80035bc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80035be:	4b0f      	ldr	r3, [pc, #60]	@ (80035fc <HAL_Init+0x68>)
 80035c0:	699b      	ldr	r3, [r3, #24]
 80035c2:	f003 030f 	and.w	r3, r3, #15
 80035c6:	4a0e      	ldr	r2, [pc, #56]	@ (8003600 <HAL_Init+0x6c>)
 80035c8:	5cd3      	ldrb	r3, [r2, r3]
 80035ca:	f003 031f 	and.w	r3, r3, #31
 80035ce:	687a      	ldr	r2, [r7, #4]
 80035d0:	fa22 f303 	lsr.w	r3, r2, r3
 80035d4:	4a0b      	ldr	r2, [pc, #44]	@ (8003604 <HAL_Init+0x70>)
 80035d6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80035d8:	4a0b      	ldr	r2, [pc, #44]	@ (8003608 <HAL_Init+0x74>)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80035de:	200f      	movs	r0, #15
 80035e0:	f7ff fc0a 	bl	8002df8 <HAL_InitTick>
 80035e4:	4603      	mov	r3, r0
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d001      	beq.n	80035ee <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e002      	b.n	80035f4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80035ee:	f7ff fbe5 	bl	8002dbc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80035f2:	2300      	movs	r3, #0
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3708      	adds	r7, #8
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}
 80035fc:	58024400 	.word	0x58024400
 8003600:	08011dd8 	.word	0x08011dd8
 8003604:	24000040 	.word	0x24000040
 8003608:	2400003c 	.word	0x2400003c

0800360c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800360c:	b480      	push	{r7}
 800360e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003610:	4b06      	ldr	r3, [pc, #24]	@ (800362c <HAL_IncTick+0x20>)
 8003612:	781b      	ldrb	r3, [r3, #0]
 8003614:	461a      	mov	r2, r3
 8003616:	4b06      	ldr	r3, [pc, #24]	@ (8003630 <HAL_IncTick+0x24>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4413      	add	r3, r2
 800361c:	4a04      	ldr	r2, [pc, #16]	@ (8003630 <HAL_IncTick+0x24>)
 800361e:	6013      	str	r3, [r2, #0]
}
 8003620:	bf00      	nop
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop
 800362c:	24000048 	.word	0x24000048
 8003630:	24001734 	.word	0x24001734

08003634 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003634:	b480      	push	{r7}
 8003636:	af00      	add	r7, sp, #0
  return uwTick;
 8003638:	4b03      	ldr	r3, [pc, #12]	@ (8003648 <HAL_GetTick+0x14>)
 800363a:	681b      	ldr	r3, [r3, #0]
}
 800363c:	4618      	mov	r0, r3
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop
 8003648:	24001734 	.word	0x24001734

0800364c <__NVIC_SetPriorityGrouping>:
{
 800364c:	b480      	push	{r7}
 800364e:	b085      	sub	sp, #20
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	f003 0307 	and.w	r3, r3, #7
 800365a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800365c:	4b0b      	ldr	r3, [pc, #44]	@ (800368c <__NVIC_SetPriorityGrouping+0x40>)
 800365e:	68db      	ldr	r3, [r3, #12]
 8003660:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003662:	68ba      	ldr	r2, [r7, #8]
 8003664:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003668:	4013      	ands	r3, r2
 800366a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003674:	4b06      	ldr	r3, [pc, #24]	@ (8003690 <__NVIC_SetPriorityGrouping+0x44>)
 8003676:	4313      	orrs	r3, r2
 8003678:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800367a:	4a04      	ldr	r2, [pc, #16]	@ (800368c <__NVIC_SetPriorityGrouping+0x40>)
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	60d3      	str	r3, [r2, #12]
}
 8003680:	bf00      	nop
 8003682:	3714      	adds	r7, #20
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr
 800368c:	e000ed00 	.word	0xe000ed00
 8003690:	05fa0000 	.word	0x05fa0000

08003694 <__NVIC_GetPriorityGrouping>:
{
 8003694:	b480      	push	{r7}
 8003696:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003698:	4b04      	ldr	r3, [pc, #16]	@ (80036ac <__NVIC_GetPriorityGrouping+0x18>)
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	0a1b      	lsrs	r3, r3, #8
 800369e:	f003 0307 	and.w	r3, r3, #7
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr
 80036ac:	e000ed00 	.word	0xe000ed00

080036b0 <__NVIC_EnableIRQ>:
{
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	4603      	mov	r3, r0
 80036b8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80036ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	db0b      	blt.n	80036da <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036c2:	88fb      	ldrh	r3, [r7, #6]
 80036c4:	f003 021f 	and.w	r2, r3, #31
 80036c8:	4907      	ldr	r1, [pc, #28]	@ (80036e8 <__NVIC_EnableIRQ+0x38>)
 80036ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80036ce:	095b      	lsrs	r3, r3, #5
 80036d0:	2001      	movs	r0, #1
 80036d2:	fa00 f202 	lsl.w	r2, r0, r2
 80036d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80036da:	bf00      	nop
 80036dc:	370c      	adds	r7, #12
 80036de:	46bd      	mov	sp, r7
 80036e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e4:	4770      	bx	lr
 80036e6:	bf00      	nop
 80036e8:	e000e100 	.word	0xe000e100

080036ec <__NVIC_SetPriority>:
{
 80036ec:	b480      	push	{r7}
 80036ee:	b083      	sub	sp, #12
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	4603      	mov	r3, r0
 80036f4:	6039      	str	r1, [r7, #0]
 80036f6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80036f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	db0a      	blt.n	8003716 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	b2da      	uxtb	r2, r3
 8003704:	490c      	ldr	r1, [pc, #48]	@ (8003738 <__NVIC_SetPriority+0x4c>)
 8003706:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800370a:	0112      	lsls	r2, r2, #4
 800370c:	b2d2      	uxtb	r2, r2
 800370e:	440b      	add	r3, r1
 8003710:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003714:	e00a      	b.n	800372c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	b2da      	uxtb	r2, r3
 800371a:	4908      	ldr	r1, [pc, #32]	@ (800373c <__NVIC_SetPriority+0x50>)
 800371c:	88fb      	ldrh	r3, [r7, #6]
 800371e:	f003 030f 	and.w	r3, r3, #15
 8003722:	3b04      	subs	r3, #4
 8003724:	0112      	lsls	r2, r2, #4
 8003726:	b2d2      	uxtb	r2, r2
 8003728:	440b      	add	r3, r1
 800372a:	761a      	strb	r2, [r3, #24]
}
 800372c:	bf00      	nop
 800372e:	370c      	adds	r7, #12
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr
 8003738:	e000e100 	.word	0xe000e100
 800373c:	e000ed00 	.word	0xe000ed00

08003740 <NVIC_EncodePriority>:
{
 8003740:	b480      	push	{r7}
 8003742:	b089      	sub	sp, #36	@ 0x24
 8003744:	af00      	add	r7, sp, #0
 8003746:	60f8      	str	r0, [r7, #12]
 8003748:	60b9      	str	r1, [r7, #8]
 800374a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	f003 0307 	and.w	r3, r3, #7
 8003752:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003754:	69fb      	ldr	r3, [r7, #28]
 8003756:	f1c3 0307 	rsb	r3, r3, #7
 800375a:	2b04      	cmp	r3, #4
 800375c:	bf28      	it	cs
 800375e:	2304      	movcs	r3, #4
 8003760:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003762:	69fb      	ldr	r3, [r7, #28]
 8003764:	3304      	adds	r3, #4
 8003766:	2b06      	cmp	r3, #6
 8003768:	d902      	bls.n	8003770 <NVIC_EncodePriority+0x30>
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	3b03      	subs	r3, #3
 800376e:	e000      	b.n	8003772 <NVIC_EncodePriority+0x32>
 8003770:	2300      	movs	r3, #0
 8003772:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003774:	f04f 32ff 	mov.w	r2, #4294967295
 8003778:	69bb      	ldr	r3, [r7, #24]
 800377a:	fa02 f303 	lsl.w	r3, r2, r3
 800377e:	43da      	mvns	r2, r3
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	401a      	ands	r2, r3
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003788:	f04f 31ff 	mov.w	r1, #4294967295
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	fa01 f303 	lsl.w	r3, r1, r3
 8003792:	43d9      	mvns	r1, r3
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003798:	4313      	orrs	r3, r2
}
 800379a:	4618      	mov	r0, r3
 800379c:	3724      	adds	r7, #36	@ 0x24
 800379e:	46bd      	mov	sp, r7
 80037a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a4:	4770      	bx	lr

080037a6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037a6:	b580      	push	{r7, lr}
 80037a8:	b082      	sub	sp, #8
 80037aa:	af00      	add	r7, sp, #0
 80037ac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037ae:	6878      	ldr	r0, [r7, #4]
 80037b0:	f7ff ff4c 	bl	800364c <__NVIC_SetPriorityGrouping>
}
 80037b4:	bf00      	nop
 80037b6:	3708      	adds	r7, #8
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}

080037bc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b086      	sub	sp, #24
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	4603      	mov	r3, r0
 80037c4:	60b9      	str	r1, [r7, #8]
 80037c6:	607a      	str	r2, [r7, #4]
 80037c8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80037ca:	f7ff ff63 	bl	8003694 <__NVIC_GetPriorityGrouping>
 80037ce:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037d0:	687a      	ldr	r2, [r7, #4]
 80037d2:	68b9      	ldr	r1, [r7, #8]
 80037d4:	6978      	ldr	r0, [r7, #20]
 80037d6:	f7ff ffb3 	bl	8003740 <NVIC_EncodePriority>
 80037da:	4602      	mov	r2, r0
 80037dc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80037e0:	4611      	mov	r1, r2
 80037e2:	4618      	mov	r0, r3
 80037e4:	f7ff ff82 	bl	80036ec <__NVIC_SetPriority>
}
 80037e8:	bf00      	nop
 80037ea:	3718      	adds	r7, #24
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}

080037f0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b082      	sub	sp, #8
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	4603      	mov	r3, r0
 80037f8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80037fe:	4618      	mov	r0, r3
 8003800:	f7ff ff56 	bl	80036b0 <__NVIC_EnableIRQ>
}
 8003804:	bf00      	nop
 8003806:	3708      	adds	r7, #8
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}

0800380c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b086      	sub	sp, #24
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8003814:	f7ff ff0e 	bl	8003634 <HAL_GetTick>
 8003818:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d101      	bne.n	8003824 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e2dc      	b.n	8003dde <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800382a:	b2db      	uxtb	r3, r3
 800382c:	2b02      	cmp	r3, #2
 800382e:	d008      	beq.n	8003842 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2280      	movs	r2, #128	@ 0x80
 8003834:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2200      	movs	r2, #0
 800383a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e2cd      	b.n	8003dde <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a76      	ldr	r2, [pc, #472]	@ (8003a20 <HAL_DMA_Abort+0x214>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d04a      	beq.n	80038e2 <HAL_DMA_Abort+0xd6>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a74      	ldr	r2, [pc, #464]	@ (8003a24 <HAL_DMA_Abort+0x218>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d045      	beq.n	80038e2 <HAL_DMA_Abort+0xd6>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a73      	ldr	r2, [pc, #460]	@ (8003a28 <HAL_DMA_Abort+0x21c>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d040      	beq.n	80038e2 <HAL_DMA_Abort+0xd6>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a71      	ldr	r2, [pc, #452]	@ (8003a2c <HAL_DMA_Abort+0x220>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d03b      	beq.n	80038e2 <HAL_DMA_Abort+0xd6>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a70      	ldr	r2, [pc, #448]	@ (8003a30 <HAL_DMA_Abort+0x224>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d036      	beq.n	80038e2 <HAL_DMA_Abort+0xd6>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a6e      	ldr	r2, [pc, #440]	@ (8003a34 <HAL_DMA_Abort+0x228>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d031      	beq.n	80038e2 <HAL_DMA_Abort+0xd6>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a6d      	ldr	r2, [pc, #436]	@ (8003a38 <HAL_DMA_Abort+0x22c>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d02c      	beq.n	80038e2 <HAL_DMA_Abort+0xd6>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a6b      	ldr	r2, [pc, #428]	@ (8003a3c <HAL_DMA_Abort+0x230>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d027      	beq.n	80038e2 <HAL_DMA_Abort+0xd6>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a6a      	ldr	r2, [pc, #424]	@ (8003a40 <HAL_DMA_Abort+0x234>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d022      	beq.n	80038e2 <HAL_DMA_Abort+0xd6>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a68      	ldr	r2, [pc, #416]	@ (8003a44 <HAL_DMA_Abort+0x238>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d01d      	beq.n	80038e2 <HAL_DMA_Abort+0xd6>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a67      	ldr	r2, [pc, #412]	@ (8003a48 <HAL_DMA_Abort+0x23c>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d018      	beq.n	80038e2 <HAL_DMA_Abort+0xd6>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a65      	ldr	r2, [pc, #404]	@ (8003a4c <HAL_DMA_Abort+0x240>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d013      	beq.n	80038e2 <HAL_DMA_Abort+0xd6>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a64      	ldr	r2, [pc, #400]	@ (8003a50 <HAL_DMA_Abort+0x244>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d00e      	beq.n	80038e2 <HAL_DMA_Abort+0xd6>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a62      	ldr	r2, [pc, #392]	@ (8003a54 <HAL_DMA_Abort+0x248>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d009      	beq.n	80038e2 <HAL_DMA_Abort+0xd6>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a61      	ldr	r2, [pc, #388]	@ (8003a58 <HAL_DMA_Abort+0x24c>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d004      	beq.n	80038e2 <HAL_DMA_Abort+0xd6>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a5f      	ldr	r2, [pc, #380]	@ (8003a5c <HAL_DMA_Abort+0x250>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d101      	bne.n	80038e6 <HAL_DMA_Abort+0xda>
 80038e2:	2301      	movs	r3, #1
 80038e4:	e000      	b.n	80038e8 <HAL_DMA_Abort+0xdc>
 80038e6:	2300      	movs	r3, #0
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d013      	beq.n	8003914 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f022 021e 	bic.w	r2, r2, #30
 80038fa:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	695a      	ldr	r2, [r3, #20]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800390a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	617b      	str	r3, [r7, #20]
 8003912:	e00a      	b.n	800392a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f022 020e 	bic.w	r2, r2, #14
 8003922:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a3c      	ldr	r2, [pc, #240]	@ (8003a20 <HAL_DMA_Abort+0x214>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d072      	beq.n	8003a1a <HAL_DMA_Abort+0x20e>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a3a      	ldr	r2, [pc, #232]	@ (8003a24 <HAL_DMA_Abort+0x218>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d06d      	beq.n	8003a1a <HAL_DMA_Abort+0x20e>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a39      	ldr	r2, [pc, #228]	@ (8003a28 <HAL_DMA_Abort+0x21c>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d068      	beq.n	8003a1a <HAL_DMA_Abort+0x20e>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a37      	ldr	r2, [pc, #220]	@ (8003a2c <HAL_DMA_Abort+0x220>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d063      	beq.n	8003a1a <HAL_DMA_Abort+0x20e>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a36      	ldr	r2, [pc, #216]	@ (8003a30 <HAL_DMA_Abort+0x224>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d05e      	beq.n	8003a1a <HAL_DMA_Abort+0x20e>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a34      	ldr	r2, [pc, #208]	@ (8003a34 <HAL_DMA_Abort+0x228>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d059      	beq.n	8003a1a <HAL_DMA_Abort+0x20e>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a33      	ldr	r2, [pc, #204]	@ (8003a38 <HAL_DMA_Abort+0x22c>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d054      	beq.n	8003a1a <HAL_DMA_Abort+0x20e>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a31      	ldr	r2, [pc, #196]	@ (8003a3c <HAL_DMA_Abort+0x230>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d04f      	beq.n	8003a1a <HAL_DMA_Abort+0x20e>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a30      	ldr	r2, [pc, #192]	@ (8003a40 <HAL_DMA_Abort+0x234>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d04a      	beq.n	8003a1a <HAL_DMA_Abort+0x20e>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a2e      	ldr	r2, [pc, #184]	@ (8003a44 <HAL_DMA_Abort+0x238>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d045      	beq.n	8003a1a <HAL_DMA_Abort+0x20e>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a2d      	ldr	r2, [pc, #180]	@ (8003a48 <HAL_DMA_Abort+0x23c>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d040      	beq.n	8003a1a <HAL_DMA_Abort+0x20e>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a2b      	ldr	r2, [pc, #172]	@ (8003a4c <HAL_DMA_Abort+0x240>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d03b      	beq.n	8003a1a <HAL_DMA_Abort+0x20e>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a2a      	ldr	r2, [pc, #168]	@ (8003a50 <HAL_DMA_Abort+0x244>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d036      	beq.n	8003a1a <HAL_DMA_Abort+0x20e>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a28      	ldr	r2, [pc, #160]	@ (8003a54 <HAL_DMA_Abort+0x248>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d031      	beq.n	8003a1a <HAL_DMA_Abort+0x20e>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a27      	ldr	r2, [pc, #156]	@ (8003a58 <HAL_DMA_Abort+0x24c>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d02c      	beq.n	8003a1a <HAL_DMA_Abort+0x20e>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a25      	ldr	r2, [pc, #148]	@ (8003a5c <HAL_DMA_Abort+0x250>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d027      	beq.n	8003a1a <HAL_DMA_Abort+0x20e>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a24      	ldr	r2, [pc, #144]	@ (8003a60 <HAL_DMA_Abort+0x254>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d022      	beq.n	8003a1a <HAL_DMA_Abort+0x20e>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a22      	ldr	r2, [pc, #136]	@ (8003a64 <HAL_DMA_Abort+0x258>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d01d      	beq.n	8003a1a <HAL_DMA_Abort+0x20e>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a21      	ldr	r2, [pc, #132]	@ (8003a68 <HAL_DMA_Abort+0x25c>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d018      	beq.n	8003a1a <HAL_DMA_Abort+0x20e>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a1f      	ldr	r2, [pc, #124]	@ (8003a6c <HAL_DMA_Abort+0x260>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d013      	beq.n	8003a1a <HAL_DMA_Abort+0x20e>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a1e      	ldr	r2, [pc, #120]	@ (8003a70 <HAL_DMA_Abort+0x264>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d00e      	beq.n	8003a1a <HAL_DMA_Abort+0x20e>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a1c      	ldr	r2, [pc, #112]	@ (8003a74 <HAL_DMA_Abort+0x268>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d009      	beq.n	8003a1a <HAL_DMA_Abort+0x20e>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a1b      	ldr	r2, [pc, #108]	@ (8003a78 <HAL_DMA_Abort+0x26c>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d004      	beq.n	8003a1a <HAL_DMA_Abort+0x20e>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a19      	ldr	r2, [pc, #100]	@ (8003a7c <HAL_DMA_Abort+0x270>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d132      	bne.n	8003a80 <HAL_DMA_Abort+0x274>
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e031      	b.n	8003a82 <HAL_DMA_Abort+0x276>
 8003a1e:	bf00      	nop
 8003a20:	40020010 	.word	0x40020010
 8003a24:	40020028 	.word	0x40020028
 8003a28:	40020040 	.word	0x40020040
 8003a2c:	40020058 	.word	0x40020058
 8003a30:	40020070 	.word	0x40020070
 8003a34:	40020088 	.word	0x40020088
 8003a38:	400200a0 	.word	0x400200a0
 8003a3c:	400200b8 	.word	0x400200b8
 8003a40:	40020410 	.word	0x40020410
 8003a44:	40020428 	.word	0x40020428
 8003a48:	40020440 	.word	0x40020440
 8003a4c:	40020458 	.word	0x40020458
 8003a50:	40020470 	.word	0x40020470
 8003a54:	40020488 	.word	0x40020488
 8003a58:	400204a0 	.word	0x400204a0
 8003a5c:	400204b8 	.word	0x400204b8
 8003a60:	58025408 	.word	0x58025408
 8003a64:	5802541c 	.word	0x5802541c
 8003a68:	58025430 	.word	0x58025430
 8003a6c:	58025444 	.word	0x58025444
 8003a70:	58025458 	.word	0x58025458
 8003a74:	5802546c 	.word	0x5802546c
 8003a78:	58025480 	.word	0x58025480
 8003a7c:	58025494 	.word	0x58025494
 8003a80:	2300      	movs	r3, #0
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d007      	beq.n	8003a96 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a90:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003a94:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a6d      	ldr	r2, [pc, #436]	@ (8003c50 <HAL_DMA_Abort+0x444>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d04a      	beq.n	8003b36 <HAL_DMA_Abort+0x32a>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a6b      	ldr	r2, [pc, #428]	@ (8003c54 <HAL_DMA_Abort+0x448>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d045      	beq.n	8003b36 <HAL_DMA_Abort+0x32a>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a6a      	ldr	r2, [pc, #424]	@ (8003c58 <HAL_DMA_Abort+0x44c>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d040      	beq.n	8003b36 <HAL_DMA_Abort+0x32a>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a68      	ldr	r2, [pc, #416]	@ (8003c5c <HAL_DMA_Abort+0x450>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d03b      	beq.n	8003b36 <HAL_DMA_Abort+0x32a>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a67      	ldr	r2, [pc, #412]	@ (8003c60 <HAL_DMA_Abort+0x454>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d036      	beq.n	8003b36 <HAL_DMA_Abort+0x32a>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a65      	ldr	r2, [pc, #404]	@ (8003c64 <HAL_DMA_Abort+0x458>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d031      	beq.n	8003b36 <HAL_DMA_Abort+0x32a>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a64      	ldr	r2, [pc, #400]	@ (8003c68 <HAL_DMA_Abort+0x45c>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d02c      	beq.n	8003b36 <HAL_DMA_Abort+0x32a>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a62      	ldr	r2, [pc, #392]	@ (8003c6c <HAL_DMA_Abort+0x460>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d027      	beq.n	8003b36 <HAL_DMA_Abort+0x32a>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a61      	ldr	r2, [pc, #388]	@ (8003c70 <HAL_DMA_Abort+0x464>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d022      	beq.n	8003b36 <HAL_DMA_Abort+0x32a>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a5f      	ldr	r2, [pc, #380]	@ (8003c74 <HAL_DMA_Abort+0x468>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d01d      	beq.n	8003b36 <HAL_DMA_Abort+0x32a>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a5e      	ldr	r2, [pc, #376]	@ (8003c78 <HAL_DMA_Abort+0x46c>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d018      	beq.n	8003b36 <HAL_DMA_Abort+0x32a>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a5c      	ldr	r2, [pc, #368]	@ (8003c7c <HAL_DMA_Abort+0x470>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d013      	beq.n	8003b36 <HAL_DMA_Abort+0x32a>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a5b      	ldr	r2, [pc, #364]	@ (8003c80 <HAL_DMA_Abort+0x474>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d00e      	beq.n	8003b36 <HAL_DMA_Abort+0x32a>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a59      	ldr	r2, [pc, #356]	@ (8003c84 <HAL_DMA_Abort+0x478>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d009      	beq.n	8003b36 <HAL_DMA_Abort+0x32a>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a58      	ldr	r2, [pc, #352]	@ (8003c88 <HAL_DMA_Abort+0x47c>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d004      	beq.n	8003b36 <HAL_DMA_Abort+0x32a>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a56      	ldr	r2, [pc, #344]	@ (8003c8c <HAL_DMA_Abort+0x480>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d108      	bne.n	8003b48 <HAL_DMA_Abort+0x33c>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f022 0201 	bic.w	r2, r2, #1
 8003b44:	601a      	str	r2, [r3, #0]
 8003b46:	e007      	b.n	8003b58 <HAL_DMA_Abort+0x34c>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f022 0201 	bic.w	r2, r2, #1
 8003b56:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003b58:	e013      	b.n	8003b82 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b5a:	f7ff fd6b 	bl	8003634 <HAL_GetTick>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	1ad3      	subs	r3, r2, r3
 8003b64:	2b05      	cmp	r3, #5
 8003b66:	d90c      	bls.n	8003b82 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2220      	movs	r2, #32
 8003b6c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2203      	movs	r2, #3
 8003b72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e12d      	b.n	8003dde <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 0301 	and.w	r3, r3, #1
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d1e5      	bne.n	8003b5a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a2f      	ldr	r2, [pc, #188]	@ (8003c50 <HAL_DMA_Abort+0x444>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d04a      	beq.n	8003c2e <HAL_DMA_Abort+0x422>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a2d      	ldr	r2, [pc, #180]	@ (8003c54 <HAL_DMA_Abort+0x448>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d045      	beq.n	8003c2e <HAL_DMA_Abort+0x422>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a2c      	ldr	r2, [pc, #176]	@ (8003c58 <HAL_DMA_Abort+0x44c>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d040      	beq.n	8003c2e <HAL_DMA_Abort+0x422>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a2a      	ldr	r2, [pc, #168]	@ (8003c5c <HAL_DMA_Abort+0x450>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d03b      	beq.n	8003c2e <HAL_DMA_Abort+0x422>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a29      	ldr	r2, [pc, #164]	@ (8003c60 <HAL_DMA_Abort+0x454>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d036      	beq.n	8003c2e <HAL_DMA_Abort+0x422>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a27      	ldr	r2, [pc, #156]	@ (8003c64 <HAL_DMA_Abort+0x458>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d031      	beq.n	8003c2e <HAL_DMA_Abort+0x422>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a26      	ldr	r2, [pc, #152]	@ (8003c68 <HAL_DMA_Abort+0x45c>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d02c      	beq.n	8003c2e <HAL_DMA_Abort+0x422>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a24      	ldr	r2, [pc, #144]	@ (8003c6c <HAL_DMA_Abort+0x460>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d027      	beq.n	8003c2e <HAL_DMA_Abort+0x422>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a23      	ldr	r2, [pc, #140]	@ (8003c70 <HAL_DMA_Abort+0x464>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d022      	beq.n	8003c2e <HAL_DMA_Abort+0x422>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a21      	ldr	r2, [pc, #132]	@ (8003c74 <HAL_DMA_Abort+0x468>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d01d      	beq.n	8003c2e <HAL_DMA_Abort+0x422>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a20      	ldr	r2, [pc, #128]	@ (8003c78 <HAL_DMA_Abort+0x46c>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d018      	beq.n	8003c2e <HAL_DMA_Abort+0x422>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a1e      	ldr	r2, [pc, #120]	@ (8003c7c <HAL_DMA_Abort+0x470>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d013      	beq.n	8003c2e <HAL_DMA_Abort+0x422>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a1d      	ldr	r2, [pc, #116]	@ (8003c80 <HAL_DMA_Abort+0x474>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d00e      	beq.n	8003c2e <HAL_DMA_Abort+0x422>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a1b      	ldr	r2, [pc, #108]	@ (8003c84 <HAL_DMA_Abort+0x478>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d009      	beq.n	8003c2e <HAL_DMA_Abort+0x422>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a1a      	ldr	r2, [pc, #104]	@ (8003c88 <HAL_DMA_Abort+0x47c>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d004      	beq.n	8003c2e <HAL_DMA_Abort+0x422>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a18      	ldr	r2, [pc, #96]	@ (8003c8c <HAL_DMA_Abort+0x480>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d101      	bne.n	8003c32 <HAL_DMA_Abort+0x426>
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e000      	b.n	8003c34 <HAL_DMA_Abort+0x428>
 8003c32:	2300      	movs	r3, #0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d02b      	beq.n	8003c90 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c3c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c42:	f003 031f 	and.w	r3, r3, #31
 8003c46:	223f      	movs	r2, #63	@ 0x3f
 8003c48:	409a      	lsls	r2, r3
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	609a      	str	r2, [r3, #8]
 8003c4e:	e02a      	b.n	8003ca6 <HAL_DMA_Abort+0x49a>
 8003c50:	40020010 	.word	0x40020010
 8003c54:	40020028 	.word	0x40020028
 8003c58:	40020040 	.word	0x40020040
 8003c5c:	40020058 	.word	0x40020058
 8003c60:	40020070 	.word	0x40020070
 8003c64:	40020088 	.word	0x40020088
 8003c68:	400200a0 	.word	0x400200a0
 8003c6c:	400200b8 	.word	0x400200b8
 8003c70:	40020410 	.word	0x40020410
 8003c74:	40020428 	.word	0x40020428
 8003c78:	40020440 	.word	0x40020440
 8003c7c:	40020458 	.word	0x40020458
 8003c80:	40020470 	.word	0x40020470
 8003c84:	40020488 	.word	0x40020488
 8003c88:	400204a0 	.word	0x400204a0
 8003c8c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c94:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c9a:	f003 031f 	and.w	r3, r3, #31
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	409a      	lsls	r2, r3
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4a4f      	ldr	r2, [pc, #316]	@ (8003de8 <HAL_DMA_Abort+0x5dc>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d072      	beq.n	8003d96 <HAL_DMA_Abort+0x58a>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4a4d      	ldr	r2, [pc, #308]	@ (8003dec <HAL_DMA_Abort+0x5e0>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d06d      	beq.n	8003d96 <HAL_DMA_Abort+0x58a>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a4c      	ldr	r2, [pc, #304]	@ (8003df0 <HAL_DMA_Abort+0x5e4>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d068      	beq.n	8003d96 <HAL_DMA_Abort+0x58a>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a4a      	ldr	r2, [pc, #296]	@ (8003df4 <HAL_DMA_Abort+0x5e8>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d063      	beq.n	8003d96 <HAL_DMA_Abort+0x58a>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a49      	ldr	r2, [pc, #292]	@ (8003df8 <HAL_DMA_Abort+0x5ec>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d05e      	beq.n	8003d96 <HAL_DMA_Abort+0x58a>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a47      	ldr	r2, [pc, #284]	@ (8003dfc <HAL_DMA_Abort+0x5f0>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d059      	beq.n	8003d96 <HAL_DMA_Abort+0x58a>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a46      	ldr	r2, [pc, #280]	@ (8003e00 <HAL_DMA_Abort+0x5f4>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d054      	beq.n	8003d96 <HAL_DMA_Abort+0x58a>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a44      	ldr	r2, [pc, #272]	@ (8003e04 <HAL_DMA_Abort+0x5f8>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d04f      	beq.n	8003d96 <HAL_DMA_Abort+0x58a>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4a43      	ldr	r2, [pc, #268]	@ (8003e08 <HAL_DMA_Abort+0x5fc>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d04a      	beq.n	8003d96 <HAL_DMA_Abort+0x58a>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a41      	ldr	r2, [pc, #260]	@ (8003e0c <HAL_DMA_Abort+0x600>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d045      	beq.n	8003d96 <HAL_DMA_Abort+0x58a>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a40      	ldr	r2, [pc, #256]	@ (8003e10 <HAL_DMA_Abort+0x604>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d040      	beq.n	8003d96 <HAL_DMA_Abort+0x58a>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a3e      	ldr	r2, [pc, #248]	@ (8003e14 <HAL_DMA_Abort+0x608>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d03b      	beq.n	8003d96 <HAL_DMA_Abort+0x58a>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a3d      	ldr	r2, [pc, #244]	@ (8003e18 <HAL_DMA_Abort+0x60c>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d036      	beq.n	8003d96 <HAL_DMA_Abort+0x58a>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a3b      	ldr	r2, [pc, #236]	@ (8003e1c <HAL_DMA_Abort+0x610>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d031      	beq.n	8003d96 <HAL_DMA_Abort+0x58a>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a3a      	ldr	r2, [pc, #232]	@ (8003e20 <HAL_DMA_Abort+0x614>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d02c      	beq.n	8003d96 <HAL_DMA_Abort+0x58a>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a38      	ldr	r2, [pc, #224]	@ (8003e24 <HAL_DMA_Abort+0x618>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d027      	beq.n	8003d96 <HAL_DMA_Abort+0x58a>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a37      	ldr	r2, [pc, #220]	@ (8003e28 <HAL_DMA_Abort+0x61c>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d022      	beq.n	8003d96 <HAL_DMA_Abort+0x58a>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a35      	ldr	r2, [pc, #212]	@ (8003e2c <HAL_DMA_Abort+0x620>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d01d      	beq.n	8003d96 <HAL_DMA_Abort+0x58a>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a34      	ldr	r2, [pc, #208]	@ (8003e30 <HAL_DMA_Abort+0x624>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d018      	beq.n	8003d96 <HAL_DMA_Abort+0x58a>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a32      	ldr	r2, [pc, #200]	@ (8003e34 <HAL_DMA_Abort+0x628>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d013      	beq.n	8003d96 <HAL_DMA_Abort+0x58a>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a31      	ldr	r2, [pc, #196]	@ (8003e38 <HAL_DMA_Abort+0x62c>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d00e      	beq.n	8003d96 <HAL_DMA_Abort+0x58a>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a2f      	ldr	r2, [pc, #188]	@ (8003e3c <HAL_DMA_Abort+0x630>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d009      	beq.n	8003d96 <HAL_DMA_Abort+0x58a>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a2e      	ldr	r2, [pc, #184]	@ (8003e40 <HAL_DMA_Abort+0x634>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d004      	beq.n	8003d96 <HAL_DMA_Abort+0x58a>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a2c      	ldr	r2, [pc, #176]	@ (8003e44 <HAL_DMA_Abort+0x638>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d101      	bne.n	8003d9a <HAL_DMA_Abort+0x58e>
 8003d96:	2301      	movs	r3, #1
 8003d98:	e000      	b.n	8003d9c <HAL_DMA_Abort+0x590>
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d015      	beq.n	8003dcc <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003da4:	687a      	ldr	r2, [r7, #4]
 8003da6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003da8:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d00c      	beq.n	8003dcc <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003dbc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003dc0:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003dca:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8003ddc:	2300      	movs	r3, #0
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3718      	adds	r7, #24
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	bf00      	nop
 8003de8:	40020010 	.word	0x40020010
 8003dec:	40020028 	.word	0x40020028
 8003df0:	40020040 	.word	0x40020040
 8003df4:	40020058 	.word	0x40020058
 8003df8:	40020070 	.word	0x40020070
 8003dfc:	40020088 	.word	0x40020088
 8003e00:	400200a0 	.word	0x400200a0
 8003e04:	400200b8 	.word	0x400200b8
 8003e08:	40020410 	.word	0x40020410
 8003e0c:	40020428 	.word	0x40020428
 8003e10:	40020440 	.word	0x40020440
 8003e14:	40020458 	.word	0x40020458
 8003e18:	40020470 	.word	0x40020470
 8003e1c:	40020488 	.word	0x40020488
 8003e20:	400204a0 	.word	0x400204a0
 8003e24:	400204b8 	.word	0x400204b8
 8003e28:	58025408 	.word	0x58025408
 8003e2c:	5802541c 	.word	0x5802541c
 8003e30:	58025430 	.word	0x58025430
 8003e34:	58025444 	.word	0x58025444
 8003e38:	58025458 	.word	0x58025458
 8003e3c:	5802546c 	.word	0x5802546c
 8003e40:	58025480 	.word	0x58025480
 8003e44:	58025494 	.word	0x58025494

08003e48 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b084      	sub	sp, #16
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d101      	bne.n	8003e5a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e237      	b.n	80042ca <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	2b02      	cmp	r3, #2
 8003e64:	d004      	beq.n	8003e70 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2280      	movs	r2, #128	@ 0x80
 8003e6a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	e22c      	b.n	80042ca <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a5c      	ldr	r2, [pc, #368]	@ (8003fe8 <HAL_DMA_Abort_IT+0x1a0>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d04a      	beq.n	8003f10 <HAL_DMA_Abort_IT+0xc8>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a5b      	ldr	r2, [pc, #364]	@ (8003fec <HAL_DMA_Abort_IT+0x1a4>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d045      	beq.n	8003f10 <HAL_DMA_Abort_IT+0xc8>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a59      	ldr	r2, [pc, #356]	@ (8003ff0 <HAL_DMA_Abort_IT+0x1a8>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d040      	beq.n	8003f10 <HAL_DMA_Abort_IT+0xc8>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a58      	ldr	r2, [pc, #352]	@ (8003ff4 <HAL_DMA_Abort_IT+0x1ac>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d03b      	beq.n	8003f10 <HAL_DMA_Abort_IT+0xc8>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a56      	ldr	r2, [pc, #344]	@ (8003ff8 <HAL_DMA_Abort_IT+0x1b0>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d036      	beq.n	8003f10 <HAL_DMA_Abort_IT+0xc8>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a55      	ldr	r2, [pc, #340]	@ (8003ffc <HAL_DMA_Abort_IT+0x1b4>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d031      	beq.n	8003f10 <HAL_DMA_Abort_IT+0xc8>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a53      	ldr	r2, [pc, #332]	@ (8004000 <HAL_DMA_Abort_IT+0x1b8>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d02c      	beq.n	8003f10 <HAL_DMA_Abort_IT+0xc8>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a52      	ldr	r2, [pc, #328]	@ (8004004 <HAL_DMA_Abort_IT+0x1bc>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d027      	beq.n	8003f10 <HAL_DMA_Abort_IT+0xc8>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a50      	ldr	r2, [pc, #320]	@ (8004008 <HAL_DMA_Abort_IT+0x1c0>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d022      	beq.n	8003f10 <HAL_DMA_Abort_IT+0xc8>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a4f      	ldr	r2, [pc, #316]	@ (800400c <HAL_DMA_Abort_IT+0x1c4>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d01d      	beq.n	8003f10 <HAL_DMA_Abort_IT+0xc8>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a4d      	ldr	r2, [pc, #308]	@ (8004010 <HAL_DMA_Abort_IT+0x1c8>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d018      	beq.n	8003f10 <HAL_DMA_Abort_IT+0xc8>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a4c      	ldr	r2, [pc, #304]	@ (8004014 <HAL_DMA_Abort_IT+0x1cc>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d013      	beq.n	8003f10 <HAL_DMA_Abort_IT+0xc8>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a4a      	ldr	r2, [pc, #296]	@ (8004018 <HAL_DMA_Abort_IT+0x1d0>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d00e      	beq.n	8003f10 <HAL_DMA_Abort_IT+0xc8>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a49      	ldr	r2, [pc, #292]	@ (800401c <HAL_DMA_Abort_IT+0x1d4>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d009      	beq.n	8003f10 <HAL_DMA_Abort_IT+0xc8>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a47      	ldr	r2, [pc, #284]	@ (8004020 <HAL_DMA_Abort_IT+0x1d8>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d004      	beq.n	8003f10 <HAL_DMA_Abort_IT+0xc8>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a46      	ldr	r2, [pc, #280]	@ (8004024 <HAL_DMA_Abort_IT+0x1dc>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d101      	bne.n	8003f14 <HAL_DMA_Abort_IT+0xcc>
 8003f10:	2301      	movs	r3, #1
 8003f12:	e000      	b.n	8003f16 <HAL_DMA_Abort_IT+0xce>
 8003f14:	2300      	movs	r3, #0
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	f000 8086 	beq.w	8004028 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2204      	movs	r2, #4
 8003f20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a2f      	ldr	r2, [pc, #188]	@ (8003fe8 <HAL_DMA_Abort_IT+0x1a0>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d04a      	beq.n	8003fc4 <HAL_DMA_Abort_IT+0x17c>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a2e      	ldr	r2, [pc, #184]	@ (8003fec <HAL_DMA_Abort_IT+0x1a4>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d045      	beq.n	8003fc4 <HAL_DMA_Abort_IT+0x17c>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a2c      	ldr	r2, [pc, #176]	@ (8003ff0 <HAL_DMA_Abort_IT+0x1a8>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d040      	beq.n	8003fc4 <HAL_DMA_Abort_IT+0x17c>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a2b      	ldr	r2, [pc, #172]	@ (8003ff4 <HAL_DMA_Abort_IT+0x1ac>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d03b      	beq.n	8003fc4 <HAL_DMA_Abort_IT+0x17c>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a29      	ldr	r2, [pc, #164]	@ (8003ff8 <HAL_DMA_Abort_IT+0x1b0>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d036      	beq.n	8003fc4 <HAL_DMA_Abort_IT+0x17c>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a28      	ldr	r2, [pc, #160]	@ (8003ffc <HAL_DMA_Abort_IT+0x1b4>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d031      	beq.n	8003fc4 <HAL_DMA_Abort_IT+0x17c>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a26      	ldr	r2, [pc, #152]	@ (8004000 <HAL_DMA_Abort_IT+0x1b8>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d02c      	beq.n	8003fc4 <HAL_DMA_Abort_IT+0x17c>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a25      	ldr	r2, [pc, #148]	@ (8004004 <HAL_DMA_Abort_IT+0x1bc>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d027      	beq.n	8003fc4 <HAL_DMA_Abort_IT+0x17c>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a23      	ldr	r2, [pc, #140]	@ (8004008 <HAL_DMA_Abort_IT+0x1c0>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d022      	beq.n	8003fc4 <HAL_DMA_Abort_IT+0x17c>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4a22      	ldr	r2, [pc, #136]	@ (800400c <HAL_DMA_Abort_IT+0x1c4>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d01d      	beq.n	8003fc4 <HAL_DMA_Abort_IT+0x17c>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a20      	ldr	r2, [pc, #128]	@ (8004010 <HAL_DMA_Abort_IT+0x1c8>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d018      	beq.n	8003fc4 <HAL_DMA_Abort_IT+0x17c>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4a1f      	ldr	r2, [pc, #124]	@ (8004014 <HAL_DMA_Abort_IT+0x1cc>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d013      	beq.n	8003fc4 <HAL_DMA_Abort_IT+0x17c>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a1d      	ldr	r2, [pc, #116]	@ (8004018 <HAL_DMA_Abort_IT+0x1d0>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d00e      	beq.n	8003fc4 <HAL_DMA_Abort_IT+0x17c>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4a1c      	ldr	r2, [pc, #112]	@ (800401c <HAL_DMA_Abort_IT+0x1d4>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d009      	beq.n	8003fc4 <HAL_DMA_Abort_IT+0x17c>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a1a      	ldr	r2, [pc, #104]	@ (8004020 <HAL_DMA_Abort_IT+0x1d8>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d004      	beq.n	8003fc4 <HAL_DMA_Abort_IT+0x17c>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a19      	ldr	r2, [pc, #100]	@ (8004024 <HAL_DMA_Abort_IT+0x1dc>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d108      	bne.n	8003fd6 <HAL_DMA_Abort_IT+0x18e>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f022 0201 	bic.w	r2, r2, #1
 8003fd2:	601a      	str	r2, [r3, #0]
 8003fd4:	e178      	b.n	80042c8 <HAL_DMA_Abort_IT+0x480>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f022 0201 	bic.w	r2, r2, #1
 8003fe4:	601a      	str	r2, [r3, #0]
 8003fe6:	e16f      	b.n	80042c8 <HAL_DMA_Abort_IT+0x480>
 8003fe8:	40020010 	.word	0x40020010
 8003fec:	40020028 	.word	0x40020028
 8003ff0:	40020040 	.word	0x40020040
 8003ff4:	40020058 	.word	0x40020058
 8003ff8:	40020070 	.word	0x40020070
 8003ffc:	40020088 	.word	0x40020088
 8004000:	400200a0 	.word	0x400200a0
 8004004:	400200b8 	.word	0x400200b8
 8004008:	40020410 	.word	0x40020410
 800400c:	40020428 	.word	0x40020428
 8004010:	40020440 	.word	0x40020440
 8004014:	40020458 	.word	0x40020458
 8004018:	40020470 	.word	0x40020470
 800401c:	40020488 	.word	0x40020488
 8004020:	400204a0 	.word	0x400204a0
 8004024:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f022 020e 	bic.w	r2, r2, #14
 8004036:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a6c      	ldr	r2, [pc, #432]	@ (80041f0 <HAL_DMA_Abort_IT+0x3a8>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d04a      	beq.n	80040d8 <HAL_DMA_Abort_IT+0x290>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a6b      	ldr	r2, [pc, #428]	@ (80041f4 <HAL_DMA_Abort_IT+0x3ac>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d045      	beq.n	80040d8 <HAL_DMA_Abort_IT+0x290>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a69      	ldr	r2, [pc, #420]	@ (80041f8 <HAL_DMA_Abort_IT+0x3b0>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d040      	beq.n	80040d8 <HAL_DMA_Abort_IT+0x290>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a68      	ldr	r2, [pc, #416]	@ (80041fc <HAL_DMA_Abort_IT+0x3b4>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d03b      	beq.n	80040d8 <HAL_DMA_Abort_IT+0x290>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a66      	ldr	r2, [pc, #408]	@ (8004200 <HAL_DMA_Abort_IT+0x3b8>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d036      	beq.n	80040d8 <HAL_DMA_Abort_IT+0x290>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a65      	ldr	r2, [pc, #404]	@ (8004204 <HAL_DMA_Abort_IT+0x3bc>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d031      	beq.n	80040d8 <HAL_DMA_Abort_IT+0x290>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a63      	ldr	r2, [pc, #396]	@ (8004208 <HAL_DMA_Abort_IT+0x3c0>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d02c      	beq.n	80040d8 <HAL_DMA_Abort_IT+0x290>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a62      	ldr	r2, [pc, #392]	@ (800420c <HAL_DMA_Abort_IT+0x3c4>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d027      	beq.n	80040d8 <HAL_DMA_Abort_IT+0x290>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a60      	ldr	r2, [pc, #384]	@ (8004210 <HAL_DMA_Abort_IT+0x3c8>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d022      	beq.n	80040d8 <HAL_DMA_Abort_IT+0x290>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a5f      	ldr	r2, [pc, #380]	@ (8004214 <HAL_DMA_Abort_IT+0x3cc>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d01d      	beq.n	80040d8 <HAL_DMA_Abort_IT+0x290>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a5d      	ldr	r2, [pc, #372]	@ (8004218 <HAL_DMA_Abort_IT+0x3d0>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d018      	beq.n	80040d8 <HAL_DMA_Abort_IT+0x290>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a5c      	ldr	r2, [pc, #368]	@ (800421c <HAL_DMA_Abort_IT+0x3d4>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d013      	beq.n	80040d8 <HAL_DMA_Abort_IT+0x290>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a5a      	ldr	r2, [pc, #360]	@ (8004220 <HAL_DMA_Abort_IT+0x3d8>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d00e      	beq.n	80040d8 <HAL_DMA_Abort_IT+0x290>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a59      	ldr	r2, [pc, #356]	@ (8004224 <HAL_DMA_Abort_IT+0x3dc>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d009      	beq.n	80040d8 <HAL_DMA_Abort_IT+0x290>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a57      	ldr	r2, [pc, #348]	@ (8004228 <HAL_DMA_Abort_IT+0x3e0>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d004      	beq.n	80040d8 <HAL_DMA_Abort_IT+0x290>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a56      	ldr	r2, [pc, #344]	@ (800422c <HAL_DMA_Abort_IT+0x3e4>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d108      	bne.n	80040ea <HAL_DMA_Abort_IT+0x2a2>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f022 0201 	bic.w	r2, r2, #1
 80040e6:	601a      	str	r2, [r3, #0]
 80040e8:	e007      	b.n	80040fa <HAL_DMA_Abort_IT+0x2b2>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f022 0201 	bic.w	r2, r2, #1
 80040f8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4a3c      	ldr	r2, [pc, #240]	@ (80041f0 <HAL_DMA_Abort_IT+0x3a8>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d072      	beq.n	80041ea <HAL_DMA_Abort_IT+0x3a2>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a3a      	ldr	r2, [pc, #232]	@ (80041f4 <HAL_DMA_Abort_IT+0x3ac>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d06d      	beq.n	80041ea <HAL_DMA_Abort_IT+0x3a2>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a39      	ldr	r2, [pc, #228]	@ (80041f8 <HAL_DMA_Abort_IT+0x3b0>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d068      	beq.n	80041ea <HAL_DMA_Abort_IT+0x3a2>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a37      	ldr	r2, [pc, #220]	@ (80041fc <HAL_DMA_Abort_IT+0x3b4>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d063      	beq.n	80041ea <HAL_DMA_Abort_IT+0x3a2>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a36      	ldr	r2, [pc, #216]	@ (8004200 <HAL_DMA_Abort_IT+0x3b8>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d05e      	beq.n	80041ea <HAL_DMA_Abort_IT+0x3a2>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a34      	ldr	r2, [pc, #208]	@ (8004204 <HAL_DMA_Abort_IT+0x3bc>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d059      	beq.n	80041ea <HAL_DMA_Abort_IT+0x3a2>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a33      	ldr	r2, [pc, #204]	@ (8004208 <HAL_DMA_Abort_IT+0x3c0>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d054      	beq.n	80041ea <HAL_DMA_Abort_IT+0x3a2>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a31      	ldr	r2, [pc, #196]	@ (800420c <HAL_DMA_Abort_IT+0x3c4>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d04f      	beq.n	80041ea <HAL_DMA_Abort_IT+0x3a2>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a30      	ldr	r2, [pc, #192]	@ (8004210 <HAL_DMA_Abort_IT+0x3c8>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d04a      	beq.n	80041ea <HAL_DMA_Abort_IT+0x3a2>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a2e      	ldr	r2, [pc, #184]	@ (8004214 <HAL_DMA_Abort_IT+0x3cc>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d045      	beq.n	80041ea <HAL_DMA_Abort_IT+0x3a2>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a2d      	ldr	r2, [pc, #180]	@ (8004218 <HAL_DMA_Abort_IT+0x3d0>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d040      	beq.n	80041ea <HAL_DMA_Abort_IT+0x3a2>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a2b      	ldr	r2, [pc, #172]	@ (800421c <HAL_DMA_Abort_IT+0x3d4>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d03b      	beq.n	80041ea <HAL_DMA_Abort_IT+0x3a2>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a2a      	ldr	r2, [pc, #168]	@ (8004220 <HAL_DMA_Abort_IT+0x3d8>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d036      	beq.n	80041ea <HAL_DMA_Abort_IT+0x3a2>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a28      	ldr	r2, [pc, #160]	@ (8004224 <HAL_DMA_Abort_IT+0x3dc>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d031      	beq.n	80041ea <HAL_DMA_Abort_IT+0x3a2>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4a27      	ldr	r2, [pc, #156]	@ (8004228 <HAL_DMA_Abort_IT+0x3e0>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d02c      	beq.n	80041ea <HAL_DMA_Abort_IT+0x3a2>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a25      	ldr	r2, [pc, #148]	@ (800422c <HAL_DMA_Abort_IT+0x3e4>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d027      	beq.n	80041ea <HAL_DMA_Abort_IT+0x3a2>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4a24      	ldr	r2, [pc, #144]	@ (8004230 <HAL_DMA_Abort_IT+0x3e8>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d022      	beq.n	80041ea <HAL_DMA_Abort_IT+0x3a2>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a22      	ldr	r2, [pc, #136]	@ (8004234 <HAL_DMA_Abort_IT+0x3ec>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d01d      	beq.n	80041ea <HAL_DMA_Abort_IT+0x3a2>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a21      	ldr	r2, [pc, #132]	@ (8004238 <HAL_DMA_Abort_IT+0x3f0>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d018      	beq.n	80041ea <HAL_DMA_Abort_IT+0x3a2>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a1f      	ldr	r2, [pc, #124]	@ (800423c <HAL_DMA_Abort_IT+0x3f4>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d013      	beq.n	80041ea <HAL_DMA_Abort_IT+0x3a2>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a1e      	ldr	r2, [pc, #120]	@ (8004240 <HAL_DMA_Abort_IT+0x3f8>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d00e      	beq.n	80041ea <HAL_DMA_Abort_IT+0x3a2>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a1c      	ldr	r2, [pc, #112]	@ (8004244 <HAL_DMA_Abort_IT+0x3fc>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d009      	beq.n	80041ea <HAL_DMA_Abort_IT+0x3a2>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a1b      	ldr	r2, [pc, #108]	@ (8004248 <HAL_DMA_Abort_IT+0x400>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d004      	beq.n	80041ea <HAL_DMA_Abort_IT+0x3a2>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a19      	ldr	r2, [pc, #100]	@ (800424c <HAL_DMA_Abort_IT+0x404>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d132      	bne.n	8004250 <HAL_DMA_Abort_IT+0x408>
 80041ea:	2301      	movs	r3, #1
 80041ec:	e031      	b.n	8004252 <HAL_DMA_Abort_IT+0x40a>
 80041ee:	bf00      	nop
 80041f0:	40020010 	.word	0x40020010
 80041f4:	40020028 	.word	0x40020028
 80041f8:	40020040 	.word	0x40020040
 80041fc:	40020058 	.word	0x40020058
 8004200:	40020070 	.word	0x40020070
 8004204:	40020088 	.word	0x40020088
 8004208:	400200a0 	.word	0x400200a0
 800420c:	400200b8 	.word	0x400200b8
 8004210:	40020410 	.word	0x40020410
 8004214:	40020428 	.word	0x40020428
 8004218:	40020440 	.word	0x40020440
 800421c:	40020458 	.word	0x40020458
 8004220:	40020470 	.word	0x40020470
 8004224:	40020488 	.word	0x40020488
 8004228:	400204a0 	.word	0x400204a0
 800422c:	400204b8 	.word	0x400204b8
 8004230:	58025408 	.word	0x58025408
 8004234:	5802541c 	.word	0x5802541c
 8004238:	58025430 	.word	0x58025430
 800423c:	58025444 	.word	0x58025444
 8004240:	58025458 	.word	0x58025458
 8004244:	5802546c 	.word	0x5802546c
 8004248:	58025480 	.word	0x58025480
 800424c:	58025494 	.word	0x58025494
 8004250:	2300      	movs	r3, #0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d028      	beq.n	80042a8 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800425a:	681a      	ldr	r2, [r3, #0]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004260:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004264:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800426a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004270:	f003 031f 	and.w	r3, r3, #31
 8004274:	2201      	movs	r2, #1
 8004276:	409a      	lsls	r2, r3
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004280:	687a      	ldr	r2, [r7, #4]
 8004282:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004284:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800428a:	2b00      	cmp	r3, #0
 800428c:	d00c      	beq.n	80042a8 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004298:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800429c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80042a6:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2201      	movs	r2, #1
 80042ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2200      	movs	r2, #0
 80042b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d003      	beq.n	80042c8 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80042c8:	2300      	movs	r3, #0
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	3710      	adds	r7, #16
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	bf00      	nop

080042d4 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b083      	sub	sp, #12
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80042e0:	4618      	mov	r0, r3
 80042e2:	370c      	adds	r7, #12
 80042e4:	46bd      	mov	sp, r7
 80042e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ea:	4770      	bx	lr

080042ec <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b098      	sub	sp, #96	@ 0x60
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80042f4:	4a84      	ldr	r2, [pc, #528]	@ (8004508 <HAL_FDCAN_Init+0x21c>)
 80042f6:	f107 030c 	add.w	r3, r7, #12
 80042fa:	4611      	mov	r1, r2
 80042fc:	224c      	movs	r2, #76	@ 0x4c
 80042fe:	4618      	mov	r0, r3
 8004300:	f00c fffa 	bl	80112f8 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d101      	bne.n	800430e <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e1c6      	b.n	800469c <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a7e      	ldr	r2, [pc, #504]	@ (800450c <HAL_FDCAN_Init+0x220>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d106      	bne.n	8004326 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004320:	461a      	mov	r2, r3
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800432c:	b2db      	uxtb	r3, r3
 800432e:	2b00      	cmp	r3, #0
 8004330:	d106      	bne.n	8004340 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2200      	movs	r2, #0
 8004336:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800433a:	6878      	ldr	r0, [r7, #4]
 800433c:	f7fe f864 	bl	8002408 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	699a      	ldr	r2, [r3, #24]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f022 0210 	bic.w	r2, r2, #16
 800434e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004350:	f7ff f970 	bl	8003634 <HAL_GetTick>
 8004354:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004356:	e014      	b.n	8004382 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004358:	f7ff f96c 	bl	8003634 <HAL_GetTick>
 800435c:	4602      	mov	r2, r0
 800435e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	2b0a      	cmp	r3, #10
 8004364:	d90d      	bls.n	8004382 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800436c:	f043 0201 	orr.w	r2, r3, #1
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2203      	movs	r2, #3
 800437a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800437e:	2301      	movs	r3, #1
 8004380:	e18c      	b.n	800469c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	699b      	ldr	r3, [r3, #24]
 8004388:	f003 0308 	and.w	r3, r3, #8
 800438c:	2b08      	cmp	r3, #8
 800438e:	d0e3      	beq.n	8004358 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	699a      	ldr	r2, [r3, #24]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f042 0201 	orr.w	r2, r2, #1
 800439e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80043a0:	f7ff f948 	bl	8003634 <HAL_GetTick>
 80043a4:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80043a6:	e014      	b.n	80043d2 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80043a8:	f7ff f944 	bl	8003634 <HAL_GetTick>
 80043ac:	4602      	mov	r2, r0
 80043ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	2b0a      	cmp	r3, #10
 80043b4:	d90d      	bls.n	80043d2 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80043bc:	f043 0201 	orr.w	r2, r3, #1
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2203      	movs	r2, #3
 80043ca:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e164      	b.n	800469c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	699b      	ldr	r3, [r3, #24]
 80043d8:	f003 0301 	and.w	r3, r3, #1
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d0e3      	beq.n	80043a8 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	699a      	ldr	r2, [r3, #24]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f042 0202 	orr.w	r2, r2, #2
 80043ee:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	7c1b      	ldrb	r3, [r3, #16]
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d108      	bne.n	800440a <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	699a      	ldr	r2, [r3, #24]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004406:	619a      	str	r2, [r3, #24]
 8004408:	e007      	b.n	800441a <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	699a      	ldr	r2, [r3, #24]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004418:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	7c5b      	ldrb	r3, [r3, #17]
 800441e:	2b01      	cmp	r3, #1
 8004420:	d108      	bne.n	8004434 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	699a      	ldr	r2, [r3, #24]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004430:	619a      	str	r2, [r3, #24]
 8004432:	e007      	b.n	8004444 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	699a      	ldr	r2, [r3, #24]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004442:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	7c9b      	ldrb	r3, [r3, #18]
 8004448:	2b01      	cmp	r3, #1
 800444a:	d108      	bne.n	800445e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	699a      	ldr	r2, [r3, #24]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800445a:	619a      	str	r2, [r3, #24]
 800445c:	e007      	b.n	800446e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	699a      	ldr	r2, [r3, #24]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800446c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	699b      	ldr	r3, [r3, #24]
 8004474:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	689a      	ldr	r2, [r3, #8]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	430a      	orrs	r2, r1
 8004482:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	699a      	ldr	r2, [r3, #24]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8004492:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	691a      	ldr	r2, [r3, #16]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f022 0210 	bic.w	r2, r2, #16
 80044a2:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	68db      	ldr	r3, [r3, #12]
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d108      	bne.n	80044be <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	699a      	ldr	r2, [r3, #24]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f042 0204 	orr.w	r2, r2, #4
 80044ba:	619a      	str	r2, [r3, #24]
 80044bc:	e030      	b.n	8004520 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	68db      	ldr	r3, [r3, #12]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d02c      	beq.n	8004520 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	2b02      	cmp	r3, #2
 80044cc:	d020      	beq.n	8004510 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	699a      	ldr	r2, [r3, #24]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80044dc:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	691a      	ldr	r2, [r3, #16]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f042 0210 	orr.w	r2, r2, #16
 80044ec:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	2b03      	cmp	r3, #3
 80044f4:	d114      	bne.n	8004520 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	699a      	ldr	r2, [r3, #24]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f042 0220 	orr.w	r2, r2, #32
 8004504:	619a      	str	r2, [r3, #24]
 8004506:	e00b      	b.n	8004520 <HAL_FDCAN_Init+0x234>
 8004508:	08011d5c 	.word	0x08011d5c
 800450c:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	699a      	ldr	r2, [r3, #24]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f042 0220 	orr.w	r2, r2, #32
 800451e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	699b      	ldr	r3, [r3, #24]
 8004524:	3b01      	subs	r3, #1
 8004526:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	69db      	ldr	r3, [r3, #28]
 800452c:	3b01      	subs	r3, #1
 800452e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004530:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a1b      	ldr	r3, [r3, #32]
 8004536:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004538:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	695b      	ldr	r3, [r3, #20]
 8004540:	3b01      	subs	r3, #1
 8004542:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004548:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800454a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004554:	d115      	bne.n	8004582 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800455a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004560:	3b01      	subs	r3, #1
 8004562:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004564:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800456a:	3b01      	subs	r3, #1
 800456c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800456e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004576:	3b01      	subs	r3, #1
 8004578:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800457e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004580:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004586:	2b00      	cmp	r3, #0
 8004588:	d00a      	beq.n	80045a0 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	430a      	orrs	r2, r1
 800459c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045a8:	4413      	add	r3, r2
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d011      	beq.n	80045d2 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80045b6:	f023 0107 	bic.w	r1, r3, #7
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	3360      	adds	r3, #96	@ 0x60
 80045c2:	443b      	add	r3, r7
 80045c4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	430a      	orrs	r2, r1
 80045ce:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d011      	beq.n	80045fe <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80045e2:	f023 0107 	bic.w	r1, r3, #7
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	3360      	adds	r3, #96	@ 0x60
 80045ee:	443b      	add	r3, r7
 80045f0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	430a      	orrs	r2, r1
 80045fa:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004602:	2b00      	cmp	r3, #0
 8004604:	d012      	beq.n	800462c <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800460e:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	3360      	adds	r3, #96	@ 0x60
 800461a:	443b      	add	r3, r7
 800461c:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004620:	011a      	lsls	r2, r3, #4
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	430a      	orrs	r2, r1
 8004628:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004630:	2b00      	cmp	r3, #0
 8004632:	d012      	beq.n	800465a <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800463c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004644:	009b      	lsls	r3, r3, #2
 8004646:	3360      	adds	r3, #96	@ 0x60
 8004648:	443b      	add	r3, r7
 800464a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800464e:	021a      	lsls	r2, r3, #8
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	430a      	orrs	r2, r1
 8004656:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a11      	ldr	r2, [pc, #68]	@ (80046a4 <HAL_FDCAN_Init+0x3b8>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d107      	bne.n	8004674 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	689a      	ldr	r2, [r3, #8]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	f022 0203 	bic.w	r2, r2, #3
 8004672:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2200      	movs	r2, #0
 8004678:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2200      	movs	r2, #0
 8004680:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2201      	movs	r2, #1
 8004688:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800468c:	6878      	ldr	r0, [r7, #4]
 800468e:	f000 fe71 	bl	8005374 <FDCAN_CalcultateRamBlockAddresses>
 8004692:	4603      	mov	r3, r0
 8004694:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8004698:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 800469c:	4618      	mov	r0, r3
 800469e:	3760      	adds	r7, #96	@ 0x60
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	4000a000 	.word	0x4000a000

080046a8 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b087      	sub	sp, #28
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80046b8:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80046ba:	7bfb      	ldrb	r3, [r7, #15]
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d002      	beq.n	80046c6 <HAL_FDCAN_ConfigFilter+0x1e>
 80046c0:	7bfb      	ldrb	r3, [r7, #15]
 80046c2:	2b02      	cmp	r3, #2
 80046c4:	d157      	bne.n	8004776 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d12b      	bne.n	8004726 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	2b07      	cmp	r3, #7
 80046d4:	d10d      	bne.n	80046f2 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	69db      	ldr	r3, [r3, #28]
 80046e0:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 80046e2:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80046e8:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 80046ea:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 80046ee:	617b      	str	r3, [r7, #20]
 80046f0:	e00e      	b.n	8004710 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	68db      	ldr	r3, [r3, #12]
 80046fc:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80046fe:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	691b      	ldr	r3, [r3, #16]
 8004704:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8004706:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800470c:	4313      	orrs	r3, r2
 800470e:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	009b      	lsls	r3, r3, #2
 800471a:	4413      	add	r3, r2
 800471c:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	697a      	ldr	r2, [r7, #20]
 8004722:	601a      	str	r2, [r3, #0]
 8004724:	e025      	b.n	8004772 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	68db      	ldr	r3, [r3, #12]
 800472a:	075a      	lsls	r2, r3, #29
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	691b      	ldr	r3, [r3, #16]
 8004730:	4313      	orrs	r3, r2
 8004732:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	68db      	ldr	r3, [r3, #12]
 8004738:	2b07      	cmp	r3, #7
 800473a:	d103      	bne.n	8004744 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	699b      	ldr	r3, [r3, #24]
 8004740:	613b      	str	r3, [r7, #16]
 8004742:	e006      	b.n	8004752 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	079a      	lsls	r2, r3, #30
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	695b      	ldr	r3, [r3, #20]
 800474e:	4313      	orrs	r3, r2
 8004750:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	00db      	lsls	r3, r3, #3
 800475c:	4413      	add	r3, r2
 800475e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	697a      	ldr	r2, [r7, #20]
 8004764:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	3304      	adds	r3, #4
 800476a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	693a      	ldr	r2, [r7, #16]
 8004770:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8004772:	2300      	movs	r3, #0
 8004774:	e008      	b.n	8004788 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800477c:	f043 0202 	orr.w	r2, r3, #2
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004786:	2301      	movs	r3, #1
  }
}
 8004788:	4618      	mov	r0, r3
 800478a:	371c      	adds	r7, #28
 800478c:	46bd      	mov	sp, r7
 800478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004792:	4770      	bx	lr

08004794 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8004794:	b480      	push	{r7}
 8004796:	b085      	sub	sp, #20
 8004798:	af00      	add	r7, sp, #0
 800479a:	60f8      	str	r0, [r7, #12]
 800479c:	60b9      	str	r1, [r7, #8]
 800479e:	607a      	str	r2, [r7, #4]
 80047a0:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80047a8:	b2db      	uxtb	r3, r3
 80047aa:	2b01      	cmp	r3, #1
 80047ac:	d110      	bne.n	80047d0 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80047b6:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80047bc:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 80047c4:	69ba      	ldr	r2, [r7, #24]
 80047c6:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80047c8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 80047cc:	2300      	movs	r3, #0
 80047ce:	e008      	b.n	80047e2 <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80047d6:	f043 0204 	orr.w	r2, r3, #4
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80047e0:	2301      	movs	r3, #1
  }
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3714      	adds	r7, #20
 80047e6:	46bd      	mov	sp, r7
 80047e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ec:	4770      	bx	lr

080047ee <HAL_FDCAN_ConfigFifoWatermark>:
  *           - 0 and 32, if FIFO is FDCAN_CFG_TX_EVENT_FIFO
  *           - 0 and 64, if FIFO is FDCAN_CFG_RX_FIFO0 or FDCAN_CFG_RX_FIFO1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFifoWatermark(FDCAN_HandleTypeDef *hfdcan, uint32_t FIFO, uint32_t Watermark)
{
 80047ee:	b480      	push	{r7}
 80047f0:	b085      	sub	sp, #20
 80047f2:	af00      	add	r7, sp, #0
 80047f4:	60f8      	str	r0, [r7, #12]
 80047f6:	60b9      	str	r1, [r7, #8]
 80047f8:	607a      	str	r2, [r7, #4]
  else /* (FIFO == FDCAN_CFG_RX_FIFO0) || (FIFO == FDCAN_CFG_RX_FIFO1) */
  {
    assert_param(IS_FDCAN_MAX_VALUE(Watermark, 64U));
  }

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004800:	b2db      	uxtb	r3, r3
 8004802:	2b01      	cmp	r3, #1
 8004804:	d130      	bne.n	8004868 <HAL_FDCAN_ConfigFifoWatermark+0x7a>
  {
    /* Set the level for FIFO watermark interrupt */
    if (FIFO == FDCAN_CFG_TX_EVENT_FIFO)
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d10d      	bne.n	8004828 <HAL_FDCAN_ConfigFifoWatermark+0x3a>
    {
      MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFWM, (Watermark << FDCAN_TXEFC_EFWM_Pos));
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004814:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	061a      	lsls	r2, r3, #24
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	430a      	orrs	r2, r1
 8004822:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8004826:	e01d      	b.n	8004864 <HAL_FDCAN_ConfigFifoWatermark+0x76>
    }
    else if (FIFO == FDCAN_CFG_RX_FIFO0)
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	2b01      	cmp	r3, #1
 800482c:	d10d      	bne.n	800484a <HAL_FDCAN_ConfigFifoWatermark+0x5c>
    {
      MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0WM, (Watermark << FDCAN_RXF0C_F0WM_Pos));
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004836:	f023 41fe 	bic.w	r1, r3, #2130706432	@ 0x7f000000
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	061a      	lsls	r2, r3, #24
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	430a      	orrs	r2, r1
 8004844:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 8004848:	e00c      	b.n	8004864 <HAL_FDCAN_ConfigFifoWatermark+0x76>
    }
    else /* FIFO == FDCAN_CFG_RX_FIFO1 */
    {
      MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1WM, (Watermark << FDCAN_RXF1C_F1WM_Pos));
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004852:	f023 41fe 	bic.w	r1, r3, #2130706432	@ 0x7f000000
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	061a      	lsls	r2, r3, #24
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	430a      	orrs	r2, r1
 8004860:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    }

    /* Return function status */
    return HAL_OK;
 8004864:	2300      	movs	r3, #0
 8004866:	e008      	b.n	800487a <HAL_FDCAN_ConfigFifoWatermark+0x8c>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800486e:	f043 0204 	orr.w	r2, r3, #4
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004878:	2301      	movs	r3, #1
  }
}
 800487a:	4618      	mov	r0, r3
 800487c:	3714      	adds	r7, #20
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr

08004886 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8004886:	b480      	push	{r7}
 8004888:	b083      	sub	sp, #12
 800488a:	af00      	add	r7, sp, #0
 800488c:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004894:	b2db      	uxtb	r3, r3
 8004896:	2b01      	cmp	r3, #1
 8004898:	d111      	bne.n	80048be <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2202      	movs	r2, #2
 800489e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	699a      	ldr	r2, [r3, #24]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f022 0201 	bic.w	r2, r2, #1
 80048b0:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2200      	movs	r2, #0
 80048b6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 80048ba:	2300      	movs	r3, #0
 80048bc:	e008      	b.n	80048d0 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80048c4:	f043 0204 	orr.w	r2, r3, #4
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
  }
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	370c      	adds	r7, #12
 80048d4:	46bd      	mov	sp, r7
 80048d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048da:	4770      	bx	lr

080048dc <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b086      	sub	sp, #24
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	60f8      	str	r0, [r7, #12]
 80048e4:	60b9      	str	r1, [r7, #8]
 80048e6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	2b02      	cmp	r3, #2
 80048f2:	d141      	bne.n	8004978 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80048fc:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8004900:	2b00      	cmp	r3, #0
 8004902:	d109      	bne.n	8004918 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800490a:	f043 0220 	orr.w	r2, r3, #32
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8004914:	2301      	movs	r3, #1
 8004916:	e038      	b.n	800498a <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8004920:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004924:	2b00      	cmp	r3, #0
 8004926:	d009      	beq.n	800493c <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800492e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e026      	b.n	800498a <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8004944:	0c1b      	lsrs	r3, r3, #16
 8004946:	f003 031f 	and.w	r3, r3, #31
 800494a:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	687a      	ldr	r2, [r7, #4]
 8004950:	68b9      	ldr	r1, [r7, #8]
 8004952:	68f8      	ldr	r0, [r7, #12]
 8004954:	f000 fe94 	bl	8005680 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	2101      	movs	r1, #1
 800495e:	697a      	ldr	r2, [r7, #20]
 8004960:	fa01 f202 	lsl.w	r2, r1, r2
 8004964:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8004968:	2201      	movs	r2, #1
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	409a      	lsls	r2, r3
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 8004974:	2300      	movs	r3, #0
 8004976:	e008      	b.n	800498a <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800497e:	f043 0208 	orr.w	r2, r3, #8
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004988:	2301      	movs	r3, #1
  }
}
 800498a:	4618      	mov	r0, r3
 800498c:	3718      	adds	r7, #24
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}
	...

08004994 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8004994:	b480      	push	{r7}
 8004996:	b08b      	sub	sp, #44	@ 0x2c
 8004998:	af00      	add	r7, sp, #0
 800499a:	60f8      	str	r0, [r7, #12]
 800499c:	60b9      	str	r1, [r7, #8]
 800499e:	607a      	str	r2, [r7, #4]
 80049a0:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 80049a2:	2300      	movs	r3, #0
 80049a4:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80049ac:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 80049ae:	7efb      	ldrb	r3, [r7, #27]
 80049b0:	2b02      	cmp	r3, #2
 80049b2:	f040 8149 	bne.w	8004c48 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	2b40      	cmp	r3, #64	@ 0x40
 80049ba:	d14c      	bne.n	8004a56 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80049c4:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d109      	bne.n	80049e0 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80049d2:	f043 0220 	orr.w	r2, r3, #32
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80049dc:	2301      	movs	r3, #1
 80049de:	e13c      	b.n	8004c5a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80049e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d109      	bne.n	8004a04 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80049f6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	e12a      	b.n	8004c5a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004a0c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004a10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004a14:	d10a      	bne.n	8004a2c <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004a1e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004a22:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004a26:	d101      	bne.n	8004a2c <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004a34:	0a1b      	lsrs	r3, r3, #8
 8004a36:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a3a:	69fa      	ldr	r2, [r7, #28]
 8004a3c:	4413      	add	r3, r2
 8004a3e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a48:	69f9      	ldr	r1, [r7, #28]
 8004a4a:	fb01 f303 	mul.w	r3, r1, r3
 8004a4e:	009b      	lsls	r3, r3, #2
 8004a50:	4413      	add	r3, r2
 8004a52:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a54:	e068      	b.n	8004b28 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8004a56:	68bb      	ldr	r3, [r7, #8]
 8004a58:	2b41      	cmp	r3, #65	@ 0x41
 8004a5a:	d14c      	bne.n	8004af6 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004a64:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d109      	bne.n	8004a80 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a72:	f043 0220 	orr.w	r2, r3, #32
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	e0ec      	b.n	8004c5a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004a88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d109      	bne.n	8004aa4 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a96:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e0da      	b.n	8004c5a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004aac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004ab0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ab4:	d10a      	bne.n	8004acc <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004abe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004ac2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004ac6:	d101      	bne.n	8004acc <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004ad4:	0a1b      	lsrs	r3, r3, #8
 8004ad6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ada:	69fa      	ldr	r2, [r7, #28]
 8004adc:	4413      	add	r3, r2
 8004ade:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ae8:	69f9      	ldr	r1, [r7, #28]
 8004aea:	fb01 f303 	mul.w	r3, r1, r3
 8004aee:	009b      	lsls	r3, r3, #2
 8004af0:	4413      	add	r3, r2
 8004af2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004af4:	e018      	b.n	8004b28 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004afa:	68ba      	ldr	r2, [r7, #8]
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d309      	bcc.n	8004b14 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b06:	f043 0220 	orr.w	r2, r3, #32
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
 8004b12:	e0a2      	b.n	8004c5a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b1c:	68b9      	ldr	r1, [r7, #8]
 8004b1e:	fb01 f303 	mul.w	r3, r1, r3
 8004b22:	009b      	lsls	r3, r3, #2
 8004b24:	4413      	add	r3, r2
 8004b26:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8004b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d107      	bne.n	8004b4c <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8004b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	0c9b      	lsrs	r3, r3, #18
 8004b42:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	601a      	str	r2, [r3, #0]
 8004b4a:	e005      	b.n	8004b58 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8004b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8004b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8004b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8004b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b72:	3304      	adds	r3, #4
 8004b74:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8004b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	b29a      	uxth	r2, r3
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8004b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	0c1b      	lsrs	r3, r3, #16
 8004b86:	f003 020f 	and.w	r2, r3, #15
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8004b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8004b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8004ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	0e1b      	lsrs	r3, r3, #24
 8004bac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8004bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	0fda      	lsrs	r2, r3, #31
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8004bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bc0:	3304      	adds	r3, #4
 8004bc2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8004bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bc6:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8004bc8:	2300      	movs	r3, #0
 8004bca:	623b      	str	r3, [r7, #32]
 8004bcc:	e00a      	b.n	8004be4 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8004bce:	697a      	ldr	r2, [r7, #20]
 8004bd0:	6a3b      	ldr	r3, [r7, #32]
 8004bd2:	441a      	add	r2, r3
 8004bd4:	6839      	ldr	r1, [r7, #0]
 8004bd6:	6a3b      	ldr	r3, [r7, #32]
 8004bd8:	440b      	add	r3, r1
 8004bda:	7812      	ldrb	r2, [r2, #0]
 8004bdc:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8004bde:	6a3b      	ldr	r3, [r7, #32]
 8004be0:	3301      	adds	r3, #1
 8004be2:	623b      	str	r3, [r7, #32]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	68db      	ldr	r3, [r3, #12]
 8004be8:	4a1f      	ldr	r2, [pc, #124]	@ (8004c68 <HAL_FDCAN_GetRxMessage+0x2d4>)
 8004bea:	5cd3      	ldrb	r3, [r2, r3]
 8004bec:	461a      	mov	r2, r3
 8004bee:	6a3b      	ldr	r3, [r7, #32]
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d3ec      	bcc.n	8004bce <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	2b40      	cmp	r3, #64	@ 0x40
 8004bf8:	d105      	bne.n	8004c06 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	69fa      	ldr	r2, [r7, #28]
 8004c00:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8004c04:	e01e      	b.n	8004c44 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	2b41      	cmp	r3, #65	@ 0x41
 8004c0a:	d105      	bne.n	8004c18 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	69fa      	ldr	r2, [r7, #28]
 8004c12:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 8004c16:	e015      	b.n	8004c44 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	2b1f      	cmp	r3, #31
 8004c1c:	d808      	bhi.n	8004c30 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	2101      	movs	r1, #1
 8004c24:	68ba      	ldr	r2, [r7, #8]
 8004c26:	fa01 f202 	lsl.w	r2, r1, r2
 8004c2a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8004c2e:	e009      	b.n	8004c44 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	f003 021f 	and.w	r2, r3, #31
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	2101      	movs	r1, #1
 8004c3c:	fa01 f202 	lsl.w	r2, r1, r2
 8004c40:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8004c44:	2300      	movs	r3, #0
 8004c46:	e008      	b.n	8004c5a <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004c4e:	f043 0208 	orr.w	r2, r3, #8
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
  }
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	372c      	adds	r7, #44	@ 0x2c
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c64:	4770      	bx	lr
 8004c66:	bf00      	nop
 8004c68:	08011de8 	.word	0x08011de8

08004c6c <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b087      	sub	sp, #28
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	60f8      	str	r0, [r7, #12]
 8004c74:	60b9      	str	r1, [r7, #8]
 8004c76:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004c7e:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004c80:	7dfb      	ldrb	r3, [r7, #23]
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	d002      	beq.n	8004c8c <HAL_FDCAN_ActivateNotification+0x20>
 8004c86:	7dfb      	ldrb	r3, [r7, #23]
 8004c88:	2b02      	cmp	r3, #2
 8004c8a:	d155      	bne.n	8004d38 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	4013      	ands	r3, r2
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d108      	bne.n	8004cac <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f042 0201 	orr.w	r2, r2, #1
 8004ca8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004caa:	e014      	b.n	8004cd6 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	68ba      	ldr	r2, [r7, #8]
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	d108      	bne.n	8004cce <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f042 0202 	orr.w	r2, r2, #2
 8004cca:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004ccc:	e003      	b.n	8004cd6 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	2203      	movs	r2, #3
 8004cd4:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d009      	beq.n	8004cf4 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	687a      	ldr	r2, [r7, #4]
 8004cee:	430a      	orrs	r2, r1
 8004cf0:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d009      	beq.n	8004d12 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	687a      	ldr	r2, [r7, #4]
 8004d0c:	430a      	orrs	r2, r1
 8004d0e:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004d18:	68ba      	ldr	r2, [r7, #8]
 8004d1a:	4b0f      	ldr	r3, [pc, #60]	@ (8004d58 <HAL_FDCAN_ActivateNotification+0xec>)
 8004d1c:	4013      	ands	r3, r2
 8004d1e:	68fa      	ldr	r2, [r7, #12]
 8004d20:	6812      	ldr	r2, [r2, #0]
 8004d22:	430b      	orrs	r3, r1
 8004d24:	6553      	str	r3, [r2, #84]	@ 0x54
 8004d26:	4b0d      	ldr	r3, [pc, #52]	@ (8004d5c <HAL_FDCAN_ActivateNotification+0xf0>)
 8004d28:	695a      	ldr	r2, [r3, #20]
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	0f9b      	lsrs	r3, r3, #30
 8004d2e:	490b      	ldr	r1, [pc, #44]	@ (8004d5c <HAL_FDCAN_ActivateNotification+0xf0>)
 8004d30:	4313      	orrs	r3, r2
 8004d32:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8004d34:	2300      	movs	r3, #0
 8004d36:	e008      	b.n	8004d4a <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d3e:	f043 0202 	orr.w	r2, r3, #2
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
  }
}
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	371c      	adds	r7, #28
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d54:	4770      	bx	lr
 8004d56:	bf00      	nop
 8004d58:	3fcfffff 	.word	0x3fcfffff
 8004d5c:	4000a800 	.word	0x4000a800

08004d60 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b096      	sub	sp, #88	@ 0x58
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8004d68:	4b9a      	ldr	r3, [pc, #616]	@ (8004fd4 <HAL_FDCAN_IRQHandler+0x274>)
 8004d6a:	691b      	ldr	r3, [r3, #16]
 8004d6c:	079b      	lsls	r3, r3, #30
 8004d6e:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8004d70:	4b98      	ldr	r3, [pc, #608]	@ (8004fd4 <HAL_FDCAN_IRQHandler+0x274>)
 8004d72:	695b      	ldr	r3, [r3, #20]
 8004d74:	079b      	lsls	r3, r3, #30
 8004d76:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004d78:	4013      	ands	r3, r2
 8004d7a:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d82:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8004d86:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d8e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004d90:	4013      	ands	r3, r2
 8004d92:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d9a:	f003 030f 	and.w	r3, r3, #15
 8004d9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004da6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004da8:	4013      	ands	r3, r2
 8004daa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004db2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004db6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dbe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004dc0:	4013      	ands	r3, r2
 8004dc2:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004dca:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 8004dce:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dd6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004dd8:	4013      	ands	r3, r2
 8004dda:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004de2:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 8004de6:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004df0:	4013      	ands	r3, r2
 8004df2:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e02:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8004e04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e06:	0a1b      	lsrs	r3, r3, #8
 8004e08:	f003 0301 	and.w	r3, r3, #1
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d010      	beq.n	8004e32 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8004e10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e12:	0a1b      	lsrs	r3, r3, #8
 8004e14:	f003 0301 	and.w	r3, r3, #1
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d00a      	beq.n	8004e32 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004e24:	651a      	str	r2, [r3, #80]	@ 0x50
 8004e26:	4b6b      	ldr	r3, [pc, #428]	@ (8004fd4 <HAL_FDCAN_IRQHandler+0x274>)
 8004e28:	2200      	movs	r2, #0
 8004e2a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8004e2c:	6878      	ldr	r0, [r7, #4]
 8004e2e:	f000 fa54 	bl	80052da <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8004e32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e34:	0a9b      	lsrs	r3, r3, #10
 8004e36:	f003 0301 	and.w	r3, r3, #1
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d01d      	beq.n	8004e7a <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8004e3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e40:	0a9b      	lsrs	r3, r3, #10
 8004e42:	f003 0301 	and.w	r3, r3, #1
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d017      	beq.n	8004e7a <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004e52:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004e5c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004e5e:	4013      	ands	r3, r2
 8004e60:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004e6a:	651a      	str	r2, [r3, #80]	@ 0x50
 8004e6c:	4b59      	ldr	r3, [pc, #356]	@ (8004fd4 <HAL_FDCAN_IRQHandler+0x274>)
 8004e6e:	2200      	movs	r2, #0
 8004e70:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8004e72:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004e74:	6878      	ldr	r0, [r7, #4]
 8004e76:	f000 fa07 	bl	8005288 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 8004e7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d00d      	beq.n	8004e9c <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004e86:	4b54      	ldr	r3, [pc, #336]	@ (8004fd8 <HAL_FDCAN_IRQHandler+0x278>)
 8004e88:	400b      	ands	r3, r1
 8004e8a:	6513      	str	r3, [r2, #80]	@ 0x50
 8004e8c:	4a51      	ldr	r2, [pc, #324]	@ (8004fd4 <HAL_FDCAN_IRQHandler+0x274>)
 8004e8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e90:	0f9b      	lsrs	r3, r3, #30
 8004e92:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8004e94:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f000 f9c0 	bl	800521c <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8004e9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d00d      	beq.n	8004ebe <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004ea8:	4b4b      	ldr	r3, [pc, #300]	@ (8004fd8 <HAL_FDCAN_IRQHandler+0x278>)
 8004eaa:	400b      	ands	r3, r1
 8004eac:	6513      	str	r3, [r2, #80]	@ 0x50
 8004eae:	4a49      	ldr	r2, [pc, #292]	@ (8004fd4 <HAL_FDCAN_IRQHandler+0x274>)
 8004eb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004eb2:	0f9b      	lsrs	r3, r3, #30
 8004eb4:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8004eb6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004eb8:	6878      	ldr	r0, [r7, #4]
 8004eba:	f000 f9ba 	bl	8005232 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8004ebe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d00d      	beq.n	8004ee0 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004eca:	4b43      	ldr	r3, [pc, #268]	@ (8004fd8 <HAL_FDCAN_IRQHandler+0x278>)
 8004ecc:	400b      	ands	r3, r1
 8004ece:	6513      	str	r3, [r2, #80]	@ 0x50
 8004ed0:	4a40      	ldr	r2, [pc, #256]	@ (8004fd4 <HAL_FDCAN_IRQHandler+0x274>)
 8004ed2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ed4:	0f9b      	lsrs	r3, r3, #30
 8004ed6:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8004ed8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	f7fc fce2 	bl	80018a4 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8004ee0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d00d      	beq.n	8004f02 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004eec:	4b3a      	ldr	r3, [pc, #232]	@ (8004fd8 <HAL_FDCAN_IRQHandler+0x278>)
 8004eee:	400b      	ands	r3, r1
 8004ef0:	6513      	str	r3, [r2, #80]	@ 0x50
 8004ef2:	4a38      	ldr	r2, [pc, #224]	@ (8004fd4 <HAL_FDCAN_IRQHandler+0x274>)
 8004ef4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ef6:	0f9b      	lsrs	r3, r3, #30
 8004ef8:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8004efa:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004efc:	6878      	ldr	r0, [r7, #4]
 8004efe:	f000 f9a3 	bl	8005248 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8004f02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f04:	0adb      	lsrs	r3, r3, #11
 8004f06:	f003 0301 	and.w	r3, r3, #1
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d010      	beq.n	8004f30 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8004f0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f10:	0adb      	lsrs	r3, r3, #11
 8004f12:	f003 0301 	and.w	r3, r3, #1
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d00a      	beq.n	8004f30 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004f22:	651a      	str	r2, [r3, #80]	@ 0x50
 8004f24:	4b2b      	ldr	r3, [pc, #172]	@ (8004fd4 <HAL_FDCAN_IRQHandler+0x274>)
 8004f26:	2200      	movs	r2, #0
 8004f28:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f000 f997 	bl	800525e <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8004f30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f32:	0a5b      	lsrs	r3, r3, #9
 8004f34:	f003 0301 	and.w	r3, r3, #1
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d01d      	beq.n	8004f78 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8004f3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f3e:	0a5b      	lsrs	r3, r3, #9
 8004f40:	f003 0301 	and.w	r3, r3, #1
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d017      	beq.n	8004f78 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004f50:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f5c:	4013      	ands	r3, r2
 8004f5e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004f68:	651a      	str	r2, [r3, #80]	@ 0x50
 8004f6a:	4b1a      	ldr	r3, [pc, #104]	@ (8004fd4 <HAL_FDCAN_IRQHandler+0x274>)
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8004f70:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f000 f97d 	bl	8005272 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8004f78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f7a:	0cdb      	lsrs	r3, r3, #19
 8004f7c:	f003 0301 	and.w	r3, r3, #1
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d010      	beq.n	8004fa6 <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8004f84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f86:	0cdb      	lsrs	r3, r3, #19
 8004f88:	f003 0301 	and.w	r3, r3, #1
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d00a      	beq.n	8004fa6 <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8004f98:	651a      	str	r2, [r3, #80]	@ 0x50
 8004f9a:	4b0e      	ldr	r3, [pc, #56]	@ (8004fd4 <HAL_FDCAN_IRQHandler+0x274>)
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8004fa0:	6878      	ldr	r0, [r7, #4]
 8004fa2:	f000 f97c 	bl	800529e <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8004fa6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004fa8:	0c1b      	lsrs	r3, r3, #16
 8004faa:	f003 0301 	and.w	r3, r3, #1
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d016      	beq.n	8004fe0 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8004fb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fb4:	0c1b      	lsrs	r3, r3, #16
 8004fb6:	f003 0301 	and.w	r3, r3, #1
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d010      	beq.n	8004fe0 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004fc6:	651a      	str	r2, [r3, #80]	@ 0x50
 8004fc8:	4b02      	ldr	r3, [pc, #8]	@ (8004fd4 <HAL_FDCAN_IRQHandler+0x274>)
 8004fca:	2200      	movs	r2, #0
 8004fcc:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	e004      	b.n	8004fdc <HAL_FDCAN_IRQHandler+0x27c>
 8004fd2:	bf00      	nop
 8004fd4:	4000a800 	.word	0x4000a800
 8004fd8:	3fcfffff 	.word	0x3fcfffff
 8004fdc:	f000 f969 	bl	80052b2 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8004fe0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004fe2:	0c9b      	lsrs	r3, r3, #18
 8004fe4:	f003 0301 	and.w	r3, r3, #1
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d010      	beq.n	800500e <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8004fec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fee:	0c9b      	lsrs	r3, r3, #18
 8004ff0:	f003 0301 	and.w	r3, r3, #1
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d00a      	beq.n	800500e <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005000:	651a      	str	r2, [r3, #80]	@ 0x50
 8005002:	4b83      	ldr	r3, [pc, #524]	@ (8005210 <HAL_FDCAN_IRQHandler+0x4b0>)
 8005004:	2200      	movs	r2, #0
 8005006:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8005008:	6878      	ldr	r0, [r7, #4]
 800500a:	f000 f95c 	bl	80052c6 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800500e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005010:	0c5b      	lsrs	r3, r3, #17
 8005012:	f003 0301 	and.w	r3, r3, #1
 8005016:	2b00      	cmp	r3, #0
 8005018:	d015      	beq.n	8005046 <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800501a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800501c:	0c5b      	lsrs	r3, r3, #17
 800501e:	f003 0301 	and.w	r3, r3, #1
 8005022:	2b00      	cmp	r3, #0
 8005024:	d00f      	beq.n	8005046 <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800502e:	651a      	str	r2, [r3, #80]	@ 0x50
 8005030:	4b77      	ldr	r3, [pc, #476]	@ (8005210 <HAL_FDCAN_IRQHandler+0x4b0>)
 8005032:	2200      	movs	r2, #0
 8005034:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800503c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8005046:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005048:	2b00      	cmp	r3, #0
 800504a:	d00d      	beq.n	8005068 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681a      	ldr	r2, [r3, #0]
 8005050:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005052:	4b70      	ldr	r3, [pc, #448]	@ (8005214 <HAL_FDCAN_IRQHandler+0x4b4>)
 8005054:	400b      	ands	r3, r1
 8005056:	6513      	str	r3, [r2, #80]	@ 0x50
 8005058:	4a6d      	ldr	r2, [pc, #436]	@ (8005210 <HAL_FDCAN_IRQHandler+0x4b0>)
 800505a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800505c:	0f9b      	lsrs	r3, r3, #30
 800505e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8005060:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f000 f94d 	bl	8005302 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8005068:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800506a:	2b00      	cmp	r3, #0
 800506c:	d011      	beq.n	8005092 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005074:	4b67      	ldr	r3, [pc, #412]	@ (8005214 <HAL_FDCAN_IRQHandler+0x4b4>)
 8005076:	400b      	ands	r3, r1
 8005078:	6513      	str	r3, [r2, #80]	@ 0x50
 800507a:	4a65      	ldr	r2, [pc, #404]	@ (8005210 <HAL_FDCAN_IRQHandler+0x4b0>)
 800507c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800507e:	0f9b      	lsrs	r3, r3, #30
 8005080:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8005088:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800508a:	431a      	orrs	r2, r3
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4a60      	ldr	r2, [pc, #384]	@ (8005218 <HAL_FDCAN_IRQHandler+0x4b8>)
 8005098:	4293      	cmp	r3, r2
 800509a:	f040 80ac 	bne.w	80051f6 <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	f003 0303 	and.w	r3, r3, #3
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	f000 80a4 	beq.w	80051f6 <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	6a1b      	ldr	r3, [r3, #32]
 80050b4:	f003 030f 	and.w	r3, r3, #15
 80050b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050c2:	4013      	ands	r3, r2
 80050c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	6a1b      	ldr	r3, [r3, #32]
 80050cc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80050d0:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80050da:	4013      	ands	r3, r2
 80050dc:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	6a1b      	ldr	r3, [r3, #32]
 80050e4:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80050e8:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050f2:	4013      	ands	r3, r2
 80050f4:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	6a1b      	ldr	r3, [r3, #32]
 80050fc:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8005100:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005108:	6a3a      	ldr	r2, [r7, #32]
 800510a:	4013      	ands	r3, r2
 800510c:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	685b      	ldr	r3, [r3, #4]
 8005112:	6a1b      	ldr	r3, [r3, #32]
 8005114:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8005118:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005120:	69fa      	ldr	r2, [r7, #28]
 8005122:	4013      	ands	r3, r2
 8005124:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800512c:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	6a1b      	ldr	r3, [r3, #32]
 8005134:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8005136:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005138:	2b00      	cmp	r3, #0
 800513a:	d007      	beq.n	800514c <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005142:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8005144:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f000 f8e6 	bl	8005318 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 800514c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800514e:	2b00      	cmp	r3, #0
 8005150:	d007      	beq.n	8005162 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005158:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 800515a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	f000 f8e6 	bl	800532e <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8005162:	69bb      	ldr	r3, [r7, #24]
 8005164:	099b      	lsrs	r3, r3, #6
 8005166:	f003 0301 	and.w	r3, r3, #1
 800516a:	2b00      	cmp	r3, #0
 800516c:	d01a      	beq.n	80051a4 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	099b      	lsrs	r3, r3, #6
 8005172:	f003 0301 	and.w	r3, r3, #1
 8005176:	2b00      	cmp	r3, #0
 8005178:	d014      	beq.n	80051a4 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005180:	0c1b      	lsrs	r3, r3, #16
 8005182:	b29b      	uxth	r3, r3
 8005184:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800518c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005190:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	2240      	movs	r2, #64	@ 0x40
 8005198:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 800519a:	68fa      	ldr	r2, [r7, #12]
 800519c:	6939      	ldr	r1, [r7, #16]
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f000 f8d0 	bl	8005344 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 80051a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d007      	beq.n	80051ba <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051b0:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 80051b2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80051b4:	6878      	ldr	r0, [r7, #4]
 80051b6:	f000 f8d1 	bl	800535c <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 80051ba:	6a3b      	ldr	r3, [r7, #32]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d00b      	beq.n	80051d8 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	6a3a      	ldr	r2, [r7, #32]
 80051c6:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80051ce:	6a3b      	ldr	r3, [r7, #32]
 80051d0:	431a      	orrs	r2, r3
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 80051d8:	69fb      	ldr	r3, [r7, #28]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d00b      	beq.n	80051f6 <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	69fa      	ldr	r2, [r7, #28]
 80051e4:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80051ec:	69fb      	ldr	r3, [r7, #28]
 80051ee:	431a      	orrs	r2, r3
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d002      	beq.n	8005206 <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005200:	6878      	ldr	r0, [r7, #4]
 8005202:	f000 f874 	bl	80052ee <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8005206:	bf00      	nop
 8005208:	3758      	adds	r7, #88	@ 0x58
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}
 800520e:	bf00      	nop
 8005210:	4000a800 	.word	0x4000a800
 8005214:	3fcfffff 	.word	0x3fcfffff
 8005218:	4000a000 	.word	0x4000a000

0800521c <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 800521c:	b480      	push	{r7}
 800521e:	b083      	sub	sp, #12
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
 8005224:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8005226:	bf00      	nop
 8005228:	370c      	adds	r7, #12
 800522a:	46bd      	mov	sp, r7
 800522c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005230:	4770      	bx	lr

08005232 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8005232:	b480      	push	{r7}
 8005234:	b083      	sub	sp, #12
 8005236:	af00      	add	r7, sp, #0
 8005238:	6078      	str	r0, [r7, #4]
 800523a:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 800523c:	bf00      	nop
 800523e:	370c      	adds	r7, #12
 8005240:	46bd      	mov	sp, r7
 8005242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005246:	4770      	bx	lr

08005248 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8005248:	b480      	push	{r7}
 800524a:	b083      	sub	sp, #12
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
 8005250:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8005252:	bf00      	nop
 8005254:	370c      	adds	r7, #12
 8005256:	46bd      	mov	sp, r7
 8005258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525c:	4770      	bx	lr

0800525e <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800525e:	b480      	push	{r7}
 8005260:	b083      	sub	sp, #12
 8005262:	af00      	add	r7, sp, #0
 8005264:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8005266:	bf00      	nop
 8005268:	370c      	adds	r7, #12
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr

08005272 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005272:	b480      	push	{r7}
 8005274:	b083      	sub	sp, #12
 8005276:	af00      	add	r7, sp, #0
 8005278:	6078      	str	r0, [r7, #4]
 800527a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800527c:	bf00      	nop
 800527e:	370c      	adds	r7, #12
 8005280:	46bd      	mov	sp, r7
 8005282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005286:	4770      	bx	lr

08005288 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005288:	b480      	push	{r7}
 800528a:	b083      	sub	sp, #12
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
 8005290:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005292:	bf00      	nop
 8005294:	370c      	adds	r7, #12
 8005296:	46bd      	mov	sp, r7
 8005298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529c:	4770      	bx	lr

0800529e <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800529e:	b480      	push	{r7}
 80052a0:	b083      	sub	sp, #12
 80052a2:	af00      	add	r7, sp, #0
 80052a4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 80052a6:	bf00      	nop
 80052a8:	370c      	adds	r7, #12
 80052aa:	46bd      	mov	sp, r7
 80052ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b0:	4770      	bx	lr

080052b2 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80052b2:	b480      	push	{r7}
 80052b4:	b083      	sub	sp, #12
 80052b6:	af00      	add	r7, sp, #0
 80052b8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80052ba:	bf00      	nop
 80052bc:	370c      	adds	r7, #12
 80052be:	46bd      	mov	sp, r7
 80052c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c4:	4770      	bx	lr

080052c6 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80052c6:	b480      	push	{r7}
 80052c8:	b083      	sub	sp, #12
 80052ca:	af00      	add	r7, sp, #0
 80052cc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80052ce:	bf00      	nop
 80052d0:	370c      	adds	r7, #12
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr

080052da <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80052da:	b480      	push	{r7}
 80052dc:	b083      	sub	sp, #12
 80052de:	af00      	add	r7, sp, #0
 80052e0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80052e2:	bf00      	nop
 80052e4:	370c      	adds	r7, #12
 80052e6:	46bd      	mov	sp, r7
 80052e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ec:	4770      	bx	lr

080052ee <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80052ee:	b480      	push	{r7}
 80052f0:	b083      	sub	sp, #12
 80052f2:	af00      	add	r7, sp, #0
 80052f4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80052f6:	bf00      	nop
 80052f8:	370c      	adds	r7, #12
 80052fa:	46bd      	mov	sp, r7
 80052fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005300:	4770      	bx	lr

08005302 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8005302:	b480      	push	{r7}
 8005304:	b083      	sub	sp, #12
 8005306:	af00      	add	r7, sp, #0
 8005308:	6078      	str	r0, [r7, #4]
 800530a:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 800530c:	bf00      	nop
 800530e:	370c      	adds	r7, #12
 8005310:	46bd      	mov	sp, r7
 8005312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005316:	4770      	bx	lr

08005318 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8005318:	b480      	push	{r7}
 800531a:	b083      	sub	sp, #12
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
 8005320:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8005322:	bf00      	nop
 8005324:	370c      	adds	r7, #12
 8005326:	46bd      	mov	sp, r7
 8005328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532c:	4770      	bx	lr

0800532e <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 800532e:	b480      	push	{r7}
 8005330:	b083      	sub	sp, #12
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]
 8005336:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8005338:	bf00      	nop
 800533a:	370c      	adds	r7, #12
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr

08005344 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8005344:	b480      	push	{r7}
 8005346:	b085      	sub	sp, #20
 8005348:	af00      	add	r7, sp, #0
 800534a:	60f8      	str	r0, [r7, #12]
 800534c:	60b9      	str	r1, [r7, #8]
 800534e:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8005350:	bf00      	nop
 8005352:	3714      	adds	r7, #20
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr

0800535c <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 800535c:	b480      	push	{r7}
 800535e:	b083      	sub	sp, #12
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
 8005364:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8005366:	bf00      	nop
 8005368:	370c      	adds	r7, #12
 800536a:	46bd      	mov	sp, r7
 800536c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005370:	4770      	bx	lr
	...

08005374 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005374:	b480      	push	{r7}
 8005376:	b085      	sub	sp, #20
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005380:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800538a:	4ba7      	ldr	r3, [pc, #668]	@ (8005628 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800538c:	4013      	ands	r3, r2
 800538e:	68ba      	ldr	r2, [r7, #8]
 8005390:	0091      	lsls	r1, r2, #2
 8005392:	687a      	ldr	r2, [r7, #4]
 8005394:	6812      	ldr	r2, [r2, #0]
 8005396:	430b      	orrs	r3, r1
 8005398:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053a4:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053ac:	041a      	lsls	r2, r3, #16
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	430a      	orrs	r2, r1
 80053b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053bc:	68ba      	ldr	r2, [r7, #8]
 80053be:	4413      	add	r3, r2
 80053c0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80053ca:	4b97      	ldr	r3, [pc, #604]	@ (8005628 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80053cc:	4013      	ands	r3, r2
 80053ce:	68ba      	ldr	r2, [r7, #8]
 80053d0:	0091      	lsls	r1, r2, #2
 80053d2:	687a      	ldr	r2, [r7, #4]
 80053d4:	6812      	ldr	r2, [r2, #0]
 80053d6:	430b      	orrs	r3, r1
 80053d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053e4:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053ec:	041a      	lsls	r2, r3, #16
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	430a      	orrs	r2, r1
 80053f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053fc:	005b      	lsls	r3, r3, #1
 80053fe:	68ba      	ldr	r2, [r7, #8]
 8005400:	4413      	add	r3, r2
 8005402:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800540c:	4b86      	ldr	r3, [pc, #536]	@ (8005628 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800540e:	4013      	ands	r3, r2
 8005410:	68ba      	ldr	r2, [r7, #8]
 8005412:	0091      	lsls	r1, r2, #2
 8005414:	687a      	ldr	r2, [r7, #4]
 8005416:	6812      	ldr	r2, [r2, #0]
 8005418:	430b      	orrs	r3, r1
 800541a:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005426:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800542e:	041a      	lsls	r2, r3, #16
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	430a      	orrs	r2, r1
 8005436:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800543e:	687a      	ldr	r2, [r7, #4]
 8005440:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005442:	fb02 f303 	mul.w	r3, r2, r3
 8005446:	68ba      	ldr	r2, [r7, #8]
 8005448:	4413      	add	r3, r2
 800544a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005454:	4b74      	ldr	r3, [pc, #464]	@ (8005628 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005456:	4013      	ands	r3, r2
 8005458:	68ba      	ldr	r2, [r7, #8]
 800545a:	0091      	lsls	r1, r2, #2
 800545c:	687a      	ldr	r2, [r7, #4]
 800545e:	6812      	ldr	r2, [r2, #0]
 8005460:	430b      	orrs	r3, r1
 8005462:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800546e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005476:	041a      	lsls	r2, r3, #16
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	430a      	orrs	r2, r1
 800547e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005486:	687a      	ldr	r2, [r7, #4]
 8005488:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800548a:	fb02 f303 	mul.w	r3, r2, r3
 800548e:	68ba      	ldr	r2, [r7, #8]
 8005490:	4413      	add	r3, r2
 8005492:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 800549c:	4b62      	ldr	r3, [pc, #392]	@ (8005628 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800549e:	4013      	ands	r3, r2
 80054a0:	68ba      	ldr	r2, [r7, #8]
 80054a2:	0091      	lsls	r1, r2, #2
 80054a4:	687a      	ldr	r2, [r7, #4]
 80054a6:	6812      	ldr	r2, [r2, #0]
 80054a8:	430b      	orrs	r3, r1
 80054aa:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054b2:	687a      	ldr	r2, [r7, #4]
 80054b4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80054b6:	fb02 f303 	mul.w	r3, r2, r3
 80054ba:	68ba      	ldr	r2, [r7, #8]
 80054bc:	4413      	add	r3, r2
 80054be:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80054c8:	4b57      	ldr	r3, [pc, #348]	@ (8005628 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80054ca:	4013      	ands	r3, r2
 80054cc:	68ba      	ldr	r2, [r7, #8]
 80054ce:	0091      	lsls	r1, r2, #2
 80054d0:	687a      	ldr	r2, [r7, #4]
 80054d2:	6812      	ldr	r2, [r2, #0]
 80054d4:	430b      	orrs	r3, r1
 80054d6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80054e2:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054ea:	041a      	lsls	r2, r3, #16
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	430a      	orrs	r2, r1
 80054f2:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054fa:	005b      	lsls	r3, r3, #1
 80054fc:	68ba      	ldr	r2, [r7, #8]
 80054fe:	4413      	add	r3, r2
 8005500:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800550a:	4b47      	ldr	r3, [pc, #284]	@ (8005628 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800550c:	4013      	ands	r3, r2
 800550e:	68ba      	ldr	r2, [r7, #8]
 8005510:	0091      	lsls	r1, r2, #2
 8005512:	687a      	ldr	r2, [r7, #4]
 8005514:	6812      	ldr	r2, [r2, #0]
 8005516:	430b      	orrs	r3, r1
 8005518:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005524:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800552c:	041a      	lsls	r2, r3, #16
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	430a      	orrs	r2, r1
 8005534:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005540:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005548:	061a      	lsls	r2, r3, #24
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	430a      	orrs	r2, r1
 8005550:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005558:	4b34      	ldr	r3, [pc, #208]	@ (800562c <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800555a:	4413      	add	r3, r2
 800555c:	009a      	lsls	r2, r3, #2
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800556a:	009b      	lsls	r3, r3, #2
 800556c:	441a      	add	r2, r3
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800557a:	00db      	lsls	r3, r3, #3
 800557c:	441a      	add	r2, r3
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800558a:	6879      	ldr	r1, [r7, #4]
 800558c:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800558e:	fb01 f303 	mul.w	r3, r1, r3
 8005592:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005594:	441a      	add	r2, r3
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055a2:	6879      	ldr	r1, [r7, #4]
 80055a4:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 80055a6:	fb01 f303 	mul.w	r3, r1, r3
 80055aa:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80055ac:	441a      	add	r2, r3
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055ba:	6879      	ldr	r1, [r7, #4]
 80055bc:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 80055be:	fb01 f303 	mul.w	r3, r1, r3
 80055c2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80055c4:	441a      	add	r2, r3
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055d6:	00db      	lsls	r3, r3, #3
 80055d8:	441a      	add	r2, r3
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055ea:	6879      	ldr	r1, [r7, #4]
 80055ec:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80055ee:	fb01 f303 	mul.w	r3, r1, r3
 80055f2:	009b      	lsls	r3, r3, #2
 80055f4:	441a      	add	r2, r3
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005606:	6879      	ldr	r1, [r7, #4]
 8005608:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800560a:	fb01 f303 	mul.w	r3, r1, r3
 800560e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8005610:	441a      	add	r2, r3
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800561e:	4a04      	ldr	r2, [pc, #16]	@ (8005630 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d915      	bls.n	8005650 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8005624:	e006      	b.n	8005634 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8005626:	bf00      	nop
 8005628:	ffff0003 	.word	0xffff0003
 800562c:	10002b00 	.word	0x10002b00
 8005630:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800563a:	f043 0220 	orr.w	r2, r3, #32
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2203      	movs	r2, #3
 8005648:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 800564c:	2301      	movs	r3, #1
 800564e:	e010      	b.n	8005672 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005654:	60fb      	str	r3, [r7, #12]
 8005656:	e005      	b.n	8005664 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2200      	movs	r2, #0
 800565c:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	3304      	adds	r3, #4
 8005662:	60fb      	str	r3, [r7, #12]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800566a:	68fa      	ldr	r2, [r7, #12]
 800566c:	429a      	cmp	r2, r3
 800566e:	d3f3      	bcc.n	8005658 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8005670:	2300      	movs	r3, #0
}
 8005672:	4618      	mov	r0, r3
 8005674:	3714      	adds	r7, #20
 8005676:	46bd      	mov	sp, r7
 8005678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567c:	4770      	bx	lr
 800567e:	bf00      	nop

08005680 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8005680:	b480      	push	{r7}
 8005682:	b089      	sub	sp, #36	@ 0x24
 8005684:	af00      	add	r7, sp, #0
 8005686:	60f8      	str	r0, [r7, #12]
 8005688:	60b9      	str	r1, [r7, #8]
 800568a:	607a      	str	r2, [r7, #4]
 800568c:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d10a      	bne.n	80056ac <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800569e:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80056a6:	4313      	orrs	r3, r2
 80056a8:	61fb      	str	r3, [r7, #28]
 80056aa:	e00a      	b.n	80056c2 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80056b4:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80056ba:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80056bc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80056c0:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	6a1b      	ldr	r3, [r3, #32]
 80056c6:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80056cc:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80056d2:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80056d8:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	68db      	ldr	r3, [r3, #12]
 80056de:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80056e0:	4313      	orrs	r3, r2
 80056e2:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80056ee:	6839      	ldr	r1, [r7, #0]
 80056f0:	fb01 f303 	mul.w	r3, r1, r3
 80056f4:	009b      	lsls	r3, r3, #2
 80056f6:	4413      	add	r3, r2
 80056f8:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80056fa:	69bb      	ldr	r3, [r7, #24]
 80056fc:	69fa      	ldr	r2, [r7, #28]
 80056fe:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005700:	69bb      	ldr	r3, [r7, #24]
 8005702:	3304      	adds	r3, #4
 8005704:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8005706:	69bb      	ldr	r3, [r7, #24]
 8005708:	693a      	ldr	r2, [r7, #16]
 800570a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800570c:	69bb      	ldr	r3, [r7, #24]
 800570e:	3304      	adds	r3, #4
 8005710:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005712:	2300      	movs	r3, #0
 8005714:	617b      	str	r3, [r7, #20]
 8005716:	e020      	b.n	800575a <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	3303      	adds	r3, #3
 800571c:	687a      	ldr	r2, [r7, #4]
 800571e:	4413      	add	r3, r2
 8005720:	781b      	ldrb	r3, [r3, #0]
 8005722:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	3302      	adds	r3, #2
 8005728:	6879      	ldr	r1, [r7, #4]
 800572a:	440b      	add	r3, r1
 800572c:	781b      	ldrb	r3, [r3, #0]
 800572e:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005730:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	3301      	adds	r3, #1
 8005736:	6879      	ldr	r1, [r7, #4]
 8005738:	440b      	add	r3, r1
 800573a:	781b      	ldrb	r3, [r3, #0]
 800573c:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800573e:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8005740:	6879      	ldr	r1, [r7, #4]
 8005742:	697a      	ldr	r2, [r7, #20]
 8005744:	440a      	add	r2, r1
 8005746:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005748:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800574a:	69bb      	ldr	r3, [r7, #24]
 800574c:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800574e:	69bb      	ldr	r3, [r7, #24]
 8005750:	3304      	adds	r3, #4
 8005752:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	3304      	adds	r3, #4
 8005758:	617b      	str	r3, [r7, #20]
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	68db      	ldr	r3, [r3, #12]
 800575e:	4a06      	ldr	r2, [pc, #24]	@ (8005778 <FDCAN_CopyMessageToRAM+0xf8>)
 8005760:	5cd3      	ldrb	r3, [r2, r3]
 8005762:	461a      	mov	r2, r3
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	4293      	cmp	r3, r2
 8005768:	d3d6      	bcc.n	8005718 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 800576a:	bf00      	nop
 800576c:	bf00      	nop
 800576e:	3724      	adds	r7, #36	@ 0x24
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr
 8005778:	08011de8 	.word	0x08011de8

0800577c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800577c:	b480      	push	{r7}
 800577e:	b089      	sub	sp, #36	@ 0x24
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
 8005784:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005786:	2300      	movs	r3, #0
 8005788:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800578a:	4b86      	ldr	r3, [pc, #536]	@ (80059a4 <HAL_GPIO_Init+0x228>)
 800578c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800578e:	e18c      	b.n	8005aaa <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	681a      	ldr	r2, [r3, #0]
 8005794:	2101      	movs	r1, #1
 8005796:	69fb      	ldr	r3, [r7, #28]
 8005798:	fa01 f303 	lsl.w	r3, r1, r3
 800579c:	4013      	ands	r3, r2
 800579e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	f000 817e 	beq.w	8005aa4 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	f003 0303 	and.w	r3, r3, #3
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d005      	beq.n	80057c0 <HAL_GPIO_Init+0x44>
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	f003 0303 	and.w	r3, r3, #3
 80057bc:	2b02      	cmp	r3, #2
 80057be:	d130      	bne.n	8005822 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80057c6:	69fb      	ldr	r3, [r7, #28]
 80057c8:	005b      	lsls	r3, r3, #1
 80057ca:	2203      	movs	r2, #3
 80057cc:	fa02 f303 	lsl.w	r3, r2, r3
 80057d0:	43db      	mvns	r3, r3
 80057d2:	69ba      	ldr	r2, [r7, #24]
 80057d4:	4013      	ands	r3, r2
 80057d6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	68da      	ldr	r2, [r3, #12]
 80057dc:	69fb      	ldr	r3, [r7, #28]
 80057de:	005b      	lsls	r3, r3, #1
 80057e0:	fa02 f303 	lsl.w	r3, r2, r3
 80057e4:	69ba      	ldr	r2, [r7, #24]
 80057e6:	4313      	orrs	r3, r2
 80057e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	69ba      	ldr	r2, [r7, #24]
 80057ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80057f6:	2201      	movs	r2, #1
 80057f8:	69fb      	ldr	r3, [r7, #28]
 80057fa:	fa02 f303 	lsl.w	r3, r2, r3
 80057fe:	43db      	mvns	r3, r3
 8005800:	69ba      	ldr	r2, [r7, #24]
 8005802:	4013      	ands	r3, r2
 8005804:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	091b      	lsrs	r3, r3, #4
 800580c:	f003 0201 	and.w	r2, r3, #1
 8005810:	69fb      	ldr	r3, [r7, #28]
 8005812:	fa02 f303 	lsl.w	r3, r2, r3
 8005816:	69ba      	ldr	r2, [r7, #24]
 8005818:	4313      	orrs	r3, r2
 800581a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	69ba      	ldr	r2, [r7, #24]
 8005820:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	f003 0303 	and.w	r3, r3, #3
 800582a:	2b03      	cmp	r3, #3
 800582c:	d017      	beq.n	800585e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	68db      	ldr	r3, [r3, #12]
 8005832:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005834:	69fb      	ldr	r3, [r7, #28]
 8005836:	005b      	lsls	r3, r3, #1
 8005838:	2203      	movs	r2, #3
 800583a:	fa02 f303 	lsl.w	r3, r2, r3
 800583e:	43db      	mvns	r3, r3
 8005840:	69ba      	ldr	r2, [r7, #24]
 8005842:	4013      	ands	r3, r2
 8005844:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	689a      	ldr	r2, [r3, #8]
 800584a:	69fb      	ldr	r3, [r7, #28]
 800584c:	005b      	lsls	r3, r3, #1
 800584e:	fa02 f303 	lsl.w	r3, r2, r3
 8005852:	69ba      	ldr	r2, [r7, #24]
 8005854:	4313      	orrs	r3, r2
 8005856:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	69ba      	ldr	r2, [r7, #24]
 800585c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	685b      	ldr	r3, [r3, #4]
 8005862:	f003 0303 	and.w	r3, r3, #3
 8005866:	2b02      	cmp	r3, #2
 8005868:	d123      	bne.n	80058b2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800586a:	69fb      	ldr	r3, [r7, #28]
 800586c:	08da      	lsrs	r2, r3, #3
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	3208      	adds	r2, #8
 8005872:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005876:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005878:	69fb      	ldr	r3, [r7, #28]
 800587a:	f003 0307 	and.w	r3, r3, #7
 800587e:	009b      	lsls	r3, r3, #2
 8005880:	220f      	movs	r2, #15
 8005882:	fa02 f303 	lsl.w	r3, r2, r3
 8005886:	43db      	mvns	r3, r3
 8005888:	69ba      	ldr	r2, [r7, #24]
 800588a:	4013      	ands	r3, r2
 800588c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	691a      	ldr	r2, [r3, #16]
 8005892:	69fb      	ldr	r3, [r7, #28]
 8005894:	f003 0307 	and.w	r3, r3, #7
 8005898:	009b      	lsls	r3, r3, #2
 800589a:	fa02 f303 	lsl.w	r3, r2, r3
 800589e:	69ba      	ldr	r2, [r7, #24]
 80058a0:	4313      	orrs	r3, r2
 80058a2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80058a4:	69fb      	ldr	r3, [r7, #28]
 80058a6:	08da      	lsrs	r2, r3, #3
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	3208      	adds	r2, #8
 80058ac:	69b9      	ldr	r1, [r7, #24]
 80058ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80058b8:	69fb      	ldr	r3, [r7, #28]
 80058ba:	005b      	lsls	r3, r3, #1
 80058bc:	2203      	movs	r2, #3
 80058be:	fa02 f303 	lsl.w	r3, r2, r3
 80058c2:	43db      	mvns	r3, r3
 80058c4:	69ba      	ldr	r2, [r7, #24]
 80058c6:	4013      	ands	r3, r2
 80058c8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	f003 0203 	and.w	r2, r3, #3
 80058d2:	69fb      	ldr	r3, [r7, #28]
 80058d4:	005b      	lsls	r3, r3, #1
 80058d6:	fa02 f303 	lsl.w	r3, r2, r3
 80058da:	69ba      	ldr	r2, [r7, #24]
 80058dc:	4313      	orrs	r3, r2
 80058de:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	69ba      	ldr	r2, [r7, #24]
 80058e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	f000 80d8 	beq.w	8005aa4 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80058f4:	4b2c      	ldr	r3, [pc, #176]	@ (80059a8 <HAL_GPIO_Init+0x22c>)
 80058f6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80058fa:	4a2b      	ldr	r2, [pc, #172]	@ (80059a8 <HAL_GPIO_Init+0x22c>)
 80058fc:	f043 0302 	orr.w	r3, r3, #2
 8005900:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005904:	4b28      	ldr	r3, [pc, #160]	@ (80059a8 <HAL_GPIO_Init+0x22c>)
 8005906:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800590a:	f003 0302 	and.w	r3, r3, #2
 800590e:	60fb      	str	r3, [r7, #12]
 8005910:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005912:	4a26      	ldr	r2, [pc, #152]	@ (80059ac <HAL_GPIO_Init+0x230>)
 8005914:	69fb      	ldr	r3, [r7, #28]
 8005916:	089b      	lsrs	r3, r3, #2
 8005918:	3302      	adds	r3, #2
 800591a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800591e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005920:	69fb      	ldr	r3, [r7, #28]
 8005922:	f003 0303 	and.w	r3, r3, #3
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	220f      	movs	r2, #15
 800592a:	fa02 f303 	lsl.w	r3, r2, r3
 800592e:	43db      	mvns	r3, r3
 8005930:	69ba      	ldr	r2, [r7, #24]
 8005932:	4013      	ands	r3, r2
 8005934:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	4a1d      	ldr	r2, [pc, #116]	@ (80059b0 <HAL_GPIO_Init+0x234>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d04a      	beq.n	80059d4 <HAL_GPIO_Init+0x258>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	4a1c      	ldr	r2, [pc, #112]	@ (80059b4 <HAL_GPIO_Init+0x238>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d02b      	beq.n	800599e <HAL_GPIO_Init+0x222>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	4a1b      	ldr	r2, [pc, #108]	@ (80059b8 <HAL_GPIO_Init+0x23c>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d025      	beq.n	800599a <HAL_GPIO_Init+0x21e>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	4a1a      	ldr	r2, [pc, #104]	@ (80059bc <HAL_GPIO_Init+0x240>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d01f      	beq.n	8005996 <HAL_GPIO_Init+0x21a>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	4a19      	ldr	r2, [pc, #100]	@ (80059c0 <HAL_GPIO_Init+0x244>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d019      	beq.n	8005992 <HAL_GPIO_Init+0x216>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	4a18      	ldr	r2, [pc, #96]	@ (80059c4 <HAL_GPIO_Init+0x248>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d013      	beq.n	800598e <HAL_GPIO_Init+0x212>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	4a17      	ldr	r2, [pc, #92]	@ (80059c8 <HAL_GPIO_Init+0x24c>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d00d      	beq.n	800598a <HAL_GPIO_Init+0x20e>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	4a16      	ldr	r2, [pc, #88]	@ (80059cc <HAL_GPIO_Init+0x250>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d007      	beq.n	8005986 <HAL_GPIO_Init+0x20a>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	4a15      	ldr	r2, [pc, #84]	@ (80059d0 <HAL_GPIO_Init+0x254>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d101      	bne.n	8005982 <HAL_GPIO_Init+0x206>
 800597e:	2309      	movs	r3, #9
 8005980:	e029      	b.n	80059d6 <HAL_GPIO_Init+0x25a>
 8005982:	230a      	movs	r3, #10
 8005984:	e027      	b.n	80059d6 <HAL_GPIO_Init+0x25a>
 8005986:	2307      	movs	r3, #7
 8005988:	e025      	b.n	80059d6 <HAL_GPIO_Init+0x25a>
 800598a:	2306      	movs	r3, #6
 800598c:	e023      	b.n	80059d6 <HAL_GPIO_Init+0x25a>
 800598e:	2305      	movs	r3, #5
 8005990:	e021      	b.n	80059d6 <HAL_GPIO_Init+0x25a>
 8005992:	2304      	movs	r3, #4
 8005994:	e01f      	b.n	80059d6 <HAL_GPIO_Init+0x25a>
 8005996:	2303      	movs	r3, #3
 8005998:	e01d      	b.n	80059d6 <HAL_GPIO_Init+0x25a>
 800599a:	2302      	movs	r3, #2
 800599c:	e01b      	b.n	80059d6 <HAL_GPIO_Init+0x25a>
 800599e:	2301      	movs	r3, #1
 80059a0:	e019      	b.n	80059d6 <HAL_GPIO_Init+0x25a>
 80059a2:	bf00      	nop
 80059a4:	58000080 	.word	0x58000080
 80059a8:	58024400 	.word	0x58024400
 80059ac:	58000400 	.word	0x58000400
 80059b0:	58020000 	.word	0x58020000
 80059b4:	58020400 	.word	0x58020400
 80059b8:	58020800 	.word	0x58020800
 80059bc:	58020c00 	.word	0x58020c00
 80059c0:	58021000 	.word	0x58021000
 80059c4:	58021400 	.word	0x58021400
 80059c8:	58021800 	.word	0x58021800
 80059cc:	58021c00 	.word	0x58021c00
 80059d0:	58022400 	.word	0x58022400
 80059d4:	2300      	movs	r3, #0
 80059d6:	69fa      	ldr	r2, [r7, #28]
 80059d8:	f002 0203 	and.w	r2, r2, #3
 80059dc:	0092      	lsls	r2, r2, #2
 80059de:	4093      	lsls	r3, r2
 80059e0:	69ba      	ldr	r2, [r7, #24]
 80059e2:	4313      	orrs	r3, r2
 80059e4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80059e6:	4938      	ldr	r1, [pc, #224]	@ (8005ac8 <HAL_GPIO_Init+0x34c>)
 80059e8:	69fb      	ldr	r3, [r7, #28]
 80059ea:	089b      	lsrs	r3, r3, #2
 80059ec:	3302      	adds	r3, #2
 80059ee:	69ba      	ldr	r2, [r7, #24]
 80059f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80059f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80059fc:	693b      	ldr	r3, [r7, #16]
 80059fe:	43db      	mvns	r3, r3
 8005a00:	69ba      	ldr	r2, [r7, #24]
 8005a02:	4013      	ands	r3, r2
 8005a04:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	685b      	ldr	r3, [r3, #4]
 8005a0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d003      	beq.n	8005a1a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8005a12:	69ba      	ldr	r2, [r7, #24]
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	4313      	orrs	r3, r2
 8005a18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005a1a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005a1e:	69bb      	ldr	r3, [r7, #24]
 8005a20:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005a22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005a2a:	693b      	ldr	r3, [r7, #16]
 8005a2c:	43db      	mvns	r3, r3
 8005a2e:	69ba      	ldr	r2, [r7, #24]
 8005a30:	4013      	ands	r3, r2
 8005a32:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d003      	beq.n	8005a48 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8005a40:	69ba      	ldr	r2, [r7, #24]
 8005a42:	693b      	ldr	r3, [r7, #16]
 8005a44:	4313      	orrs	r3, r2
 8005a46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005a48:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005a4c:	69bb      	ldr	r3, [r7, #24]
 8005a4e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005a50:	697b      	ldr	r3, [r7, #20]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	43db      	mvns	r3, r3
 8005a5a:	69ba      	ldr	r2, [r7, #24]
 8005a5c:	4013      	ands	r3, r2
 8005a5e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	685b      	ldr	r3, [r3, #4]
 8005a64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d003      	beq.n	8005a74 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8005a6c:	69ba      	ldr	r2, [r7, #24]
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	69ba      	ldr	r2, [r7, #24]
 8005a78:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	43db      	mvns	r3, r3
 8005a84:	69ba      	ldr	r2, [r7, #24]
 8005a86:	4013      	ands	r3, r2
 8005a88:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d003      	beq.n	8005a9e <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8005a96:	69ba      	ldr	r2, [r7, #24]
 8005a98:	693b      	ldr	r3, [r7, #16]
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	69ba      	ldr	r2, [r7, #24]
 8005aa2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005aa4:	69fb      	ldr	r3, [r7, #28]
 8005aa6:	3301      	adds	r3, #1
 8005aa8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	69fb      	ldr	r3, [r7, #28]
 8005ab0:	fa22 f303 	lsr.w	r3, r2, r3
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	f47f ae6b 	bne.w	8005790 <HAL_GPIO_Init+0x14>
  }
}
 8005aba:	bf00      	nop
 8005abc:	bf00      	nop
 8005abe:	3724      	adds	r7, #36	@ 0x24
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac6:	4770      	bx	lr
 8005ac8:	58000400 	.word	0x58000400

08005acc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b083      	sub	sp, #12
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	460b      	mov	r3, r1
 8005ad6:	807b      	strh	r3, [r7, #2]
 8005ad8:	4613      	mov	r3, r2
 8005ada:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005adc:	787b      	ldrb	r3, [r7, #1]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d003      	beq.n	8005aea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005ae2:	887a      	ldrh	r2, [r7, #2]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005ae8:	e003      	b.n	8005af2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005aea:	887b      	ldrh	r3, [r7, #2]
 8005aec:	041a      	lsls	r2, r3, #16
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	619a      	str	r2, [r3, #24]
}
 8005af2:	bf00      	nop
 8005af4:	370c      	adds	r7, #12
 8005af6:	46bd      	mov	sp, r7
 8005af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afc:	4770      	bx	lr
	...

08005b00 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b084      	sub	sp, #16
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005b08:	4b19      	ldr	r3, [pc, #100]	@ (8005b70 <HAL_PWREx_ConfigSupply+0x70>)
 8005b0a:	68db      	ldr	r3, [r3, #12]
 8005b0c:	f003 0304 	and.w	r3, r3, #4
 8005b10:	2b04      	cmp	r3, #4
 8005b12:	d00a      	beq.n	8005b2a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005b14:	4b16      	ldr	r3, [pc, #88]	@ (8005b70 <HAL_PWREx_ConfigSupply+0x70>)
 8005b16:	68db      	ldr	r3, [r3, #12]
 8005b18:	f003 0307 	and.w	r3, r3, #7
 8005b1c:	687a      	ldr	r2, [r7, #4]
 8005b1e:	429a      	cmp	r2, r3
 8005b20:	d001      	beq.n	8005b26 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	e01f      	b.n	8005b66 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005b26:	2300      	movs	r3, #0
 8005b28:	e01d      	b.n	8005b66 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005b2a:	4b11      	ldr	r3, [pc, #68]	@ (8005b70 <HAL_PWREx_ConfigSupply+0x70>)
 8005b2c:	68db      	ldr	r3, [r3, #12]
 8005b2e:	f023 0207 	bic.w	r2, r3, #7
 8005b32:	490f      	ldr	r1, [pc, #60]	@ (8005b70 <HAL_PWREx_ConfigSupply+0x70>)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	4313      	orrs	r3, r2
 8005b38:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005b3a:	f7fd fd7b 	bl	8003634 <HAL_GetTick>
 8005b3e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005b40:	e009      	b.n	8005b56 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005b42:	f7fd fd77 	bl	8003634 <HAL_GetTick>
 8005b46:	4602      	mov	r2, r0
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	1ad3      	subs	r3, r2, r3
 8005b4c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005b50:	d901      	bls.n	8005b56 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005b52:	2301      	movs	r3, #1
 8005b54:	e007      	b.n	8005b66 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005b56:	4b06      	ldr	r3, [pc, #24]	@ (8005b70 <HAL_PWREx_ConfigSupply+0x70>)
 8005b58:	685b      	ldr	r3, [r3, #4]
 8005b5a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b62:	d1ee      	bne.n	8005b42 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005b64:	2300      	movs	r3, #0
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	3710      	adds	r7, #16
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bd80      	pop	{r7, pc}
 8005b6e:	bf00      	nop
 8005b70:	58024800 	.word	0x58024800

08005b74 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b08c      	sub	sp, #48	@ 0x30
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d101      	bne.n	8005b86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005b82:	2301      	movs	r3, #1
 8005b84:	e3c8      	b.n	8006318 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f003 0301 	and.w	r3, r3, #1
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	f000 8087 	beq.w	8005ca2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005b94:	4b88      	ldr	r3, [pc, #544]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005b96:	691b      	ldr	r3, [r3, #16]
 8005b98:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005b9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005b9e:	4b86      	ldr	r3, [pc, #536]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005ba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005ba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ba6:	2b10      	cmp	r3, #16
 8005ba8:	d007      	beq.n	8005bba <HAL_RCC_OscConfig+0x46>
 8005baa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bac:	2b18      	cmp	r3, #24
 8005bae:	d110      	bne.n	8005bd2 <HAL_RCC_OscConfig+0x5e>
 8005bb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bb2:	f003 0303 	and.w	r3, r3, #3
 8005bb6:	2b02      	cmp	r3, #2
 8005bb8:	d10b      	bne.n	8005bd2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bba:	4b7f      	ldr	r3, [pc, #508]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d06c      	beq.n	8005ca0 <HAL_RCC_OscConfig+0x12c>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d168      	bne.n	8005ca0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e3a2      	b.n	8006318 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bda:	d106      	bne.n	8005bea <HAL_RCC_OscConfig+0x76>
 8005bdc:	4b76      	ldr	r3, [pc, #472]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a75      	ldr	r2, [pc, #468]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005be2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005be6:	6013      	str	r3, [r2, #0]
 8005be8:	e02e      	b.n	8005c48 <HAL_RCC_OscConfig+0xd4>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d10c      	bne.n	8005c0c <HAL_RCC_OscConfig+0x98>
 8005bf2:	4b71      	ldr	r3, [pc, #452]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4a70      	ldr	r2, [pc, #448]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005bf8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005bfc:	6013      	str	r3, [r2, #0]
 8005bfe:	4b6e      	ldr	r3, [pc, #440]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4a6d      	ldr	r2, [pc, #436]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005c04:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005c08:	6013      	str	r3, [r2, #0]
 8005c0a:	e01d      	b.n	8005c48 <HAL_RCC_OscConfig+0xd4>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005c14:	d10c      	bne.n	8005c30 <HAL_RCC_OscConfig+0xbc>
 8005c16:	4b68      	ldr	r3, [pc, #416]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4a67      	ldr	r2, [pc, #412]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005c1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005c20:	6013      	str	r3, [r2, #0]
 8005c22:	4b65      	ldr	r3, [pc, #404]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a64      	ldr	r2, [pc, #400]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005c28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c2c:	6013      	str	r3, [r2, #0]
 8005c2e:	e00b      	b.n	8005c48 <HAL_RCC_OscConfig+0xd4>
 8005c30:	4b61      	ldr	r3, [pc, #388]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a60      	ldr	r2, [pc, #384]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005c36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c3a:	6013      	str	r3, [r2, #0]
 8005c3c:	4b5e      	ldr	r3, [pc, #376]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a5d      	ldr	r2, [pc, #372]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005c42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005c46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d013      	beq.n	8005c78 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c50:	f7fd fcf0 	bl	8003634 <HAL_GetTick>
 8005c54:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005c56:	e008      	b.n	8005c6a <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c58:	f7fd fcec 	bl	8003634 <HAL_GetTick>
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c60:	1ad3      	subs	r3, r2, r3
 8005c62:	2b64      	cmp	r3, #100	@ 0x64
 8005c64:	d901      	bls.n	8005c6a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005c66:	2303      	movs	r3, #3
 8005c68:	e356      	b.n	8006318 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005c6a:	4b53      	ldr	r3, [pc, #332]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d0f0      	beq.n	8005c58 <HAL_RCC_OscConfig+0xe4>
 8005c76:	e014      	b.n	8005ca2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c78:	f7fd fcdc 	bl	8003634 <HAL_GetTick>
 8005c7c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005c7e:	e008      	b.n	8005c92 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c80:	f7fd fcd8 	bl	8003634 <HAL_GetTick>
 8005c84:	4602      	mov	r2, r0
 8005c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c88:	1ad3      	subs	r3, r2, r3
 8005c8a:	2b64      	cmp	r3, #100	@ 0x64
 8005c8c:	d901      	bls.n	8005c92 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005c8e:	2303      	movs	r3, #3
 8005c90:	e342      	b.n	8006318 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005c92:	4b49      	ldr	r3, [pc, #292]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d1f0      	bne.n	8005c80 <HAL_RCC_OscConfig+0x10c>
 8005c9e:	e000      	b.n	8005ca2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ca0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f003 0302 	and.w	r3, r3, #2
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	f000 808c 	beq.w	8005dc8 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005cb0:	4b41      	ldr	r3, [pc, #260]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005cb2:	691b      	ldr	r3, [r3, #16]
 8005cb4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005cb8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005cba:	4b3f      	ldr	r3, [pc, #252]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cbe:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005cc0:	6a3b      	ldr	r3, [r7, #32]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d007      	beq.n	8005cd6 <HAL_RCC_OscConfig+0x162>
 8005cc6:	6a3b      	ldr	r3, [r7, #32]
 8005cc8:	2b18      	cmp	r3, #24
 8005cca:	d137      	bne.n	8005d3c <HAL_RCC_OscConfig+0x1c8>
 8005ccc:	69fb      	ldr	r3, [r7, #28]
 8005cce:	f003 0303 	and.w	r3, r3, #3
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d132      	bne.n	8005d3c <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005cd6:	4b38      	ldr	r3, [pc, #224]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f003 0304 	and.w	r3, r3, #4
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d005      	beq.n	8005cee <HAL_RCC_OscConfig+0x17a>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	68db      	ldr	r3, [r3, #12]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d101      	bne.n	8005cee <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005cea:	2301      	movs	r3, #1
 8005cec:	e314      	b.n	8006318 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005cee:	4b32      	ldr	r3, [pc, #200]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f023 0219 	bic.w	r2, r3, #25
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	68db      	ldr	r3, [r3, #12]
 8005cfa:	492f      	ldr	r1, [pc, #188]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005cfc:	4313      	orrs	r3, r2
 8005cfe:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d00:	f7fd fc98 	bl	8003634 <HAL_GetTick>
 8005d04:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005d06:	e008      	b.n	8005d1a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d08:	f7fd fc94 	bl	8003634 <HAL_GetTick>
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d10:	1ad3      	subs	r3, r2, r3
 8005d12:	2b02      	cmp	r3, #2
 8005d14:	d901      	bls.n	8005d1a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8005d16:	2303      	movs	r3, #3
 8005d18:	e2fe      	b.n	8006318 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005d1a:	4b27      	ldr	r3, [pc, #156]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f003 0304 	and.w	r3, r3, #4
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d0f0      	beq.n	8005d08 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d26:	4b24      	ldr	r3, [pc, #144]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	691b      	ldr	r3, [r3, #16]
 8005d32:	061b      	lsls	r3, r3, #24
 8005d34:	4920      	ldr	r1, [pc, #128]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005d36:	4313      	orrs	r3, r2
 8005d38:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005d3a:	e045      	b.n	8005dc8 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	68db      	ldr	r3, [r3, #12]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d026      	beq.n	8005d92 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005d44:	4b1c      	ldr	r3, [pc, #112]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f023 0219 	bic.w	r2, r3, #25
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	68db      	ldr	r3, [r3, #12]
 8005d50:	4919      	ldr	r1, [pc, #100]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005d52:	4313      	orrs	r3, r2
 8005d54:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d56:	f7fd fc6d 	bl	8003634 <HAL_GetTick>
 8005d5a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005d5c:	e008      	b.n	8005d70 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d5e:	f7fd fc69 	bl	8003634 <HAL_GetTick>
 8005d62:	4602      	mov	r2, r0
 8005d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d66:	1ad3      	subs	r3, r2, r3
 8005d68:	2b02      	cmp	r3, #2
 8005d6a:	d901      	bls.n	8005d70 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8005d6c:	2303      	movs	r3, #3
 8005d6e:	e2d3      	b.n	8006318 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005d70:	4b11      	ldr	r3, [pc, #68]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f003 0304 	and.w	r3, r3, #4
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d0f0      	beq.n	8005d5e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d7c:	4b0e      	ldr	r3, [pc, #56]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	691b      	ldr	r3, [r3, #16]
 8005d88:	061b      	lsls	r3, r3, #24
 8005d8a:	490b      	ldr	r1, [pc, #44]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	604b      	str	r3, [r1, #4]
 8005d90:	e01a      	b.n	8005dc8 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d92:	4b09      	ldr	r3, [pc, #36]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a08      	ldr	r2, [pc, #32]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005d98:	f023 0301 	bic.w	r3, r3, #1
 8005d9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d9e:	f7fd fc49 	bl	8003634 <HAL_GetTick>
 8005da2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005da4:	e00a      	b.n	8005dbc <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005da6:	f7fd fc45 	bl	8003634 <HAL_GetTick>
 8005daa:	4602      	mov	r2, r0
 8005dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dae:	1ad3      	subs	r3, r2, r3
 8005db0:	2b02      	cmp	r3, #2
 8005db2:	d903      	bls.n	8005dbc <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005db4:	2303      	movs	r3, #3
 8005db6:	e2af      	b.n	8006318 <HAL_RCC_OscConfig+0x7a4>
 8005db8:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005dbc:	4b96      	ldr	r3, [pc, #600]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f003 0304 	and.w	r3, r3, #4
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d1ee      	bne.n	8005da6 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f003 0310 	and.w	r3, r3, #16
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d06a      	beq.n	8005eaa <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005dd4:	4b90      	ldr	r3, [pc, #576]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005dd6:	691b      	ldr	r3, [r3, #16]
 8005dd8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005ddc:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005dde:	4b8e      	ldr	r3, [pc, #568]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005de0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005de2:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005de4:	69bb      	ldr	r3, [r7, #24]
 8005de6:	2b08      	cmp	r3, #8
 8005de8:	d007      	beq.n	8005dfa <HAL_RCC_OscConfig+0x286>
 8005dea:	69bb      	ldr	r3, [r7, #24]
 8005dec:	2b18      	cmp	r3, #24
 8005dee:	d11b      	bne.n	8005e28 <HAL_RCC_OscConfig+0x2b4>
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	f003 0303 	and.w	r3, r3, #3
 8005df6:	2b01      	cmp	r3, #1
 8005df8:	d116      	bne.n	8005e28 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005dfa:	4b87      	ldr	r3, [pc, #540]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d005      	beq.n	8005e12 <HAL_RCC_OscConfig+0x29e>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	69db      	ldr	r3, [r3, #28]
 8005e0a:	2b80      	cmp	r3, #128	@ 0x80
 8005e0c:	d001      	beq.n	8005e12 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8005e0e:	2301      	movs	r3, #1
 8005e10:	e282      	b.n	8006318 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005e12:	4b81      	ldr	r3, [pc, #516]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005e14:	68db      	ldr	r3, [r3, #12]
 8005e16:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6a1b      	ldr	r3, [r3, #32]
 8005e1e:	061b      	lsls	r3, r3, #24
 8005e20:	497d      	ldr	r1, [pc, #500]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005e22:	4313      	orrs	r3, r2
 8005e24:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005e26:	e040      	b.n	8005eaa <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	69db      	ldr	r3, [r3, #28]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d023      	beq.n	8005e78 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005e30:	4b79      	ldr	r3, [pc, #484]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4a78      	ldr	r2, [pc, #480]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005e36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e3c:	f7fd fbfa 	bl	8003634 <HAL_GetTick>
 8005e40:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005e42:	e008      	b.n	8005e56 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005e44:	f7fd fbf6 	bl	8003634 <HAL_GetTick>
 8005e48:	4602      	mov	r2, r0
 8005e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e4c:	1ad3      	subs	r3, r2, r3
 8005e4e:	2b02      	cmp	r3, #2
 8005e50:	d901      	bls.n	8005e56 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005e52:	2303      	movs	r3, #3
 8005e54:	e260      	b.n	8006318 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005e56:	4b70      	ldr	r3, [pc, #448]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d0f0      	beq.n	8005e44 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005e62:	4b6d      	ldr	r3, [pc, #436]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005e64:	68db      	ldr	r3, [r3, #12]
 8005e66:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6a1b      	ldr	r3, [r3, #32]
 8005e6e:	061b      	lsls	r3, r3, #24
 8005e70:	4969      	ldr	r1, [pc, #420]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005e72:	4313      	orrs	r3, r2
 8005e74:	60cb      	str	r3, [r1, #12]
 8005e76:	e018      	b.n	8005eaa <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005e78:	4b67      	ldr	r3, [pc, #412]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4a66      	ldr	r2, [pc, #408]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005e7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e84:	f7fd fbd6 	bl	8003634 <HAL_GetTick>
 8005e88:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005e8a:	e008      	b.n	8005e9e <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005e8c:	f7fd fbd2 	bl	8003634 <HAL_GetTick>
 8005e90:	4602      	mov	r2, r0
 8005e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e94:	1ad3      	subs	r3, r2, r3
 8005e96:	2b02      	cmp	r3, #2
 8005e98:	d901      	bls.n	8005e9e <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8005e9a:	2303      	movs	r3, #3
 8005e9c:	e23c      	b.n	8006318 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005e9e:	4b5e      	ldr	r3, [pc, #376]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d1f0      	bne.n	8005e8c <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f003 0308 	and.w	r3, r3, #8
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d036      	beq.n	8005f24 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	695b      	ldr	r3, [r3, #20]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d019      	beq.n	8005ef2 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ebe:	4b56      	ldr	r3, [pc, #344]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005ec0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ec2:	4a55      	ldr	r2, [pc, #340]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005ec4:	f043 0301 	orr.w	r3, r3, #1
 8005ec8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005eca:	f7fd fbb3 	bl	8003634 <HAL_GetTick>
 8005ece:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005ed0:	e008      	b.n	8005ee4 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ed2:	f7fd fbaf 	bl	8003634 <HAL_GetTick>
 8005ed6:	4602      	mov	r2, r0
 8005ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eda:	1ad3      	subs	r3, r2, r3
 8005edc:	2b02      	cmp	r3, #2
 8005ede:	d901      	bls.n	8005ee4 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8005ee0:	2303      	movs	r3, #3
 8005ee2:	e219      	b.n	8006318 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005ee4:	4b4c      	ldr	r3, [pc, #304]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005ee6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ee8:	f003 0302 	and.w	r3, r3, #2
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d0f0      	beq.n	8005ed2 <HAL_RCC_OscConfig+0x35e>
 8005ef0:	e018      	b.n	8005f24 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ef2:	4b49      	ldr	r3, [pc, #292]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005ef4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ef6:	4a48      	ldr	r2, [pc, #288]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005ef8:	f023 0301 	bic.w	r3, r3, #1
 8005efc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005efe:	f7fd fb99 	bl	8003634 <HAL_GetTick>
 8005f02:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005f04:	e008      	b.n	8005f18 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f06:	f7fd fb95 	bl	8003634 <HAL_GetTick>
 8005f0a:	4602      	mov	r2, r0
 8005f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f0e:	1ad3      	subs	r3, r2, r3
 8005f10:	2b02      	cmp	r3, #2
 8005f12:	d901      	bls.n	8005f18 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8005f14:	2303      	movs	r3, #3
 8005f16:	e1ff      	b.n	8006318 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005f18:	4b3f      	ldr	r3, [pc, #252]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005f1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f1c:	f003 0302 	and.w	r3, r3, #2
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d1f0      	bne.n	8005f06 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f003 0320 	and.w	r3, r3, #32
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d036      	beq.n	8005f9e <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	699b      	ldr	r3, [r3, #24]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d019      	beq.n	8005f6c <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005f38:	4b37      	ldr	r3, [pc, #220]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a36      	ldr	r2, [pc, #216]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005f3e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005f42:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005f44:	f7fd fb76 	bl	8003634 <HAL_GetTick>
 8005f48:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005f4a:	e008      	b.n	8005f5e <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005f4c:	f7fd fb72 	bl	8003634 <HAL_GetTick>
 8005f50:	4602      	mov	r2, r0
 8005f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f54:	1ad3      	subs	r3, r2, r3
 8005f56:	2b02      	cmp	r3, #2
 8005f58:	d901      	bls.n	8005f5e <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8005f5a:	2303      	movs	r3, #3
 8005f5c:	e1dc      	b.n	8006318 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005f5e:	4b2e      	ldr	r3, [pc, #184]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d0f0      	beq.n	8005f4c <HAL_RCC_OscConfig+0x3d8>
 8005f6a:	e018      	b.n	8005f9e <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005f6c:	4b2a      	ldr	r3, [pc, #168]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a29      	ldr	r2, [pc, #164]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005f72:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005f76:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005f78:	f7fd fb5c 	bl	8003634 <HAL_GetTick>
 8005f7c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005f7e:	e008      	b.n	8005f92 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005f80:	f7fd fb58 	bl	8003634 <HAL_GetTick>
 8005f84:	4602      	mov	r2, r0
 8005f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f88:	1ad3      	subs	r3, r2, r3
 8005f8a:	2b02      	cmp	r3, #2
 8005f8c:	d901      	bls.n	8005f92 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8005f8e:	2303      	movs	r3, #3
 8005f90:	e1c2      	b.n	8006318 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005f92:	4b21      	ldr	r3, [pc, #132]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d1f0      	bne.n	8005f80 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f003 0304 	and.w	r3, r3, #4
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	f000 8086 	beq.w	80060b8 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005fac:	4b1b      	ldr	r3, [pc, #108]	@ (800601c <HAL_RCC_OscConfig+0x4a8>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a1a      	ldr	r2, [pc, #104]	@ (800601c <HAL_RCC_OscConfig+0x4a8>)
 8005fb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005fb6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005fb8:	f7fd fb3c 	bl	8003634 <HAL_GetTick>
 8005fbc:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005fbe:	e008      	b.n	8005fd2 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005fc0:	f7fd fb38 	bl	8003634 <HAL_GetTick>
 8005fc4:	4602      	mov	r2, r0
 8005fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc8:	1ad3      	subs	r3, r2, r3
 8005fca:	2b64      	cmp	r3, #100	@ 0x64
 8005fcc:	d901      	bls.n	8005fd2 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8005fce:	2303      	movs	r3, #3
 8005fd0:	e1a2      	b.n	8006318 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005fd2:	4b12      	ldr	r3, [pc, #72]	@ (800601c <HAL_RCC_OscConfig+0x4a8>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d0f0      	beq.n	8005fc0 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	689b      	ldr	r3, [r3, #8]
 8005fe2:	2b01      	cmp	r3, #1
 8005fe4:	d106      	bne.n	8005ff4 <HAL_RCC_OscConfig+0x480>
 8005fe6:	4b0c      	ldr	r3, [pc, #48]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005fe8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fea:	4a0b      	ldr	r2, [pc, #44]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005fec:	f043 0301 	orr.w	r3, r3, #1
 8005ff0:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ff2:	e032      	b.n	800605a <HAL_RCC_OscConfig+0x4e6>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	689b      	ldr	r3, [r3, #8]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d111      	bne.n	8006020 <HAL_RCC_OscConfig+0x4ac>
 8005ffc:	4b06      	ldr	r3, [pc, #24]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8005ffe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006000:	4a05      	ldr	r2, [pc, #20]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 8006002:	f023 0301 	bic.w	r3, r3, #1
 8006006:	6713      	str	r3, [r2, #112]	@ 0x70
 8006008:	4b03      	ldr	r3, [pc, #12]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 800600a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800600c:	4a02      	ldr	r2, [pc, #8]	@ (8006018 <HAL_RCC_OscConfig+0x4a4>)
 800600e:	f023 0304 	bic.w	r3, r3, #4
 8006012:	6713      	str	r3, [r2, #112]	@ 0x70
 8006014:	e021      	b.n	800605a <HAL_RCC_OscConfig+0x4e6>
 8006016:	bf00      	nop
 8006018:	58024400 	.word	0x58024400
 800601c:	58024800 	.word	0x58024800
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	689b      	ldr	r3, [r3, #8]
 8006024:	2b05      	cmp	r3, #5
 8006026:	d10c      	bne.n	8006042 <HAL_RCC_OscConfig+0x4ce>
 8006028:	4b83      	ldr	r3, [pc, #524]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 800602a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800602c:	4a82      	ldr	r2, [pc, #520]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 800602e:	f043 0304 	orr.w	r3, r3, #4
 8006032:	6713      	str	r3, [r2, #112]	@ 0x70
 8006034:	4b80      	ldr	r3, [pc, #512]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 8006036:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006038:	4a7f      	ldr	r2, [pc, #508]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 800603a:	f043 0301 	orr.w	r3, r3, #1
 800603e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006040:	e00b      	b.n	800605a <HAL_RCC_OscConfig+0x4e6>
 8006042:	4b7d      	ldr	r3, [pc, #500]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 8006044:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006046:	4a7c      	ldr	r2, [pc, #496]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 8006048:	f023 0301 	bic.w	r3, r3, #1
 800604c:	6713      	str	r3, [r2, #112]	@ 0x70
 800604e:	4b7a      	ldr	r3, [pc, #488]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 8006050:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006052:	4a79      	ldr	r2, [pc, #484]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 8006054:	f023 0304 	bic.w	r3, r3, #4
 8006058:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d015      	beq.n	800608e <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006062:	f7fd fae7 	bl	8003634 <HAL_GetTick>
 8006066:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006068:	e00a      	b.n	8006080 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800606a:	f7fd fae3 	bl	8003634 <HAL_GetTick>
 800606e:	4602      	mov	r2, r0
 8006070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006072:	1ad3      	subs	r3, r2, r3
 8006074:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006078:	4293      	cmp	r3, r2
 800607a:	d901      	bls.n	8006080 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800607c:	2303      	movs	r3, #3
 800607e:	e14b      	b.n	8006318 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006080:	4b6d      	ldr	r3, [pc, #436]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 8006082:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006084:	f003 0302 	and.w	r3, r3, #2
 8006088:	2b00      	cmp	r3, #0
 800608a:	d0ee      	beq.n	800606a <HAL_RCC_OscConfig+0x4f6>
 800608c:	e014      	b.n	80060b8 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800608e:	f7fd fad1 	bl	8003634 <HAL_GetTick>
 8006092:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006094:	e00a      	b.n	80060ac <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006096:	f7fd facd 	bl	8003634 <HAL_GetTick>
 800609a:	4602      	mov	r2, r0
 800609c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800609e:	1ad3      	subs	r3, r2, r3
 80060a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d901      	bls.n	80060ac <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 80060a8:	2303      	movs	r3, #3
 80060aa:	e135      	b.n	8006318 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80060ac:	4b62      	ldr	r3, [pc, #392]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 80060ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060b0:	f003 0302 	and.w	r3, r3, #2
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d1ee      	bne.n	8006096 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060bc:	2b00      	cmp	r3, #0
 80060be:	f000 812a 	beq.w	8006316 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80060c2:	4b5d      	ldr	r3, [pc, #372]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 80060c4:	691b      	ldr	r3, [r3, #16]
 80060c6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80060ca:	2b18      	cmp	r3, #24
 80060cc:	f000 80ba 	beq.w	8006244 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060d4:	2b02      	cmp	r3, #2
 80060d6:	f040 8095 	bne.w	8006204 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060da:	4b57      	ldr	r3, [pc, #348]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a56      	ldr	r2, [pc, #344]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 80060e0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80060e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060e6:	f7fd faa5 	bl	8003634 <HAL_GetTick>
 80060ea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80060ec:	e008      	b.n	8006100 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060ee:	f7fd faa1 	bl	8003634 <HAL_GetTick>
 80060f2:	4602      	mov	r2, r0
 80060f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060f6:	1ad3      	subs	r3, r2, r3
 80060f8:	2b02      	cmp	r3, #2
 80060fa:	d901      	bls.n	8006100 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 80060fc:	2303      	movs	r3, #3
 80060fe:	e10b      	b.n	8006318 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006100:	4b4d      	ldr	r3, [pc, #308]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006108:	2b00      	cmp	r3, #0
 800610a:	d1f0      	bne.n	80060ee <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800610c:	4b4a      	ldr	r3, [pc, #296]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 800610e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006110:	4b4a      	ldr	r3, [pc, #296]	@ (800623c <HAL_RCC_OscConfig+0x6c8>)
 8006112:	4013      	ands	r3, r2
 8006114:	687a      	ldr	r2, [r7, #4]
 8006116:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8006118:	687a      	ldr	r2, [r7, #4]
 800611a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800611c:	0112      	lsls	r2, r2, #4
 800611e:	430a      	orrs	r2, r1
 8006120:	4945      	ldr	r1, [pc, #276]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 8006122:	4313      	orrs	r3, r2
 8006124:	628b      	str	r3, [r1, #40]	@ 0x28
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800612a:	3b01      	subs	r3, #1
 800612c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006134:	3b01      	subs	r3, #1
 8006136:	025b      	lsls	r3, r3, #9
 8006138:	b29b      	uxth	r3, r3
 800613a:	431a      	orrs	r2, r3
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006140:	3b01      	subs	r3, #1
 8006142:	041b      	lsls	r3, r3, #16
 8006144:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006148:	431a      	orrs	r2, r3
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800614e:	3b01      	subs	r3, #1
 8006150:	061b      	lsls	r3, r3, #24
 8006152:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006156:	4938      	ldr	r1, [pc, #224]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 8006158:	4313      	orrs	r3, r2
 800615a:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800615c:	4b36      	ldr	r3, [pc, #216]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 800615e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006160:	4a35      	ldr	r2, [pc, #212]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 8006162:	f023 0301 	bic.w	r3, r3, #1
 8006166:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006168:	4b33      	ldr	r3, [pc, #204]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 800616a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800616c:	4b34      	ldr	r3, [pc, #208]	@ (8006240 <HAL_RCC_OscConfig+0x6cc>)
 800616e:	4013      	ands	r3, r2
 8006170:	687a      	ldr	r2, [r7, #4]
 8006172:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006174:	00d2      	lsls	r2, r2, #3
 8006176:	4930      	ldr	r1, [pc, #192]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 8006178:	4313      	orrs	r3, r2
 800617a:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800617c:	4b2e      	ldr	r3, [pc, #184]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 800617e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006180:	f023 020c 	bic.w	r2, r3, #12
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006188:	492b      	ldr	r1, [pc, #172]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 800618a:	4313      	orrs	r3, r2
 800618c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800618e:	4b2a      	ldr	r3, [pc, #168]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 8006190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006192:	f023 0202 	bic.w	r2, r3, #2
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800619a:	4927      	ldr	r1, [pc, #156]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 800619c:	4313      	orrs	r3, r2
 800619e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80061a0:	4b25      	ldr	r3, [pc, #148]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 80061a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061a4:	4a24      	ldr	r2, [pc, #144]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 80061a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061ac:	4b22      	ldr	r3, [pc, #136]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 80061ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061b0:	4a21      	ldr	r2, [pc, #132]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 80061b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80061b8:	4b1f      	ldr	r3, [pc, #124]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 80061ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061bc:	4a1e      	ldr	r2, [pc, #120]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 80061be:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80061c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80061c4:	4b1c      	ldr	r3, [pc, #112]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 80061c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061c8:	4a1b      	ldr	r2, [pc, #108]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 80061ca:	f043 0301 	orr.w	r3, r3, #1
 80061ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80061d0:	4b19      	ldr	r3, [pc, #100]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a18      	ldr	r2, [pc, #96]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 80061d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80061da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061dc:	f7fd fa2a 	bl	8003634 <HAL_GetTick>
 80061e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80061e2:	e008      	b.n	80061f6 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061e4:	f7fd fa26 	bl	8003634 <HAL_GetTick>
 80061e8:	4602      	mov	r2, r0
 80061ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061ec:	1ad3      	subs	r3, r2, r3
 80061ee:	2b02      	cmp	r3, #2
 80061f0:	d901      	bls.n	80061f6 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80061f2:	2303      	movs	r3, #3
 80061f4:	e090      	b.n	8006318 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80061f6:	4b10      	ldr	r3, [pc, #64]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d0f0      	beq.n	80061e4 <HAL_RCC_OscConfig+0x670>
 8006202:	e088      	b.n	8006316 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006204:	4b0c      	ldr	r3, [pc, #48]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4a0b      	ldr	r2, [pc, #44]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 800620a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800620e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006210:	f7fd fa10 	bl	8003634 <HAL_GetTick>
 8006214:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006216:	e008      	b.n	800622a <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006218:	f7fd fa0c 	bl	8003634 <HAL_GetTick>
 800621c:	4602      	mov	r2, r0
 800621e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006220:	1ad3      	subs	r3, r2, r3
 8006222:	2b02      	cmp	r3, #2
 8006224:	d901      	bls.n	800622a <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8006226:	2303      	movs	r3, #3
 8006228:	e076      	b.n	8006318 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800622a:	4b03      	ldr	r3, [pc, #12]	@ (8006238 <HAL_RCC_OscConfig+0x6c4>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006232:	2b00      	cmp	r3, #0
 8006234:	d1f0      	bne.n	8006218 <HAL_RCC_OscConfig+0x6a4>
 8006236:	e06e      	b.n	8006316 <HAL_RCC_OscConfig+0x7a2>
 8006238:	58024400 	.word	0x58024400
 800623c:	fffffc0c 	.word	0xfffffc0c
 8006240:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006244:	4b36      	ldr	r3, [pc, #216]	@ (8006320 <HAL_RCC_OscConfig+0x7ac>)
 8006246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006248:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800624a:	4b35      	ldr	r3, [pc, #212]	@ (8006320 <HAL_RCC_OscConfig+0x7ac>)
 800624c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800624e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006254:	2b01      	cmp	r3, #1
 8006256:	d031      	beq.n	80062bc <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006258:	693b      	ldr	r3, [r7, #16]
 800625a:	f003 0203 	and.w	r2, r3, #3
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006262:	429a      	cmp	r2, r3
 8006264:	d12a      	bne.n	80062bc <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	091b      	lsrs	r3, r3, #4
 800626a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006272:	429a      	cmp	r2, r3
 8006274:	d122      	bne.n	80062bc <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006280:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006282:	429a      	cmp	r2, r3
 8006284:	d11a      	bne.n	80062bc <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	0a5b      	lsrs	r3, r3, #9
 800628a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006292:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006294:	429a      	cmp	r2, r3
 8006296:	d111      	bne.n	80062bc <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	0c1b      	lsrs	r3, r3, #16
 800629c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062a4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80062a6:	429a      	cmp	r2, r3
 80062a8:	d108      	bne.n	80062bc <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	0e1b      	lsrs	r3, r3, #24
 80062ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062b6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d001      	beq.n	80062c0 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 80062bc:	2301      	movs	r3, #1
 80062be:	e02b      	b.n	8006318 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80062c0:	4b17      	ldr	r3, [pc, #92]	@ (8006320 <HAL_RCC_OscConfig+0x7ac>)
 80062c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062c4:	08db      	lsrs	r3, r3, #3
 80062c6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80062ca:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062d0:	693a      	ldr	r2, [r7, #16]
 80062d2:	429a      	cmp	r2, r3
 80062d4:	d01f      	beq.n	8006316 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80062d6:	4b12      	ldr	r3, [pc, #72]	@ (8006320 <HAL_RCC_OscConfig+0x7ac>)
 80062d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062da:	4a11      	ldr	r2, [pc, #68]	@ (8006320 <HAL_RCC_OscConfig+0x7ac>)
 80062dc:	f023 0301 	bic.w	r3, r3, #1
 80062e0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80062e2:	f7fd f9a7 	bl	8003634 <HAL_GetTick>
 80062e6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80062e8:	bf00      	nop
 80062ea:	f7fd f9a3 	bl	8003634 <HAL_GetTick>
 80062ee:	4602      	mov	r2, r0
 80062f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d0f9      	beq.n	80062ea <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80062f6:	4b0a      	ldr	r3, [pc, #40]	@ (8006320 <HAL_RCC_OscConfig+0x7ac>)
 80062f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80062fa:	4b0a      	ldr	r3, [pc, #40]	@ (8006324 <HAL_RCC_OscConfig+0x7b0>)
 80062fc:	4013      	ands	r3, r2
 80062fe:	687a      	ldr	r2, [r7, #4]
 8006300:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006302:	00d2      	lsls	r2, r2, #3
 8006304:	4906      	ldr	r1, [pc, #24]	@ (8006320 <HAL_RCC_OscConfig+0x7ac>)
 8006306:	4313      	orrs	r3, r2
 8006308:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800630a:	4b05      	ldr	r3, [pc, #20]	@ (8006320 <HAL_RCC_OscConfig+0x7ac>)
 800630c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800630e:	4a04      	ldr	r2, [pc, #16]	@ (8006320 <HAL_RCC_OscConfig+0x7ac>)
 8006310:	f043 0301 	orr.w	r3, r3, #1
 8006314:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8006316:	2300      	movs	r3, #0
}
 8006318:	4618      	mov	r0, r3
 800631a:	3730      	adds	r7, #48	@ 0x30
 800631c:	46bd      	mov	sp, r7
 800631e:	bd80      	pop	{r7, pc}
 8006320:	58024400 	.word	0x58024400
 8006324:	ffff0007 	.word	0xffff0007

08006328 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b086      	sub	sp, #24
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
 8006330:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d101      	bne.n	800633c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006338:	2301      	movs	r3, #1
 800633a:	e19c      	b.n	8006676 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800633c:	4b8a      	ldr	r3, [pc, #552]	@ (8006568 <HAL_RCC_ClockConfig+0x240>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f003 030f 	and.w	r3, r3, #15
 8006344:	683a      	ldr	r2, [r7, #0]
 8006346:	429a      	cmp	r2, r3
 8006348:	d910      	bls.n	800636c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800634a:	4b87      	ldr	r3, [pc, #540]	@ (8006568 <HAL_RCC_ClockConfig+0x240>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f023 020f 	bic.w	r2, r3, #15
 8006352:	4985      	ldr	r1, [pc, #532]	@ (8006568 <HAL_RCC_ClockConfig+0x240>)
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	4313      	orrs	r3, r2
 8006358:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800635a:	4b83      	ldr	r3, [pc, #524]	@ (8006568 <HAL_RCC_ClockConfig+0x240>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f003 030f 	and.w	r3, r3, #15
 8006362:	683a      	ldr	r2, [r7, #0]
 8006364:	429a      	cmp	r2, r3
 8006366:	d001      	beq.n	800636c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006368:	2301      	movs	r3, #1
 800636a:	e184      	b.n	8006676 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f003 0304 	and.w	r3, r3, #4
 8006374:	2b00      	cmp	r3, #0
 8006376:	d010      	beq.n	800639a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	691a      	ldr	r2, [r3, #16]
 800637c:	4b7b      	ldr	r3, [pc, #492]	@ (800656c <HAL_RCC_ClockConfig+0x244>)
 800637e:	699b      	ldr	r3, [r3, #24]
 8006380:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006384:	429a      	cmp	r2, r3
 8006386:	d908      	bls.n	800639a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006388:	4b78      	ldr	r3, [pc, #480]	@ (800656c <HAL_RCC_ClockConfig+0x244>)
 800638a:	699b      	ldr	r3, [r3, #24]
 800638c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	691b      	ldr	r3, [r3, #16]
 8006394:	4975      	ldr	r1, [pc, #468]	@ (800656c <HAL_RCC_ClockConfig+0x244>)
 8006396:	4313      	orrs	r3, r2
 8006398:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f003 0308 	and.w	r3, r3, #8
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d010      	beq.n	80063c8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	695a      	ldr	r2, [r3, #20]
 80063aa:	4b70      	ldr	r3, [pc, #448]	@ (800656c <HAL_RCC_ClockConfig+0x244>)
 80063ac:	69db      	ldr	r3, [r3, #28]
 80063ae:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80063b2:	429a      	cmp	r2, r3
 80063b4:	d908      	bls.n	80063c8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80063b6:	4b6d      	ldr	r3, [pc, #436]	@ (800656c <HAL_RCC_ClockConfig+0x244>)
 80063b8:	69db      	ldr	r3, [r3, #28]
 80063ba:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	695b      	ldr	r3, [r3, #20]
 80063c2:	496a      	ldr	r1, [pc, #424]	@ (800656c <HAL_RCC_ClockConfig+0x244>)
 80063c4:	4313      	orrs	r3, r2
 80063c6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f003 0310 	and.w	r3, r3, #16
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d010      	beq.n	80063f6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	699a      	ldr	r2, [r3, #24]
 80063d8:	4b64      	ldr	r3, [pc, #400]	@ (800656c <HAL_RCC_ClockConfig+0x244>)
 80063da:	69db      	ldr	r3, [r3, #28]
 80063dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80063e0:	429a      	cmp	r2, r3
 80063e2:	d908      	bls.n	80063f6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80063e4:	4b61      	ldr	r3, [pc, #388]	@ (800656c <HAL_RCC_ClockConfig+0x244>)
 80063e6:	69db      	ldr	r3, [r3, #28]
 80063e8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	699b      	ldr	r3, [r3, #24]
 80063f0:	495e      	ldr	r1, [pc, #376]	@ (800656c <HAL_RCC_ClockConfig+0x244>)
 80063f2:	4313      	orrs	r3, r2
 80063f4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f003 0320 	and.w	r3, r3, #32
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d010      	beq.n	8006424 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	69da      	ldr	r2, [r3, #28]
 8006406:	4b59      	ldr	r3, [pc, #356]	@ (800656c <HAL_RCC_ClockConfig+0x244>)
 8006408:	6a1b      	ldr	r3, [r3, #32]
 800640a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800640e:	429a      	cmp	r2, r3
 8006410:	d908      	bls.n	8006424 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006412:	4b56      	ldr	r3, [pc, #344]	@ (800656c <HAL_RCC_ClockConfig+0x244>)
 8006414:	6a1b      	ldr	r3, [r3, #32]
 8006416:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	69db      	ldr	r3, [r3, #28]
 800641e:	4953      	ldr	r1, [pc, #332]	@ (800656c <HAL_RCC_ClockConfig+0x244>)
 8006420:	4313      	orrs	r3, r2
 8006422:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f003 0302 	and.w	r3, r3, #2
 800642c:	2b00      	cmp	r3, #0
 800642e:	d010      	beq.n	8006452 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	68da      	ldr	r2, [r3, #12]
 8006434:	4b4d      	ldr	r3, [pc, #308]	@ (800656c <HAL_RCC_ClockConfig+0x244>)
 8006436:	699b      	ldr	r3, [r3, #24]
 8006438:	f003 030f 	and.w	r3, r3, #15
 800643c:	429a      	cmp	r2, r3
 800643e:	d908      	bls.n	8006452 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006440:	4b4a      	ldr	r3, [pc, #296]	@ (800656c <HAL_RCC_ClockConfig+0x244>)
 8006442:	699b      	ldr	r3, [r3, #24]
 8006444:	f023 020f 	bic.w	r2, r3, #15
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	68db      	ldr	r3, [r3, #12]
 800644c:	4947      	ldr	r1, [pc, #284]	@ (800656c <HAL_RCC_ClockConfig+0x244>)
 800644e:	4313      	orrs	r3, r2
 8006450:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f003 0301 	and.w	r3, r3, #1
 800645a:	2b00      	cmp	r3, #0
 800645c:	d055      	beq.n	800650a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800645e:	4b43      	ldr	r3, [pc, #268]	@ (800656c <HAL_RCC_ClockConfig+0x244>)
 8006460:	699b      	ldr	r3, [r3, #24]
 8006462:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	689b      	ldr	r3, [r3, #8]
 800646a:	4940      	ldr	r1, [pc, #256]	@ (800656c <HAL_RCC_ClockConfig+0x244>)
 800646c:	4313      	orrs	r3, r2
 800646e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	2b02      	cmp	r3, #2
 8006476:	d107      	bne.n	8006488 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006478:	4b3c      	ldr	r3, [pc, #240]	@ (800656c <HAL_RCC_ClockConfig+0x244>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006480:	2b00      	cmp	r3, #0
 8006482:	d121      	bne.n	80064c8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006484:	2301      	movs	r3, #1
 8006486:	e0f6      	b.n	8006676 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	2b03      	cmp	r3, #3
 800648e:	d107      	bne.n	80064a0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006490:	4b36      	ldr	r3, [pc, #216]	@ (800656c <HAL_RCC_ClockConfig+0x244>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006498:	2b00      	cmp	r3, #0
 800649a:	d115      	bne.n	80064c8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800649c:	2301      	movs	r3, #1
 800649e:	e0ea      	b.n	8006676 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	2b01      	cmp	r3, #1
 80064a6:	d107      	bne.n	80064b8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80064a8:	4b30      	ldr	r3, [pc, #192]	@ (800656c <HAL_RCC_ClockConfig+0x244>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d109      	bne.n	80064c8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80064b4:	2301      	movs	r3, #1
 80064b6:	e0de      	b.n	8006676 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80064b8:	4b2c      	ldr	r3, [pc, #176]	@ (800656c <HAL_RCC_ClockConfig+0x244>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f003 0304 	and.w	r3, r3, #4
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d101      	bne.n	80064c8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80064c4:	2301      	movs	r3, #1
 80064c6:	e0d6      	b.n	8006676 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80064c8:	4b28      	ldr	r3, [pc, #160]	@ (800656c <HAL_RCC_ClockConfig+0x244>)
 80064ca:	691b      	ldr	r3, [r3, #16]
 80064cc:	f023 0207 	bic.w	r2, r3, #7
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	4925      	ldr	r1, [pc, #148]	@ (800656c <HAL_RCC_ClockConfig+0x244>)
 80064d6:	4313      	orrs	r3, r2
 80064d8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80064da:	f7fd f8ab 	bl	8003634 <HAL_GetTick>
 80064de:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064e0:	e00a      	b.n	80064f8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80064e2:	f7fd f8a7 	bl	8003634 <HAL_GetTick>
 80064e6:	4602      	mov	r2, r0
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	1ad3      	subs	r3, r2, r3
 80064ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d901      	bls.n	80064f8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80064f4:	2303      	movs	r3, #3
 80064f6:	e0be      	b.n	8006676 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064f8:	4b1c      	ldr	r3, [pc, #112]	@ (800656c <HAL_RCC_ClockConfig+0x244>)
 80064fa:	691b      	ldr	r3, [r3, #16]
 80064fc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	00db      	lsls	r3, r3, #3
 8006506:	429a      	cmp	r2, r3
 8006508:	d1eb      	bne.n	80064e2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f003 0302 	and.w	r3, r3, #2
 8006512:	2b00      	cmp	r3, #0
 8006514:	d010      	beq.n	8006538 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	68da      	ldr	r2, [r3, #12]
 800651a:	4b14      	ldr	r3, [pc, #80]	@ (800656c <HAL_RCC_ClockConfig+0x244>)
 800651c:	699b      	ldr	r3, [r3, #24]
 800651e:	f003 030f 	and.w	r3, r3, #15
 8006522:	429a      	cmp	r2, r3
 8006524:	d208      	bcs.n	8006538 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006526:	4b11      	ldr	r3, [pc, #68]	@ (800656c <HAL_RCC_ClockConfig+0x244>)
 8006528:	699b      	ldr	r3, [r3, #24]
 800652a:	f023 020f 	bic.w	r2, r3, #15
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	68db      	ldr	r3, [r3, #12]
 8006532:	490e      	ldr	r1, [pc, #56]	@ (800656c <HAL_RCC_ClockConfig+0x244>)
 8006534:	4313      	orrs	r3, r2
 8006536:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006538:	4b0b      	ldr	r3, [pc, #44]	@ (8006568 <HAL_RCC_ClockConfig+0x240>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f003 030f 	and.w	r3, r3, #15
 8006540:	683a      	ldr	r2, [r7, #0]
 8006542:	429a      	cmp	r2, r3
 8006544:	d214      	bcs.n	8006570 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006546:	4b08      	ldr	r3, [pc, #32]	@ (8006568 <HAL_RCC_ClockConfig+0x240>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f023 020f 	bic.w	r2, r3, #15
 800654e:	4906      	ldr	r1, [pc, #24]	@ (8006568 <HAL_RCC_ClockConfig+0x240>)
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	4313      	orrs	r3, r2
 8006554:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006556:	4b04      	ldr	r3, [pc, #16]	@ (8006568 <HAL_RCC_ClockConfig+0x240>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f003 030f 	and.w	r3, r3, #15
 800655e:	683a      	ldr	r2, [r7, #0]
 8006560:	429a      	cmp	r2, r3
 8006562:	d005      	beq.n	8006570 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006564:	2301      	movs	r3, #1
 8006566:	e086      	b.n	8006676 <HAL_RCC_ClockConfig+0x34e>
 8006568:	52002000 	.word	0x52002000
 800656c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f003 0304 	and.w	r3, r3, #4
 8006578:	2b00      	cmp	r3, #0
 800657a:	d010      	beq.n	800659e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	691a      	ldr	r2, [r3, #16]
 8006580:	4b3f      	ldr	r3, [pc, #252]	@ (8006680 <HAL_RCC_ClockConfig+0x358>)
 8006582:	699b      	ldr	r3, [r3, #24]
 8006584:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006588:	429a      	cmp	r2, r3
 800658a:	d208      	bcs.n	800659e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800658c:	4b3c      	ldr	r3, [pc, #240]	@ (8006680 <HAL_RCC_ClockConfig+0x358>)
 800658e:	699b      	ldr	r3, [r3, #24]
 8006590:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	691b      	ldr	r3, [r3, #16]
 8006598:	4939      	ldr	r1, [pc, #228]	@ (8006680 <HAL_RCC_ClockConfig+0x358>)
 800659a:	4313      	orrs	r3, r2
 800659c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f003 0308 	and.w	r3, r3, #8
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d010      	beq.n	80065cc <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	695a      	ldr	r2, [r3, #20]
 80065ae:	4b34      	ldr	r3, [pc, #208]	@ (8006680 <HAL_RCC_ClockConfig+0x358>)
 80065b0:	69db      	ldr	r3, [r3, #28]
 80065b2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80065b6:	429a      	cmp	r2, r3
 80065b8:	d208      	bcs.n	80065cc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80065ba:	4b31      	ldr	r3, [pc, #196]	@ (8006680 <HAL_RCC_ClockConfig+0x358>)
 80065bc:	69db      	ldr	r3, [r3, #28]
 80065be:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	695b      	ldr	r3, [r3, #20]
 80065c6:	492e      	ldr	r1, [pc, #184]	@ (8006680 <HAL_RCC_ClockConfig+0x358>)
 80065c8:	4313      	orrs	r3, r2
 80065ca:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f003 0310 	and.w	r3, r3, #16
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d010      	beq.n	80065fa <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	699a      	ldr	r2, [r3, #24]
 80065dc:	4b28      	ldr	r3, [pc, #160]	@ (8006680 <HAL_RCC_ClockConfig+0x358>)
 80065de:	69db      	ldr	r3, [r3, #28]
 80065e0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80065e4:	429a      	cmp	r2, r3
 80065e6:	d208      	bcs.n	80065fa <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80065e8:	4b25      	ldr	r3, [pc, #148]	@ (8006680 <HAL_RCC_ClockConfig+0x358>)
 80065ea:	69db      	ldr	r3, [r3, #28]
 80065ec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	699b      	ldr	r3, [r3, #24]
 80065f4:	4922      	ldr	r1, [pc, #136]	@ (8006680 <HAL_RCC_ClockConfig+0x358>)
 80065f6:	4313      	orrs	r3, r2
 80065f8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f003 0320 	and.w	r3, r3, #32
 8006602:	2b00      	cmp	r3, #0
 8006604:	d010      	beq.n	8006628 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	69da      	ldr	r2, [r3, #28]
 800660a:	4b1d      	ldr	r3, [pc, #116]	@ (8006680 <HAL_RCC_ClockConfig+0x358>)
 800660c:	6a1b      	ldr	r3, [r3, #32]
 800660e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006612:	429a      	cmp	r2, r3
 8006614:	d208      	bcs.n	8006628 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006616:	4b1a      	ldr	r3, [pc, #104]	@ (8006680 <HAL_RCC_ClockConfig+0x358>)
 8006618:	6a1b      	ldr	r3, [r3, #32]
 800661a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	69db      	ldr	r3, [r3, #28]
 8006622:	4917      	ldr	r1, [pc, #92]	@ (8006680 <HAL_RCC_ClockConfig+0x358>)
 8006624:	4313      	orrs	r3, r2
 8006626:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006628:	f000 f834 	bl	8006694 <HAL_RCC_GetSysClockFreq>
 800662c:	4602      	mov	r2, r0
 800662e:	4b14      	ldr	r3, [pc, #80]	@ (8006680 <HAL_RCC_ClockConfig+0x358>)
 8006630:	699b      	ldr	r3, [r3, #24]
 8006632:	0a1b      	lsrs	r3, r3, #8
 8006634:	f003 030f 	and.w	r3, r3, #15
 8006638:	4912      	ldr	r1, [pc, #72]	@ (8006684 <HAL_RCC_ClockConfig+0x35c>)
 800663a:	5ccb      	ldrb	r3, [r1, r3]
 800663c:	f003 031f 	and.w	r3, r3, #31
 8006640:	fa22 f303 	lsr.w	r3, r2, r3
 8006644:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006646:	4b0e      	ldr	r3, [pc, #56]	@ (8006680 <HAL_RCC_ClockConfig+0x358>)
 8006648:	699b      	ldr	r3, [r3, #24]
 800664a:	f003 030f 	and.w	r3, r3, #15
 800664e:	4a0d      	ldr	r2, [pc, #52]	@ (8006684 <HAL_RCC_ClockConfig+0x35c>)
 8006650:	5cd3      	ldrb	r3, [r2, r3]
 8006652:	f003 031f 	and.w	r3, r3, #31
 8006656:	693a      	ldr	r2, [r7, #16]
 8006658:	fa22 f303 	lsr.w	r3, r2, r3
 800665c:	4a0a      	ldr	r2, [pc, #40]	@ (8006688 <HAL_RCC_ClockConfig+0x360>)
 800665e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006660:	4a0a      	ldr	r2, [pc, #40]	@ (800668c <HAL_RCC_ClockConfig+0x364>)
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006666:	4b0a      	ldr	r3, [pc, #40]	@ (8006690 <HAL_RCC_ClockConfig+0x368>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	4618      	mov	r0, r3
 800666c:	f7fc fbc4 	bl	8002df8 <HAL_InitTick>
 8006670:	4603      	mov	r3, r0
 8006672:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006674:	7bfb      	ldrb	r3, [r7, #15]
}
 8006676:	4618      	mov	r0, r3
 8006678:	3718      	adds	r7, #24
 800667a:	46bd      	mov	sp, r7
 800667c:	bd80      	pop	{r7, pc}
 800667e:	bf00      	nop
 8006680:	58024400 	.word	0x58024400
 8006684:	08011dd8 	.word	0x08011dd8
 8006688:	24000040 	.word	0x24000040
 800668c:	2400003c 	.word	0x2400003c
 8006690:	24000044 	.word	0x24000044

08006694 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006694:	b480      	push	{r7}
 8006696:	b089      	sub	sp, #36	@ 0x24
 8006698:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800669a:	4bb3      	ldr	r3, [pc, #716]	@ (8006968 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800669c:	691b      	ldr	r3, [r3, #16]
 800669e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80066a2:	2b18      	cmp	r3, #24
 80066a4:	f200 8155 	bhi.w	8006952 <HAL_RCC_GetSysClockFreq+0x2be>
 80066a8:	a201      	add	r2, pc, #4	@ (adr r2, 80066b0 <HAL_RCC_GetSysClockFreq+0x1c>)
 80066aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066ae:	bf00      	nop
 80066b0:	08006715 	.word	0x08006715
 80066b4:	08006953 	.word	0x08006953
 80066b8:	08006953 	.word	0x08006953
 80066bc:	08006953 	.word	0x08006953
 80066c0:	08006953 	.word	0x08006953
 80066c4:	08006953 	.word	0x08006953
 80066c8:	08006953 	.word	0x08006953
 80066cc:	08006953 	.word	0x08006953
 80066d0:	0800673b 	.word	0x0800673b
 80066d4:	08006953 	.word	0x08006953
 80066d8:	08006953 	.word	0x08006953
 80066dc:	08006953 	.word	0x08006953
 80066e0:	08006953 	.word	0x08006953
 80066e4:	08006953 	.word	0x08006953
 80066e8:	08006953 	.word	0x08006953
 80066ec:	08006953 	.word	0x08006953
 80066f0:	08006741 	.word	0x08006741
 80066f4:	08006953 	.word	0x08006953
 80066f8:	08006953 	.word	0x08006953
 80066fc:	08006953 	.word	0x08006953
 8006700:	08006953 	.word	0x08006953
 8006704:	08006953 	.word	0x08006953
 8006708:	08006953 	.word	0x08006953
 800670c:	08006953 	.word	0x08006953
 8006710:	08006747 	.word	0x08006747
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006714:	4b94      	ldr	r3, [pc, #592]	@ (8006968 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f003 0320 	and.w	r3, r3, #32
 800671c:	2b00      	cmp	r3, #0
 800671e:	d009      	beq.n	8006734 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006720:	4b91      	ldr	r3, [pc, #580]	@ (8006968 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	08db      	lsrs	r3, r3, #3
 8006726:	f003 0303 	and.w	r3, r3, #3
 800672a:	4a90      	ldr	r2, [pc, #576]	@ (800696c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800672c:	fa22 f303 	lsr.w	r3, r2, r3
 8006730:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006732:	e111      	b.n	8006958 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006734:	4b8d      	ldr	r3, [pc, #564]	@ (800696c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006736:	61bb      	str	r3, [r7, #24]
      break;
 8006738:	e10e      	b.n	8006958 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800673a:	4b8d      	ldr	r3, [pc, #564]	@ (8006970 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800673c:	61bb      	str	r3, [r7, #24]
      break;
 800673e:	e10b      	b.n	8006958 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006740:	4b8c      	ldr	r3, [pc, #560]	@ (8006974 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006742:	61bb      	str	r3, [r7, #24]
      break;
 8006744:	e108      	b.n	8006958 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006746:	4b88      	ldr	r3, [pc, #544]	@ (8006968 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800674a:	f003 0303 	and.w	r3, r3, #3
 800674e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006750:	4b85      	ldr	r3, [pc, #532]	@ (8006968 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006754:	091b      	lsrs	r3, r3, #4
 8006756:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800675a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800675c:	4b82      	ldr	r3, [pc, #520]	@ (8006968 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800675e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006760:	f003 0301 	and.w	r3, r3, #1
 8006764:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006766:	4b80      	ldr	r3, [pc, #512]	@ (8006968 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006768:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800676a:	08db      	lsrs	r3, r3, #3
 800676c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006770:	68fa      	ldr	r2, [r7, #12]
 8006772:	fb02 f303 	mul.w	r3, r2, r3
 8006776:	ee07 3a90 	vmov	s15, r3
 800677a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800677e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006782:	693b      	ldr	r3, [r7, #16]
 8006784:	2b00      	cmp	r3, #0
 8006786:	f000 80e1 	beq.w	800694c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	2b02      	cmp	r3, #2
 800678e:	f000 8083 	beq.w	8006898 <HAL_RCC_GetSysClockFreq+0x204>
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	2b02      	cmp	r3, #2
 8006796:	f200 80a1 	bhi.w	80068dc <HAL_RCC_GetSysClockFreq+0x248>
 800679a:	697b      	ldr	r3, [r7, #20]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d003      	beq.n	80067a8 <HAL_RCC_GetSysClockFreq+0x114>
 80067a0:	697b      	ldr	r3, [r7, #20]
 80067a2:	2b01      	cmp	r3, #1
 80067a4:	d056      	beq.n	8006854 <HAL_RCC_GetSysClockFreq+0x1c0>
 80067a6:	e099      	b.n	80068dc <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80067a8:	4b6f      	ldr	r3, [pc, #444]	@ (8006968 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f003 0320 	and.w	r3, r3, #32
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d02d      	beq.n	8006810 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80067b4:	4b6c      	ldr	r3, [pc, #432]	@ (8006968 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	08db      	lsrs	r3, r3, #3
 80067ba:	f003 0303 	and.w	r3, r3, #3
 80067be:	4a6b      	ldr	r2, [pc, #428]	@ (800696c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80067c0:	fa22 f303 	lsr.w	r3, r2, r3
 80067c4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	ee07 3a90 	vmov	s15, r3
 80067cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067d0:	693b      	ldr	r3, [r7, #16]
 80067d2:	ee07 3a90 	vmov	s15, r3
 80067d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067de:	4b62      	ldr	r3, [pc, #392]	@ (8006968 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80067e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067e6:	ee07 3a90 	vmov	s15, r3
 80067ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067ee:	ed97 6a02 	vldr	s12, [r7, #8]
 80067f2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8006978 <HAL_RCC_GetSysClockFreq+0x2e4>
 80067f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006802:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006806:	ee67 7a27 	vmul.f32	s15, s14, s15
 800680a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800680e:	e087      	b.n	8006920 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006810:	693b      	ldr	r3, [r7, #16]
 8006812:	ee07 3a90 	vmov	s15, r3
 8006816:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800681a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800697c <HAL_RCC_GetSysClockFreq+0x2e8>
 800681e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006822:	4b51      	ldr	r3, [pc, #324]	@ (8006968 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006826:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800682a:	ee07 3a90 	vmov	s15, r3
 800682e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006832:	ed97 6a02 	vldr	s12, [r7, #8]
 8006836:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8006978 <HAL_RCC_GetSysClockFreq+0x2e4>
 800683a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800683e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006842:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006846:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800684a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800684e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006852:	e065      	b.n	8006920 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006854:	693b      	ldr	r3, [r7, #16]
 8006856:	ee07 3a90 	vmov	s15, r3
 800685a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800685e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006980 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006862:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006866:	4b40      	ldr	r3, [pc, #256]	@ (8006968 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800686a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800686e:	ee07 3a90 	vmov	s15, r3
 8006872:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006876:	ed97 6a02 	vldr	s12, [r7, #8]
 800687a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006978 <HAL_RCC_GetSysClockFreq+0x2e4>
 800687e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006882:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006886:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800688a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800688e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006892:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006896:	e043      	b.n	8006920 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006898:	693b      	ldr	r3, [r7, #16]
 800689a:	ee07 3a90 	vmov	s15, r3
 800689e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068a2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006984 <HAL_RCC_GetSysClockFreq+0x2f0>
 80068a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068aa:	4b2f      	ldr	r3, [pc, #188]	@ (8006968 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80068ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068b2:	ee07 3a90 	vmov	s15, r3
 80068b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80068be:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8006978 <HAL_RCC_GetSysClockFreq+0x2e4>
 80068c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80068ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068d6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80068da:	e021      	b.n	8006920 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	ee07 3a90 	vmov	s15, r3
 80068e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068e6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006980 <HAL_RCC_GetSysClockFreq+0x2ec>
 80068ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068ee:	4b1e      	ldr	r3, [pc, #120]	@ (8006968 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80068f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068f6:	ee07 3a90 	vmov	s15, r3
 80068fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8006902:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8006978 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006906:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800690a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800690e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006912:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006916:	ee67 7a27 	vmul.f32	s15, s14, s15
 800691a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800691e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006920:	4b11      	ldr	r3, [pc, #68]	@ (8006968 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006924:	0a5b      	lsrs	r3, r3, #9
 8006926:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800692a:	3301      	adds	r3, #1
 800692c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	ee07 3a90 	vmov	s15, r3
 8006934:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006938:	edd7 6a07 	vldr	s13, [r7, #28]
 800693c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006940:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006944:	ee17 3a90 	vmov	r3, s15
 8006948:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800694a:	e005      	b.n	8006958 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800694c:	2300      	movs	r3, #0
 800694e:	61bb      	str	r3, [r7, #24]
      break;
 8006950:	e002      	b.n	8006958 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006952:	4b07      	ldr	r3, [pc, #28]	@ (8006970 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006954:	61bb      	str	r3, [r7, #24]
      break;
 8006956:	bf00      	nop
  }

  return sysclockfreq;
 8006958:	69bb      	ldr	r3, [r7, #24]
}
 800695a:	4618      	mov	r0, r3
 800695c:	3724      	adds	r7, #36	@ 0x24
 800695e:	46bd      	mov	sp, r7
 8006960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006964:	4770      	bx	lr
 8006966:	bf00      	nop
 8006968:	58024400 	.word	0x58024400
 800696c:	03d09000 	.word	0x03d09000
 8006970:	003d0900 	.word	0x003d0900
 8006974:	016e3600 	.word	0x016e3600
 8006978:	46000000 	.word	0x46000000
 800697c:	4c742400 	.word	0x4c742400
 8006980:	4a742400 	.word	0x4a742400
 8006984:	4bb71b00 	.word	0x4bb71b00

08006988 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b082      	sub	sp, #8
 800698c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800698e:	f7ff fe81 	bl	8006694 <HAL_RCC_GetSysClockFreq>
 8006992:	4602      	mov	r2, r0
 8006994:	4b10      	ldr	r3, [pc, #64]	@ (80069d8 <HAL_RCC_GetHCLKFreq+0x50>)
 8006996:	699b      	ldr	r3, [r3, #24]
 8006998:	0a1b      	lsrs	r3, r3, #8
 800699a:	f003 030f 	and.w	r3, r3, #15
 800699e:	490f      	ldr	r1, [pc, #60]	@ (80069dc <HAL_RCC_GetHCLKFreq+0x54>)
 80069a0:	5ccb      	ldrb	r3, [r1, r3]
 80069a2:	f003 031f 	and.w	r3, r3, #31
 80069a6:	fa22 f303 	lsr.w	r3, r2, r3
 80069aa:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80069ac:	4b0a      	ldr	r3, [pc, #40]	@ (80069d8 <HAL_RCC_GetHCLKFreq+0x50>)
 80069ae:	699b      	ldr	r3, [r3, #24]
 80069b0:	f003 030f 	and.w	r3, r3, #15
 80069b4:	4a09      	ldr	r2, [pc, #36]	@ (80069dc <HAL_RCC_GetHCLKFreq+0x54>)
 80069b6:	5cd3      	ldrb	r3, [r2, r3]
 80069b8:	f003 031f 	and.w	r3, r3, #31
 80069bc:	687a      	ldr	r2, [r7, #4]
 80069be:	fa22 f303 	lsr.w	r3, r2, r3
 80069c2:	4a07      	ldr	r2, [pc, #28]	@ (80069e0 <HAL_RCC_GetHCLKFreq+0x58>)
 80069c4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80069c6:	4a07      	ldr	r2, [pc, #28]	@ (80069e4 <HAL_RCC_GetHCLKFreq+0x5c>)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80069cc:	4b04      	ldr	r3, [pc, #16]	@ (80069e0 <HAL_RCC_GetHCLKFreq+0x58>)
 80069ce:	681b      	ldr	r3, [r3, #0]
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	3708      	adds	r7, #8
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bd80      	pop	{r7, pc}
 80069d8:	58024400 	.word	0x58024400
 80069dc:	08011dd8 	.word	0x08011dd8
 80069e0:	24000040 	.word	0x24000040
 80069e4:	2400003c 	.word	0x2400003c

080069e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80069ec:	f7ff ffcc 	bl	8006988 <HAL_RCC_GetHCLKFreq>
 80069f0:	4602      	mov	r2, r0
 80069f2:	4b06      	ldr	r3, [pc, #24]	@ (8006a0c <HAL_RCC_GetPCLK1Freq+0x24>)
 80069f4:	69db      	ldr	r3, [r3, #28]
 80069f6:	091b      	lsrs	r3, r3, #4
 80069f8:	f003 0307 	and.w	r3, r3, #7
 80069fc:	4904      	ldr	r1, [pc, #16]	@ (8006a10 <HAL_RCC_GetPCLK1Freq+0x28>)
 80069fe:	5ccb      	ldrb	r3, [r1, r3]
 8006a00:	f003 031f 	and.w	r3, r3, #31
 8006a04:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	bd80      	pop	{r7, pc}
 8006a0c:	58024400 	.word	0x58024400
 8006a10:	08011dd8 	.word	0x08011dd8

08006a14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006a18:	f7ff ffb6 	bl	8006988 <HAL_RCC_GetHCLKFreq>
 8006a1c:	4602      	mov	r2, r0
 8006a1e:	4b06      	ldr	r3, [pc, #24]	@ (8006a38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006a20:	69db      	ldr	r3, [r3, #28]
 8006a22:	0a1b      	lsrs	r3, r3, #8
 8006a24:	f003 0307 	and.w	r3, r3, #7
 8006a28:	4904      	ldr	r1, [pc, #16]	@ (8006a3c <HAL_RCC_GetPCLK2Freq+0x28>)
 8006a2a:	5ccb      	ldrb	r3, [r1, r3]
 8006a2c:	f003 031f 	and.w	r3, r3, #31
 8006a30:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006a34:	4618      	mov	r0, r3
 8006a36:	bd80      	pop	{r7, pc}
 8006a38:	58024400 	.word	0x58024400
 8006a3c:	08011dd8 	.word	0x08011dd8

08006a40 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006a40:	b480      	push	{r7}
 8006a42:	b083      	sub	sp, #12
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
 8006a48:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	223f      	movs	r2, #63	@ 0x3f
 8006a4e:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006a50:	4b1a      	ldr	r3, [pc, #104]	@ (8006abc <HAL_RCC_GetClockConfig+0x7c>)
 8006a52:	691b      	ldr	r3, [r3, #16]
 8006a54:	f003 0207 	and.w	r2, r3, #7
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8006a5c:	4b17      	ldr	r3, [pc, #92]	@ (8006abc <HAL_RCC_GetClockConfig+0x7c>)
 8006a5e:	699b      	ldr	r3, [r3, #24]
 8006a60:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8006a68:	4b14      	ldr	r3, [pc, #80]	@ (8006abc <HAL_RCC_GetClockConfig+0x7c>)
 8006a6a:	699b      	ldr	r3, [r3, #24]
 8006a6c:	f003 020f 	and.w	r2, r3, #15
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8006a74:	4b11      	ldr	r3, [pc, #68]	@ (8006abc <HAL_RCC_GetClockConfig+0x7c>)
 8006a76:	699b      	ldr	r3, [r3, #24]
 8006a78:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8006a80:	4b0e      	ldr	r3, [pc, #56]	@ (8006abc <HAL_RCC_GetClockConfig+0x7c>)
 8006a82:	69db      	ldr	r3, [r3, #28]
 8006a84:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8006a8c:	4b0b      	ldr	r3, [pc, #44]	@ (8006abc <HAL_RCC_GetClockConfig+0x7c>)
 8006a8e:	69db      	ldr	r3, [r3, #28]
 8006a90:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8006a98:	4b08      	ldr	r3, [pc, #32]	@ (8006abc <HAL_RCC_GetClockConfig+0x7c>)
 8006a9a:	6a1b      	ldr	r3, [r3, #32]
 8006a9c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006aa4:	4b06      	ldr	r3, [pc, #24]	@ (8006ac0 <HAL_RCC_GetClockConfig+0x80>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f003 020f 	and.w	r2, r3, #15
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	601a      	str	r2, [r3, #0]
}
 8006ab0:	bf00      	nop
 8006ab2:	370c      	adds	r7, #12
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aba:	4770      	bx	lr
 8006abc:	58024400 	.word	0x58024400
 8006ac0:	52002000 	.word	0x52002000

08006ac4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006ac4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ac8:	b0c6      	sub	sp, #280	@ 0x118
 8006aca:	af00      	add	r7, sp, #0
 8006acc:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006adc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006ae8:	2500      	movs	r5, #0
 8006aea:	ea54 0305 	orrs.w	r3, r4, r5
 8006aee:	d049      	beq.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006af0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006af4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006af6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006afa:	d02f      	beq.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006afc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006b00:	d828      	bhi.n	8006b54 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006b02:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006b06:	d01a      	beq.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006b08:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006b0c:	d822      	bhi.n	8006b54 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d003      	beq.n	8006b1a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006b12:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b16:	d007      	beq.n	8006b28 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006b18:	e01c      	b.n	8006b54 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b1a:	4bab      	ldr	r3, [pc, #684]	@ (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b1e:	4aaa      	ldr	r2, [pc, #680]	@ (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006b20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b24:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006b26:	e01a      	b.n	8006b5e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006b28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b2c:	3308      	adds	r3, #8
 8006b2e:	2102      	movs	r1, #2
 8006b30:	4618      	mov	r0, r3
 8006b32:	f001 fc25 	bl	8008380 <RCCEx_PLL2_Config>
 8006b36:	4603      	mov	r3, r0
 8006b38:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006b3c:	e00f      	b.n	8006b5e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006b3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b42:	3328      	adds	r3, #40	@ 0x28
 8006b44:	2102      	movs	r1, #2
 8006b46:	4618      	mov	r0, r3
 8006b48:	f001 fccc 	bl	80084e4 <RCCEx_PLL3_Config>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006b52:	e004      	b.n	8006b5e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b54:	2301      	movs	r3, #1
 8006b56:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006b5a:	e000      	b.n	8006b5e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006b5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b5e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d10a      	bne.n	8006b7c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006b66:	4b98      	ldr	r3, [pc, #608]	@ (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006b68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b6a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006b6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b74:	4a94      	ldr	r2, [pc, #592]	@ (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006b76:	430b      	orrs	r3, r1
 8006b78:	6513      	str	r3, [r2, #80]	@ 0x50
 8006b7a:	e003      	b.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b7c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b80:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006b84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b8c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8006b90:	f04f 0900 	mov.w	r9, #0
 8006b94:	ea58 0309 	orrs.w	r3, r8, r9
 8006b98:	d047      	beq.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006b9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ba0:	2b04      	cmp	r3, #4
 8006ba2:	d82a      	bhi.n	8006bfa <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006ba4:	a201      	add	r2, pc, #4	@ (adr r2, 8006bac <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006ba6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006baa:	bf00      	nop
 8006bac:	08006bc1 	.word	0x08006bc1
 8006bb0:	08006bcf 	.word	0x08006bcf
 8006bb4:	08006be5 	.word	0x08006be5
 8006bb8:	08006c03 	.word	0x08006c03
 8006bbc:	08006c03 	.word	0x08006c03
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006bc0:	4b81      	ldr	r3, [pc, #516]	@ (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bc4:	4a80      	ldr	r2, [pc, #512]	@ (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006bc6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006bca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006bcc:	e01a      	b.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006bce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006bd2:	3308      	adds	r3, #8
 8006bd4:	2100      	movs	r1, #0
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	f001 fbd2 	bl	8008380 <RCCEx_PLL2_Config>
 8006bdc:	4603      	mov	r3, r0
 8006bde:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006be2:	e00f      	b.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006be4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006be8:	3328      	adds	r3, #40	@ 0x28
 8006bea:	2100      	movs	r1, #0
 8006bec:	4618      	mov	r0, r3
 8006bee:	f001 fc79 	bl	80084e4 <RCCEx_PLL3_Config>
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006bf8:	e004      	b.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006c00:	e000      	b.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006c02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c04:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d10a      	bne.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006c0c:	4b6e      	ldr	r3, [pc, #440]	@ (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006c0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c10:	f023 0107 	bic.w	r1, r3, #7
 8006c14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c1a:	4a6b      	ldr	r2, [pc, #428]	@ (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006c1c:	430b      	orrs	r3, r1
 8006c1e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006c20:	e003      	b.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c22:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c26:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006c2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c32:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8006c36:	f04f 0b00 	mov.w	fp, #0
 8006c3a:	ea5a 030b 	orrs.w	r3, sl, fp
 8006c3e:	d05b      	beq.n	8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8006c40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c44:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006c48:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006c4c:	d03b      	beq.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8006c4e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006c52:	d834      	bhi.n	8006cbe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006c54:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006c58:	d037      	beq.n	8006cca <HAL_RCCEx_PeriphCLKConfig+0x206>
 8006c5a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006c5e:	d82e      	bhi.n	8006cbe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006c60:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006c64:	d033      	beq.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8006c66:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006c6a:	d828      	bhi.n	8006cbe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006c6c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006c70:	d01a      	beq.n	8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8006c72:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006c76:	d822      	bhi.n	8006cbe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d003      	beq.n	8006c84 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8006c7c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006c80:	d007      	beq.n	8006c92 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8006c82:	e01c      	b.n	8006cbe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c84:	4b50      	ldr	r3, [pc, #320]	@ (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006c86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c88:	4a4f      	ldr	r2, [pc, #316]	@ (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006c8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006c8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006c90:	e01e      	b.n	8006cd0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006c92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c96:	3308      	adds	r3, #8
 8006c98:	2100      	movs	r1, #0
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	f001 fb70 	bl	8008380 <RCCEx_PLL2_Config>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006ca6:	e013      	b.n	8006cd0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006ca8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cac:	3328      	adds	r3, #40	@ 0x28
 8006cae:	2100      	movs	r1, #0
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	f001 fc17 	bl	80084e4 <RCCEx_PLL3_Config>
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006cbc:	e008      	b.n	8006cd0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006cc4:	e004      	b.n	8006cd0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006cc6:	bf00      	nop
 8006cc8:	e002      	b.n	8006cd0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006cca:	bf00      	nop
 8006ccc:	e000      	b.n	8006cd0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006cce:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006cd0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d10b      	bne.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006cd8:	4b3b      	ldr	r3, [pc, #236]	@ (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006cda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cdc:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006ce0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ce4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006ce8:	4a37      	ldr	r2, [pc, #220]	@ (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006cea:	430b      	orrs	r3, r1
 8006cec:	6593      	str	r3, [r2, #88]	@ 0x58
 8006cee:	e003      	b.n	8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cf0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006cf4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006cf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d00:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006d04:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006d08:	2300      	movs	r3, #0
 8006d0a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006d0e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006d12:	460b      	mov	r3, r1
 8006d14:	4313      	orrs	r3, r2
 8006d16:	d05d      	beq.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8006d18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d1c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006d20:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006d24:	d03b      	beq.n	8006d9e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8006d26:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006d2a:	d834      	bhi.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006d2c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006d30:	d037      	beq.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8006d32:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006d36:	d82e      	bhi.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006d38:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006d3c:	d033      	beq.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8006d3e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006d42:	d828      	bhi.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006d44:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006d48:	d01a      	beq.n	8006d80 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8006d4a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006d4e:	d822      	bhi.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d003      	beq.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8006d54:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006d58:	d007      	beq.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8006d5a:	e01c      	b.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d5c:	4b1a      	ldr	r3, [pc, #104]	@ (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d60:	4a19      	ldr	r2, [pc, #100]	@ (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006d62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d66:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006d68:	e01e      	b.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006d6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d6e:	3308      	adds	r3, #8
 8006d70:	2100      	movs	r1, #0
 8006d72:	4618      	mov	r0, r3
 8006d74:	f001 fb04 	bl	8008380 <RCCEx_PLL2_Config>
 8006d78:	4603      	mov	r3, r0
 8006d7a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006d7e:	e013      	b.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006d80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d84:	3328      	adds	r3, #40	@ 0x28
 8006d86:	2100      	movs	r1, #0
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f001 fbab 	bl	80084e4 <RCCEx_PLL3_Config>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006d94:	e008      	b.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006d96:	2301      	movs	r3, #1
 8006d98:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006d9c:	e004      	b.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006d9e:	bf00      	nop
 8006da0:	e002      	b.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006da2:	bf00      	nop
 8006da4:	e000      	b.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006da6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006da8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d10d      	bne.n	8006dcc <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006db0:	4b05      	ldr	r3, [pc, #20]	@ (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006db2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006db4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006db8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dbc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006dc0:	4a01      	ldr	r2, [pc, #4]	@ (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006dc2:	430b      	orrs	r3, r1
 8006dc4:	6593      	str	r3, [r2, #88]	@ 0x58
 8006dc6:	e005      	b.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8006dc8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dcc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006dd0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006dd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ddc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006de0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006de4:	2300      	movs	r3, #0
 8006de6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006dea:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006dee:	460b      	mov	r3, r1
 8006df0:	4313      	orrs	r3, r2
 8006df2:	d03a      	beq.n	8006e6a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8006df4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006df8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006dfa:	2b30      	cmp	r3, #48	@ 0x30
 8006dfc:	d01f      	beq.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8006dfe:	2b30      	cmp	r3, #48	@ 0x30
 8006e00:	d819      	bhi.n	8006e36 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8006e02:	2b20      	cmp	r3, #32
 8006e04:	d00c      	beq.n	8006e20 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8006e06:	2b20      	cmp	r3, #32
 8006e08:	d815      	bhi.n	8006e36 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d019      	beq.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006e0e:	2b10      	cmp	r3, #16
 8006e10:	d111      	bne.n	8006e36 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e12:	4baa      	ldr	r3, [pc, #680]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006e14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e16:	4aa9      	ldr	r2, [pc, #676]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006e18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e1c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8006e1e:	e011      	b.n	8006e44 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006e20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e24:	3308      	adds	r3, #8
 8006e26:	2102      	movs	r1, #2
 8006e28:	4618      	mov	r0, r3
 8006e2a:	f001 faa9 	bl	8008380 <RCCEx_PLL2_Config>
 8006e2e:	4603      	mov	r3, r0
 8006e30:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8006e34:	e006      	b.n	8006e44 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006e36:	2301      	movs	r3, #1
 8006e38:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006e3c:	e002      	b.n	8006e44 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8006e3e:	bf00      	nop
 8006e40:	e000      	b.n	8006e44 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8006e42:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e44:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d10a      	bne.n	8006e62 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006e4c:	4b9b      	ldr	r3, [pc, #620]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006e4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e50:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006e54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e5a:	4a98      	ldr	r2, [pc, #608]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006e5c:	430b      	orrs	r3, r1
 8006e5e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006e60:	e003      	b.n	8006e6a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e62:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e66:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006e6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e72:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006e76:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006e80:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006e84:	460b      	mov	r3, r1
 8006e86:	4313      	orrs	r3, r2
 8006e88:	d051      	beq.n	8006f2e <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006e8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e90:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006e94:	d035      	beq.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8006e96:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006e9a:	d82e      	bhi.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006e9c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006ea0:	d031      	beq.n	8006f06 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8006ea2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006ea6:	d828      	bhi.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006ea8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006eac:	d01a      	beq.n	8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8006eae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006eb2:	d822      	bhi.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d003      	beq.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8006eb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ebc:	d007      	beq.n	8006ece <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8006ebe:	e01c      	b.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ec0:	4b7e      	ldr	r3, [pc, #504]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006ec2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ec4:	4a7d      	ldr	r2, [pc, #500]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006ec6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006eca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006ecc:	e01c      	b.n	8006f08 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006ece:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ed2:	3308      	adds	r3, #8
 8006ed4:	2100      	movs	r1, #0
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f001 fa52 	bl	8008380 <RCCEx_PLL2_Config>
 8006edc:	4603      	mov	r3, r0
 8006ede:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006ee2:	e011      	b.n	8006f08 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006ee4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ee8:	3328      	adds	r3, #40	@ 0x28
 8006eea:	2100      	movs	r1, #0
 8006eec:	4618      	mov	r0, r3
 8006eee:	f001 faf9 	bl	80084e4 <RCCEx_PLL3_Config>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006ef8:	e006      	b.n	8006f08 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006efa:	2301      	movs	r3, #1
 8006efc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006f00:	e002      	b.n	8006f08 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8006f02:	bf00      	nop
 8006f04:	e000      	b.n	8006f08 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8006f06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f08:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d10a      	bne.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006f10:	4b6a      	ldr	r3, [pc, #424]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006f12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f14:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006f18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f1e:	4a67      	ldr	r2, [pc, #412]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006f20:	430b      	orrs	r3, r1
 8006f22:	6513      	str	r3, [r2, #80]	@ 0x50
 8006f24:	e003      	b.n	8006f2e <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f26:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f2a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006f2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f36:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006f3a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006f3e:	2300      	movs	r3, #0
 8006f40:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006f44:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006f48:	460b      	mov	r3, r1
 8006f4a:	4313      	orrs	r3, r2
 8006f4c:	d053      	beq.n	8006ff6 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006f4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f54:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006f58:	d033      	beq.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8006f5a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006f5e:	d82c      	bhi.n	8006fba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006f60:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006f64:	d02f      	beq.n	8006fc6 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8006f66:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006f6a:	d826      	bhi.n	8006fba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006f6c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006f70:	d02b      	beq.n	8006fca <HAL_RCCEx_PeriphCLKConfig+0x506>
 8006f72:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006f76:	d820      	bhi.n	8006fba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006f78:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006f7c:	d012      	beq.n	8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8006f7e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006f82:	d81a      	bhi.n	8006fba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d022      	beq.n	8006fce <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8006f88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f8c:	d115      	bne.n	8006fba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006f8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f92:	3308      	adds	r3, #8
 8006f94:	2101      	movs	r1, #1
 8006f96:	4618      	mov	r0, r3
 8006f98:	f001 f9f2 	bl	8008380 <RCCEx_PLL2_Config>
 8006f9c:	4603      	mov	r3, r0
 8006f9e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006fa2:	e015      	b.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006fa4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fa8:	3328      	adds	r3, #40	@ 0x28
 8006faa:	2101      	movs	r1, #1
 8006fac:	4618      	mov	r0, r3
 8006fae:	f001 fa99 	bl	80084e4 <RCCEx_PLL3_Config>
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006fb8:	e00a      	b.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006fba:	2301      	movs	r3, #1
 8006fbc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006fc0:	e006      	b.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006fc2:	bf00      	nop
 8006fc4:	e004      	b.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006fc6:	bf00      	nop
 8006fc8:	e002      	b.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006fca:	bf00      	nop
 8006fcc:	e000      	b.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006fce:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006fd0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d10a      	bne.n	8006fee <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006fd8:	4b38      	ldr	r3, [pc, #224]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006fda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006fdc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006fe0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fe4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006fe6:	4a35      	ldr	r2, [pc, #212]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006fe8:	430b      	orrs	r3, r1
 8006fea:	6513      	str	r3, [r2, #80]	@ 0x50
 8006fec:	e003      	b.n	8006ff6 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006ff2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006ff6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ffe:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8007002:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007006:	2300      	movs	r3, #0
 8007008:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800700c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007010:	460b      	mov	r3, r1
 8007012:	4313      	orrs	r3, r2
 8007014:	d058      	beq.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8007016:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800701a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800701e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007022:	d033      	beq.n	800708c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8007024:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007028:	d82c      	bhi.n	8007084 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800702a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800702e:	d02f      	beq.n	8007090 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8007030:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007034:	d826      	bhi.n	8007084 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007036:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800703a:	d02b      	beq.n	8007094 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800703c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007040:	d820      	bhi.n	8007084 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007042:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007046:	d012      	beq.n	800706e <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8007048:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800704c:	d81a      	bhi.n	8007084 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800704e:	2b00      	cmp	r3, #0
 8007050:	d022      	beq.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8007052:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007056:	d115      	bne.n	8007084 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007058:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800705c:	3308      	adds	r3, #8
 800705e:	2101      	movs	r1, #1
 8007060:	4618      	mov	r0, r3
 8007062:	f001 f98d 	bl	8008380 <RCCEx_PLL2_Config>
 8007066:	4603      	mov	r3, r0
 8007068:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800706c:	e015      	b.n	800709a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800706e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007072:	3328      	adds	r3, #40	@ 0x28
 8007074:	2101      	movs	r1, #1
 8007076:	4618      	mov	r0, r3
 8007078:	f001 fa34 	bl	80084e4 <RCCEx_PLL3_Config>
 800707c:	4603      	mov	r3, r0
 800707e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007082:	e00a      	b.n	800709a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8007084:	2301      	movs	r3, #1
 8007086:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800708a:	e006      	b.n	800709a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800708c:	bf00      	nop
 800708e:	e004      	b.n	800709a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007090:	bf00      	nop
 8007092:	e002      	b.n	800709a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007094:	bf00      	nop
 8007096:	e000      	b.n	800709a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007098:	bf00      	nop
    }

    if (ret == HAL_OK)
 800709a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d10e      	bne.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80070a2:	4b06      	ldr	r3, [pc, #24]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80070a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070a6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80070aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070ae:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80070b2:	4a02      	ldr	r2, [pc, #8]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80070b4:	430b      	orrs	r3, r1
 80070b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80070b8:	e006      	b.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0x604>
 80070ba:	bf00      	nop
 80070bc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80070c4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80070c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070d0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80070d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80070d8:	2300      	movs	r3, #0
 80070da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80070de:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80070e2:	460b      	mov	r3, r1
 80070e4:	4313      	orrs	r3, r2
 80070e6:	d037      	beq.n	8007158 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80070e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80070ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80070f2:	d00e      	beq.n	8007112 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 80070f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80070f8:	d816      	bhi.n	8007128 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d018      	beq.n	8007130 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 80070fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007102:	d111      	bne.n	8007128 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007104:	4bc4      	ldr	r3, [pc, #784]	@ (8007418 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007108:	4ac3      	ldr	r2, [pc, #780]	@ (8007418 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800710a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800710e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007110:	e00f      	b.n	8007132 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007112:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007116:	3308      	adds	r3, #8
 8007118:	2101      	movs	r1, #1
 800711a:	4618      	mov	r0, r3
 800711c:	f001 f930 	bl	8008380 <RCCEx_PLL2_Config>
 8007120:	4603      	mov	r3, r0
 8007122:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007126:	e004      	b.n	8007132 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007128:	2301      	movs	r3, #1
 800712a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800712e:	e000      	b.n	8007132 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8007130:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007132:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007136:	2b00      	cmp	r3, #0
 8007138:	d10a      	bne.n	8007150 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800713a:	4bb7      	ldr	r3, [pc, #732]	@ (8007418 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800713c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800713e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007142:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007146:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007148:	4ab3      	ldr	r2, [pc, #716]	@ (8007418 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800714a:	430b      	orrs	r3, r1
 800714c:	6513      	str	r3, [r2, #80]	@ 0x50
 800714e:	e003      	b.n	8007158 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007150:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007154:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007158:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800715c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007160:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8007164:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007168:	2300      	movs	r3, #0
 800716a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800716e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8007172:	460b      	mov	r3, r1
 8007174:	4313      	orrs	r3, r2
 8007176:	d039      	beq.n	80071ec <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8007178:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800717c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800717e:	2b03      	cmp	r3, #3
 8007180:	d81c      	bhi.n	80071bc <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8007182:	a201      	add	r2, pc, #4	@ (adr r2, 8007188 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8007184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007188:	080071c5 	.word	0x080071c5
 800718c:	08007199 	.word	0x08007199
 8007190:	080071a7 	.word	0x080071a7
 8007194:	080071c5 	.word	0x080071c5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007198:	4b9f      	ldr	r3, [pc, #636]	@ (8007418 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800719a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800719c:	4a9e      	ldr	r2, [pc, #632]	@ (8007418 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800719e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80071a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80071a4:	e00f      	b.n	80071c6 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80071a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071aa:	3308      	adds	r3, #8
 80071ac:	2102      	movs	r1, #2
 80071ae:	4618      	mov	r0, r3
 80071b0:	f001 f8e6 	bl	8008380 <RCCEx_PLL2_Config>
 80071b4:	4603      	mov	r3, r0
 80071b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 80071ba:	e004      	b.n	80071c6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80071bc:	2301      	movs	r3, #1
 80071be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80071c2:	e000      	b.n	80071c6 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 80071c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071c6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d10a      	bne.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80071ce:	4b92      	ldr	r3, [pc, #584]	@ (8007418 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80071d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071d2:	f023 0103 	bic.w	r1, r3, #3
 80071d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071dc:	4a8e      	ldr	r2, [pc, #568]	@ (8007418 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80071de:	430b      	orrs	r3, r1
 80071e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80071e2:	e003      	b.n	80071ec <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80071e8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80071ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071f4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80071f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80071fc:	2300      	movs	r3, #0
 80071fe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007202:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007206:	460b      	mov	r3, r1
 8007208:	4313      	orrs	r3, r2
 800720a:	f000 8099 	beq.w	8007340 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800720e:	4b83      	ldr	r3, [pc, #524]	@ (800741c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4a82      	ldr	r2, [pc, #520]	@ (800741c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007214:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007218:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800721a:	f7fc fa0b 	bl	8003634 <HAL_GetTick>
 800721e:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007222:	e00b      	b.n	800723c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007224:	f7fc fa06 	bl	8003634 <HAL_GetTick>
 8007228:	4602      	mov	r2, r0
 800722a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800722e:	1ad3      	subs	r3, r2, r3
 8007230:	2b64      	cmp	r3, #100	@ 0x64
 8007232:	d903      	bls.n	800723c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8007234:	2303      	movs	r3, #3
 8007236:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800723a:	e005      	b.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800723c:	4b77      	ldr	r3, [pc, #476]	@ (800741c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007244:	2b00      	cmp	r3, #0
 8007246:	d0ed      	beq.n	8007224 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8007248:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800724c:	2b00      	cmp	r3, #0
 800724e:	d173      	bne.n	8007338 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007250:	4b71      	ldr	r3, [pc, #452]	@ (8007418 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007252:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007254:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007258:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800725c:	4053      	eors	r3, r2
 800725e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007262:	2b00      	cmp	r3, #0
 8007264:	d015      	beq.n	8007292 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007266:	4b6c      	ldr	r3, [pc, #432]	@ (8007418 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007268:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800726a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800726e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007272:	4b69      	ldr	r3, [pc, #420]	@ (8007418 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007274:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007276:	4a68      	ldr	r2, [pc, #416]	@ (8007418 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007278:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800727c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800727e:	4b66      	ldr	r3, [pc, #408]	@ (8007418 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007280:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007282:	4a65      	ldr	r2, [pc, #404]	@ (8007418 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007284:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007288:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800728a:	4a63      	ldr	r2, [pc, #396]	@ (8007418 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800728c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007290:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007292:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007296:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800729a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800729e:	d118      	bne.n	80072d2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072a0:	f7fc f9c8 	bl	8003634 <HAL_GetTick>
 80072a4:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80072a8:	e00d      	b.n	80072c6 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80072aa:	f7fc f9c3 	bl	8003634 <HAL_GetTick>
 80072ae:	4602      	mov	r2, r0
 80072b0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80072b4:	1ad2      	subs	r2, r2, r3
 80072b6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80072ba:	429a      	cmp	r2, r3
 80072bc:	d903      	bls.n	80072c6 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 80072be:	2303      	movs	r3, #3
 80072c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 80072c4:	e005      	b.n	80072d2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80072c6:	4b54      	ldr	r3, [pc, #336]	@ (8007418 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80072c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072ca:	f003 0302 	and.w	r3, r3, #2
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d0eb      	beq.n	80072aa <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 80072d2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d129      	bne.n	800732e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80072da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072de:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80072e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80072e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80072ea:	d10e      	bne.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x846>
 80072ec:	4b4a      	ldr	r3, [pc, #296]	@ (8007418 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80072ee:	691b      	ldr	r3, [r3, #16]
 80072f0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80072f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072f8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80072fc:	091a      	lsrs	r2, r3, #4
 80072fe:	4b48      	ldr	r3, [pc, #288]	@ (8007420 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8007300:	4013      	ands	r3, r2
 8007302:	4a45      	ldr	r2, [pc, #276]	@ (8007418 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007304:	430b      	orrs	r3, r1
 8007306:	6113      	str	r3, [r2, #16]
 8007308:	e005      	b.n	8007316 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800730a:	4b43      	ldr	r3, [pc, #268]	@ (8007418 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800730c:	691b      	ldr	r3, [r3, #16]
 800730e:	4a42      	ldr	r2, [pc, #264]	@ (8007418 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007310:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007314:	6113      	str	r3, [r2, #16]
 8007316:	4b40      	ldr	r3, [pc, #256]	@ (8007418 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007318:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800731a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800731e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007322:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007326:	4a3c      	ldr	r2, [pc, #240]	@ (8007418 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007328:	430b      	orrs	r3, r1
 800732a:	6713      	str	r3, [r2, #112]	@ 0x70
 800732c:	e008      	b.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800732e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007332:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8007336:	e003      	b.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007338:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800733c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007340:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007348:	f002 0301 	and.w	r3, r2, #1
 800734c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007350:	2300      	movs	r3, #0
 8007352:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007356:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800735a:	460b      	mov	r3, r1
 800735c:	4313      	orrs	r3, r2
 800735e:	f000 808f 	beq.w	8007480 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8007362:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007366:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007368:	2b28      	cmp	r3, #40	@ 0x28
 800736a:	d871      	bhi.n	8007450 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800736c:	a201      	add	r2, pc, #4	@ (adr r2, 8007374 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800736e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007372:	bf00      	nop
 8007374:	08007459 	.word	0x08007459
 8007378:	08007451 	.word	0x08007451
 800737c:	08007451 	.word	0x08007451
 8007380:	08007451 	.word	0x08007451
 8007384:	08007451 	.word	0x08007451
 8007388:	08007451 	.word	0x08007451
 800738c:	08007451 	.word	0x08007451
 8007390:	08007451 	.word	0x08007451
 8007394:	08007425 	.word	0x08007425
 8007398:	08007451 	.word	0x08007451
 800739c:	08007451 	.word	0x08007451
 80073a0:	08007451 	.word	0x08007451
 80073a4:	08007451 	.word	0x08007451
 80073a8:	08007451 	.word	0x08007451
 80073ac:	08007451 	.word	0x08007451
 80073b0:	08007451 	.word	0x08007451
 80073b4:	0800743b 	.word	0x0800743b
 80073b8:	08007451 	.word	0x08007451
 80073bc:	08007451 	.word	0x08007451
 80073c0:	08007451 	.word	0x08007451
 80073c4:	08007451 	.word	0x08007451
 80073c8:	08007451 	.word	0x08007451
 80073cc:	08007451 	.word	0x08007451
 80073d0:	08007451 	.word	0x08007451
 80073d4:	08007459 	.word	0x08007459
 80073d8:	08007451 	.word	0x08007451
 80073dc:	08007451 	.word	0x08007451
 80073e0:	08007451 	.word	0x08007451
 80073e4:	08007451 	.word	0x08007451
 80073e8:	08007451 	.word	0x08007451
 80073ec:	08007451 	.word	0x08007451
 80073f0:	08007451 	.word	0x08007451
 80073f4:	08007459 	.word	0x08007459
 80073f8:	08007451 	.word	0x08007451
 80073fc:	08007451 	.word	0x08007451
 8007400:	08007451 	.word	0x08007451
 8007404:	08007451 	.word	0x08007451
 8007408:	08007451 	.word	0x08007451
 800740c:	08007451 	.word	0x08007451
 8007410:	08007451 	.word	0x08007451
 8007414:	08007459 	.word	0x08007459
 8007418:	58024400 	.word	0x58024400
 800741c:	58024800 	.word	0x58024800
 8007420:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007424:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007428:	3308      	adds	r3, #8
 800742a:	2101      	movs	r1, #1
 800742c:	4618      	mov	r0, r3
 800742e:	f000 ffa7 	bl	8008380 <RCCEx_PLL2_Config>
 8007432:	4603      	mov	r3, r0
 8007434:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007438:	e00f      	b.n	800745a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800743a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800743e:	3328      	adds	r3, #40	@ 0x28
 8007440:	2101      	movs	r1, #1
 8007442:	4618      	mov	r0, r3
 8007444:	f001 f84e 	bl	80084e4 <RCCEx_PLL3_Config>
 8007448:	4603      	mov	r3, r0
 800744a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800744e:	e004      	b.n	800745a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007450:	2301      	movs	r3, #1
 8007452:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007456:	e000      	b.n	800745a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8007458:	bf00      	nop
    }

    if (ret == HAL_OK)
 800745a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800745e:	2b00      	cmp	r3, #0
 8007460:	d10a      	bne.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007462:	4bbf      	ldr	r3, [pc, #764]	@ (8007760 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007464:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007466:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800746a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800746e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007470:	4abb      	ldr	r2, [pc, #748]	@ (8007760 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007472:	430b      	orrs	r3, r1
 8007474:	6553      	str	r3, [r2, #84]	@ 0x54
 8007476:	e003      	b.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007478:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800747c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007480:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007488:	f002 0302 	and.w	r3, r2, #2
 800748c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007490:	2300      	movs	r3, #0
 8007492:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007496:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800749a:	460b      	mov	r3, r1
 800749c:	4313      	orrs	r3, r2
 800749e:	d041      	beq.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80074a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074a6:	2b05      	cmp	r3, #5
 80074a8:	d824      	bhi.n	80074f4 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80074aa:	a201      	add	r2, pc, #4	@ (adr r2, 80074b0 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 80074ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074b0:	080074fd 	.word	0x080074fd
 80074b4:	080074c9 	.word	0x080074c9
 80074b8:	080074df 	.word	0x080074df
 80074bc:	080074fd 	.word	0x080074fd
 80074c0:	080074fd 	.word	0x080074fd
 80074c4:	080074fd 	.word	0x080074fd
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80074c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074cc:	3308      	adds	r3, #8
 80074ce:	2101      	movs	r1, #1
 80074d0:	4618      	mov	r0, r3
 80074d2:	f000 ff55 	bl	8008380 <RCCEx_PLL2_Config>
 80074d6:	4603      	mov	r3, r0
 80074d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80074dc:	e00f      	b.n	80074fe <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80074de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074e2:	3328      	adds	r3, #40	@ 0x28
 80074e4:	2101      	movs	r1, #1
 80074e6:	4618      	mov	r0, r3
 80074e8:	f000 fffc 	bl	80084e4 <RCCEx_PLL3_Config>
 80074ec:	4603      	mov	r3, r0
 80074ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80074f2:	e004      	b.n	80074fe <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80074f4:	2301      	movs	r3, #1
 80074f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80074fa:	e000      	b.n	80074fe <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 80074fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80074fe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007502:	2b00      	cmp	r3, #0
 8007504:	d10a      	bne.n	800751c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007506:	4b96      	ldr	r3, [pc, #600]	@ (8007760 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800750a:	f023 0107 	bic.w	r1, r3, #7
 800750e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007512:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007514:	4a92      	ldr	r2, [pc, #584]	@ (8007760 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007516:	430b      	orrs	r3, r1
 8007518:	6553      	str	r3, [r2, #84]	@ 0x54
 800751a:	e003      	b.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800751c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007520:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007524:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800752c:	f002 0304 	and.w	r3, r2, #4
 8007530:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007534:	2300      	movs	r3, #0
 8007536:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800753a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800753e:	460b      	mov	r3, r1
 8007540:	4313      	orrs	r3, r2
 8007542:	d044      	beq.n	80075ce <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007544:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007548:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800754c:	2b05      	cmp	r3, #5
 800754e:	d825      	bhi.n	800759c <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8007550:	a201      	add	r2, pc, #4	@ (adr r2, 8007558 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8007552:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007556:	bf00      	nop
 8007558:	080075a5 	.word	0x080075a5
 800755c:	08007571 	.word	0x08007571
 8007560:	08007587 	.word	0x08007587
 8007564:	080075a5 	.word	0x080075a5
 8007568:	080075a5 	.word	0x080075a5
 800756c:	080075a5 	.word	0x080075a5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007570:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007574:	3308      	adds	r3, #8
 8007576:	2101      	movs	r1, #1
 8007578:	4618      	mov	r0, r3
 800757a:	f000 ff01 	bl	8008380 <RCCEx_PLL2_Config>
 800757e:	4603      	mov	r3, r0
 8007580:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007584:	e00f      	b.n	80075a6 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007586:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800758a:	3328      	adds	r3, #40	@ 0x28
 800758c:	2101      	movs	r1, #1
 800758e:	4618      	mov	r0, r3
 8007590:	f000 ffa8 	bl	80084e4 <RCCEx_PLL3_Config>
 8007594:	4603      	mov	r3, r0
 8007596:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800759a:	e004      	b.n	80075a6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800759c:	2301      	movs	r3, #1
 800759e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80075a2:	e000      	b.n	80075a6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 80075a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d10b      	bne.n	80075c6 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80075ae:	4b6c      	ldr	r3, [pc, #432]	@ (8007760 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80075b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075b2:	f023 0107 	bic.w	r1, r3, #7
 80075b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075be:	4a68      	ldr	r2, [pc, #416]	@ (8007760 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80075c0:	430b      	orrs	r3, r1
 80075c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80075c4:	e003      	b.n	80075ce <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075c6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075ca:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80075ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075d6:	f002 0320 	and.w	r3, r2, #32
 80075da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80075de:	2300      	movs	r3, #0
 80075e0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80075e4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80075e8:	460b      	mov	r3, r1
 80075ea:	4313      	orrs	r3, r2
 80075ec:	d055      	beq.n	800769a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80075ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80075f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80075fa:	d033      	beq.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 80075fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007600:	d82c      	bhi.n	800765c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007602:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007606:	d02f      	beq.n	8007668 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8007608:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800760c:	d826      	bhi.n	800765c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800760e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007612:	d02b      	beq.n	800766c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8007614:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007618:	d820      	bhi.n	800765c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800761a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800761e:	d012      	beq.n	8007646 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8007620:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007624:	d81a      	bhi.n	800765c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007626:	2b00      	cmp	r3, #0
 8007628:	d022      	beq.n	8007670 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800762a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800762e:	d115      	bne.n	800765c <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007630:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007634:	3308      	adds	r3, #8
 8007636:	2100      	movs	r1, #0
 8007638:	4618      	mov	r0, r3
 800763a:	f000 fea1 	bl	8008380 <RCCEx_PLL2_Config>
 800763e:	4603      	mov	r3, r0
 8007640:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007644:	e015      	b.n	8007672 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007646:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800764a:	3328      	adds	r3, #40	@ 0x28
 800764c:	2102      	movs	r1, #2
 800764e:	4618      	mov	r0, r3
 8007650:	f000 ff48 	bl	80084e4 <RCCEx_PLL3_Config>
 8007654:	4603      	mov	r3, r0
 8007656:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800765a:	e00a      	b.n	8007672 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800765c:	2301      	movs	r3, #1
 800765e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007662:	e006      	b.n	8007672 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007664:	bf00      	nop
 8007666:	e004      	b.n	8007672 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007668:	bf00      	nop
 800766a:	e002      	b.n	8007672 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800766c:	bf00      	nop
 800766e:	e000      	b.n	8007672 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007670:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007672:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007676:	2b00      	cmp	r3, #0
 8007678:	d10b      	bne.n	8007692 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800767a:	4b39      	ldr	r3, [pc, #228]	@ (8007760 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800767c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800767e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007682:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007686:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800768a:	4a35      	ldr	r2, [pc, #212]	@ (8007760 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800768c:	430b      	orrs	r3, r1
 800768e:	6553      	str	r3, [r2, #84]	@ 0x54
 8007690:	e003      	b.n	800769a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007692:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007696:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800769a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800769e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076a2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80076a6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80076aa:	2300      	movs	r3, #0
 80076ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80076b0:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80076b4:	460b      	mov	r3, r1
 80076b6:	4313      	orrs	r3, r2
 80076b8:	d058      	beq.n	800776c <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80076ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80076c2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80076c6:	d033      	beq.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 80076c8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80076cc:	d82c      	bhi.n	8007728 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80076ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076d2:	d02f      	beq.n	8007734 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80076d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076d8:	d826      	bhi.n	8007728 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80076da:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80076de:	d02b      	beq.n	8007738 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 80076e0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80076e4:	d820      	bhi.n	8007728 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80076e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80076ea:	d012      	beq.n	8007712 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 80076ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80076f0:	d81a      	bhi.n	8007728 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d022      	beq.n	800773c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 80076f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076fa:	d115      	bne.n	8007728 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80076fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007700:	3308      	adds	r3, #8
 8007702:	2100      	movs	r1, #0
 8007704:	4618      	mov	r0, r3
 8007706:	f000 fe3b 	bl	8008380 <RCCEx_PLL2_Config>
 800770a:	4603      	mov	r3, r0
 800770c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007710:	e015      	b.n	800773e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007712:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007716:	3328      	adds	r3, #40	@ 0x28
 8007718:	2102      	movs	r1, #2
 800771a:	4618      	mov	r0, r3
 800771c:	f000 fee2 	bl	80084e4 <RCCEx_PLL3_Config>
 8007720:	4603      	mov	r3, r0
 8007722:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007726:	e00a      	b.n	800773e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007728:	2301      	movs	r3, #1
 800772a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800772e:	e006      	b.n	800773e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007730:	bf00      	nop
 8007732:	e004      	b.n	800773e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007734:	bf00      	nop
 8007736:	e002      	b.n	800773e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007738:	bf00      	nop
 800773a:	e000      	b.n	800773e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800773c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800773e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007742:	2b00      	cmp	r3, #0
 8007744:	d10e      	bne.n	8007764 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007746:	4b06      	ldr	r3, [pc, #24]	@ (8007760 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007748:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800774a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800774e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007752:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007756:	4a02      	ldr	r2, [pc, #8]	@ (8007760 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007758:	430b      	orrs	r3, r1
 800775a:	6593      	str	r3, [r2, #88]	@ 0x58
 800775c:	e006      	b.n	800776c <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800775e:	bf00      	nop
 8007760:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007764:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007768:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800776c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007774:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007778:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800777c:	2300      	movs	r3, #0
 800777e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007782:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007786:	460b      	mov	r3, r1
 8007788:	4313      	orrs	r3, r2
 800778a:	d055      	beq.n	8007838 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800778c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007790:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007794:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007798:	d033      	beq.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800779a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800779e:	d82c      	bhi.n	80077fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80077a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077a4:	d02f      	beq.n	8007806 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80077a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077aa:	d826      	bhi.n	80077fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80077ac:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80077b0:	d02b      	beq.n	800780a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80077b2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80077b6:	d820      	bhi.n	80077fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80077b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80077bc:	d012      	beq.n	80077e4 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80077be:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80077c2:	d81a      	bhi.n	80077fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d022      	beq.n	800780e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80077c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80077cc:	d115      	bne.n	80077fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80077ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077d2:	3308      	adds	r3, #8
 80077d4:	2100      	movs	r1, #0
 80077d6:	4618      	mov	r0, r3
 80077d8:	f000 fdd2 	bl	8008380 <RCCEx_PLL2_Config>
 80077dc:	4603      	mov	r3, r0
 80077de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80077e2:	e015      	b.n	8007810 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80077e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077e8:	3328      	adds	r3, #40	@ 0x28
 80077ea:	2102      	movs	r1, #2
 80077ec:	4618      	mov	r0, r3
 80077ee:	f000 fe79 	bl	80084e4 <RCCEx_PLL3_Config>
 80077f2:	4603      	mov	r3, r0
 80077f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80077f8:	e00a      	b.n	8007810 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80077fa:	2301      	movs	r3, #1
 80077fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007800:	e006      	b.n	8007810 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007802:	bf00      	nop
 8007804:	e004      	b.n	8007810 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007806:	bf00      	nop
 8007808:	e002      	b.n	8007810 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800780a:	bf00      	nop
 800780c:	e000      	b.n	8007810 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800780e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007810:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007814:	2b00      	cmp	r3, #0
 8007816:	d10b      	bne.n	8007830 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007818:	4ba0      	ldr	r3, [pc, #640]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800781a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800781c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007820:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007824:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007828:	4a9c      	ldr	r2, [pc, #624]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800782a:	430b      	orrs	r3, r1
 800782c:	6593      	str	r3, [r2, #88]	@ 0x58
 800782e:	e003      	b.n	8007838 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007830:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007834:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8007838:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800783c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007840:	f002 0308 	and.w	r3, r2, #8
 8007844:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007848:	2300      	movs	r3, #0
 800784a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800784e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007852:	460b      	mov	r3, r1
 8007854:	4313      	orrs	r3, r2
 8007856:	d01e      	beq.n	8007896 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8007858:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800785c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007860:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007864:	d10c      	bne.n	8007880 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007866:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800786a:	3328      	adds	r3, #40	@ 0x28
 800786c:	2102      	movs	r1, #2
 800786e:	4618      	mov	r0, r3
 8007870:	f000 fe38 	bl	80084e4 <RCCEx_PLL3_Config>
 8007874:	4603      	mov	r3, r0
 8007876:	2b00      	cmp	r3, #0
 8007878:	d002      	beq.n	8007880 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800787a:	2301      	movs	r3, #1
 800787c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8007880:	4b86      	ldr	r3, [pc, #536]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007882:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007884:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007888:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800788c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007890:	4a82      	ldr	r2, [pc, #520]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007892:	430b      	orrs	r3, r1
 8007894:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007896:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800789a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800789e:	f002 0310 	and.w	r3, r2, #16
 80078a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80078a6:	2300      	movs	r3, #0
 80078a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80078ac:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80078b0:	460b      	mov	r3, r1
 80078b2:	4313      	orrs	r3, r2
 80078b4:	d01e      	beq.n	80078f4 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80078b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80078be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078c2:	d10c      	bne.n	80078de <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80078c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078c8:	3328      	adds	r3, #40	@ 0x28
 80078ca:	2102      	movs	r1, #2
 80078cc:	4618      	mov	r0, r3
 80078ce:	f000 fe09 	bl	80084e4 <RCCEx_PLL3_Config>
 80078d2:	4603      	mov	r3, r0
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d002      	beq.n	80078de <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 80078d8:	2301      	movs	r3, #1
 80078da:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80078de:	4b6f      	ldr	r3, [pc, #444]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80078e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078e2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80078e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80078ee:	4a6b      	ldr	r2, [pc, #428]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80078f0:	430b      	orrs	r3, r1
 80078f2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80078f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078fc:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007900:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007902:	2300      	movs	r3, #0
 8007904:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007906:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800790a:	460b      	mov	r3, r1
 800790c:	4313      	orrs	r3, r2
 800790e:	d03e      	beq.n	800798e <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007910:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007914:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007918:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800791c:	d022      	beq.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800791e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007922:	d81b      	bhi.n	800795c <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8007924:	2b00      	cmp	r3, #0
 8007926:	d003      	beq.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8007928:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800792c:	d00b      	beq.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800792e:	e015      	b.n	800795c <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007930:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007934:	3308      	adds	r3, #8
 8007936:	2100      	movs	r1, #0
 8007938:	4618      	mov	r0, r3
 800793a:	f000 fd21 	bl	8008380 <RCCEx_PLL2_Config>
 800793e:	4603      	mov	r3, r0
 8007940:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007944:	e00f      	b.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007946:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800794a:	3328      	adds	r3, #40	@ 0x28
 800794c:	2102      	movs	r1, #2
 800794e:	4618      	mov	r0, r3
 8007950:	f000 fdc8 	bl	80084e4 <RCCEx_PLL3_Config>
 8007954:	4603      	mov	r3, r0
 8007956:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800795a:	e004      	b.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800795c:	2301      	movs	r3, #1
 800795e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007962:	e000      	b.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8007964:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007966:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800796a:	2b00      	cmp	r3, #0
 800796c:	d10b      	bne.n	8007986 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800796e:	4b4b      	ldr	r3, [pc, #300]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007972:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007976:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800797a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800797e:	4a47      	ldr	r2, [pc, #284]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007980:	430b      	orrs	r3, r1
 8007982:	6593      	str	r3, [r2, #88]	@ 0x58
 8007984:	e003      	b.n	800798e <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007986:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800798a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800798e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007996:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800799a:	673b      	str	r3, [r7, #112]	@ 0x70
 800799c:	2300      	movs	r3, #0
 800799e:	677b      	str	r3, [r7, #116]	@ 0x74
 80079a0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80079a4:	460b      	mov	r3, r1
 80079a6:	4313      	orrs	r3, r2
 80079a8:	d03b      	beq.n	8007a22 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80079aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80079b2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80079b6:	d01f      	beq.n	80079f8 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80079b8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80079bc:	d818      	bhi.n	80079f0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80079be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80079c2:	d003      	beq.n	80079cc <HAL_RCCEx_PeriphCLKConfig+0xf08>
 80079c4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80079c8:	d007      	beq.n	80079da <HAL_RCCEx_PeriphCLKConfig+0xf16>
 80079ca:	e011      	b.n	80079f0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80079cc:	4b33      	ldr	r3, [pc, #204]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80079ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079d0:	4a32      	ldr	r2, [pc, #200]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80079d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80079d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80079d8:	e00f      	b.n	80079fa <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80079da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079de:	3328      	adds	r3, #40	@ 0x28
 80079e0:	2101      	movs	r1, #1
 80079e2:	4618      	mov	r0, r3
 80079e4:	f000 fd7e 	bl	80084e4 <RCCEx_PLL3_Config>
 80079e8:	4603      	mov	r3, r0
 80079ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 80079ee:	e004      	b.n	80079fa <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80079f0:	2301      	movs	r3, #1
 80079f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80079f6:	e000      	b.n	80079fa <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 80079f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80079fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d10b      	bne.n	8007a1a <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007a02:	4b26      	ldr	r3, [pc, #152]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007a04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a06:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007a0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007a12:	4a22      	ldr	r2, [pc, #136]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007a14:	430b      	orrs	r3, r1
 8007a16:	6553      	str	r3, [r2, #84]	@ 0x54
 8007a18:	e003      	b.n	8007a22 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a1a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a1e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007a22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a2a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007a2e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007a30:	2300      	movs	r3, #0
 8007a32:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007a34:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007a38:	460b      	mov	r3, r1
 8007a3a:	4313      	orrs	r3, r2
 8007a3c:	d034      	beq.n	8007aa8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8007a3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d003      	beq.n	8007a50 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8007a48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a4c:	d007      	beq.n	8007a5e <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8007a4e:	e011      	b.n	8007a74 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a50:	4b12      	ldr	r3, [pc, #72]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a54:	4a11      	ldr	r2, [pc, #68]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007a56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007a5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007a5c:	e00e      	b.n	8007a7c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007a5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a62:	3308      	adds	r3, #8
 8007a64:	2102      	movs	r1, #2
 8007a66:	4618      	mov	r0, r3
 8007a68:	f000 fc8a 	bl	8008380 <RCCEx_PLL2_Config>
 8007a6c:	4603      	mov	r3, r0
 8007a6e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007a72:	e003      	b.n	8007a7c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8007a74:	2301      	movs	r3, #1
 8007a76:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007a7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a7c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d10d      	bne.n	8007aa0 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007a84:	4b05      	ldr	r3, [pc, #20]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007a86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a88:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007a8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a92:	4a02      	ldr	r2, [pc, #8]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007a94:	430b      	orrs	r3, r1
 8007a96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007a98:	e006      	b.n	8007aa8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8007a9a:	bf00      	nop
 8007a9c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007aa0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007aa4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007aa8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ab0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007ab4:	663b      	str	r3, [r7, #96]	@ 0x60
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	667b      	str	r3, [r7, #100]	@ 0x64
 8007aba:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007abe:	460b      	mov	r3, r1
 8007ac0:	4313      	orrs	r3, r2
 8007ac2:	d00c      	beq.n	8007ade <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007ac4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ac8:	3328      	adds	r3, #40	@ 0x28
 8007aca:	2102      	movs	r1, #2
 8007acc:	4618      	mov	r0, r3
 8007ace:	f000 fd09 	bl	80084e4 <RCCEx_PLL3_Config>
 8007ad2:	4603      	mov	r3, r0
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d002      	beq.n	8007ade <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8007ad8:	2301      	movs	r3, #1
 8007ada:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007ade:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ae6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007aea:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007aec:	2300      	movs	r3, #0
 8007aee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007af0:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007af4:	460b      	mov	r3, r1
 8007af6:	4313      	orrs	r3, r2
 8007af8:	d036      	beq.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8007afa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007afe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007b00:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007b04:	d018      	beq.n	8007b38 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8007b06:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007b0a:	d811      	bhi.n	8007b30 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8007b0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b10:	d014      	beq.n	8007b3c <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8007b12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b16:	d80b      	bhi.n	8007b30 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d011      	beq.n	8007b40 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8007b1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b20:	d106      	bne.n	8007b30 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b22:	4bb7      	ldr	r3, [pc, #732]	@ (8007e00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b26:	4ab6      	ldr	r2, [pc, #728]	@ (8007e00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007b2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007b2e:	e008      	b.n	8007b42 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b30:	2301      	movs	r3, #1
 8007b32:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007b36:	e004      	b.n	8007b42 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007b38:	bf00      	nop
 8007b3a:	e002      	b.n	8007b42 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007b3c:	bf00      	nop
 8007b3e:	e000      	b.n	8007b42 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007b40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b42:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d10a      	bne.n	8007b60 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007b4a:	4bad      	ldr	r3, [pc, #692]	@ (8007e00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b4e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007b52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b56:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007b58:	4aa9      	ldr	r2, [pc, #676]	@ (8007e00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b5a:	430b      	orrs	r3, r1
 8007b5c:	6553      	str	r3, [r2, #84]	@ 0x54
 8007b5e:	e003      	b.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b60:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b64:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007b68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b70:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007b74:	653b      	str	r3, [r7, #80]	@ 0x50
 8007b76:	2300      	movs	r3, #0
 8007b78:	657b      	str	r3, [r7, #84]	@ 0x54
 8007b7a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007b7e:	460b      	mov	r3, r1
 8007b80:	4313      	orrs	r3, r2
 8007b82:	d009      	beq.n	8007b98 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007b84:	4b9e      	ldr	r3, [pc, #632]	@ (8007e00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b88:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007b8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b92:	4a9b      	ldr	r2, [pc, #620]	@ (8007e00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b94:	430b      	orrs	r3, r1
 8007b96:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007b98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ba0:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007ba4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007baa:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007bae:	460b      	mov	r3, r1
 8007bb0:	4313      	orrs	r3, r2
 8007bb2:	d009      	beq.n	8007bc8 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007bb4:	4b92      	ldr	r3, [pc, #584]	@ (8007e00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007bb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007bb8:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8007bbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bc0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007bc2:	4a8f      	ldr	r2, [pc, #572]	@ (8007e00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007bc4:	430b      	orrs	r3, r1
 8007bc6:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007bc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bd0:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8007bd4:	643b      	str	r3, [r7, #64]	@ 0x40
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	647b      	str	r3, [r7, #68]	@ 0x44
 8007bda:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007bde:	460b      	mov	r3, r1
 8007be0:	4313      	orrs	r3, r2
 8007be2:	d00e      	beq.n	8007c02 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007be4:	4b86      	ldr	r3, [pc, #536]	@ (8007e00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007be6:	691b      	ldr	r3, [r3, #16]
 8007be8:	4a85      	ldr	r2, [pc, #532]	@ (8007e00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007bea:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007bee:	6113      	str	r3, [r2, #16]
 8007bf0:	4b83      	ldr	r3, [pc, #524]	@ (8007e00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007bf2:	6919      	ldr	r1, [r3, #16]
 8007bf4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bf8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007bfc:	4a80      	ldr	r2, [pc, #512]	@ (8007e00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007bfe:	430b      	orrs	r3, r1
 8007c00:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007c02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c0a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007c0e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007c10:	2300      	movs	r3, #0
 8007c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007c14:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007c18:	460b      	mov	r3, r1
 8007c1a:	4313      	orrs	r3, r2
 8007c1c:	d009      	beq.n	8007c32 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007c1e:	4b78      	ldr	r3, [pc, #480]	@ (8007e00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007c20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c22:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007c26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c2c:	4a74      	ldr	r2, [pc, #464]	@ (8007e00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007c2e:	430b      	orrs	r3, r1
 8007c30:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007c32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c3a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007c3e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007c40:	2300      	movs	r3, #0
 8007c42:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c44:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007c48:	460b      	mov	r3, r1
 8007c4a:	4313      	orrs	r3, r2
 8007c4c:	d00a      	beq.n	8007c64 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007c4e:	4b6c      	ldr	r3, [pc, #432]	@ (8007e00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007c50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c52:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8007c56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c5e:	4a68      	ldr	r2, [pc, #416]	@ (8007e00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007c60:	430b      	orrs	r3, r1
 8007c62:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007c64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c6c:	2100      	movs	r1, #0
 8007c6e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007c70:	f003 0301 	and.w	r3, r3, #1
 8007c74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007c76:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007c7a:	460b      	mov	r3, r1
 8007c7c:	4313      	orrs	r3, r2
 8007c7e:	d011      	beq.n	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007c80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c84:	3308      	adds	r3, #8
 8007c86:	2100      	movs	r1, #0
 8007c88:	4618      	mov	r0, r3
 8007c8a:	f000 fb79 	bl	8008380 <RCCEx_PLL2_Config>
 8007c8e:	4603      	mov	r3, r0
 8007c90:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007c94:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d003      	beq.n	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c9c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ca0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007ca4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cac:	2100      	movs	r1, #0
 8007cae:	6239      	str	r1, [r7, #32]
 8007cb0:	f003 0302 	and.w	r3, r3, #2
 8007cb4:	627b      	str	r3, [r7, #36]	@ 0x24
 8007cb6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007cba:	460b      	mov	r3, r1
 8007cbc:	4313      	orrs	r3, r2
 8007cbe:	d011      	beq.n	8007ce4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007cc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cc4:	3308      	adds	r3, #8
 8007cc6:	2101      	movs	r1, #1
 8007cc8:	4618      	mov	r0, r3
 8007cca:	f000 fb59 	bl	8008380 <RCCEx_PLL2_Config>
 8007cce:	4603      	mov	r3, r0
 8007cd0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007cd4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d003      	beq.n	8007ce4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cdc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ce0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007ce4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cec:	2100      	movs	r1, #0
 8007cee:	61b9      	str	r1, [r7, #24]
 8007cf0:	f003 0304 	and.w	r3, r3, #4
 8007cf4:	61fb      	str	r3, [r7, #28]
 8007cf6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007cfa:	460b      	mov	r3, r1
 8007cfc:	4313      	orrs	r3, r2
 8007cfe:	d011      	beq.n	8007d24 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007d00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d04:	3308      	adds	r3, #8
 8007d06:	2102      	movs	r1, #2
 8007d08:	4618      	mov	r0, r3
 8007d0a:	f000 fb39 	bl	8008380 <RCCEx_PLL2_Config>
 8007d0e:	4603      	mov	r3, r0
 8007d10:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007d14:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d003      	beq.n	8007d24 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d1c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d20:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007d24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d2c:	2100      	movs	r1, #0
 8007d2e:	6139      	str	r1, [r7, #16]
 8007d30:	f003 0308 	and.w	r3, r3, #8
 8007d34:	617b      	str	r3, [r7, #20]
 8007d36:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007d3a:	460b      	mov	r3, r1
 8007d3c:	4313      	orrs	r3, r2
 8007d3e:	d011      	beq.n	8007d64 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007d40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d44:	3328      	adds	r3, #40	@ 0x28
 8007d46:	2100      	movs	r1, #0
 8007d48:	4618      	mov	r0, r3
 8007d4a:	f000 fbcb 	bl	80084e4 <RCCEx_PLL3_Config>
 8007d4e:	4603      	mov	r3, r0
 8007d50:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8007d54:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d003      	beq.n	8007d64 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d5c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d60:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007d64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d6c:	2100      	movs	r1, #0
 8007d6e:	60b9      	str	r1, [r7, #8]
 8007d70:	f003 0310 	and.w	r3, r3, #16
 8007d74:	60fb      	str	r3, [r7, #12]
 8007d76:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007d7a:	460b      	mov	r3, r1
 8007d7c:	4313      	orrs	r3, r2
 8007d7e:	d011      	beq.n	8007da4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007d80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d84:	3328      	adds	r3, #40	@ 0x28
 8007d86:	2101      	movs	r1, #1
 8007d88:	4618      	mov	r0, r3
 8007d8a:	f000 fbab 	bl	80084e4 <RCCEx_PLL3_Config>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007d94:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d003      	beq.n	8007da4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d9c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007da0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007da4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dac:	2100      	movs	r1, #0
 8007dae:	6039      	str	r1, [r7, #0]
 8007db0:	f003 0320 	and.w	r3, r3, #32
 8007db4:	607b      	str	r3, [r7, #4]
 8007db6:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007dba:	460b      	mov	r3, r1
 8007dbc:	4313      	orrs	r3, r2
 8007dbe:	d011      	beq.n	8007de4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007dc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dc4:	3328      	adds	r3, #40	@ 0x28
 8007dc6:	2102      	movs	r1, #2
 8007dc8:	4618      	mov	r0, r3
 8007dca:	f000 fb8b 	bl	80084e4 <RCCEx_PLL3_Config>
 8007dce:	4603      	mov	r3, r0
 8007dd0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007dd4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d003      	beq.n	8007de4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ddc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007de0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8007de4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d101      	bne.n	8007df0 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8007dec:	2300      	movs	r3, #0
 8007dee:	e000      	b.n	8007df2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8007df0:	2301      	movs	r3, #1
}
 8007df2:	4618      	mov	r0, r3
 8007df4:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007dfe:	bf00      	nop
 8007e00:	58024400 	.word	0x58024400

08007e04 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007e08:	f7fe fdbe 	bl	8006988 <HAL_RCC_GetHCLKFreq>
 8007e0c:	4602      	mov	r2, r0
 8007e0e:	4b06      	ldr	r3, [pc, #24]	@ (8007e28 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007e10:	6a1b      	ldr	r3, [r3, #32]
 8007e12:	091b      	lsrs	r3, r3, #4
 8007e14:	f003 0307 	and.w	r3, r3, #7
 8007e18:	4904      	ldr	r1, [pc, #16]	@ (8007e2c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007e1a:	5ccb      	ldrb	r3, [r1, r3]
 8007e1c:	f003 031f 	and.w	r3, r3, #31
 8007e20:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007e24:	4618      	mov	r0, r3
 8007e26:	bd80      	pop	{r7, pc}
 8007e28:	58024400 	.word	0x58024400
 8007e2c:	08011dd8 	.word	0x08011dd8

08007e30 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007e30:	b480      	push	{r7}
 8007e32:	b089      	sub	sp, #36	@ 0x24
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007e38:	4ba1      	ldr	r3, [pc, #644]	@ (80080c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e3c:	f003 0303 	and.w	r3, r3, #3
 8007e40:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8007e42:	4b9f      	ldr	r3, [pc, #636]	@ (80080c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e46:	0b1b      	lsrs	r3, r3, #12
 8007e48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007e4c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007e4e:	4b9c      	ldr	r3, [pc, #624]	@ (80080c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e52:	091b      	lsrs	r3, r3, #4
 8007e54:	f003 0301 	and.w	r3, r3, #1
 8007e58:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8007e5a:	4b99      	ldr	r3, [pc, #612]	@ (80080c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007e5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e5e:	08db      	lsrs	r3, r3, #3
 8007e60:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007e64:	693a      	ldr	r2, [r7, #16]
 8007e66:	fb02 f303 	mul.w	r3, r2, r3
 8007e6a:	ee07 3a90 	vmov	s15, r3
 8007e6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e72:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007e76:	697b      	ldr	r3, [r7, #20]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	f000 8111 	beq.w	80080a0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007e7e:	69bb      	ldr	r3, [r7, #24]
 8007e80:	2b02      	cmp	r3, #2
 8007e82:	f000 8083 	beq.w	8007f8c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8007e86:	69bb      	ldr	r3, [r7, #24]
 8007e88:	2b02      	cmp	r3, #2
 8007e8a:	f200 80a1 	bhi.w	8007fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007e8e:	69bb      	ldr	r3, [r7, #24]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d003      	beq.n	8007e9c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007e94:	69bb      	ldr	r3, [r7, #24]
 8007e96:	2b01      	cmp	r3, #1
 8007e98:	d056      	beq.n	8007f48 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8007e9a:	e099      	b.n	8007fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e9c:	4b88      	ldr	r3, [pc, #544]	@ (80080c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f003 0320 	and.w	r3, r3, #32
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d02d      	beq.n	8007f04 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007ea8:	4b85      	ldr	r3, [pc, #532]	@ (80080c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	08db      	lsrs	r3, r3, #3
 8007eae:	f003 0303 	and.w	r3, r3, #3
 8007eb2:	4a84      	ldr	r2, [pc, #528]	@ (80080c4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007eb4:	fa22 f303 	lsr.w	r3, r2, r3
 8007eb8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007eba:	68bb      	ldr	r3, [r7, #8]
 8007ebc:	ee07 3a90 	vmov	s15, r3
 8007ec0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ec4:	697b      	ldr	r3, [r7, #20]
 8007ec6:	ee07 3a90 	vmov	s15, r3
 8007eca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ece:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ed2:	4b7b      	ldr	r3, [pc, #492]	@ (80080c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ed6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007eda:	ee07 3a90 	vmov	s15, r3
 8007ede:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ee2:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ee6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80080c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007eea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007eee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ef2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007ef6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007efa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007efe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007f02:	e087      	b.n	8008014 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007f04:	697b      	ldr	r3, [r7, #20]
 8007f06:	ee07 3a90 	vmov	s15, r3
 8007f0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f0e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80080cc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007f12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f16:	4b6a      	ldr	r3, [pc, #424]	@ (80080c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007f18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f1e:	ee07 3a90 	vmov	s15, r3
 8007f22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f26:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f2a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80080c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007f2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007f46:	e065      	b.n	8008014 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007f48:	697b      	ldr	r3, [r7, #20]
 8007f4a:	ee07 3a90 	vmov	s15, r3
 8007f4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f52:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80080d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007f56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f5a:	4b59      	ldr	r3, [pc, #356]	@ (80080c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007f5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f62:	ee07 3a90 	vmov	s15, r3
 8007f66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f6e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80080c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007f72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007f8a:	e043      	b.n	8008014 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007f8c:	697b      	ldr	r3, [r7, #20]
 8007f8e:	ee07 3a90 	vmov	s15, r3
 8007f92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f96:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80080d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007f9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f9e:	4b48      	ldr	r3, [pc, #288]	@ (80080c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fa6:	ee07 3a90 	vmov	s15, r3
 8007faa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007fae:	ed97 6a03 	vldr	s12, [r7, #12]
 8007fb2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80080c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007fb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007fba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007fbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007fc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007fc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007fca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007fce:	e021      	b.n	8008014 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	ee07 3a90 	vmov	s15, r3
 8007fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fda:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80080d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007fde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007fe2:	4b37      	ldr	r3, [pc, #220]	@ (80080c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007fe4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fe6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fea:	ee07 3a90 	vmov	s15, r3
 8007fee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ff2:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ff6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80080c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007ffa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ffe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008002:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008006:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800800a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800800e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008012:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008014:	4b2a      	ldr	r3, [pc, #168]	@ (80080c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008018:	0a5b      	lsrs	r3, r3, #9
 800801a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800801e:	ee07 3a90 	vmov	s15, r3
 8008022:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008026:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800802a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800802e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008032:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008036:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800803a:	ee17 2a90 	vmov	r2, s15
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8008042:	4b1f      	ldr	r3, [pc, #124]	@ (80080c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008044:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008046:	0c1b      	lsrs	r3, r3, #16
 8008048:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800804c:	ee07 3a90 	vmov	s15, r3
 8008050:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008054:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008058:	ee37 7a87 	vadd.f32	s14, s15, s14
 800805c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008060:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008064:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008068:	ee17 2a90 	vmov	r2, s15
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8008070:	4b13      	ldr	r3, [pc, #76]	@ (80080c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008074:	0e1b      	lsrs	r3, r3, #24
 8008076:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800807a:	ee07 3a90 	vmov	s15, r3
 800807e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008082:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008086:	ee37 7a87 	vadd.f32	s14, s15, s14
 800808a:	edd7 6a07 	vldr	s13, [r7, #28]
 800808e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008092:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008096:	ee17 2a90 	vmov	r2, s15
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800809e:	e008      	b.n	80080b2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2200      	movs	r2, #0
 80080a4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2200      	movs	r2, #0
 80080aa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2200      	movs	r2, #0
 80080b0:	609a      	str	r2, [r3, #8]
}
 80080b2:	bf00      	nop
 80080b4:	3724      	adds	r7, #36	@ 0x24
 80080b6:	46bd      	mov	sp, r7
 80080b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080bc:	4770      	bx	lr
 80080be:	bf00      	nop
 80080c0:	58024400 	.word	0x58024400
 80080c4:	03d09000 	.word	0x03d09000
 80080c8:	46000000 	.word	0x46000000
 80080cc:	4c742400 	.word	0x4c742400
 80080d0:	4a742400 	.word	0x4a742400
 80080d4:	4bb71b00 	.word	0x4bb71b00

080080d8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80080d8:	b480      	push	{r7}
 80080da:	b089      	sub	sp, #36	@ 0x24
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80080e0:	4ba1      	ldr	r3, [pc, #644]	@ (8008368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80080e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080e4:	f003 0303 	and.w	r3, r3, #3
 80080e8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80080ea:	4b9f      	ldr	r3, [pc, #636]	@ (8008368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80080ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080ee:	0d1b      	lsrs	r3, r3, #20
 80080f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80080f4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80080f6:	4b9c      	ldr	r3, [pc, #624]	@ (8008368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80080f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080fa:	0a1b      	lsrs	r3, r3, #8
 80080fc:	f003 0301 	and.w	r3, r3, #1
 8008100:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8008102:	4b99      	ldr	r3, [pc, #612]	@ (8008368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008106:	08db      	lsrs	r3, r3, #3
 8008108:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800810c:	693a      	ldr	r2, [r7, #16]
 800810e:	fb02 f303 	mul.w	r3, r2, r3
 8008112:	ee07 3a90 	vmov	s15, r3
 8008116:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800811a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800811e:	697b      	ldr	r3, [r7, #20]
 8008120:	2b00      	cmp	r3, #0
 8008122:	f000 8111 	beq.w	8008348 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008126:	69bb      	ldr	r3, [r7, #24]
 8008128:	2b02      	cmp	r3, #2
 800812a:	f000 8083 	beq.w	8008234 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800812e:	69bb      	ldr	r3, [r7, #24]
 8008130:	2b02      	cmp	r3, #2
 8008132:	f200 80a1 	bhi.w	8008278 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8008136:	69bb      	ldr	r3, [r7, #24]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d003      	beq.n	8008144 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800813c:	69bb      	ldr	r3, [r7, #24]
 800813e:	2b01      	cmp	r3, #1
 8008140:	d056      	beq.n	80081f0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008142:	e099      	b.n	8008278 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008144:	4b88      	ldr	r3, [pc, #544]	@ (8008368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f003 0320 	and.w	r3, r3, #32
 800814c:	2b00      	cmp	r3, #0
 800814e:	d02d      	beq.n	80081ac <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008150:	4b85      	ldr	r3, [pc, #532]	@ (8008368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	08db      	lsrs	r3, r3, #3
 8008156:	f003 0303 	and.w	r3, r3, #3
 800815a:	4a84      	ldr	r2, [pc, #528]	@ (800836c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800815c:	fa22 f303 	lsr.w	r3, r2, r3
 8008160:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	ee07 3a90 	vmov	s15, r3
 8008168:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800816c:	697b      	ldr	r3, [r7, #20]
 800816e:	ee07 3a90 	vmov	s15, r3
 8008172:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008176:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800817a:	4b7b      	ldr	r3, [pc, #492]	@ (8008368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800817c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800817e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008182:	ee07 3a90 	vmov	s15, r3
 8008186:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800818a:	ed97 6a03 	vldr	s12, [r7, #12]
 800818e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008370 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008192:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008196:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800819a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800819e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80081a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081a6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80081aa:	e087      	b.n	80082bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80081ac:	697b      	ldr	r3, [r7, #20]
 80081ae:	ee07 3a90 	vmov	s15, r3
 80081b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081b6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008374 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80081ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80081be:	4b6a      	ldr	r3, [pc, #424]	@ (8008368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80081c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081c6:	ee07 3a90 	vmov	s15, r3
 80081ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80081ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80081d2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008370 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80081d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80081da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80081de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80081e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80081e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80081ee:	e065      	b.n	80082bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80081f0:	697b      	ldr	r3, [r7, #20]
 80081f2:	ee07 3a90 	vmov	s15, r3
 80081f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081fa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008378 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80081fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008202:	4b59      	ldr	r3, [pc, #356]	@ (8008368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008206:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800820a:	ee07 3a90 	vmov	s15, r3
 800820e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008212:	ed97 6a03 	vldr	s12, [r7, #12]
 8008216:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008370 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800821a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800821e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008222:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008226:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800822a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800822e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008232:	e043      	b.n	80082bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008234:	697b      	ldr	r3, [r7, #20]
 8008236:	ee07 3a90 	vmov	s15, r3
 800823a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800823e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800837c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008242:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008246:	4b48      	ldr	r3, [pc, #288]	@ (8008368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800824a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800824e:	ee07 3a90 	vmov	s15, r3
 8008252:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008256:	ed97 6a03 	vldr	s12, [r7, #12]
 800825a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008370 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800825e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008262:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008266:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800826a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800826e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008272:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008276:	e021      	b.n	80082bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008278:	697b      	ldr	r3, [r7, #20]
 800827a:	ee07 3a90 	vmov	s15, r3
 800827e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008282:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008378 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008286:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800828a:	4b37      	ldr	r3, [pc, #220]	@ (8008368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800828c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800828e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008292:	ee07 3a90 	vmov	s15, r3
 8008296:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800829a:	ed97 6a03 	vldr	s12, [r7, #12]
 800829e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008370 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80082a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80082a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80082aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80082ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80082b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80082b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80082ba:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80082bc:	4b2a      	ldr	r3, [pc, #168]	@ (8008368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80082be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082c0:	0a5b      	lsrs	r3, r3, #9
 80082c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80082c6:	ee07 3a90 	vmov	s15, r3
 80082ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80082d2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80082d6:	edd7 6a07 	vldr	s13, [r7, #28]
 80082da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80082de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80082e2:	ee17 2a90 	vmov	r2, s15
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80082ea:	4b1f      	ldr	r3, [pc, #124]	@ (8008368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80082ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082ee:	0c1b      	lsrs	r3, r3, #16
 80082f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80082f4:	ee07 3a90 	vmov	s15, r3
 80082f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008300:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008304:	edd7 6a07 	vldr	s13, [r7, #28]
 8008308:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800830c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008310:	ee17 2a90 	vmov	r2, s15
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8008318:	4b13      	ldr	r3, [pc, #76]	@ (8008368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800831a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800831c:	0e1b      	lsrs	r3, r3, #24
 800831e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008322:	ee07 3a90 	vmov	s15, r3
 8008326:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800832a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800832e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008332:	edd7 6a07 	vldr	s13, [r7, #28]
 8008336:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800833a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800833e:	ee17 2a90 	vmov	r2, s15
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008346:	e008      	b.n	800835a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2200      	movs	r2, #0
 800834c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2200      	movs	r2, #0
 8008352:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2200      	movs	r2, #0
 8008358:	609a      	str	r2, [r3, #8]
}
 800835a:	bf00      	nop
 800835c:	3724      	adds	r7, #36	@ 0x24
 800835e:	46bd      	mov	sp, r7
 8008360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008364:	4770      	bx	lr
 8008366:	bf00      	nop
 8008368:	58024400 	.word	0x58024400
 800836c:	03d09000 	.word	0x03d09000
 8008370:	46000000 	.word	0x46000000
 8008374:	4c742400 	.word	0x4c742400
 8008378:	4a742400 	.word	0x4a742400
 800837c:	4bb71b00 	.word	0x4bb71b00

08008380 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008380:	b580      	push	{r7, lr}
 8008382:	b084      	sub	sp, #16
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
 8008388:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800838a:	2300      	movs	r3, #0
 800838c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800838e:	4b53      	ldr	r3, [pc, #332]	@ (80084dc <RCCEx_PLL2_Config+0x15c>)
 8008390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008392:	f003 0303 	and.w	r3, r3, #3
 8008396:	2b03      	cmp	r3, #3
 8008398:	d101      	bne.n	800839e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800839a:	2301      	movs	r3, #1
 800839c:	e099      	b.n	80084d2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800839e:	4b4f      	ldr	r3, [pc, #316]	@ (80084dc <RCCEx_PLL2_Config+0x15c>)
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	4a4e      	ldr	r2, [pc, #312]	@ (80084dc <RCCEx_PLL2_Config+0x15c>)
 80083a4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80083a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80083aa:	f7fb f943 	bl	8003634 <HAL_GetTick>
 80083ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80083b0:	e008      	b.n	80083c4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80083b2:	f7fb f93f 	bl	8003634 <HAL_GetTick>
 80083b6:	4602      	mov	r2, r0
 80083b8:	68bb      	ldr	r3, [r7, #8]
 80083ba:	1ad3      	subs	r3, r2, r3
 80083bc:	2b02      	cmp	r3, #2
 80083be:	d901      	bls.n	80083c4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80083c0:	2303      	movs	r3, #3
 80083c2:	e086      	b.n	80084d2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80083c4:	4b45      	ldr	r3, [pc, #276]	@ (80084dc <RCCEx_PLL2_Config+0x15c>)
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d1f0      	bne.n	80083b2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80083d0:	4b42      	ldr	r3, [pc, #264]	@ (80084dc <RCCEx_PLL2_Config+0x15c>)
 80083d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083d4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	031b      	lsls	r3, r3, #12
 80083de:	493f      	ldr	r1, [pc, #252]	@ (80084dc <RCCEx_PLL2_Config+0x15c>)
 80083e0:	4313      	orrs	r3, r2
 80083e2:	628b      	str	r3, [r1, #40]	@ 0x28
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	685b      	ldr	r3, [r3, #4]
 80083e8:	3b01      	subs	r3, #1
 80083ea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	689b      	ldr	r3, [r3, #8]
 80083f2:	3b01      	subs	r3, #1
 80083f4:	025b      	lsls	r3, r3, #9
 80083f6:	b29b      	uxth	r3, r3
 80083f8:	431a      	orrs	r2, r3
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	68db      	ldr	r3, [r3, #12]
 80083fe:	3b01      	subs	r3, #1
 8008400:	041b      	lsls	r3, r3, #16
 8008402:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008406:	431a      	orrs	r2, r3
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	691b      	ldr	r3, [r3, #16]
 800840c:	3b01      	subs	r3, #1
 800840e:	061b      	lsls	r3, r3, #24
 8008410:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008414:	4931      	ldr	r1, [pc, #196]	@ (80084dc <RCCEx_PLL2_Config+0x15c>)
 8008416:	4313      	orrs	r3, r2
 8008418:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800841a:	4b30      	ldr	r3, [pc, #192]	@ (80084dc <RCCEx_PLL2_Config+0x15c>)
 800841c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800841e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	695b      	ldr	r3, [r3, #20]
 8008426:	492d      	ldr	r1, [pc, #180]	@ (80084dc <RCCEx_PLL2_Config+0x15c>)
 8008428:	4313      	orrs	r3, r2
 800842a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800842c:	4b2b      	ldr	r3, [pc, #172]	@ (80084dc <RCCEx_PLL2_Config+0x15c>)
 800842e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008430:	f023 0220 	bic.w	r2, r3, #32
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	699b      	ldr	r3, [r3, #24]
 8008438:	4928      	ldr	r1, [pc, #160]	@ (80084dc <RCCEx_PLL2_Config+0x15c>)
 800843a:	4313      	orrs	r3, r2
 800843c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800843e:	4b27      	ldr	r3, [pc, #156]	@ (80084dc <RCCEx_PLL2_Config+0x15c>)
 8008440:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008442:	4a26      	ldr	r2, [pc, #152]	@ (80084dc <RCCEx_PLL2_Config+0x15c>)
 8008444:	f023 0310 	bic.w	r3, r3, #16
 8008448:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800844a:	4b24      	ldr	r3, [pc, #144]	@ (80084dc <RCCEx_PLL2_Config+0x15c>)
 800844c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800844e:	4b24      	ldr	r3, [pc, #144]	@ (80084e0 <RCCEx_PLL2_Config+0x160>)
 8008450:	4013      	ands	r3, r2
 8008452:	687a      	ldr	r2, [r7, #4]
 8008454:	69d2      	ldr	r2, [r2, #28]
 8008456:	00d2      	lsls	r2, r2, #3
 8008458:	4920      	ldr	r1, [pc, #128]	@ (80084dc <RCCEx_PLL2_Config+0x15c>)
 800845a:	4313      	orrs	r3, r2
 800845c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800845e:	4b1f      	ldr	r3, [pc, #124]	@ (80084dc <RCCEx_PLL2_Config+0x15c>)
 8008460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008462:	4a1e      	ldr	r2, [pc, #120]	@ (80084dc <RCCEx_PLL2_Config+0x15c>)
 8008464:	f043 0310 	orr.w	r3, r3, #16
 8008468:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d106      	bne.n	800847e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008470:	4b1a      	ldr	r3, [pc, #104]	@ (80084dc <RCCEx_PLL2_Config+0x15c>)
 8008472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008474:	4a19      	ldr	r2, [pc, #100]	@ (80084dc <RCCEx_PLL2_Config+0x15c>)
 8008476:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800847a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800847c:	e00f      	b.n	800849e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	2b01      	cmp	r3, #1
 8008482:	d106      	bne.n	8008492 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008484:	4b15      	ldr	r3, [pc, #84]	@ (80084dc <RCCEx_PLL2_Config+0x15c>)
 8008486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008488:	4a14      	ldr	r2, [pc, #80]	@ (80084dc <RCCEx_PLL2_Config+0x15c>)
 800848a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800848e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008490:	e005      	b.n	800849e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008492:	4b12      	ldr	r3, [pc, #72]	@ (80084dc <RCCEx_PLL2_Config+0x15c>)
 8008494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008496:	4a11      	ldr	r2, [pc, #68]	@ (80084dc <RCCEx_PLL2_Config+0x15c>)
 8008498:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800849c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800849e:	4b0f      	ldr	r3, [pc, #60]	@ (80084dc <RCCEx_PLL2_Config+0x15c>)
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	4a0e      	ldr	r2, [pc, #56]	@ (80084dc <RCCEx_PLL2_Config+0x15c>)
 80084a4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80084a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80084aa:	f7fb f8c3 	bl	8003634 <HAL_GetTick>
 80084ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80084b0:	e008      	b.n	80084c4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80084b2:	f7fb f8bf 	bl	8003634 <HAL_GetTick>
 80084b6:	4602      	mov	r2, r0
 80084b8:	68bb      	ldr	r3, [r7, #8]
 80084ba:	1ad3      	subs	r3, r2, r3
 80084bc:	2b02      	cmp	r3, #2
 80084be:	d901      	bls.n	80084c4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80084c0:	2303      	movs	r3, #3
 80084c2:	e006      	b.n	80084d2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80084c4:	4b05      	ldr	r3, [pc, #20]	@ (80084dc <RCCEx_PLL2_Config+0x15c>)
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d0f0      	beq.n	80084b2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80084d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80084d2:	4618      	mov	r0, r3
 80084d4:	3710      	adds	r7, #16
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bd80      	pop	{r7, pc}
 80084da:	bf00      	nop
 80084dc:	58024400 	.word	0x58024400
 80084e0:	ffff0007 	.word	0xffff0007

080084e4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b084      	sub	sp, #16
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
 80084ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80084ee:	2300      	movs	r3, #0
 80084f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80084f2:	4b53      	ldr	r3, [pc, #332]	@ (8008640 <RCCEx_PLL3_Config+0x15c>)
 80084f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084f6:	f003 0303 	and.w	r3, r3, #3
 80084fa:	2b03      	cmp	r3, #3
 80084fc:	d101      	bne.n	8008502 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80084fe:	2301      	movs	r3, #1
 8008500:	e099      	b.n	8008636 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008502:	4b4f      	ldr	r3, [pc, #316]	@ (8008640 <RCCEx_PLL3_Config+0x15c>)
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	4a4e      	ldr	r2, [pc, #312]	@ (8008640 <RCCEx_PLL3_Config+0x15c>)
 8008508:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800850c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800850e:	f7fb f891 	bl	8003634 <HAL_GetTick>
 8008512:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008514:	e008      	b.n	8008528 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008516:	f7fb f88d 	bl	8003634 <HAL_GetTick>
 800851a:	4602      	mov	r2, r0
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	1ad3      	subs	r3, r2, r3
 8008520:	2b02      	cmp	r3, #2
 8008522:	d901      	bls.n	8008528 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008524:	2303      	movs	r3, #3
 8008526:	e086      	b.n	8008636 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008528:	4b45      	ldr	r3, [pc, #276]	@ (8008640 <RCCEx_PLL3_Config+0x15c>)
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008530:	2b00      	cmp	r3, #0
 8008532:	d1f0      	bne.n	8008516 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008534:	4b42      	ldr	r3, [pc, #264]	@ (8008640 <RCCEx_PLL3_Config+0x15c>)
 8008536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008538:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	051b      	lsls	r3, r3, #20
 8008542:	493f      	ldr	r1, [pc, #252]	@ (8008640 <RCCEx_PLL3_Config+0x15c>)
 8008544:	4313      	orrs	r3, r2
 8008546:	628b      	str	r3, [r1, #40]	@ 0x28
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	685b      	ldr	r3, [r3, #4]
 800854c:	3b01      	subs	r3, #1
 800854e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	689b      	ldr	r3, [r3, #8]
 8008556:	3b01      	subs	r3, #1
 8008558:	025b      	lsls	r3, r3, #9
 800855a:	b29b      	uxth	r3, r3
 800855c:	431a      	orrs	r2, r3
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	68db      	ldr	r3, [r3, #12]
 8008562:	3b01      	subs	r3, #1
 8008564:	041b      	lsls	r3, r3, #16
 8008566:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800856a:	431a      	orrs	r2, r3
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	691b      	ldr	r3, [r3, #16]
 8008570:	3b01      	subs	r3, #1
 8008572:	061b      	lsls	r3, r3, #24
 8008574:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008578:	4931      	ldr	r1, [pc, #196]	@ (8008640 <RCCEx_PLL3_Config+0x15c>)
 800857a:	4313      	orrs	r3, r2
 800857c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800857e:	4b30      	ldr	r3, [pc, #192]	@ (8008640 <RCCEx_PLL3_Config+0x15c>)
 8008580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008582:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	695b      	ldr	r3, [r3, #20]
 800858a:	492d      	ldr	r1, [pc, #180]	@ (8008640 <RCCEx_PLL3_Config+0x15c>)
 800858c:	4313      	orrs	r3, r2
 800858e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008590:	4b2b      	ldr	r3, [pc, #172]	@ (8008640 <RCCEx_PLL3_Config+0x15c>)
 8008592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008594:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	699b      	ldr	r3, [r3, #24]
 800859c:	4928      	ldr	r1, [pc, #160]	@ (8008640 <RCCEx_PLL3_Config+0x15c>)
 800859e:	4313      	orrs	r3, r2
 80085a0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80085a2:	4b27      	ldr	r3, [pc, #156]	@ (8008640 <RCCEx_PLL3_Config+0x15c>)
 80085a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085a6:	4a26      	ldr	r2, [pc, #152]	@ (8008640 <RCCEx_PLL3_Config+0x15c>)
 80085a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80085ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80085ae:	4b24      	ldr	r3, [pc, #144]	@ (8008640 <RCCEx_PLL3_Config+0x15c>)
 80085b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80085b2:	4b24      	ldr	r3, [pc, #144]	@ (8008644 <RCCEx_PLL3_Config+0x160>)
 80085b4:	4013      	ands	r3, r2
 80085b6:	687a      	ldr	r2, [r7, #4]
 80085b8:	69d2      	ldr	r2, [r2, #28]
 80085ba:	00d2      	lsls	r2, r2, #3
 80085bc:	4920      	ldr	r1, [pc, #128]	@ (8008640 <RCCEx_PLL3_Config+0x15c>)
 80085be:	4313      	orrs	r3, r2
 80085c0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80085c2:	4b1f      	ldr	r3, [pc, #124]	@ (8008640 <RCCEx_PLL3_Config+0x15c>)
 80085c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085c6:	4a1e      	ldr	r2, [pc, #120]	@ (8008640 <RCCEx_PLL3_Config+0x15c>)
 80085c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80085cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d106      	bne.n	80085e2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80085d4:	4b1a      	ldr	r3, [pc, #104]	@ (8008640 <RCCEx_PLL3_Config+0x15c>)
 80085d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085d8:	4a19      	ldr	r2, [pc, #100]	@ (8008640 <RCCEx_PLL3_Config+0x15c>)
 80085da:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80085de:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80085e0:	e00f      	b.n	8008602 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	2b01      	cmp	r3, #1
 80085e6:	d106      	bne.n	80085f6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80085e8:	4b15      	ldr	r3, [pc, #84]	@ (8008640 <RCCEx_PLL3_Config+0x15c>)
 80085ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085ec:	4a14      	ldr	r2, [pc, #80]	@ (8008640 <RCCEx_PLL3_Config+0x15c>)
 80085ee:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80085f2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80085f4:	e005      	b.n	8008602 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80085f6:	4b12      	ldr	r3, [pc, #72]	@ (8008640 <RCCEx_PLL3_Config+0x15c>)
 80085f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085fa:	4a11      	ldr	r2, [pc, #68]	@ (8008640 <RCCEx_PLL3_Config+0x15c>)
 80085fc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008600:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008602:	4b0f      	ldr	r3, [pc, #60]	@ (8008640 <RCCEx_PLL3_Config+0x15c>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	4a0e      	ldr	r2, [pc, #56]	@ (8008640 <RCCEx_PLL3_Config+0x15c>)
 8008608:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800860c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800860e:	f7fb f811 	bl	8003634 <HAL_GetTick>
 8008612:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008614:	e008      	b.n	8008628 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008616:	f7fb f80d 	bl	8003634 <HAL_GetTick>
 800861a:	4602      	mov	r2, r0
 800861c:	68bb      	ldr	r3, [r7, #8]
 800861e:	1ad3      	subs	r3, r2, r3
 8008620:	2b02      	cmp	r3, #2
 8008622:	d901      	bls.n	8008628 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008624:	2303      	movs	r3, #3
 8008626:	e006      	b.n	8008636 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008628:	4b05      	ldr	r3, [pc, #20]	@ (8008640 <RCCEx_PLL3_Config+0x15c>)
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008630:	2b00      	cmp	r3, #0
 8008632:	d0f0      	beq.n	8008616 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008634:	7bfb      	ldrb	r3, [r7, #15]
}
 8008636:	4618      	mov	r0, r3
 8008638:	3710      	adds	r7, #16
 800863a:	46bd      	mov	sp, r7
 800863c:	bd80      	pop	{r7, pc}
 800863e:	bf00      	nop
 8008640:	58024400 	.word	0x58024400
 8008644:	ffff0007 	.word	0xffff0007

08008648 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b084      	sub	sp, #16
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2b00      	cmp	r3, #0
 8008654:	d101      	bne.n	800865a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008656:	2301      	movs	r3, #1
 8008658:	e10f      	b.n	800887a <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	2200      	movs	r2, #0
 800865e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	4a87      	ldr	r2, [pc, #540]	@ (8008884 <HAL_SPI_Init+0x23c>)
 8008666:	4293      	cmp	r3, r2
 8008668:	d00f      	beq.n	800868a <HAL_SPI_Init+0x42>
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	4a86      	ldr	r2, [pc, #536]	@ (8008888 <HAL_SPI_Init+0x240>)
 8008670:	4293      	cmp	r3, r2
 8008672:	d00a      	beq.n	800868a <HAL_SPI_Init+0x42>
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	4a84      	ldr	r2, [pc, #528]	@ (800888c <HAL_SPI_Init+0x244>)
 800867a:	4293      	cmp	r3, r2
 800867c:	d005      	beq.n	800868a <HAL_SPI_Init+0x42>
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	68db      	ldr	r3, [r3, #12]
 8008682:	2b0f      	cmp	r3, #15
 8008684:	d901      	bls.n	800868a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8008686:	2301      	movs	r3, #1
 8008688:	e0f7      	b.n	800887a <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800868a:	6878      	ldr	r0, [r7, #4]
 800868c:	f000 ff22 	bl	80094d4 <SPI_GetPacketSize>
 8008690:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	4a7b      	ldr	r2, [pc, #492]	@ (8008884 <HAL_SPI_Init+0x23c>)
 8008698:	4293      	cmp	r3, r2
 800869a:	d00c      	beq.n	80086b6 <HAL_SPI_Init+0x6e>
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	4a79      	ldr	r2, [pc, #484]	@ (8008888 <HAL_SPI_Init+0x240>)
 80086a2:	4293      	cmp	r3, r2
 80086a4:	d007      	beq.n	80086b6 <HAL_SPI_Init+0x6e>
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	4a78      	ldr	r2, [pc, #480]	@ (800888c <HAL_SPI_Init+0x244>)
 80086ac:	4293      	cmp	r3, r2
 80086ae:	d002      	beq.n	80086b6 <HAL_SPI_Init+0x6e>
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	2b08      	cmp	r3, #8
 80086b4:	d811      	bhi.n	80086da <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80086ba:	4a72      	ldr	r2, [pc, #456]	@ (8008884 <HAL_SPI_Init+0x23c>)
 80086bc:	4293      	cmp	r3, r2
 80086be:	d009      	beq.n	80086d4 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	4a70      	ldr	r2, [pc, #448]	@ (8008888 <HAL_SPI_Init+0x240>)
 80086c6:	4293      	cmp	r3, r2
 80086c8:	d004      	beq.n	80086d4 <HAL_SPI_Init+0x8c>
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	4a6f      	ldr	r2, [pc, #444]	@ (800888c <HAL_SPI_Init+0x244>)
 80086d0:	4293      	cmp	r3, r2
 80086d2:	d104      	bne.n	80086de <HAL_SPI_Init+0x96>
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	2b10      	cmp	r3, #16
 80086d8:	d901      	bls.n	80086de <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 80086da:	2301      	movs	r3, #1
 80086dc:	e0cd      	b.n	800887a <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80086e4:	b2db      	uxtb	r3, r3
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d106      	bne.n	80086f8 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2200      	movs	r2, #0
 80086ee:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80086f2:	6878      	ldr	r0, [r7, #4]
 80086f4:	f7fa facc 	bl	8002c90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2202      	movs	r2, #2
 80086fc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	681a      	ldr	r2, [r3, #0]
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	f022 0201 	bic.w	r2, r2, #1
 800870e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	689b      	ldr	r3, [r3, #8]
 8008716:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800871a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	699b      	ldr	r3, [r3, #24]
 8008720:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008724:	d119      	bne.n	800875a <HAL_SPI_Init+0x112>
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	685b      	ldr	r3, [r3, #4]
 800872a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800872e:	d103      	bne.n	8008738 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008734:	2b00      	cmp	r3, #0
 8008736:	d008      	beq.n	800874a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800873c:	2b00      	cmp	r3, #0
 800873e:	d10c      	bne.n	800875a <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008744:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008748:	d107      	bne.n	800875a <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	681a      	ldr	r2, [r3, #0]
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008758:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	685b      	ldr	r3, [r3, #4]
 800875e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008762:	2b00      	cmp	r3, #0
 8008764:	d00f      	beq.n	8008786 <HAL_SPI_Init+0x13e>
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	68db      	ldr	r3, [r3, #12]
 800876a:	2b06      	cmp	r3, #6
 800876c:	d90b      	bls.n	8008786 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	430a      	orrs	r2, r1
 8008782:	601a      	str	r2, [r3, #0]
 8008784:	e007      	b.n	8008796 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	681a      	ldr	r2, [r3, #0]
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008794:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	69da      	ldr	r2, [r3, #28]
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800879e:	431a      	orrs	r2, r3
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	431a      	orrs	r2, r3
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087a8:	ea42 0103 	orr.w	r1, r2, r3
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	68da      	ldr	r2, [r3, #12]
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	430a      	orrs	r2, r1
 80087b6:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087c0:	431a      	orrs	r2, r3
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087c6:	431a      	orrs	r2, r3
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	699b      	ldr	r3, [r3, #24]
 80087cc:	431a      	orrs	r2, r3
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	691b      	ldr	r3, [r3, #16]
 80087d2:	431a      	orrs	r2, r3
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	695b      	ldr	r3, [r3, #20]
 80087d8:	431a      	orrs	r2, r3
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6a1b      	ldr	r3, [r3, #32]
 80087de:	431a      	orrs	r2, r3
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	685b      	ldr	r3, [r3, #4]
 80087e4:	431a      	orrs	r2, r3
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80087ea:	431a      	orrs	r2, r3
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	689b      	ldr	r3, [r3, #8]
 80087f0:	431a      	orrs	r2, r3
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80087f6:	ea42 0103 	orr.w	r1, r2, r3
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	430a      	orrs	r2, r1
 8008804:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	685b      	ldr	r3, [r3, #4]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d113      	bne.n	8008836 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	689b      	ldr	r3, [r3, #8]
 8008814:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008820:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	689b      	ldr	r3, [r3, #8]
 8008828:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008834:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	f022 0201 	bic.w	r2, r2, #1
 8008844:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	685b      	ldr	r3, [r3, #4]
 800884a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800884e:	2b00      	cmp	r3, #0
 8008850:	d00a      	beq.n	8008868 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	68db      	ldr	r3, [r3, #12]
 8008858:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	430a      	orrs	r2, r1
 8008866:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2200      	movs	r2, #0
 800886c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2201      	movs	r2, #1
 8008874:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8008878:	2300      	movs	r3, #0
}
 800887a:	4618      	mov	r0, r3
 800887c:	3710      	adds	r7, #16
 800887e:	46bd      	mov	sp, r7
 8008880:	bd80      	pop	{r7, pc}
 8008882:	bf00      	nop
 8008884:	40013000 	.word	0x40013000
 8008888:	40003800 	.word	0x40003800
 800888c:	40003c00 	.word	0x40003c00

08008890 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b08e      	sub	sp, #56	@ 0x38
 8008894:	af02      	add	r7, sp, #8
 8008896:	60f8      	str	r0, [r7, #12]
 8008898:	60b9      	str	r1, [r7, #8]
 800889a:	607a      	str	r2, [r7, #4]
 800889c:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	3320      	adds	r3, #32
 80088a4:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	3330      	adds	r3, #48	@ 0x30
 80088ac:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088b2:	095b      	lsrs	r3, r3, #5
 80088b4:	b29b      	uxth	r3, r3
 80088b6:	3301      	adds	r3, #1
 80088b8:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80088ba:	f7fa febb 	bl	8003634 <HAL_GetTick>
 80088be:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 80088c0:	887b      	ldrh	r3, [r7, #2]
 80088c2:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 80088c4:	887b      	ldrh	r3, [r7, #2]
 80088c6:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80088ce:	b2db      	uxtb	r3, r3
 80088d0:	2b01      	cmp	r3, #1
 80088d2:	d001      	beq.n	80088d8 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 80088d4:	2302      	movs	r3, #2
 80088d6:	e310      	b.n	8008efa <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d005      	beq.n	80088ea <HAL_SPI_TransmitReceive+0x5a>
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d002      	beq.n	80088ea <HAL_SPI_TransmitReceive+0x5a>
 80088e4:	887b      	ldrh	r3, [r7, #2]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d101      	bne.n	80088ee <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 80088ea:	2301      	movs	r3, #1
 80088ec:	e305      	b.n	8008efa <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80088f4:	2b01      	cmp	r3, #1
 80088f6:	d101      	bne.n	80088fc <HAL_SPI_TransmitReceive+0x6c>
 80088f8:	2302      	movs	r3, #2
 80088fa:	e2fe      	b.n	8008efa <HAL_SPI_TransmitReceive+0x66a>
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	2201      	movs	r2, #1
 8008900:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	2205      	movs	r2, #5
 8008908:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	2200      	movs	r2, #0
 8008910:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	687a      	ldr	r2, [r7, #4]
 8008918:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	887a      	ldrh	r2, [r7, #2]
 800891e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	887a      	ldrh	r2, [r7, #2]
 8008926:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	68ba      	ldr	r2, [r7, #8]
 800892e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	887a      	ldrh	r2, [r7, #2]
 8008934:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	887a      	ldrh	r2, [r7, #2]
 800893c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	2200      	movs	r2, #0
 8008944:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	2200      	movs	r2, #0
 800894a:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	68da      	ldr	r2, [r3, #12]
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800895a:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	4a70      	ldr	r2, [pc, #448]	@ (8008b24 <HAL_SPI_TransmitReceive+0x294>)
 8008962:	4293      	cmp	r3, r2
 8008964:	d009      	beq.n	800897a <HAL_SPI_TransmitReceive+0xea>
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	4a6f      	ldr	r2, [pc, #444]	@ (8008b28 <HAL_SPI_TransmitReceive+0x298>)
 800896c:	4293      	cmp	r3, r2
 800896e:	d004      	beq.n	800897a <HAL_SPI_TransmitReceive+0xea>
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	4a6d      	ldr	r2, [pc, #436]	@ (8008b2c <HAL_SPI_TransmitReceive+0x29c>)
 8008976:	4293      	cmp	r3, r2
 8008978:	d102      	bne.n	8008980 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800897a:	2310      	movs	r3, #16
 800897c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800897e:	e001      	b.n	8008984 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8008980:	2308      	movs	r3, #8
 8008982:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	685a      	ldr	r2, [r3, #4]
 800898a:	4b69      	ldr	r3, [pc, #420]	@ (8008b30 <HAL_SPI_TransmitReceive+0x2a0>)
 800898c:	4013      	ands	r3, r2
 800898e:	8879      	ldrh	r1, [r7, #2]
 8008990:	68fa      	ldr	r2, [r7, #12]
 8008992:	6812      	ldr	r2, [r2, #0]
 8008994:	430b      	orrs	r3, r1
 8008996:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	681a      	ldr	r2, [r3, #0]
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f042 0201 	orr.w	r2, r2, #1
 80089a6:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	685b      	ldr	r3, [r3, #4]
 80089ac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80089b0:	d107      	bne.n	80089c2 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	681a      	ldr	r2, [r3, #0]
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80089c0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	68db      	ldr	r3, [r3, #12]
 80089c6:	2b0f      	cmp	r3, #15
 80089c8:	f240 80a2 	bls.w	8008b10 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 80089cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089ce:	089b      	lsrs	r3, r3, #2
 80089d0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80089d2:	e094      	b.n	8008afe <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	695b      	ldr	r3, [r3, #20]
 80089da:	f003 0302 	and.w	r3, r3, #2
 80089de:	2b02      	cmp	r3, #2
 80089e0:	d120      	bne.n	8008a24 <HAL_SPI_TransmitReceive+0x194>
 80089e2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d01d      	beq.n	8008a24 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80089e8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80089ea:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80089ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089ee:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80089f0:	429a      	cmp	r2, r3
 80089f2:	d217      	bcs.n	8008a24 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	6812      	ldr	r2, [r2, #0]
 80089fe:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a04:	1d1a      	adds	r2, r3, #4
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008a10:	b29b      	uxth	r3, r3
 8008a12:	3b01      	subs	r3, #1
 8008a14:	b29a      	uxth	r2, r3
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008a22:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	695b      	ldr	r3, [r3, #20]
 8008a2a:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8008a2c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d065      	beq.n	8008afe <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	695b      	ldr	r3, [r3, #20]
 8008a38:	f003 0301 	and.w	r3, r3, #1
 8008a3c:	2b01      	cmp	r3, #1
 8008a3e:	d118      	bne.n	8008a72 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	681a      	ldr	r2, [r3, #0]
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a48:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008a4a:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a50:	1d1a      	adds	r2, r3, #4
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008a5c:	b29b      	uxth	r3, r3
 8008a5e:	3b01      	subs	r3, #1
 8008a60:	b29a      	uxth	r2, r3
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008a6e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008a70:	e045      	b.n	8008afe <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8008a72:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8008a74:	8bfb      	ldrh	r3, [r7, #30]
 8008a76:	429a      	cmp	r2, r3
 8008a78:	d21d      	bcs.n	8008ab6 <HAL_SPI_TransmitReceive+0x226>
 8008a7a:	697b      	ldr	r3, [r7, #20]
 8008a7c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d018      	beq.n	8008ab6 <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	681a      	ldr	r2, [r3, #0]
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a8c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008a8e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a94:	1d1a      	adds	r2, r3, #4
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008aa0:	b29b      	uxth	r3, r3
 8008aa2:	3b01      	subs	r3, #1
 8008aa4:	b29a      	uxth	r2, r3
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008ab2:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008ab4:	e023      	b.n	8008afe <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008ab6:	f7fa fdbd 	bl	8003634 <HAL_GetTick>
 8008aba:	4602      	mov	r2, r0
 8008abc:	69bb      	ldr	r3, [r7, #24]
 8008abe:	1ad3      	subs	r3, r2, r3
 8008ac0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008ac2:	429a      	cmp	r2, r3
 8008ac4:	d803      	bhi.n	8008ace <HAL_SPI_TransmitReceive+0x23e>
 8008ac6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008acc:	d102      	bne.n	8008ad4 <HAL_SPI_TransmitReceive+0x244>
 8008ace:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d114      	bne.n	8008afe <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8008ad4:	68f8      	ldr	r0, [r7, #12]
 8008ad6:	f000 fc2f 	bl	8009338 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008ae0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	2201      	movs	r2, #1
 8008aee:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	2200      	movs	r2, #0
 8008af6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8008afa:	2303      	movs	r3, #3
 8008afc:	e1fd      	b.n	8008efa <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008afe:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	f47f af67 	bne.w	80089d4 <HAL_SPI_TransmitReceive+0x144>
 8008b06:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	f47f af63 	bne.w	80089d4 <HAL_SPI_TransmitReceive+0x144>
 8008b0e:	e1ce      	b.n	8008eae <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	68db      	ldr	r3, [r3, #12]
 8008b14:	2b07      	cmp	r3, #7
 8008b16:	f240 81c2 	bls.w	8008e9e <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 8008b1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b1c:	085b      	lsrs	r3, r3, #1
 8008b1e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008b20:	e0c9      	b.n	8008cb6 <HAL_SPI_TransmitReceive+0x426>
 8008b22:	bf00      	nop
 8008b24:	40013000 	.word	0x40013000
 8008b28:	40003800 	.word	0x40003800
 8008b2c:	40003c00 	.word	0x40003c00
 8008b30:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	695b      	ldr	r3, [r3, #20]
 8008b3a:	f003 0302 	and.w	r3, r3, #2
 8008b3e:	2b02      	cmp	r3, #2
 8008b40:	d11f      	bne.n	8008b82 <HAL_SPI_TransmitReceive+0x2f2>
 8008b42:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d01c      	beq.n	8008b82 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8008b48:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8008b4a:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8008b4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b4e:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008b50:	429a      	cmp	r2, r3
 8008b52:	d216      	bcs.n	8008b82 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b58:	881a      	ldrh	r2, [r3, #0]
 8008b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b5c:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b62:	1c9a      	adds	r2, r3, #2
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008b6e:	b29b      	uxth	r3, r3
 8008b70:	3b01      	subs	r3, #1
 8008b72:	b29a      	uxth	r2, r3
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008b80:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	695b      	ldr	r3, [r3, #20]
 8008b88:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8008b8a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	f000 8092 	beq.w	8008cb6 <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	695b      	ldr	r3, [r3, #20]
 8008b98:	f003 0301 	and.w	r3, r3, #1
 8008b9c:	2b01      	cmp	r3, #1
 8008b9e:	d118      	bne.n	8008bd2 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ba4:	6a3a      	ldr	r2, [r7, #32]
 8008ba6:	8812      	ldrh	r2, [r2, #0]
 8008ba8:	b292      	uxth	r2, r2
 8008baa:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008bb0:	1c9a      	adds	r2, r3, #2
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008bbc:	b29b      	uxth	r3, r3
 8008bbe:	3b01      	subs	r3, #1
 8008bc0:	b29a      	uxth	r2, r3
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008bce:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008bd0:	e071      	b.n	8008cb6 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8008bd2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8008bd4:	8bfb      	ldrh	r3, [r7, #30]
 8008bd6:	429a      	cmp	r2, r3
 8008bd8:	d228      	bcs.n	8008c2c <HAL_SPI_TransmitReceive+0x39c>
 8008bda:	697b      	ldr	r3, [r7, #20]
 8008bdc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d023      	beq.n	8008c2c <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008be8:	6a3a      	ldr	r2, [r7, #32]
 8008bea:	8812      	ldrh	r2, [r2, #0]
 8008bec:	b292      	uxth	r2, r2
 8008bee:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008bf4:	1c9a      	adds	r2, r3, #2
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008bfe:	6a3a      	ldr	r2, [r7, #32]
 8008c00:	8812      	ldrh	r2, [r2, #0]
 8008c02:	b292      	uxth	r2, r2
 8008c04:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c0a:	1c9a      	adds	r2, r3, #2
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008c16:	b29b      	uxth	r3, r3
 8008c18:	3b02      	subs	r3, #2
 8008c1a:	b29a      	uxth	r2, r3
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008c28:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008c2a:	e044      	b.n	8008cb6 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8008c2c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008c2e:	2b01      	cmp	r3, #1
 8008c30:	d11d      	bne.n	8008c6e <HAL_SPI_TransmitReceive+0x3de>
 8008c32:	697b      	ldr	r3, [r7, #20]
 8008c34:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d018      	beq.n	8008c6e <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c40:	6a3a      	ldr	r2, [r7, #32]
 8008c42:	8812      	ldrh	r2, [r2, #0]
 8008c44:	b292      	uxth	r2, r2
 8008c46:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c4c:	1c9a      	adds	r2, r3, #2
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008c58:	b29b      	uxth	r3, r3
 8008c5a:	3b01      	subs	r3, #1
 8008c5c:	b29a      	uxth	r2, r3
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008c6a:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008c6c:	e023      	b.n	8008cb6 <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c6e:	f7fa fce1 	bl	8003634 <HAL_GetTick>
 8008c72:	4602      	mov	r2, r0
 8008c74:	69bb      	ldr	r3, [r7, #24]
 8008c76:	1ad3      	subs	r3, r2, r3
 8008c78:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008c7a:	429a      	cmp	r2, r3
 8008c7c:	d803      	bhi.n	8008c86 <HAL_SPI_TransmitReceive+0x3f6>
 8008c7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c84:	d102      	bne.n	8008c8c <HAL_SPI_TransmitReceive+0x3fc>
 8008c86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d114      	bne.n	8008cb6 <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8008c8c:	68f8      	ldr	r0, [r7, #12]
 8008c8e:	f000 fb53 	bl	8009338 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c98:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	2201      	movs	r2, #1
 8008ca6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	2200      	movs	r2, #0
 8008cae:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8008cb2:	2303      	movs	r3, #3
 8008cb4:	e121      	b.n	8008efa <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008cb6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	f47f af3b 	bne.w	8008b34 <HAL_SPI_TransmitReceive+0x2a4>
 8008cbe:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	f47f af37 	bne.w	8008b34 <HAL_SPI_TransmitReceive+0x2a4>
 8008cc6:	e0f2      	b.n	8008eae <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	695b      	ldr	r3, [r3, #20]
 8008cce:	f003 0302 	and.w	r3, r3, #2
 8008cd2:	2b02      	cmp	r3, #2
 8008cd4:	d121      	bne.n	8008d1a <HAL_SPI_TransmitReceive+0x48a>
 8008cd6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d01e      	beq.n	8008d1a <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8008cdc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8008cde:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8008ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ce2:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008ce4:	429a      	cmp	r2, r3
 8008ce6:	d218      	bcs.n	8008d1a <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	3320      	adds	r3, #32
 8008cf2:	7812      	ldrb	r2, [r2, #0]
 8008cf4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008cfa:	1c5a      	adds	r2, r3, #1
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008d06:	b29b      	uxth	r3, r3
 8008d08:	3b01      	subs	r3, #1
 8008d0a:	b29a      	uxth	r2, r3
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008d18:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	695b      	ldr	r3, [r3, #20]
 8008d20:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8008d22:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	f000 80ba 	beq.w	8008e9e <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	695b      	ldr	r3, [r3, #20]
 8008d30:	f003 0301 	and.w	r3, r3, #1
 8008d34:	2b01      	cmp	r3, #1
 8008d36:	d11b      	bne.n	8008d70 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d44:	7812      	ldrb	r2, [r2, #0]
 8008d46:	b2d2      	uxtb	r2, r2
 8008d48:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d4e:	1c5a      	adds	r2, r3, #1
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008d5a:	b29b      	uxth	r3, r3
 8008d5c:	3b01      	subs	r3, #1
 8008d5e:	b29a      	uxth	r2, r3
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008d6c:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008d6e:	e096      	b.n	8008e9e <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8008d70:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8008d72:	8bfb      	ldrh	r3, [r7, #30]
 8008d74:	429a      	cmp	r2, r3
 8008d76:	d24a      	bcs.n	8008e0e <HAL_SPI_TransmitReceive+0x57e>
 8008d78:	697b      	ldr	r3, [r7, #20]
 8008d7a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d045      	beq.n	8008e0e <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d8e:	7812      	ldrb	r2, [r2, #0]
 8008d90:	b2d2      	uxtb	r2, r2
 8008d92:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d98:	1c5a      	adds	r2, r3, #1
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008daa:	7812      	ldrb	r2, [r2, #0]
 8008dac:	b2d2      	uxtb	r2, r2
 8008dae:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008db4:	1c5a      	adds	r2, r3, #1
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008dc6:	7812      	ldrb	r2, [r2, #0]
 8008dc8:	b2d2      	uxtb	r2, r2
 8008dca:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008dd0:	1c5a      	adds	r2, r3, #1
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008de2:	7812      	ldrb	r2, [r2, #0]
 8008de4:	b2d2      	uxtb	r2, r2
 8008de6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008dec:	1c5a      	adds	r2, r3, #1
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008df8:	b29b      	uxth	r3, r3
 8008dfa:	3b04      	subs	r3, #4
 8008dfc:	b29a      	uxth	r2, r3
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008e0a:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008e0c:	e047      	b.n	8008e9e <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8008e0e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008e10:	2b03      	cmp	r3, #3
 8008e12:	d820      	bhi.n	8008e56 <HAL_SPI_TransmitReceive+0x5c6>
 8008e14:	697b      	ldr	r3, [r7, #20]
 8008e16:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d01b      	beq.n	8008e56 <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008e2a:	7812      	ldrb	r2, [r2, #0]
 8008e2c:	b2d2      	uxtb	r2, r2
 8008e2e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008e34:	1c5a      	adds	r2, r3, #1
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008e40:	b29b      	uxth	r3, r3
 8008e42:	3b01      	subs	r3, #1
 8008e44:	b29a      	uxth	r2, r3
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008e52:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008e54:	e023      	b.n	8008e9e <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008e56:	f7fa fbed 	bl	8003634 <HAL_GetTick>
 8008e5a:	4602      	mov	r2, r0
 8008e5c:	69bb      	ldr	r3, [r7, #24]
 8008e5e:	1ad3      	subs	r3, r2, r3
 8008e60:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008e62:	429a      	cmp	r2, r3
 8008e64:	d803      	bhi.n	8008e6e <HAL_SPI_TransmitReceive+0x5de>
 8008e66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e6c:	d102      	bne.n	8008e74 <HAL_SPI_TransmitReceive+0x5e4>
 8008e6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d114      	bne.n	8008e9e <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8008e74:	68f8      	ldr	r0, [r7, #12]
 8008e76:	f000 fa5f 	bl	8009338 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008e80:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	2201      	movs	r2, #1
 8008e8e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	2200      	movs	r2, #0
 8008e96:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8008e9a:	2303      	movs	r3, #3
 8008e9c:	e02d      	b.n	8008efa <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008e9e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	f47f af11 	bne.w	8008cc8 <HAL_SPI_TransmitReceive+0x438>
 8008ea6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	f47f af0d 	bne.w	8008cc8 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8008eae:	69bb      	ldr	r3, [r7, #24]
 8008eb0:	9300      	str	r3, [sp, #0]
 8008eb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	2108      	movs	r1, #8
 8008eb8:	68f8      	ldr	r0, [r7, #12]
 8008eba:	f000 fadd 	bl	8009478 <SPI_WaitOnFlagUntilTimeout>
 8008ebe:	4603      	mov	r3, r0
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d007      	beq.n	8008ed4 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008eca:	f043 0220 	orr.w	r2, r3, #32
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8008ed4:	68f8      	ldr	r0, [r7, #12]
 8008ed6:	f000 fa2f 	bl	8009338 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	2201      	movs	r2, #1
 8008ede:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d001      	beq.n	8008ef8 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 8008ef4:	2301      	movs	r3, #1
 8008ef6:	e000      	b.n	8008efa <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 8008ef8:	2300      	movs	r3, #0
  }
}
 8008efa:	4618      	mov	r0, r3
 8008efc:	3730      	adds	r7, #48	@ 0x30
 8008efe:	46bd      	mov	sp, r7
 8008f00:	bd80      	pop	{r7, pc}
 8008f02:	bf00      	nop

08008f04 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b08a      	sub	sp, #40	@ 0x28
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	691b      	ldr	r3, [r3, #16]
 8008f12:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	695b      	ldr	r3, [r3, #20]
 8008f1a:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8008f1c:	6a3a      	ldr	r2, [r7, #32]
 8008f1e:	69fb      	ldr	r3, [r7, #28]
 8008f20:	4013      	ands	r3, r2
 8008f22:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	689b      	ldr	r3, [r3, #8]
 8008f2a:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008f36:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	3330      	adds	r3, #48	@ 0x30
 8008f3e:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8008f40:	69fb      	ldr	r3, [r7, #28]
 8008f42:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d010      	beq.n	8008f6c <HAL_SPI_IRQHandler+0x68>
 8008f4a:	6a3b      	ldr	r3, [r7, #32]
 8008f4c:	f003 0308 	and.w	r3, r3, #8
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d00b      	beq.n	8008f6c <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	699a      	ldr	r2, [r3, #24]
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008f62:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8008f64:	6878      	ldr	r0, [r7, #4]
 8008f66:	f000 f9c3 	bl	80092f0 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8008f6a:	e192      	b.n	8009292 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8008f6c:	69bb      	ldr	r3, [r7, #24]
 8008f6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d113      	bne.n	8008f9e <HAL_SPI_IRQHandler+0x9a>
 8008f76:	69bb      	ldr	r3, [r7, #24]
 8008f78:	f003 0320 	and.w	r3, r3, #32
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d10e      	bne.n	8008f9e <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8008f80:	69bb      	ldr	r3, [r7, #24]
 8008f82:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d009      	beq.n	8008f9e <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008f8e:	6878      	ldr	r0, [r7, #4]
 8008f90:	4798      	blx	r3
    hspi->RxISR(hspi);
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f96:	6878      	ldr	r0, [r7, #4]
 8008f98:	4798      	blx	r3
    handled = 1UL;
 8008f9a:	2301      	movs	r3, #1
 8008f9c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8008f9e:	69bb      	ldr	r3, [r7, #24]
 8008fa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d10f      	bne.n	8008fc8 <HAL_SPI_IRQHandler+0xc4>
 8008fa8:	69bb      	ldr	r3, [r7, #24]
 8008faa:	f003 0301 	and.w	r3, r3, #1
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d00a      	beq.n	8008fc8 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8008fb2:	69bb      	ldr	r3, [r7, #24]
 8008fb4:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d105      	bne.n	8008fc8 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	4798      	blx	r3
    handled = 1UL;
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8008fc8:	69bb      	ldr	r3, [r7, #24]
 8008fca:	f003 0320 	and.w	r3, r3, #32
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d10f      	bne.n	8008ff2 <HAL_SPI_IRQHandler+0xee>
 8008fd2:	69bb      	ldr	r3, [r7, #24]
 8008fd4:	f003 0302 	and.w	r3, r3, #2
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d00a      	beq.n	8008ff2 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8008fdc:	69bb      	ldr	r3, [r7, #24]
 8008fde:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d105      	bne.n	8008ff2 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008fea:	6878      	ldr	r0, [r7, #4]
 8008fec:	4798      	blx	r3
    handled = 1UL;
 8008fee:	2301      	movs	r3, #1
 8008ff0:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8008ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	f040 8147 	bne.w	8009288 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8008ffa:	69bb      	ldr	r3, [r7, #24]
 8008ffc:	f003 0308 	and.w	r3, r3, #8
 8009000:	2b00      	cmp	r3, #0
 8009002:	f000 808b 	beq.w	800911c <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	699a      	ldr	r2, [r3, #24]
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f042 0208 	orr.w	r2, r2, #8
 8009014:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	699a      	ldr	r2, [r3, #24]
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	f042 0210 	orr.w	r2, r2, #16
 8009024:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	699a      	ldr	r2, [r3, #24]
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009034:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	691a      	ldr	r2, [r3, #16]
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	f022 0208 	bic.w	r2, r2, #8
 8009044:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	689b      	ldr	r3, [r3, #8]
 800904c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009050:	2b00      	cmp	r3, #0
 8009052:	d13d      	bne.n	80090d0 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8009054:	e036      	b.n	80090c4 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	68db      	ldr	r3, [r3, #12]
 800905a:	2b0f      	cmp	r3, #15
 800905c:	d90b      	bls.n	8009076 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681a      	ldr	r2, [r3, #0]
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009066:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009068:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800906e:	1d1a      	adds	r2, r3, #4
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	665a      	str	r2, [r3, #100]	@ 0x64
 8009074:	e01d      	b.n	80090b2 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	68db      	ldr	r3, [r3, #12]
 800907a:	2b07      	cmp	r3, #7
 800907c:	d90b      	bls.n	8009096 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009082:	68fa      	ldr	r2, [r7, #12]
 8009084:	8812      	ldrh	r2, [r2, #0]
 8009086:	b292      	uxth	r2, r2
 8009088:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800908e:	1c9a      	adds	r2, r3, #2
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	665a      	str	r2, [r3, #100]	@ 0x64
 8009094:	e00d      	b.n	80090b2 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80090a2:	7812      	ldrb	r2, [r2, #0]
 80090a4:	b2d2      	uxtb	r2, r2
 80090a6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80090ac:	1c5a      	adds	r2, r3, #1
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80090b8:	b29b      	uxth	r3, r3
 80090ba:	3b01      	subs	r3, #1
 80090bc:	b29a      	uxth	r2, r3
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80090ca:	b29b      	uxth	r3, r3
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d1c2      	bne.n	8009056 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 80090d0:	6878      	ldr	r0, [r7, #4]
 80090d2:	f000 f931 	bl	8009338 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	2201      	movs	r2, #1
 80090da:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d003      	beq.n	80090f0 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80090e8:	6878      	ldr	r0, [r7, #4]
 80090ea:	f000 f8f7 	bl	80092dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80090ee:	e0d0      	b.n	8009292 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 80090f0:	7cfb      	ldrb	r3, [r7, #19]
 80090f2:	2b05      	cmp	r3, #5
 80090f4:	d103      	bne.n	80090fe <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 80090f6:	6878      	ldr	r0, [r7, #4]
 80090f8:	f000 f8e6 	bl	80092c8 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 80090fc:	e0c6      	b.n	800928c <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 80090fe:	7cfb      	ldrb	r3, [r7, #19]
 8009100:	2b04      	cmp	r3, #4
 8009102:	d103      	bne.n	800910c <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8009104:	6878      	ldr	r0, [r7, #4]
 8009106:	f000 f8d5 	bl	80092b4 <HAL_SPI_RxCpltCallback>
    return;
 800910a:	e0bf      	b.n	800928c <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800910c:	7cfb      	ldrb	r3, [r7, #19]
 800910e:	2b03      	cmp	r3, #3
 8009110:	f040 80bc 	bne.w	800928c <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 8009114:	6878      	ldr	r0, [r7, #4]
 8009116:	f000 f8c3 	bl	80092a0 <HAL_SPI_TxCpltCallback>
    return;
 800911a:	e0b7      	b.n	800928c <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800911c:	69bb      	ldr	r3, [r7, #24]
 800911e:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8009122:	2b00      	cmp	r3, #0
 8009124:	f000 80b5 	beq.w	8009292 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8009128:	69bb      	ldr	r3, [r7, #24]
 800912a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800912e:	2b00      	cmp	r3, #0
 8009130:	d00f      	beq.n	8009152 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009138:	f043 0204 	orr.w	r2, r3, #4
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	699a      	ldr	r2, [r3, #24]
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009150:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8009152:	69bb      	ldr	r3, [r7, #24]
 8009154:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009158:	2b00      	cmp	r3, #0
 800915a:	d00f      	beq.n	800917c <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009162:	f043 0201 	orr.w	r2, r3, #1
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	699a      	ldr	r2, [r3, #24]
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800917a:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800917c:	69bb      	ldr	r3, [r7, #24]
 800917e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009182:	2b00      	cmp	r3, #0
 8009184:	d00f      	beq.n	80091a6 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800918c:	f043 0208 	orr.w	r2, r3, #8
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	699a      	ldr	r2, [r3, #24]
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80091a4:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 80091a6:	69bb      	ldr	r3, [r7, #24]
 80091a8:	f003 0320 	and.w	r3, r3, #32
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d00f      	beq.n	80091d0 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80091b6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	699a      	ldr	r2, [r3, #24]
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	f042 0220 	orr.w	r2, r2, #32
 80091ce:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d05a      	beq.n	8009290 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	681a      	ldr	r2, [r3, #0]
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f022 0201 	bic.w	r2, r2, #1
 80091e8:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	6919      	ldr	r1, [r3, #16]
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681a      	ldr	r2, [r3, #0]
 80091f4:	4b28      	ldr	r3, [pc, #160]	@ (8009298 <HAL_SPI_IRQHandler+0x394>)
 80091f6:	400b      	ands	r3, r1
 80091f8:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80091fa:	697b      	ldr	r3, [r7, #20]
 80091fc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009200:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009204:	d138      	bne.n	8009278 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	689a      	ldr	r2, [r3, #8]
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8009214:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800921a:	2b00      	cmp	r3, #0
 800921c:	d013      	beq.n	8009246 <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009222:	4a1e      	ldr	r2, [pc, #120]	@ (800929c <HAL_SPI_IRQHandler+0x398>)
 8009224:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800922a:	4618      	mov	r0, r3
 800922c:	f7fa fe0c 	bl	8003e48 <HAL_DMA_Abort_IT>
 8009230:	4603      	mov	r3, r0
 8009232:	2b00      	cmp	r3, #0
 8009234:	d007      	beq.n	8009246 <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800923c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800924a:	2b00      	cmp	r3, #0
 800924c:	d020      	beq.n	8009290 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009252:	4a12      	ldr	r2, [pc, #72]	@ (800929c <HAL_SPI_IRQHandler+0x398>)
 8009254:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800925a:	4618      	mov	r0, r3
 800925c:	f7fa fdf4 	bl	8003e48 <HAL_DMA_Abort_IT>
 8009260:	4603      	mov	r3, r0
 8009262:	2b00      	cmp	r3, #0
 8009264:	d014      	beq.n	8009290 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800926c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009276:	e00b      	b.n	8009290 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	2201      	movs	r2, #1
 800927c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 8009280:	6878      	ldr	r0, [r7, #4]
 8009282:	f000 f82b 	bl	80092dc <HAL_SPI_ErrorCallback>
    return;
 8009286:	e003      	b.n	8009290 <HAL_SPI_IRQHandler+0x38c>
    return;
 8009288:	bf00      	nop
 800928a:	e002      	b.n	8009292 <HAL_SPI_IRQHandler+0x38e>
    return;
 800928c:	bf00      	nop
 800928e:	e000      	b.n	8009292 <HAL_SPI_IRQHandler+0x38e>
    return;
 8009290:	bf00      	nop
  }
}
 8009292:	3728      	adds	r7, #40	@ 0x28
 8009294:	46bd      	mov	sp, r7
 8009296:	bd80      	pop	{r7, pc}
 8009298:	fffffc94 	.word	0xfffffc94
 800929c:	08009305 	.word	0x08009305

080092a0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80092a0:	b480      	push	{r7}
 80092a2:	b083      	sub	sp, #12
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80092a8:	bf00      	nop
 80092aa:	370c      	adds	r7, #12
 80092ac:	46bd      	mov	sp, r7
 80092ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b2:	4770      	bx	lr

080092b4 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80092b4:	b480      	push	{r7}
 80092b6:	b083      	sub	sp, #12
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80092bc:	bf00      	nop
 80092be:	370c      	adds	r7, #12
 80092c0:	46bd      	mov	sp, r7
 80092c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c6:	4770      	bx	lr

080092c8 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80092c8:	b480      	push	{r7}
 80092ca:	b083      	sub	sp, #12
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80092d0:	bf00      	nop
 80092d2:	370c      	adds	r7, #12
 80092d4:	46bd      	mov	sp, r7
 80092d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092da:	4770      	bx	lr

080092dc <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80092dc:	b480      	push	{r7}
 80092de:	b083      	sub	sp, #12
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80092e4:	bf00      	nop
 80092e6:	370c      	adds	r7, #12
 80092e8:	46bd      	mov	sp, r7
 80092ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ee:	4770      	bx	lr

080092f0 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80092f0:	b480      	push	{r7}
 80092f2:	b083      	sub	sp, #12
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 80092f8:	bf00      	nop
 80092fa:	370c      	adds	r7, #12
 80092fc:	46bd      	mov	sp, r7
 80092fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009302:	4770      	bx	lr

08009304 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009304:	b580      	push	{r7, lr}
 8009306:	b084      	sub	sp, #16
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009310:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	2200      	movs	r2, #0
 8009316:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	2200      	movs	r2, #0
 800931e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	2201      	movs	r2, #1
 8009326:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800932a:	68f8      	ldr	r0, [r7, #12]
 800932c:	f7ff ffd6 	bl	80092dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009330:	bf00      	nop
 8009332:	3710      	adds	r7, #16
 8009334:	46bd      	mov	sp, r7
 8009336:	bd80      	pop	{r7, pc}

08009338 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8009338:	b480      	push	{r7}
 800933a:	b085      	sub	sp, #20
 800933c:	af00      	add	r7, sp, #0
 800933e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	695b      	ldr	r3, [r3, #20]
 8009346:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	699a      	ldr	r2, [r3, #24]
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	f042 0208 	orr.w	r2, r2, #8
 8009356:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	699a      	ldr	r2, [r3, #24]
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	f042 0210 	orr.w	r2, r2, #16
 8009366:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	681a      	ldr	r2, [r3, #0]
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	f022 0201 	bic.w	r2, r2, #1
 8009376:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	6919      	ldr	r1, [r3, #16]
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681a      	ldr	r2, [r3, #0]
 8009382:	4b3c      	ldr	r3, [pc, #240]	@ (8009474 <SPI_CloseTransfer+0x13c>)
 8009384:	400b      	ands	r3, r1
 8009386:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	689a      	ldr	r2, [r3, #8]
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8009396:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800939e:	b2db      	uxtb	r3, r3
 80093a0:	2b04      	cmp	r3, #4
 80093a2:	d014      	beq.n	80093ce <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	f003 0320 	and.w	r3, r3, #32
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d00f      	beq.n	80093ce <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80093b4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	699a      	ldr	r2, [r3, #24]
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	f042 0220 	orr.w	r2, r2, #32
 80093cc:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80093d4:	b2db      	uxtb	r3, r3
 80093d6:	2b03      	cmp	r3, #3
 80093d8:	d014      	beq.n	8009404 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d00f      	beq.n	8009404 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80093ea:	f043 0204 	orr.w	r2, r3, #4
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	699a      	ldr	r2, [r3, #24]
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009402:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800940a:	2b00      	cmp	r3, #0
 800940c:	d00f      	beq.n	800942e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009414:	f043 0201 	orr.w	r2, r3, #1
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	699a      	ldr	r2, [r3, #24]
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800942c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009434:	2b00      	cmp	r3, #0
 8009436:	d00f      	beq.n	8009458 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800943e:	f043 0208 	orr.w	r2, r3, #8
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	699a      	ldr	r2, [r3, #24]
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009456:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2200      	movs	r2, #0
 800945c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2200      	movs	r2, #0
 8009464:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8009468:	bf00      	nop
 800946a:	3714      	adds	r7, #20
 800946c:	46bd      	mov	sp, r7
 800946e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009472:	4770      	bx	lr
 8009474:	fffffc90 	.word	0xfffffc90

08009478 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009478:	b580      	push	{r7, lr}
 800947a:	b084      	sub	sp, #16
 800947c:	af00      	add	r7, sp, #0
 800947e:	60f8      	str	r0, [r7, #12]
 8009480:	60b9      	str	r1, [r7, #8]
 8009482:	603b      	str	r3, [r7, #0]
 8009484:	4613      	mov	r3, r2
 8009486:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009488:	e010      	b.n	80094ac <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800948a:	f7fa f8d3 	bl	8003634 <HAL_GetTick>
 800948e:	4602      	mov	r2, r0
 8009490:	69bb      	ldr	r3, [r7, #24]
 8009492:	1ad3      	subs	r3, r2, r3
 8009494:	683a      	ldr	r2, [r7, #0]
 8009496:	429a      	cmp	r2, r3
 8009498:	d803      	bhi.n	80094a2 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094a0:	d102      	bne.n	80094a8 <SPI_WaitOnFlagUntilTimeout+0x30>
 80094a2:	683b      	ldr	r3, [r7, #0]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d101      	bne.n	80094ac <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 80094a8:	2303      	movs	r3, #3
 80094aa:	e00f      	b.n	80094cc <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	695a      	ldr	r2, [r3, #20]
 80094b2:	68bb      	ldr	r3, [r7, #8]
 80094b4:	4013      	ands	r3, r2
 80094b6:	68ba      	ldr	r2, [r7, #8]
 80094b8:	429a      	cmp	r2, r3
 80094ba:	bf0c      	ite	eq
 80094bc:	2301      	moveq	r3, #1
 80094be:	2300      	movne	r3, #0
 80094c0:	b2db      	uxtb	r3, r3
 80094c2:	461a      	mov	r2, r3
 80094c4:	79fb      	ldrb	r3, [r7, #7]
 80094c6:	429a      	cmp	r2, r3
 80094c8:	d0df      	beq.n	800948a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 80094ca:	2300      	movs	r3, #0
}
 80094cc:	4618      	mov	r0, r3
 80094ce:	3710      	adds	r7, #16
 80094d0:	46bd      	mov	sp, r7
 80094d2:	bd80      	pop	{r7, pc}

080094d4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80094d4:	b480      	push	{r7}
 80094d6:	b085      	sub	sp, #20
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094e0:	095b      	lsrs	r3, r3, #5
 80094e2:	3301      	adds	r3, #1
 80094e4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	68db      	ldr	r3, [r3, #12]
 80094ea:	3301      	adds	r3, #1
 80094ec:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80094ee:	68bb      	ldr	r3, [r7, #8]
 80094f0:	3307      	adds	r3, #7
 80094f2:	08db      	lsrs	r3, r3, #3
 80094f4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80094f6:	68bb      	ldr	r3, [r7, #8]
 80094f8:	68fa      	ldr	r2, [r7, #12]
 80094fa:	fb02 f303 	mul.w	r3, r2, r3
}
 80094fe:	4618      	mov	r0, r3
 8009500:	3714      	adds	r7, #20
 8009502:	46bd      	mov	sp, r7
 8009504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009508:	4770      	bx	lr

0800950a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800950a:	b580      	push	{r7, lr}
 800950c:	b082      	sub	sp, #8
 800950e:	af00      	add	r7, sp, #0
 8009510:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2b00      	cmp	r3, #0
 8009516:	d101      	bne.n	800951c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009518:	2301      	movs	r3, #1
 800951a:	e049      	b.n	80095b0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009522:	b2db      	uxtb	r3, r3
 8009524:	2b00      	cmp	r3, #0
 8009526:	d106      	bne.n	8009536 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2200      	movs	r2, #0
 800952c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009530:	6878      	ldr	r0, [r7, #4]
 8009532:	f000 f841 	bl	80095b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	2202      	movs	r2, #2
 800953a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681a      	ldr	r2, [r3, #0]
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	3304      	adds	r3, #4
 8009546:	4619      	mov	r1, r3
 8009548:	4610      	mov	r0, r2
 800954a:	f000 fc7d 	bl	8009e48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	2201      	movs	r2, #1
 8009552:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	2201      	movs	r2, #1
 800955a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	2201      	movs	r2, #1
 8009562:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	2201      	movs	r2, #1
 800956a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	2201      	movs	r2, #1
 8009572:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	2201      	movs	r2, #1
 800957a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2201      	movs	r2, #1
 8009582:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	2201      	movs	r2, #1
 800958a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	2201      	movs	r2, #1
 8009592:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	2201      	movs	r2, #1
 800959a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2201      	movs	r2, #1
 80095a2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	2201      	movs	r2, #1
 80095aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80095ae:	2300      	movs	r3, #0
}
 80095b0:	4618      	mov	r0, r3
 80095b2:	3708      	adds	r7, #8
 80095b4:	46bd      	mov	sp, r7
 80095b6:	bd80      	pop	{r7, pc}

080095b8 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80095b8:	b480      	push	{r7}
 80095ba:	b083      	sub	sp, #12
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80095c0:	bf00      	nop
 80095c2:	370c      	adds	r7, #12
 80095c4:	46bd      	mov	sp, r7
 80095c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ca:	4770      	bx	lr

080095cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80095cc:	b480      	push	{r7}
 80095ce:	b085      	sub	sp, #20
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80095da:	b2db      	uxtb	r3, r3
 80095dc:	2b01      	cmp	r3, #1
 80095de:	d001      	beq.n	80095e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80095e0:	2301      	movs	r3, #1
 80095e2:	e05e      	b.n	80096a2 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	2202      	movs	r2, #2
 80095e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	68da      	ldr	r2, [r3, #12]
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	f042 0201 	orr.w	r2, r2, #1
 80095fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	4a2b      	ldr	r2, [pc, #172]	@ (80096b0 <HAL_TIM_Base_Start_IT+0xe4>)
 8009602:	4293      	cmp	r3, r2
 8009604:	d02c      	beq.n	8009660 <HAL_TIM_Base_Start_IT+0x94>
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800960e:	d027      	beq.n	8009660 <HAL_TIM_Base_Start_IT+0x94>
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	4a27      	ldr	r2, [pc, #156]	@ (80096b4 <HAL_TIM_Base_Start_IT+0xe8>)
 8009616:	4293      	cmp	r3, r2
 8009618:	d022      	beq.n	8009660 <HAL_TIM_Base_Start_IT+0x94>
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	4a26      	ldr	r2, [pc, #152]	@ (80096b8 <HAL_TIM_Base_Start_IT+0xec>)
 8009620:	4293      	cmp	r3, r2
 8009622:	d01d      	beq.n	8009660 <HAL_TIM_Base_Start_IT+0x94>
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	4a24      	ldr	r2, [pc, #144]	@ (80096bc <HAL_TIM_Base_Start_IT+0xf0>)
 800962a:	4293      	cmp	r3, r2
 800962c:	d018      	beq.n	8009660 <HAL_TIM_Base_Start_IT+0x94>
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	4a23      	ldr	r2, [pc, #140]	@ (80096c0 <HAL_TIM_Base_Start_IT+0xf4>)
 8009634:	4293      	cmp	r3, r2
 8009636:	d013      	beq.n	8009660 <HAL_TIM_Base_Start_IT+0x94>
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	4a21      	ldr	r2, [pc, #132]	@ (80096c4 <HAL_TIM_Base_Start_IT+0xf8>)
 800963e:	4293      	cmp	r3, r2
 8009640:	d00e      	beq.n	8009660 <HAL_TIM_Base_Start_IT+0x94>
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	4a20      	ldr	r2, [pc, #128]	@ (80096c8 <HAL_TIM_Base_Start_IT+0xfc>)
 8009648:	4293      	cmp	r3, r2
 800964a:	d009      	beq.n	8009660 <HAL_TIM_Base_Start_IT+0x94>
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	4a1e      	ldr	r2, [pc, #120]	@ (80096cc <HAL_TIM_Base_Start_IT+0x100>)
 8009652:	4293      	cmp	r3, r2
 8009654:	d004      	beq.n	8009660 <HAL_TIM_Base_Start_IT+0x94>
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	4a1d      	ldr	r2, [pc, #116]	@ (80096d0 <HAL_TIM_Base_Start_IT+0x104>)
 800965c:	4293      	cmp	r3, r2
 800965e:	d115      	bne.n	800968c <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	689a      	ldr	r2, [r3, #8]
 8009666:	4b1b      	ldr	r3, [pc, #108]	@ (80096d4 <HAL_TIM_Base_Start_IT+0x108>)
 8009668:	4013      	ands	r3, r2
 800966a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	2b06      	cmp	r3, #6
 8009670:	d015      	beq.n	800969e <HAL_TIM_Base_Start_IT+0xd2>
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009678:	d011      	beq.n	800969e <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	681a      	ldr	r2, [r3, #0]
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	f042 0201 	orr.w	r2, r2, #1
 8009688:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800968a:	e008      	b.n	800969e <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	681a      	ldr	r2, [r3, #0]
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	f042 0201 	orr.w	r2, r2, #1
 800969a:	601a      	str	r2, [r3, #0]
 800969c:	e000      	b.n	80096a0 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800969e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80096a0:	2300      	movs	r3, #0
}
 80096a2:	4618      	mov	r0, r3
 80096a4:	3714      	adds	r7, #20
 80096a6:	46bd      	mov	sp, r7
 80096a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ac:	4770      	bx	lr
 80096ae:	bf00      	nop
 80096b0:	40010000 	.word	0x40010000
 80096b4:	40000400 	.word	0x40000400
 80096b8:	40000800 	.word	0x40000800
 80096bc:	40000c00 	.word	0x40000c00
 80096c0:	40010400 	.word	0x40010400
 80096c4:	40001800 	.word	0x40001800
 80096c8:	40014000 	.word	0x40014000
 80096cc:	4000e000 	.word	0x4000e000
 80096d0:	4000e400 	.word	0x4000e400
 80096d4:	00010007 	.word	0x00010007

080096d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b082      	sub	sp, #8
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d101      	bne.n	80096ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80096e6:	2301      	movs	r3, #1
 80096e8:	e049      	b.n	800977e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80096f0:	b2db      	uxtb	r3, r3
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d106      	bne.n	8009704 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	2200      	movs	r2, #0
 80096fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	f7f9 fd26 	bl	8003150 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	2202      	movs	r2, #2
 8009708:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681a      	ldr	r2, [r3, #0]
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	3304      	adds	r3, #4
 8009714:	4619      	mov	r1, r3
 8009716:	4610      	mov	r0, r2
 8009718:	f000 fb96 	bl	8009e48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	2201      	movs	r2, #1
 8009720:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	2201      	movs	r2, #1
 8009728:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	2201      	movs	r2, #1
 8009730:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2201      	movs	r2, #1
 8009738:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	2201      	movs	r2, #1
 8009740:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	2201      	movs	r2, #1
 8009748:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	2201      	movs	r2, #1
 8009750:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	2201      	movs	r2, #1
 8009758:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	2201      	movs	r2, #1
 8009760:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	2201      	movs	r2, #1
 8009768:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2201      	movs	r2, #1
 8009770:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	2201      	movs	r2, #1
 8009778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800977c:	2300      	movs	r3, #0
}
 800977e:	4618      	mov	r0, r3
 8009780:	3708      	adds	r7, #8
 8009782:	46bd      	mov	sp, r7
 8009784:	bd80      	pop	{r7, pc}
	...

08009788 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b084      	sub	sp, #16
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]
 8009790:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009792:	683b      	ldr	r3, [r7, #0]
 8009794:	2b00      	cmp	r3, #0
 8009796:	d109      	bne.n	80097ac <HAL_TIM_PWM_Start+0x24>
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800979e:	b2db      	uxtb	r3, r3
 80097a0:	2b01      	cmp	r3, #1
 80097a2:	bf14      	ite	ne
 80097a4:	2301      	movne	r3, #1
 80097a6:	2300      	moveq	r3, #0
 80097a8:	b2db      	uxtb	r3, r3
 80097aa:	e03c      	b.n	8009826 <HAL_TIM_PWM_Start+0x9e>
 80097ac:	683b      	ldr	r3, [r7, #0]
 80097ae:	2b04      	cmp	r3, #4
 80097b0:	d109      	bne.n	80097c6 <HAL_TIM_PWM_Start+0x3e>
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80097b8:	b2db      	uxtb	r3, r3
 80097ba:	2b01      	cmp	r3, #1
 80097bc:	bf14      	ite	ne
 80097be:	2301      	movne	r3, #1
 80097c0:	2300      	moveq	r3, #0
 80097c2:	b2db      	uxtb	r3, r3
 80097c4:	e02f      	b.n	8009826 <HAL_TIM_PWM_Start+0x9e>
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	2b08      	cmp	r3, #8
 80097ca:	d109      	bne.n	80097e0 <HAL_TIM_PWM_Start+0x58>
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80097d2:	b2db      	uxtb	r3, r3
 80097d4:	2b01      	cmp	r3, #1
 80097d6:	bf14      	ite	ne
 80097d8:	2301      	movne	r3, #1
 80097da:	2300      	moveq	r3, #0
 80097dc:	b2db      	uxtb	r3, r3
 80097de:	e022      	b.n	8009826 <HAL_TIM_PWM_Start+0x9e>
 80097e0:	683b      	ldr	r3, [r7, #0]
 80097e2:	2b0c      	cmp	r3, #12
 80097e4:	d109      	bne.n	80097fa <HAL_TIM_PWM_Start+0x72>
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80097ec:	b2db      	uxtb	r3, r3
 80097ee:	2b01      	cmp	r3, #1
 80097f0:	bf14      	ite	ne
 80097f2:	2301      	movne	r3, #1
 80097f4:	2300      	moveq	r3, #0
 80097f6:	b2db      	uxtb	r3, r3
 80097f8:	e015      	b.n	8009826 <HAL_TIM_PWM_Start+0x9e>
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	2b10      	cmp	r3, #16
 80097fe:	d109      	bne.n	8009814 <HAL_TIM_PWM_Start+0x8c>
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009806:	b2db      	uxtb	r3, r3
 8009808:	2b01      	cmp	r3, #1
 800980a:	bf14      	ite	ne
 800980c:	2301      	movne	r3, #1
 800980e:	2300      	moveq	r3, #0
 8009810:	b2db      	uxtb	r3, r3
 8009812:	e008      	b.n	8009826 <HAL_TIM_PWM_Start+0x9e>
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800981a:	b2db      	uxtb	r3, r3
 800981c:	2b01      	cmp	r3, #1
 800981e:	bf14      	ite	ne
 8009820:	2301      	movne	r3, #1
 8009822:	2300      	moveq	r3, #0
 8009824:	b2db      	uxtb	r3, r3
 8009826:	2b00      	cmp	r3, #0
 8009828:	d001      	beq.n	800982e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800982a:	2301      	movs	r3, #1
 800982c:	e0ab      	b.n	8009986 <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800982e:	683b      	ldr	r3, [r7, #0]
 8009830:	2b00      	cmp	r3, #0
 8009832:	d104      	bne.n	800983e <HAL_TIM_PWM_Start+0xb6>
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2202      	movs	r2, #2
 8009838:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800983c:	e023      	b.n	8009886 <HAL_TIM_PWM_Start+0xfe>
 800983e:	683b      	ldr	r3, [r7, #0]
 8009840:	2b04      	cmp	r3, #4
 8009842:	d104      	bne.n	800984e <HAL_TIM_PWM_Start+0xc6>
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	2202      	movs	r2, #2
 8009848:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800984c:	e01b      	b.n	8009886 <HAL_TIM_PWM_Start+0xfe>
 800984e:	683b      	ldr	r3, [r7, #0]
 8009850:	2b08      	cmp	r3, #8
 8009852:	d104      	bne.n	800985e <HAL_TIM_PWM_Start+0xd6>
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	2202      	movs	r2, #2
 8009858:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800985c:	e013      	b.n	8009886 <HAL_TIM_PWM_Start+0xfe>
 800985e:	683b      	ldr	r3, [r7, #0]
 8009860:	2b0c      	cmp	r3, #12
 8009862:	d104      	bne.n	800986e <HAL_TIM_PWM_Start+0xe6>
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	2202      	movs	r2, #2
 8009868:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800986c:	e00b      	b.n	8009886 <HAL_TIM_PWM_Start+0xfe>
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	2b10      	cmp	r3, #16
 8009872:	d104      	bne.n	800987e <HAL_TIM_PWM_Start+0xf6>
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	2202      	movs	r2, #2
 8009878:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800987c:	e003      	b.n	8009886 <HAL_TIM_PWM_Start+0xfe>
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	2202      	movs	r2, #2
 8009882:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	2201      	movs	r2, #1
 800988c:	6839      	ldr	r1, [r7, #0]
 800988e:	4618      	mov	r0, r3
 8009890:	f000 fe62 	bl	800a558 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	4a3d      	ldr	r2, [pc, #244]	@ (8009990 <HAL_TIM_PWM_Start+0x208>)
 800989a:	4293      	cmp	r3, r2
 800989c:	d013      	beq.n	80098c6 <HAL_TIM_PWM_Start+0x13e>
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	4a3c      	ldr	r2, [pc, #240]	@ (8009994 <HAL_TIM_PWM_Start+0x20c>)
 80098a4:	4293      	cmp	r3, r2
 80098a6:	d00e      	beq.n	80098c6 <HAL_TIM_PWM_Start+0x13e>
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	4a3a      	ldr	r2, [pc, #232]	@ (8009998 <HAL_TIM_PWM_Start+0x210>)
 80098ae:	4293      	cmp	r3, r2
 80098b0:	d009      	beq.n	80098c6 <HAL_TIM_PWM_Start+0x13e>
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	4a39      	ldr	r2, [pc, #228]	@ (800999c <HAL_TIM_PWM_Start+0x214>)
 80098b8:	4293      	cmp	r3, r2
 80098ba:	d004      	beq.n	80098c6 <HAL_TIM_PWM_Start+0x13e>
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	4a37      	ldr	r2, [pc, #220]	@ (80099a0 <HAL_TIM_PWM_Start+0x218>)
 80098c2:	4293      	cmp	r3, r2
 80098c4:	d101      	bne.n	80098ca <HAL_TIM_PWM_Start+0x142>
 80098c6:	2301      	movs	r3, #1
 80098c8:	e000      	b.n	80098cc <HAL_TIM_PWM_Start+0x144>
 80098ca:	2300      	movs	r3, #0
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d007      	beq.n	80098e0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80098de:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	4a2a      	ldr	r2, [pc, #168]	@ (8009990 <HAL_TIM_PWM_Start+0x208>)
 80098e6:	4293      	cmp	r3, r2
 80098e8:	d02c      	beq.n	8009944 <HAL_TIM_PWM_Start+0x1bc>
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80098f2:	d027      	beq.n	8009944 <HAL_TIM_PWM_Start+0x1bc>
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	4a2a      	ldr	r2, [pc, #168]	@ (80099a4 <HAL_TIM_PWM_Start+0x21c>)
 80098fa:	4293      	cmp	r3, r2
 80098fc:	d022      	beq.n	8009944 <HAL_TIM_PWM_Start+0x1bc>
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	4a29      	ldr	r2, [pc, #164]	@ (80099a8 <HAL_TIM_PWM_Start+0x220>)
 8009904:	4293      	cmp	r3, r2
 8009906:	d01d      	beq.n	8009944 <HAL_TIM_PWM_Start+0x1bc>
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	4a27      	ldr	r2, [pc, #156]	@ (80099ac <HAL_TIM_PWM_Start+0x224>)
 800990e:	4293      	cmp	r3, r2
 8009910:	d018      	beq.n	8009944 <HAL_TIM_PWM_Start+0x1bc>
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	4a1f      	ldr	r2, [pc, #124]	@ (8009994 <HAL_TIM_PWM_Start+0x20c>)
 8009918:	4293      	cmp	r3, r2
 800991a:	d013      	beq.n	8009944 <HAL_TIM_PWM_Start+0x1bc>
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	4a23      	ldr	r2, [pc, #140]	@ (80099b0 <HAL_TIM_PWM_Start+0x228>)
 8009922:	4293      	cmp	r3, r2
 8009924:	d00e      	beq.n	8009944 <HAL_TIM_PWM_Start+0x1bc>
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	4a1b      	ldr	r2, [pc, #108]	@ (8009998 <HAL_TIM_PWM_Start+0x210>)
 800992c:	4293      	cmp	r3, r2
 800992e:	d009      	beq.n	8009944 <HAL_TIM_PWM_Start+0x1bc>
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	4a1f      	ldr	r2, [pc, #124]	@ (80099b4 <HAL_TIM_PWM_Start+0x22c>)
 8009936:	4293      	cmp	r3, r2
 8009938:	d004      	beq.n	8009944 <HAL_TIM_PWM_Start+0x1bc>
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	4a1e      	ldr	r2, [pc, #120]	@ (80099b8 <HAL_TIM_PWM_Start+0x230>)
 8009940:	4293      	cmp	r3, r2
 8009942:	d115      	bne.n	8009970 <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	689a      	ldr	r2, [r3, #8]
 800994a:	4b1c      	ldr	r3, [pc, #112]	@ (80099bc <HAL_TIM_PWM_Start+0x234>)
 800994c:	4013      	ands	r3, r2
 800994e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	2b06      	cmp	r3, #6
 8009954:	d015      	beq.n	8009982 <HAL_TIM_PWM_Start+0x1fa>
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800995c:	d011      	beq.n	8009982 <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	681a      	ldr	r2, [r3, #0]
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	f042 0201 	orr.w	r2, r2, #1
 800996c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800996e:	e008      	b.n	8009982 <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	681a      	ldr	r2, [r3, #0]
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	f042 0201 	orr.w	r2, r2, #1
 800997e:	601a      	str	r2, [r3, #0]
 8009980:	e000      	b.n	8009984 <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009982:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009984:	2300      	movs	r3, #0
}
 8009986:	4618      	mov	r0, r3
 8009988:	3710      	adds	r7, #16
 800998a:	46bd      	mov	sp, r7
 800998c:	bd80      	pop	{r7, pc}
 800998e:	bf00      	nop
 8009990:	40010000 	.word	0x40010000
 8009994:	40010400 	.word	0x40010400
 8009998:	40014000 	.word	0x40014000
 800999c:	40014400 	.word	0x40014400
 80099a0:	40014800 	.word	0x40014800
 80099a4:	40000400 	.word	0x40000400
 80099a8:	40000800 	.word	0x40000800
 80099ac:	40000c00 	.word	0x40000c00
 80099b0:	40001800 	.word	0x40001800
 80099b4:	4000e000 	.word	0x4000e000
 80099b8:	4000e400 	.word	0x4000e400
 80099bc:	00010007 	.word	0x00010007

080099c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80099c0:	b580      	push	{r7, lr}
 80099c2:	b084      	sub	sp, #16
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	68db      	ldr	r3, [r3, #12]
 80099ce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	691b      	ldr	r3, [r3, #16]
 80099d6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80099d8:	68bb      	ldr	r3, [r7, #8]
 80099da:	f003 0302 	and.w	r3, r3, #2
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d020      	beq.n	8009a24 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	f003 0302 	and.w	r3, r3, #2
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d01b      	beq.n	8009a24 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	f06f 0202 	mvn.w	r2, #2
 80099f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	2201      	movs	r2, #1
 80099fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	699b      	ldr	r3, [r3, #24]
 8009a02:	f003 0303 	and.w	r3, r3, #3
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d003      	beq.n	8009a12 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009a0a:	6878      	ldr	r0, [r7, #4]
 8009a0c:	f000 f9fe 	bl	8009e0c <HAL_TIM_IC_CaptureCallback>
 8009a10:	e005      	b.n	8009a1e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009a12:	6878      	ldr	r0, [r7, #4]
 8009a14:	f000 f9f0 	bl	8009df8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009a18:	6878      	ldr	r0, [r7, #4]
 8009a1a:	f000 fa01 	bl	8009e20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	2200      	movs	r2, #0
 8009a22:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009a24:	68bb      	ldr	r3, [r7, #8]
 8009a26:	f003 0304 	and.w	r3, r3, #4
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d020      	beq.n	8009a70 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	f003 0304 	and.w	r3, r3, #4
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d01b      	beq.n	8009a70 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	f06f 0204 	mvn.w	r2, #4
 8009a40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	2202      	movs	r2, #2
 8009a46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	699b      	ldr	r3, [r3, #24]
 8009a4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d003      	beq.n	8009a5e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009a56:	6878      	ldr	r0, [r7, #4]
 8009a58:	f000 f9d8 	bl	8009e0c <HAL_TIM_IC_CaptureCallback>
 8009a5c:	e005      	b.n	8009a6a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009a5e:	6878      	ldr	r0, [r7, #4]
 8009a60:	f000 f9ca 	bl	8009df8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009a64:	6878      	ldr	r0, [r7, #4]
 8009a66:	f000 f9db 	bl	8009e20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	2200      	movs	r2, #0
 8009a6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009a70:	68bb      	ldr	r3, [r7, #8]
 8009a72:	f003 0308 	and.w	r3, r3, #8
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d020      	beq.n	8009abc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	f003 0308 	and.w	r3, r3, #8
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d01b      	beq.n	8009abc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	f06f 0208 	mvn.w	r2, #8
 8009a8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	2204      	movs	r2, #4
 8009a92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	69db      	ldr	r3, [r3, #28]
 8009a9a:	f003 0303 	and.w	r3, r3, #3
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d003      	beq.n	8009aaa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009aa2:	6878      	ldr	r0, [r7, #4]
 8009aa4:	f000 f9b2 	bl	8009e0c <HAL_TIM_IC_CaptureCallback>
 8009aa8:	e005      	b.n	8009ab6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009aaa:	6878      	ldr	r0, [r7, #4]
 8009aac:	f000 f9a4 	bl	8009df8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ab0:	6878      	ldr	r0, [r7, #4]
 8009ab2:	f000 f9b5 	bl	8009e20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	2200      	movs	r2, #0
 8009aba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009abc:	68bb      	ldr	r3, [r7, #8]
 8009abe:	f003 0310 	and.w	r3, r3, #16
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d020      	beq.n	8009b08 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	f003 0310 	and.w	r3, r3, #16
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d01b      	beq.n	8009b08 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	f06f 0210 	mvn.w	r2, #16
 8009ad8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	2208      	movs	r2, #8
 8009ade:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	69db      	ldr	r3, [r3, #28]
 8009ae6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d003      	beq.n	8009af6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009aee:	6878      	ldr	r0, [r7, #4]
 8009af0:	f000 f98c 	bl	8009e0c <HAL_TIM_IC_CaptureCallback>
 8009af4:	e005      	b.n	8009b02 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009af6:	6878      	ldr	r0, [r7, #4]
 8009af8:	f000 f97e 	bl	8009df8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009afc:	6878      	ldr	r0, [r7, #4]
 8009afe:	f000 f98f 	bl	8009e20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	2200      	movs	r2, #0
 8009b06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009b08:	68bb      	ldr	r3, [r7, #8]
 8009b0a:	f003 0301 	and.w	r3, r3, #1
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d00c      	beq.n	8009b2c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	f003 0301 	and.w	r3, r3, #1
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d007      	beq.n	8009b2c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	f06f 0201 	mvn.w	r2, #1
 8009b24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009b26:	6878      	ldr	r0, [r7, #4]
 8009b28:	f7f9 f842 	bl	8002bb0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009b2c:	68bb      	ldr	r3, [r7, #8]
 8009b2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d104      	bne.n	8009b40 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009b36:	68bb      	ldr	r3, [r7, #8]
 8009b38:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d00c      	beq.n	8009b5a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d007      	beq.n	8009b5a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8009b52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009b54:	6878      	ldr	r0, [r7, #4]
 8009b56:	f000 fdcb 	bl	800a6f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009b5a:	68bb      	ldr	r3, [r7, #8]
 8009b5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d00c      	beq.n	8009b7e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d007      	beq.n	8009b7e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009b76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009b78:	6878      	ldr	r0, [r7, #4]
 8009b7a:	f000 fdc3 	bl	800a704 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009b7e:	68bb      	ldr	r3, [r7, #8]
 8009b80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d00c      	beq.n	8009ba2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d007      	beq.n	8009ba2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009b9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009b9c:	6878      	ldr	r0, [r7, #4]
 8009b9e:	f000 f949 	bl	8009e34 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009ba2:	68bb      	ldr	r3, [r7, #8]
 8009ba4:	f003 0320 	and.w	r3, r3, #32
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d00c      	beq.n	8009bc6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	f003 0320 	and.w	r3, r3, #32
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d007      	beq.n	8009bc6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	f06f 0220 	mvn.w	r2, #32
 8009bbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009bc0:	6878      	ldr	r0, [r7, #4]
 8009bc2:	f000 fd8b 	bl	800a6dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009bc6:	bf00      	nop
 8009bc8:	3710      	adds	r7, #16
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	bd80      	pop	{r7, pc}
	...

08009bd0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b086      	sub	sp, #24
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	60f8      	str	r0, [r7, #12]
 8009bd8:	60b9      	str	r1, [r7, #8]
 8009bda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009bdc:	2300      	movs	r3, #0
 8009bde:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009be6:	2b01      	cmp	r3, #1
 8009be8:	d101      	bne.n	8009bee <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009bea:	2302      	movs	r3, #2
 8009bec:	e0ff      	b.n	8009dee <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	2201      	movs	r2, #1
 8009bf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	2b14      	cmp	r3, #20
 8009bfa:	f200 80f0 	bhi.w	8009dde <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009bfe:	a201      	add	r2, pc, #4	@ (adr r2, 8009c04 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c04:	08009c59 	.word	0x08009c59
 8009c08:	08009ddf 	.word	0x08009ddf
 8009c0c:	08009ddf 	.word	0x08009ddf
 8009c10:	08009ddf 	.word	0x08009ddf
 8009c14:	08009c99 	.word	0x08009c99
 8009c18:	08009ddf 	.word	0x08009ddf
 8009c1c:	08009ddf 	.word	0x08009ddf
 8009c20:	08009ddf 	.word	0x08009ddf
 8009c24:	08009cdb 	.word	0x08009cdb
 8009c28:	08009ddf 	.word	0x08009ddf
 8009c2c:	08009ddf 	.word	0x08009ddf
 8009c30:	08009ddf 	.word	0x08009ddf
 8009c34:	08009d1b 	.word	0x08009d1b
 8009c38:	08009ddf 	.word	0x08009ddf
 8009c3c:	08009ddf 	.word	0x08009ddf
 8009c40:	08009ddf 	.word	0x08009ddf
 8009c44:	08009d5d 	.word	0x08009d5d
 8009c48:	08009ddf 	.word	0x08009ddf
 8009c4c:	08009ddf 	.word	0x08009ddf
 8009c50:	08009ddf 	.word	0x08009ddf
 8009c54:	08009d9d 	.word	0x08009d9d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	68b9      	ldr	r1, [r7, #8]
 8009c5e:	4618      	mov	r0, r3
 8009c60:	f000 f9a4 	bl	8009fac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	699a      	ldr	r2, [r3, #24]
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	f042 0208 	orr.w	r2, r2, #8
 8009c72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	699a      	ldr	r2, [r3, #24]
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	f022 0204 	bic.w	r2, r2, #4
 8009c82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	6999      	ldr	r1, [r3, #24]
 8009c8a:	68bb      	ldr	r3, [r7, #8]
 8009c8c:	691a      	ldr	r2, [r3, #16]
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	430a      	orrs	r2, r1
 8009c94:	619a      	str	r2, [r3, #24]
      break;
 8009c96:	e0a5      	b.n	8009de4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	68b9      	ldr	r1, [r7, #8]
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	f000 fa14 	bl	800a0cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	699a      	ldr	r2, [r3, #24]
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009cb2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	699a      	ldr	r2, [r3, #24]
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009cc2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	6999      	ldr	r1, [r3, #24]
 8009cca:	68bb      	ldr	r3, [r7, #8]
 8009ccc:	691b      	ldr	r3, [r3, #16]
 8009cce:	021a      	lsls	r2, r3, #8
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	430a      	orrs	r2, r1
 8009cd6:	619a      	str	r2, [r3, #24]
      break;
 8009cd8:	e084      	b.n	8009de4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	68b9      	ldr	r1, [r7, #8]
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	f000 fa7d 	bl	800a1e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	69da      	ldr	r2, [r3, #28]
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	f042 0208 	orr.w	r2, r2, #8
 8009cf4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	69da      	ldr	r2, [r3, #28]
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	f022 0204 	bic.w	r2, r2, #4
 8009d04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	69d9      	ldr	r1, [r3, #28]
 8009d0c:	68bb      	ldr	r3, [r7, #8]
 8009d0e:	691a      	ldr	r2, [r3, #16]
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	430a      	orrs	r2, r1
 8009d16:	61da      	str	r2, [r3, #28]
      break;
 8009d18:	e064      	b.n	8009de4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	68b9      	ldr	r1, [r7, #8]
 8009d20:	4618      	mov	r0, r3
 8009d22:	f000 fae5 	bl	800a2f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	69da      	ldr	r2, [r3, #28]
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009d34:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	69da      	ldr	r2, [r3, #28]
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009d44:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	69d9      	ldr	r1, [r3, #28]
 8009d4c:	68bb      	ldr	r3, [r7, #8]
 8009d4e:	691b      	ldr	r3, [r3, #16]
 8009d50:	021a      	lsls	r2, r3, #8
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	430a      	orrs	r2, r1
 8009d58:	61da      	str	r2, [r3, #28]
      break;
 8009d5a:	e043      	b.n	8009de4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	68b9      	ldr	r1, [r7, #8]
 8009d62:	4618      	mov	r0, r3
 8009d64:	f000 fb2e 	bl	800a3c4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	f042 0208 	orr.w	r2, r2, #8
 8009d76:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	f022 0204 	bic.w	r2, r2, #4
 8009d86:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009d8e:	68bb      	ldr	r3, [r7, #8]
 8009d90:	691a      	ldr	r2, [r3, #16]
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	430a      	orrs	r2, r1
 8009d98:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009d9a:	e023      	b.n	8009de4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	68b9      	ldr	r1, [r7, #8]
 8009da2:	4618      	mov	r0, r3
 8009da4:	f000 fb72 	bl	800a48c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009db6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009dc6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009dce:	68bb      	ldr	r3, [r7, #8]
 8009dd0:	691b      	ldr	r3, [r3, #16]
 8009dd2:	021a      	lsls	r2, r3, #8
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	430a      	orrs	r2, r1
 8009dda:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009ddc:	e002      	b.n	8009de4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009dde:	2301      	movs	r3, #1
 8009de0:	75fb      	strb	r3, [r7, #23]
      break;
 8009de2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	2200      	movs	r2, #0
 8009de8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009dec:	7dfb      	ldrb	r3, [r7, #23]
}
 8009dee:	4618      	mov	r0, r3
 8009df0:	3718      	adds	r7, #24
 8009df2:	46bd      	mov	sp, r7
 8009df4:	bd80      	pop	{r7, pc}
 8009df6:	bf00      	nop

08009df8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009df8:	b480      	push	{r7}
 8009dfa:	b083      	sub	sp, #12
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009e00:	bf00      	nop
 8009e02:	370c      	adds	r7, #12
 8009e04:	46bd      	mov	sp, r7
 8009e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0a:	4770      	bx	lr

08009e0c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009e0c:	b480      	push	{r7}
 8009e0e:	b083      	sub	sp, #12
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009e14:	bf00      	nop
 8009e16:	370c      	adds	r7, #12
 8009e18:	46bd      	mov	sp, r7
 8009e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e1e:	4770      	bx	lr

08009e20 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009e20:	b480      	push	{r7}
 8009e22:	b083      	sub	sp, #12
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009e28:	bf00      	nop
 8009e2a:	370c      	adds	r7, #12
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e32:	4770      	bx	lr

08009e34 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009e34:	b480      	push	{r7}
 8009e36:	b083      	sub	sp, #12
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009e3c:	bf00      	nop
 8009e3e:	370c      	adds	r7, #12
 8009e40:	46bd      	mov	sp, r7
 8009e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e46:	4770      	bx	lr

08009e48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009e48:	b480      	push	{r7}
 8009e4a:	b085      	sub	sp, #20
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
 8009e50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	4a4a      	ldr	r2, [pc, #296]	@ (8009f84 <TIM_Base_SetConfig+0x13c>)
 8009e5c:	4293      	cmp	r3, r2
 8009e5e:	d013      	beq.n	8009e88 <TIM_Base_SetConfig+0x40>
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e66:	d00f      	beq.n	8009e88 <TIM_Base_SetConfig+0x40>
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	4a47      	ldr	r2, [pc, #284]	@ (8009f88 <TIM_Base_SetConfig+0x140>)
 8009e6c:	4293      	cmp	r3, r2
 8009e6e:	d00b      	beq.n	8009e88 <TIM_Base_SetConfig+0x40>
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	4a46      	ldr	r2, [pc, #280]	@ (8009f8c <TIM_Base_SetConfig+0x144>)
 8009e74:	4293      	cmp	r3, r2
 8009e76:	d007      	beq.n	8009e88 <TIM_Base_SetConfig+0x40>
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	4a45      	ldr	r2, [pc, #276]	@ (8009f90 <TIM_Base_SetConfig+0x148>)
 8009e7c:	4293      	cmp	r3, r2
 8009e7e:	d003      	beq.n	8009e88 <TIM_Base_SetConfig+0x40>
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	4a44      	ldr	r2, [pc, #272]	@ (8009f94 <TIM_Base_SetConfig+0x14c>)
 8009e84:	4293      	cmp	r3, r2
 8009e86:	d108      	bne.n	8009e9a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009e8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009e90:	683b      	ldr	r3, [r7, #0]
 8009e92:	685b      	ldr	r3, [r3, #4]
 8009e94:	68fa      	ldr	r2, [r7, #12]
 8009e96:	4313      	orrs	r3, r2
 8009e98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	4a39      	ldr	r2, [pc, #228]	@ (8009f84 <TIM_Base_SetConfig+0x13c>)
 8009e9e:	4293      	cmp	r3, r2
 8009ea0:	d027      	beq.n	8009ef2 <TIM_Base_SetConfig+0xaa>
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ea8:	d023      	beq.n	8009ef2 <TIM_Base_SetConfig+0xaa>
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	4a36      	ldr	r2, [pc, #216]	@ (8009f88 <TIM_Base_SetConfig+0x140>)
 8009eae:	4293      	cmp	r3, r2
 8009eb0:	d01f      	beq.n	8009ef2 <TIM_Base_SetConfig+0xaa>
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	4a35      	ldr	r2, [pc, #212]	@ (8009f8c <TIM_Base_SetConfig+0x144>)
 8009eb6:	4293      	cmp	r3, r2
 8009eb8:	d01b      	beq.n	8009ef2 <TIM_Base_SetConfig+0xaa>
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	4a34      	ldr	r2, [pc, #208]	@ (8009f90 <TIM_Base_SetConfig+0x148>)
 8009ebe:	4293      	cmp	r3, r2
 8009ec0:	d017      	beq.n	8009ef2 <TIM_Base_SetConfig+0xaa>
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	4a33      	ldr	r2, [pc, #204]	@ (8009f94 <TIM_Base_SetConfig+0x14c>)
 8009ec6:	4293      	cmp	r3, r2
 8009ec8:	d013      	beq.n	8009ef2 <TIM_Base_SetConfig+0xaa>
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	4a32      	ldr	r2, [pc, #200]	@ (8009f98 <TIM_Base_SetConfig+0x150>)
 8009ece:	4293      	cmp	r3, r2
 8009ed0:	d00f      	beq.n	8009ef2 <TIM_Base_SetConfig+0xaa>
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	4a31      	ldr	r2, [pc, #196]	@ (8009f9c <TIM_Base_SetConfig+0x154>)
 8009ed6:	4293      	cmp	r3, r2
 8009ed8:	d00b      	beq.n	8009ef2 <TIM_Base_SetConfig+0xaa>
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	4a30      	ldr	r2, [pc, #192]	@ (8009fa0 <TIM_Base_SetConfig+0x158>)
 8009ede:	4293      	cmp	r3, r2
 8009ee0:	d007      	beq.n	8009ef2 <TIM_Base_SetConfig+0xaa>
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	4a2f      	ldr	r2, [pc, #188]	@ (8009fa4 <TIM_Base_SetConfig+0x15c>)
 8009ee6:	4293      	cmp	r3, r2
 8009ee8:	d003      	beq.n	8009ef2 <TIM_Base_SetConfig+0xaa>
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	4a2e      	ldr	r2, [pc, #184]	@ (8009fa8 <TIM_Base_SetConfig+0x160>)
 8009eee:	4293      	cmp	r3, r2
 8009ef0:	d108      	bne.n	8009f04 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009ef8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009efa:	683b      	ldr	r3, [r7, #0]
 8009efc:	68db      	ldr	r3, [r3, #12]
 8009efe:	68fa      	ldr	r2, [r7, #12]
 8009f00:	4313      	orrs	r3, r2
 8009f02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009f0a:	683b      	ldr	r3, [r7, #0]
 8009f0c:	695b      	ldr	r3, [r3, #20]
 8009f0e:	4313      	orrs	r3, r2
 8009f10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	68fa      	ldr	r2, [r7, #12]
 8009f16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009f18:	683b      	ldr	r3, [r7, #0]
 8009f1a:	689a      	ldr	r2, [r3, #8]
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009f20:	683b      	ldr	r3, [r7, #0]
 8009f22:	681a      	ldr	r2, [r3, #0]
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	4a16      	ldr	r2, [pc, #88]	@ (8009f84 <TIM_Base_SetConfig+0x13c>)
 8009f2c:	4293      	cmp	r3, r2
 8009f2e:	d00f      	beq.n	8009f50 <TIM_Base_SetConfig+0x108>
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	4a18      	ldr	r2, [pc, #96]	@ (8009f94 <TIM_Base_SetConfig+0x14c>)
 8009f34:	4293      	cmp	r3, r2
 8009f36:	d00b      	beq.n	8009f50 <TIM_Base_SetConfig+0x108>
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	4a17      	ldr	r2, [pc, #92]	@ (8009f98 <TIM_Base_SetConfig+0x150>)
 8009f3c:	4293      	cmp	r3, r2
 8009f3e:	d007      	beq.n	8009f50 <TIM_Base_SetConfig+0x108>
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	4a16      	ldr	r2, [pc, #88]	@ (8009f9c <TIM_Base_SetConfig+0x154>)
 8009f44:	4293      	cmp	r3, r2
 8009f46:	d003      	beq.n	8009f50 <TIM_Base_SetConfig+0x108>
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	4a15      	ldr	r2, [pc, #84]	@ (8009fa0 <TIM_Base_SetConfig+0x158>)
 8009f4c:	4293      	cmp	r3, r2
 8009f4e:	d103      	bne.n	8009f58 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009f50:	683b      	ldr	r3, [r7, #0]
 8009f52:	691a      	ldr	r2, [r3, #16]
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	2201      	movs	r2, #1
 8009f5c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	691b      	ldr	r3, [r3, #16]
 8009f62:	f003 0301 	and.w	r3, r3, #1
 8009f66:	2b01      	cmp	r3, #1
 8009f68:	d105      	bne.n	8009f76 <TIM_Base_SetConfig+0x12e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	691b      	ldr	r3, [r3, #16]
 8009f6e:	f023 0201 	bic.w	r2, r3, #1
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	611a      	str	r2, [r3, #16]
  }
}
 8009f76:	bf00      	nop
 8009f78:	3714      	adds	r7, #20
 8009f7a:	46bd      	mov	sp, r7
 8009f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f80:	4770      	bx	lr
 8009f82:	bf00      	nop
 8009f84:	40010000 	.word	0x40010000
 8009f88:	40000400 	.word	0x40000400
 8009f8c:	40000800 	.word	0x40000800
 8009f90:	40000c00 	.word	0x40000c00
 8009f94:	40010400 	.word	0x40010400
 8009f98:	40014000 	.word	0x40014000
 8009f9c:	40014400 	.word	0x40014400
 8009fa0:	40014800 	.word	0x40014800
 8009fa4:	4000e000 	.word	0x4000e000
 8009fa8:	4000e400 	.word	0x4000e400

08009fac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009fac:	b480      	push	{r7}
 8009fae:	b087      	sub	sp, #28
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
 8009fb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	6a1b      	ldr	r3, [r3, #32]
 8009fba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	6a1b      	ldr	r3, [r3, #32]
 8009fc0:	f023 0201 	bic.w	r2, r3, #1
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	685b      	ldr	r3, [r3, #4]
 8009fcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	699b      	ldr	r3, [r3, #24]
 8009fd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009fd4:	68fa      	ldr	r2, [r7, #12]
 8009fd6:	4b37      	ldr	r3, [pc, #220]	@ (800a0b4 <TIM_OC1_SetConfig+0x108>)
 8009fd8:	4013      	ands	r3, r2
 8009fda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	f023 0303 	bic.w	r3, r3, #3
 8009fe2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009fe4:	683b      	ldr	r3, [r7, #0]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	68fa      	ldr	r2, [r7, #12]
 8009fea:	4313      	orrs	r3, r2
 8009fec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009fee:	697b      	ldr	r3, [r7, #20]
 8009ff0:	f023 0302 	bic.w	r3, r3, #2
 8009ff4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009ff6:	683b      	ldr	r3, [r7, #0]
 8009ff8:	689b      	ldr	r3, [r3, #8]
 8009ffa:	697a      	ldr	r2, [r7, #20]
 8009ffc:	4313      	orrs	r3, r2
 8009ffe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	4a2d      	ldr	r2, [pc, #180]	@ (800a0b8 <TIM_OC1_SetConfig+0x10c>)
 800a004:	4293      	cmp	r3, r2
 800a006:	d00f      	beq.n	800a028 <TIM_OC1_SetConfig+0x7c>
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	4a2c      	ldr	r2, [pc, #176]	@ (800a0bc <TIM_OC1_SetConfig+0x110>)
 800a00c:	4293      	cmp	r3, r2
 800a00e:	d00b      	beq.n	800a028 <TIM_OC1_SetConfig+0x7c>
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	4a2b      	ldr	r2, [pc, #172]	@ (800a0c0 <TIM_OC1_SetConfig+0x114>)
 800a014:	4293      	cmp	r3, r2
 800a016:	d007      	beq.n	800a028 <TIM_OC1_SetConfig+0x7c>
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	4a2a      	ldr	r2, [pc, #168]	@ (800a0c4 <TIM_OC1_SetConfig+0x118>)
 800a01c:	4293      	cmp	r3, r2
 800a01e:	d003      	beq.n	800a028 <TIM_OC1_SetConfig+0x7c>
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	4a29      	ldr	r2, [pc, #164]	@ (800a0c8 <TIM_OC1_SetConfig+0x11c>)
 800a024:	4293      	cmp	r3, r2
 800a026:	d10c      	bne.n	800a042 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a028:	697b      	ldr	r3, [r7, #20]
 800a02a:	f023 0308 	bic.w	r3, r3, #8
 800a02e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a030:	683b      	ldr	r3, [r7, #0]
 800a032:	68db      	ldr	r3, [r3, #12]
 800a034:	697a      	ldr	r2, [r7, #20]
 800a036:	4313      	orrs	r3, r2
 800a038:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a03a:	697b      	ldr	r3, [r7, #20]
 800a03c:	f023 0304 	bic.w	r3, r3, #4
 800a040:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	4a1c      	ldr	r2, [pc, #112]	@ (800a0b8 <TIM_OC1_SetConfig+0x10c>)
 800a046:	4293      	cmp	r3, r2
 800a048:	d00f      	beq.n	800a06a <TIM_OC1_SetConfig+0xbe>
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	4a1b      	ldr	r2, [pc, #108]	@ (800a0bc <TIM_OC1_SetConfig+0x110>)
 800a04e:	4293      	cmp	r3, r2
 800a050:	d00b      	beq.n	800a06a <TIM_OC1_SetConfig+0xbe>
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	4a1a      	ldr	r2, [pc, #104]	@ (800a0c0 <TIM_OC1_SetConfig+0x114>)
 800a056:	4293      	cmp	r3, r2
 800a058:	d007      	beq.n	800a06a <TIM_OC1_SetConfig+0xbe>
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	4a19      	ldr	r2, [pc, #100]	@ (800a0c4 <TIM_OC1_SetConfig+0x118>)
 800a05e:	4293      	cmp	r3, r2
 800a060:	d003      	beq.n	800a06a <TIM_OC1_SetConfig+0xbe>
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	4a18      	ldr	r2, [pc, #96]	@ (800a0c8 <TIM_OC1_SetConfig+0x11c>)
 800a066:	4293      	cmp	r3, r2
 800a068:	d111      	bne.n	800a08e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a06a:	693b      	ldr	r3, [r7, #16]
 800a06c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a070:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a072:	693b      	ldr	r3, [r7, #16]
 800a074:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a078:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a07a:	683b      	ldr	r3, [r7, #0]
 800a07c:	695b      	ldr	r3, [r3, #20]
 800a07e:	693a      	ldr	r2, [r7, #16]
 800a080:	4313      	orrs	r3, r2
 800a082:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	699b      	ldr	r3, [r3, #24]
 800a088:	693a      	ldr	r2, [r7, #16]
 800a08a:	4313      	orrs	r3, r2
 800a08c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	693a      	ldr	r2, [r7, #16]
 800a092:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	68fa      	ldr	r2, [r7, #12]
 800a098:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a09a:	683b      	ldr	r3, [r7, #0]
 800a09c:	685a      	ldr	r2, [r3, #4]
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	697a      	ldr	r2, [r7, #20]
 800a0a6:	621a      	str	r2, [r3, #32]
}
 800a0a8:	bf00      	nop
 800a0aa:	371c      	adds	r7, #28
 800a0ac:	46bd      	mov	sp, r7
 800a0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b2:	4770      	bx	lr
 800a0b4:	fffeff8f 	.word	0xfffeff8f
 800a0b8:	40010000 	.word	0x40010000
 800a0bc:	40010400 	.word	0x40010400
 800a0c0:	40014000 	.word	0x40014000
 800a0c4:	40014400 	.word	0x40014400
 800a0c8:	40014800 	.word	0x40014800

0800a0cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a0cc:	b480      	push	{r7}
 800a0ce:	b087      	sub	sp, #28
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
 800a0d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	6a1b      	ldr	r3, [r3, #32]
 800a0da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	6a1b      	ldr	r3, [r3, #32]
 800a0e0:	f023 0210 	bic.w	r2, r3, #16
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	685b      	ldr	r3, [r3, #4]
 800a0ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	699b      	ldr	r3, [r3, #24]
 800a0f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a0f4:	68fa      	ldr	r2, [r7, #12]
 800a0f6:	4b34      	ldr	r3, [pc, #208]	@ (800a1c8 <TIM_OC2_SetConfig+0xfc>)
 800a0f8:	4013      	ands	r3, r2
 800a0fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a102:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a104:	683b      	ldr	r3, [r7, #0]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	021b      	lsls	r3, r3, #8
 800a10a:	68fa      	ldr	r2, [r7, #12]
 800a10c:	4313      	orrs	r3, r2
 800a10e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a110:	697b      	ldr	r3, [r7, #20]
 800a112:	f023 0320 	bic.w	r3, r3, #32
 800a116:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a118:	683b      	ldr	r3, [r7, #0]
 800a11a:	689b      	ldr	r3, [r3, #8]
 800a11c:	011b      	lsls	r3, r3, #4
 800a11e:	697a      	ldr	r2, [r7, #20]
 800a120:	4313      	orrs	r3, r2
 800a122:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	4a29      	ldr	r2, [pc, #164]	@ (800a1cc <TIM_OC2_SetConfig+0x100>)
 800a128:	4293      	cmp	r3, r2
 800a12a:	d003      	beq.n	800a134 <TIM_OC2_SetConfig+0x68>
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	4a28      	ldr	r2, [pc, #160]	@ (800a1d0 <TIM_OC2_SetConfig+0x104>)
 800a130:	4293      	cmp	r3, r2
 800a132:	d10d      	bne.n	800a150 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a134:	697b      	ldr	r3, [r7, #20]
 800a136:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a13a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	68db      	ldr	r3, [r3, #12]
 800a140:	011b      	lsls	r3, r3, #4
 800a142:	697a      	ldr	r2, [r7, #20]
 800a144:	4313      	orrs	r3, r2
 800a146:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a148:	697b      	ldr	r3, [r7, #20]
 800a14a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a14e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	4a1e      	ldr	r2, [pc, #120]	@ (800a1cc <TIM_OC2_SetConfig+0x100>)
 800a154:	4293      	cmp	r3, r2
 800a156:	d00f      	beq.n	800a178 <TIM_OC2_SetConfig+0xac>
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	4a1d      	ldr	r2, [pc, #116]	@ (800a1d0 <TIM_OC2_SetConfig+0x104>)
 800a15c:	4293      	cmp	r3, r2
 800a15e:	d00b      	beq.n	800a178 <TIM_OC2_SetConfig+0xac>
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	4a1c      	ldr	r2, [pc, #112]	@ (800a1d4 <TIM_OC2_SetConfig+0x108>)
 800a164:	4293      	cmp	r3, r2
 800a166:	d007      	beq.n	800a178 <TIM_OC2_SetConfig+0xac>
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	4a1b      	ldr	r2, [pc, #108]	@ (800a1d8 <TIM_OC2_SetConfig+0x10c>)
 800a16c:	4293      	cmp	r3, r2
 800a16e:	d003      	beq.n	800a178 <TIM_OC2_SetConfig+0xac>
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	4a1a      	ldr	r2, [pc, #104]	@ (800a1dc <TIM_OC2_SetConfig+0x110>)
 800a174:	4293      	cmp	r3, r2
 800a176:	d113      	bne.n	800a1a0 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a178:	693b      	ldr	r3, [r7, #16]
 800a17a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a17e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a180:	693b      	ldr	r3, [r7, #16]
 800a182:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a186:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a188:	683b      	ldr	r3, [r7, #0]
 800a18a:	695b      	ldr	r3, [r3, #20]
 800a18c:	009b      	lsls	r3, r3, #2
 800a18e:	693a      	ldr	r2, [r7, #16]
 800a190:	4313      	orrs	r3, r2
 800a192:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a194:	683b      	ldr	r3, [r7, #0]
 800a196:	699b      	ldr	r3, [r3, #24]
 800a198:	009b      	lsls	r3, r3, #2
 800a19a:	693a      	ldr	r2, [r7, #16]
 800a19c:	4313      	orrs	r3, r2
 800a19e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	693a      	ldr	r2, [r7, #16]
 800a1a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	68fa      	ldr	r2, [r7, #12]
 800a1aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a1ac:	683b      	ldr	r3, [r7, #0]
 800a1ae:	685a      	ldr	r2, [r3, #4]
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	697a      	ldr	r2, [r7, #20]
 800a1b8:	621a      	str	r2, [r3, #32]
}
 800a1ba:	bf00      	nop
 800a1bc:	371c      	adds	r7, #28
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c4:	4770      	bx	lr
 800a1c6:	bf00      	nop
 800a1c8:	feff8fff 	.word	0xfeff8fff
 800a1cc:	40010000 	.word	0x40010000
 800a1d0:	40010400 	.word	0x40010400
 800a1d4:	40014000 	.word	0x40014000
 800a1d8:	40014400 	.word	0x40014400
 800a1dc:	40014800 	.word	0x40014800

0800a1e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a1e0:	b480      	push	{r7}
 800a1e2:	b087      	sub	sp, #28
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	6078      	str	r0, [r7, #4]
 800a1e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	6a1b      	ldr	r3, [r3, #32]
 800a1ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	6a1b      	ldr	r3, [r3, #32]
 800a1f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	685b      	ldr	r3, [r3, #4]
 800a200:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	69db      	ldr	r3, [r3, #28]
 800a206:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a208:	68fa      	ldr	r2, [r7, #12]
 800a20a:	4b33      	ldr	r3, [pc, #204]	@ (800a2d8 <TIM_OC3_SetConfig+0xf8>)
 800a20c:	4013      	ands	r3, r2
 800a20e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	f023 0303 	bic.w	r3, r3, #3
 800a216:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a218:	683b      	ldr	r3, [r7, #0]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	68fa      	ldr	r2, [r7, #12]
 800a21e:	4313      	orrs	r3, r2
 800a220:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a222:	697b      	ldr	r3, [r7, #20]
 800a224:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a228:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a22a:	683b      	ldr	r3, [r7, #0]
 800a22c:	689b      	ldr	r3, [r3, #8]
 800a22e:	021b      	lsls	r3, r3, #8
 800a230:	697a      	ldr	r2, [r7, #20]
 800a232:	4313      	orrs	r3, r2
 800a234:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	4a28      	ldr	r2, [pc, #160]	@ (800a2dc <TIM_OC3_SetConfig+0xfc>)
 800a23a:	4293      	cmp	r3, r2
 800a23c:	d003      	beq.n	800a246 <TIM_OC3_SetConfig+0x66>
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	4a27      	ldr	r2, [pc, #156]	@ (800a2e0 <TIM_OC3_SetConfig+0x100>)
 800a242:	4293      	cmp	r3, r2
 800a244:	d10d      	bne.n	800a262 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a246:	697b      	ldr	r3, [r7, #20]
 800a248:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a24c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a24e:	683b      	ldr	r3, [r7, #0]
 800a250:	68db      	ldr	r3, [r3, #12]
 800a252:	021b      	lsls	r3, r3, #8
 800a254:	697a      	ldr	r2, [r7, #20]
 800a256:	4313      	orrs	r3, r2
 800a258:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a25a:	697b      	ldr	r3, [r7, #20]
 800a25c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a260:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	4a1d      	ldr	r2, [pc, #116]	@ (800a2dc <TIM_OC3_SetConfig+0xfc>)
 800a266:	4293      	cmp	r3, r2
 800a268:	d00f      	beq.n	800a28a <TIM_OC3_SetConfig+0xaa>
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	4a1c      	ldr	r2, [pc, #112]	@ (800a2e0 <TIM_OC3_SetConfig+0x100>)
 800a26e:	4293      	cmp	r3, r2
 800a270:	d00b      	beq.n	800a28a <TIM_OC3_SetConfig+0xaa>
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	4a1b      	ldr	r2, [pc, #108]	@ (800a2e4 <TIM_OC3_SetConfig+0x104>)
 800a276:	4293      	cmp	r3, r2
 800a278:	d007      	beq.n	800a28a <TIM_OC3_SetConfig+0xaa>
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	4a1a      	ldr	r2, [pc, #104]	@ (800a2e8 <TIM_OC3_SetConfig+0x108>)
 800a27e:	4293      	cmp	r3, r2
 800a280:	d003      	beq.n	800a28a <TIM_OC3_SetConfig+0xaa>
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	4a19      	ldr	r2, [pc, #100]	@ (800a2ec <TIM_OC3_SetConfig+0x10c>)
 800a286:	4293      	cmp	r3, r2
 800a288:	d113      	bne.n	800a2b2 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a28a:	693b      	ldr	r3, [r7, #16]
 800a28c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a290:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a292:	693b      	ldr	r3, [r7, #16]
 800a294:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a298:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a29a:	683b      	ldr	r3, [r7, #0]
 800a29c:	695b      	ldr	r3, [r3, #20]
 800a29e:	011b      	lsls	r3, r3, #4
 800a2a0:	693a      	ldr	r2, [r7, #16]
 800a2a2:	4313      	orrs	r3, r2
 800a2a4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a2a6:	683b      	ldr	r3, [r7, #0]
 800a2a8:	699b      	ldr	r3, [r3, #24]
 800a2aa:	011b      	lsls	r3, r3, #4
 800a2ac:	693a      	ldr	r2, [r7, #16]
 800a2ae:	4313      	orrs	r3, r2
 800a2b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	693a      	ldr	r2, [r7, #16]
 800a2b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	68fa      	ldr	r2, [r7, #12]
 800a2bc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a2be:	683b      	ldr	r3, [r7, #0]
 800a2c0:	685a      	ldr	r2, [r3, #4]
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	697a      	ldr	r2, [r7, #20]
 800a2ca:	621a      	str	r2, [r3, #32]
}
 800a2cc:	bf00      	nop
 800a2ce:	371c      	adds	r7, #28
 800a2d0:	46bd      	mov	sp, r7
 800a2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d6:	4770      	bx	lr
 800a2d8:	fffeff8f 	.word	0xfffeff8f
 800a2dc:	40010000 	.word	0x40010000
 800a2e0:	40010400 	.word	0x40010400
 800a2e4:	40014000 	.word	0x40014000
 800a2e8:	40014400 	.word	0x40014400
 800a2ec:	40014800 	.word	0x40014800

0800a2f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a2f0:	b480      	push	{r7}
 800a2f2:	b087      	sub	sp, #28
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
 800a2f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	6a1b      	ldr	r3, [r3, #32]
 800a2fe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	6a1b      	ldr	r3, [r3, #32]
 800a304:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	685b      	ldr	r3, [r3, #4]
 800a310:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	69db      	ldr	r3, [r3, #28]
 800a316:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a318:	68fa      	ldr	r2, [r7, #12]
 800a31a:	4b24      	ldr	r3, [pc, #144]	@ (800a3ac <TIM_OC4_SetConfig+0xbc>)
 800a31c:	4013      	ands	r3, r2
 800a31e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a326:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a328:	683b      	ldr	r3, [r7, #0]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	021b      	lsls	r3, r3, #8
 800a32e:	68fa      	ldr	r2, [r7, #12]
 800a330:	4313      	orrs	r3, r2
 800a332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a334:	693b      	ldr	r3, [r7, #16]
 800a336:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a33a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a33c:	683b      	ldr	r3, [r7, #0]
 800a33e:	689b      	ldr	r3, [r3, #8]
 800a340:	031b      	lsls	r3, r3, #12
 800a342:	693a      	ldr	r2, [r7, #16]
 800a344:	4313      	orrs	r3, r2
 800a346:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	4a19      	ldr	r2, [pc, #100]	@ (800a3b0 <TIM_OC4_SetConfig+0xc0>)
 800a34c:	4293      	cmp	r3, r2
 800a34e:	d00f      	beq.n	800a370 <TIM_OC4_SetConfig+0x80>
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	4a18      	ldr	r2, [pc, #96]	@ (800a3b4 <TIM_OC4_SetConfig+0xc4>)
 800a354:	4293      	cmp	r3, r2
 800a356:	d00b      	beq.n	800a370 <TIM_OC4_SetConfig+0x80>
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	4a17      	ldr	r2, [pc, #92]	@ (800a3b8 <TIM_OC4_SetConfig+0xc8>)
 800a35c:	4293      	cmp	r3, r2
 800a35e:	d007      	beq.n	800a370 <TIM_OC4_SetConfig+0x80>
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	4a16      	ldr	r2, [pc, #88]	@ (800a3bc <TIM_OC4_SetConfig+0xcc>)
 800a364:	4293      	cmp	r3, r2
 800a366:	d003      	beq.n	800a370 <TIM_OC4_SetConfig+0x80>
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	4a15      	ldr	r2, [pc, #84]	@ (800a3c0 <TIM_OC4_SetConfig+0xd0>)
 800a36c:	4293      	cmp	r3, r2
 800a36e:	d109      	bne.n	800a384 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a370:	697b      	ldr	r3, [r7, #20]
 800a372:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a376:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a378:	683b      	ldr	r3, [r7, #0]
 800a37a:	695b      	ldr	r3, [r3, #20]
 800a37c:	019b      	lsls	r3, r3, #6
 800a37e:	697a      	ldr	r2, [r7, #20]
 800a380:	4313      	orrs	r3, r2
 800a382:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	697a      	ldr	r2, [r7, #20]
 800a388:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	68fa      	ldr	r2, [r7, #12]
 800a38e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a390:	683b      	ldr	r3, [r7, #0]
 800a392:	685a      	ldr	r2, [r3, #4]
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	693a      	ldr	r2, [r7, #16]
 800a39c:	621a      	str	r2, [r3, #32]
}
 800a39e:	bf00      	nop
 800a3a0:	371c      	adds	r7, #28
 800a3a2:	46bd      	mov	sp, r7
 800a3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a8:	4770      	bx	lr
 800a3aa:	bf00      	nop
 800a3ac:	feff8fff 	.word	0xfeff8fff
 800a3b0:	40010000 	.word	0x40010000
 800a3b4:	40010400 	.word	0x40010400
 800a3b8:	40014000 	.word	0x40014000
 800a3bc:	40014400 	.word	0x40014400
 800a3c0:	40014800 	.word	0x40014800

0800a3c4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a3c4:	b480      	push	{r7}
 800a3c6:	b087      	sub	sp, #28
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	6078      	str	r0, [r7, #4]
 800a3cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	6a1b      	ldr	r3, [r3, #32]
 800a3d2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	6a1b      	ldr	r3, [r3, #32]
 800a3d8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	685b      	ldr	r3, [r3, #4]
 800a3e4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a3ec:	68fa      	ldr	r2, [r7, #12]
 800a3ee:	4b21      	ldr	r3, [pc, #132]	@ (800a474 <TIM_OC5_SetConfig+0xb0>)
 800a3f0:	4013      	ands	r3, r2
 800a3f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a3f4:	683b      	ldr	r3, [r7, #0]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	68fa      	ldr	r2, [r7, #12]
 800a3fa:	4313      	orrs	r3, r2
 800a3fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a3fe:	693b      	ldr	r3, [r7, #16]
 800a400:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a404:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a406:	683b      	ldr	r3, [r7, #0]
 800a408:	689b      	ldr	r3, [r3, #8]
 800a40a:	041b      	lsls	r3, r3, #16
 800a40c:	693a      	ldr	r2, [r7, #16]
 800a40e:	4313      	orrs	r3, r2
 800a410:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	4a18      	ldr	r2, [pc, #96]	@ (800a478 <TIM_OC5_SetConfig+0xb4>)
 800a416:	4293      	cmp	r3, r2
 800a418:	d00f      	beq.n	800a43a <TIM_OC5_SetConfig+0x76>
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	4a17      	ldr	r2, [pc, #92]	@ (800a47c <TIM_OC5_SetConfig+0xb8>)
 800a41e:	4293      	cmp	r3, r2
 800a420:	d00b      	beq.n	800a43a <TIM_OC5_SetConfig+0x76>
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	4a16      	ldr	r2, [pc, #88]	@ (800a480 <TIM_OC5_SetConfig+0xbc>)
 800a426:	4293      	cmp	r3, r2
 800a428:	d007      	beq.n	800a43a <TIM_OC5_SetConfig+0x76>
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	4a15      	ldr	r2, [pc, #84]	@ (800a484 <TIM_OC5_SetConfig+0xc0>)
 800a42e:	4293      	cmp	r3, r2
 800a430:	d003      	beq.n	800a43a <TIM_OC5_SetConfig+0x76>
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	4a14      	ldr	r2, [pc, #80]	@ (800a488 <TIM_OC5_SetConfig+0xc4>)
 800a436:	4293      	cmp	r3, r2
 800a438:	d109      	bne.n	800a44e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a43a:	697b      	ldr	r3, [r7, #20]
 800a43c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a440:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a442:	683b      	ldr	r3, [r7, #0]
 800a444:	695b      	ldr	r3, [r3, #20]
 800a446:	021b      	lsls	r3, r3, #8
 800a448:	697a      	ldr	r2, [r7, #20]
 800a44a:	4313      	orrs	r3, r2
 800a44c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	697a      	ldr	r2, [r7, #20]
 800a452:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	68fa      	ldr	r2, [r7, #12]
 800a458:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a45a:	683b      	ldr	r3, [r7, #0]
 800a45c:	685a      	ldr	r2, [r3, #4]
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	693a      	ldr	r2, [r7, #16]
 800a466:	621a      	str	r2, [r3, #32]
}
 800a468:	bf00      	nop
 800a46a:	371c      	adds	r7, #28
 800a46c:	46bd      	mov	sp, r7
 800a46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a472:	4770      	bx	lr
 800a474:	fffeff8f 	.word	0xfffeff8f
 800a478:	40010000 	.word	0x40010000
 800a47c:	40010400 	.word	0x40010400
 800a480:	40014000 	.word	0x40014000
 800a484:	40014400 	.word	0x40014400
 800a488:	40014800 	.word	0x40014800

0800a48c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a48c:	b480      	push	{r7}
 800a48e:	b087      	sub	sp, #28
 800a490:	af00      	add	r7, sp, #0
 800a492:	6078      	str	r0, [r7, #4]
 800a494:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	6a1b      	ldr	r3, [r3, #32]
 800a49a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	6a1b      	ldr	r3, [r3, #32]
 800a4a0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	685b      	ldr	r3, [r3, #4]
 800a4ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a4b4:	68fa      	ldr	r2, [r7, #12]
 800a4b6:	4b22      	ldr	r3, [pc, #136]	@ (800a540 <TIM_OC6_SetConfig+0xb4>)
 800a4b8:	4013      	ands	r3, r2
 800a4ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a4bc:	683b      	ldr	r3, [r7, #0]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	021b      	lsls	r3, r3, #8
 800a4c2:	68fa      	ldr	r2, [r7, #12]
 800a4c4:	4313      	orrs	r3, r2
 800a4c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a4c8:	693b      	ldr	r3, [r7, #16]
 800a4ca:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a4ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a4d0:	683b      	ldr	r3, [r7, #0]
 800a4d2:	689b      	ldr	r3, [r3, #8]
 800a4d4:	051b      	lsls	r3, r3, #20
 800a4d6:	693a      	ldr	r2, [r7, #16]
 800a4d8:	4313      	orrs	r3, r2
 800a4da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	4a19      	ldr	r2, [pc, #100]	@ (800a544 <TIM_OC6_SetConfig+0xb8>)
 800a4e0:	4293      	cmp	r3, r2
 800a4e2:	d00f      	beq.n	800a504 <TIM_OC6_SetConfig+0x78>
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	4a18      	ldr	r2, [pc, #96]	@ (800a548 <TIM_OC6_SetConfig+0xbc>)
 800a4e8:	4293      	cmp	r3, r2
 800a4ea:	d00b      	beq.n	800a504 <TIM_OC6_SetConfig+0x78>
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	4a17      	ldr	r2, [pc, #92]	@ (800a54c <TIM_OC6_SetConfig+0xc0>)
 800a4f0:	4293      	cmp	r3, r2
 800a4f2:	d007      	beq.n	800a504 <TIM_OC6_SetConfig+0x78>
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	4a16      	ldr	r2, [pc, #88]	@ (800a550 <TIM_OC6_SetConfig+0xc4>)
 800a4f8:	4293      	cmp	r3, r2
 800a4fa:	d003      	beq.n	800a504 <TIM_OC6_SetConfig+0x78>
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	4a15      	ldr	r2, [pc, #84]	@ (800a554 <TIM_OC6_SetConfig+0xc8>)
 800a500:	4293      	cmp	r3, r2
 800a502:	d109      	bne.n	800a518 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a504:	697b      	ldr	r3, [r7, #20]
 800a506:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a50a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a50c:	683b      	ldr	r3, [r7, #0]
 800a50e:	695b      	ldr	r3, [r3, #20]
 800a510:	029b      	lsls	r3, r3, #10
 800a512:	697a      	ldr	r2, [r7, #20]
 800a514:	4313      	orrs	r3, r2
 800a516:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	697a      	ldr	r2, [r7, #20]
 800a51c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	68fa      	ldr	r2, [r7, #12]
 800a522:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a524:	683b      	ldr	r3, [r7, #0]
 800a526:	685a      	ldr	r2, [r3, #4]
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	693a      	ldr	r2, [r7, #16]
 800a530:	621a      	str	r2, [r3, #32]
}
 800a532:	bf00      	nop
 800a534:	371c      	adds	r7, #28
 800a536:	46bd      	mov	sp, r7
 800a538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53c:	4770      	bx	lr
 800a53e:	bf00      	nop
 800a540:	feff8fff 	.word	0xfeff8fff
 800a544:	40010000 	.word	0x40010000
 800a548:	40010400 	.word	0x40010400
 800a54c:	40014000 	.word	0x40014000
 800a550:	40014400 	.word	0x40014400
 800a554:	40014800 	.word	0x40014800

0800a558 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a558:	b480      	push	{r7}
 800a55a:	b087      	sub	sp, #28
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	60f8      	str	r0, [r7, #12]
 800a560:	60b9      	str	r1, [r7, #8]
 800a562:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a564:	68bb      	ldr	r3, [r7, #8]
 800a566:	f003 031f 	and.w	r3, r3, #31
 800a56a:	2201      	movs	r2, #1
 800a56c:	fa02 f303 	lsl.w	r3, r2, r3
 800a570:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	6a1a      	ldr	r2, [r3, #32]
 800a576:	697b      	ldr	r3, [r7, #20]
 800a578:	43db      	mvns	r3, r3
 800a57a:	401a      	ands	r2, r3
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	6a1a      	ldr	r2, [r3, #32]
 800a584:	68bb      	ldr	r3, [r7, #8]
 800a586:	f003 031f 	and.w	r3, r3, #31
 800a58a:	6879      	ldr	r1, [r7, #4]
 800a58c:	fa01 f303 	lsl.w	r3, r1, r3
 800a590:	431a      	orrs	r2, r3
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	621a      	str	r2, [r3, #32]
}
 800a596:	bf00      	nop
 800a598:	371c      	adds	r7, #28
 800a59a:	46bd      	mov	sp, r7
 800a59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a0:	4770      	bx	lr
	...

0800a5a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a5a4:	b480      	push	{r7}
 800a5a6:	b085      	sub	sp, #20
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	6078      	str	r0, [r7, #4]
 800a5ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a5b4:	2b01      	cmp	r3, #1
 800a5b6:	d101      	bne.n	800a5bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a5b8:	2302      	movs	r3, #2
 800a5ba:	e077      	b.n	800a6ac <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	2201      	movs	r2, #1
 800a5c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	2202      	movs	r2, #2
 800a5c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	685b      	ldr	r3, [r3, #4]
 800a5d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	689b      	ldr	r3, [r3, #8]
 800a5da:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	4a35      	ldr	r2, [pc, #212]	@ (800a6b8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a5e2:	4293      	cmp	r3, r2
 800a5e4:	d004      	beq.n	800a5f0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	4a34      	ldr	r2, [pc, #208]	@ (800a6bc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a5ec:	4293      	cmp	r3, r2
 800a5ee:	d108      	bne.n	800a602 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a5f6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a5f8:	683b      	ldr	r3, [r7, #0]
 800a5fa:	685b      	ldr	r3, [r3, #4]
 800a5fc:	68fa      	ldr	r2, [r7, #12]
 800a5fe:	4313      	orrs	r3, r2
 800a600:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a608:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a60a:	683b      	ldr	r3, [r7, #0]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	68fa      	ldr	r2, [r7, #12]
 800a610:	4313      	orrs	r3, r2
 800a612:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	68fa      	ldr	r2, [r7, #12]
 800a61a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	4a25      	ldr	r2, [pc, #148]	@ (800a6b8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a622:	4293      	cmp	r3, r2
 800a624:	d02c      	beq.n	800a680 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a62e:	d027      	beq.n	800a680 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	4a22      	ldr	r2, [pc, #136]	@ (800a6c0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800a636:	4293      	cmp	r3, r2
 800a638:	d022      	beq.n	800a680 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	4a21      	ldr	r2, [pc, #132]	@ (800a6c4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800a640:	4293      	cmp	r3, r2
 800a642:	d01d      	beq.n	800a680 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	4a1f      	ldr	r2, [pc, #124]	@ (800a6c8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800a64a:	4293      	cmp	r3, r2
 800a64c:	d018      	beq.n	800a680 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	4a1a      	ldr	r2, [pc, #104]	@ (800a6bc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a654:	4293      	cmp	r3, r2
 800a656:	d013      	beq.n	800a680 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	4a1b      	ldr	r2, [pc, #108]	@ (800a6cc <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800a65e:	4293      	cmp	r3, r2
 800a660:	d00e      	beq.n	800a680 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	4a1a      	ldr	r2, [pc, #104]	@ (800a6d0 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800a668:	4293      	cmp	r3, r2
 800a66a:	d009      	beq.n	800a680 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	4a18      	ldr	r2, [pc, #96]	@ (800a6d4 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800a672:	4293      	cmp	r3, r2
 800a674:	d004      	beq.n	800a680 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	4a17      	ldr	r2, [pc, #92]	@ (800a6d8 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800a67c:	4293      	cmp	r3, r2
 800a67e:	d10c      	bne.n	800a69a <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a680:	68bb      	ldr	r3, [r7, #8]
 800a682:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a686:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a688:	683b      	ldr	r3, [r7, #0]
 800a68a:	689b      	ldr	r3, [r3, #8]
 800a68c:	68ba      	ldr	r2, [r7, #8]
 800a68e:	4313      	orrs	r3, r2
 800a690:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	68ba      	ldr	r2, [r7, #8]
 800a698:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	2201      	movs	r2, #1
 800a69e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	2200      	movs	r2, #0
 800a6a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a6aa:	2300      	movs	r3, #0
}
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	3714      	adds	r7, #20
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b6:	4770      	bx	lr
 800a6b8:	40010000 	.word	0x40010000
 800a6bc:	40010400 	.word	0x40010400
 800a6c0:	40000400 	.word	0x40000400
 800a6c4:	40000800 	.word	0x40000800
 800a6c8:	40000c00 	.word	0x40000c00
 800a6cc:	40001800 	.word	0x40001800
 800a6d0:	40014000 	.word	0x40014000
 800a6d4:	4000e000 	.word	0x4000e000
 800a6d8:	4000e400 	.word	0x4000e400

0800a6dc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a6dc:	b480      	push	{r7}
 800a6de:	b083      	sub	sp, #12
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a6e4:	bf00      	nop
 800a6e6:	370c      	adds	r7, #12
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ee:	4770      	bx	lr

0800a6f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a6f0:	b480      	push	{r7}
 800a6f2:	b083      	sub	sp, #12
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a6f8:	bf00      	nop
 800a6fa:	370c      	adds	r7, #12
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a702:	4770      	bx	lr

0800a704 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a704:	b480      	push	{r7}
 800a706:	b083      	sub	sp, #12
 800a708:	af00      	add	r7, sp, #0
 800a70a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a70c:	bf00      	nop
 800a70e:	370c      	adds	r7, #12
 800a710:	46bd      	mov	sp, r7
 800a712:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a716:	4770      	bx	lr

0800a718 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a718:	b580      	push	{r7, lr}
 800a71a:	b082      	sub	sp, #8
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	2b00      	cmp	r3, #0
 800a724:	d101      	bne.n	800a72a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a726:	2301      	movs	r3, #1
 800a728:	e042      	b.n	800a7b0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a730:	2b00      	cmp	r3, #0
 800a732:	d106      	bne.n	800a742 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	2200      	movs	r2, #0
 800a738:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a73c:	6878      	ldr	r0, [r7, #4]
 800a73e:	f7f8 fe01 	bl	8003344 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	2224      	movs	r2, #36	@ 0x24
 800a746:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	681a      	ldr	r2, [r3, #0]
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	f022 0201 	bic.w	r2, r2, #1
 800a758:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d002      	beq.n	800a768 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a762:	6878      	ldr	r0, [r7, #4]
 800a764:	f001 fc46 	bl	800bff4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a768:	6878      	ldr	r0, [r7, #4]
 800a76a:	f000 fdd7 	bl	800b31c <UART_SetConfig>
 800a76e:	4603      	mov	r3, r0
 800a770:	2b01      	cmp	r3, #1
 800a772:	d101      	bne.n	800a778 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a774:	2301      	movs	r3, #1
 800a776:	e01b      	b.n	800a7b0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	685a      	ldr	r2, [r3, #4]
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a786:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	689a      	ldr	r2, [r3, #8]
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a796:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	681a      	ldr	r2, [r3, #0]
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	f042 0201 	orr.w	r2, r2, #1
 800a7a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a7a8:	6878      	ldr	r0, [r7, #4]
 800a7aa:	f001 fcc5 	bl	800c138 <UART_CheckIdleState>
 800a7ae:	4603      	mov	r3, r0
}
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	3708      	adds	r7, #8
 800a7b4:	46bd      	mov	sp, r7
 800a7b6:	bd80      	pop	{r7, pc}

0800a7b8 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a7b8:	b480      	push	{r7}
 800a7ba:	b091      	sub	sp, #68	@ 0x44
 800a7bc:	af00      	add	r7, sp, #0
 800a7be:	60f8      	str	r0, [r7, #12]
 800a7c0:	60b9      	str	r1, [r7, #8]
 800a7c2:	4613      	mov	r3, r2
 800a7c4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a7cc:	2b20      	cmp	r3, #32
 800a7ce:	d178      	bne.n	800a8c2 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a7d0:	68bb      	ldr	r3, [r7, #8]
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d002      	beq.n	800a7dc <HAL_UART_Transmit_IT+0x24>
 800a7d6:	88fb      	ldrh	r3, [r7, #6]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d101      	bne.n	800a7e0 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800a7dc:	2301      	movs	r3, #1
 800a7de:	e071      	b.n	800a8c4 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	68ba      	ldr	r2, [r7, #8]
 800a7e4:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	88fa      	ldrh	r2, [r7, #6]
 800a7ea:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	88fa      	ldrh	r2, [r7, #6]
 800a7f2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	2200      	movs	r2, #0
 800a7fa:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	2200      	movs	r2, #0
 800a800:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	2221      	movs	r2, #33	@ 0x21
 800a808:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a810:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a814:	d12a      	bne.n	800a86c <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	689b      	ldr	r3, [r3, #8]
 800a81a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a81e:	d107      	bne.n	800a830 <HAL_UART_Transmit_IT+0x78>
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	691b      	ldr	r3, [r3, #16]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d103      	bne.n	800a830 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	4a29      	ldr	r2, [pc, #164]	@ (800a8d0 <HAL_UART_Transmit_IT+0x118>)
 800a82c:	679a      	str	r2, [r3, #120]	@ 0x78
 800a82e:	e002      	b.n	800a836 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	4a28      	ldr	r2, [pc, #160]	@ (800a8d4 <HAL_UART_Transmit_IT+0x11c>)
 800a834:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	3308      	adds	r3, #8
 800a83c:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a83e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a840:	e853 3f00 	ldrex	r3, [r3]
 800a844:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a848:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a84c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	3308      	adds	r3, #8
 800a854:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a856:	637a      	str	r2, [r7, #52]	@ 0x34
 800a858:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a85a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a85c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a85e:	e841 2300 	strex	r3, r2, [r1]
 800a862:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a864:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a866:	2b00      	cmp	r3, #0
 800a868:	d1e5      	bne.n	800a836 <HAL_UART_Transmit_IT+0x7e>
 800a86a:	e028      	b.n	800a8be <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	689b      	ldr	r3, [r3, #8]
 800a870:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a874:	d107      	bne.n	800a886 <HAL_UART_Transmit_IT+0xce>
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	691b      	ldr	r3, [r3, #16]
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d103      	bne.n	800a886 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	4a15      	ldr	r2, [pc, #84]	@ (800a8d8 <HAL_UART_Transmit_IT+0x120>)
 800a882:	679a      	str	r2, [r3, #120]	@ 0x78
 800a884:	e002      	b.n	800a88c <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	4a14      	ldr	r2, [pc, #80]	@ (800a8dc <HAL_UART_Transmit_IT+0x124>)
 800a88a:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a892:	697b      	ldr	r3, [r7, #20]
 800a894:	e853 3f00 	ldrex	r3, [r3]
 800a898:	613b      	str	r3, [r7, #16]
   return(result);
 800a89a:	693b      	ldr	r3, [r7, #16]
 800a89c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a8a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	461a      	mov	r2, r3
 800a8a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8aa:	623b      	str	r3, [r7, #32]
 800a8ac:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8ae:	69f9      	ldr	r1, [r7, #28]
 800a8b0:	6a3a      	ldr	r2, [r7, #32]
 800a8b2:	e841 2300 	strex	r3, r2, [r1]
 800a8b6:	61bb      	str	r3, [r7, #24]
   return(result);
 800a8b8:	69bb      	ldr	r3, [r7, #24]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d1e6      	bne.n	800a88c <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800a8be:	2300      	movs	r3, #0
 800a8c0:	e000      	b.n	800a8c4 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800a8c2:	2302      	movs	r3, #2
  }
}
 800a8c4:	4618      	mov	r0, r3
 800a8c6:	3744      	adds	r7, #68	@ 0x44
 800a8c8:	46bd      	mov	sp, r7
 800a8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ce:	4770      	bx	lr
 800a8d0:	0800c8ff 	.word	0x0800c8ff
 800a8d4:	0800c81f 	.word	0x0800c81f
 800a8d8:	0800c75d 	.word	0x0800c75d
 800a8dc:	0800c6a5 	.word	0x0800c6a5

0800a8e0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b08a      	sub	sp, #40	@ 0x28
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	60f8      	str	r0, [r7, #12]
 800a8e8:	60b9      	str	r1, [r7, #8]
 800a8ea:	4613      	mov	r3, r2
 800a8ec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a8f4:	2b20      	cmp	r3, #32
 800a8f6:	d137      	bne.n	800a968 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800a8f8:	68bb      	ldr	r3, [r7, #8]
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d002      	beq.n	800a904 <HAL_UART_Receive_IT+0x24>
 800a8fe:	88fb      	ldrh	r3, [r7, #6]
 800a900:	2b00      	cmp	r3, #0
 800a902:	d101      	bne.n	800a908 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800a904:	2301      	movs	r3, #1
 800a906:	e030      	b.n	800a96a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	2200      	movs	r2, #0
 800a90c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	4a18      	ldr	r2, [pc, #96]	@ (800a974 <HAL_UART_Receive_IT+0x94>)
 800a914:	4293      	cmp	r3, r2
 800a916:	d01f      	beq.n	800a958 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	685b      	ldr	r3, [r3, #4]
 800a91e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a922:	2b00      	cmp	r3, #0
 800a924:	d018      	beq.n	800a958 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a92c:	697b      	ldr	r3, [r7, #20]
 800a92e:	e853 3f00 	ldrex	r3, [r3]
 800a932:	613b      	str	r3, [r7, #16]
   return(result);
 800a934:	693b      	ldr	r3, [r7, #16]
 800a936:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a93a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	461a      	mov	r2, r3
 800a942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a944:	623b      	str	r3, [r7, #32]
 800a946:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a948:	69f9      	ldr	r1, [r7, #28]
 800a94a:	6a3a      	ldr	r2, [r7, #32]
 800a94c:	e841 2300 	strex	r3, r2, [r1]
 800a950:	61bb      	str	r3, [r7, #24]
   return(result);
 800a952:	69bb      	ldr	r3, [r7, #24]
 800a954:	2b00      	cmp	r3, #0
 800a956:	d1e6      	bne.n	800a926 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a958:	88fb      	ldrh	r3, [r7, #6]
 800a95a:	461a      	mov	r2, r3
 800a95c:	68b9      	ldr	r1, [r7, #8]
 800a95e:	68f8      	ldr	r0, [r7, #12]
 800a960:	f001 fd02 	bl	800c368 <UART_Start_Receive_IT>
 800a964:	4603      	mov	r3, r0
 800a966:	e000      	b.n	800a96a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a968:	2302      	movs	r3, #2
  }
}
 800a96a:	4618      	mov	r0, r3
 800a96c:	3728      	adds	r7, #40	@ 0x28
 800a96e:	46bd      	mov	sp, r7
 800a970:	bd80      	pop	{r7, pc}
 800a972:	bf00      	nop
 800a974:	58000c00 	.word	0x58000c00

0800a978 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800a978:	b580      	push	{r7, lr}
 800a97a:	b0a0      	sub	sp, #128	@ 0x80
 800a97c:	af00      	add	r7, sp, #0
 800a97e:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a986:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a988:	e853 3f00 	ldrex	r3, [r3]
 800a98c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800a98e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a990:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800a994:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	461a      	mov	r2, r3
 800a99c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a99e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a9a0:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9a2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800a9a4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a9a6:	e841 2300 	strex	r3, r2, [r1]
 800a9aa:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a9ac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d1e6      	bne.n	800a980 <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	3308      	adds	r3, #8
 800a9b8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a9bc:	e853 3f00 	ldrex	r3, [r3]
 800a9c0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a9c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a9c4:	4b72      	ldr	r3, [pc, #456]	@ (800ab90 <HAL_UART_Abort+0x218>)
 800a9c6:	4013      	ands	r3, r2
 800a9c8:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	3308      	adds	r3, #8
 800a9d0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800a9d2:	657a      	str	r2, [r7, #84]	@ 0x54
 800a9d4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9d6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a9d8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a9da:	e841 2300 	strex	r3, r2, [r1]
 800a9de:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a9e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d1e5      	bne.n	800a9b2 <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a9ea:	2b01      	cmp	r3, #1
 800a9ec:	d118      	bne.n	800aa20 <HAL_UART_Abort+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9f6:	e853 3f00 	ldrex	r3, [r3]
 800a9fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a9fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9fe:	f023 0310 	bic.w	r3, r3, #16
 800aa02:	677b      	str	r3, [r7, #116]	@ 0x74
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	461a      	mov	r2, r3
 800aa0a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800aa0c:	643b      	str	r3, [r7, #64]	@ 0x40
 800aa0e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa10:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800aa12:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aa14:	e841 2300 	strex	r3, r2, [r1]
 800aa18:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800aa1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d1e6      	bne.n	800a9ee <HAL_UART_Abort+0x76>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	689b      	ldr	r3, [r3, #8]
 800aa26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa2a:	2b80      	cmp	r3, #128	@ 0x80
 800aa2c:	d137      	bne.n	800aa9e <HAL_UART_Abort+0x126>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	3308      	adds	r3, #8
 800aa34:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa36:	6a3b      	ldr	r3, [r7, #32]
 800aa38:	e853 3f00 	ldrex	r3, [r3]
 800aa3c:	61fb      	str	r3, [r7, #28]
   return(result);
 800aa3e:	69fb      	ldr	r3, [r7, #28]
 800aa40:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800aa44:	673b      	str	r3, [r7, #112]	@ 0x70
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	3308      	adds	r3, #8
 800aa4c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800aa4e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800aa50:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa52:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aa54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aa56:	e841 2300 	strex	r3, r2, [r1]
 800aa5a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aa5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d1e5      	bne.n	800aa2e <HAL_UART_Abort+0xb6>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d019      	beq.n	800aa9e <HAL_UART_Abort+0x126>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800aa6e:	2200      	movs	r2, #0
 800aa70:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800aa76:	4618      	mov	r0, r3
 800aa78:	f7f8 fec8 	bl	800380c <HAL_DMA_Abort>
 800aa7c:	4603      	mov	r3, r0
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d00d      	beq.n	800aa9e <HAL_UART_Abort+0x126>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800aa86:	4618      	mov	r0, r3
 800aa88:	f7f9 fc24 	bl	80042d4 <HAL_DMA_GetError>
 800aa8c:	4603      	mov	r3, r0
 800aa8e:	2b20      	cmp	r3, #32
 800aa90:	d105      	bne.n	800aa9e <HAL_UART_Abort+0x126>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	2210      	movs	r2, #16
 800aa96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800aa9a:	2303      	movs	r3, #3
 800aa9c:	e073      	b.n	800ab86 <HAL_UART_Abort+0x20e>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	689b      	ldr	r3, [r3, #8]
 800aaa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aaa8:	2b40      	cmp	r3, #64	@ 0x40
 800aaaa:	d13b      	bne.n	800ab24 <HAL_UART_Abort+0x1ac>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	3308      	adds	r3, #8
 800aab2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	e853 3f00 	ldrex	r3, [r3]
 800aaba:	60bb      	str	r3, [r7, #8]
   return(result);
 800aabc:	68bb      	ldr	r3, [r7, #8]
 800aabe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aac2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	3308      	adds	r3, #8
 800aaca:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800aacc:	61ba      	str	r2, [r7, #24]
 800aace:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aad0:	6979      	ldr	r1, [r7, #20]
 800aad2:	69ba      	ldr	r2, [r7, #24]
 800aad4:	e841 2300 	strex	r3, r2, [r1]
 800aad8:	613b      	str	r3, [r7, #16]
   return(result);
 800aada:	693b      	ldr	r3, [r7, #16]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d1e5      	bne.n	800aaac <HAL_UART_Abort+0x134>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d01c      	beq.n	800ab24 <HAL_UART_Abort+0x1ac>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aaf0:	2200      	movs	r2, #0
 800aaf2:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aafa:	4618      	mov	r0, r3
 800aafc:	f7f8 fe86 	bl	800380c <HAL_DMA_Abort>
 800ab00:	4603      	mov	r3, r0
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d00e      	beq.n	800ab24 <HAL_UART_Abort+0x1ac>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab0c:	4618      	mov	r0, r3
 800ab0e:	f7f9 fbe1 	bl	80042d4 <HAL_DMA_GetError>
 800ab12:	4603      	mov	r3, r0
 800ab14:	2b20      	cmp	r3, #32
 800ab16:	d105      	bne.n	800ab24 <HAL_UART_Abort+0x1ac>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	2210      	movs	r2, #16
 800ab1c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800ab20:	2303      	movs	r3, #3
 800ab22:	e030      	b.n	800ab86 <HAL_UART_Abort+0x20e>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	2200      	movs	r2, #0
 800ab28:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	2200      	movs	r2, #0
 800ab30:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	220f      	movs	r2, #15
 800ab3a:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ab40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ab44:	d107      	bne.n	800ab56 <HAL_UART_Abort+0x1de>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	699a      	ldr	r2, [r3, #24]
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	f042 0210 	orr.w	r2, r2, #16
 800ab54:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	699a      	ldr	r2, [r3, #24]
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	f042 0208 	orr.w	r2, r2, #8
 800ab64:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	2220      	movs	r2, #32
 800ab6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	2220      	movs	r2, #32
 800ab72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	2200      	movs	r2, #0
 800ab7a:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	2200      	movs	r2, #0
 800ab80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800ab84:	2300      	movs	r3, #0
}
 800ab86:	4618      	mov	r0, r3
 800ab88:	3780      	adds	r7, #128	@ 0x80
 800ab8a:	46bd      	mov	sp, r7
 800ab8c:	bd80      	pop	{r7, pc}
 800ab8e:	bf00      	nop
 800ab90:	ef7ffffe 	.word	0xef7ffffe

0800ab94 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b0ba      	sub	sp, #232	@ 0xe8
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	69db      	ldr	r3, [r3, #28]
 800aba2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	689b      	ldr	r3, [r3, #8]
 800abb6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800abba:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800abbe:	f640 030f 	movw	r3, #2063	@ 0x80f
 800abc2:	4013      	ands	r3, r2
 800abc4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800abc8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d11b      	bne.n	800ac08 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800abd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800abd4:	f003 0320 	and.w	r3, r3, #32
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d015      	beq.n	800ac08 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800abdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800abe0:	f003 0320 	and.w	r3, r3, #32
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d105      	bne.n	800abf4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800abe8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800abec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d009      	beq.n	800ac08 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	f000 8377 	beq.w	800b2ec <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ac02:	6878      	ldr	r0, [r7, #4]
 800ac04:	4798      	blx	r3
      }
      return;
 800ac06:	e371      	b.n	800b2ec <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ac08:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	f000 8123 	beq.w	800ae58 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800ac12:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ac16:	4b8d      	ldr	r3, [pc, #564]	@ (800ae4c <HAL_UART_IRQHandler+0x2b8>)
 800ac18:	4013      	ands	r3, r2
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d106      	bne.n	800ac2c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800ac1e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800ac22:	4b8b      	ldr	r3, [pc, #556]	@ (800ae50 <HAL_UART_IRQHandler+0x2bc>)
 800ac24:	4013      	ands	r3, r2
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	f000 8116 	beq.w	800ae58 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ac2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac30:	f003 0301 	and.w	r3, r3, #1
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d011      	beq.n	800ac5c <HAL_UART_IRQHandler+0xc8>
 800ac38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d00b      	beq.n	800ac5c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	2201      	movs	r2, #1
 800ac4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac52:	f043 0201 	orr.w	r2, r3, #1
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ac5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac60:	f003 0302 	and.w	r3, r3, #2
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d011      	beq.n	800ac8c <HAL_UART_IRQHandler+0xf8>
 800ac68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ac6c:	f003 0301 	and.w	r3, r3, #1
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d00b      	beq.n	800ac8c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	2202      	movs	r2, #2
 800ac7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac82:	f043 0204 	orr.w	r2, r3, #4
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ac8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac90:	f003 0304 	and.w	r3, r3, #4
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d011      	beq.n	800acbc <HAL_UART_IRQHandler+0x128>
 800ac98:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ac9c:	f003 0301 	and.w	r3, r3, #1
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d00b      	beq.n	800acbc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	2204      	movs	r2, #4
 800acaa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800acb2:	f043 0202 	orr.w	r2, r3, #2
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800acbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800acc0:	f003 0308 	and.w	r3, r3, #8
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d017      	beq.n	800acf8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800acc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800accc:	f003 0320 	and.w	r3, r3, #32
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d105      	bne.n	800ace0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800acd4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800acd8:	4b5c      	ldr	r3, [pc, #368]	@ (800ae4c <HAL_UART_IRQHandler+0x2b8>)
 800acda:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d00b      	beq.n	800acf8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	2208      	movs	r2, #8
 800ace6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800acee:	f043 0208 	orr.w	r2, r3, #8
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800acf8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800acfc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d012      	beq.n	800ad2a <HAL_UART_IRQHandler+0x196>
 800ad04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad08:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d00c      	beq.n	800ad2a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ad18:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad20:	f043 0220 	orr.w	r2, r3, #32
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	f000 82dd 	beq.w	800b2f0 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ad36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad3a:	f003 0320 	and.w	r3, r3, #32
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d013      	beq.n	800ad6a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ad42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad46:	f003 0320 	and.w	r3, r3, #32
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d105      	bne.n	800ad5a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ad4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ad52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d007      	beq.n	800ad6a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d003      	beq.n	800ad6a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad66:	6878      	ldr	r0, [r7, #4]
 800ad68:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad70:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	689b      	ldr	r3, [r3, #8]
 800ad7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ad7e:	2b40      	cmp	r3, #64	@ 0x40
 800ad80:	d005      	beq.n	800ad8e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ad82:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ad86:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d054      	beq.n	800ae38 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ad8e:	6878      	ldr	r0, [r7, #4]
 800ad90:	f001 fc0c 	bl	800c5ac <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	689b      	ldr	r3, [r3, #8]
 800ad9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ad9e:	2b40      	cmp	r3, #64	@ 0x40
 800ada0:	d146      	bne.n	800ae30 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	3308      	adds	r3, #8
 800ada8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800adb0:	e853 3f00 	ldrex	r3, [r3]
 800adb4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800adb8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800adbc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800adc0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	3308      	adds	r3, #8
 800adca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800adce:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800add2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800add6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800adda:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800adde:	e841 2300 	strex	r3, r2, [r1]
 800ade2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800ade6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800adea:	2b00      	cmp	r3, #0
 800adec:	d1d9      	bne.n	800ada2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d017      	beq.n	800ae28 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800adfe:	4a15      	ldr	r2, [pc, #84]	@ (800ae54 <HAL_UART_IRQHandler+0x2c0>)
 800ae00:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae08:	4618      	mov	r0, r3
 800ae0a:	f7f9 f81d 	bl	8003e48 <HAL_DMA_Abort_IT>
 800ae0e:	4603      	mov	r3, r0
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d019      	beq.n	800ae48 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae1c:	687a      	ldr	r2, [r7, #4]
 800ae1e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800ae22:	4610      	mov	r0, r2
 800ae24:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae26:	e00f      	b.n	800ae48 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ae28:	6878      	ldr	r0, [r7, #4]
 800ae2a:	f7f7 f969 	bl	8002100 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae2e:	e00b      	b.n	800ae48 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ae30:	6878      	ldr	r0, [r7, #4]
 800ae32:	f7f7 f965 	bl	8002100 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae36:	e007      	b.n	800ae48 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ae38:	6878      	ldr	r0, [r7, #4]
 800ae3a:	f7f7 f961 	bl	8002100 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	2200      	movs	r2, #0
 800ae42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800ae46:	e253      	b.n	800b2f0 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae48:	bf00      	nop
    return;
 800ae4a:	e251      	b.n	800b2f0 <HAL_UART_IRQHandler+0x75c>
 800ae4c:	10000001 	.word	0x10000001
 800ae50:	04000120 	.word	0x04000120
 800ae54:	0800c679 	.word	0x0800c679

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ae5c:	2b01      	cmp	r3, #1
 800ae5e:	f040 81e7 	bne.w	800b230 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ae62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ae66:	f003 0310 	and.w	r3, r3, #16
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	f000 81e0 	beq.w	800b230 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ae70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ae74:	f003 0310 	and.w	r3, r3, #16
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	f000 81d9 	beq.w	800b230 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	2210      	movs	r2, #16
 800ae84:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	689b      	ldr	r3, [r3, #8]
 800ae8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae90:	2b40      	cmp	r3, #64	@ 0x40
 800ae92:	f040 8151 	bne.w	800b138 <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	4a96      	ldr	r2, [pc, #600]	@ (800b0f8 <HAL_UART_IRQHandler+0x564>)
 800aea0:	4293      	cmp	r3, r2
 800aea2:	d068      	beq.n	800af76 <HAL_UART_IRQHandler+0x3e2>
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	4a93      	ldr	r2, [pc, #588]	@ (800b0fc <HAL_UART_IRQHandler+0x568>)
 800aeae:	4293      	cmp	r3, r2
 800aeb0:	d061      	beq.n	800af76 <HAL_UART_IRQHandler+0x3e2>
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	4a91      	ldr	r2, [pc, #580]	@ (800b100 <HAL_UART_IRQHandler+0x56c>)
 800aebc:	4293      	cmp	r3, r2
 800aebe:	d05a      	beq.n	800af76 <HAL_UART_IRQHandler+0x3e2>
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	4a8e      	ldr	r2, [pc, #568]	@ (800b104 <HAL_UART_IRQHandler+0x570>)
 800aeca:	4293      	cmp	r3, r2
 800aecc:	d053      	beq.n	800af76 <HAL_UART_IRQHandler+0x3e2>
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	4a8c      	ldr	r2, [pc, #560]	@ (800b108 <HAL_UART_IRQHandler+0x574>)
 800aed8:	4293      	cmp	r3, r2
 800aeda:	d04c      	beq.n	800af76 <HAL_UART_IRQHandler+0x3e2>
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	4a89      	ldr	r2, [pc, #548]	@ (800b10c <HAL_UART_IRQHandler+0x578>)
 800aee6:	4293      	cmp	r3, r2
 800aee8:	d045      	beq.n	800af76 <HAL_UART_IRQHandler+0x3e2>
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	4a87      	ldr	r2, [pc, #540]	@ (800b110 <HAL_UART_IRQHandler+0x57c>)
 800aef4:	4293      	cmp	r3, r2
 800aef6:	d03e      	beq.n	800af76 <HAL_UART_IRQHandler+0x3e2>
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	4a84      	ldr	r2, [pc, #528]	@ (800b114 <HAL_UART_IRQHandler+0x580>)
 800af02:	4293      	cmp	r3, r2
 800af04:	d037      	beq.n	800af76 <HAL_UART_IRQHandler+0x3e2>
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	4a82      	ldr	r2, [pc, #520]	@ (800b118 <HAL_UART_IRQHandler+0x584>)
 800af10:	4293      	cmp	r3, r2
 800af12:	d030      	beq.n	800af76 <HAL_UART_IRQHandler+0x3e2>
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	4a7f      	ldr	r2, [pc, #508]	@ (800b11c <HAL_UART_IRQHandler+0x588>)
 800af1e:	4293      	cmp	r3, r2
 800af20:	d029      	beq.n	800af76 <HAL_UART_IRQHandler+0x3e2>
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	4a7d      	ldr	r2, [pc, #500]	@ (800b120 <HAL_UART_IRQHandler+0x58c>)
 800af2c:	4293      	cmp	r3, r2
 800af2e:	d022      	beq.n	800af76 <HAL_UART_IRQHandler+0x3e2>
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	4a7a      	ldr	r2, [pc, #488]	@ (800b124 <HAL_UART_IRQHandler+0x590>)
 800af3a:	4293      	cmp	r3, r2
 800af3c:	d01b      	beq.n	800af76 <HAL_UART_IRQHandler+0x3e2>
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	4a78      	ldr	r2, [pc, #480]	@ (800b128 <HAL_UART_IRQHandler+0x594>)
 800af48:	4293      	cmp	r3, r2
 800af4a:	d014      	beq.n	800af76 <HAL_UART_IRQHandler+0x3e2>
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	4a75      	ldr	r2, [pc, #468]	@ (800b12c <HAL_UART_IRQHandler+0x598>)
 800af56:	4293      	cmp	r3, r2
 800af58:	d00d      	beq.n	800af76 <HAL_UART_IRQHandler+0x3e2>
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	4a73      	ldr	r2, [pc, #460]	@ (800b130 <HAL_UART_IRQHandler+0x59c>)
 800af64:	4293      	cmp	r3, r2
 800af66:	d006      	beq.n	800af76 <HAL_UART_IRQHandler+0x3e2>
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	4a70      	ldr	r2, [pc, #448]	@ (800b134 <HAL_UART_IRQHandler+0x5a0>)
 800af72:	4293      	cmp	r3, r2
 800af74:	d106      	bne.n	800af84 <HAL_UART_IRQHandler+0x3f0>
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	685b      	ldr	r3, [r3, #4]
 800af80:	b29b      	uxth	r3, r3
 800af82:	e005      	b.n	800af90 <HAL_UART_IRQHandler+0x3fc>
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	685b      	ldr	r3, [r3, #4]
 800af8e:	b29b      	uxth	r3, r3
 800af90:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800af94:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800af98:	2b00      	cmp	r3, #0
 800af9a:	f000 81ab 	beq.w	800b2f4 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800afa4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800afa8:	429a      	cmp	r2, r3
 800afaa:	f080 81a3 	bcs.w	800b2f4 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800afb4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800afbe:	69db      	ldr	r3, [r3, #28]
 800afc0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800afc4:	f000 8087 	beq.w	800b0d6 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afd0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800afd4:	e853 3f00 	ldrex	r3, [r3]
 800afd8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800afdc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800afe0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800afe4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	461a      	mov	r2, r3
 800afee:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800aff2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800aff6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800affa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800affe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b002:	e841 2300 	strex	r3, r2, [r1]
 800b006:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b00a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d1da      	bne.n	800afc8 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	3308      	adds	r3, #8
 800b018:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b01a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b01c:	e853 3f00 	ldrex	r3, [r3]
 800b020:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b022:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b024:	f023 0301 	bic.w	r3, r3, #1
 800b028:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	3308      	adds	r3, #8
 800b032:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b036:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b03a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b03c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b03e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b042:	e841 2300 	strex	r3, r2, [r1]
 800b046:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b048:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d1e1      	bne.n	800b012 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	3308      	adds	r3, #8
 800b054:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b056:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b058:	e853 3f00 	ldrex	r3, [r3]
 800b05c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b05e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b060:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b064:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	3308      	adds	r3, #8
 800b06e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b072:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b074:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b076:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b078:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b07a:	e841 2300 	strex	r3, r2, [r1]
 800b07e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b080:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b082:	2b00      	cmp	r3, #0
 800b084:	d1e3      	bne.n	800b04e <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	2220      	movs	r2, #32
 800b08a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	2200      	movs	r2, #0
 800b092:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b09a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b09c:	e853 3f00 	ldrex	r3, [r3]
 800b0a0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b0a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b0a4:	f023 0310 	bic.w	r3, r3, #16
 800b0a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	461a      	mov	r2, r3
 800b0b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b0b6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b0b8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0ba:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b0bc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b0be:	e841 2300 	strex	r3, r2, [r1]
 800b0c2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b0c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d1e4      	bne.n	800b094 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b0d0:	4618      	mov	r0, r3
 800b0d2:	f7f8 fb9b 	bl	800380c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	2202      	movs	r2, #2
 800b0da:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b0e8:	b29b      	uxth	r3, r3
 800b0ea:	1ad3      	subs	r3, r2, r3
 800b0ec:	b29b      	uxth	r3, r3
 800b0ee:	4619      	mov	r1, r3
 800b0f0:	6878      	ldr	r0, [r7, #4]
 800b0f2:	f7f6 ffe3 	bl	80020bc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b0f6:	e0fd      	b.n	800b2f4 <HAL_UART_IRQHandler+0x760>
 800b0f8:	40020010 	.word	0x40020010
 800b0fc:	40020028 	.word	0x40020028
 800b100:	40020040 	.word	0x40020040
 800b104:	40020058 	.word	0x40020058
 800b108:	40020070 	.word	0x40020070
 800b10c:	40020088 	.word	0x40020088
 800b110:	400200a0 	.word	0x400200a0
 800b114:	400200b8 	.word	0x400200b8
 800b118:	40020410 	.word	0x40020410
 800b11c:	40020428 	.word	0x40020428
 800b120:	40020440 	.word	0x40020440
 800b124:	40020458 	.word	0x40020458
 800b128:	40020470 	.word	0x40020470
 800b12c:	40020488 	.word	0x40020488
 800b130:	400204a0 	.word	0x400204a0
 800b134:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b144:	b29b      	uxth	r3, r3
 800b146:	1ad3      	subs	r3, r2, r3
 800b148:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b152:	b29b      	uxth	r3, r3
 800b154:	2b00      	cmp	r3, #0
 800b156:	f000 80cf 	beq.w	800b2f8 <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 800b15a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b15e:	2b00      	cmp	r3, #0
 800b160:	f000 80ca 	beq.w	800b2f8 <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b16a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b16c:	e853 3f00 	ldrex	r3, [r3]
 800b170:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b172:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b174:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b178:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	461a      	mov	r2, r3
 800b182:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b186:	647b      	str	r3, [r7, #68]	@ 0x44
 800b188:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b18a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b18c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b18e:	e841 2300 	strex	r3, r2, [r1]
 800b192:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b194:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b196:	2b00      	cmp	r3, #0
 800b198:	d1e4      	bne.n	800b164 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	3308      	adds	r3, #8
 800b1a0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1a4:	e853 3f00 	ldrex	r3, [r3]
 800b1a8:	623b      	str	r3, [r7, #32]
   return(result);
 800b1aa:	6a3a      	ldr	r2, [r7, #32]
 800b1ac:	4b55      	ldr	r3, [pc, #340]	@ (800b304 <HAL_UART_IRQHandler+0x770>)
 800b1ae:	4013      	ands	r3, r2
 800b1b0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	3308      	adds	r3, #8
 800b1ba:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b1be:	633a      	str	r2, [r7, #48]	@ 0x30
 800b1c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b1c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b1c6:	e841 2300 	strex	r3, r2, [r1]
 800b1ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b1cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d1e3      	bne.n	800b19a <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	2220      	movs	r2, #32
 800b1d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	2200      	movs	r2, #0
 800b1de:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	2200      	movs	r2, #0
 800b1e4:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1ec:	693b      	ldr	r3, [r7, #16]
 800b1ee:	e853 3f00 	ldrex	r3, [r3]
 800b1f2:	60fb      	str	r3, [r7, #12]
   return(result);
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	f023 0310 	bic.w	r3, r3, #16
 800b1fa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	461a      	mov	r2, r3
 800b204:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b208:	61fb      	str	r3, [r7, #28]
 800b20a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b20c:	69b9      	ldr	r1, [r7, #24]
 800b20e:	69fa      	ldr	r2, [r7, #28]
 800b210:	e841 2300 	strex	r3, r2, [r1]
 800b214:	617b      	str	r3, [r7, #20]
   return(result);
 800b216:	697b      	ldr	r3, [r7, #20]
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d1e4      	bne.n	800b1e6 <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	2202      	movs	r2, #2
 800b220:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b222:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b226:	4619      	mov	r1, r3
 800b228:	6878      	ldr	r0, [r7, #4]
 800b22a:	f7f6 ff47 	bl	80020bc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b22e:	e063      	b.n	800b2f8 <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b230:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b234:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d00e      	beq.n	800b25a <HAL_UART_IRQHandler+0x6c6>
 800b23c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b240:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b244:	2b00      	cmp	r3, #0
 800b246:	d008      	beq.n	800b25a <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800b250:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b252:	6878      	ldr	r0, [r7, #4]
 800b254:	f002 f910 	bl	800d478 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b258:	e051      	b.n	800b2fe <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b25a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b25e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b262:	2b00      	cmp	r3, #0
 800b264:	d014      	beq.n	800b290 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b266:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b26a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d105      	bne.n	800b27e <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b272:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b276:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d008      	beq.n	800b290 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b282:	2b00      	cmp	r3, #0
 800b284:	d03a      	beq.n	800b2fc <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b28a:	6878      	ldr	r0, [r7, #4]
 800b28c:	4798      	blx	r3
    }
    return;
 800b28e:	e035      	b.n	800b2fc <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b290:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b294:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d009      	beq.n	800b2b0 <HAL_UART_IRQHandler+0x71c>
 800b29c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b2a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d003      	beq.n	800b2b0 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 800b2a8:	6878      	ldr	r0, [r7, #4]
 800b2aa:	f001 fb9d 	bl	800c9e8 <UART_EndTransmit_IT>
    return;
 800b2ae:	e026      	b.n	800b2fe <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b2b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b2b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d009      	beq.n	800b2d0 <HAL_UART_IRQHandler+0x73c>
 800b2bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b2c0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d003      	beq.n	800b2d0 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800b2c8:	6878      	ldr	r0, [r7, #4]
 800b2ca:	f002 f8e9 	bl	800d4a0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b2ce:	e016      	b.n	800b2fe <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b2d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b2d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d010      	beq.n	800b2fe <HAL_UART_IRQHandler+0x76a>
 800b2dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	da0c      	bge.n	800b2fe <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800b2e4:	6878      	ldr	r0, [r7, #4]
 800b2e6:	f002 f8d1 	bl	800d48c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b2ea:	e008      	b.n	800b2fe <HAL_UART_IRQHandler+0x76a>
      return;
 800b2ec:	bf00      	nop
 800b2ee:	e006      	b.n	800b2fe <HAL_UART_IRQHandler+0x76a>
    return;
 800b2f0:	bf00      	nop
 800b2f2:	e004      	b.n	800b2fe <HAL_UART_IRQHandler+0x76a>
      return;
 800b2f4:	bf00      	nop
 800b2f6:	e002      	b.n	800b2fe <HAL_UART_IRQHandler+0x76a>
      return;
 800b2f8:	bf00      	nop
 800b2fa:	e000      	b.n	800b2fe <HAL_UART_IRQHandler+0x76a>
    return;
 800b2fc:	bf00      	nop
  }
}
 800b2fe:	37e8      	adds	r7, #232	@ 0xe8
 800b300:	46bd      	mov	sp, r7
 800b302:	bd80      	pop	{r7, pc}
 800b304:	effffffe 	.word	0xeffffffe

0800b308 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b308:	b480      	push	{r7}
 800b30a:	b083      	sub	sp, #12
 800b30c:	af00      	add	r7, sp, #0
 800b30e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800b310:	bf00      	nop
 800b312:	370c      	adds	r7, #12
 800b314:	46bd      	mov	sp, r7
 800b316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b31a:	4770      	bx	lr

0800b31c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b31c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b320:	b092      	sub	sp, #72	@ 0x48
 800b322:	af00      	add	r7, sp, #0
 800b324:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b326:	2300      	movs	r3, #0
 800b328:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b32c:	697b      	ldr	r3, [r7, #20]
 800b32e:	689a      	ldr	r2, [r3, #8]
 800b330:	697b      	ldr	r3, [r7, #20]
 800b332:	691b      	ldr	r3, [r3, #16]
 800b334:	431a      	orrs	r2, r3
 800b336:	697b      	ldr	r3, [r7, #20]
 800b338:	695b      	ldr	r3, [r3, #20]
 800b33a:	431a      	orrs	r2, r3
 800b33c:	697b      	ldr	r3, [r7, #20]
 800b33e:	69db      	ldr	r3, [r3, #28]
 800b340:	4313      	orrs	r3, r2
 800b342:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b344:	697b      	ldr	r3, [r7, #20]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	681a      	ldr	r2, [r3, #0]
 800b34a:	4bbe      	ldr	r3, [pc, #760]	@ (800b644 <UART_SetConfig+0x328>)
 800b34c:	4013      	ands	r3, r2
 800b34e:	697a      	ldr	r2, [r7, #20]
 800b350:	6812      	ldr	r2, [r2, #0]
 800b352:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b354:	430b      	orrs	r3, r1
 800b356:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b358:	697b      	ldr	r3, [r7, #20]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	685b      	ldr	r3, [r3, #4]
 800b35e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b362:	697b      	ldr	r3, [r7, #20]
 800b364:	68da      	ldr	r2, [r3, #12]
 800b366:	697b      	ldr	r3, [r7, #20]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	430a      	orrs	r2, r1
 800b36c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b36e:	697b      	ldr	r3, [r7, #20]
 800b370:	699b      	ldr	r3, [r3, #24]
 800b372:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b374:	697b      	ldr	r3, [r7, #20]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	4ab3      	ldr	r2, [pc, #716]	@ (800b648 <UART_SetConfig+0x32c>)
 800b37a:	4293      	cmp	r3, r2
 800b37c:	d004      	beq.n	800b388 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b37e:	697b      	ldr	r3, [r7, #20]
 800b380:	6a1b      	ldr	r3, [r3, #32]
 800b382:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b384:	4313      	orrs	r3, r2
 800b386:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b388:	697b      	ldr	r3, [r7, #20]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	689a      	ldr	r2, [r3, #8]
 800b38e:	4baf      	ldr	r3, [pc, #700]	@ (800b64c <UART_SetConfig+0x330>)
 800b390:	4013      	ands	r3, r2
 800b392:	697a      	ldr	r2, [r7, #20]
 800b394:	6812      	ldr	r2, [r2, #0]
 800b396:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b398:	430b      	orrs	r3, r1
 800b39a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b39c:	697b      	ldr	r3, [r7, #20]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3a2:	f023 010f 	bic.w	r1, r3, #15
 800b3a6:	697b      	ldr	r3, [r7, #20]
 800b3a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b3aa:	697b      	ldr	r3, [r7, #20]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	430a      	orrs	r2, r1
 800b3b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b3b2:	697b      	ldr	r3, [r7, #20]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	4aa6      	ldr	r2, [pc, #664]	@ (800b650 <UART_SetConfig+0x334>)
 800b3b8:	4293      	cmp	r3, r2
 800b3ba:	d177      	bne.n	800b4ac <UART_SetConfig+0x190>
 800b3bc:	4ba5      	ldr	r3, [pc, #660]	@ (800b654 <UART_SetConfig+0x338>)
 800b3be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b3c0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b3c4:	2b28      	cmp	r3, #40	@ 0x28
 800b3c6:	d86d      	bhi.n	800b4a4 <UART_SetConfig+0x188>
 800b3c8:	a201      	add	r2, pc, #4	@ (adr r2, 800b3d0 <UART_SetConfig+0xb4>)
 800b3ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3ce:	bf00      	nop
 800b3d0:	0800b475 	.word	0x0800b475
 800b3d4:	0800b4a5 	.word	0x0800b4a5
 800b3d8:	0800b4a5 	.word	0x0800b4a5
 800b3dc:	0800b4a5 	.word	0x0800b4a5
 800b3e0:	0800b4a5 	.word	0x0800b4a5
 800b3e4:	0800b4a5 	.word	0x0800b4a5
 800b3e8:	0800b4a5 	.word	0x0800b4a5
 800b3ec:	0800b4a5 	.word	0x0800b4a5
 800b3f0:	0800b47d 	.word	0x0800b47d
 800b3f4:	0800b4a5 	.word	0x0800b4a5
 800b3f8:	0800b4a5 	.word	0x0800b4a5
 800b3fc:	0800b4a5 	.word	0x0800b4a5
 800b400:	0800b4a5 	.word	0x0800b4a5
 800b404:	0800b4a5 	.word	0x0800b4a5
 800b408:	0800b4a5 	.word	0x0800b4a5
 800b40c:	0800b4a5 	.word	0x0800b4a5
 800b410:	0800b485 	.word	0x0800b485
 800b414:	0800b4a5 	.word	0x0800b4a5
 800b418:	0800b4a5 	.word	0x0800b4a5
 800b41c:	0800b4a5 	.word	0x0800b4a5
 800b420:	0800b4a5 	.word	0x0800b4a5
 800b424:	0800b4a5 	.word	0x0800b4a5
 800b428:	0800b4a5 	.word	0x0800b4a5
 800b42c:	0800b4a5 	.word	0x0800b4a5
 800b430:	0800b48d 	.word	0x0800b48d
 800b434:	0800b4a5 	.word	0x0800b4a5
 800b438:	0800b4a5 	.word	0x0800b4a5
 800b43c:	0800b4a5 	.word	0x0800b4a5
 800b440:	0800b4a5 	.word	0x0800b4a5
 800b444:	0800b4a5 	.word	0x0800b4a5
 800b448:	0800b4a5 	.word	0x0800b4a5
 800b44c:	0800b4a5 	.word	0x0800b4a5
 800b450:	0800b495 	.word	0x0800b495
 800b454:	0800b4a5 	.word	0x0800b4a5
 800b458:	0800b4a5 	.word	0x0800b4a5
 800b45c:	0800b4a5 	.word	0x0800b4a5
 800b460:	0800b4a5 	.word	0x0800b4a5
 800b464:	0800b4a5 	.word	0x0800b4a5
 800b468:	0800b4a5 	.word	0x0800b4a5
 800b46c:	0800b4a5 	.word	0x0800b4a5
 800b470:	0800b49d 	.word	0x0800b49d
 800b474:	2301      	movs	r3, #1
 800b476:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b47a:	e326      	b.n	800baca <UART_SetConfig+0x7ae>
 800b47c:	2304      	movs	r3, #4
 800b47e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b482:	e322      	b.n	800baca <UART_SetConfig+0x7ae>
 800b484:	2308      	movs	r3, #8
 800b486:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b48a:	e31e      	b.n	800baca <UART_SetConfig+0x7ae>
 800b48c:	2310      	movs	r3, #16
 800b48e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b492:	e31a      	b.n	800baca <UART_SetConfig+0x7ae>
 800b494:	2320      	movs	r3, #32
 800b496:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b49a:	e316      	b.n	800baca <UART_SetConfig+0x7ae>
 800b49c:	2340      	movs	r3, #64	@ 0x40
 800b49e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4a2:	e312      	b.n	800baca <UART_SetConfig+0x7ae>
 800b4a4:	2380      	movs	r3, #128	@ 0x80
 800b4a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4aa:	e30e      	b.n	800baca <UART_SetConfig+0x7ae>
 800b4ac:	697b      	ldr	r3, [r7, #20]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	4a69      	ldr	r2, [pc, #420]	@ (800b658 <UART_SetConfig+0x33c>)
 800b4b2:	4293      	cmp	r3, r2
 800b4b4:	d130      	bne.n	800b518 <UART_SetConfig+0x1fc>
 800b4b6:	4b67      	ldr	r3, [pc, #412]	@ (800b654 <UART_SetConfig+0x338>)
 800b4b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4ba:	f003 0307 	and.w	r3, r3, #7
 800b4be:	2b05      	cmp	r3, #5
 800b4c0:	d826      	bhi.n	800b510 <UART_SetConfig+0x1f4>
 800b4c2:	a201      	add	r2, pc, #4	@ (adr r2, 800b4c8 <UART_SetConfig+0x1ac>)
 800b4c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4c8:	0800b4e1 	.word	0x0800b4e1
 800b4cc:	0800b4e9 	.word	0x0800b4e9
 800b4d0:	0800b4f1 	.word	0x0800b4f1
 800b4d4:	0800b4f9 	.word	0x0800b4f9
 800b4d8:	0800b501 	.word	0x0800b501
 800b4dc:	0800b509 	.word	0x0800b509
 800b4e0:	2300      	movs	r3, #0
 800b4e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4e6:	e2f0      	b.n	800baca <UART_SetConfig+0x7ae>
 800b4e8:	2304      	movs	r3, #4
 800b4ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4ee:	e2ec      	b.n	800baca <UART_SetConfig+0x7ae>
 800b4f0:	2308      	movs	r3, #8
 800b4f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4f6:	e2e8      	b.n	800baca <UART_SetConfig+0x7ae>
 800b4f8:	2310      	movs	r3, #16
 800b4fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4fe:	e2e4      	b.n	800baca <UART_SetConfig+0x7ae>
 800b500:	2320      	movs	r3, #32
 800b502:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b506:	e2e0      	b.n	800baca <UART_SetConfig+0x7ae>
 800b508:	2340      	movs	r3, #64	@ 0x40
 800b50a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b50e:	e2dc      	b.n	800baca <UART_SetConfig+0x7ae>
 800b510:	2380      	movs	r3, #128	@ 0x80
 800b512:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b516:	e2d8      	b.n	800baca <UART_SetConfig+0x7ae>
 800b518:	697b      	ldr	r3, [r7, #20]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	4a4f      	ldr	r2, [pc, #316]	@ (800b65c <UART_SetConfig+0x340>)
 800b51e:	4293      	cmp	r3, r2
 800b520:	d130      	bne.n	800b584 <UART_SetConfig+0x268>
 800b522:	4b4c      	ldr	r3, [pc, #304]	@ (800b654 <UART_SetConfig+0x338>)
 800b524:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b526:	f003 0307 	and.w	r3, r3, #7
 800b52a:	2b05      	cmp	r3, #5
 800b52c:	d826      	bhi.n	800b57c <UART_SetConfig+0x260>
 800b52e:	a201      	add	r2, pc, #4	@ (adr r2, 800b534 <UART_SetConfig+0x218>)
 800b530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b534:	0800b54d 	.word	0x0800b54d
 800b538:	0800b555 	.word	0x0800b555
 800b53c:	0800b55d 	.word	0x0800b55d
 800b540:	0800b565 	.word	0x0800b565
 800b544:	0800b56d 	.word	0x0800b56d
 800b548:	0800b575 	.word	0x0800b575
 800b54c:	2300      	movs	r3, #0
 800b54e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b552:	e2ba      	b.n	800baca <UART_SetConfig+0x7ae>
 800b554:	2304      	movs	r3, #4
 800b556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b55a:	e2b6      	b.n	800baca <UART_SetConfig+0x7ae>
 800b55c:	2308      	movs	r3, #8
 800b55e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b562:	e2b2      	b.n	800baca <UART_SetConfig+0x7ae>
 800b564:	2310      	movs	r3, #16
 800b566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b56a:	e2ae      	b.n	800baca <UART_SetConfig+0x7ae>
 800b56c:	2320      	movs	r3, #32
 800b56e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b572:	e2aa      	b.n	800baca <UART_SetConfig+0x7ae>
 800b574:	2340      	movs	r3, #64	@ 0x40
 800b576:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b57a:	e2a6      	b.n	800baca <UART_SetConfig+0x7ae>
 800b57c:	2380      	movs	r3, #128	@ 0x80
 800b57e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b582:	e2a2      	b.n	800baca <UART_SetConfig+0x7ae>
 800b584:	697b      	ldr	r3, [r7, #20]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	4a35      	ldr	r2, [pc, #212]	@ (800b660 <UART_SetConfig+0x344>)
 800b58a:	4293      	cmp	r3, r2
 800b58c:	d130      	bne.n	800b5f0 <UART_SetConfig+0x2d4>
 800b58e:	4b31      	ldr	r3, [pc, #196]	@ (800b654 <UART_SetConfig+0x338>)
 800b590:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b592:	f003 0307 	and.w	r3, r3, #7
 800b596:	2b05      	cmp	r3, #5
 800b598:	d826      	bhi.n	800b5e8 <UART_SetConfig+0x2cc>
 800b59a:	a201      	add	r2, pc, #4	@ (adr r2, 800b5a0 <UART_SetConfig+0x284>)
 800b59c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5a0:	0800b5b9 	.word	0x0800b5b9
 800b5a4:	0800b5c1 	.word	0x0800b5c1
 800b5a8:	0800b5c9 	.word	0x0800b5c9
 800b5ac:	0800b5d1 	.word	0x0800b5d1
 800b5b0:	0800b5d9 	.word	0x0800b5d9
 800b5b4:	0800b5e1 	.word	0x0800b5e1
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5be:	e284      	b.n	800baca <UART_SetConfig+0x7ae>
 800b5c0:	2304      	movs	r3, #4
 800b5c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5c6:	e280      	b.n	800baca <UART_SetConfig+0x7ae>
 800b5c8:	2308      	movs	r3, #8
 800b5ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5ce:	e27c      	b.n	800baca <UART_SetConfig+0x7ae>
 800b5d0:	2310      	movs	r3, #16
 800b5d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5d6:	e278      	b.n	800baca <UART_SetConfig+0x7ae>
 800b5d8:	2320      	movs	r3, #32
 800b5da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5de:	e274      	b.n	800baca <UART_SetConfig+0x7ae>
 800b5e0:	2340      	movs	r3, #64	@ 0x40
 800b5e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5e6:	e270      	b.n	800baca <UART_SetConfig+0x7ae>
 800b5e8:	2380      	movs	r3, #128	@ 0x80
 800b5ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5ee:	e26c      	b.n	800baca <UART_SetConfig+0x7ae>
 800b5f0:	697b      	ldr	r3, [r7, #20]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	4a1b      	ldr	r2, [pc, #108]	@ (800b664 <UART_SetConfig+0x348>)
 800b5f6:	4293      	cmp	r3, r2
 800b5f8:	d142      	bne.n	800b680 <UART_SetConfig+0x364>
 800b5fa:	4b16      	ldr	r3, [pc, #88]	@ (800b654 <UART_SetConfig+0x338>)
 800b5fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b5fe:	f003 0307 	and.w	r3, r3, #7
 800b602:	2b05      	cmp	r3, #5
 800b604:	d838      	bhi.n	800b678 <UART_SetConfig+0x35c>
 800b606:	a201      	add	r2, pc, #4	@ (adr r2, 800b60c <UART_SetConfig+0x2f0>)
 800b608:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b60c:	0800b625 	.word	0x0800b625
 800b610:	0800b62d 	.word	0x0800b62d
 800b614:	0800b635 	.word	0x0800b635
 800b618:	0800b63d 	.word	0x0800b63d
 800b61c:	0800b669 	.word	0x0800b669
 800b620:	0800b671 	.word	0x0800b671
 800b624:	2300      	movs	r3, #0
 800b626:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b62a:	e24e      	b.n	800baca <UART_SetConfig+0x7ae>
 800b62c:	2304      	movs	r3, #4
 800b62e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b632:	e24a      	b.n	800baca <UART_SetConfig+0x7ae>
 800b634:	2308      	movs	r3, #8
 800b636:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b63a:	e246      	b.n	800baca <UART_SetConfig+0x7ae>
 800b63c:	2310      	movs	r3, #16
 800b63e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b642:	e242      	b.n	800baca <UART_SetConfig+0x7ae>
 800b644:	cfff69f3 	.word	0xcfff69f3
 800b648:	58000c00 	.word	0x58000c00
 800b64c:	11fff4ff 	.word	0x11fff4ff
 800b650:	40011000 	.word	0x40011000
 800b654:	58024400 	.word	0x58024400
 800b658:	40004400 	.word	0x40004400
 800b65c:	40004800 	.word	0x40004800
 800b660:	40004c00 	.word	0x40004c00
 800b664:	40005000 	.word	0x40005000
 800b668:	2320      	movs	r3, #32
 800b66a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b66e:	e22c      	b.n	800baca <UART_SetConfig+0x7ae>
 800b670:	2340      	movs	r3, #64	@ 0x40
 800b672:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b676:	e228      	b.n	800baca <UART_SetConfig+0x7ae>
 800b678:	2380      	movs	r3, #128	@ 0x80
 800b67a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b67e:	e224      	b.n	800baca <UART_SetConfig+0x7ae>
 800b680:	697b      	ldr	r3, [r7, #20]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	4ab1      	ldr	r2, [pc, #708]	@ (800b94c <UART_SetConfig+0x630>)
 800b686:	4293      	cmp	r3, r2
 800b688:	d176      	bne.n	800b778 <UART_SetConfig+0x45c>
 800b68a:	4bb1      	ldr	r3, [pc, #708]	@ (800b950 <UART_SetConfig+0x634>)
 800b68c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b68e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b692:	2b28      	cmp	r3, #40	@ 0x28
 800b694:	d86c      	bhi.n	800b770 <UART_SetConfig+0x454>
 800b696:	a201      	add	r2, pc, #4	@ (adr r2, 800b69c <UART_SetConfig+0x380>)
 800b698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b69c:	0800b741 	.word	0x0800b741
 800b6a0:	0800b771 	.word	0x0800b771
 800b6a4:	0800b771 	.word	0x0800b771
 800b6a8:	0800b771 	.word	0x0800b771
 800b6ac:	0800b771 	.word	0x0800b771
 800b6b0:	0800b771 	.word	0x0800b771
 800b6b4:	0800b771 	.word	0x0800b771
 800b6b8:	0800b771 	.word	0x0800b771
 800b6bc:	0800b749 	.word	0x0800b749
 800b6c0:	0800b771 	.word	0x0800b771
 800b6c4:	0800b771 	.word	0x0800b771
 800b6c8:	0800b771 	.word	0x0800b771
 800b6cc:	0800b771 	.word	0x0800b771
 800b6d0:	0800b771 	.word	0x0800b771
 800b6d4:	0800b771 	.word	0x0800b771
 800b6d8:	0800b771 	.word	0x0800b771
 800b6dc:	0800b751 	.word	0x0800b751
 800b6e0:	0800b771 	.word	0x0800b771
 800b6e4:	0800b771 	.word	0x0800b771
 800b6e8:	0800b771 	.word	0x0800b771
 800b6ec:	0800b771 	.word	0x0800b771
 800b6f0:	0800b771 	.word	0x0800b771
 800b6f4:	0800b771 	.word	0x0800b771
 800b6f8:	0800b771 	.word	0x0800b771
 800b6fc:	0800b759 	.word	0x0800b759
 800b700:	0800b771 	.word	0x0800b771
 800b704:	0800b771 	.word	0x0800b771
 800b708:	0800b771 	.word	0x0800b771
 800b70c:	0800b771 	.word	0x0800b771
 800b710:	0800b771 	.word	0x0800b771
 800b714:	0800b771 	.word	0x0800b771
 800b718:	0800b771 	.word	0x0800b771
 800b71c:	0800b761 	.word	0x0800b761
 800b720:	0800b771 	.word	0x0800b771
 800b724:	0800b771 	.word	0x0800b771
 800b728:	0800b771 	.word	0x0800b771
 800b72c:	0800b771 	.word	0x0800b771
 800b730:	0800b771 	.word	0x0800b771
 800b734:	0800b771 	.word	0x0800b771
 800b738:	0800b771 	.word	0x0800b771
 800b73c:	0800b769 	.word	0x0800b769
 800b740:	2301      	movs	r3, #1
 800b742:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b746:	e1c0      	b.n	800baca <UART_SetConfig+0x7ae>
 800b748:	2304      	movs	r3, #4
 800b74a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b74e:	e1bc      	b.n	800baca <UART_SetConfig+0x7ae>
 800b750:	2308      	movs	r3, #8
 800b752:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b756:	e1b8      	b.n	800baca <UART_SetConfig+0x7ae>
 800b758:	2310      	movs	r3, #16
 800b75a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b75e:	e1b4      	b.n	800baca <UART_SetConfig+0x7ae>
 800b760:	2320      	movs	r3, #32
 800b762:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b766:	e1b0      	b.n	800baca <UART_SetConfig+0x7ae>
 800b768:	2340      	movs	r3, #64	@ 0x40
 800b76a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b76e:	e1ac      	b.n	800baca <UART_SetConfig+0x7ae>
 800b770:	2380      	movs	r3, #128	@ 0x80
 800b772:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b776:	e1a8      	b.n	800baca <UART_SetConfig+0x7ae>
 800b778:	697b      	ldr	r3, [r7, #20]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	4a75      	ldr	r2, [pc, #468]	@ (800b954 <UART_SetConfig+0x638>)
 800b77e:	4293      	cmp	r3, r2
 800b780:	d130      	bne.n	800b7e4 <UART_SetConfig+0x4c8>
 800b782:	4b73      	ldr	r3, [pc, #460]	@ (800b950 <UART_SetConfig+0x634>)
 800b784:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b786:	f003 0307 	and.w	r3, r3, #7
 800b78a:	2b05      	cmp	r3, #5
 800b78c:	d826      	bhi.n	800b7dc <UART_SetConfig+0x4c0>
 800b78e:	a201      	add	r2, pc, #4	@ (adr r2, 800b794 <UART_SetConfig+0x478>)
 800b790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b794:	0800b7ad 	.word	0x0800b7ad
 800b798:	0800b7b5 	.word	0x0800b7b5
 800b79c:	0800b7bd 	.word	0x0800b7bd
 800b7a0:	0800b7c5 	.word	0x0800b7c5
 800b7a4:	0800b7cd 	.word	0x0800b7cd
 800b7a8:	0800b7d5 	.word	0x0800b7d5
 800b7ac:	2300      	movs	r3, #0
 800b7ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7b2:	e18a      	b.n	800baca <UART_SetConfig+0x7ae>
 800b7b4:	2304      	movs	r3, #4
 800b7b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7ba:	e186      	b.n	800baca <UART_SetConfig+0x7ae>
 800b7bc:	2308      	movs	r3, #8
 800b7be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7c2:	e182      	b.n	800baca <UART_SetConfig+0x7ae>
 800b7c4:	2310      	movs	r3, #16
 800b7c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7ca:	e17e      	b.n	800baca <UART_SetConfig+0x7ae>
 800b7cc:	2320      	movs	r3, #32
 800b7ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7d2:	e17a      	b.n	800baca <UART_SetConfig+0x7ae>
 800b7d4:	2340      	movs	r3, #64	@ 0x40
 800b7d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7da:	e176      	b.n	800baca <UART_SetConfig+0x7ae>
 800b7dc:	2380      	movs	r3, #128	@ 0x80
 800b7de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7e2:	e172      	b.n	800baca <UART_SetConfig+0x7ae>
 800b7e4:	697b      	ldr	r3, [r7, #20]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	4a5b      	ldr	r2, [pc, #364]	@ (800b958 <UART_SetConfig+0x63c>)
 800b7ea:	4293      	cmp	r3, r2
 800b7ec:	d130      	bne.n	800b850 <UART_SetConfig+0x534>
 800b7ee:	4b58      	ldr	r3, [pc, #352]	@ (800b950 <UART_SetConfig+0x634>)
 800b7f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b7f2:	f003 0307 	and.w	r3, r3, #7
 800b7f6:	2b05      	cmp	r3, #5
 800b7f8:	d826      	bhi.n	800b848 <UART_SetConfig+0x52c>
 800b7fa:	a201      	add	r2, pc, #4	@ (adr r2, 800b800 <UART_SetConfig+0x4e4>)
 800b7fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b800:	0800b819 	.word	0x0800b819
 800b804:	0800b821 	.word	0x0800b821
 800b808:	0800b829 	.word	0x0800b829
 800b80c:	0800b831 	.word	0x0800b831
 800b810:	0800b839 	.word	0x0800b839
 800b814:	0800b841 	.word	0x0800b841
 800b818:	2300      	movs	r3, #0
 800b81a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b81e:	e154      	b.n	800baca <UART_SetConfig+0x7ae>
 800b820:	2304      	movs	r3, #4
 800b822:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b826:	e150      	b.n	800baca <UART_SetConfig+0x7ae>
 800b828:	2308      	movs	r3, #8
 800b82a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b82e:	e14c      	b.n	800baca <UART_SetConfig+0x7ae>
 800b830:	2310      	movs	r3, #16
 800b832:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b836:	e148      	b.n	800baca <UART_SetConfig+0x7ae>
 800b838:	2320      	movs	r3, #32
 800b83a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b83e:	e144      	b.n	800baca <UART_SetConfig+0x7ae>
 800b840:	2340      	movs	r3, #64	@ 0x40
 800b842:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b846:	e140      	b.n	800baca <UART_SetConfig+0x7ae>
 800b848:	2380      	movs	r3, #128	@ 0x80
 800b84a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b84e:	e13c      	b.n	800baca <UART_SetConfig+0x7ae>
 800b850:	697b      	ldr	r3, [r7, #20]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	4a41      	ldr	r2, [pc, #260]	@ (800b95c <UART_SetConfig+0x640>)
 800b856:	4293      	cmp	r3, r2
 800b858:	f040 8082 	bne.w	800b960 <UART_SetConfig+0x644>
 800b85c:	4b3c      	ldr	r3, [pc, #240]	@ (800b950 <UART_SetConfig+0x634>)
 800b85e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b860:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b864:	2b28      	cmp	r3, #40	@ 0x28
 800b866:	d86d      	bhi.n	800b944 <UART_SetConfig+0x628>
 800b868:	a201      	add	r2, pc, #4	@ (adr r2, 800b870 <UART_SetConfig+0x554>)
 800b86a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b86e:	bf00      	nop
 800b870:	0800b915 	.word	0x0800b915
 800b874:	0800b945 	.word	0x0800b945
 800b878:	0800b945 	.word	0x0800b945
 800b87c:	0800b945 	.word	0x0800b945
 800b880:	0800b945 	.word	0x0800b945
 800b884:	0800b945 	.word	0x0800b945
 800b888:	0800b945 	.word	0x0800b945
 800b88c:	0800b945 	.word	0x0800b945
 800b890:	0800b91d 	.word	0x0800b91d
 800b894:	0800b945 	.word	0x0800b945
 800b898:	0800b945 	.word	0x0800b945
 800b89c:	0800b945 	.word	0x0800b945
 800b8a0:	0800b945 	.word	0x0800b945
 800b8a4:	0800b945 	.word	0x0800b945
 800b8a8:	0800b945 	.word	0x0800b945
 800b8ac:	0800b945 	.word	0x0800b945
 800b8b0:	0800b925 	.word	0x0800b925
 800b8b4:	0800b945 	.word	0x0800b945
 800b8b8:	0800b945 	.word	0x0800b945
 800b8bc:	0800b945 	.word	0x0800b945
 800b8c0:	0800b945 	.word	0x0800b945
 800b8c4:	0800b945 	.word	0x0800b945
 800b8c8:	0800b945 	.word	0x0800b945
 800b8cc:	0800b945 	.word	0x0800b945
 800b8d0:	0800b92d 	.word	0x0800b92d
 800b8d4:	0800b945 	.word	0x0800b945
 800b8d8:	0800b945 	.word	0x0800b945
 800b8dc:	0800b945 	.word	0x0800b945
 800b8e0:	0800b945 	.word	0x0800b945
 800b8e4:	0800b945 	.word	0x0800b945
 800b8e8:	0800b945 	.word	0x0800b945
 800b8ec:	0800b945 	.word	0x0800b945
 800b8f0:	0800b935 	.word	0x0800b935
 800b8f4:	0800b945 	.word	0x0800b945
 800b8f8:	0800b945 	.word	0x0800b945
 800b8fc:	0800b945 	.word	0x0800b945
 800b900:	0800b945 	.word	0x0800b945
 800b904:	0800b945 	.word	0x0800b945
 800b908:	0800b945 	.word	0x0800b945
 800b90c:	0800b945 	.word	0x0800b945
 800b910:	0800b93d 	.word	0x0800b93d
 800b914:	2301      	movs	r3, #1
 800b916:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b91a:	e0d6      	b.n	800baca <UART_SetConfig+0x7ae>
 800b91c:	2304      	movs	r3, #4
 800b91e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b922:	e0d2      	b.n	800baca <UART_SetConfig+0x7ae>
 800b924:	2308      	movs	r3, #8
 800b926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b92a:	e0ce      	b.n	800baca <UART_SetConfig+0x7ae>
 800b92c:	2310      	movs	r3, #16
 800b92e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b932:	e0ca      	b.n	800baca <UART_SetConfig+0x7ae>
 800b934:	2320      	movs	r3, #32
 800b936:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b93a:	e0c6      	b.n	800baca <UART_SetConfig+0x7ae>
 800b93c:	2340      	movs	r3, #64	@ 0x40
 800b93e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b942:	e0c2      	b.n	800baca <UART_SetConfig+0x7ae>
 800b944:	2380      	movs	r3, #128	@ 0x80
 800b946:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b94a:	e0be      	b.n	800baca <UART_SetConfig+0x7ae>
 800b94c:	40011400 	.word	0x40011400
 800b950:	58024400 	.word	0x58024400
 800b954:	40007800 	.word	0x40007800
 800b958:	40007c00 	.word	0x40007c00
 800b95c:	40011800 	.word	0x40011800
 800b960:	697b      	ldr	r3, [r7, #20]
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	4aad      	ldr	r2, [pc, #692]	@ (800bc1c <UART_SetConfig+0x900>)
 800b966:	4293      	cmp	r3, r2
 800b968:	d176      	bne.n	800ba58 <UART_SetConfig+0x73c>
 800b96a:	4bad      	ldr	r3, [pc, #692]	@ (800bc20 <UART_SetConfig+0x904>)
 800b96c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b96e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b972:	2b28      	cmp	r3, #40	@ 0x28
 800b974:	d86c      	bhi.n	800ba50 <UART_SetConfig+0x734>
 800b976:	a201      	add	r2, pc, #4	@ (adr r2, 800b97c <UART_SetConfig+0x660>)
 800b978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b97c:	0800ba21 	.word	0x0800ba21
 800b980:	0800ba51 	.word	0x0800ba51
 800b984:	0800ba51 	.word	0x0800ba51
 800b988:	0800ba51 	.word	0x0800ba51
 800b98c:	0800ba51 	.word	0x0800ba51
 800b990:	0800ba51 	.word	0x0800ba51
 800b994:	0800ba51 	.word	0x0800ba51
 800b998:	0800ba51 	.word	0x0800ba51
 800b99c:	0800ba29 	.word	0x0800ba29
 800b9a0:	0800ba51 	.word	0x0800ba51
 800b9a4:	0800ba51 	.word	0x0800ba51
 800b9a8:	0800ba51 	.word	0x0800ba51
 800b9ac:	0800ba51 	.word	0x0800ba51
 800b9b0:	0800ba51 	.word	0x0800ba51
 800b9b4:	0800ba51 	.word	0x0800ba51
 800b9b8:	0800ba51 	.word	0x0800ba51
 800b9bc:	0800ba31 	.word	0x0800ba31
 800b9c0:	0800ba51 	.word	0x0800ba51
 800b9c4:	0800ba51 	.word	0x0800ba51
 800b9c8:	0800ba51 	.word	0x0800ba51
 800b9cc:	0800ba51 	.word	0x0800ba51
 800b9d0:	0800ba51 	.word	0x0800ba51
 800b9d4:	0800ba51 	.word	0x0800ba51
 800b9d8:	0800ba51 	.word	0x0800ba51
 800b9dc:	0800ba39 	.word	0x0800ba39
 800b9e0:	0800ba51 	.word	0x0800ba51
 800b9e4:	0800ba51 	.word	0x0800ba51
 800b9e8:	0800ba51 	.word	0x0800ba51
 800b9ec:	0800ba51 	.word	0x0800ba51
 800b9f0:	0800ba51 	.word	0x0800ba51
 800b9f4:	0800ba51 	.word	0x0800ba51
 800b9f8:	0800ba51 	.word	0x0800ba51
 800b9fc:	0800ba41 	.word	0x0800ba41
 800ba00:	0800ba51 	.word	0x0800ba51
 800ba04:	0800ba51 	.word	0x0800ba51
 800ba08:	0800ba51 	.word	0x0800ba51
 800ba0c:	0800ba51 	.word	0x0800ba51
 800ba10:	0800ba51 	.word	0x0800ba51
 800ba14:	0800ba51 	.word	0x0800ba51
 800ba18:	0800ba51 	.word	0x0800ba51
 800ba1c:	0800ba49 	.word	0x0800ba49
 800ba20:	2301      	movs	r3, #1
 800ba22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba26:	e050      	b.n	800baca <UART_SetConfig+0x7ae>
 800ba28:	2304      	movs	r3, #4
 800ba2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba2e:	e04c      	b.n	800baca <UART_SetConfig+0x7ae>
 800ba30:	2308      	movs	r3, #8
 800ba32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba36:	e048      	b.n	800baca <UART_SetConfig+0x7ae>
 800ba38:	2310      	movs	r3, #16
 800ba3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba3e:	e044      	b.n	800baca <UART_SetConfig+0x7ae>
 800ba40:	2320      	movs	r3, #32
 800ba42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba46:	e040      	b.n	800baca <UART_SetConfig+0x7ae>
 800ba48:	2340      	movs	r3, #64	@ 0x40
 800ba4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba4e:	e03c      	b.n	800baca <UART_SetConfig+0x7ae>
 800ba50:	2380      	movs	r3, #128	@ 0x80
 800ba52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba56:	e038      	b.n	800baca <UART_SetConfig+0x7ae>
 800ba58:	697b      	ldr	r3, [r7, #20]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	4a71      	ldr	r2, [pc, #452]	@ (800bc24 <UART_SetConfig+0x908>)
 800ba5e:	4293      	cmp	r3, r2
 800ba60:	d130      	bne.n	800bac4 <UART_SetConfig+0x7a8>
 800ba62:	4b6f      	ldr	r3, [pc, #444]	@ (800bc20 <UART_SetConfig+0x904>)
 800ba64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ba66:	f003 0307 	and.w	r3, r3, #7
 800ba6a:	2b05      	cmp	r3, #5
 800ba6c:	d826      	bhi.n	800babc <UART_SetConfig+0x7a0>
 800ba6e:	a201      	add	r2, pc, #4	@ (adr r2, 800ba74 <UART_SetConfig+0x758>)
 800ba70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba74:	0800ba8d 	.word	0x0800ba8d
 800ba78:	0800ba95 	.word	0x0800ba95
 800ba7c:	0800ba9d 	.word	0x0800ba9d
 800ba80:	0800baa5 	.word	0x0800baa5
 800ba84:	0800baad 	.word	0x0800baad
 800ba88:	0800bab5 	.word	0x0800bab5
 800ba8c:	2302      	movs	r3, #2
 800ba8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba92:	e01a      	b.n	800baca <UART_SetConfig+0x7ae>
 800ba94:	2304      	movs	r3, #4
 800ba96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba9a:	e016      	b.n	800baca <UART_SetConfig+0x7ae>
 800ba9c:	2308      	movs	r3, #8
 800ba9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800baa2:	e012      	b.n	800baca <UART_SetConfig+0x7ae>
 800baa4:	2310      	movs	r3, #16
 800baa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800baaa:	e00e      	b.n	800baca <UART_SetConfig+0x7ae>
 800baac:	2320      	movs	r3, #32
 800baae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bab2:	e00a      	b.n	800baca <UART_SetConfig+0x7ae>
 800bab4:	2340      	movs	r3, #64	@ 0x40
 800bab6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800baba:	e006      	b.n	800baca <UART_SetConfig+0x7ae>
 800babc:	2380      	movs	r3, #128	@ 0x80
 800babe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bac2:	e002      	b.n	800baca <UART_SetConfig+0x7ae>
 800bac4:	2380      	movs	r3, #128	@ 0x80
 800bac6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800baca:	697b      	ldr	r3, [r7, #20]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	4a55      	ldr	r2, [pc, #340]	@ (800bc24 <UART_SetConfig+0x908>)
 800bad0:	4293      	cmp	r3, r2
 800bad2:	f040 80f8 	bne.w	800bcc6 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800bad6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bada:	2b20      	cmp	r3, #32
 800badc:	dc46      	bgt.n	800bb6c <UART_SetConfig+0x850>
 800bade:	2b02      	cmp	r3, #2
 800bae0:	db75      	blt.n	800bbce <UART_SetConfig+0x8b2>
 800bae2:	3b02      	subs	r3, #2
 800bae4:	2b1e      	cmp	r3, #30
 800bae6:	d872      	bhi.n	800bbce <UART_SetConfig+0x8b2>
 800bae8:	a201      	add	r2, pc, #4	@ (adr r2, 800baf0 <UART_SetConfig+0x7d4>)
 800baea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800baee:	bf00      	nop
 800baf0:	0800bb73 	.word	0x0800bb73
 800baf4:	0800bbcf 	.word	0x0800bbcf
 800baf8:	0800bb7b 	.word	0x0800bb7b
 800bafc:	0800bbcf 	.word	0x0800bbcf
 800bb00:	0800bbcf 	.word	0x0800bbcf
 800bb04:	0800bbcf 	.word	0x0800bbcf
 800bb08:	0800bb8b 	.word	0x0800bb8b
 800bb0c:	0800bbcf 	.word	0x0800bbcf
 800bb10:	0800bbcf 	.word	0x0800bbcf
 800bb14:	0800bbcf 	.word	0x0800bbcf
 800bb18:	0800bbcf 	.word	0x0800bbcf
 800bb1c:	0800bbcf 	.word	0x0800bbcf
 800bb20:	0800bbcf 	.word	0x0800bbcf
 800bb24:	0800bbcf 	.word	0x0800bbcf
 800bb28:	0800bb9b 	.word	0x0800bb9b
 800bb2c:	0800bbcf 	.word	0x0800bbcf
 800bb30:	0800bbcf 	.word	0x0800bbcf
 800bb34:	0800bbcf 	.word	0x0800bbcf
 800bb38:	0800bbcf 	.word	0x0800bbcf
 800bb3c:	0800bbcf 	.word	0x0800bbcf
 800bb40:	0800bbcf 	.word	0x0800bbcf
 800bb44:	0800bbcf 	.word	0x0800bbcf
 800bb48:	0800bbcf 	.word	0x0800bbcf
 800bb4c:	0800bbcf 	.word	0x0800bbcf
 800bb50:	0800bbcf 	.word	0x0800bbcf
 800bb54:	0800bbcf 	.word	0x0800bbcf
 800bb58:	0800bbcf 	.word	0x0800bbcf
 800bb5c:	0800bbcf 	.word	0x0800bbcf
 800bb60:	0800bbcf 	.word	0x0800bbcf
 800bb64:	0800bbcf 	.word	0x0800bbcf
 800bb68:	0800bbc1 	.word	0x0800bbc1
 800bb6c:	2b40      	cmp	r3, #64	@ 0x40
 800bb6e:	d02a      	beq.n	800bbc6 <UART_SetConfig+0x8aa>
 800bb70:	e02d      	b.n	800bbce <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800bb72:	f7fc f947 	bl	8007e04 <HAL_RCCEx_GetD3PCLK1Freq>
 800bb76:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bb78:	e02f      	b.n	800bbda <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bb7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bb7e:	4618      	mov	r0, r3
 800bb80:	f7fc f956 	bl	8007e30 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bb84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb88:	e027      	b.n	800bbda <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bb8a:	f107 0318 	add.w	r3, r7, #24
 800bb8e:	4618      	mov	r0, r3
 800bb90:	f7fc faa2 	bl	80080d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bb94:	69fb      	ldr	r3, [r7, #28]
 800bb96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb98:	e01f      	b.n	800bbda <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bb9a:	4b21      	ldr	r3, [pc, #132]	@ (800bc20 <UART_SetConfig+0x904>)
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	f003 0320 	and.w	r3, r3, #32
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d009      	beq.n	800bbba <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bba6:	4b1e      	ldr	r3, [pc, #120]	@ (800bc20 <UART_SetConfig+0x904>)
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	08db      	lsrs	r3, r3, #3
 800bbac:	f003 0303 	and.w	r3, r3, #3
 800bbb0:	4a1d      	ldr	r2, [pc, #116]	@ (800bc28 <UART_SetConfig+0x90c>)
 800bbb2:	fa22 f303 	lsr.w	r3, r2, r3
 800bbb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bbb8:	e00f      	b.n	800bbda <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800bbba:	4b1b      	ldr	r3, [pc, #108]	@ (800bc28 <UART_SetConfig+0x90c>)
 800bbbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bbbe:	e00c      	b.n	800bbda <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bbc0:	4b1a      	ldr	r3, [pc, #104]	@ (800bc2c <UART_SetConfig+0x910>)
 800bbc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bbc4:	e009      	b.n	800bbda <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bbc6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bbca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bbcc:	e005      	b.n	800bbda <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800bbce:	2300      	movs	r3, #0
 800bbd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bbd2:	2301      	movs	r3, #1
 800bbd4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bbd8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800bbda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	f000 81ee 	beq.w	800bfbe <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800bbe2:	697b      	ldr	r3, [r7, #20]
 800bbe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bbe6:	4a12      	ldr	r2, [pc, #72]	@ (800bc30 <UART_SetConfig+0x914>)
 800bbe8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bbec:	461a      	mov	r2, r3
 800bbee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbf0:	fbb3 f3f2 	udiv	r3, r3, r2
 800bbf4:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bbf6:	697b      	ldr	r3, [r7, #20]
 800bbf8:	685a      	ldr	r2, [r3, #4]
 800bbfa:	4613      	mov	r3, r2
 800bbfc:	005b      	lsls	r3, r3, #1
 800bbfe:	4413      	add	r3, r2
 800bc00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc02:	429a      	cmp	r2, r3
 800bc04:	d305      	bcc.n	800bc12 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800bc06:	697b      	ldr	r3, [r7, #20]
 800bc08:	685b      	ldr	r3, [r3, #4]
 800bc0a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bc0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc0e:	429a      	cmp	r2, r3
 800bc10:	d910      	bls.n	800bc34 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800bc12:	2301      	movs	r3, #1
 800bc14:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bc18:	e1d1      	b.n	800bfbe <UART_SetConfig+0xca2>
 800bc1a:	bf00      	nop
 800bc1c:	40011c00 	.word	0x40011c00
 800bc20:	58024400 	.word	0x58024400
 800bc24:	58000c00 	.word	0x58000c00
 800bc28:	03d09000 	.word	0x03d09000
 800bc2c:	003d0900 	.word	0x003d0900
 800bc30:	08011df8 	.word	0x08011df8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bc34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc36:	2200      	movs	r2, #0
 800bc38:	60bb      	str	r3, [r7, #8]
 800bc3a:	60fa      	str	r2, [r7, #12]
 800bc3c:	697b      	ldr	r3, [r7, #20]
 800bc3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc40:	4ac0      	ldr	r2, [pc, #768]	@ (800bf44 <UART_SetConfig+0xc28>)
 800bc42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bc46:	b29b      	uxth	r3, r3
 800bc48:	2200      	movs	r2, #0
 800bc4a:	603b      	str	r3, [r7, #0]
 800bc4c:	607a      	str	r2, [r7, #4]
 800bc4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bc52:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bc56:	f7f4 fd17 	bl	8000688 <__aeabi_uldivmod>
 800bc5a:	4602      	mov	r2, r0
 800bc5c:	460b      	mov	r3, r1
 800bc5e:	4610      	mov	r0, r2
 800bc60:	4619      	mov	r1, r3
 800bc62:	f04f 0200 	mov.w	r2, #0
 800bc66:	f04f 0300 	mov.w	r3, #0
 800bc6a:	020b      	lsls	r3, r1, #8
 800bc6c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800bc70:	0202      	lsls	r2, r0, #8
 800bc72:	6979      	ldr	r1, [r7, #20]
 800bc74:	6849      	ldr	r1, [r1, #4]
 800bc76:	0849      	lsrs	r1, r1, #1
 800bc78:	2000      	movs	r0, #0
 800bc7a:	460c      	mov	r4, r1
 800bc7c:	4605      	mov	r5, r0
 800bc7e:	eb12 0804 	adds.w	r8, r2, r4
 800bc82:	eb43 0905 	adc.w	r9, r3, r5
 800bc86:	697b      	ldr	r3, [r7, #20]
 800bc88:	685b      	ldr	r3, [r3, #4]
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	469a      	mov	sl, r3
 800bc8e:	4693      	mov	fp, r2
 800bc90:	4652      	mov	r2, sl
 800bc92:	465b      	mov	r3, fp
 800bc94:	4640      	mov	r0, r8
 800bc96:	4649      	mov	r1, r9
 800bc98:	f7f4 fcf6 	bl	8000688 <__aeabi_uldivmod>
 800bc9c:	4602      	mov	r2, r0
 800bc9e:	460b      	mov	r3, r1
 800bca0:	4613      	mov	r3, r2
 800bca2:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800bca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bca6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bcaa:	d308      	bcc.n	800bcbe <UART_SetConfig+0x9a2>
 800bcac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bcb2:	d204      	bcs.n	800bcbe <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800bcb4:	697b      	ldr	r3, [r7, #20]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bcba:	60da      	str	r2, [r3, #12]
 800bcbc:	e17f      	b.n	800bfbe <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800bcbe:	2301      	movs	r3, #1
 800bcc0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bcc4:	e17b      	b.n	800bfbe <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bcc6:	697b      	ldr	r3, [r7, #20]
 800bcc8:	69db      	ldr	r3, [r3, #28]
 800bcca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bcce:	f040 80bd 	bne.w	800be4c <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800bcd2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bcd6:	2b20      	cmp	r3, #32
 800bcd8:	dc48      	bgt.n	800bd6c <UART_SetConfig+0xa50>
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	db7b      	blt.n	800bdd6 <UART_SetConfig+0xaba>
 800bcde:	2b20      	cmp	r3, #32
 800bce0:	d879      	bhi.n	800bdd6 <UART_SetConfig+0xaba>
 800bce2:	a201      	add	r2, pc, #4	@ (adr r2, 800bce8 <UART_SetConfig+0x9cc>)
 800bce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bce8:	0800bd73 	.word	0x0800bd73
 800bcec:	0800bd7b 	.word	0x0800bd7b
 800bcf0:	0800bdd7 	.word	0x0800bdd7
 800bcf4:	0800bdd7 	.word	0x0800bdd7
 800bcf8:	0800bd83 	.word	0x0800bd83
 800bcfc:	0800bdd7 	.word	0x0800bdd7
 800bd00:	0800bdd7 	.word	0x0800bdd7
 800bd04:	0800bdd7 	.word	0x0800bdd7
 800bd08:	0800bd93 	.word	0x0800bd93
 800bd0c:	0800bdd7 	.word	0x0800bdd7
 800bd10:	0800bdd7 	.word	0x0800bdd7
 800bd14:	0800bdd7 	.word	0x0800bdd7
 800bd18:	0800bdd7 	.word	0x0800bdd7
 800bd1c:	0800bdd7 	.word	0x0800bdd7
 800bd20:	0800bdd7 	.word	0x0800bdd7
 800bd24:	0800bdd7 	.word	0x0800bdd7
 800bd28:	0800bda3 	.word	0x0800bda3
 800bd2c:	0800bdd7 	.word	0x0800bdd7
 800bd30:	0800bdd7 	.word	0x0800bdd7
 800bd34:	0800bdd7 	.word	0x0800bdd7
 800bd38:	0800bdd7 	.word	0x0800bdd7
 800bd3c:	0800bdd7 	.word	0x0800bdd7
 800bd40:	0800bdd7 	.word	0x0800bdd7
 800bd44:	0800bdd7 	.word	0x0800bdd7
 800bd48:	0800bdd7 	.word	0x0800bdd7
 800bd4c:	0800bdd7 	.word	0x0800bdd7
 800bd50:	0800bdd7 	.word	0x0800bdd7
 800bd54:	0800bdd7 	.word	0x0800bdd7
 800bd58:	0800bdd7 	.word	0x0800bdd7
 800bd5c:	0800bdd7 	.word	0x0800bdd7
 800bd60:	0800bdd7 	.word	0x0800bdd7
 800bd64:	0800bdd7 	.word	0x0800bdd7
 800bd68:	0800bdc9 	.word	0x0800bdc9
 800bd6c:	2b40      	cmp	r3, #64	@ 0x40
 800bd6e:	d02e      	beq.n	800bdce <UART_SetConfig+0xab2>
 800bd70:	e031      	b.n	800bdd6 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bd72:	f7fa fe39 	bl	80069e8 <HAL_RCC_GetPCLK1Freq>
 800bd76:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bd78:	e033      	b.n	800bde2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bd7a:	f7fa fe4b 	bl	8006a14 <HAL_RCC_GetPCLK2Freq>
 800bd7e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bd80:	e02f      	b.n	800bde2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bd82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bd86:	4618      	mov	r0, r3
 800bd88:	f7fc f852 	bl	8007e30 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bd8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd90:	e027      	b.n	800bde2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bd92:	f107 0318 	add.w	r3, r7, #24
 800bd96:	4618      	mov	r0, r3
 800bd98:	f7fc f99e 	bl	80080d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bd9c:	69fb      	ldr	r3, [r7, #28]
 800bd9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bda0:	e01f      	b.n	800bde2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bda2:	4b69      	ldr	r3, [pc, #420]	@ (800bf48 <UART_SetConfig+0xc2c>)
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	f003 0320 	and.w	r3, r3, #32
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d009      	beq.n	800bdc2 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bdae:	4b66      	ldr	r3, [pc, #408]	@ (800bf48 <UART_SetConfig+0xc2c>)
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	08db      	lsrs	r3, r3, #3
 800bdb4:	f003 0303 	and.w	r3, r3, #3
 800bdb8:	4a64      	ldr	r2, [pc, #400]	@ (800bf4c <UART_SetConfig+0xc30>)
 800bdba:	fa22 f303 	lsr.w	r3, r2, r3
 800bdbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bdc0:	e00f      	b.n	800bde2 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800bdc2:	4b62      	ldr	r3, [pc, #392]	@ (800bf4c <UART_SetConfig+0xc30>)
 800bdc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bdc6:	e00c      	b.n	800bde2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bdc8:	4b61      	ldr	r3, [pc, #388]	@ (800bf50 <UART_SetConfig+0xc34>)
 800bdca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bdcc:	e009      	b.n	800bde2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bdce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bdd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bdd4:	e005      	b.n	800bde2 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800bdd6:	2300      	movs	r3, #0
 800bdd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bdda:	2301      	movs	r3, #1
 800bddc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bde0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bde2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	f000 80ea 	beq.w	800bfbe <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bdea:	697b      	ldr	r3, [r7, #20]
 800bdec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bdee:	4a55      	ldr	r2, [pc, #340]	@ (800bf44 <UART_SetConfig+0xc28>)
 800bdf0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bdf4:	461a      	mov	r2, r3
 800bdf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bdf8:	fbb3 f3f2 	udiv	r3, r3, r2
 800bdfc:	005a      	lsls	r2, r3, #1
 800bdfe:	697b      	ldr	r3, [r7, #20]
 800be00:	685b      	ldr	r3, [r3, #4]
 800be02:	085b      	lsrs	r3, r3, #1
 800be04:	441a      	add	r2, r3
 800be06:	697b      	ldr	r3, [r7, #20]
 800be08:	685b      	ldr	r3, [r3, #4]
 800be0a:	fbb2 f3f3 	udiv	r3, r2, r3
 800be0e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800be10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be12:	2b0f      	cmp	r3, #15
 800be14:	d916      	bls.n	800be44 <UART_SetConfig+0xb28>
 800be16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800be1c:	d212      	bcs.n	800be44 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800be1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be20:	b29b      	uxth	r3, r3
 800be22:	f023 030f 	bic.w	r3, r3, #15
 800be26:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800be28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be2a:	085b      	lsrs	r3, r3, #1
 800be2c:	b29b      	uxth	r3, r3
 800be2e:	f003 0307 	and.w	r3, r3, #7
 800be32:	b29a      	uxth	r2, r3
 800be34:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800be36:	4313      	orrs	r3, r2
 800be38:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800be3a:	697b      	ldr	r3, [r7, #20]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800be40:	60da      	str	r2, [r3, #12]
 800be42:	e0bc      	b.n	800bfbe <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800be44:	2301      	movs	r3, #1
 800be46:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800be4a:	e0b8      	b.n	800bfbe <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800be4c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800be50:	2b20      	cmp	r3, #32
 800be52:	dc4b      	bgt.n	800beec <UART_SetConfig+0xbd0>
 800be54:	2b00      	cmp	r3, #0
 800be56:	f2c0 8087 	blt.w	800bf68 <UART_SetConfig+0xc4c>
 800be5a:	2b20      	cmp	r3, #32
 800be5c:	f200 8084 	bhi.w	800bf68 <UART_SetConfig+0xc4c>
 800be60:	a201      	add	r2, pc, #4	@ (adr r2, 800be68 <UART_SetConfig+0xb4c>)
 800be62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be66:	bf00      	nop
 800be68:	0800bef3 	.word	0x0800bef3
 800be6c:	0800befb 	.word	0x0800befb
 800be70:	0800bf69 	.word	0x0800bf69
 800be74:	0800bf69 	.word	0x0800bf69
 800be78:	0800bf03 	.word	0x0800bf03
 800be7c:	0800bf69 	.word	0x0800bf69
 800be80:	0800bf69 	.word	0x0800bf69
 800be84:	0800bf69 	.word	0x0800bf69
 800be88:	0800bf13 	.word	0x0800bf13
 800be8c:	0800bf69 	.word	0x0800bf69
 800be90:	0800bf69 	.word	0x0800bf69
 800be94:	0800bf69 	.word	0x0800bf69
 800be98:	0800bf69 	.word	0x0800bf69
 800be9c:	0800bf69 	.word	0x0800bf69
 800bea0:	0800bf69 	.word	0x0800bf69
 800bea4:	0800bf69 	.word	0x0800bf69
 800bea8:	0800bf23 	.word	0x0800bf23
 800beac:	0800bf69 	.word	0x0800bf69
 800beb0:	0800bf69 	.word	0x0800bf69
 800beb4:	0800bf69 	.word	0x0800bf69
 800beb8:	0800bf69 	.word	0x0800bf69
 800bebc:	0800bf69 	.word	0x0800bf69
 800bec0:	0800bf69 	.word	0x0800bf69
 800bec4:	0800bf69 	.word	0x0800bf69
 800bec8:	0800bf69 	.word	0x0800bf69
 800becc:	0800bf69 	.word	0x0800bf69
 800bed0:	0800bf69 	.word	0x0800bf69
 800bed4:	0800bf69 	.word	0x0800bf69
 800bed8:	0800bf69 	.word	0x0800bf69
 800bedc:	0800bf69 	.word	0x0800bf69
 800bee0:	0800bf69 	.word	0x0800bf69
 800bee4:	0800bf69 	.word	0x0800bf69
 800bee8:	0800bf5b 	.word	0x0800bf5b
 800beec:	2b40      	cmp	r3, #64	@ 0x40
 800beee:	d037      	beq.n	800bf60 <UART_SetConfig+0xc44>
 800bef0:	e03a      	b.n	800bf68 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bef2:	f7fa fd79 	bl	80069e8 <HAL_RCC_GetPCLK1Freq>
 800bef6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bef8:	e03c      	b.n	800bf74 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800befa:	f7fa fd8b 	bl	8006a14 <HAL_RCC_GetPCLK2Freq>
 800befe:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bf00:	e038      	b.n	800bf74 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bf02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bf06:	4618      	mov	r0, r3
 800bf08:	f7fb ff92 	bl	8007e30 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bf0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf10:	e030      	b.n	800bf74 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bf12:	f107 0318 	add.w	r3, r7, #24
 800bf16:	4618      	mov	r0, r3
 800bf18:	f7fc f8de 	bl	80080d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bf1c:	69fb      	ldr	r3, [r7, #28]
 800bf1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf20:	e028      	b.n	800bf74 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bf22:	4b09      	ldr	r3, [pc, #36]	@ (800bf48 <UART_SetConfig+0xc2c>)
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	f003 0320 	and.w	r3, r3, #32
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d012      	beq.n	800bf54 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bf2e:	4b06      	ldr	r3, [pc, #24]	@ (800bf48 <UART_SetConfig+0xc2c>)
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	08db      	lsrs	r3, r3, #3
 800bf34:	f003 0303 	and.w	r3, r3, #3
 800bf38:	4a04      	ldr	r2, [pc, #16]	@ (800bf4c <UART_SetConfig+0xc30>)
 800bf3a:	fa22 f303 	lsr.w	r3, r2, r3
 800bf3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bf40:	e018      	b.n	800bf74 <UART_SetConfig+0xc58>
 800bf42:	bf00      	nop
 800bf44:	08011df8 	.word	0x08011df8
 800bf48:	58024400 	.word	0x58024400
 800bf4c:	03d09000 	.word	0x03d09000
 800bf50:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800bf54:	4b24      	ldr	r3, [pc, #144]	@ (800bfe8 <UART_SetConfig+0xccc>)
 800bf56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf58:	e00c      	b.n	800bf74 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bf5a:	4b24      	ldr	r3, [pc, #144]	@ (800bfec <UART_SetConfig+0xcd0>)
 800bf5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf5e:	e009      	b.n	800bf74 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bf60:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bf64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf66:	e005      	b.n	800bf74 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800bf68:	2300      	movs	r3, #0
 800bf6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bf6c:	2301      	movs	r3, #1
 800bf6e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bf72:	bf00      	nop
    }

    if (pclk != 0U)
 800bf74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d021      	beq.n	800bfbe <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bf7a:	697b      	ldr	r3, [r7, #20]
 800bf7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf7e:	4a1c      	ldr	r2, [pc, #112]	@ (800bff0 <UART_SetConfig+0xcd4>)
 800bf80:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bf84:	461a      	mov	r2, r3
 800bf86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf88:	fbb3 f2f2 	udiv	r2, r3, r2
 800bf8c:	697b      	ldr	r3, [r7, #20]
 800bf8e:	685b      	ldr	r3, [r3, #4]
 800bf90:	085b      	lsrs	r3, r3, #1
 800bf92:	441a      	add	r2, r3
 800bf94:	697b      	ldr	r3, [r7, #20]
 800bf96:	685b      	ldr	r3, [r3, #4]
 800bf98:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf9c:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bf9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfa0:	2b0f      	cmp	r3, #15
 800bfa2:	d909      	bls.n	800bfb8 <UART_SetConfig+0xc9c>
 800bfa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfa6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bfaa:	d205      	bcs.n	800bfb8 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bfac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfae:	b29a      	uxth	r2, r3
 800bfb0:	697b      	ldr	r3, [r7, #20]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	60da      	str	r2, [r3, #12]
 800bfb6:	e002      	b.n	800bfbe <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800bfb8:	2301      	movs	r3, #1
 800bfba:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800bfbe:	697b      	ldr	r3, [r7, #20]
 800bfc0:	2201      	movs	r2, #1
 800bfc2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800bfc6:	697b      	ldr	r3, [r7, #20]
 800bfc8:	2201      	movs	r2, #1
 800bfca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bfce:	697b      	ldr	r3, [r7, #20]
 800bfd0:	2200      	movs	r2, #0
 800bfd2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800bfd4:	697b      	ldr	r3, [r7, #20]
 800bfd6:	2200      	movs	r2, #0
 800bfd8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800bfda:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800bfde:	4618      	mov	r0, r3
 800bfe0:	3748      	adds	r7, #72	@ 0x48
 800bfe2:	46bd      	mov	sp, r7
 800bfe4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bfe8:	03d09000 	.word	0x03d09000
 800bfec:	003d0900 	.word	0x003d0900
 800bff0:	08011df8 	.word	0x08011df8

0800bff4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bff4:	b480      	push	{r7}
 800bff6:	b083      	sub	sp, #12
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c000:	f003 0308 	and.w	r3, r3, #8
 800c004:	2b00      	cmp	r3, #0
 800c006:	d00a      	beq.n	800c01e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	685b      	ldr	r3, [r3, #4]
 800c00e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	430a      	orrs	r2, r1
 800c01c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c022:	f003 0301 	and.w	r3, r3, #1
 800c026:	2b00      	cmp	r3, #0
 800c028:	d00a      	beq.n	800c040 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	685b      	ldr	r3, [r3, #4]
 800c030:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	430a      	orrs	r2, r1
 800c03e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c044:	f003 0302 	and.w	r3, r3, #2
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d00a      	beq.n	800c062 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	685b      	ldr	r3, [r3, #4]
 800c052:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	430a      	orrs	r2, r1
 800c060:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c066:	f003 0304 	and.w	r3, r3, #4
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d00a      	beq.n	800c084 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	685b      	ldr	r3, [r3, #4]
 800c074:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	430a      	orrs	r2, r1
 800c082:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c088:	f003 0310 	and.w	r3, r3, #16
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d00a      	beq.n	800c0a6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	689b      	ldr	r3, [r3, #8]
 800c096:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	430a      	orrs	r2, r1
 800c0a4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0aa:	f003 0320 	and.w	r3, r3, #32
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d00a      	beq.n	800c0c8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	689b      	ldr	r3, [r3, #8]
 800c0b8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	430a      	orrs	r2, r1
 800c0c6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d01a      	beq.n	800c10a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	685b      	ldr	r3, [r3, #4]
 800c0da:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	430a      	orrs	r2, r1
 800c0e8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c0ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c0f2:	d10a      	bne.n	800c10a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	685b      	ldr	r3, [r3, #4]
 800c0fa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	430a      	orrs	r2, r1
 800c108:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c10e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c112:	2b00      	cmp	r3, #0
 800c114:	d00a      	beq.n	800c12c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	685b      	ldr	r3, [r3, #4]
 800c11c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	430a      	orrs	r2, r1
 800c12a:	605a      	str	r2, [r3, #4]
  }
}
 800c12c:	bf00      	nop
 800c12e:	370c      	adds	r7, #12
 800c130:	46bd      	mov	sp, r7
 800c132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c136:	4770      	bx	lr

0800c138 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c138:	b580      	push	{r7, lr}
 800c13a:	b098      	sub	sp, #96	@ 0x60
 800c13c:	af02      	add	r7, sp, #8
 800c13e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	2200      	movs	r2, #0
 800c144:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c148:	f7f7 fa74 	bl	8003634 <HAL_GetTick>
 800c14c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	f003 0308 	and.w	r3, r3, #8
 800c158:	2b08      	cmp	r3, #8
 800c15a:	d12f      	bne.n	800c1bc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c15c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c160:	9300      	str	r3, [sp, #0]
 800c162:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c164:	2200      	movs	r2, #0
 800c166:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c16a:	6878      	ldr	r0, [r7, #4]
 800c16c:	f000 f88e 	bl	800c28c <UART_WaitOnFlagUntilTimeout>
 800c170:	4603      	mov	r3, r0
 800c172:	2b00      	cmp	r3, #0
 800c174:	d022      	beq.n	800c1bc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c17c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c17e:	e853 3f00 	ldrex	r3, [r3]
 800c182:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c184:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c186:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c18a:	653b      	str	r3, [r7, #80]	@ 0x50
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	461a      	mov	r2, r3
 800c192:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c194:	647b      	str	r3, [r7, #68]	@ 0x44
 800c196:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c198:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c19a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c19c:	e841 2300 	strex	r3, r2, [r1]
 800c1a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c1a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d1e6      	bne.n	800c176 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	2220      	movs	r2, #32
 800c1ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c1b8:	2303      	movs	r3, #3
 800c1ba:	e063      	b.n	800c284 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	f003 0304 	and.w	r3, r3, #4
 800c1c6:	2b04      	cmp	r3, #4
 800c1c8:	d149      	bne.n	800c25e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c1ca:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c1ce:	9300      	str	r3, [sp, #0]
 800c1d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c1d2:	2200      	movs	r2, #0
 800c1d4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c1d8:	6878      	ldr	r0, [r7, #4]
 800c1da:	f000 f857 	bl	800c28c <UART_WaitOnFlagUntilTimeout>
 800c1de:	4603      	mov	r3, r0
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d03c      	beq.n	800c25e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1ec:	e853 3f00 	ldrex	r3, [r3]
 800c1f0:	623b      	str	r3, [r7, #32]
   return(result);
 800c1f2:	6a3b      	ldr	r3, [r7, #32]
 800c1f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c1f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	461a      	mov	r2, r3
 800c200:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c202:	633b      	str	r3, [r7, #48]	@ 0x30
 800c204:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c206:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c208:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c20a:	e841 2300 	strex	r3, r2, [r1]
 800c20e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c212:	2b00      	cmp	r3, #0
 800c214:	d1e6      	bne.n	800c1e4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	3308      	adds	r3, #8
 800c21c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c21e:	693b      	ldr	r3, [r7, #16]
 800c220:	e853 3f00 	ldrex	r3, [r3]
 800c224:	60fb      	str	r3, [r7, #12]
   return(result);
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	f023 0301 	bic.w	r3, r3, #1
 800c22c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	3308      	adds	r3, #8
 800c234:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c236:	61fa      	str	r2, [r7, #28]
 800c238:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c23a:	69b9      	ldr	r1, [r7, #24]
 800c23c:	69fa      	ldr	r2, [r7, #28]
 800c23e:	e841 2300 	strex	r3, r2, [r1]
 800c242:	617b      	str	r3, [r7, #20]
   return(result);
 800c244:	697b      	ldr	r3, [r7, #20]
 800c246:	2b00      	cmp	r3, #0
 800c248:	d1e5      	bne.n	800c216 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	2220      	movs	r2, #32
 800c24e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	2200      	movs	r2, #0
 800c256:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c25a:	2303      	movs	r3, #3
 800c25c:	e012      	b.n	800c284 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	2220      	movs	r2, #32
 800c262:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	2220      	movs	r2, #32
 800c26a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	2200      	movs	r2, #0
 800c272:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	2200      	movs	r2, #0
 800c278:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	2200      	movs	r2, #0
 800c27e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c282:	2300      	movs	r3, #0
}
 800c284:	4618      	mov	r0, r3
 800c286:	3758      	adds	r7, #88	@ 0x58
 800c288:	46bd      	mov	sp, r7
 800c28a:	bd80      	pop	{r7, pc}

0800c28c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c28c:	b580      	push	{r7, lr}
 800c28e:	b084      	sub	sp, #16
 800c290:	af00      	add	r7, sp, #0
 800c292:	60f8      	str	r0, [r7, #12]
 800c294:	60b9      	str	r1, [r7, #8]
 800c296:	603b      	str	r3, [r7, #0]
 800c298:	4613      	mov	r3, r2
 800c29a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c29c:	e04f      	b.n	800c33e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c29e:	69bb      	ldr	r3, [r7, #24]
 800c2a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2a4:	d04b      	beq.n	800c33e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c2a6:	f7f7 f9c5 	bl	8003634 <HAL_GetTick>
 800c2aa:	4602      	mov	r2, r0
 800c2ac:	683b      	ldr	r3, [r7, #0]
 800c2ae:	1ad3      	subs	r3, r2, r3
 800c2b0:	69ba      	ldr	r2, [r7, #24]
 800c2b2:	429a      	cmp	r2, r3
 800c2b4:	d302      	bcc.n	800c2bc <UART_WaitOnFlagUntilTimeout+0x30>
 800c2b6:	69bb      	ldr	r3, [r7, #24]
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d101      	bne.n	800c2c0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c2bc:	2303      	movs	r3, #3
 800c2be:	e04e      	b.n	800c35e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	f003 0304 	and.w	r3, r3, #4
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d037      	beq.n	800c33e <UART_WaitOnFlagUntilTimeout+0xb2>
 800c2ce:	68bb      	ldr	r3, [r7, #8]
 800c2d0:	2b80      	cmp	r3, #128	@ 0x80
 800c2d2:	d034      	beq.n	800c33e <UART_WaitOnFlagUntilTimeout+0xb2>
 800c2d4:	68bb      	ldr	r3, [r7, #8]
 800c2d6:	2b40      	cmp	r3, #64	@ 0x40
 800c2d8:	d031      	beq.n	800c33e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	69db      	ldr	r3, [r3, #28]
 800c2e0:	f003 0308 	and.w	r3, r3, #8
 800c2e4:	2b08      	cmp	r3, #8
 800c2e6:	d110      	bne.n	800c30a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	2208      	movs	r2, #8
 800c2ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c2f0:	68f8      	ldr	r0, [r7, #12]
 800c2f2:	f000 f95b 	bl	800c5ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	2208      	movs	r2, #8
 800c2fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	2200      	movs	r2, #0
 800c302:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c306:	2301      	movs	r3, #1
 800c308:	e029      	b.n	800c35e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	69db      	ldr	r3, [r3, #28]
 800c310:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c314:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c318:	d111      	bne.n	800c33e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c322:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c324:	68f8      	ldr	r0, [r7, #12]
 800c326:	f000 f941 	bl	800c5ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	2220      	movs	r2, #32
 800c32e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	2200      	movs	r2, #0
 800c336:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c33a:	2303      	movs	r3, #3
 800c33c:	e00f      	b.n	800c35e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	69da      	ldr	r2, [r3, #28]
 800c344:	68bb      	ldr	r3, [r7, #8]
 800c346:	4013      	ands	r3, r2
 800c348:	68ba      	ldr	r2, [r7, #8]
 800c34a:	429a      	cmp	r2, r3
 800c34c:	bf0c      	ite	eq
 800c34e:	2301      	moveq	r3, #1
 800c350:	2300      	movne	r3, #0
 800c352:	b2db      	uxtb	r3, r3
 800c354:	461a      	mov	r2, r3
 800c356:	79fb      	ldrb	r3, [r7, #7]
 800c358:	429a      	cmp	r2, r3
 800c35a:	d0a0      	beq.n	800c29e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c35c:	2300      	movs	r3, #0
}
 800c35e:	4618      	mov	r0, r3
 800c360:	3710      	adds	r7, #16
 800c362:	46bd      	mov	sp, r7
 800c364:	bd80      	pop	{r7, pc}
	...

0800c368 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c368:	b480      	push	{r7}
 800c36a:	b0a3      	sub	sp, #140	@ 0x8c
 800c36c:	af00      	add	r7, sp, #0
 800c36e:	60f8      	str	r0, [r7, #12]
 800c370:	60b9      	str	r1, [r7, #8]
 800c372:	4613      	mov	r3, r2
 800c374:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	68ba      	ldr	r2, [r7, #8]
 800c37a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	88fa      	ldrh	r2, [r7, #6]
 800c380:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	88fa      	ldrh	r2, [r7, #6]
 800c388:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	2200      	movs	r2, #0
 800c390:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	689b      	ldr	r3, [r3, #8]
 800c396:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c39a:	d10e      	bne.n	800c3ba <UART_Start_Receive_IT+0x52>
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	691b      	ldr	r3, [r3, #16]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d105      	bne.n	800c3b0 <UART_Start_Receive_IT+0x48>
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800c3aa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c3ae:	e02d      	b.n	800c40c <UART_Start_Receive_IT+0xa4>
 800c3b0:	68fb      	ldr	r3, [r7, #12]
 800c3b2:	22ff      	movs	r2, #255	@ 0xff
 800c3b4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c3b8:	e028      	b.n	800c40c <UART_Start_Receive_IT+0xa4>
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	689b      	ldr	r3, [r3, #8]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d10d      	bne.n	800c3de <UART_Start_Receive_IT+0x76>
 800c3c2:	68fb      	ldr	r3, [r7, #12]
 800c3c4:	691b      	ldr	r3, [r3, #16]
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d104      	bne.n	800c3d4 <UART_Start_Receive_IT+0x6c>
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	22ff      	movs	r2, #255	@ 0xff
 800c3ce:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c3d2:	e01b      	b.n	800c40c <UART_Start_Receive_IT+0xa4>
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	227f      	movs	r2, #127	@ 0x7f
 800c3d8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c3dc:	e016      	b.n	800c40c <UART_Start_Receive_IT+0xa4>
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	689b      	ldr	r3, [r3, #8]
 800c3e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c3e6:	d10d      	bne.n	800c404 <UART_Start_Receive_IT+0x9c>
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	691b      	ldr	r3, [r3, #16]
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d104      	bne.n	800c3fa <UART_Start_Receive_IT+0x92>
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	227f      	movs	r2, #127	@ 0x7f
 800c3f4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c3f8:	e008      	b.n	800c40c <UART_Start_Receive_IT+0xa4>
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	223f      	movs	r2, #63	@ 0x3f
 800c3fe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c402:	e003      	b.n	800c40c <UART_Start_Receive_IT+0xa4>
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	2200      	movs	r2, #0
 800c408:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	2200      	movs	r2, #0
 800c410:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	2222      	movs	r2, #34	@ 0x22
 800c418:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	3308      	adds	r3, #8
 800c422:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c424:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c426:	e853 3f00 	ldrex	r3, [r3]
 800c42a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800c42c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c42e:	f043 0301 	orr.w	r3, r3, #1
 800c432:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	3308      	adds	r3, #8
 800c43c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c440:	673a      	str	r2, [r7, #112]	@ 0x70
 800c442:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c444:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800c446:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800c448:	e841 2300 	strex	r3, r2, [r1]
 800c44c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800c44e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c450:	2b00      	cmp	r3, #0
 800c452:	d1e3      	bne.n	800c41c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c458:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c45c:	d14f      	bne.n	800c4fe <UART_Start_Receive_IT+0x196>
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c464:	88fa      	ldrh	r2, [r7, #6]
 800c466:	429a      	cmp	r2, r3
 800c468:	d349      	bcc.n	800c4fe <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	689b      	ldr	r3, [r3, #8]
 800c46e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c472:	d107      	bne.n	800c484 <UART_Start_Receive_IT+0x11c>
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	691b      	ldr	r3, [r3, #16]
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d103      	bne.n	800c484 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	4a47      	ldr	r2, [pc, #284]	@ (800c59c <UART_Start_Receive_IT+0x234>)
 800c480:	675a      	str	r2, [r3, #116]	@ 0x74
 800c482:	e002      	b.n	800c48a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	4a46      	ldr	r2, [pc, #280]	@ (800c5a0 <UART_Start_Receive_IT+0x238>)
 800c488:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	691b      	ldr	r3, [r3, #16]
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d01a      	beq.n	800c4c8 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c498:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c49a:	e853 3f00 	ldrex	r3, [r3]
 800c49e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c4a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c4a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c4a6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	461a      	mov	r2, r3
 800c4b0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c4b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c4b6:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4b8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800c4ba:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c4bc:	e841 2300 	strex	r3, r2, [r1]
 800c4c0:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800c4c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d1e4      	bne.n	800c492 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	3308      	adds	r3, #8
 800c4ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4d2:	e853 3f00 	ldrex	r3, [r3]
 800c4d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c4d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c4de:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	3308      	adds	r3, #8
 800c4e6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c4e8:	64ba      	str	r2, [r7, #72]	@ 0x48
 800c4ea:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4ec:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c4ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c4f0:	e841 2300 	strex	r3, r2, [r1]
 800c4f4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800c4f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d1e5      	bne.n	800c4c8 <UART_Start_Receive_IT+0x160>
 800c4fc:	e046      	b.n	800c58c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	689b      	ldr	r3, [r3, #8]
 800c502:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c506:	d107      	bne.n	800c518 <UART_Start_Receive_IT+0x1b0>
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	691b      	ldr	r3, [r3, #16]
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d103      	bne.n	800c518 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	4a24      	ldr	r2, [pc, #144]	@ (800c5a4 <UART_Start_Receive_IT+0x23c>)
 800c514:	675a      	str	r2, [r3, #116]	@ 0x74
 800c516:	e002      	b.n	800c51e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	4a23      	ldr	r2, [pc, #140]	@ (800c5a8 <UART_Start_Receive_IT+0x240>)
 800c51c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	691b      	ldr	r3, [r3, #16]
 800c522:	2b00      	cmp	r3, #0
 800c524:	d019      	beq.n	800c55a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800c526:	68fb      	ldr	r3, [r7, #12]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c52c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c52e:	e853 3f00 	ldrex	r3, [r3]
 800c532:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c536:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800c53a:	677b      	str	r3, [r7, #116]	@ 0x74
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	461a      	mov	r2, r3
 800c542:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c544:	637b      	str	r3, [r7, #52]	@ 0x34
 800c546:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c548:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c54a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c54c:	e841 2300 	strex	r3, r2, [r1]
 800c550:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800c552:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c554:	2b00      	cmp	r3, #0
 800c556:	d1e6      	bne.n	800c526 <UART_Start_Receive_IT+0x1be>
 800c558:	e018      	b.n	800c58c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c560:	697b      	ldr	r3, [r7, #20]
 800c562:	e853 3f00 	ldrex	r3, [r3]
 800c566:	613b      	str	r3, [r7, #16]
   return(result);
 800c568:	693b      	ldr	r3, [r7, #16]
 800c56a:	f043 0320 	orr.w	r3, r3, #32
 800c56e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	461a      	mov	r2, r3
 800c576:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c578:	623b      	str	r3, [r7, #32]
 800c57a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c57c:	69f9      	ldr	r1, [r7, #28]
 800c57e:	6a3a      	ldr	r2, [r7, #32]
 800c580:	e841 2300 	strex	r3, r2, [r1]
 800c584:	61bb      	str	r3, [r7, #24]
   return(result);
 800c586:	69bb      	ldr	r3, [r7, #24]
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d1e6      	bne.n	800c55a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800c58c:	2300      	movs	r3, #0
}
 800c58e:	4618      	mov	r0, r3
 800c590:	378c      	adds	r7, #140	@ 0x8c
 800c592:	46bd      	mov	sp, r7
 800c594:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c598:	4770      	bx	lr
 800c59a:	bf00      	nop
 800c59c:	0800d111 	.word	0x0800d111
 800c5a0:	0800cdb1 	.word	0x0800cdb1
 800c5a4:	0800cbf9 	.word	0x0800cbf9
 800c5a8:	0800ca41 	.word	0x0800ca41

0800c5ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c5ac:	b480      	push	{r7}
 800c5ae:	b095      	sub	sp, #84	@ 0x54
 800c5b0:	af00      	add	r7, sp, #0
 800c5b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5bc:	e853 3f00 	ldrex	r3, [r3]
 800c5c0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c5c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c5c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	461a      	mov	r2, r3
 800c5d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c5d2:	643b      	str	r3, [r7, #64]	@ 0x40
 800c5d4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5d6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c5d8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c5da:	e841 2300 	strex	r3, r2, [r1]
 800c5de:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c5e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d1e6      	bne.n	800c5b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	3308      	adds	r3, #8
 800c5ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5ee:	6a3b      	ldr	r3, [r7, #32]
 800c5f0:	e853 3f00 	ldrex	r3, [r3]
 800c5f4:	61fb      	str	r3, [r7, #28]
   return(result);
 800c5f6:	69fa      	ldr	r2, [r7, #28]
 800c5f8:	4b1e      	ldr	r3, [pc, #120]	@ (800c674 <UART_EndRxTransfer+0xc8>)
 800c5fa:	4013      	ands	r3, r2
 800c5fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	3308      	adds	r3, #8
 800c604:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c606:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c608:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c60a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c60c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c60e:	e841 2300 	strex	r3, r2, [r1]
 800c612:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c616:	2b00      	cmp	r3, #0
 800c618:	d1e5      	bne.n	800c5e6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c61e:	2b01      	cmp	r3, #1
 800c620:	d118      	bne.n	800c654 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	e853 3f00 	ldrex	r3, [r3]
 800c62e:	60bb      	str	r3, [r7, #8]
   return(result);
 800c630:	68bb      	ldr	r3, [r7, #8]
 800c632:	f023 0310 	bic.w	r3, r3, #16
 800c636:	647b      	str	r3, [r7, #68]	@ 0x44
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	461a      	mov	r2, r3
 800c63e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c640:	61bb      	str	r3, [r7, #24]
 800c642:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c644:	6979      	ldr	r1, [r7, #20]
 800c646:	69ba      	ldr	r2, [r7, #24]
 800c648:	e841 2300 	strex	r3, r2, [r1]
 800c64c:	613b      	str	r3, [r7, #16]
   return(result);
 800c64e:	693b      	ldr	r3, [r7, #16]
 800c650:	2b00      	cmp	r3, #0
 800c652:	d1e6      	bne.n	800c622 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	2220      	movs	r2, #32
 800c658:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	2200      	movs	r2, #0
 800c660:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	2200      	movs	r2, #0
 800c666:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c668:	bf00      	nop
 800c66a:	3754      	adds	r7, #84	@ 0x54
 800c66c:	46bd      	mov	sp, r7
 800c66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c672:	4770      	bx	lr
 800c674:	effffffe 	.word	0xeffffffe

0800c678 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c678:	b580      	push	{r7, lr}
 800c67a:	b084      	sub	sp, #16
 800c67c:	af00      	add	r7, sp, #0
 800c67e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c684:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	2200      	movs	r2, #0
 800c68a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	2200      	movs	r2, #0
 800c692:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c696:	68f8      	ldr	r0, [r7, #12]
 800c698:	f7f5 fd32 	bl	8002100 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c69c:	bf00      	nop
 800c69e:	3710      	adds	r7, #16
 800c6a0:	46bd      	mov	sp, r7
 800c6a2:	bd80      	pop	{r7, pc}

0800c6a4 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800c6a4:	b480      	push	{r7}
 800c6a6:	b08f      	sub	sp, #60	@ 0x3c
 800c6a8:	af00      	add	r7, sp, #0
 800c6aa:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c6b2:	2b21      	cmp	r3, #33	@ 0x21
 800c6b4:	d14c      	bne.n	800c750 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c6bc:	b29b      	uxth	r3, r3
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d132      	bne.n	800c728 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6c8:	6a3b      	ldr	r3, [r7, #32]
 800c6ca:	e853 3f00 	ldrex	r3, [r3]
 800c6ce:	61fb      	str	r3, [r7, #28]
   return(result);
 800c6d0:	69fb      	ldr	r3, [r7, #28]
 800c6d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c6d6:	637b      	str	r3, [r7, #52]	@ 0x34
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	461a      	mov	r2, r3
 800c6de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c6e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c6e2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c6e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c6e8:	e841 2300 	strex	r3, r2, [r1]
 800c6ec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c6ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d1e6      	bne.n	800c6c2 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	e853 3f00 	ldrex	r3, [r3]
 800c700:	60bb      	str	r3, [r7, #8]
   return(result);
 800c702:	68bb      	ldr	r3, [r7, #8]
 800c704:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c708:	633b      	str	r3, [r7, #48]	@ 0x30
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	461a      	mov	r2, r3
 800c710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c712:	61bb      	str	r3, [r7, #24]
 800c714:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c716:	6979      	ldr	r1, [r7, #20]
 800c718:	69ba      	ldr	r2, [r7, #24]
 800c71a:	e841 2300 	strex	r3, r2, [r1]
 800c71e:	613b      	str	r3, [r7, #16]
   return(result);
 800c720:	693b      	ldr	r3, [r7, #16]
 800c722:	2b00      	cmp	r3, #0
 800c724:	d1e6      	bne.n	800c6f4 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800c726:	e013      	b.n	800c750 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c72c:	781a      	ldrb	r2, [r3, #0]
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c738:	1c5a      	adds	r2, r3, #1
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c744:	b29b      	uxth	r3, r3
 800c746:	3b01      	subs	r3, #1
 800c748:	b29a      	uxth	r2, r3
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800c750:	bf00      	nop
 800c752:	373c      	adds	r7, #60	@ 0x3c
 800c754:	46bd      	mov	sp, r7
 800c756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c75a:	4770      	bx	lr

0800c75c <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800c75c:	b480      	push	{r7}
 800c75e:	b091      	sub	sp, #68	@ 0x44
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c76a:	2b21      	cmp	r3, #33	@ 0x21
 800c76c:	d151      	bne.n	800c812 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c774:	b29b      	uxth	r3, r3
 800c776:	2b00      	cmp	r3, #0
 800c778:	d132      	bne.n	800c7e0 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c782:	e853 3f00 	ldrex	r3, [r3]
 800c786:	623b      	str	r3, [r7, #32]
   return(result);
 800c788:	6a3b      	ldr	r3, [r7, #32]
 800c78a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c78e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	461a      	mov	r2, r3
 800c796:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c798:	633b      	str	r3, [r7, #48]	@ 0x30
 800c79a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c79c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c79e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c7a0:	e841 2300 	strex	r3, r2, [r1]
 800c7a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c7a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d1e6      	bne.n	800c77a <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7b2:	693b      	ldr	r3, [r7, #16]
 800c7b4:	e853 3f00 	ldrex	r3, [r3]
 800c7b8:	60fb      	str	r3, [r7, #12]
   return(result);
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c7c0:	637b      	str	r3, [r7, #52]	@ 0x34
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	461a      	mov	r2, r3
 800c7c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7ca:	61fb      	str	r3, [r7, #28]
 800c7cc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7ce:	69b9      	ldr	r1, [r7, #24]
 800c7d0:	69fa      	ldr	r2, [r7, #28]
 800c7d2:	e841 2300 	strex	r3, r2, [r1]
 800c7d6:	617b      	str	r3, [r7, #20]
   return(result);
 800c7d8:	697b      	ldr	r3, [r7, #20]
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d1e6      	bne.n	800c7ac <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800c7de:	e018      	b.n	800c812 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c7e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800c7e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c7e8:	881b      	ldrh	r3, [r3, #0]
 800c7ea:	461a      	mov	r2, r3
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c7f4:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c7fa:	1c9a      	adds	r2, r3, #2
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c806:	b29b      	uxth	r3, r3
 800c808:	3b01      	subs	r3, #1
 800c80a:	b29a      	uxth	r2, r3
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800c812:	bf00      	nop
 800c814:	3744      	adds	r7, #68	@ 0x44
 800c816:	46bd      	mov	sp, r7
 800c818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c81c:	4770      	bx	lr

0800c81e <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c81e:	b480      	push	{r7}
 800c820:	b091      	sub	sp, #68	@ 0x44
 800c822:	af00      	add	r7, sp, #0
 800c824:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c82c:	2b21      	cmp	r3, #33	@ 0x21
 800c82e:	d160      	bne.n	800c8f2 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c836:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c838:	e057      	b.n	800c8ea <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c840:	b29b      	uxth	r3, r3
 800c842:	2b00      	cmp	r3, #0
 800c844:	d133      	bne.n	800c8ae <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	3308      	adds	r3, #8
 800c84c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c84e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c850:	e853 3f00 	ldrex	r3, [r3]
 800c854:	623b      	str	r3, [r7, #32]
   return(result);
 800c856:	6a3b      	ldr	r3, [r7, #32]
 800c858:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800c85c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	3308      	adds	r3, #8
 800c864:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c866:	633a      	str	r2, [r7, #48]	@ 0x30
 800c868:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c86a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c86c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c86e:	e841 2300 	strex	r3, r2, [r1]
 800c872:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c876:	2b00      	cmp	r3, #0
 800c878:	d1e5      	bne.n	800c846 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c880:	693b      	ldr	r3, [r7, #16]
 800c882:	e853 3f00 	ldrex	r3, [r3]
 800c886:	60fb      	str	r3, [r7, #12]
   return(result);
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c88e:	637b      	str	r3, [r7, #52]	@ 0x34
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	461a      	mov	r2, r3
 800c896:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c898:	61fb      	str	r3, [r7, #28]
 800c89a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c89c:	69b9      	ldr	r1, [r7, #24]
 800c89e:	69fa      	ldr	r2, [r7, #28]
 800c8a0:	e841 2300 	strex	r3, r2, [r1]
 800c8a4:	617b      	str	r3, [r7, #20]
   return(result);
 800c8a6:	697b      	ldr	r3, [r7, #20]
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d1e6      	bne.n	800c87a <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800c8ac:	e021      	b.n	800c8f2 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	69db      	ldr	r3, [r3, #28]
 800c8b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d013      	beq.n	800c8e4 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c8c0:	781a      	ldrb	r2, [r3, #0]
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c8cc:	1c5a      	adds	r2, r3, #1
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c8d8:	b29b      	uxth	r3, r3
 800c8da:	3b01      	subs	r3, #1
 800c8dc:	b29a      	uxth	r2, r3
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800c8e4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c8e6:	3b01      	subs	r3, #1
 800c8e8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c8ea:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d1a4      	bne.n	800c83a <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800c8f0:	e7ff      	b.n	800c8f2 <UART_TxISR_8BIT_FIFOEN+0xd4>
 800c8f2:	bf00      	nop
 800c8f4:	3744      	adds	r7, #68	@ 0x44
 800c8f6:	46bd      	mov	sp, r7
 800c8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8fc:	4770      	bx	lr

0800c8fe <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c8fe:	b480      	push	{r7}
 800c900:	b091      	sub	sp, #68	@ 0x44
 800c902:	af00      	add	r7, sp, #0
 800c904:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c90c:	2b21      	cmp	r3, #33	@ 0x21
 800c90e:	d165      	bne.n	800c9dc <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c916:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c918:	e05c      	b.n	800c9d4 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c920:	b29b      	uxth	r3, r3
 800c922:	2b00      	cmp	r3, #0
 800c924:	d133      	bne.n	800c98e <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	3308      	adds	r3, #8
 800c92c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c92e:	6a3b      	ldr	r3, [r7, #32]
 800c930:	e853 3f00 	ldrex	r3, [r3]
 800c934:	61fb      	str	r3, [r7, #28]
   return(result);
 800c936:	69fb      	ldr	r3, [r7, #28]
 800c938:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800c93c:	637b      	str	r3, [r7, #52]	@ 0x34
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	3308      	adds	r3, #8
 800c944:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c946:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c948:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c94a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c94c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c94e:	e841 2300 	strex	r3, r2, [r1]
 800c952:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c956:	2b00      	cmp	r3, #0
 800c958:	d1e5      	bne.n	800c926 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	e853 3f00 	ldrex	r3, [r3]
 800c966:	60bb      	str	r3, [r7, #8]
   return(result);
 800c968:	68bb      	ldr	r3, [r7, #8]
 800c96a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c96e:	633b      	str	r3, [r7, #48]	@ 0x30
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	461a      	mov	r2, r3
 800c976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c978:	61bb      	str	r3, [r7, #24]
 800c97a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c97c:	6979      	ldr	r1, [r7, #20]
 800c97e:	69ba      	ldr	r2, [r7, #24]
 800c980:	e841 2300 	strex	r3, r2, [r1]
 800c984:	613b      	str	r3, [r7, #16]
   return(result);
 800c986:	693b      	ldr	r3, [r7, #16]
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d1e6      	bne.n	800c95a <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800c98c:	e026      	b.n	800c9dc <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	69db      	ldr	r3, [r3, #28]
 800c994:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d018      	beq.n	800c9ce <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c9a0:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800c9a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9a4:	881b      	ldrh	r3, [r3, #0]
 800c9a6:	461a      	mov	r2, r3
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c9b0:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c9b6:	1c9a      	adds	r2, r3, #2
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c9c2:	b29b      	uxth	r3, r3
 800c9c4:	3b01      	subs	r3, #1
 800c9c6:	b29a      	uxth	r2, r3
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800c9ce:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c9d0:	3b01      	subs	r3, #1
 800c9d2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c9d4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d19f      	bne.n	800c91a <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800c9da:	e7ff      	b.n	800c9dc <UART_TxISR_16BIT_FIFOEN+0xde>
 800c9dc:	bf00      	nop
 800c9de:	3744      	adds	r7, #68	@ 0x44
 800c9e0:	46bd      	mov	sp, r7
 800c9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9e6:	4770      	bx	lr

0800c9e8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c9e8:	b580      	push	{r7, lr}
 800c9ea:	b088      	sub	sp, #32
 800c9ec:	af00      	add	r7, sp, #0
 800c9ee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	e853 3f00 	ldrex	r3, [r3]
 800c9fc:	60bb      	str	r3, [r7, #8]
   return(result);
 800c9fe:	68bb      	ldr	r3, [r7, #8]
 800ca00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ca04:	61fb      	str	r3, [r7, #28]
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	461a      	mov	r2, r3
 800ca0c:	69fb      	ldr	r3, [r7, #28]
 800ca0e:	61bb      	str	r3, [r7, #24]
 800ca10:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca12:	6979      	ldr	r1, [r7, #20]
 800ca14:	69ba      	ldr	r2, [r7, #24]
 800ca16:	e841 2300 	strex	r3, r2, [r1]
 800ca1a:	613b      	str	r3, [r7, #16]
   return(result);
 800ca1c:	693b      	ldr	r3, [r7, #16]
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d1e6      	bne.n	800c9f0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	2220      	movs	r2, #32
 800ca26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	2200      	movs	r2, #0
 800ca2e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ca30:	6878      	ldr	r0, [r7, #4]
 800ca32:	f7fe fc69 	bl	800b308 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ca36:	bf00      	nop
 800ca38:	3720      	adds	r7, #32
 800ca3a:	46bd      	mov	sp, r7
 800ca3c:	bd80      	pop	{r7, pc}
	...

0800ca40 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800ca40:	b580      	push	{r7, lr}
 800ca42:	b09c      	sub	sp, #112	@ 0x70
 800ca44:	af00      	add	r7, sp, #0
 800ca46:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ca4e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ca58:	2b22      	cmp	r3, #34	@ 0x22
 800ca5a:	f040 80be 	bne.w	800cbda <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca64:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ca68:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800ca6c:	b2d9      	uxtb	r1, r3
 800ca6e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800ca72:	b2da      	uxtb	r2, r3
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ca78:	400a      	ands	r2, r1
 800ca7a:	b2d2      	uxtb	r2, r2
 800ca7c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ca82:	1c5a      	adds	r2, r3, #1
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ca8e:	b29b      	uxth	r3, r3
 800ca90:	3b01      	subs	r3, #1
 800ca92:	b29a      	uxth	r2, r3
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800caa0:	b29b      	uxth	r3, r3
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	f040 80a1 	bne.w	800cbea <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800caae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cab0:	e853 3f00 	ldrex	r3, [r3]
 800cab4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cab6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cab8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cabc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	461a      	mov	r2, r3
 800cac4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cac6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cac8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800caca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cacc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cace:	e841 2300 	strex	r3, r2, [r1]
 800cad2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800cad4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d1e6      	bne.n	800caa8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	681b      	ldr	r3, [r3, #0]
 800cade:	3308      	adds	r3, #8
 800cae0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cae4:	e853 3f00 	ldrex	r3, [r3]
 800cae8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800caea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800caec:	f023 0301 	bic.w	r3, r3, #1
 800caf0:	667b      	str	r3, [r7, #100]	@ 0x64
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	3308      	adds	r3, #8
 800caf8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800cafa:	647a      	str	r2, [r7, #68]	@ 0x44
 800cafc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cafe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cb00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cb02:	e841 2300 	strex	r3, r2, [r1]
 800cb06:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cb08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d1e5      	bne.n	800cada <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	2220      	movs	r2, #32
 800cb12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	2200      	movs	r2, #0
 800cb1a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	2200      	movs	r2, #0
 800cb20:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	4a33      	ldr	r2, [pc, #204]	@ (800cbf4 <UART_RxISR_8BIT+0x1b4>)
 800cb28:	4293      	cmp	r3, r2
 800cb2a:	d01f      	beq.n	800cb6c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	685b      	ldr	r3, [r3, #4]
 800cb32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d018      	beq.n	800cb6c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb42:	e853 3f00 	ldrex	r3, [r3]
 800cb46:	623b      	str	r3, [r7, #32]
   return(result);
 800cb48:	6a3b      	ldr	r3, [r7, #32]
 800cb4a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cb4e:	663b      	str	r3, [r7, #96]	@ 0x60
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	461a      	mov	r2, r3
 800cb56:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cb58:	633b      	str	r3, [r7, #48]	@ 0x30
 800cb5a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb5c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cb5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cb60:	e841 2300 	strex	r3, r2, [r1]
 800cb64:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cb66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d1e6      	bne.n	800cb3a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cb70:	2b01      	cmp	r3, #1
 800cb72:	d12e      	bne.n	800cbd2 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	2200      	movs	r2, #0
 800cb78:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb80:	693b      	ldr	r3, [r7, #16]
 800cb82:	e853 3f00 	ldrex	r3, [r3]
 800cb86:	60fb      	str	r3, [r7, #12]
   return(result);
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	f023 0310 	bic.w	r3, r3, #16
 800cb8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	461a      	mov	r2, r3
 800cb96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cb98:	61fb      	str	r3, [r7, #28]
 800cb9a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb9c:	69b9      	ldr	r1, [r7, #24]
 800cb9e:	69fa      	ldr	r2, [r7, #28]
 800cba0:	e841 2300 	strex	r3, r2, [r1]
 800cba4:	617b      	str	r3, [r7, #20]
   return(result);
 800cba6:	697b      	ldr	r3, [r7, #20]
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d1e6      	bne.n	800cb7a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	69db      	ldr	r3, [r3, #28]
 800cbb2:	f003 0310 	and.w	r3, r3, #16
 800cbb6:	2b10      	cmp	r3, #16
 800cbb8:	d103      	bne.n	800cbc2 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	2210      	movs	r2, #16
 800cbc0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cbc8:	4619      	mov	r1, r3
 800cbca:	6878      	ldr	r0, [r7, #4]
 800cbcc:	f7f5 fa76 	bl	80020bc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cbd0:	e00b      	b.n	800cbea <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800cbd2:	6878      	ldr	r0, [r7, #4]
 800cbd4:	f7f5 fac0 	bl	8002158 <HAL_UART_RxCpltCallback>
}
 800cbd8:	e007      	b.n	800cbea <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	699a      	ldr	r2, [r3, #24]
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	f042 0208 	orr.w	r2, r2, #8
 800cbe8:	619a      	str	r2, [r3, #24]
}
 800cbea:	bf00      	nop
 800cbec:	3770      	adds	r7, #112	@ 0x70
 800cbee:	46bd      	mov	sp, r7
 800cbf0:	bd80      	pop	{r7, pc}
 800cbf2:	bf00      	nop
 800cbf4:	58000c00 	.word	0x58000c00

0800cbf8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800cbf8:	b580      	push	{r7, lr}
 800cbfa:	b09c      	sub	sp, #112	@ 0x70
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800cc06:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cc10:	2b22      	cmp	r3, #34	@ 0x22
 800cc12:	f040 80be 	bne.w	800cd92 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc1c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc24:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800cc26:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800cc2a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800cc2e:	4013      	ands	r3, r2
 800cc30:	b29a      	uxth	r2, r3
 800cc32:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cc34:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc3a:	1c9a      	adds	r2, r3, #2
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cc46:	b29b      	uxth	r3, r3
 800cc48:	3b01      	subs	r3, #1
 800cc4a:	b29a      	uxth	r2, r3
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cc58:	b29b      	uxth	r3, r3
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	f040 80a1 	bne.w	800cda2 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cc68:	e853 3f00 	ldrex	r3, [r3]
 800cc6c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800cc6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cc70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cc74:	667b      	str	r3, [r7, #100]	@ 0x64
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	461a      	mov	r2, r3
 800cc7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cc7e:	657b      	str	r3, [r7, #84]	@ 0x54
 800cc80:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc82:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cc84:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cc86:	e841 2300 	strex	r3, r2, [r1]
 800cc8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800cc8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d1e6      	bne.n	800cc60 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	3308      	adds	r3, #8
 800cc98:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc9c:	e853 3f00 	ldrex	r3, [r3]
 800cca0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cca4:	f023 0301 	bic.w	r3, r3, #1
 800cca8:	663b      	str	r3, [r7, #96]	@ 0x60
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	3308      	adds	r3, #8
 800ccb0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ccb2:	643a      	str	r2, [r7, #64]	@ 0x40
 800ccb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccb6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ccb8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ccba:	e841 2300 	strex	r3, r2, [r1]
 800ccbe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ccc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d1e5      	bne.n	800cc92 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	2220      	movs	r2, #32
 800ccca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	2200      	movs	r2, #0
 800ccd2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	2200      	movs	r2, #0
 800ccd8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	4a33      	ldr	r2, [pc, #204]	@ (800cdac <UART_RxISR_16BIT+0x1b4>)
 800cce0:	4293      	cmp	r3, r2
 800cce2:	d01f      	beq.n	800cd24 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	685b      	ldr	r3, [r3, #4]
 800ccea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d018      	beq.n	800cd24 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccf8:	6a3b      	ldr	r3, [r7, #32]
 800ccfa:	e853 3f00 	ldrex	r3, [r3]
 800ccfe:	61fb      	str	r3, [r7, #28]
   return(result);
 800cd00:	69fb      	ldr	r3, [r7, #28]
 800cd02:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cd06:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	461a      	mov	r2, r3
 800cd0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cd10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cd12:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd14:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cd16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cd18:	e841 2300 	strex	r3, r2, [r1]
 800cd1c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cd1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d1e6      	bne.n	800ccf2 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cd28:	2b01      	cmp	r3, #1
 800cd2a:	d12e      	bne.n	800cd8a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	2200      	movs	r2, #0
 800cd30:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	e853 3f00 	ldrex	r3, [r3]
 800cd3e:	60bb      	str	r3, [r7, #8]
   return(result);
 800cd40:	68bb      	ldr	r3, [r7, #8]
 800cd42:	f023 0310 	bic.w	r3, r3, #16
 800cd46:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	461a      	mov	r2, r3
 800cd4e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cd50:	61bb      	str	r3, [r7, #24]
 800cd52:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd54:	6979      	ldr	r1, [r7, #20]
 800cd56:	69ba      	ldr	r2, [r7, #24]
 800cd58:	e841 2300 	strex	r3, r2, [r1]
 800cd5c:	613b      	str	r3, [r7, #16]
   return(result);
 800cd5e:	693b      	ldr	r3, [r7, #16]
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d1e6      	bne.n	800cd32 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	69db      	ldr	r3, [r3, #28]
 800cd6a:	f003 0310 	and.w	r3, r3, #16
 800cd6e:	2b10      	cmp	r3, #16
 800cd70:	d103      	bne.n	800cd7a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	2210      	movs	r2, #16
 800cd78:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cd80:	4619      	mov	r1, r3
 800cd82:	6878      	ldr	r0, [r7, #4]
 800cd84:	f7f5 f99a 	bl	80020bc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cd88:	e00b      	b.n	800cda2 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800cd8a:	6878      	ldr	r0, [r7, #4]
 800cd8c:	f7f5 f9e4 	bl	8002158 <HAL_UART_RxCpltCallback>
}
 800cd90:	e007      	b.n	800cda2 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	699a      	ldr	r2, [r3, #24]
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	f042 0208 	orr.w	r2, r2, #8
 800cda0:	619a      	str	r2, [r3, #24]
}
 800cda2:	bf00      	nop
 800cda4:	3770      	adds	r7, #112	@ 0x70
 800cda6:	46bd      	mov	sp, r7
 800cda8:	bd80      	pop	{r7, pc}
 800cdaa:	bf00      	nop
 800cdac:	58000c00 	.word	0x58000c00

0800cdb0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800cdb0:	b580      	push	{r7, lr}
 800cdb2:	b0ac      	sub	sp, #176	@ 0xb0
 800cdb4:	af00      	add	r7, sp, #0
 800cdb6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800cdbe:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	69db      	ldr	r3, [r3, #28]
 800cdc8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	689b      	ldr	r3, [r3, #8]
 800cddc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cde6:	2b22      	cmp	r3, #34	@ 0x22
 800cde8:	f040 8180 	bne.w	800d0ec <UART_RxISR_8BIT_FIFOEN+0x33c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800cdf2:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800cdf6:	e123      	b.n	800d040 <UART_RxISR_8BIT_FIFOEN+0x290>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cdfe:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ce02:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800ce06:	b2d9      	uxtb	r1, r3
 800ce08:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800ce0c:	b2da      	uxtb	r2, r3
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce12:	400a      	ands	r2, r1
 800ce14:	b2d2      	uxtb	r2, r2
 800ce16:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce1c:	1c5a      	adds	r2, r3, #1
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ce28:	b29b      	uxth	r3, r3
 800ce2a:	3b01      	subs	r3, #1
 800ce2c:	b29a      	uxth	r2, r3
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	69db      	ldr	r3, [r3, #28]
 800ce3a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800ce3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce42:	f003 0307 	and.w	r3, r3, #7
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d053      	beq.n	800cef2 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ce4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce4e:	f003 0301 	and.w	r3, r3, #1
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d011      	beq.n	800ce7a <UART_RxISR_8BIT_FIFOEN+0xca>
 800ce56:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ce5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d00b      	beq.n	800ce7a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	2201      	movs	r2, #1
 800ce68:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ce70:	f043 0201 	orr.w	r2, r3, #1
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ce7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce7e:	f003 0302 	and.w	r3, r3, #2
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d011      	beq.n	800ceaa <UART_RxISR_8BIT_FIFOEN+0xfa>
 800ce86:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ce8a:	f003 0301 	and.w	r3, r3, #1
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d00b      	beq.n	800ceaa <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	2202      	movs	r2, #2
 800ce98:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cea0:	f043 0204 	orr.w	r2, r3, #4
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ceaa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ceae:	f003 0304 	and.w	r3, r3, #4
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d011      	beq.n	800ceda <UART_RxISR_8BIT_FIFOEN+0x12a>
 800ceb6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ceba:	f003 0301 	and.w	r3, r3, #1
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d00b      	beq.n	800ceda <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	681b      	ldr	r3, [r3, #0]
 800cec6:	2204      	movs	r2, #4
 800cec8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ced0:	f043 0202 	orr.w	r2, r3, #2
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	d006      	beq.n	800cef2 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cee4:	6878      	ldr	r0, [r7, #4]
 800cee6:	f7f5 f90b 	bl	8002100 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	2200      	movs	r2, #0
 800ceee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cef8:	b29b      	uxth	r3, r3
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	f040 80a0 	bne.w	800d040 <UART_RxISR_8BIT_FIFOEN+0x290>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf06:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cf08:	e853 3f00 	ldrex	r3, [r3]
 800cf0c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800cf0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cf10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cf14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	461a      	mov	r2, r3
 800cf1e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cf22:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cf24:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf26:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800cf28:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800cf2a:	e841 2300 	strex	r3, r2, [r1]
 800cf2e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800cf30:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d1e4      	bne.n	800cf00 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	3308      	adds	r3, #8
 800cf3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cf40:	e853 3f00 	ldrex	r3, [r3]
 800cf44:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800cf46:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cf48:	4b6e      	ldr	r3, [pc, #440]	@ (800d104 <UART_RxISR_8BIT_FIFOEN+0x354>)
 800cf4a:	4013      	ands	r3, r2
 800cf4c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	3308      	adds	r3, #8
 800cf56:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800cf5a:	66ba      	str	r2, [r7, #104]	@ 0x68
 800cf5c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf5e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800cf60:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800cf62:	e841 2300 	strex	r3, r2, [r1]
 800cf66:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800cf68:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d1e3      	bne.n	800cf36 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	2220      	movs	r2, #32
 800cf72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	2200      	movs	r2, #0
 800cf7a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	2200      	movs	r2, #0
 800cf80:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	4a60      	ldr	r2, [pc, #384]	@ (800d108 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800cf88:	4293      	cmp	r3, r2
 800cf8a:	d021      	beq.n	800cfd0 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	685b      	ldr	r3, [r3, #4]
 800cf92:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d01a      	beq.n	800cfd0 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfa0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cfa2:	e853 3f00 	ldrex	r3, [r3]
 800cfa6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800cfa8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cfaa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cfae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	461a      	mov	r2, r3
 800cfb8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cfbc:	657b      	str	r3, [r7, #84]	@ 0x54
 800cfbe:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfc0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cfc2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cfc4:	e841 2300 	strex	r3, r2, [r1]
 800cfc8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800cfca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d1e4      	bne.n	800cf9a <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cfd4:	2b01      	cmp	r3, #1
 800cfd6:	d130      	bne.n	800d03a <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	2200      	movs	r2, #0
 800cfdc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfe4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cfe6:	e853 3f00 	ldrex	r3, [r3]
 800cfea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cfec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfee:	f023 0310 	bic.w	r3, r3, #16
 800cff2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	461a      	mov	r2, r3
 800cffc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d000:	643b      	str	r3, [r7, #64]	@ 0x40
 800d002:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d004:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d006:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d008:	e841 2300 	strex	r3, r2, [r1]
 800d00c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d00e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d010:	2b00      	cmp	r3, #0
 800d012:	d1e4      	bne.n	800cfde <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	69db      	ldr	r3, [r3, #28]
 800d01a:	f003 0310 	and.w	r3, r3, #16
 800d01e:	2b10      	cmp	r3, #16
 800d020:	d103      	bne.n	800d02a <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	2210      	movs	r2, #16
 800d028:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d030:	4619      	mov	r1, r3
 800d032:	6878      	ldr	r0, [r7, #4]
 800d034:	f7f5 f842 	bl	80020bc <HAL_UARTEx_RxEventCallback>
 800d038:	e002      	b.n	800d040 <UART_RxISR_8BIT_FIFOEN+0x290>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800d03a:	6878      	ldr	r0, [r7, #4]
 800d03c:	f7f5 f88c 	bl	8002158 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d040:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800d044:	2b00      	cmp	r3, #0
 800d046:	d006      	beq.n	800d056 <UART_RxISR_8BIT_FIFOEN+0x2a6>
 800d048:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d04c:	f003 0320 	and.w	r3, r3, #32
 800d050:	2b00      	cmp	r3, #0
 800d052:	f47f aed1 	bne.w	800cdf8 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d05c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d060:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800d064:	2b00      	cmp	r3, #0
 800d066:	d049      	beq.n	800d0fc <UART_RxISR_8BIT_FIFOEN+0x34c>
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d06e:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800d072:	429a      	cmp	r2, r3
 800d074:	d242      	bcs.n	800d0fc <UART_RxISR_8BIT_FIFOEN+0x34c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	3308      	adds	r3, #8
 800d07c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d07e:	6a3b      	ldr	r3, [r7, #32]
 800d080:	e853 3f00 	ldrex	r3, [r3]
 800d084:	61fb      	str	r3, [r7, #28]
   return(result);
 800d086:	69fb      	ldr	r3, [r7, #28]
 800d088:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d08c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	3308      	adds	r3, #8
 800d096:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800d09a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d09c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d09e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d0a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d0a2:	e841 2300 	strex	r3, r2, [r1]
 800d0a6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d0a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d1e3      	bne.n	800d076 <UART_RxISR_8BIT_FIFOEN+0x2c6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	4a16      	ldr	r2, [pc, #88]	@ (800d10c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800d0b2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	e853 3f00 	ldrex	r3, [r3]
 800d0c0:	60bb      	str	r3, [r7, #8]
   return(result);
 800d0c2:	68bb      	ldr	r3, [r7, #8]
 800d0c4:	f043 0320 	orr.w	r3, r3, #32
 800d0c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	461a      	mov	r2, r3
 800d0d2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d0d6:	61bb      	str	r3, [r7, #24]
 800d0d8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0da:	6979      	ldr	r1, [r7, #20]
 800d0dc:	69ba      	ldr	r2, [r7, #24]
 800d0de:	e841 2300 	strex	r3, r2, [r1]
 800d0e2:	613b      	str	r3, [r7, #16]
   return(result);
 800d0e4:	693b      	ldr	r3, [r7, #16]
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d1e4      	bne.n	800d0b4 <UART_RxISR_8BIT_FIFOEN+0x304>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d0ea:	e007      	b.n	800d0fc <UART_RxISR_8BIT_FIFOEN+0x34c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	699a      	ldr	r2, [r3, #24]
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	f042 0208 	orr.w	r2, r2, #8
 800d0fa:	619a      	str	r2, [r3, #24]
}
 800d0fc:	bf00      	nop
 800d0fe:	37b0      	adds	r7, #176	@ 0xb0
 800d100:	46bd      	mov	sp, r7
 800d102:	bd80      	pop	{r7, pc}
 800d104:	effffffe 	.word	0xeffffffe
 800d108:	58000c00 	.word	0x58000c00
 800d10c:	0800ca41 	.word	0x0800ca41

0800d110 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800d110:	b580      	push	{r7, lr}
 800d112:	b0ae      	sub	sp, #184	@ 0xb8
 800d114:	af00      	add	r7, sp, #0
 800d116:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d11e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	69db      	ldr	r3, [r3, #28]
 800d128:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	689b      	ldr	r3, [r3, #8]
 800d13c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d146:	2b22      	cmp	r3, #34	@ 0x22
 800d148:	f040 8184 	bne.w	800d454 <UART_RxISR_16BIT_FIFOEN+0x344>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d152:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d156:	e127      	b.n	800d3a8 <UART_RxISR_16BIT_FIFOEN+0x298>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d15e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d166:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800d16a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800d16e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800d172:	4013      	ands	r3, r2
 800d174:	b29a      	uxth	r2, r3
 800d176:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d17a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d180:	1c9a      	adds	r2, r3, #2
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d18c:	b29b      	uxth	r3, r3
 800d18e:	3b01      	subs	r3, #1
 800d190:	b29a      	uxth	r2, r3
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	69db      	ldr	r3, [r3, #28]
 800d19e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800d1a2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d1a6:	f003 0307 	and.w	r3, r3, #7
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d053      	beq.n	800d256 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d1ae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d1b2:	f003 0301 	and.w	r3, r3, #1
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d011      	beq.n	800d1de <UART_RxISR_16BIT_FIFOEN+0xce>
 800d1ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d1be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d00b      	beq.n	800d1de <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	2201      	movs	r2, #1
 800d1cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d1d4:	f043 0201 	orr.w	r2, r3, #1
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d1de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d1e2:	f003 0302 	and.w	r3, r3, #2
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d011      	beq.n	800d20e <UART_RxISR_16BIT_FIFOEN+0xfe>
 800d1ea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d1ee:	f003 0301 	and.w	r3, r3, #1
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d00b      	beq.n	800d20e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	2202      	movs	r2, #2
 800d1fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d204:	f043 0204 	orr.w	r2, r3, #4
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d20e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d212:	f003 0304 	and.w	r3, r3, #4
 800d216:	2b00      	cmp	r3, #0
 800d218:	d011      	beq.n	800d23e <UART_RxISR_16BIT_FIFOEN+0x12e>
 800d21a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d21e:	f003 0301 	and.w	r3, r3, #1
 800d222:	2b00      	cmp	r3, #0
 800d224:	d00b      	beq.n	800d23e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	681b      	ldr	r3, [r3, #0]
 800d22a:	2204      	movs	r2, #4
 800d22c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d234:	f043 0202 	orr.w	r2, r3, #2
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d244:	2b00      	cmp	r3, #0
 800d246:	d006      	beq.n	800d256 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d248:	6878      	ldr	r0, [r7, #4]
 800d24a:	f7f4 ff59 	bl	8002100 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	2200      	movs	r2, #0
 800d252:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d25c:	b29b      	uxth	r3, r3
 800d25e:	2b00      	cmp	r3, #0
 800d260:	f040 80a2 	bne.w	800d3a8 <UART_RxISR_16BIT_FIFOEN+0x298>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d26a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d26c:	e853 3f00 	ldrex	r3, [r3]
 800d270:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800d272:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d274:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d278:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	461a      	mov	r2, r3
 800d282:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d286:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d28a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d28c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d28e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d292:	e841 2300 	strex	r3, r2, [r1]
 800d296:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800d298:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d1e2      	bne.n	800d264 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	3308      	adds	r3, #8
 800d2a4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d2a8:	e853 3f00 	ldrex	r3, [r3]
 800d2ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d2ae:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d2b0:	4b6e      	ldr	r3, [pc, #440]	@ (800d46c <UART_RxISR_16BIT_FIFOEN+0x35c>)
 800d2b2:	4013      	ands	r3, r2
 800d2b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	681b      	ldr	r3, [r3, #0]
 800d2bc:	3308      	adds	r3, #8
 800d2be:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800d2c2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d2c4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2c6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d2c8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d2ca:	e841 2300 	strex	r3, r2, [r1]
 800d2ce:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d2d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	d1e3      	bne.n	800d29e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	2220      	movs	r2, #32
 800d2da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	2200      	movs	r2, #0
 800d2e2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	2200      	movs	r2, #0
 800d2e8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	4a60      	ldr	r2, [pc, #384]	@ (800d470 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800d2f0:	4293      	cmp	r3, r2
 800d2f2:	d021      	beq.n	800d338 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	685b      	ldr	r3, [r3, #4]
 800d2fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	d01a      	beq.n	800d338 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	681b      	ldr	r3, [r3, #0]
 800d306:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d308:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d30a:	e853 3f00 	ldrex	r3, [r3]
 800d30e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d310:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d312:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d316:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	461a      	mov	r2, r3
 800d320:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d324:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d326:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d328:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d32a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d32c:	e841 2300 	strex	r3, r2, [r1]
 800d330:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d332:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d334:	2b00      	cmp	r3, #0
 800d336:	d1e4      	bne.n	800d302 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d33c:	2b01      	cmp	r3, #1
 800d33e:	d130      	bne.n	800d3a2 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	2200      	movs	r2, #0
 800d344:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d34c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d34e:	e853 3f00 	ldrex	r3, [r3]
 800d352:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d354:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d356:	f023 0310 	bic.w	r3, r3, #16
 800d35a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	681b      	ldr	r3, [r3, #0]
 800d362:	461a      	mov	r2, r3
 800d364:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d368:	647b      	str	r3, [r7, #68]	@ 0x44
 800d36a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d36c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d36e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d370:	e841 2300 	strex	r3, r2, [r1]
 800d374:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d376:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d1e4      	bne.n	800d346 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	681b      	ldr	r3, [r3, #0]
 800d380:	69db      	ldr	r3, [r3, #28]
 800d382:	f003 0310 	and.w	r3, r3, #16
 800d386:	2b10      	cmp	r3, #16
 800d388:	d103      	bne.n	800d392 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	2210      	movs	r2, #16
 800d390:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d398:	4619      	mov	r1, r3
 800d39a:	6878      	ldr	r0, [r7, #4]
 800d39c:	f7f4 fe8e 	bl	80020bc <HAL_UARTEx_RxEventCallback>
 800d3a0:	e002      	b.n	800d3a8 <UART_RxISR_16BIT_FIFOEN+0x298>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800d3a2:	6878      	ldr	r0, [r7, #4]
 800d3a4:	f7f4 fed8 	bl	8002158 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d3a8:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d006      	beq.n	800d3be <UART_RxISR_16BIT_FIFOEN+0x2ae>
 800d3b0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d3b4:	f003 0320 	and.w	r3, r3, #32
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	f47f aecd 	bne.w	800d158 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d3c4:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d3c8:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d049      	beq.n	800d464 <UART_RxISR_16BIT_FIFOEN+0x354>
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d3d6:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800d3da:	429a      	cmp	r2, r3
 800d3dc:	d242      	bcs.n	800d464 <UART_RxISR_16BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	3308      	adds	r3, #8
 800d3e4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3e8:	e853 3f00 	ldrex	r3, [r3]
 800d3ec:	623b      	str	r3, [r7, #32]
   return(result);
 800d3ee:	6a3b      	ldr	r3, [r7, #32]
 800d3f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d3f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	3308      	adds	r3, #8
 800d3fe:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800d402:	633a      	str	r2, [r7, #48]	@ 0x30
 800d404:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d406:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d408:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d40a:	e841 2300 	strex	r3, r2, [r1]
 800d40e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d412:	2b00      	cmp	r3, #0
 800d414:	d1e3      	bne.n	800d3de <UART_RxISR_16BIT_FIFOEN+0x2ce>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	4a16      	ldr	r2, [pc, #88]	@ (800d474 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800d41a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d422:	693b      	ldr	r3, [r7, #16]
 800d424:	e853 3f00 	ldrex	r3, [r3]
 800d428:	60fb      	str	r3, [r7, #12]
   return(result);
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	f043 0320 	orr.w	r3, r3, #32
 800d430:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	461a      	mov	r2, r3
 800d43a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d43e:	61fb      	str	r3, [r7, #28]
 800d440:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d442:	69b9      	ldr	r1, [r7, #24]
 800d444:	69fa      	ldr	r2, [r7, #28]
 800d446:	e841 2300 	strex	r3, r2, [r1]
 800d44a:	617b      	str	r3, [r7, #20]
   return(result);
 800d44c:	697b      	ldr	r3, [r7, #20]
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d1e4      	bne.n	800d41c <UART_RxISR_16BIT_FIFOEN+0x30c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d452:	e007      	b.n	800d464 <UART_RxISR_16BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	699a      	ldr	r2, [r3, #24]
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	f042 0208 	orr.w	r2, r2, #8
 800d462:	619a      	str	r2, [r3, #24]
}
 800d464:	bf00      	nop
 800d466:	37b8      	adds	r7, #184	@ 0xb8
 800d468:	46bd      	mov	sp, r7
 800d46a:	bd80      	pop	{r7, pc}
 800d46c:	effffffe 	.word	0xeffffffe
 800d470:	58000c00 	.word	0x58000c00
 800d474:	0800cbf9 	.word	0x0800cbf9

0800d478 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d478:	b480      	push	{r7}
 800d47a:	b083      	sub	sp, #12
 800d47c:	af00      	add	r7, sp, #0
 800d47e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d480:	bf00      	nop
 800d482:	370c      	adds	r7, #12
 800d484:	46bd      	mov	sp, r7
 800d486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d48a:	4770      	bx	lr

0800d48c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d48c:	b480      	push	{r7}
 800d48e:	b083      	sub	sp, #12
 800d490:	af00      	add	r7, sp, #0
 800d492:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d494:	bf00      	nop
 800d496:	370c      	adds	r7, #12
 800d498:	46bd      	mov	sp, r7
 800d49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d49e:	4770      	bx	lr

0800d4a0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d4a0:	b480      	push	{r7}
 800d4a2:	b083      	sub	sp, #12
 800d4a4:	af00      	add	r7, sp, #0
 800d4a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d4a8:	bf00      	nop
 800d4aa:	370c      	adds	r7, #12
 800d4ac:	46bd      	mov	sp, r7
 800d4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4b2:	4770      	bx	lr

0800d4b4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d4b4:	b480      	push	{r7}
 800d4b6:	b085      	sub	sp, #20
 800d4b8:	af00      	add	r7, sp, #0
 800d4ba:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d4c2:	2b01      	cmp	r3, #1
 800d4c4:	d101      	bne.n	800d4ca <HAL_UARTEx_DisableFifoMode+0x16>
 800d4c6:	2302      	movs	r3, #2
 800d4c8:	e027      	b.n	800d51a <HAL_UARTEx_DisableFifoMode+0x66>
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	2201      	movs	r2, #1
 800d4ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	2224      	movs	r2, #36	@ 0x24
 800d4d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	681a      	ldr	r2, [r3, #0]
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	681b      	ldr	r3, [r3, #0]
 800d4ec:	f022 0201 	bic.w	r2, r2, #1
 800d4f0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800d4f8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	2200      	movs	r2, #0
 800d4fe:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	68fa      	ldr	r2, [r7, #12]
 800d506:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	2220      	movs	r2, #32
 800d50c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	2200      	movs	r2, #0
 800d514:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d518:	2300      	movs	r3, #0
}
 800d51a:	4618      	mov	r0, r3
 800d51c:	3714      	adds	r7, #20
 800d51e:	46bd      	mov	sp, r7
 800d520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d524:	4770      	bx	lr

0800d526 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d526:	b580      	push	{r7, lr}
 800d528:	b084      	sub	sp, #16
 800d52a:	af00      	add	r7, sp, #0
 800d52c:	6078      	str	r0, [r7, #4]
 800d52e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d536:	2b01      	cmp	r3, #1
 800d538:	d101      	bne.n	800d53e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d53a:	2302      	movs	r3, #2
 800d53c:	e02d      	b.n	800d59a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	2201      	movs	r2, #1
 800d542:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	2224      	movs	r2, #36	@ 0x24
 800d54a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	681a      	ldr	r2, [r3, #0]
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	681b      	ldr	r3, [r3, #0]
 800d560:	f022 0201 	bic.w	r2, r2, #1
 800d564:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	681b      	ldr	r3, [r3, #0]
 800d56a:	689b      	ldr	r3, [r3, #8]
 800d56c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	683a      	ldr	r2, [r7, #0]
 800d576:	430a      	orrs	r2, r1
 800d578:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d57a:	6878      	ldr	r0, [r7, #4]
 800d57c:	f000 f850 	bl	800d620 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	68fa      	ldr	r2, [r7, #12]
 800d586:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	2220      	movs	r2, #32
 800d58c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	2200      	movs	r2, #0
 800d594:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d598:	2300      	movs	r3, #0
}
 800d59a:	4618      	mov	r0, r3
 800d59c:	3710      	adds	r7, #16
 800d59e:	46bd      	mov	sp, r7
 800d5a0:	bd80      	pop	{r7, pc}

0800d5a2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d5a2:	b580      	push	{r7, lr}
 800d5a4:	b084      	sub	sp, #16
 800d5a6:	af00      	add	r7, sp, #0
 800d5a8:	6078      	str	r0, [r7, #4]
 800d5aa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d5b2:	2b01      	cmp	r3, #1
 800d5b4:	d101      	bne.n	800d5ba <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d5b6:	2302      	movs	r3, #2
 800d5b8:	e02d      	b.n	800d616 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	2201      	movs	r2, #1
 800d5be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	2224      	movs	r2, #36	@ 0x24
 800d5c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	681b      	ldr	r3, [r3, #0]
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	681b      	ldr	r3, [r3, #0]
 800d5d6:	681a      	ldr	r2, [r3, #0]
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	681b      	ldr	r3, [r3, #0]
 800d5dc:	f022 0201 	bic.w	r2, r2, #1
 800d5e0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	689b      	ldr	r3, [r3, #8]
 800d5e8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	683a      	ldr	r2, [r7, #0]
 800d5f2:	430a      	orrs	r2, r1
 800d5f4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d5f6:	6878      	ldr	r0, [r7, #4]
 800d5f8:	f000 f812 	bl	800d620 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	68fa      	ldr	r2, [r7, #12]
 800d602:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	2220      	movs	r2, #32
 800d608:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	2200      	movs	r2, #0
 800d610:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d614:	2300      	movs	r3, #0
}
 800d616:	4618      	mov	r0, r3
 800d618:	3710      	adds	r7, #16
 800d61a:	46bd      	mov	sp, r7
 800d61c:	bd80      	pop	{r7, pc}
	...

0800d620 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d620:	b480      	push	{r7}
 800d622:	b085      	sub	sp, #20
 800d624:	af00      	add	r7, sp, #0
 800d626:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d108      	bne.n	800d642 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	2201      	movs	r2, #1
 800d634:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	2201      	movs	r2, #1
 800d63c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d640:	e031      	b.n	800d6a6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d642:	2310      	movs	r3, #16
 800d644:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d646:	2310      	movs	r3, #16
 800d648:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	689b      	ldr	r3, [r3, #8]
 800d650:	0e5b      	lsrs	r3, r3, #25
 800d652:	b2db      	uxtb	r3, r3
 800d654:	f003 0307 	and.w	r3, r3, #7
 800d658:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	689b      	ldr	r3, [r3, #8]
 800d660:	0f5b      	lsrs	r3, r3, #29
 800d662:	b2db      	uxtb	r3, r3
 800d664:	f003 0307 	and.w	r3, r3, #7
 800d668:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d66a:	7bbb      	ldrb	r3, [r7, #14]
 800d66c:	7b3a      	ldrb	r2, [r7, #12]
 800d66e:	4911      	ldr	r1, [pc, #68]	@ (800d6b4 <UARTEx_SetNbDataToProcess+0x94>)
 800d670:	5c8a      	ldrb	r2, [r1, r2]
 800d672:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800d676:	7b3a      	ldrb	r2, [r7, #12]
 800d678:	490f      	ldr	r1, [pc, #60]	@ (800d6b8 <UARTEx_SetNbDataToProcess+0x98>)
 800d67a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d67c:	fb93 f3f2 	sdiv	r3, r3, r2
 800d680:	b29a      	uxth	r2, r3
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d688:	7bfb      	ldrb	r3, [r7, #15]
 800d68a:	7b7a      	ldrb	r2, [r7, #13]
 800d68c:	4909      	ldr	r1, [pc, #36]	@ (800d6b4 <UARTEx_SetNbDataToProcess+0x94>)
 800d68e:	5c8a      	ldrb	r2, [r1, r2]
 800d690:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800d694:	7b7a      	ldrb	r2, [r7, #13]
 800d696:	4908      	ldr	r1, [pc, #32]	@ (800d6b8 <UARTEx_SetNbDataToProcess+0x98>)
 800d698:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d69a:	fb93 f3f2 	sdiv	r3, r3, r2
 800d69e:	b29a      	uxth	r2, r3
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800d6a6:	bf00      	nop
 800d6a8:	3714      	adds	r7, #20
 800d6aa:	46bd      	mov	sp, r7
 800d6ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6b0:	4770      	bx	lr
 800d6b2:	bf00      	nop
 800d6b4:	08011e10 	.word	0x08011e10
 800d6b8:	08011e18 	.word	0x08011e18

0800d6bc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800d6bc:	b480      	push	{r7}
 800d6be:	b085      	sub	sp, #20
 800d6c0:	af00      	add	r7, sp, #0
 800d6c2:	4603      	mov	r3, r0
 800d6c4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800d6c6:	2300      	movs	r3, #0
 800d6c8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800d6ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d6ce:	2b84      	cmp	r3, #132	@ 0x84
 800d6d0:	d005      	beq.n	800d6de <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800d6d2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800d6d6:	68fb      	ldr	r3, [r7, #12]
 800d6d8:	4413      	add	r3, r2
 800d6da:	3303      	adds	r3, #3
 800d6dc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800d6de:	68fb      	ldr	r3, [r7, #12]
}
 800d6e0:	4618      	mov	r0, r3
 800d6e2:	3714      	adds	r7, #20
 800d6e4:	46bd      	mov	sp, r7
 800d6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6ea:	4770      	bx	lr

0800d6ec <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800d6ec:	b580      	push	{r7, lr}
 800d6ee:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800d6f0:	f001 f804 	bl	800e6fc <vTaskStartScheduler>
  
  return osOK;
 800d6f4:	2300      	movs	r3, #0
}
 800d6f6:	4618      	mov	r0, r3
 800d6f8:	bd80      	pop	{r7, pc}

0800d6fa <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800d6fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d6fc:	b089      	sub	sp, #36	@ 0x24
 800d6fe:	af04      	add	r7, sp, #16
 800d700:	6078      	str	r0, [r7, #4]
 800d702:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	695b      	ldr	r3, [r3, #20]
 800d708:	2b00      	cmp	r3, #0
 800d70a:	d020      	beq.n	800d74e <osThreadCreate+0x54>
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	699b      	ldr	r3, [r3, #24]
 800d710:	2b00      	cmp	r3, #0
 800d712:	d01c      	beq.n	800d74e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	685c      	ldr	r4, [r3, #4]
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	691e      	ldr	r6, [r3, #16]
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d726:	4618      	mov	r0, r3
 800d728:	f7ff ffc8 	bl	800d6bc <makeFreeRtosPriority>
 800d72c:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	695b      	ldr	r3, [r3, #20]
 800d732:	687a      	ldr	r2, [r7, #4]
 800d734:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d736:	9202      	str	r2, [sp, #8]
 800d738:	9301      	str	r3, [sp, #4]
 800d73a:	9100      	str	r1, [sp, #0]
 800d73c:	683b      	ldr	r3, [r7, #0]
 800d73e:	4632      	mov	r2, r6
 800d740:	4629      	mov	r1, r5
 800d742:	4620      	mov	r0, r4
 800d744:	f000 fde8 	bl	800e318 <xTaskCreateStatic>
 800d748:	4603      	mov	r3, r0
 800d74a:	60fb      	str	r3, [r7, #12]
 800d74c:	e01c      	b.n	800d788 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	685c      	ldr	r4, [r3, #4]
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d75a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d762:	4618      	mov	r0, r3
 800d764:	f7ff ffaa 	bl	800d6bc <makeFreeRtosPriority>
 800d768:	4602      	mov	r2, r0
 800d76a:	f107 030c 	add.w	r3, r7, #12
 800d76e:	9301      	str	r3, [sp, #4]
 800d770:	9200      	str	r2, [sp, #0]
 800d772:	683b      	ldr	r3, [r7, #0]
 800d774:	4632      	mov	r2, r6
 800d776:	4629      	mov	r1, r5
 800d778:	4620      	mov	r0, r4
 800d77a:	f000 fe2d 	bl	800e3d8 <xTaskCreate>
 800d77e:	4603      	mov	r3, r0
 800d780:	2b01      	cmp	r3, #1
 800d782:	d001      	beq.n	800d788 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800d784:	2300      	movs	r3, #0
 800d786:	e000      	b.n	800d78a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800d788:	68fb      	ldr	r3, [r7, #12]
}
 800d78a:	4618      	mov	r0, r3
 800d78c:	3714      	adds	r7, #20
 800d78e:	46bd      	mov	sp, r7
 800d790:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d792 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800d792:	b580      	push	{r7, lr}
 800d794:	b084      	sub	sp, #16
 800d796:	af00      	add	r7, sp, #0
 800d798:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	d001      	beq.n	800d7a8 <osDelay+0x16>
 800d7a4:	68fb      	ldr	r3, [r7, #12]
 800d7a6:	e000      	b.n	800d7aa <osDelay+0x18>
 800d7a8:	2301      	movs	r3, #1
 800d7aa:	4618      	mov	r0, r3
 800d7ac:	f000 ff70 	bl	800e690 <vTaskDelay>
  
  return osOK;
 800d7b0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800d7b2:	4618      	mov	r0, r3
 800d7b4:	3710      	adds	r7, #16
 800d7b6:	46bd      	mov	sp, r7
 800d7b8:	bd80      	pop	{r7, pc}

0800d7ba <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d7ba:	b480      	push	{r7}
 800d7bc:	b083      	sub	sp, #12
 800d7be:	af00      	add	r7, sp, #0
 800d7c0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	f103 0208 	add.w	r2, r3, #8
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	f04f 32ff 	mov.w	r2, #4294967295
 800d7d2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	f103 0208 	add.w	r2, r3, #8
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	f103 0208 	add.w	r2, r3, #8
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	2200      	movs	r2, #0
 800d7ec:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d7ee:	bf00      	nop
 800d7f0:	370c      	adds	r7, #12
 800d7f2:	46bd      	mov	sp, r7
 800d7f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f8:	4770      	bx	lr

0800d7fa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d7fa:	b480      	push	{r7}
 800d7fc:	b083      	sub	sp, #12
 800d7fe:	af00      	add	r7, sp, #0
 800d800:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	2200      	movs	r2, #0
 800d806:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d808:	bf00      	nop
 800d80a:	370c      	adds	r7, #12
 800d80c:	46bd      	mov	sp, r7
 800d80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d812:	4770      	bx	lr

0800d814 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d814:	b480      	push	{r7}
 800d816:	b085      	sub	sp, #20
 800d818:	af00      	add	r7, sp, #0
 800d81a:	6078      	str	r0, [r7, #4]
 800d81c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	685b      	ldr	r3, [r3, #4]
 800d822:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d824:	683b      	ldr	r3, [r7, #0]
 800d826:	68fa      	ldr	r2, [r7, #12]
 800d828:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d82a:	68fb      	ldr	r3, [r7, #12]
 800d82c:	689a      	ldr	r2, [r3, #8]
 800d82e:	683b      	ldr	r3, [r7, #0]
 800d830:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d832:	68fb      	ldr	r3, [r7, #12]
 800d834:	689b      	ldr	r3, [r3, #8]
 800d836:	683a      	ldr	r2, [r7, #0]
 800d838:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	683a      	ldr	r2, [r7, #0]
 800d83e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800d840:	683b      	ldr	r3, [r7, #0]
 800d842:	687a      	ldr	r2, [r7, #4]
 800d844:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	1c5a      	adds	r2, r3, #1
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	601a      	str	r2, [r3, #0]
}
 800d850:	bf00      	nop
 800d852:	3714      	adds	r7, #20
 800d854:	46bd      	mov	sp, r7
 800d856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d85a:	4770      	bx	lr

0800d85c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d85c:	b480      	push	{r7}
 800d85e:	b085      	sub	sp, #20
 800d860:	af00      	add	r7, sp, #0
 800d862:	6078      	str	r0, [r7, #4]
 800d864:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d866:	683b      	ldr	r3, [r7, #0]
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d86c:	68bb      	ldr	r3, [r7, #8]
 800d86e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d872:	d103      	bne.n	800d87c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	691b      	ldr	r3, [r3, #16]
 800d878:	60fb      	str	r3, [r7, #12]
 800d87a:	e00c      	b.n	800d896 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	3308      	adds	r3, #8
 800d880:	60fb      	str	r3, [r7, #12]
 800d882:	e002      	b.n	800d88a <vListInsert+0x2e>
 800d884:	68fb      	ldr	r3, [r7, #12]
 800d886:	685b      	ldr	r3, [r3, #4]
 800d888:	60fb      	str	r3, [r7, #12]
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	685b      	ldr	r3, [r3, #4]
 800d88e:	681b      	ldr	r3, [r3, #0]
 800d890:	68ba      	ldr	r2, [r7, #8]
 800d892:	429a      	cmp	r2, r3
 800d894:	d2f6      	bcs.n	800d884 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d896:	68fb      	ldr	r3, [r7, #12]
 800d898:	685a      	ldr	r2, [r3, #4]
 800d89a:	683b      	ldr	r3, [r7, #0]
 800d89c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d89e:	683b      	ldr	r3, [r7, #0]
 800d8a0:	685b      	ldr	r3, [r3, #4]
 800d8a2:	683a      	ldr	r2, [r7, #0]
 800d8a4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d8a6:	683b      	ldr	r3, [r7, #0]
 800d8a8:	68fa      	ldr	r2, [r7, #12]
 800d8aa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	683a      	ldr	r2, [r7, #0]
 800d8b0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d8b2:	683b      	ldr	r3, [r7, #0]
 800d8b4:	687a      	ldr	r2, [r7, #4]
 800d8b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	681b      	ldr	r3, [r3, #0]
 800d8bc:	1c5a      	adds	r2, r3, #1
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	601a      	str	r2, [r3, #0]
}
 800d8c2:	bf00      	nop
 800d8c4:	3714      	adds	r7, #20
 800d8c6:	46bd      	mov	sp, r7
 800d8c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8cc:	4770      	bx	lr

0800d8ce <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d8ce:	b480      	push	{r7}
 800d8d0:	b085      	sub	sp, #20
 800d8d2:	af00      	add	r7, sp, #0
 800d8d4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	691b      	ldr	r3, [r3, #16]
 800d8da:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	685b      	ldr	r3, [r3, #4]
 800d8e0:	687a      	ldr	r2, [r7, #4]
 800d8e2:	6892      	ldr	r2, [r2, #8]
 800d8e4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	689b      	ldr	r3, [r3, #8]
 800d8ea:	687a      	ldr	r2, [r7, #4]
 800d8ec:	6852      	ldr	r2, [r2, #4]
 800d8ee:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d8f0:	68fb      	ldr	r3, [r7, #12]
 800d8f2:	685b      	ldr	r3, [r3, #4]
 800d8f4:	687a      	ldr	r2, [r7, #4]
 800d8f6:	429a      	cmp	r2, r3
 800d8f8:	d103      	bne.n	800d902 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	689a      	ldr	r2, [r3, #8]
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	2200      	movs	r2, #0
 800d906:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d908:	68fb      	ldr	r3, [r7, #12]
 800d90a:	681b      	ldr	r3, [r3, #0]
 800d90c:	1e5a      	subs	r2, r3, #1
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d912:	68fb      	ldr	r3, [r7, #12]
 800d914:	681b      	ldr	r3, [r3, #0]
}
 800d916:	4618      	mov	r0, r3
 800d918:	3714      	adds	r7, #20
 800d91a:	46bd      	mov	sp, r7
 800d91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d920:	4770      	bx	lr
	...

0800d924 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d924:	b580      	push	{r7, lr}
 800d926:	b084      	sub	sp, #16
 800d928:	af00      	add	r7, sp, #0
 800d92a:	6078      	str	r0, [r7, #4]
 800d92c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d932:	68fb      	ldr	r3, [r7, #12]
 800d934:	2b00      	cmp	r3, #0
 800d936:	d10b      	bne.n	800d950 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d93c:	f383 8811 	msr	BASEPRI, r3
 800d940:	f3bf 8f6f 	isb	sy
 800d944:	f3bf 8f4f 	dsb	sy
 800d948:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800d94a:	bf00      	nop
 800d94c:	bf00      	nop
 800d94e:	e7fd      	b.n	800d94c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800d950:	f002 f8b2 	bl	800fab8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d954:	68fb      	ldr	r3, [r7, #12]
 800d956:	681a      	ldr	r2, [r3, #0]
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d95c:	68f9      	ldr	r1, [r7, #12]
 800d95e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d960:	fb01 f303 	mul.w	r3, r1, r3
 800d964:	441a      	add	r2, r3
 800d966:	68fb      	ldr	r3, [r7, #12]
 800d968:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d96a:	68fb      	ldr	r3, [r7, #12]
 800d96c:	2200      	movs	r2, #0
 800d96e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d970:	68fb      	ldr	r3, [r7, #12]
 800d972:	681a      	ldr	r2, [r3, #0]
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	681a      	ldr	r2, [r3, #0]
 800d97c:	68fb      	ldr	r3, [r7, #12]
 800d97e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d980:	3b01      	subs	r3, #1
 800d982:	68f9      	ldr	r1, [r7, #12]
 800d984:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d986:	fb01 f303 	mul.w	r3, r1, r3
 800d98a:	441a      	add	r2, r3
 800d98c:	68fb      	ldr	r3, [r7, #12]
 800d98e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	22ff      	movs	r2, #255	@ 0xff
 800d994:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	22ff      	movs	r2, #255	@ 0xff
 800d99c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800d9a0:	683b      	ldr	r3, [r7, #0]
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d114      	bne.n	800d9d0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d9a6:	68fb      	ldr	r3, [r7, #12]
 800d9a8:	691b      	ldr	r3, [r3, #16]
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d01a      	beq.n	800d9e4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	3310      	adds	r3, #16
 800d9b2:	4618      	mov	r0, r3
 800d9b4:	f001 f93e 	bl	800ec34 <xTaskRemoveFromEventList>
 800d9b8:	4603      	mov	r3, r0
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d012      	beq.n	800d9e4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d9be:	4b0d      	ldr	r3, [pc, #52]	@ (800d9f4 <xQueueGenericReset+0xd0>)
 800d9c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d9c4:	601a      	str	r2, [r3, #0]
 800d9c6:	f3bf 8f4f 	dsb	sy
 800d9ca:	f3bf 8f6f 	isb	sy
 800d9ce:	e009      	b.n	800d9e4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d9d0:	68fb      	ldr	r3, [r7, #12]
 800d9d2:	3310      	adds	r3, #16
 800d9d4:	4618      	mov	r0, r3
 800d9d6:	f7ff fef0 	bl	800d7ba <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d9da:	68fb      	ldr	r3, [r7, #12]
 800d9dc:	3324      	adds	r3, #36	@ 0x24
 800d9de:	4618      	mov	r0, r3
 800d9e0:	f7ff feeb 	bl	800d7ba <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d9e4:	f002 f89a 	bl	800fb1c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d9e8:	2301      	movs	r3, #1
}
 800d9ea:	4618      	mov	r0, r3
 800d9ec:	3710      	adds	r7, #16
 800d9ee:	46bd      	mov	sp, r7
 800d9f0:	bd80      	pop	{r7, pc}
 800d9f2:	bf00      	nop
 800d9f4:	e000ed04 	.word	0xe000ed04

0800d9f8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800d9f8:	b580      	push	{r7, lr}
 800d9fa:	b08e      	sub	sp, #56	@ 0x38
 800d9fc:	af02      	add	r7, sp, #8
 800d9fe:	60f8      	str	r0, [r7, #12]
 800da00:	60b9      	str	r1, [r7, #8]
 800da02:	607a      	str	r2, [r7, #4]
 800da04:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800da06:	68fb      	ldr	r3, [r7, #12]
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d10b      	bne.n	800da24 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800da0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da10:	f383 8811 	msr	BASEPRI, r3
 800da14:	f3bf 8f6f 	isb	sy
 800da18:	f3bf 8f4f 	dsb	sy
 800da1c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800da1e:	bf00      	nop
 800da20:	bf00      	nop
 800da22:	e7fd      	b.n	800da20 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800da24:	683b      	ldr	r3, [r7, #0]
 800da26:	2b00      	cmp	r3, #0
 800da28:	d10b      	bne.n	800da42 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800da2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da2e:	f383 8811 	msr	BASEPRI, r3
 800da32:	f3bf 8f6f 	isb	sy
 800da36:	f3bf 8f4f 	dsb	sy
 800da3a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800da3c:	bf00      	nop
 800da3e:	bf00      	nop
 800da40:	e7fd      	b.n	800da3e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	2b00      	cmp	r3, #0
 800da46:	d002      	beq.n	800da4e <xQueueGenericCreateStatic+0x56>
 800da48:	68bb      	ldr	r3, [r7, #8]
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d001      	beq.n	800da52 <xQueueGenericCreateStatic+0x5a>
 800da4e:	2301      	movs	r3, #1
 800da50:	e000      	b.n	800da54 <xQueueGenericCreateStatic+0x5c>
 800da52:	2300      	movs	r3, #0
 800da54:	2b00      	cmp	r3, #0
 800da56:	d10b      	bne.n	800da70 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800da58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da5c:	f383 8811 	msr	BASEPRI, r3
 800da60:	f3bf 8f6f 	isb	sy
 800da64:	f3bf 8f4f 	dsb	sy
 800da68:	623b      	str	r3, [r7, #32]
}
 800da6a:	bf00      	nop
 800da6c:	bf00      	nop
 800da6e:	e7fd      	b.n	800da6c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	2b00      	cmp	r3, #0
 800da74:	d102      	bne.n	800da7c <xQueueGenericCreateStatic+0x84>
 800da76:	68bb      	ldr	r3, [r7, #8]
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d101      	bne.n	800da80 <xQueueGenericCreateStatic+0x88>
 800da7c:	2301      	movs	r3, #1
 800da7e:	e000      	b.n	800da82 <xQueueGenericCreateStatic+0x8a>
 800da80:	2300      	movs	r3, #0
 800da82:	2b00      	cmp	r3, #0
 800da84:	d10b      	bne.n	800da9e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800da86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da8a:	f383 8811 	msr	BASEPRI, r3
 800da8e:	f3bf 8f6f 	isb	sy
 800da92:	f3bf 8f4f 	dsb	sy
 800da96:	61fb      	str	r3, [r7, #28]
}
 800da98:	bf00      	nop
 800da9a:	bf00      	nop
 800da9c:	e7fd      	b.n	800da9a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800da9e:	2350      	movs	r3, #80	@ 0x50
 800daa0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800daa2:	697b      	ldr	r3, [r7, #20]
 800daa4:	2b50      	cmp	r3, #80	@ 0x50
 800daa6:	d00b      	beq.n	800dac0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800daa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800daac:	f383 8811 	msr	BASEPRI, r3
 800dab0:	f3bf 8f6f 	isb	sy
 800dab4:	f3bf 8f4f 	dsb	sy
 800dab8:	61bb      	str	r3, [r7, #24]
}
 800daba:	bf00      	nop
 800dabc:	bf00      	nop
 800dabe:	e7fd      	b.n	800dabc <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800dac0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800dac2:	683b      	ldr	r3, [r7, #0]
 800dac4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800dac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d00d      	beq.n	800dae8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800dacc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dace:	2201      	movs	r2, #1
 800dad0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800dad4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800dad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dada:	9300      	str	r3, [sp, #0]
 800dadc:	4613      	mov	r3, r2
 800dade:	687a      	ldr	r2, [r7, #4]
 800dae0:	68b9      	ldr	r1, [r7, #8]
 800dae2:	68f8      	ldr	r0, [r7, #12]
 800dae4:	f000 f805 	bl	800daf2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800dae8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800daea:	4618      	mov	r0, r3
 800daec:	3730      	adds	r7, #48	@ 0x30
 800daee:	46bd      	mov	sp, r7
 800daf0:	bd80      	pop	{r7, pc}

0800daf2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800daf2:	b580      	push	{r7, lr}
 800daf4:	b084      	sub	sp, #16
 800daf6:	af00      	add	r7, sp, #0
 800daf8:	60f8      	str	r0, [r7, #12]
 800dafa:	60b9      	str	r1, [r7, #8]
 800dafc:	607a      	str	r2, [r7, #4]
 800dafe:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800db00:	68bb      	ldr	r3, [r7, #8]
 800db02:	2b00      	cmp	r3, #0
 800db04:	d103      	bne.n	800db0e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800db06:	69bb      	ldr	r3, [r7, #24]
 800db08:	69ba      	ldr	r2, [r7, #24]
 800db0a:	601a      	str	r2, [r3, #0]
 800db0c:	e002      	b.n	800db14 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800db0e:	69bb      	ldr	r3, [r7, #24]
 800db10:	687a      	ldr	r2, [r7, #4]
 800db12:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800db14:	69bb      	ldr	r3, [r7, #24]
 800db16:	68fa      	ldr	r2, [r7, #12]
 800db18:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800db1a:	69bb      	ldr	r3, [r7, #24]
 800db1c:	68ba      	ldr	r2, [r7, #8]
 800db1e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800db20:	2101      	movs	r1, #1
 800db22:	69b8      	ldr	r0, [r7, #24]
 800db24:	f7ff fefe 	bl	800d924 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800db28:	69bb      	ldr	r3, [r7, #24]
 800db2a:	78fa      	ldrb	r2, [r7, #3]
 800db2c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800db30:	bf00      	nop
 800db32:	3710      	adds	r7, #16
 800db34:	46bd      	mov	sp, r7
 800db36:	bd80      	pop	{r7, pc}

0800db38 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800db38:	b580      	push	{r7, lr}
 800db3a:	b08e      	sub	sp, #56	@ 0x38
 800db3c:	af00      	add	r7, sp, #0
 800db3e:	60f8      	str	r0, [r7, #12]
 800db40:	60b9      	str	r1, [r7, #8]
 800db42:	607a      	str	r2, [r7, #4]
 800db44:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800db46:	2300      	movs	r3, #0
 800db48:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800db4a:	68fb      	ldr	r3, [r7, #12]
 800db4c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800db4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db50:	2b00      	cmp	r3, #0
 800db52:	d10b      	bne.n	800db6c <xQueueGenericSend+0x34>
	__asm volatile
 800db54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db58:	f383 8811 	msr	BASEPRI, r3
 800db5c:	f3bf 8f6f 	isb	sy
 800db60:	f3bf 8f4f 	dsb	sy
 800db64:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800db66:	bf00      	nop
 800db68:	bf00      	nop
 800db6a:	e7fd      	b.n	800db68 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800db6c:	68bb      	ldr	r3, [r7, #8]
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d103      	bne.n	800db7a <xQueueGenericSend+0x42>
 800db72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800db76:	2b00      	cmp	r3, #0
 800db78:	d101      	bne.n	800db7e <xQueueGenericSend+0x46>
 800db7a:	2301      	movs	r3, #1
 800db7c:	e000      	b.n	800db80 <xQueueGenericSend+0x48>
 800db7e:	2300      	movs	r3, #0
 800db80:	2b00      	cmp	r3, #0
 800db82:	d10b      	bne.n	800db9c <xQueueGenericSend+0x64>
	__asm volatile
 800db84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db88:	f383 8811 	msr	BASEPRI, r3
 800db8c:	f3bf 8f6f 	isb	sy
 800db90:	f3bf 8f4f 	dsb	sy
 800db94:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800db96:	bf00      	nop
 800db98:	bf00      	nop
 800db9a:	e7fd      	b.n	800db98 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800db9c:	683b      	ldr	r3, [r7, #0]
 800db9e:	2b02      	cmp	r3, #2
 800dba0:	d103      	bne.n	800dbaa <xQueueGenericSend+0x72>
 800dba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dba4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dba6:	2b01      	cmp	r3, #1
 800dba8:	d101      	bne.n	800dbae <xQueueGenericSend+0x76>
 800dbaa:	2301      	movs	r3, #1
 800dbac:	e000      	b.n	800dbb0 <xQueueGenericSend+0x78>
 800dbae:	2300      	movs	r3, #0
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d10b      	bne.n	800dbcc <xQueueGenericSend+0x94>
	__asm volatile
 800dbb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbb8:	f383 8811 	msr	BASEPRI, r3
 800dbbc:	f3bf 8f6f 	isb	sy
 800dbc0:	f3bf 8f4f 	dsb	sy
 800dbc4:	623b      	str	r3, [r7, #32]
}
 800dbc6:	bf00      	nop
 800dbc8:	bf00      	nop
 800dbca:	e7fd      	b.n	800dbc8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800dbcc:	f001 f9f8 	bl	800efc0 <xTaskGetSchedulerState>
 800dbd0:	4603      	mov	r3, r0
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	d102      	bne.n	800dbdc <xQueueGenericSend+0xa4>
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	d101      	bne.n	800dbe0 <xQueueGenericSend+0xa8>
 800dbdc:	2301      	movs	r3, #1
 800dbde:	e000      	b.n	800dbe2 <xQueueGenericSend+0xaa>
 800dbe0:	2300      	movs	r3, #0
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d10b      	bne.n	800dbfe <xQueueGenericSend+0xc6>
	__asm volatile
 800dbe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbea:	f383 8811 	msr	BASEPRI, r3
 800dbee:	f3bf 8f6f 	isb	sy
 800dbf2:	f3bf 8f4f 	dsb	sy
 800dbf6:	61fb      	str	r3, [r7, #28]
}
 800dbf8:	bf00      	nop
 800dbfa:	bf00      	nop
 800dbfc:	e7fd      	b.n	800dbfa <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800dbfe:	f001 ff5b 	bl	800fab8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800dc02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dc06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dc0a:	429a      	cmp	r2, r3
 800dc0c:	d302      	bcc.n	800dc14 <xQueueGenericSend+0xdc>
 800dc0e:	683b      	ldr	r3, [r7, #0]
 800dc10:	2b02      	cmp	r3, #2
 800dc12:	d129      	bne.n	800dc68 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800dc14:	683a      	ldr	r2, [r7, #0]
 800dc16:	68b9      	ldr	r1, [r7, #8]
 800dc18:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800dc1a:	f000 fa0f 	bl	800e03c <prvCopyDataToQueue>
 800dc1e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800dc20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	d010      	beq.n	800dc4a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800dc28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc2a:	3324      	adds	r3, #36	@ 0x24
 800dc2c:	4618      	mov	r0, r3
 800dc2e:	f001 f801 	bl	800ec34 <xTaskRemoveFromEventList>
 800dc32:	4603      	mov	r3, r0
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	d013      	beq.n	800dc60 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800dc38:	4b3f      	ldr	r3, [pc, #252]	@ (800dd38 <xQueueGenericSend+0x200>)
 800dc3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dc3e:	601a      	str	r2, [r3, #0]
 800dc40:	f3bf 8f4f 	dsb	sy
 800dc44:	f3bf 8f6f 	isb	sy
 800dc48:	e00a      	b.n	800dc60 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800dc4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	d007      	beq.n	800dc60 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800dc50:	4b39      	ldr	r3, [pc, #228]	@ (800dd38 <xQueueGenericSend+0x200>)
 800dc52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dc56:	601a      	str	r2, [r3, #0]
 800dc58:	f3bf 8f4f 	dsb	sy
 800dc5c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800dc60:	f001 ff5c 	bl	800fb1c <vPortExitCritical>
				return pdPASS;
 800dc64:	2301      	movs	r3, #1
 800dc66:	e063      	b.n	800dd30 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d103      	bne.n	800dc76 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800dc6e:	f001 ff55 	bl	800fb1c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800dc72:	2300      	movs	r3, #0
 800dc74:	e05c      	b.n	800dd30 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800dc76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d106      	bne.n	800dc8a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800dc7c:	f107 0314 	add.w	r3, r7, #20
 800dc80:	4618      	mov	r0, r3
 800dc82:	f001 f83b 	bl	800ecfc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800dc86:	2301      	movs	r3, #1
 800dc88:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800dc8a:	f001 ff47 	bl	800fb1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800dc8e:	f000 fda5 	bl	800e7dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800dc92:	f001 ff11 	bl	800fab8 <vPortEnterCritical>
 800dc96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc98:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800dc9c:	b25b      	sxtb	r3, r3
 800dc9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dca2:	d103      	bne.n	800dcac <xQueueGenericSend+0x174>
 800dca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dca6:	2200      	movs	r2, #0
 800dca8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800dcac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dcb2:	b25b      	sxtb	r3, r3
 800dcb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dcb8:	d103      	bne.n	800dcc2 <xQueueGenericSend+0x18a>
 800dcba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcbc:	2200      	movs	r2, #0
 800dcbe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800dcc2:	f001 ff2b 	bl	800fb1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800dcc6:	1d3a      	adds	r2, r7, #4
 800dcc8:	f107 0314 	add.w	r3, r7, #20
 800dccc:	4611      	mov	r1, r2
 800dcce:	4618      	mov	r0, r3
 800dcd0:	f001 f82a 	bl	800ed28 <xTaskCheckForTimeOut>
 800dcd4:	4603      	mov	r3, r0
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d124      	bne.n	800dd24 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800dcda:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800dcdc:	f000 faa6 	bl	800e22c <prvIsQueueFull>
 800dce0:	4603      	mov	r3, r0
 800dce2:	2b00      	cmp	r3, #0
 800dce4:	d018      	beq.n	800dd18 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800dce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dce8:	3310      	adds	r3, #16
 800dcea:	687a      	ldr	r2, [r7, #4]
 800dcec:	4611      	mov	r1, r2
 800dcee:	4618      	mov	r0, r3
 800dcf0:	f000 ff4e 	bl	800eb90 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800dcf4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800dcf6:	f000 fa31 	bl	800e15c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800dcfa:	f000 fd7d 	bl	800e7f8 <xTaskResumeAll>
 800dcfe:	4603      	mov	r3, r0
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	f47f af7c 	bne.w	800dbfe <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800dd06:	4b0c      	ldr	r3, [pc, #48]	@ (800dd38 <xQueueGenericSend+0x200>)
 800dd08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dd0c:	601a      	str	r2, [r3, #0]
 800dd0e:	f3bf 8f4f 	dsb	sy
 800dd12:	f3bf 8f6f 	isb	sy
 800dd16:	e772      	b.n	800dbfe <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800dd18:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800dd1a:	f000 fa1f 	bl	800e15c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800dd1e:	f000 fd6b 	bl	800e7f8 <xTaskResumeAll>
 800dd22:	e76c      	b.n	800dbfe <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800dd24:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800dd26:	f000 fa19 	bl	800e15c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800dd2a:	f000 fd65 	bl	800e7f8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800dd2e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800dd30:	4618      	mov	r0, r3
 800dd32:	3738      	adds	r7, #56	@ 0x38
 800dd34:	46bd      	mov	sp, r7
 800dd36:	bd80      	pop	{r7, pc}
 800dd38:	e000ed04 	.word	0xe000ed04

0800dd3c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800dd3c:	b580      	push	{r7, lr}
 800dd3e:	b090      	sub	sp, #64	@ 0x40
 800dd40:	af00      	add	r7, sp, #0
 800dd42:	60f8      	str	r0, [r7, #12]
 800dd44:	60b9      	str	r1, [r7, #8]
 800dd46:	607a      	str	r2, [r7, #4]
 800dd48:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800dd4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	d10b      	bne.n	800dd6c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800dd54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd58:	f383 8811 	msr	BASEPRI, r3
 800dd5c:	f3bf 8f6f 	isb	sy
 800dd60:	f3bf 8f4f 	dsb	sy
 800dd64:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800dd66:	bf00      	nop
 800dd68:	bf00      	nop
 800dd6a:	e7fd      	b.n	800dd68 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800dd6c:	68bb      	ldr	r3, [r7, #8]
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d103      	bne.n	800dd7a <xQueueGenericSendFromISR+0x3e>
 800dd72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d101      	bne.n	800dd7e <xQueueGenericSendFromISR+0x42>
 800dd7a:	2301      	movs	r3, #1
 800dd7c:	e000      	b.n	800dd80 <xQueueGenericSendFromISR+0x44>
 800dd7e:	2300      	movs	r3, #0
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d10b      	bne.n	800dd9c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800dd84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd88:	f383 8811 	msr	BASEPRI, r3
 800dd8c:	f3bf 8f6f 	isb	sy
 800dd90:	f3bf 8f4f 	dsb	sy
 800dd94:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800dd96:	bf00      	nop
 800dd98:	bf00      	nop
 800dd9a:	e7fd      	b.n	800dd98 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800dd9c:	683b      	ldr	r3, [r7, #0]
 800dd9e:	2b02      	cmp	r3, #2
 800dda0:	d103      	bne.n	800ddaa <xQueueGenericSendFromISR+0x6e>
 800dda2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dda4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dda6:	2b01      	cmp	r3, #1
 800dda8:	d101      	bne.n	800ddae <xQueueGenericSendFromISR+0x72>
 800ddaa:	2301      	movs	r3, #1
 800ddac:	e000      	b.n	800ddb0 <xQueueGenericSendFromISR+0x74>
 800ddae:	2300      	movs	r3, #0
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	d10b      	bne.n	800ddcc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800ddb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ddb8:	f383 8811 	msr	BASEPRI, r3
 800ddbc:	f3bf 8f6f 	isb	sy
 800ddc0:	f3bf 8f4f 	dsb	sy
 800ddc4:	623b      	str	r3, [r7, #32]
}
 800ddc6:	bf00      	nop
 800ddc8:	bf00      	nop
 800ddca:	e7fd      	b.n	800ddc8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ddcc:	f001 ff54 	bl	800fc78 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800ddd0:	f3ef 8211 	mrs	r2, BASEPRI
 800ddd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ddd8:	f383 8811 	msr	BASEPRI, r3
 800dddc:	f3bf 8f6f 	isb	sy
 800dde0:	f3bf 8f4f 	dsb	sy
 800dde4:	61fa      	str	r2, [r7, #28]
 800dde6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800dde8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ddea:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ddec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ddf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ddf4:	429a      	cmp	r2, r3
 800ddf6:	d302      	bcc.n	800ddfe <xQueueGenericSendFromISR+0xc2>
 800ddf8:	683b      	ldr	r3, [r7, #0]
 800ddfa:	2b02      	cmp	r3, #2
 800ddfc:	d12f      	bne.n	800de5e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ddfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de00:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800de04:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800de08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800de0e:	683a      	ldr	r2, [r7, #0]
 800de10:	68b9      	ldr	r1, [r7, #8]
 800de12:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800de14:	f000 f912 	bl	800e03c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800de18:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800de1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de20:	d112      	bne.n	800de48 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800de22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de26:	2b00      	cmp	r3, #0
 800de28:	d016      	beq.n	800de58 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800de2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de2c:	3324      	adds	r3, #36	@ 0x24
 800de2e:	4618      	mov	r0, r3
 800de30:	f000 ff00 	bl	800ec34 <xTaskRemoveFromEventList>
 800de34:	4603      	mov	r3, r0
 800de36:	2b00      	cmp	r3, #0
 800de38:	d00e      	beq.n	800de58 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d00b      	beq.n	800de58 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	2201      	movs	r2, #1
 800de44:	601a      	str	r2, [r3, #0]
 800de46:	e007      	b.n	800de58 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800de48:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800de4c:	3301      	adds	r3, #1
 800de4e:	b2db      	uxtb	r3, r3
 800de50:	b25a      	sxtb	r2, r3
 800de52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800de58:	2301      	movs	r3, #1
 800de5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800de5c:	e001      	b.n	800de62 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800de5e:	2300      	movs	r3, #0
 800de60:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800de62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800de64:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800de66:	697b      	ldr	r3, [r7, #20]
 800de68:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800de6c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800de6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800de70:	4618      	mov	r0, r3
 800de72:	3740      	adds	r7, #64	@ 0x40
 800de74:	46bd      	mov	sp, r7
 800de76:	bd80      	pop	{r7, pc}

0800de78 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800de78:	b580      	push	{r7, lr}
 800de7a:	b08c      	sub	sp, #48	@ 0x30
 800de7c:	af00      	add	r7, sp, #0
 800de7e:	60f8      	str	r0, [r7, #12]
 800de80:	60b9      	str	r1, [r7, #8]
 800de82:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800de84:	2300      	movs	r3, #0
 800de86:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800de88:	68fb      	ldr	r3, [r7, #12]
 800de8a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800de8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d10b      	bne.n	800deaa <xQueueReceive+0x32>
	__asm volatile
 800de92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de96:	f383 8811 	msr	BASEPRI, r3
 800de9a:	f3bf 8f6f 	isb	sy
 800de9e:	f3bf 8f4f 	dsb	sy
 800dea2:	623b      	str	r3, [r7, #32]
}
 800dea4:	bf00      	nop
 800dea6:	bf00      	nop
 800dea8:	e7fd      	b.n	800dea6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800deaa:	68bb      	ldr	r3, [r7, #8]
 800deac:	2b00      	cmp	r3, #0
 800deae:	d103      	bne.n	800deb8 <xQueueReceive+0x40>
 800deb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800deb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d101      	bne.n	800debc <xQueueReceive+0x44>
 800deb8:	2301      	movs	r3, #1
 800deba:	e000      	b.n	800debe <xQueueReceive+0x46>
 800debc:	2300      	movs	r3, #0
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d10b      	bne.n	800deda <xQueueReceive+0x62>
	__asm volatile
 800dec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dec6:	f383 8811 	msr	BASEPRI, r3
 800deca:	f3bf 8f6f 	isb	sy
 800dece:	f3bf 8f4f 	dsb	sy
 800ded2:	61fb      	str	r3, [r7, #28]
}
 800ded4:	bf00      	nop
 800ded6:	bf00      	nop
 800ded8:	e7fd      	b.n	800ded6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800deda:	f001 f871 	bl	800efc0 <xTaskGetSchedulerState>
 800dede:	4603      	mov	r3, r0
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d102      	bne.n	800deea <xQueueReceive+0x72>
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d101      	bne.n	800deee <xQueueReceive+0x76>
 800deea:	2301      	movs	r3, #1
 800deec:	e000      	b.n	800def0 <xQueueReceive+0x78>
 800deee:	2300      	movs	r3, #0
 800def0:	2b00      	cmp	r3, #0
 800def2:	d10b      	bne.n	800df0c <xQueueReceive+0x94>
	__asm volatile
 800def4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800def8:	f383 8811 	msr	BASEPRI, r3
 800defc:	f3bf 8f6f 	isb	sy
 800df00:	f3bf 8f4f 	dsb	sy
 800df04:	61bb      	str	r3, [r7, #24]
}
 800df06:	bf00      	nop
 800df08:	bf00      	nop
 800df0a:	e7fd      	b.n	800df08 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800df0c:	f001 fdd4 	bl	800fab8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800df10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df14:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800df16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d01f      	beq.n	800df5c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800df1c:	68b9      	ldr	r1, [r7, #8]
 800df1e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800df20:	f000 f8f6 	bl	800e110 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800df24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df26:	1e5a      	subs	r2, r3, #1
 800df28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df2a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800df2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df2e:	691b      	ldr	r3, [r3, #16]
 800df30:	2b00      	cmp	r3, #0
 800df32:	d00f      	beq.n	800df54 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800df34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df36:	3310      	adds	r3, #16
 800df38:	4618      	mov	r0, r3
 800df3a:	f000 fe7b 	bl	800ec34 <xTaskRemoveFromEventList>
 800df3e:	4603      	mov	r3, r0
 800df40:	2b00      	cmp	r3, #0
 800df42:	d007      	beq.n	800df54 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800df44:	4b3c      	ldr	r3, [pc, #240]	@ (800e038 <xQueueReceive+0x1c0>)
 800df46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800df4a:	601a      	str	r2, [r3, #0]
 800df4c:	f3bf 8f4f 	dsb	sy
 800df50:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800df54:	f001 fde2 	bl	800fb1c <vPortExitCritical>
				return pdPASS;
 800df58:	2301      	movs	r3, #1
 800df5a:	e069      	b.n	800e030 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	2b00      	cmp	r3, #0
 800df60:	d103      	bne.n	800df6a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800df62:	f001 fddb 	bl	800fb1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800df66:	2300      	movs	r3, #0
 800df68:	e062      	b.n	800e030 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800df6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d106      	bne.n	800df7e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800df70:	f107 0310 	add.w	r3, r7, #16
 800df74:	4618      	mov	r0, r3
 800df76:	f000 fec1 	bl	800ecfc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800df7a:	2301      	movs	r3, #1
 800df7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800df7e:	f001 fdcd 	bl	800fb1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800df82:	f000 fc2b 	bl	800e7dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800df86:	f001 fd97 	bl	800fab8 <vPortEnterCritical>
 800df8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df8c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800df90:	b25b      	sxtb	r3, r3
 800df92:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df96:	d103      	bne.n	800dfa0 <xQueueReceive+0x128>
 800df98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df9a:	2200      	movs	r2, #0
 800df9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800dfa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfa2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dfa6:	b25b      	sxtb	r3, r3
 800dfa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dfac:	d103      	bne.n	800dfb6 <xQueueReceive+0x13e>
 800dfae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfb0:	2200      	movs	r2, #0
 800dfb2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800dfb6:	f001 fdb1 	bl	800fb1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800dfba:	1d3a      	adds	r2, r7, #4
 800dfbc:	f107 0310 	add.w	r3, r7, #16
 800dfc0:	4611      	mov	r1, r2
 800dfc2:	4618      	mov	r0, r3
 800dfc4:	f000 feb0 	bl	800ed28 <xTaskCheckForTimeOut>
 800dfc8:	4603      	mov	r3, r0
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d123      	bne.n	800e016 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dfce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dfd0:	f000 f916 	bl	800e200 <prvIsQueueEmpty>
 800dfd4:	4603      	mov	r3, r0
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d017      	beq.n	800e00a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800dfda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfdc:	3324      	adds	r3, #36	@ 0x24
 800dfde:	687a      	ldr	r2, [r7, #4]
 800dfe0:	4611      	mov	r1, r2
 800dfe2:	4618      	mov	r0, r3
 800dfe4:	f000 fdd4 	bl	800eb90 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800dfe8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dfea:	f000 f8b7 	bl	800e15c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800dfee:	f000 fc03 	bl	800e7f8 <xTaskResumeAll>
 800dff2:	4603      	mov	r3, r0
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d189      	bne.n	800df0c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800dff8:	4b0f      	ldr	r3, [pc, #60]	@ (800e038 <xQueueReceive+0x1c0>)
 800dffa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dffe:	601a      	str	r2, [r3, #0]
 800e000:	f3bf 8f4f 	dsb	sy
 800e004:	f3bf 8f6f 	isb	sy
 800e008:	e780      	b.n	800df0c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800e00a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e00c:	f000 f8a6 	bl	800e15c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e010:	f000 fbf2 	bl	800e7f8 <xTaskResumeAll>
 800e014:	e77a      	b.n	800df0c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800e016:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e018:	f000 f8a0 	bl	800e15c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e01c:	f000 fbec 	bl	800e7f8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e020:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e022:	f000 f8ed 	bl	800e200 <prvIsQueueEmpty>
 800e026:	4603      	mov	r3, r0
 800e028:	2b00      	cmp	r3, #0
 800e02a:	f43f af6f 	beq.w	800df0c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e02e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e030:	4618      	mov	r0, r3
 800e032:	3730      	adds	r7, #48	@ 0x30
 800e034:	46bd      	mov	sp, r7
 800e036:	bd80      	pop	{r7, pc}
 800e038:	e000ed04 	.word	0xe000ed04

0800e03c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800e03c:	b580      	push	{r7, lr}
 800e03e:	b086      	sub	sp, #24
 800e040:	af00      	add	r7, sp, #0
 800e042:	60f8      	str	r0, [r7, #12]
 800e044:	60b9      	str	r1, [r7, #8]
 800e046:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800e048:	2300      	movs	r3, #0
 800e04a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e050:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e056:	2b00      	cmp	r3, #0
 800e058:	d10d      	bne.n	800e076 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	681b      	ldr	r3, [r3, #0]
 800e05e:	2b00      	cmp	r3, #0
 800e060:	d14d      	bne.n	800e0fe <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	689b      	ldr	r3, [r3, #8]
 800e066:	4618      	mov	r0, r3
 800e068:	f000 ffc8 	bl	800effc <xTaskPriorityDisinherit>
 800e06c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	2200      	movs	r2, #0
 800e072:	609a      	str	r2, [r3, #8]
 800e074:	e043      	b.n	800e0fe <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	2b00      	cmp	r3, #0
 800e07a:	d119      	bne.n	800e0b0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	6858      	ldr	r0, [r3, #4]
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e084:	461a      	mov	r2, r3
 800e086:	68b9      	ldr	r1, [r7, #8]
 800e088:	f003 f936 	bl	80112f8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e08c:	68fb      	ldr	r3, [r7, #12]
 800e08e:	685a      	ldr	r2, [r3, #4]
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e094:	441a      	add	r2, r3
 800e096:	68fb      	ldr	r3, [r7, #12]
 800e098:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	685a      	ldr	r2, [r3, #4]
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	689b      	ldr	r3, [r3, #8]
 800e0a2:	429a      	cmp	r2, r3
 800e0a4:	d32b      	bcc.n	800e0fe <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800e0a6:	68fb      	ldr	r3, [r7, #12]
 800e0a8:	681a      	ldr	r2, [r3, #0]
 800e0aa:	68fb      	ldr	r3, [r7, #12]
 800e0ac:	605a      	str	r2, [r3, #4]
 800e0ae:	e026      	b.n	800e0fe <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	68d8      	ldr	r0, [r3, #12]
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e0b8:	461a      	mov	r2, r3
 800e0ba:	68b9      	ldr	r1, [r7, #8]
 800e0bc:	f003 f91c 	bl	80112f8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800e0c0:	68fb      	ldr	r3, [r7, #12]
 800e0c2:	68da      	ldr	r2, [r3, #12]
 800e0c4:	68fb      	ldr	r3, [r7, #12]
 800e0c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e0c8:	425b      	negs	r3, r3
 800e0ca:	441a      	add	r2, r3
 800e0cc:	68fb      	ldr	r3, [r7, #12]
 800e0ce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	68da      	ldr	r2, [r3, #12]
 800e0d4:	68fb      	ldr	r3, [r7, #12]
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	429a      	cmp	r2, r3
 800e0da:	d207      	bcs.n	800e0ec <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800e0dc:	68fb      	ldr	r3, [r7, #12]
 800e0de:	689a      	ldr	r2, [r3, #8]
 800e0e0:	68fb      	ldr	r3, [r7, #12]
 800e0e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e0e4:	425b      	negs	r3, r3
 800e0e6:	441a      	add	r2, r3
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	2b02      	cmp	r3, #2
 800e0f0:	d105      	bne.n	800e0fe <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e0f2:	693b      	ldr	r3, [r7, #16]
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d002      	beq.n	800e0fe <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800e0f8:	693b      	ldr	r3, [r7, #16]
 800e0fa:	3b01      	subs	r3, #1
 800e0fc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800e0fe:	693b      	ldr	r3, [r7, #16]
 800e100:	1c5a      	adds	r2, r3, #1
 800e102:	68fb      	ldr	r3, [r7, #12]
 800e104:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800e106:	697b      	ldr	r3, [r7, #20]
}
 800e108:	4618      	mov	r0, r3
 800e10a:	3718      	adds	r7, #24
 800e10c:	46bd      	mov	sp, r7
 800e10e:	bd80      	pop	{r7, pc}

0800e110 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800e110:	b580      	push	{r7, lr}
 800e112:	b082      	sub	sp, #8
 800e114:	af00      	add	r7, sp, #0
 800e116:	6078      	str	r0, [r7, #4]
 800e118:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d018      	beq.n	800e154 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	68da      	ldr	r2, [r3, #12]
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e12a:	441a      	add	r2, r3
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	68da      	ldr	r2, [r3, #12]
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	689b      	ldr	r3, [r3, #8]
 800e138:	429a      	cmp	r2, r3
 800e13a:	d303      	bcc.n	800e144 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	681a      	ldr	r2, [r3, #0]
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	68d9      	ldr	r1, [r3, #12]
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e14c:	461a      	mov	r2, r3
 800e14e:	6838      	ldr	r0, [r7, #0]
 800e150:	f003 f8d2 	bl	80112f8 <memcpy>
	}
}
 800e154:	bf00      	nop
 800e156:	3708      	adds	r7, #8
 800e158:	46bd      	mov	sp, r7
 800e15a:	bd80      	pop	{r7, pc}

0800e15c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800e15c:	b580      	push	{r7, lr}
 800e15e:	b084      	sub	sp, #16
 800e160:	af00      	add	r7, sp, #0
 800e162:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800e164:	f001 fca8 	bl	800fab8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e16e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e170:	e011      	b.n	800e196 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e176:	2b00      	cmp	r3, #0
 800e178:	d012      	beq.n	800e1a0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	3324      	adds	r3, #36	@ 0x24
 800e17e:	4618      	mov	r0, r3
 800e180:	f000 fd58 	bl	800ec34 <xTaskRemoveFromEventList>
 800e184:	4603      	mov	r3, r0
 800e186:	2b00      	cmp	r3, #0
 800e188:	d001      	beq.n	800e18e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800e18a:	f000 fe31 	bl	800edf0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800e18e:	7bfb      	ldrb	r3, [r7, #15]
 800e190:	3b01      	subs	r3, #1
 800e192:	b2db      	uxtb	r3, r3
 800e194:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e196:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	dce9      	bgt.n	800e172 <prvUnlockQueue+0x16>
 800e19e:	e000      	b.n	800e1a2 <prvUnlockQueue+0x46>
					break;
 800e1a0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	22ff      	movs	r2, #255	@ 0xff
 800e1a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800e1aa:	f001 fcb7 	bl	800fb1c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800e1ae:	f001 fc83 	bl	800fab8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e1b8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e1ba:	e011      	b.n	800e1e0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	691b      	ldr	r3, [r3, #16]
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d012      	beq.n	800e1ea <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	3310      	adds	r3, #16
 800e1c8:	4618      	mov	r0, r3
 800e1ca:	f000 fd33 	bl	800ec34 <xTaskRemoveFromEventList>
 800e1ce:	4603      	mov	r3, r0
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d001      	beq.n	800e1d8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800e1d4:	f000 fe0c 	bl	800edf0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800e1d8:	7bbb      	ldrb	r3, [r7, #14]
 800e1da:	3b01      	subs	r3, #1
 800e1dc:	b2db      	uxtb	r3, r3
 800e1de:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e1e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	dce9      	bgt.n	800e1bc <prvUnlockQueue+0x60>
 800e1e8:	e000      	b.n	800e1ec <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800e1ea:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	22ff      	movs	r2, #255	@ 0xff
 800e1f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800e1f4:	f001 fc92 	bl	800fb1c <vPortExitCritical>
}
 800e1f8:	bf00      	nop
 800e1fa:	3710      	adds	r7, #16
 800e1fc:	46bd      	mov	sp, r7
 800e1fe:	bd80      	pop	{r7, pc}

0800e200 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800e200:	b580      	push	{r7, lr}
 800e202:	b084      	sub	sp, #16
 800e204:	af00      	add	r7, sp, #0
 800e206:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e208:	f001 fc56 	bl	800fab8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e210:	2b00      	cmp	r3, #0
 800e212:	d102      	bne.n	800e21a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800e214:	2301      	movs	r3, #1
 800e216:	60fb      	str	r3, [r7, #12]
 800e218:	e001      	b.n	800e21e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800e21a:	2300      	movs	r3, #0
 800e21c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e21e:	f001 fc7d 	bl	800fb1c <vPortExitCritical>

	return xReturn;
 800e222:	68fb      	ldr	r3, [r7, #12]
}
 800e224:	4618      	mov	r0, r3
 800e226:	3710      	adds	r7, #16
 800e228:	46bd      	mov	sp, r7
 800e22a:	bd80      	pop	{r7, pc}

0800e22c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800e22c:	b580      	push	{r7, lr}
 800e22e:	b084      	sub	sp, #16
 800e230:	af00      	add	r7, sp, #0
 800e232:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e234:	f001 fc40 	bl	800fab8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e240:	429a      	cmp	r2, r3
 800e242:	d102      	bne.n	800e24a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800e244:	2301      	movs	r3, #1
 800e246:	60fb      	str	r3, [r7, #12]
 800e248:	e001      	b.n	800e24e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800e24a:	2300      	movs	r3, #0
 800e24c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e24e:	f001 fc65 	bl	800fb1c <vPortExitCritical>

	return xReturn;
 800e252:	68fb      	ldr	r3, [r7, #12]
}
 800e254:	4618      	mov	r0, r3
 800e256:	3710      	adds	r7, #16
 800e258:	46bd      	mov	sp, r7
 800e25a:	bd80      	pop	{r7, pc}

0800e25c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800e25c:	b480      	push	{r7}
 800e25e:	b085      	sub	sp, #20
 800e260:	af00      	add	r7, sp, #0
 800e262:	6078      	str	r0, [r7, #4]
 800e264:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e266:	2300      	movs	r3, #0
 800e268:	60fb      	str	r3, [r7, #12]
 800e26a:	e014      	b.n	800e296 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800e26c:	4a0f      	ldr	r2, [pc, #60]	@ (800e2ac <vQueueAddToRegistry+0x50>)
 800e26e:	68fb      	ldr	r3, [r7, #12]
 800e270:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800e274:	2b00      	cmp	r3, #0
 800e276:	d10b      	bne.n	800e290 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800e278:	490c      	ldr	r1, [pc, #48]	@ (800e2ac <vQueueAddToRegistry+0x50>)
 800e27a:	68fb      	ldr	r3, [r7, #12]
 800e27c:	683a      	ldr	r2, [r7, #0]
 800e27e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800e282:	4a0a      	ldr	r2, [pc, #40]	@ (800e2ac <vQueueAddToRegistry+0x50>)
 800e284:	68fb      	ldr	r3, [r7, #12]
 800e286:	00db      	lsls	r3, r3, #3
 800e288:	4413      	add	r3, r2
 800e28a:	687a      	ldr	r2, [r7, #4]
 800e28c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800e28e:	e006      	b.n	800e29e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e290:	68fb      	ldr	r3, [r7, #12]
 800e292:	3301      	adds	r3, #1
 800e294:	60fb      	str	r3, [r7, #12]
 800e296:	68fb      	ldr	r3, [r7, #12]
 800e298:	2b07      	cmp	r3, #7
 800e29a:	d9e7      	bls.n	800e26c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800e29c:	bf00      	nop
 800e29e:	bf00      	nop
 800e2a0:	3714      	adds	r7, #20
 800e2a2:	46bd      	mov	sp, r7
 800e2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2a8:	4770      	bx	lr
 800e2aa:	bf00      	nop
 800e2ac:	24001738 	.word	0x24001738

0800e2b0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e2b0:	b580      	push	{r7, lr}
 800e2b2:	b086      	sub	sp, #24
 800e2b4:	af00      	add	r7, sp, #0
 800e2b6:	60f8      	str	r0, [r7, #12]
 800e2b8:	60b9      	str	r1, [r7, #8]
 800e2ba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800e2bc:	68fb      	ldr	r3, [r7, #12]
 800e2be:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800e2c0:	f001 fbfa 	bl	800fab8 <vPortEnterCritical>
 800e2c4:	697b      	ldr	r3, [r7, #20]
 800e2c6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e2ca:	b25b      	sxtb	r3, r3
 800e2cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e2d0:	d103      	bne.n	800e2da <vQueueWaitForMessageRestricted+0x2a>
 800e2d2:	697b      	ldr	r3, [r7, #20]
 800e2d4:	2200      	movs	r2, #0
 800e2d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e2da:	697b      	ldr	r3, [r7, #20]
 800e2dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e2e0:	b25b      	sxtb	r3, r3
 800e2e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e2e6:	d103      	bne.n	800e2f0 <vQueueWaitForMessageRestricted+0x40>
 800e2e8:	697b      	ldr	r3, [r7, #20]
 800e2ea:	2200      	movs	r2, #0
 800e2ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e2f0:	f001 fc14 	bl	800fb1c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800e2f4:	697b      	ldr	r3, [r7, #20]
 800e2f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d106      	bne.n	800e30a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800e2fc:	697b      	ldr	r3, [r7, #20]
 800e2fe:	3324      	adds	r3, #36	@ 0x24
 800e300:	687a      	ldr	r2, [r7, #4]
 800e302:	68b9      	ldr	r1, [r7, #8]
 800e304:	4618      	mov	r0, r3
 800e306:	f000 fc69 	bl	800ebdc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800e30a:	6978      	ldr	r0, [r7, #20]
 800e30c:	f7ff ff26 	bl	800e15c <prvUnlockQueue>
	}
 800e310:	bf00      	nop
 800e312:	3718      	adds	r7, #24
 800e314:	46bd      	mov	sp, r7
 800e316:	bd80      	pop	{r7, pc}

0800e318 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800e318:	b580      	push	{r7, lr}
 800e31a:	b08e      	sub	sp, #56	@ 0x38
 800e31c:	af04      	add	r7, sp, #16
 800e31e:	60f8      	str	r0, [r7, #12]
 800e320:	60b9      	str	r1, [r7, #8]
 800e322:	607a      	str	r2, [r7, #4]
 800e324:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800e326:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e328:	2b00      	cmp	r3, #0
 800e32a:	d10b      	bne.n	800e344 <xTaskCreateStatic+0x2c>
	__asm volatile
 800e32c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e330:	f383 8811 	msr	BASEPRI, r3
 800e334:	f3bf 8f6f 	isb	sy
 800e338:	f3bf 8f4f 	dsb	sy
 800e33c:	623b      	str	r3, [r7, #32]
}
 800e33e:	bf00      	nop
 800e340:	bf00      	nop
 800e342:	e7fd      	b.n	800e340 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800e344:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e346:	2b00      	cmp	r3, #0
 800e348:	d10b      	bne.n	800e362 <xTaskCreateStatic+0x4a>
	__asm volatile
 800e34a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e34e:	f383 8811 	msr	BASEPRI, r3
 800e352:	f3bf 8f6f 	isb	sy
 800e356:	f3bf 8f4f 	dsb	sy
 800e35a:	61fb      	str	r3, [r7, #28]
}
 800e35c:	bf00      	nop
 800e35e:	bf00      	nop
 800e360:	e7fd      	b.n	800e35e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800e362:	23a8      	movs	r3, #168	@ 0xa8
 800e364:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800e366:	693b      	ldr	r3, [r7, #16]
 800e368:	2ba8      	cmp	r3, #168	@ 0xa8
 800e36a:	d00b      	beq.n	800e384 <xTaskCreateStatic+0x6c>
	__asm volatile
 800e36c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e370:	f383 8811 	msr	BASEPRI, r3
 800e374:	f3bf 8f6f 	isb	sy
 800e378:	f3bf 8f4f 	dsb	sy
 800e37c:	61bb      	str	r3, [r7, #24]
}
 800e37e:	bf00      	nop
 800e380:	bf00      	nop
 800e382:	e7fd      	b.n	800e380 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800e384:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800e386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e388:	2b00      	cmp	r3, #0
 800e38a:	d01e      	beq.n	800e3ca <xTaskCreateStatic+0xb2>
 800e38c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e38e:	2b00      	cmp	r3, #0
 800e390:	d01b      	beq.n	800e3ca <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e392:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e394:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800e396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e398:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e39a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800e39c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e39e:	2202      	movs	r2, #2
 800e3a0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800e3a4:	2300      	movs	r3, #0
 800e3a6:	9303      	str	r3, [sp, #12]
 800e3a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3aa:	9302      	str	r3, [sp, #8]
 800e3ac:	f107 0314 	add.w	r3, r7, #20
 800e3b0:	9301      	str	r3, [sp, #4]
 800e3b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3b4:	9300      	str	r3, [sp, #0]
 800e3b6:	683b      	ldr	r3, [r7, #0]
 800e3b8:	687a      	ldr	r2, [r7, #4]
 800e3ba:	68b9      	ldr	r1, [r7, #8]
 800e3bc:	68f8      	ldr	r0, [r7, #12]
 800e3be:	f000 f851 	bl	800e464 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e3c2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e3c4:	f000 f8f6 	bl	800e5b4 <prvAddNewTaskToReadyList>
 800e3c8:	e001      	b.n	800e3ce <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800e3ca:	2300      	movs	r3, #0
 800e3cc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800e3ce:	697b      	ldr	r3, [r7, #20]
	}
 800e3d0:	4618      	mov	r0, r3
 800e3d2:	3728      	adds	r7, #40	@ 0x28
 800e3d4:	46bd      	mov	sp, r7
 800e3d6:	bd80      	pop	{r7, pc}

0800e3d8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800e3d8:	b580      	push	{r7, lr}
 800e3da:	b08c      	sub	sp, #48	@ 0x30
 800e3dc:	af04      	add	r7, sp, #16
 800e3de:	60f8      	str	r0, [r7, #12]
 800e3e0:	60b9      	str	r1, [r7, #8]
 800e3e2:	603b      	str	r3, [r7, #0]
 800e3e4:	4613      	mov	r3, r2
 800e3e6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800e3e8:	88fb      	ldrh	r3, [r7, #6]
 800e3ea:	009b      	lsls	r3, r3, #2
 800e3ec:	4618      	mov	r0, r3
 800e3ee:	f001 fc85 	bl	800fcfc <pvPortMalloc>
 800e3f2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800e3f4:	697b      	ldr	r3, [r7, #20]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d00e      	beq.n	800e418 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800e3fa:	20a8      	movs	r0, #168	@ 0xa8
 800e3fc:	f001 fc7e 	bl	800fcfc <pvPortMalloc>
 800e400:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800e402:	69fb      	ldr	r3, [r7, #28]
 800e404:	2b00      	cmp	r3, #0
 800e406:	d003      	beq.n	800e410 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800e408:	69fb      	ldr	r3, [r7, #28]
 800e40a:	697a      	ldr	r2, [r7, #20]
 800e40c:	631a      	str	r2, [r3, #48]	@ 0x30
 800e40e:	e005      	b.n	800e41c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800e410:	6978      	ldr	r0, [r7, #20]
 800e412:	f001 fd41 	bl	800fe98 <vPortFree>
 800e416:	e001      	b.n	800e41c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800e418:	2300      	movs	r3, #0
 800e41a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800e41c:	69fb      	ldr	r3, [r7, #28]
 800e41e:	2b00      	cmp	r3, #0
 800e420:	d017      	beq.n	800e452 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800e422:	69fb      	ldr	r3, [r7, #28]
 800e424:	2200      	movs	r2, #0
 800e426:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e42a:	88fa      	ldrh	r2, [r7, #6]
 800e42c:	2300      	movs	r3, #0
 800e42e:	9303      	str	r3, [sp, #12]
 800e430:	69fb      	ldr	r3, [r7, #28]
 800e432:	9302      	str	r3, [sp, #8]
 800e434:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e436:	9301      	str	r3, [sp, #4]
 800e438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e43a:	9300      	str	r3, [sp, #0]
 800e43c:	683b      	ldr	r3, [r7, #0]
 800e43e:	68b9      	ldr	r1, [r7, #8]
 800e440:	68f8      	ldr	r0, [r7, #12]
 800e442:	f000 f80f 	bl	800e464 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e446:	69f8      	ldr	r0, [r7, #28]
 800e448:	f000 f8b4 	bl	800e5b4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800e44c:	2301      	movs	r3, #1
 800e44e:	61bb      	str	r3, [r7, #24]
 800e450:	e002      	b.n	800e458 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800e452:	f04f 33ff 	mov.w	r3, #4294967295
 800e456:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800e458:	69bb      	ldr	r3, [r7, #24]
	}
 800e45a:	4618      	mov	r0, r3
 800e45c:	3720      	adds	r7, #32
 800e45e:	46bd      	mov	sp, r7
 800e460:	bd80      	pop	{r7, pc}
	...

0800e464 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800e464:	b580      	push	{r7, lr}
 800e466:	b088      	sub	sp, #32
 800e468:	af00      	add	r7, sp, #0
 800e46a:	60f8      	str	r0, [r7, #12]
 800e46c:	60b9      	str	r1, [r7, #8]
 800e46e:	607a      	str	r2, [r7, #4]
 800e470:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800e472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e474:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	009b      	lsls	r3, r3, #2
 800e47a:	461a      	mov	r2, r3
 800e47c:	21a5      	movs	r1, #165	@ 0xa5
 800e47e:	f002 fea9 	bl	80111d4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800e482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e484:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e486:	6879      	ldr	r1, [r7, #4]
 800e488:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800e48c:	440b      	add	r3, r1
 800e48e:	009b      	lsls	r3, r3, #2
 800e490:	4413      	add	r3, r2
 800e492:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800e494:	69bb      	ldr	r3, [r7, #24]
 800e496:	f023 0307 	bic.w	r3, r3, #7
 800e49a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800e49c:	69bb      	ldr	r3, [r7, #24]
 800e49e:	f003 0307 	and.w	r3, r3, #7
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d00b      	beq.n	800e4be <prvInitialiseNewTask+0x5a>
	__asm volatile
 800e4a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e4aa:	f383 8811 	msr	BASEPRI, r3
 800e4ae:	f3bf 8f6f 	isb	sy
 800e4b2:	f3bf 8f4f 	dsb	sy
 800e4b6:	617b      	str	r3, [r7, #20]
}
 800e4b8:	bf00      	nop
 800e4ba:	bf00      	nop
 800e4bc:	e7fd      	b.n	800e4ba <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800e4be:	68bb      	ldr	r3, [r7, #8]
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d01f      	beq.n	800e504 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e4c4:	2300      	movs	r3, #0
 800e4c6:	61fb      	str	r3, [r7, #28]
 800e4c8:	e012      	b.n	800e4f0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e4ca:	68ba      	ldr	r2, [r7, #8]
 800e4cc:	69fb      	ldr	r3, [r7, #28]
 800e4ce:	4413      	add	r3, r2
 800e4d0:	7819      	ldrb	r1, [r3, #0]
 800e4d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e4d4:	69fb      	ldr	r3, [r7, #28]
 800e4d6:	4413      	add	r3, r2
 800e4d8:	3334      	adds	r3, #52	@ 0x34
 800e4da:	460a      	mov	r2, r1
 800e4dc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800e4de:	68ba      	ldr	r2, [r7, #8]
 800e4e0:	69fb      	ldr	r3, [r7, #28]
 800e4e2:	4413      	add	r3, r2
 800e4e4:	781b      	ldrb	r3, [r3, #0]
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d006      	beq.n	800e4f8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e4ea:	69fb      	ldr	r3, [r7, #28]
 800e4ec:	3301      	adds	r3, #1
 800e4ee:	61fb      	str	r3, [r7, #28]
 800e4f0:	69fb      	ldr	r3, [r7, #28]
 800e4f2:	2b0f      	cmp	r3, #15
 800e4f4:	d9e9      	bls.n	800e4ca <prvInitialiseNewTask+0x66>
 800e4f6:	e000      	b.n	800e4fa <prvInitialiseNewTask+0x96>
			{
				break;
 800e4f8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e4fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4fc:	2200      	movs	r2, #0
 800e4fe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800e502:	e003      	b.n	800e50c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800e504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e506:	2200      	movs	r2, #0
 800e508:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e50c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e50e:	2b06      	cmp	r3, #6
 800e510:	d901      	bls.n	800e516 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e512:	2306      	movs	r3, #6
 800e514:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800e516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e518:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e51a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800e51c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e51e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e520:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800e522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e524:	2200      	movs	r2, #0
 800e526:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e52a:	3304      	adds	r3, #4
 800e52c:	4618      	mov	r0, r3
 800e52e:	f7ff f964 	bl	800d7fa <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e534:	3318      	adds	r3, #24
 800e536:	4618      	mov	r0, r3
 800e538:	f7ff f95f 	bl	800d7fa <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e53c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e53e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e540:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e544:	f1c3 0207 	rsb	r2, r3, #7
 800e548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e54a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e54c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e54e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e550:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e554:	2200      	movs	r2, #0
 800e556:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e55a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e55c:	2200      	movs	r2, #0
 800e55e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800e562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e564:	3354      	adds	r3, #84	@ 0x54
 800e566:	224c      	movs	r2, #76	@ 0x4c
 800e568:	2100      	movs	r1, #0
 800e56a:	4618      	mov	r0, r3
 800e56c:	f002 fe32 	bl	80111d4 <memset>
 800e570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e572:	4a0d      	ldr	r2, [pc, #52]	@ (800e5a8 <prvInitialiseNewTask+0x144>)
 800e574:	659a      	str	r2, [r3, #88]	@ 0x58
 800e576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e578:	4a0c      	ldr	r2, [pc, #48]	@ (800e5ac <prvInitialiseNewTask+0x148>)
 800e57a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800e57c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e57e:	4a0c      	ldr	r2, [pc, #48]	@ (800e5b0 <prvInitialiseNewTask+0x14c>)
 800e580:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e582:	683a      	ldr	r2, [r7, #0]
 800e584:	68f9      	ldr	r1, [r7, #12]
 800e586:	69b8      	ldr	r0, [r7, #24]
 800e588:	f001 f964 	bl	800f854 <pxPortInitialiseStack>
 800e58c:	4602      	mov	r2, r0
 800e58e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e590:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800e592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e594:	2b00      	cmp	r3, #0
 800e596:	d002      	beq.n	800e59e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e598:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e59a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e59c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e59e:	bf00      	nop
 800e5a0:	3720      	adds	r7, #32
 800e5a2:	46bd      	mov	sp, r7
 800e5a4:	bd80      	pop	{r7, pc}
 800e5a6:	bf00      	nop
 800e5a8:	24005a8c 	.word	0x24005a8c
 800e5ac:	24005af4 	.word	0x24005af4
 800e5b0:	24005b5c 	.word	0x24005b5c

0800e5b4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e5b4:	b580      	push	{r7, lr}
 800e5b6:	b082      	sub	sp, #8
 800e5b8:	af00      	add	r7, sp, #0
 800e5ba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e5bc:	f001 fa7c 	bl	800fab8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e5c0:	4b2c      	ldr	r3, [pc, #176]	@ (800e674 <prvAddNewTaskToReadyList+0xc0>)
 800e5c2:	681b      	ldr	r3, [r3, #0]
 800e5c4:	3301      	adds	r3, #1
 800e5c6:	4a2b      	ldr	r2, [pc, #172]	@ (800e674 <prvAddNewTaskToReadyList+0xc0>)
 800e5c8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e5ca:	4b2b      	ldr	r3, [pc, #172]	@ (800e678 <prvAddNewTaskToReadyList+0xc4>)
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d109      	bne.n	800e5e6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e5d2:	4a29      	ldr	r2, [pc, #164]	@ (800e678 <prvAddNewTaskToReadyList+0xc4>)
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e5d8:	4b26      	ldr	r3, [pc, #152]	@ (800e674 <prvAddNewTaskToReadyList+0xc0>)
 800e5da:	681b      	ldr	r3, [r3, #0]
 800e5dc:	2b01      	cmp	r3, #1
 800e5de:	d110      	bne.n	800e602 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e5e0:	f000 fc2a 	bl	800ee38 <prvInitialiseTaskLists>
 800e5e4:	e00d      	b.n	800e602 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e5e6:	4b25      	ldr	r3, [pc, #148]	@ (800e67c <prvAddNewTaskToReadyList+0xc8>)
 800e5e8:	681b      	ldr	r3, [r3, #0]
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	d109      	bne.n	800e602 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e5ee:	4b22      	ldr	r3, [pc, #136]	@ (800e678 <prvAddNewTaskToReadyList+0xc4>)
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5f8:	429a      	cmp	r2, r3
 800e5fa:	d802      	bhi.n	800e602 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e5fc:	4a1e      	ldr	r2, [pc, #120]	@ (800e678 <prvAddNewTaskToReadyList+0xc4>)
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e602:	4b1f      	ldr	r3, [pc, #124]	@ (800e680 <prvAddNewTaskToReadyList+0xcc>)
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	3301      	adds	r3, #1
 800e608:	4a1d      	ldr	r2, [pc, #116]	@ (800e680 <prvAddNewTaskToReadyList+0xcc>)
 800e60a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800e60c:	4b1c      	ldr	r3, [pc, #112]	@ (800e680 <prvAddNewTaskToReadyList+0xcc>)
 800e60e:	681a      	ldr	r2, [r3, #0]
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e618:	2201      	movs	r2, #1
 800e61a:	409a      	lsls	r2, r3
 800e61c:	4b19      	ldr	r3, [pc, #100]	@ (800e684 <prvAddNewTaskToReadyList+0xd0>)
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	4313      	orrs	r3, r2
 800e622:	4a18      	ldr	r2, [pc, #96]	@ (800e684 <prvAddNewTaskToReadyList+0xd0>)
 800e624:	6013      	str	r3, [r2, #0]
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e62a:	4613      	mov	r3, r2
 800e62c:	009b      	lsls	r3, r3, #2
 800e62e:	4413      	add	r3, r2
 800e630:	009b      	lsls	r3, r3, #2
 800e632:	4a15      	ldr	r2, [pc, #84]	@ (800e688 <prvAddNewTaskToReadyList+0xd4>)
 800e634:	441a      	add	r2, r3
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	3304      	adds	r3, #4
 800e63a:	4619      	mov	r1, r3
 800e63c:	4610      	mov	r0, r2
 800e63e:	f7ff f8e9 	bl	800d814 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e642:	f001 fa6b 	bl	800fb1c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e646:	4b0d      	ldr	r3, [pc, #52]	@ (800e67c <prvAddNewTaskToReadyList+0xc8>)
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d00e      	beq.n	800e66c <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e64e:	4b0a      	ldr	r3, [pc, #40]	@ (800e678 <prvAddNewTaskToReadyList+0xc4>)
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e658:	429a      	cmp	r2, r3
 800e65a:	d207      	bcs.n	800e66c <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e65c:	4b0b      	ldr	r3, [pc, #44]	@ (800e68c <prvAddNewTaskToReadyList+0xd8>)
 800e65e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e662:	601a      	str	r2, [r3, #0]
 800e664:	f3bf 8f4f 	dsb	sy
 800e668:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e66c:	bf00      	nop
 800e66e:	3708      	adds	r7, #8
 800e670:	46bd      	mov	sp, r7
 800e672:	bd80      	pop	{r7, pc}
 800e674:	24001878 	.word	0x24001878
 800e678:	24001778 	.word	0x24001778
 800e67c:	24001884 	.word	0x24001884
 800e680:	24001894 	.word	0x24001894
 800e684:	24001880 	.word	0x24001880
 800e688:	2400177c 	.word	0x2400177c
 800e68c:	e000ed04 	.word	0xe000ed04

0800e690 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e690:	b580      	push	{r7, lr}
 800e692:	b084      	sub	sp, #16
 800e694:	af00      	add	r7, sp, #0
 800e696:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e698:	2300      	movs	r3, #0
 800e69a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	d018      	beq.n	800e6d4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e6a2:	4b14      	ldr	r3, [pc, #80]	@ (800e6f4 <vTaskDelay+0x64>)
 800e6a4:	681b      	ldr	r3, [r3, #0]
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d00b      	beq.n	800e6c2 <vTaskDelay+0x32>
	__asm volatile
 800e6aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6ae:	f383 8811 	msr	BASEPRI, r3
 800e6b2:	f3bf 8f6f 	isb	sy
 800e6b6:	f3bf 8f4f 	dsb	sy
 800e6ba:	60bb      	str	r3, [r7, #8]
}
 800e6bc:	bf00      	nop
 800e6be:	bf00      	nop
 800e6c0:	e7fd      	b.n	800e6be <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800e6c2:	f000 f88b 	bl	800e7dc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e6c6:	2100      	movs	r1, #0
 800e6c8:	6878      	ldr	r0, [r7, #4]
 800e6ca:	f000 fd1f 	bl	800f10c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e6ce:	f000 f893 	bl	800e7f8 <xTaskResumeAll>
 800e6d2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d107      	bne.n	800e6ea <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800e6da:	4b07      	ldr	r3, [pc, #28]	@ (800e6f8 <vTaskDelay+0x68>)
 800e6dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e6e0:	601a      	str	r2, [r3, #0]
 800e6e2:	f3bf 8f4f 	dsb	sy
 800e6e6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e6ea:	bf00      	nop
 800e6ec:	3710      	adds	r7, #16
 800e6ee:	46bd      	mov	sp, r7
 800e6f0:	bd80      	pop	{r7, pc}
 800e6f2:	bf00      	nop
 800e6f4:	240018a0 	.word	0x240018a0
 800e6f8:	e000ed04 	.word	0xe000ed04

0800e6fc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e6fc:	b580      	push	{r7, lr}
 800e6fe:	b08a      	sub	sp, #40	@ 0x28
 800e700:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e702:	2300      	movs	r3, #0
 800e704:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e706:	2300      	movs	r3, #0
 800e708:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e70a:	463a      	mov	r2, r7
 800e70c:	1d39      	adds	r1, r7, #4
 800e70e:	f107 0308 	add.w	r3, r7, #8
 800e712:	4618      	mov	r0, r3
 800e714:	f7f3 ffd0 	bl	80026b8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e718:	6839      	ldr	r1, [r7, #0]
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	68ba      	ldr	r2, [r7, #8]
 800e71e:	9202      	str	r2, [sp, #8]
 800e720:	9301      	str	r3, [sp, #4]
 800e722:	2300      	movs	r3, #0
 800e724:	9300      	str	r3, [sp, #0]
 800e726:	2300      	movs	r3, #0
 800e728:	460a      	mov	r2, r1
 800e72a:	4924      	ldr	r1, [pc, #144]	@ (800e7bc <vTaskStartScheduler+0xc0>)
 800e72c:	4824      	ldr	r0, [pc, #144]	@ (800e7c0 <vTaskStartScheduler+0xc4>)
 800e72e:	f7ff fdf3 	bl	800e318 <xTaskCreateStatic>
 800e732:	4603      	mov	r3, r0
 800e734:	4a23      	ldr	r2, [pc, #140]	@ (800e7c4 <vTaskStartScheduler+0xc8>)
 800e736:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e738:	4b22      	ldr	r3, [pc, #136]	@ (800e7c4 <vTaskStartScheduler+0xc8>)
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d002      	beq.n	800e746 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e740:	2301      	movs	r3, #1
 800e742:	617b      	str	r3, [r7, #20]
 800e744:	e001      	b.n	800e74a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e746:	2300      	movs	r3, #0
 800e748:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800e74a:	697b      	ldr	r3, [r7, #20]
 800e74c:	2b01      	cmp	r3, #1
 800e74e:	d102      	bne.n	800e756 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800e750:	f000 fd42 	bl	800f1d8 <xTimerCreateTimerTask>
 800e754:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e756:	697b      	ldr	r3, [r7, #20]
 800e758:	2b01      	cmp	r3, #1
 800e75a:	d11b      	bne.n	800e794 <vTaskStartScheduler+0x98>
	__asm volatile
 800e75c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e760:	f383 8811 	msr	BASEPRI, r3
 800e764:	f3bf 8f6f 	isb	sy
 800e768:	f3bf 8f4f 	dsb	sy
 800e76c:	613b      	str	r3, [r7, #16]
}
 800e76e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e770:	4b15      	ldr	r3, [pc, #84]	@ (800e7c8 <vTaskStartScheduler+0xcc>)
 800e772:	681b      	ldr	r3, [r3, #0]
 800e774:	3354      	adds	r3, #84	@ 0x54
 800e776:	4a15      	ldr	r2, [pc, #84]	@ (800e7cc <vTaskStartScheduler+0xd0>)
 800e778:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e77a:	4b15      	ldr	r3, [pc, #84]	@ (800e7d0 <vTaskStartScheduler+0xd4>)
 800e77c:	f04f 32ff 	mov.w	r2, #4294967295
 800e780:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e782:	4b14      	ldr	r3, [pc, #80]	@ (800e7d4 <vTaskStartScheduler+0xd8>)
 800e784:	2201      	movs	r2, #1
 800e786:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e788:	4b13      	ldr	r3, [pc, #76]	@ (800e7d8 <vTaskStartScheduler+0xdc>)
 800e78a:	2200      	movs	r2, #0
 800e78c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e78e:	f001 f8ef 	bl	800f970 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e792:	e00f      	b.n	800e7b4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e794:	697b      	ldr	r3, [r7, #20]
 800e796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e79a:	d10b      	bne.n	800e7b4 <vTaskStartScheduler+0xb8>
	__asm volatile
 800e79c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e7a0:	f383 8811 	msr	BASEPRI, r3
 800e7a4:	f3bf 8f6f 	isb	sy
 800e7a8:	f3bf 8f4f 	dsb	sy
 800e7ac:	60fb      	str	r3, [r7, #12]
}
 800e7ae:	bf00      	nop
 800e7b0:	bf00      	nop
 800e7b2:	e7fd      	b.n	800e7b0 <vTaskStartScheduler+0xb4>
}
 800e7b4:	bf00      	nop
 800e7b6:	3718      	adds	r7, #24
 800e7b8:	46bd      	mov	sp, r7
 800e7ba:	bd80      	pop	{r7, pc}
 800e7bc:	08011da8 	.word	0x08011da8
 800e7c0:	0800ee09 	.word	0x0800ee09
 800e7c4:	2400189c 	.word	0x2400189c
 800e7c8:	24001778 	.word	0x24001778
 800e7cc:	24000050 	.word	0x24000050
 800e7d0:	24001898 	.word	0x24001898
 800e7d4:	24001884 	.word	0x24001884
 800e7d8:	2400187c 	.word	0x2400187c

0800e7dc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e7dc:	b480      	push	{r7}
 800e7de:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800e7e0:	4b04      	ldr	r3, [pc, #16]	@ (800e7f4 <vTaskSuspendAll+0x18>)
 800e7e2:	681b      	ldr	r3, [r3, #0]
 800e7e4:	3301      	adds	r3, #1
 800e7e6:	4a03      	ldr	r2, [pc, #12]	@ (800e7f4 <vTaskSuspendAll+0x18>)
 800e7e8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800e7ea:	bf00      	nop
 800e7ec:	46bd      	mov	sp, r7
 800e7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7f2:	4770      	bx	lr
 800e7f4:	240018a0 	.word	0x240018a0

0800e7f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e7f8:	b580      	push	{r7, lr}
 800e7fa:	b084      	sub	sp, #16
 800e7fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e7fe:	2300      	movs	r3, #0
 800e800:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e802:	2300      	movs	r3, #0
 800e804:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e806:	4b42      	ldr	r3, [pc, #264]	@ (800e910 <xTaskResumeAll+0x118>)
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	d10b      	bne.n	800e826 <xTaskResumeAll+0x2e>
	__asm volatile
 800e80e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e812:	f383 8811 	msr	BASEPRI, r3
 800e816:	f3bf 8f6f 	isb	sy
 800e81a:	f3bf 8f4f 	dsb	sy
 800e81e:	603b      	str	r3, [r7, #0]
}
 800e820:	bf00      	nop
 800e822:	bf00      	nop
 800e824:	e7fd      	b.n	800e822 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e826:	f001 f947 	bl	800fab8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e82a:	4b39      	ldr	r3, [pc, #228]	@ (800e910 <xTaskResumeAll+0x118>)
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	3b01      	subs	r3, #1
 800e830:	4a37      	ldr	r2, [pc, #220]	@ (800e910 <xTaskResumeAll+0x118>)
 800e832:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e834:	4b36      	ldr	r3, [pc, #216]	@ (800e910 <xTaskResumeAll+0x118>)
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d161      	bne.n	800e900 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e83c:	4b35      	ldr	r3, [pc, #212]	@ (800e914 <xTaskResumeAll+0x11c>)
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	2b00      	cmp	r3, #0
 800e842:	d05d      	beq.n	800e900 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e844:	e02e      	b.n	800e8a4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e846:	4b34      	ldr	r3, [pc, #208]	@ (800e918 <xTaskResumeAll+0x120>)
 800e848:	68db      	ldr	r3, [r3, #12]
 800e84a:	68db      	ldr	r3, [r3, #12]
 800e84c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e84e:	68fb      	ldr	r3, [r7, #12]
 800e850:	3318      	adds	r3, #24
 800e852:	4618      	mov	r0, r3
 800e854:	f7ff f83b 	bl	800d8ce <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e858:	68fb      	ldr	r3, [r7, #12]
 800e85a:	3304      	adds	r3, #4
 800e85c:	4618      	mov	r0, r3
 800e85e:	f7ff f836 	bl	800d8ce <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e866:	2201      	movs	r2, #1
 800e868:	409a      	lsls	r2, r3
 800e86a:	4b2c      	ldr	r3, [pc, #176]	@ (800e91c <xTaskResumeAll+0x124>)
 800e86c:	681b      	ldr	r3, [r3, #0]
 800e86e:	4313      	orrs	r3, r2
 800e870:	4a2a      	ldr	r2, [pc, #168]	@ (800e91c <xTaskResumeAll+0x124>)
 800e872:	6013      	str	r3, [r2, #0]
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e878:	4613      	mov	r3, r2
 800e87a:	009b      	lsls	r3, r3, #2
 800e87c:	4413      	add	r3, r2
 800e87e:	009b      	lsls	r3, r3, #2
 800e880:	4a27      	ldr	r2, [pc, #156]	@ (800e920 <xTaskResumeAll+0x128>)
 800e882:	441a      	add	r2, r3
 800e884:	68fb      	ldr	r3, [r7, #12]
 800e886:	3304      	adds	r3, #4
 800e888:	4619      	mov	r1, r3
 800e88a:	4610      	mov	r0, r2
 800e88c:	f7fe ffc2 	bl	800d814 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e890:	68fb      	ldr	r3, [r7, #12]
 800e892:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e894:	4b23      	ldr	r3, [pc, #140]	@ (800e924 <xTaskResumeAll+0x12c>)
 800e896:	681b      	ldr	r3, [r3, #0]
 800e898:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e89a:	429a      	cmp	r2, r3
 800e89c:	d302      	bcc.n	800e8a4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800e89e:	4b22      	ldr	r3, [pc, #136]	@ (800e928 <xTaskResumeAll+0x130>)
 800e8a0:	2201      	movs	r2, #1
 800e8a2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e8a4:	4b1c      	ldr	r3, [pc, #112]	@ (800e918 <xTaskResumeAll+0x120>)
 800e8a6:	681b      	ldr	r3, [r3, #0]
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	d1cc      	bne.n	800e846 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e8ac:	68fb      	ldr	r3, [r7, #12]
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	d001      	beq.n	800e8b6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e8b2:	f000 fb65 	bl	800ef80 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800e8b6:	4b1d      	ldr	r3, [pc, #116]	@ (800e92c <xTaskResumeAll+0x134>)
 800e8b8:	681b      	ldr	r3, [r3, #0]
 800e8ba:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	d010      	beq.n	800e8e4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e8c2:	f000 f847 	bl	800e954 <xTaskIncrementTick>
 800e8c6:	4603      	mov	r3, r0
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	d002      	beq.n	800e8d2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800e8cc:	4b16      	ldr	r3, [pc, #88]	@ (800e928 <xTaskResumeAll+0x130>)
 800e8ce:	2201      	movs	r2, #1
 800e8d0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	3b01      	subs	r3, #1
 800e8d6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d1f1      	bne.n	800e8c2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800e8de:	4b13      	ldr	r3, [pc, #76]	@ (800e92c <xTaskResumeAll+0x134>)
 800e8e0:	2200      	movs	r2, #0
 800e8e2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e8e4:	4b10      	ldr	r3, [pc, #64]	@ (800e928 <xTaskResumeAll+0x130>)
 800e8e6:	681b      	ldr	r3, [r3, #0]
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d009      	beq.n	800e900 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e8ec:	2301      	movs	r3, #1
 800e8ee:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e8f0:	4b0f      	ldr	r3, [pc, #60]	@ (800e930 <xTaskResumeAll+0x138>)
 800e8f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e8f6:	601a      	str	r2, [r3, #0]
 800e8f8:	f3bf 8f4f 	dsb	sy
 800e8fc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e900:	f001 f90c 	bl	800fb1c <vPortExitCritical>

	return xAlreadyYielded;
 800e904:	68bb      	ldr	r3, [r7, #8]
}
 800e906:	4618      	mov	r0, r3
 800e908:	3710      	adds	r7, #16
 800e90a:	46bd      	mov	sp, r7
 800e90c:	bd80      	pop	{r7, pc}
 800e90e:	bf00      	nop
 800e910:	240018a0 	.word	0x240018a0
 800e914:	24001878 	.word	0x24001878
 800e918:	24001838 	.word	0x24001838
 800e91c:	24001880 	.word	0x24001880
 800e920:	2400177c 	.word	0x2400177c
 800e924:	24001778 	.word	0x24001778
 800e928:	2400188c 	.word	0x2400188c
 800e92c:	24001888 	.word	0x24001888
 800e930:	e000ed04 	.word	0xe000ed04

0800e934 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e934:	b480      	push	{r7}
 800e936:	b083      	sub	sp, #12
 800e938:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e93a:	4b05      	ldr	r3, [pc, #20]	@ (800e950 <xTaskGetTickCount+0x1c>)
 800e93c:	681b      	ldr	r3, [r3, #0]
 800e93e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e940:	687b      	ldr	r3, [r7, #4]
}
 800e942:	4618      	mov	r0, r3
 800e944:	370c      	adds	r7, #12
 800e946:	46bd      	mov	sp, r7
 800e948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e94c:	4770      	bx	lr
 800e94e:	bf00      	nop
 800e950:	2400187c 	.word	0x2400187c

0800e954 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e954:	b580      	push	{r7, lr}
 800e956:	b086      	sub	sp, #24
 800e958:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e95a:	2300      	movs	r3, #0
 800e95c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e95e:	4b4f      	ldr	r3, [pc, #316]	@ (800ea9c <xTaskIncrementTick+0x148>)
 800e960:	681b      	ldr	r3, [r3, #0]
 800e962:	2b00      	cmp	r3, #0
 800e964:	f040 808f 	bne.w	800ea86 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e968:	4b4d      	ldr	r3, [pc, #308]	@ (800eaa0 <xTaskIncrementTick+0x14c>)
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	3301      	adds	r3, #1
 800e96e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e970:	4a4b      	ldr	r2, [pc, #300]	@ (800eaa0 <xTaskIncrementTick+0x14c>)
 800e972:	693b      	ldr	r3, [r7, #16]
 800e974:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e976:	693b      	ldr	r3, [r7, #16]
 800e978:	2b00      	cmp	r3, #0
 800e97a:	d121      	bne.n	800e9c0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800e97c:	4b49      	ldr	r3, [pc, #292]	@ (800eaa4 <xTaskIncrementTick+0x150>)
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	2b00      	cmp	r3, #0
 800e984:	d00b      	beq.n	800e99e <xTaskIncrementTick+0x4a>
	__asm volatile
 800e986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e98a:	f383 8811 	msr	BASEPRI, r3
 800e98e:	f3bf 8f6f 	isb	sy
 800e992:	f3bf 8f4f 	dsb	sy
 800e996:	603b      	str	r3, [r7, #0]
}
 800e998:	bf00      	nop
 800e99a:	bf00      	nop
 800e99c:	e7fd      	b.n	800e99a <xTaskIncrementTick+0x46>
 800e99e:	4b41      	ldr	r3, [pc, #260]	@ (800eaa4 <xTaskIncrementTick+0x150>)
 800e9a0:	681b      	ldr	r3, [r3, #0]
 800e9a2:	60fb      	str	r3, [r7, #12]
 800e9a4:	4b40      	ldr	r3, [pc, #256]	@ (800eaa8 <xTaskIncrementTick+0x154>)
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	4a3e      	ldr	r2, [pc, #248]	@ (800eaa4 <xTaskIncrementTick+0x150>)
 800e9aa:	6013      	str	r3, [r2, #0]
 800e9ac:	4a3e      	ldr	r2, [pc, #248]	@ (800eaa8 <xTaskIncrementTick+0x154>)
 800e9ae:	68fb      	ldr	r3, [r7, #12]
 800e9b0:	6013      	str	r3, [r2, #0]
 800e9b2:	4b3e      	ldr	r3, [pc, #248]	@ (800eaac <xTaskIncrementTick+0x158>)
 800e9b4:	681b      	ldr	r3, [r3, #0]
 800e9b6:	3301      	adds	r3, #1
 800e9b8:	4a3c      	ldr	r2, [pc, #240]	@ (800eaac <xTaskIncrementTick+0x158>)
 800e9ba:	6013      	str	r3, [r2, #0]
 800e9bc:	f000 fae0 	bl	800ef80 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e9c0:	4b3b      	ldr	r3, [pc, #236]	@ (800eab0 <xTaskIncrementTick+0x15c>)
 800e9c2:	681b      	ldr	r3, [r3, #0]
 800e9c4:	693a      	ldr	r2, [r7, #16]
 800e9c6:	429a      	cmp	r2, r3
 800e9c8:	d348      	bcc.n	800ea5c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e9ca:	4b36      	ldr	r3, [pc, #216]	@ (800eaa4 <xTaskIncrementTick+0x150>)
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	681b      	ldr	r3, [r3, #0]
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	d104      	bne.n	800e9de <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e9d4:	4b36      	ldr	r3, [pc, #216]	@ (800eab0 <xTaskIncrementTick+0x15c>)
 800e9d6:	f04f 32ff 	mov.w	r2, #4294967295
 800e9da:	601a      	str	r2, [r3, #0]
					break;
 800e9dc:	e03e      	b.n	800ea5c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e9de:	4b31      	ldr	r3, [pc, #196]	@ (800eaa4 <xTaskIncrementTick+0x150>)
 800e9e0:	681b      	ldr	r3, [r3, #0]
 800e9e2:	68db      	ldr	r3, [r3, #12]
 800e9e4:	68db      	ldr	r3, [r3, #12]
 800e9e6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e9e8:	68bb      	ldr	r3, [r7, #8]
 800e9ea:	685b      	ldr	r3, [r3, #4]
 800e9ec:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e9ee:	693a      	ldr	r2, [r7, #16]
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	429a      	cmp	r2, r3
 800e9f4:	d203      	bcs.n	800e9fe <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e9f6:	4a2e      	ldr	r2, [pc, #184]	@ (800eab0 <xTaskIncrementTick+0x15c>)
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e9fc:	e02e      	b.n	800ea5c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e9fe:	68bb      	ldr	r3, [r7, #8]
 800ea00:	3304      	adds	r3, #4
 800ea02:	4618      	mov	r0, r3
 800ea04:	f7fe ff63 	bl	800d8ce <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ea08:	68bb      	ldr	r3, [r7, #8]
 800ea0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	d004      	beq.n	800ea1a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ea10:	68bb      	ldr	r3, [r7, #8]
 800ea12:	3318      	adds	r3, #24
 800ea14:	4618      	mov	r0, r3
 800ea16:	f7fe ff5a 	bl	800d8ce <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ea1a:	68bb      	ldr	r3, [r7, #8]
 800ea1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ea1e:	2201      	movs	r2, #1
 800ea20:	409a      	lsls	r2, r3
 800ea22:	4b24      	ldr	r3, [pc, #144]	@ (800eab4 <xTaskIncrementTick+0x160>)
 800ea24:	681b      	ldr	r3, [r3, #0]
 800ea26:	4313      	orrs	r3, r2
 800ea28:	4a22      	ldr	r2, [pc, #136]	@ (800eab4 <xTaskIncrementTick+0x160>)
 800ea2a:	6013      	str	r3, [r2, #0]
 800ea2c:	68bb      	ldr	r3, [r7, #8]
 800ea2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ea30:	4613      	mov	r3, r2
 800ea32:	009b      	lsls	r3, r3, #2
 800ea34:	4413      	add	r3, r2
 800ea36:	009b      	lsls	r3, r3, #2
 800ea38:	4a1f      	ldr	r2, [pc, #124]	@ (800eab8 <xTaskIncrementTick+0x164>)
 800ea3a:	441a      	add	r2, r3
 800ea3c:	68bb      	ldr	r3, [r7, #8]
 800ea3e:	3304      	adds	r3, #4
 800ea40:	4619      	mov	r1, r3
 800ea42:	4610      	mov	r0, r2
 800ea44:	f7fe fee6 	bl	800d814 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ea48:	68bb      	ldr	r3, [r7, #8]
 800ea4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ea4c:	4b1b      	ldr	r3, [pc, #108]	@ (800eabc <xTaskIncrementTick+0x168>)
 800ea4e:	681b      	ldr	r3, [r3, #0]
 800ea50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ea52:	429a      	cmp	r2, r3
 800ea54:	d3b9      	bcc.n	800e9ca <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800ea56:	2301      	movs	r3, #1
 800ea58:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ea5a:	e7b6      	b.n	800e9ca <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ea5c:	4b17      	ldr	r3, [pc, #92]	@ (800eabc <xTaskIncrementTick+0x168>)
 800ea5e:	681b      	ldr	r3, [r3, #0]
 800ea60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ea62:	4915      	ldr	r1, [pc, #84]	@ (800eab8 <xTaskIncrementTick+0x164>)
 800ea64:	4613      	mov	r3, r2
 800ea66:	009b      	lsls	r3, r3, #2
 800ea68:	4413      	add	r3, r2
 800ea6a:	009b      	lsls	r3, r3, #2
 800ea6c:	440b      	add	r3, r1
 800ea6e:	681b      	ldr	r3, [r3, #0]
 800ea70:	2b01      	cmp	r3, #1
 800ea72:	d901      	bls.n	800ea78 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800ea74:	2301      	movs	r3, #1
 800ea76:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ea78:	4b11      	ldr	r3, [pc, #68]	@ (800eac0 <xTaskIncrementTick+0x16c>)
 800ea7a:	681b      	ldr	r3, [r3, #0]
 800ea7c:	2b00      	cmp	r3, #0
 800ea7e:	d007      	beq.n	800ea90 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800ea80:	2301      	movs	r3, #1
 800ea82:	617b      	str	r3, [r7, #20]
 800ea84:	e004      	b.n	800ea90 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ea86:	4b0f      	ldr	r3, [pc, #60]	@ (800eac4 <xTaskIncrementTick+0x170>)
 800ea88:	681b      	ldr	r3, [r3, #0]
 800ea8a:	3301      	adds	r3, #1
 800ea8c:	4a0d      	ldr	r2, [pc, #52]	@ (800eac4 <xTaskIncrementTick+0x170>)
 800ea8e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ea90:	697b      	ldr	r3, [r7, #20]
}
 800ea92:	4618      	mov	r0, r3
 800ea94:	3718      	adds	r7, #24
 800ea96:	46bd      	mov	sp, r7
 800ea98:	bd80      	pop	{r7, pc}
 800ea9a:	bf00      	nop
 800ea9c:	240018a0 	.word	0x240018a0
 800eaa0:	2400187c 	.word	0x2400187c
 800eaa4:	24001830 	.word	0x24001830
 800eaa8:	24001834 	.word	0x24001834
 800eaac:	24001890 	.word	0x24001890
 800eab0:	24001898 	.word	0x24001898
 800eab4:	24001880 	.word	0x24001880
 800eab8:	2400177c 	.word	0x2400177c
 800eabc:	24001778 	.word	0x24001778
 800eac0:	2400188c 	.word	0x2400188c
 800eac4:	24001888 	.word	0x24001888

0800eac8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800eac8:	b480      	push	{r7}
 800eaca:	b087      	sub	sp, #28
 800eacc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800eace:	4b2a      	ldr	r3, [pc, #168]	@ (800eb78 <vTaskSwitchContext+0xb0>)
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	2b00      	cmp	r3, #0
 800ead4:	d003      	beq.n	800eade <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ead6:	4b29      	ldr	r3, [pc, #164]	@ (800eb7c <vTaskSwitchContext+0xb4>)
 800ead8:	2201      	movs	r2, #1
 800eada:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800eadc:	e045      	b.n	800eb6a <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800eade:	4b27      	ldr	r3, [pc, #156]	@ (800eb7c <vTaskSwitchContext+0xb4>)
 800eae0:	2200      	movs	r2, #0
 800eae2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eae4:	4b26      	ldr	r3, [pc, #152]	@ (800eb80 <vTaskSwitchContext+0xb8>)
 800eae6:	681b      	ldr	r3, [r3, #0]
 800eae8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800eaea:	68fb      	ldr	r3, [r7, #12]
 800eaec:	fab3 f383 	clz	r3, r3
 800eaf0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800eaf2:	7afb      	ldrb	r3, [r7, #11]
 800eaf4:	f1c3 031f 	rsb	r3, r3, #31
 800eaf8:	617b      	str	r3, [r7, #20]
 800eafa:	4922      	ldr	r1, [pc, #136]	@ (800eb84 <vTaskSwitchContext+0xbc>)
 800eafc:	697a      	ldr	r2, [r7, #20]
 800eafe:	4613      	mov	r3, r2
 800eb00:	009b      	lsls	r3, r3, #2
 800eb02:	4413      	add	r3, r2
 800eb04:	009b      	lsls	r3, r3, #2
 800eb06:	440b      	add	r3, r1
 800eb08:	681b      	ldr	r3, [r3, #0]
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	d10b      	bne.n	800eb26 <vTaskSwitchContext+0x5e>
	__asm volatile
 800eb0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb12:	f383 8811 	msr	BASEPRI, r3
 800eb16:	f3bf 8f6f 	isb	sy
 800eb1a:	f3bf 8f4f 	dsb	sy
 800eb1e:	607b      	str	r3, [r7, #4]
}
 800eb20:	bf00      	nop
 800eb22:	bf00      	nop
 800eb24:	e7fd      	b.n	800eb22 <vTaskSwitchContext+0x5a>
 800eb26:	697a      	ldr	r2, [r7, #20]
 800eb28:	4613      	mov	r3, r2
 800eb2a:	009b      	lsls	r3, r3, #2
 800eb2c:	4413      	add	r3, r2
 800eb2e:	009b      	lsls	r3, r3, #2
 800eb30:	4a14      	ldr	r2, [pc, #80]	@ (800eb84 <vTaskSwitchContext+0xbc>)
 800eb32:	4413      	add	r3, r2
 800eb34:	613b      	str	r3, [r7, #16]
 800eb36:	693b      	ldr	r3, [r7, #16]
 800eb38:	685b      	ldr	r3, [r3, #4]
 800eb3a:	685a      	ldr	r2, [r3, #4]
 800eb3c:	693b      	ldr	r3, [r7, #16]
 800eb3e:	605a      	str	r2, [r3, #4]
 800eb40:	693b      	ldr	r3, [r7, #16]
 800eb42:	685a      	ldr	r2, [r3, #4]
 800eb44:	693b      	ldr	r3, [r7, #16]
 800eb46:	3308      	adds	r3, #8
 800eb48:	429a      	cmp	r2, r3
 800eb4a:	d104      	bne.n	800eb56 <vTaskSwitchContext+0x8e>
 800eb4c:	693b      	ldr	r3, [r7, #16]
 800eb4e:	685b      	ldr	r3, [r3, #4]
 800eb50:	685a      	ldr	r2, [r3, #4]
 800eb52:	693b      	ldr	r3, [r7, #16]
 800eb54:	605a      	str	r2, [r3, #4]
 800eb56:	693b      	ldr	r3, [r7, #16]
 800eb58:	685b      	ldr	r3, [r3, #4]
 800eb5a:	68db      	ldr	r3, [r3, #12]
 800eb5c:	4a0a      	ldr	r2, [pc, #40]	@ (800eb88 <vTaskSwitchContext+0xc0>)
 800eb5e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800eb60:	4b09      	ldr	r3, [pc, #36]	@ (800eb88 <vTaskSwitchContext+0xc0>)
 800eb62:	681b      	ldr	r3, [r3, #0]
 800eb64:	3354      	adds	r3, #84	@ 0x54
 800eb66:	4a09      	ldr	r2, [pc, #36]	@ (800eb8c <vTaskSwitchContext+0xc4>)
 800eb68:	6013      	str	r3, [r2, #0]
}
 800eb6a:	bf00      	nop
 800eb6c:	371c      	adds	r7, #28
 800eb6e:	46bd      	mov	sp, r7
 800eb70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb74:	4770      	bx	lr
 800eb76:	bf00      	nop
 800eb78:	240018a0 	.word	0x240018a0
 800eb7c:	2400188c 	.word	0x2400188c
 800eb80:	24001880 	.word	0x24001880
 800eb84:	2400177c 	.word	0x2400177c
 800eb88:	24001778 	.word	0x24001778
 800eb8c:	24000050 	.word	0x24000050

0800eb90 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800eb90:	b580      	push	{r7, lr}
 800eb92:	b084      	sub	sp, #16
 800eb94:	af00      	add	r7, sp, #0
 800eb96:	6078      	str	r0, [r7, #4]
 800eb98:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d10b      	bne.n	800ebb8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800eba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eba4:	f383 8811 	msr	BASEPRI, r3
 800eba8:	f3bf 8f6f 	isb	sy
 800ebac:	f3bf 8f4f 	dsb	sy
 800ebb0:	60fb      	str	r3, [r7, #12]
}
 800ebb2:	bf00      	nop
 800ebb4:	bf00      	nop
 800ebb6:	e7fd      	b.n	800ebb4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ebb8:	4b07      	ldr	r3, [pc, #28]	@ (800ebd8 <vTaskPlaceOnEventList+0x48>)
 800ebba:	681b      	ldr	r3, [r3, #0]
 800ebbc:	3318      	adds	r3, #24
 800ebbe:	4619      	mov	r1, r3
 800ebc0:	6878      	ldr	r0, [r7, #4]
 800ebc2:	f7fe fe4b 	bl	800d85c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ebc6:	2101      	movs	r1, #1
 800ebc8:	6838      	ldr	r0, [r7, #0]
 800ebca:	f000 fa9f 	bl	800f10c <prvAddCurrentTaskToDelayedList>
}
 800ebce:	bf00      	nop
 800ebd0:	3710      	adds	r7, #16
 800ebd2:	46bd      	mov	sp, r7
 800ebd4:	bd80      	pop	{r7, pc}
 800ebd6:	bf00      	nop
 800ebd8:	24001778 	.word	0x24001778

0800ebdc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ebdc:	b580      	push	{r7, lr}
 800ebde:	b086      	sub	sp, #24
 800ebe0:	af00      	add	r7, sp, #0
 800ebe2:	60f8      	str	r0, [r7, #12]
 800ebe4:	60b9      	str	r1, [r7, #8]
 800ebe6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ebe8:	68fb      	ldr	r3, [r7, #12]
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	d10b      	bne.n	800ec06 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800ebee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ebf2:	f383 8811 	msr	BASEPRI, r3
 800ebf6:	f3bf 8f6f 	isb	sy
 800ebfa:	f3bf 8f4f 	dsb	sy
 800ebfe:	617b      	str	r3, [r7, #20]
}
 800ec00:	bf00      	nop
 800ec02:	bf00      	nop
 800ec04:	e7fd      	b.n	800ec02 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ec06:	4b0a      	ldr	r3, [pc, #40]	@ (800ec30 <vTaskPlaceOnEventListRestricted+0x54>)
 800ec08:	681b      	ldr	r3, [r3, #0]
 800ec0a:	3318      	adds	r3, #24
 800ec0c:	4619      	mov	r1, r3
 800ec0e:	68f8      	ldr	r0, [r7, #12]
 800ec10:	f7fe fe00 	bl	800d814 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	d002      	beq.n	800ec20 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800ec1a:	f04f 33ff 	mov.w	r3, #4294967295
 800ec1e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ec20:	6879      	ldr	r1, [r7, #4]
 800ec22:	68b8      	ldr	r0, [r7, #8]
 800ec24:	f000 fa72 	bl	800f10c <prvAddCurrentTaskToDelayedList>
	}
 800ec28:	bf00      	nop
 800ec2a:	3718      	adds	r7, #24
 800ec2c:	46bd      	mov	sp, r7
 800ec2e:	bd80      	pop	{r7, pc}
 800ec30:	24001778 	.word	0x24001778

0800ec34 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ec34:	b580      	push	{r7, lr}
 800ec36:	b086      	sub	sp, #24
 800ec38:	af00      	add	r7, sp, #0
 800ec3a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	68db      	ldr	r3, [r3, #12]
 800ec40:	68db      	ldr	r3, [r3, #12]
 800ec42:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ec44:	693b      	ldr	r3, [r7, #16]
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d10b      	bne.n	800ec62 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800ec4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec4e:	f383 8811 	msr	BASEPRI, r3
 800ec52:	f3bf 8f6f 	isb	sy
 800ec56:	f3bf 8f4f 	dsb	sy
 800ec5a:	60fb      	str	r3, [r7, #12]
}
 800ec5c:	bf00      	nop
 800ec5e:	bf00      	nop
 800ec60:	e7fd      	b.n	800ec5e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ec62:	693b      	ldr	r3, [r7, #16]
 800ec64:	3318      	adds	r3, #24
 800ec66:	4618      	mov	r0, r3
 800ec68:	f7fe fe31 	bl	800d8ce <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ec6c:	4b1d      	ldr	r3, [pc, #116]	@ (800ece4 <xTaskRemoveFromEventList+0xb0>)
 800ec6e:	681b      	ldr	r3, [r3, #0]
 800ec70:	2b00      	cmp	r3, #0
 800ec72:	d11c      	bne.n	800ecae <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ec74:	693b      	ldr	r3, [r7, #16]
 800ec76:	3304      	adds	r3, #4
 800ec78:	4618      	mov	r0, r3
 800ec7a:	f7fe fe28 	bl	800d8ce <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ec7e:	693b      	ldr	r3, [r7, #16]
 800ec80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec82:	2201      	movs	r2, #1
 800ec84:	409a      	lsls	r2, r3
 800ec86:	4b18      	ldr	r3, [pc, #96]	@ (800ece8 <xTaskRemoveFromEventList+0xb4>)
 800ec88:	681b      	ldr	r3, [r3, #0]
 800ec8a:	4313      	orrs	r3, r2
 800ec8c:	4a16      	ldr	r2, [pc, #88]	@ (800ece8 <xTaskRemoveFromEventList+0xb4>)
 800ec8e:	6013      	str	r3, [r2, #0]
 800ec90:	693b      	ldr	r3, [r7, #16]
 800ec92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ec94:	4613      	mov	r3, r2
 800ec96:	009b      	lsls	r3, r3, #2
 800ec98:	4413      	add	r3, r2
 800ec9a:	009b      	lsls	r3, r3, #2
 800ec9c:	4a13      	ldr	r2, [pc, #76]	@ (800ecec <xTaskRemoveFromEventList+0xb8>)
 800ec9e:	441a      	add	r2, r3
 800eca0:	693b      	ldr	r3, [r7, #16]
 800eca2:	3304      	adds	r3, #4
 800eca4:	4619      	mov	r1, r3
 800eca6:	4610      	mov	r0, r2
 800eca8:	f7fe fdb4 	bl	800d814 <vListInsertEnd>
 800ecac:	e005      	b.n	800ecba <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ecae:	693b      	ldr	r3, [r7, #16]
 800ecb0:	3318      	adds	r3, #24
 800ecb2:	4619      	mov	r1, r3
 800ecb4:	480e      	ldr	r0, [pc, #56]	@ (800ecf0 <xTaskRemoveFromEventList+0xbc>)
 800ecb6:	f7fe fdad 	bl	800d814 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ecba:	693b      	ldr	r3, [r7, #16]
 800ecbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ecbe:	4b0d      	ldr	r3, [pc, #52]	@ (800ecf4 <xTaskRemoveFromEventList+0xc0>)
 800ecc0:	681b      	ldr	r3, [r3, #0]
 800ecc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ecc4:	429a      	cmp	r2, r3
 800ecc6:	d905      	bls.n	800ecd4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ecc8:	2301      	movs	r3, #1
 800ecca:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800eccc:	4b0a      	ldr	r3, [pc, #40]	@ (800ecf8 <xTaskRemoveFromEventList+0xc4>)
 800ecce:	2201      	movs	r2, #1
 800ecd0:	601a      	str	r2, [r3, #0]
 800ecd2:	e001      	b.n	800ecd8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800ecd4:	2300      	movs	r3, #0
 800ecd6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ecd8:	697b      	ldr	r3, [r7, #20]
}
 800ecda:	4618      	mov	r0, r3
 800ecdc:	3718      	adds	r7, #24
 800ecde:	46bd      	mov	sp, r7
 800ece0:	bd80      	pop	{r7, pc}
 800ece2:	bf00      	nop
 800ece4:	240018a0 	.word	0x240018a0
 800ece8:	24001880 	.word	0x24001880
 800ecec:	2400177c 	.word	0x2400177c
 800ecf0:	24001838 	.word	0x24001838
 800ecf4:	24001778 	.word	0x24001778
 800ecf8:	2400188c 	.word	0x2400188c

0800ecfc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ecfc:	b480      	push	{r7}
 800ecfe:	b083      	sub	sp, #12
 800ed00:	af00      	add	r7, sp, #0
 800ed02:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ed04:	4b06      	ldr	r3, [pc, #24]	@ (800ed20 <vTaskInternalSetTimeOutState+0x24>)
 800ed06:	681a      	ldr	r2, [r3, #0]
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ed0c:	4b05      	ldr	r3, [pc, #20]	@ (800ed24 <vTaskInternalSetTimeOutState+0x28>)
 800ed0e:	681a      	ldr	r2, [r3, #0]
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	605a      	str	r2, [r3, #4]
}
 800ed14:	bf00      	nop
 800ed16:	370c      	adds	r7, #12
 800ed18:	46bd      	mov	sp, r7
 800ed1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed1e:	4770      	bx	lr
 800ed20:	24001890 	.word	0x24001890
 800ed24:	2400187c 	.word	0x2400187c

0800ed28 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ed28:	b580      	push	{r7, lr}
 800ed2a:	b088      	sub	sp, #32
 800ed2c:	af00      	add	r7, sp, #0
 800ed2e:	6078      	str	r0, [r7, #4]
 800ed30:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	d10b      	bne.n	800ed50 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800ed38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed3c:	f383 8811 	msr	BASEPRI, r3
 800ed40:	f3bf 8f6f 	isb	sy
 800ed44:	f3bf 8f4f 	dsb	sy
 800ed48:	613b      	str	r3, [r7, #16]
}
 800ed4a:	bf00      	nop
 800ed4c:	bf00      	nop
 800ed4e:	e7fd      	b.n	800ed4c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ed50:	683b      	ldr	r3, [r7, #0]
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d10b      	bne.n	800ed6e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800ed56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed5a:	f383 8811 	msr	BASEPRI, r3
 800ed5e:	f3bf 8f6f 	isb	sy
 800ed62:	f3bf 8f4f 	dsb	sy
 800ed66:	60fb      	str	r3, [r7, #12]
}
 800ed68:	bf00      	nop
 800ed6a:	bf00      	nop
 800ed6c:	e7fd      	b.n	800ed6a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800ed6e:	f000 fea3 	bl	800fab8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ed72:	4b1d      	ldr	r3, [pc, #116]	@ (800ede8 <xTaskCheckForTimeOut+0xc0>)
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	685b      	ldr	r3, [r3, #4]
 800ed7c:	69ba      	ldr	r2, [r7, #24]
 800ed7e:	1ad3      	subs	r3, r2, r3
 800ed80:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ed82:	683b      	ldr	r3, [r7, #0]
 800ed84:	681b      	ldr	r3, [r3, #0]
 800ed86:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed8a:	d102      	bne.n	800ed92 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ed8c:	2300      	movs	r3, #0
 800ed8e:	61fb      	str	r3, [r7, #28]
 800ed90:	e023      	b.n	800edda <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	681a      	ldr	r2, [r3, #0]
 800ed96:	4b15      	ldr	r3, [pc, #84]	@ (800edec <xTaskCheckForTimeOut+0xc4>)
 800ed98:	681b      	ldr	r3, [r3, #0]
 800ed9a:	429a      	cmp	r2, r3
 800ed9c:	d007      	beq.n	800edae <xTaskCheckForTimeOut+0x86>
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	685b      	ldr	r3, [r3, #4]
 800eda2:	69ba      	ldr	r2, [r7, #24]
 800eda4:	429a      	cmp	r2, r3
 800eda6:	d302      	bcc.n	800edae <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800eda8:	2301      	movs	r3, #1
 800edaa:	61fb      	str	r3, [r7, #28]
 800edac:	e015      	b.n	800edda <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800edae:	683b      	ldr	r3, [r7, #0]
 800edb0:	681b      	ldr	r3, [r3, #0]
 800edb2:	697a      	ldr	r2, [r7, #20]
 800edb4:	429a      	cmp	r2, r3
 800edb6:	d20b      	bcs.n	800edd0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800edb8:	683b      	ldr	r3, [r7, #0]
 800edba:	681a      	ldr	r2, [r3, #0]
 800edbc:	697b      	ldr	r3, [r7, #20]
 800edbe:	1ad2      	subs	r2, r2, r3
 800edc0:	683b      	ldr	r3, [r7, #0]
 800edc2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800edc4:	6878      	ldr	r0, [r7, #4]
 800edc6:	f7ff ff99 	bl	800ecfc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800edca:	2300      	movs	r3, #0
 800edcc:	61fb      	str	r3, [r7, #28]
 800edce:	e004      	b.n	800edda <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800edd0:	683b      	ldr	r3, [r7, #0]
 800edd2:	2200      	movs	r2, #0
 800edd4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800edd6:	2301      	movs	r3, #1
 800edd8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800edda:	f000 fe9f 	bl	800fb1c <vPortExitCritical>

	return xReturn;
 800edde:	69fb      	ldr	r3, [r7, #28]
}
 800ede0:	4618      	mov	r0, r3
 800ede2:	3720      	adds	r7, #32
 800ede4:	46bd      	mov	sp, r7
 800ede6:	bd80      	pop	{r7, pc}
 800ede8:	2400187c 	.word	0x2400187c
 800edec:	24001890 	.word	0x24001890

0800edf0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800edf0:	b480      	push	{r7}
 800edf2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800edf4:	4b03      	ldr	r3, [pc, #12]	@ (800ee04 <vTaskMissedYield+0x14>)
 800edf6:	2201      	movs	r2, #1
 800edf8:	601a      	str	r2, [r3, #0]
}
 800edfa:	bf00      	nop
 800edfc:	46bd      	mov	sp, r7
 800edfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee02:	4770      	bx	lr
 800ee04:	2400188c 	.word	0x2400188c

0800ee08 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ee08:	b580      	push	{r7, lr}
 800ee0a:	b082      	sub	sp, #8
 800ee0c:	af00      	add	r7, sp, #0
 800ee0e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ee10:	f000 f852 	bl	800eeb8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ee14:	4b06      	ldr	r3, [pc, #24]	@ (800ee30 <prvIdleTask+0x28>)
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	2b01      	cmp	r3, #1
 800ee1a:	d9f9      	bls.n	800ee10 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ee1c:	4b05      	ldr	r3, [pc, #20]	@ (800ee34 <prvIdleTask+0x2c>)
 800ee1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ee22:	601a      	str	r2, [r3, #0]
 800ee24:	f3bf 8f4f 	dsb	sy
 800ee28:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ee2c:	e7f0      	b.n	800ee10 <prvIdleTask+0x8>
 800ee2e:	bf00      	nop
 800ee30:	2400177c 	.word	0x2400177c
 800ee34:	e000ed04 	.word	0xe000ed04

0800ee38 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ee38:	b580      	push	{r7, lr}
 800ee3a:	b082      	sub	sp, #8
 800ee3c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ee3e:	2300      	movs	r3, #0
 800ee40:	607b      	str	r3, [r7, #4]
 800ee42:	e00c      	b.n	800ee5e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ee44:	687a      	ldr	r2, [r7, #4]
 800ee46:	4613      	mov	r3, r2
 800ee48:	009b      	lsls	r3, r3, #2
 800ee4a:	4413      	add	r3, r2
 800ee4c:	009b      	lsls	r3, r3, #2
 800ee4e:	4a12      	ldr	r2, [pc, #72]	@ (800ee98 <prvInitialiseTaskLists+0x60>)
 800ee50:	4413      	add	r3, r2
 800ee52:	4618      	mov	r0, r3
 800ee54:	f7fe fcb1 	bl	800d7ba <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	3301      	adds	r3, #1
 800ee5c:	607b      	str	r3, [r7, #4]
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	2b06      	cmp	r3, #6
 800ee62:	d9ef      	bls.n	800ee44 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ee64:	480d      	ldr	r0, [pc, #52]	@ (800ee9c <prvInitialiseTaskLists+0x64>)
 800ee66:	f7fe fca8 	bl	800d7ba <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ee6a:	480d      	ldr	r0, [pc, #52]	@ (800eea0 <prvInitialiseTaskLists+0x68>)
 800ee6c:	f7fe fca5 	bl	800d7ba <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ee70:	480c      	ldr	r0, [pc, #48]	@ (800eea4 <prvInitialiseTaskLists+0x6c>)
 800ee72:	f7fe fca2 	bl	800d7ba <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ee76:	480c      	ldr	r0, [pc, #48]	@ (800eea8 <prvInitialiseTaskLists+0x70>)
 800ee78:	f7fe fc9f 	bl	800d7ba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ee7c:	480b      	ldr	r0, [pc, #44]	@ (800eeac <prvInitialiseTaskLists+0x74>)
 800ee7e:	f7fe fc9c 	bl	800d7ba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ee82:	4b0b      	ldr	r3, [pc, #44]	@ (800eeb0 <prvInitialiseTaskLists+0x78>)
 800ee84:	4a05      	ldr	r2, [pc, #20]	@ (800ee9c <prvInitialiseTaskLists+0x64>)
 800ee86:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ee88:	4b0a      	ldr	r3, [pc, #40]	@ (800eeb4 <prvInitialiseTaskLists+0x7c>)
 800ee8a:	4a05      	ldr	r2, [pc, #20]	@ (800eea0 <prvInitialiseTaskLists+0x68>)
 800ee8c:	601a      	str	r2, [r3, #0]
}
 800ee8e:	bf00      	nop
 800ee90:	3708      	adds	r7, #8
 800ee92:	46bd      	mov	sp, r7
 800ee94:	bd80      	pop	{r7, pc}
 800ee96:	bf00      	nop
 800ee98:	2400177c 	.word	0x2400177c
 800ee9c:	24001808 	.word	0x24001808
 800eea0:	2400181c 	.word	0x2400181c
 800eea4:	24001838 	.word	0x24001838
 800eea8:	2400184c 	.word	0x2400184c
 800eeac:	24001864 	.word	0x24001864
 800eeb0:	24001830 	.word	0x24001830
 800eeb4:	24001834 	.word	0x24001834

0800eeb8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800eeb8:	b580      	push	{r7, lr}
 800eeba:	b082      	sub	sp, #8
 800eebc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800eebe:	e019      	b.n	800eef4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800eec0:	f000 fdfa 	bl	800fab8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eec4:	4b10      	ldr	r3, [pc, #64]	@ (800ef08 <prvCheckTasksWaitingTermination+0x50>)
 800eec6:	68db      	ldr	r3, [r3, #12]
 800eec8:	68db      	ldr	r3, [r3, #12]
 800eeca:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	3304      	adds	r3, #4
 800eed0:	4618      	mov	r0, r3
 800eed2:	f7fe fcfc 	bl	800d8ce <uxListRemove>
				--uxCurrentNumberOfTasks;
 800eed6:	4b0d      	ldr	r3, [pc, #52]	@ (800ef0c <prvCheckTasksWaitingTermination+0x54>)
 800eed8:	681b      	ldr	r3, [r3, #0]
 800eeda:	3b01      	subs	r3, #1
 800eedc:	4a0b      	ldr	r2, [pc, #44]	@ (800ef0c <prvCheckTasksWaitingTermination+0x54>)
 800eede:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800eee0:	4b0b      	ldr	r3, [pc, #44]	@ (800ef10 <prvCheckTasksWaitingTermination+0x58>)
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	3b01      	subs	r3, #1
 800eee6:	4a0a      	ldr	r2, [pc, #40]	@ (800ef10 <prvCheckTasksWaitingTermination+0x58>)
 800eee8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800eeea:	f000 fe17 	bl	800fb1c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800eeee:	6878      	ldr	r0, [r7, #4]
 800eef0:	f000 f810 	bl	800ef14 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800eef4:	4b06      	ldr	r3, [pc, #24]	@ (800ef10 <prvCheckTasksWaitingTermination+0x58>)
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	d1e1      	bne.n	800eec0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800eefc:	bf00      	nop
 800eefe:	bf00      	nop
 800ef00:	3708      	adds	r7, #8
 800ef02:	46bd      	mov	sp, r7
 800ef04:	bd80      	pop	{r7, pc}
 800ef06:	bf00      	nop
 800ef08:	2400184c 	.word	0x2400184c
 800ef0c:	24001878 	.word	0x24001878
 800ef10:	24001860 	.word	0x24001860

0800ef14 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ef14:	b580      	push	{r7, lr}
 800ef16:	b084      	sub	sp, #16
 800ef18:	af00      	add	r7, sp, #0
 800ef1a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	3354      	adds	r3, #84	@ 0x54
 800ef20:	4618      	mov	r0, r3
 800ef22:	f002 f95f 	bl	80111e4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	d108      	bne.n	800ef42 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ef34:	4618      	mov	r0, r3
 800ef36:	f000 ffaf 	bl	800fe98 <vPortFree>
				vPortFree( pxTCB );
 800ef3a:	6878      	ldr	r0, [r7, #4]
 800ef3c:	f000 ffac 	bl	800fe98 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ef40:	e019      	b.n	800ef76 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ef48:	2b01      	cmp	r3, #1
 800ef4a:	d103      	bne.n	800ef54 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ef4c:	6878      	ldr	r0, [r7, #4]
 800ef4e:	f000 ffa3 	bl	800fe98 <vPortFree>
	}
 800ef52:	e010      	b.n	800ef76 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ef5a:	2b02      	cmp	r3, #2
 800ef5c:	d00b      	beq.n	800ef76 <prvDeleteTCB+0x62>
	__asm volatile
 800ef5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef62:	f383 8811 	msr	BASEPRI, r3
 800ef66:	f3bf 8f6f 	isb	sy
 800ef6a:	f3bf 8f4f 	dsb	sy
 800ef6e:	60fb      	str	r3, [r7, #12]
}
 800ef70:	bf00      	nop
 800ef72:	bf00      	nop
 800ef74:	e7fd      	b.n	800ef72 <prvDeleteTCB+0x5e>
	}
 800ef76:	bf00      	nop
 800ef78:	3710      	adds	r7, #16
 800ef7a:	46bd      	mov	sp, r7
 800ef7c:	bd80      	pop	{r7, pc}
	...

0800ef80 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ef80:	b480      	push	{r7}
 800ef82:	b083      	sub	sp, #12
 800ef84:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ef86:	4b0c      	ldr	r3, [pc, #48]	@ (800efb8 <prvResetNextTaskUnblockTime+0x38>)
 800ef88:	681b      	ldr	r3, [r3, #0]
 800ef8a:	681b      	ldr	r3, [r3, #0]
 800ef8c:	2b00      	cmp	r3, #0
 800ef8e:	d104      	bne.n	800ef9a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ef90:	4b0a      	ldr	r3, [pc, #40]	@ (800efbc <prvResetNextTaskUnblockTime+0x3c>)
 800ef92:	f04f 32ff 	mov.w	r2, #4294967295
 800ef96:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ef98:	e008      	b.n	800efac <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ef9a:	4b07      	ldr	r3, [pc, #28]	@ (800efb8 <prvResetNextTaskUnblockTime+0x38>)
 800ef9c:	681b      	ldr	r3, [r3, #0]
 800ef9e:	68db      	ldr	r3, [r3, #12]
 800efa0:	68db      	ldr	r3, [r3, #12]
 800efa2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	685b      	ldr	r3, [r3, #4]
 800efa8:	4a04      	ldr	r2, [pc, #16]	@ (800efbc <prvResetNextTaskUnblockTime+0x3c>)
 800efaa:	6013      	str	r3, [r2, #0]
}
 800efac:	bf00      	nop
 800efae:	370c      	adds	r7, #12
 800efb0:	46bd      	mov	sp, r7
 800efb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efb6:	4770      	bx	lr
 800efb8:	24001830 	.word	0x24001830
 800efbc:	24001898 	.word	0x24001898

0800efc0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800efc0:	b480      	push	{r7}
 800efc2:	b083      	sub	sp, #12
 800efc4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800efc6:	4b0b      	ldr	r3, [pc, #44]	@ (800eff4 <xTaskGetSchedulerState+0x34>)
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	2b00      	cmp	r3, #0
 800efcc:	d102      	bne.n	800efd4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800efce:	2301      	movs	r3, #1
 800efd0:	607b      	str	r3, [r7, #4]
 800efd2:	e008      	b.n	800efe6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800efd4:	4b08      	ldr	r3, [pc, #32]	@ (800eff8 <xTaskGetSchedulerState+0x38>)
 800efd6:	681b      	ldr	r3, [r3, #0]
 800efd8:	2b00      	cmp	r3, #0
 800efda:	d102      	bne.n	800efe2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800efdc:	2302      	movs	r3, #2
 800efde:	607b      	str	r3, [r7, #4]
 800efe0:	e001      	b.n	800efe6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800efe2:	2300      	movs	r3, #0
 800efe4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800efe6:	687b      	ldr	r3, [r7, #4]
	}
 800efe8:	4618      	mov	r0, r3
 800efea:	370c      	adds	r7, #12
 800efec:	46bd      	mov	sp, r7
 800efee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eff2:	4770      	bx	lr
 800eff4:	24001884 	.word	0x24001884
 800eff8:	240018a0 	.word	0x240018a0

0800effc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800effc:	b580      	push	{r7, lr}
 800effe:	b086      	sub	sp, #24
 800f000:	af00      	add	r7, sp, #0
 800f002:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800f008:	2300      	movs	r3, #0
 800f00a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	2b00      	cmp	r3, #0
 800f010:	d070      	beq.n	800f0f4 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800f012:	4b3b      	ldr	r3, [pc, #236]	@ (800f100 <xTaskPriorityDisinherit+0x104>)
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	693a      	ldr	r2, [r7, #16]
 800f018:	429a      	cmp	r2, r3
 800f01a:	d00b      	beq.n	800f034 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800f01c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f020:	f383 8811 	msr	BASEPRI, r3
 800f024:	f3bf 8f6f 	isb	sy
 800f028:	f3bf 8f4f 	dsb	sy
 800f02c:	60fb      	str	r3, [r7, #12]
}
 800f02e:	bf00      	nop
 800f030:	bf00      	nop
 800f032:	e7fd      	b.n	800f030 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800f034:	693b      	ldr	r3, [r7, #16]
 800f036:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f038:	2b00      	cmp	r3, #0
 800f03a:	d10b      	bne.n	800f054 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800f03c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f040:	f383 8811 	msr	BASEPRI, r3
 800f044:	f3bf 8f6f 	isb	sy
 800f048:	f3bf 8f4f 	dsb	sy
 800f04c:	60bb      	str	r3, [r7, #8]
}
 800f04e:	bf00      	nop
 800f050:	bf00      	nop
 800f052:	e7fd      	b.n	800f050 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800f054:	693b      	ldr	r3, [r7, #16]
 800f056:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f058:	1e5a      	subs	r2, r3, #1
 800f05a:	693b      	ldr	r3, [r7, #16]
 800f05c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800f05e:	693b      	ldr	r3, [r7, #16]
 800f060:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f062:	693b      	ldr	r3, [r7, #16]
 800f064:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f066:	429a      	cmp	r2, r3
 800f068:	d044      	beq.n	800f0f4 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800f06a:	693b      	ldr	r3, [r7, #16]
 800f06c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f06e:	2b00      	cmp	r3, #0
 800f070:	d140      	bne.n	800f0f4 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f072:	693b      	ldr	r3, [r7, #16]
 800f074:	3304      	adds	r3, #4
 800f076:	4618      	mov	r0, r3
 800f078:	f7fe fc29 	bl	800d8ce <uxListRemove>
 800f07c:	4603      	mov	r3, r0
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d115      	bne.n	800f0ae <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800f082:	693b      	ldr	r3, [r7, #16]
 800f084:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f086:	491f      	ldr	r1, [pc, #124]	@ (800f104 <xTaskPriorityDisinherit+0x108>)
 800f088:	4613      	mov	r3, r2
 800f08a:	009b      	lsls	r3, r3, #2
 800f08c:	4413      	add	r3, r2
 800f08e:	009b      	lsls	r3, r3, #2
 800f090:	440b      	add	r3, r1
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	2b00      	cmp	r3, #0
 800f096:	d10a      	bne.n	800f0ae <xTaskPriorityDisinherit+0xb2>
 800f098:	693b      	ldr	r3, [r7, #16]
 800f09a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f09c:	2201      	movs	r2, #1
 800f09e:	fa02 f303 	lsl.w	r3, r2, r3
 800f0a2:	43da      	mvns	r2, r3
 800f0a4:	4b18      	ldr	r3, [pc, #96]	@ (800f108 <xTaskPriorityDisinherit+0x10c>)
 800f0a6:	681b      	ldr	r3, [r3, #0]
 800f0a8:	4013      	ands	r3, r2
 800f0aa:	4a17      	ldr	r2, [pc, #92]	@ (800f108 <xTaskPriorityDisinherit+0x10c>)
 800f0ac:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800f0ae:	693b      	ldr	r3, [r7, #16]
 800f0b0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f0b2:	693b      	ldr	r3, [r7, #16]
 800f0b4:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f0b6:	693b      	ldr	r3, [r7, #16]
 800f0b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0ba:	f1c3 0207 	rsb	r2, r3, #7
 800f0be:	693b      	ldr	r3, [r7, #16]
 800f0c0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800f0c2:	693b      	ldr	r3, [r7, #16]
 800f0c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0c6:	2201      	movs	r2, #1
 800f0c8:	409a      	lsls	r2, r3
 800f0ca:	4b0f      	ldr	r3, [pc, #60]	@ (800f108 <xTaskPriorityDisinherit+0x10c>)
 800f0cc:	681b      	ldr	r3, [r3, #0]
 800f0ce:	4313      	orrs	r3, r2
 800f0d0:	4a0d      	ldr	r2, [pc, #52]	@ (800f108 <xTaskPriorityDisinherit+0x10c>)
 800f0d2:	6013      	str	r3, [r2, #0]
 800f0d4:	693b      	ldr	r3, [r7, #16]
 800f0d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f0d8:	4613      	mov	r3, r2
 800f0da:	009b      	lsls	r3, r3, #2
 800f0dc:	4413      	add	r3, r2
 800f0de:	009b      	lsls	r3, r3, #2
 800f0e0:	4a08      	ldr	r2, [pc, #32]	@ (800f104 <xTaskPriorityDisinherit+0x108>)
 800f0e2:	441a      	add	r2, r3
 800f0e4:	693b      	ldr	r3, [r7, #16]
 800f0e6:	3304      	adds	r3, #4
 800f0e8:	4619      	mov	r1, r3
 800f0ea:	4610      	mov	r0, r2
 800f0ec:	f7fe fb92 	bl	800d814 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800f0f0:	2301      	movs	r3, #1
 800f0f2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f0f4:	697b      	ldr	r3, [r7, #20]
	}
 800f0f6:	4618      	mov	r0, r3
 800f0f8:	3718      	adds	r7, #24
 800f0fa:	46bd      	mov	sp, r7
 800f0fc:	bd80      	pop	{r7, pc}
 800f0fe:	bf00      	nop
 800f100:	24001778 	.word	0x24001778
 800f104:	2400177c 	.word	0x2400177c
 800f108:	24001880 	.word	0x24001880

0800f10c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f10c:	b580      	push	{r7, lr}
 800f10e:	b084      	sub	sp, #16
 800f110:	af00      	add	r7, sp, #0
 800f112:	6078      	str	r0, [r7, #4]
 800f114:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f116:	4b29      	ldr	r3, [pc, #164]	@ (800f1bc <prvAddCurrentTaskToDelayedList+0xb0>)
 800f118:	681b      	ldr	r3, [r3, #0]
 800f11a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f11c:	4b28      	ldr	r3, [pc, #160]	@ (800f1c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f11e:	681b      	ldr	r3, [r3, #0]
 800f120:	3304      	adds	r3, #4
 800f122:	4618      	mov	r0, r3
 800f124:	f7fe fbd3 	bl	800d8ce <uxListRemove>
 800f128:	4603      	mov	r3, r0
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	d10b      	bne.n	800f146 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800f12e:	4b24      	ldr	r3, [pc, #144]	@ (800f1c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f130:	681b      	ldr	r3, [r3, #0]
 800f132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f134:	2201      	movs	r2, #1
 800f136:	fa02 f303 	lsl.w	r3, r2, r3
 800f13a:	43da      	mvns	r2, r3
 800f13c:	4b21      	ldr	r3, [pc, #132]	@ (800f1c4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800f13e:	681b      	ldr	r3, [r3, #0]
 800f140:	4013      	ands	r3, r2
 800f142:	4a20      	ldr	r2, [pc, #128]	@ (800f1c4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800f144:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f14c:	d10a      	bne.n	800f164 <prvAddCurrentTaskToDelayedList+0x58>
 800f14e:	683b      	ldr	r3, [r7, #0]
 800f150:	2b00      	cmp	r3, #0
 800f152:	d007      	beq.n	800f164 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f154:	4b1a      	ldr	r3, [pc, #104]	@ (800f1c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f156:	681b      	ldr	r3, [r3, #0]
 800f158:	3304      	adds	r3, #4
 800f15a:	4619      	mov	r1, r3
 800f15c:	481a      	ldr	r0, [pc, #104]	@ (800f1c8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800f15e:	f7fe fb59 	bl	800d814 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f162:	e026      	b.n	800f1b2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f164:	68fa      	ldr	r2, [r7, #12]
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	4413      	add	r3, r2
 800f16a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f16c:	4b14      	ldr	r3, [pc, #80]	@ (800f1c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	68ba      	ldr	r2, [r7, #8]
 800f172:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f174:	68ba      	ldr	r2, [r7, #8]
 800f176:	68fb      	ldr	r3, [r7, #12]
 800f178:	429a      	cmp	r2, r3
 800f17a:	d209      	bcs.n	800f190 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f17c:	4b13      	ldr	r3, [pc, #76]	@ (800f1cc <prvAddCurrentTaskToDelayedList+0xc0>)
 800f17e:	681a      	ldr	r2, [r3, #0]
 800f180:	4b0f      	ldr	r3, [pc, #60]	@ (800f1c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f182:	681b      	ldr	r3, [r3, #0]
 800f184:	3304      	adds	r3, #4
 800f186:	4619      	mov	r1, r3
 800f188:	4610      	mov	r0, r2
 800f18a:	f7fe fb67 	bl	800d85c <vListInsert>
}
 800f18e:	e010      	b.n	800f1b2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f190:	4b0f      	ldr	r3, [pc, #60]	@ (800f1d0 <prvAddCurrentTaskToDelayedList+0xc4>)
 800f192:	681a      	ldr	r2, [r3, #0]
 800f194:	4b0a      	ldr	r3, [pc, #40]	@ (800f1c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f196:	681b      	ldr	r3, [r3, #0]
 800f198:	3304      	adds	r3, #4
 800f19a:	4619      	mov	r1, r3
 800f19c:	4610      	mov	r0, r2
 800f19e:	f7fe fb5d 	bl	800d85c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f1a2:	4b0c      	ldr	r3, [pc, #48]	@ (800f1d4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800f1a4:	681b      	ldr	r3, [r3, #0]
 800f1a6:	68ba      	ldr	r2, [r7, #8]
 800f1a8:	429a      	cmp	r2, r3
 800f1aa:	d202      	bcs.n	800f1b2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800f1ac:	4a09      	ldr	r2, [pc, #36]	@ (800f1d4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800f1ae:	68bb      	ldr	r3, [r7, #8]
 800f1b0:	6013      	str	r3, [r2, #0]
}
 800f1b2:	bf00      	nop
 800f1b4:	3710      	adds	r7, #16
 800f1b6:	46bd      	mov	sp, r7
 800f1b8:	bd80      	pop	{r7, pc}
 800f1ba:	bf00      	nop
 800f1bc:	2400187c 	.word	0x2400187c
 800f1c0:	24001778 	.word	0x24001778
 800f1c4:	24001880 	.word	0x24001880
 800f1c8:	24001864 	.word	0x24001864
 800f1cc:	24001834 	.word	0x24001834
 800f1d0:	24001830 	.word	0x24001830
 800f1d4:	24001898 	.word	0x24001898

0800f1d8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800f1d8:	b580      	push	{r7, lr}
 800f1da:	b08a      	sub	sp, #40	@ 0x28
 800f1dc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800f1de:	2300      	movs	r3, #0
 800f1e0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800f1e2:	f000 faf7 	bl	800f7d4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800f1e6:	4b1d      	ldr	r3, [pc, #116]	@ (800f25c <xTimerCreateTimerTask+0x84>)
 800f1e8:	681b      	ldr	r3, [r3, #0]
 800f1ea:	2b00      	cmp	r3, #0
 800f1ec:	d021      	beq.n	800f232 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800f1ee:	2300      	movs	r3, #0
 800f1f0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800f1f2:	2300      	movs	r3, #0
 800f1f4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800f1f6:	1d3a      	adds	r2, r7, #4
 800f1f8:	f107 0108 	add.w	r1, r7, #8
 800f1fc:	f107 030c 	add.w	r3, r7, #12
 800f200:	4618      	mov	r0, r3
 800f202:	f7f3 fa73 	bl	80026ec <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800f206:	6879      	ldr	r1, [r7, #4]
 800f208:	68bb      	ldr	r3, [r7, #8]
 800f20a:	68fa      	ldr	r2, [r7, #12]
 800f20c:	9202      	str	r2, [sp, #8]
 800f20e:	9301      	str	r3, [sp, #4]
 800f210:	2302      	movs	r3, #2
 800f212:	9300      	str	r3, [sp, #0]
 800f214:	2300      	movs	r3, #0
 800f216:	460a      	mov	r2, r1
 800f218:	4911      	ldr	r1, [pc, #68]	@ (800f260 <xTimerCreateTimerTask+0x88>)
 800f21a:	4812      	ldr	r0, [pc, #72]	@ (800f264 <xTimerCreateTimerTask+0x8c>)
 800f21c:	f7ff f87c 	bl	800e318 <xTaskCreateStatic>
 800f220:	4603      	mov	r3, r0
 800f222:	4a11      	ldr	r2, [pc, #68]	@ (800f268 <xTimerCreateTimerTask+0x90>)
 800f224:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800f226:	4b10      	ldr	r3, [pc, #64]	@ (800f268 <xTimerCreateTimerTask+0x90>)
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	2b00      	cmp	r3, #0
 800f22c:	d001      	beq.n	800f232 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800f22e:	2301      	movs	r3, #1
 800f230:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800f232:	697b      	ldr	r3, [r7, #20]
 800f234:	2b00      	cmp	r3, #0
 800f236:	d10b      	bne.n	800f250 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800f238:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f23c:	f383 8811 	msr	BASEPRI, r3
 800f240:	f3bf 8f6f 	isb	sy
 800f244:	f3bf 8f4f 	dsb	sy
 800f248:	613b      	str	r3, [r7, #16]
}
 800f24a:	bf00      	nop
 800f24c:	bf00      	nop
 800f24e:	e7fd      	b.n	800f24c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800f250:	697b      	ldr	r3, [r7, #20]
}
 800f252:	4618      	mov	r0, r3
 800f254:	3718      	adds	r7, #24
 800f256:	46bd      	mov	sp, r7
 800f258:	bd80      	pop	{r7, pc}
 800f25a:	bf00      	nop
 800f25c:	240018d4 	.word	0x240018d4
 800f260:	08011db0 	.word	0x08011db0
 800f264:	0800f3a5 	.word	0x0800f3a5
 800f268:	240018d8 	.word	0x240018d8

0800f26c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800f26c:	b580      	push	{r7, lr}
 800f26e:	b08a      	sub	sp, #40	@ 0x28
 800f270:	af00      	add	r7, sp, #0
 800f272:	60f8      	str	r0, [r7, #12]
 800f274:	60b9      	str	r1, [r7, #8]
 800f276:	607a      	str	r2, [r7, #4]
 800f278:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800f27a:	2300      	movs	r3, #0
 800f27c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800f27e:	68fb      	ldr	r3, [r7, #12]
 800f280:	2b00      	cmp	r3, #0
 800f282:	d10b      	bne.n	800f29c <xTimerGenericCommand+0x30>
	__asm volatile
 800f284:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f288:	f383 8811 	msr	BASEPRI, r3
 800f28c:	f3bf 8f6f 	isb	sy
 800f290:	f3bf 8f4f 	dsb	sy
 800f294:	623b      	str	r3, [r7, #32]
}
 800f296:	bf00      	nop
 800f298:	bf00      	nop
 800f29a:	e7fd      	b.n	800f298 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800f29c:	4b19      	ldr	r3, [pc, #100]	@ (800f304 <xTimerGenericCommand+0x98>)
 800f29e:	681b      	ldr	r3, [r3, #0]
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	d02a      	beq.n	800f2fa <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800f2a4:	68bb      	ldr	r3, [r7, #8]
 800f2a6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800f2ac:	68fb      	ldr	r3, [r7, #12]
 800f2ae:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800f2b0:	68bb      	ldr	r3, [r7, #8]
 800f2b2:	2b05      	cmp	r3, #5
 800f2b4:	dc18      	bgt.n	800f2e8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800f2b6:	f7ff fe83 	bl	800efc0 <xTaskGetSchedulerState>
 800f2ba:	4603      	mov	r3, r0
 800f2bc:	2b02      	cmp	r3, #2
 800f2be:	d109      	bne.n	800f2d4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800f2c0:	4b10      	ldr	r3, [pc, #64]	@ (800f304 <xTimerGenericCommand+0x98>)
 800f2c2:	6818      	ldr	r0, [r3, #0]
 800f2c4:	f107 0114 	add.w	r1, r7, #20
 800f2c8:	2300      	movs	r3, #0
 800f2ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f2cc:	f7fe fc34 	bl	800db38 <xQueueGenericSend>
 800f2d0:	6278      	str	r0, [r7, #36]	@ 0x24
 800f2d2:	e012      	b.n	800f2fa <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800f2d4:	4b0b      	ldr	r3, [pc, #44]	@ (800f304 <xTimerGenericCommand+0x98>)
 800f2d6:	6818      	ldr	r0, [r3, #0]
 800f2d8:	f107 0114 	add.w	r1, r7, #20
 800f2dc:	2300      	movs	r3, #0
 800f2de:	2200      	movs	r2, #0
 800f2e0:	f7fe fc2a 	bl	800db38 <xQueueGenericSend>
 800f2e4:	6278      	str	r0, [r7, #36]	@ 0x24
 800f2e6:	e008      	b.n	800f2fa <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800f2e8:	4b06      	ldr	r3, [pc, #24]	@ (800f304 <xTimerGenericCommand+0x98>)
 800f2ea:	6818      	ldr	r0, [r3, #0]
 800f2ec:	f107 0114 	add.w	r1, r7, #20
 800f2f0:	2300      	movs	r3, #0
 800f2f2:	683a      	ldr	r2, [r7, #0]
 800f2f4:	f7fe fd22 	bl	800dd3c <xQueueGenericSendFromISR>
 800f2f8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800f2fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f2fc:	4618      	mov	r0, r3
 800f2fe:	3728      	adds	r7, #40	@ 0x28
 800f300:	46bd      	mov	sp, r7
 800f302:	bd80      	pop	{r7, pc}
 800f304:	240018d4 	.word	0x240018d4

0800f308 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800f308:	b580      	push	{r7, lr}
 800f30a:	b088      	sub	sp, #32
 800f30c:	af02      	add	r7, sp, #8
 800f30e:	6078      	str	r0, [r7, #4]
 800f310:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f312:	4b23      	ldr	r3, [pc, #140]	@ (800f3a0 <prvProcessExpiredTimer+0x98>)
 800f314:	681b      	ldr	r3, [r3, #0]
 800f316:	68db      	ldr	r3, [r3, #12]
 800f318:	68db      	ldr	r3, [r3, #12]
 800f31a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f31c:	697b      	ldr	r3, [r7, #20]
 800f31e:	3304      	adds	r3, #4
 800f320:	4618      	mov	r0, r3
 800f322:	f7fe fad4 	bl	800d8ce <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f326:	697b      	ldr	r3, [r7, #20]
 800f328:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f32c:	f003 0304 	and.w	r3, r3, #4
 800f330:	2b00      	cmp	r3, #0
 800f332:	d023      	beq.n	800f37c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800f334:	697b      	ldr	r3, [r7, #20]
 800f336:	699a      	ldr	r2, [r3, #24]
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	18d1      	adds	r1, r2, r3
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	683a      	ldr	r2, [r7, #0]
 800f340:	6978      	ldr	r0, [r7, #20]
 800f342:	f000 f8d5 	bl	800f4f0 <prvInsertTimerInActiveList>
 800f346:	4603      	mov	r3, r0
 800f348:	2b00      	cmp	r3, #0
 800f34a:	d020      	beq.n	800f38e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f34c:	2300      	movs	r3, #0
 800f34e:	9300      	str	r3, [sp, #0]
 800f350:	2300      	movs	r3, #0
 800f352:	687a      	ldr	r2, [r7, #4]
 800f354:	2100      	movs	r1, #0
 800f356:	6978      	ldr	r0, [r7, #20]
 800f358:	f7ff ff88 	bl	800f26c <xTimerGenericCommand>
 800f35c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800f35e:	693b      	ldr	r3, [r7, #16]
 800f360:	2b00      	cmp	r3, #0
 800f362:	d114      	bne.n	800f38e <prvProcessExpiredTimer+0x86>
	__asm volatile
 800f364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f368:	f383 8811 	msr	BASEPRI, r3
 800f36c:	f3bf 8f6f 	isb	sy
 800f370:	f3bf 8f4f 	dsb	sy
 800f374:	60fb      	str	r3, [r7, #12]
}
 800f376:	bf00      	nop
 800f378:	bf00      	nop
 800f37a:	e7fd      	b.n	800f378 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f37c:	697b      	ldr	r3, [r7, #20]
 800f37e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f382:	f023 0301 	bic.w	r3, r3, #1
 800f386:	b2da      	uxtb	r2, r3
 800f388:	697b      	ldr	r3, [r7, #20]
 800f38a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f38e:	697b      	ldr	r3, [r7, #20]
 800f390:	6a1b      	ldr	r3, [r3, #32]
 800f392:	6978      	ldr	r0, [r7, #20]
 800f394:	4798      	blx	r3
}
 800f396:	bf00      	nop
 800f398:	3718      	adds	r7, #24
 800f39a:	46bd      	mov	sp, r7
 800f39c:	bd80      	pop	{r7, pc}
 800f39e:	bf00      	nop
 800f3a0:	240018cc 	.word	0x240018cc

0800f3a4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800f3a4:	b580      	push	{r7, lr}
 800f3a6:	b084      	sub	sp, #16
 800f3a8:	af00      	add	r7, sp, #0
 800f3aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f3ac:	f107 0308 	add.w	r3, r7, #8
 800f3b0:	4618      	mov	r0, r3
 800f3b2:	f000 f859 	bl	800f468 <prvGetNextExpireTime>
 800f3b6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800f3b8:	68bb      	ldr	r3, [r7, #8]
 800f3ba:	4619      	mov	r1, r3
 800f3bc:	68f8      	ldr	r0, [r7, #12]
 800f3be:	f000 f805 	bl	800f3cc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800f3c2:	f000 f8d7 	bl	800f574 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f3c6:	bf00      	nop
 800f3c8:	e7f0      	b.n	800f3ac <prvTimerTask+0x8>
	...

0800f3cc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800f3cc:	b580      	push	{r7, lr}
 800f3ce:	b084      	sub	sp, #16
 800f3d0:	af00      	add	r7, sp, #0
 800f3d2:	6078      	str	r0, [r7, #4]
 800f3d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800f3d6:	f7ff fa01 	bl	800e7dc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f3da:	f107 0308 	add.w	r3, r7, #8
 800f3de:	4618      	mov	r0, r3
 800f3e0:	f000 f866 	bl	800f4b0 <prvSampleTimeNow>
 800f3e4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800f3e6:	68bb      	ldr	r3, [r7, #8]
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	d130      	bne.n	800f44e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800f3ec:	683b      	ldr	r3, [r7, #0]
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	d10a      	bne.n	800f408 <prvProcessTimerOrBlockTask+0x3c>
 800f3f2:	687a      	ldr	r2, [r7, #4]
 800f3f4:	68fb      	ldr	r3, [r7, #12]
 800f3f6:	429a      	cmp	r2, r3
 800f3f8:	d806      	bhi.n	800f408 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800f3fa:	f7ff f9fd 	bl	800e7f8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800f3fe:	68f9      	ldr	r1, [r7, #12]
 800f400:	6878      	ldr	r0, [r7, #4]
 800f402:	f7ff ff81 	bl	800f308 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800f406:	e024      	b.n	800f452 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800f408:	683b      	ldr	r3, [r7, #0]
 800f40a:	2b00      	cmp	r3, #0
 800f40c:	d008      	beq.n	800f420 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800f40e:	4b13      	ldr	r3, [pc, #76]	@ (800f45c <prvProcessTimerOrBlockTask+0x90>)
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	681b      	ldr	r3, [r3, #0]
 800f414:	2b00      	cmp	r3, #0
 800f416:	d101      	bne.n	800f41c <prvProcessTimerOrBlockTask+0x50>
 800f418:	2301      	movs	r3, #1
 800f41a:	e000      	b.n	800f41e <prvProcessTimerOrBlockTask+0x52>
 800f41c:	2300      	movs	r3, #0
 800f41e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800f420:	4b0f      	ldr	r3, [pc, #60]	@ (800f460 <prvProcessTimerOrBlockTask+0x94>)
 800f422:	6818      	ldr	r0, [r3, #0]
 800f424:	687a      	ldr	r2, [r7, #4]
 800f426:	68fb      	ldr	r3, [r7, #12]
 800f428:	1ad3      	subs	r3, r2, r3
 800f42a:	683a      	ldr	r2, [r7, #0]
 800f42c:	4619      	mov	r1, r3
 800f42e:	f7fe ff3f 	bl	800e2b0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800f432:	f7ff f9e1 	bl	800e7f8 <xTaskResumeAll>
 800f436:	4603      	mov	r3, r0
 800f438:	2b00      	cmp	r3, #0
 800f43a:	d10a      	bne.n	800f452 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800f43c:	4b09      	ldr	r3, [pc, #36]	@ (800f464 <prvProcessTimerOrBlockTask+0x98>)
 800f43e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f442:	601a      	str	r2, [r3, #0]
 800f444:	f3bf 8f4f 	dsb	sy
 800f448:	f3bf 8f6f 	isb	sy
}
 800f44c:	e001      	b.n	800f452 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800f44e:	f7ff f9d3 	bl	800e7f8 <xTaskResumeAll>
}
 800f452:	bf00      	nop
 800f454:	3710      	adds	r7, #16
 800f456:	46bd      	mov	sp, r7
 800f458:	bd80      	pop	{r7, pc}
 800f45a:	bf00      	nop
 800f45c:	240018d0 	.word	0x240018d0
 800f460:	240018d4 	.word	0x240018d4
 800f464:	e000ed04 	.word	0xe000ed04

0800f468 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800f468:	b480      	push	{r7}
 800f46a:	b085      	sub	sp, #20
 800f46c:	af00      	add	r7, sp, #0
 800f46e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800f470:	4b0e      	ldr	r3, [pc, #56]	@ (800f4ac <prvGetNextExpireTime+0x44>)
 800f472:	681b      	ldr	r3, [r3, #0]
 800f474:	681b      	ldr	r3, [r3, #0]
 800f476:	2b00      	cmp	r3, #0
 800f478:	d101      	bne.n	800f47e <prvGetNextExpireTime+0x16>
 800f47a:	2201      	movs	r2, #1
 800f47c:	e000      	b.n	800f480 <prvGetNextExpireTime+0x18>
 800f47e:	2200      	movs	r2, #0
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	681b      	ldr	r3, [r3, #0]
 800f488:	2b00      	cmp	r3, #0
 800f48a:	d105      	bne.n	800f498 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f48c:	4b07      	ldr	r3, [pc, #28]	@ (800f4ac <prvGetNextExpireTime+0x44>)
 800f48e:	681b      	ldr	r3, [r3, #0]
 800f490:	68db      	ldr	r3, [r3, #12]
 800f492:	681b      	ldr	r3, [r3, #0]
 800f494:	60fb      	str	r3, [r7, #12]
 800f496:	e001      	b.n	800f49c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800f498:	2300      	movs	r3, #0
 800f49a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800f49c:	68fb      	ldr	r3, [r7, #12]
}
 800f49e:	4618      	mov	r0, r3
 800f4a0:	3714      	adds	r7, #20
 800f4a2:	46bd      	mov	sp, r7
 800f4a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4a8:	4770      	bx	lr
 800f4aa:	bf00      	nop
 800f4ac:	240018cc 	.word	0x240018cc

0800f4b0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800f4b0:	b580      	push	{r7, lr}
 800f4b2:	b084      	sub	sp, #16
 800f4b4:	af00      	add	r7, sp, #0
 800f4b6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800f4b8:	f7ff fa3c 	bl	800e934 <xTaskGetTickCount>
 800f4bc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800f4be:	4b0b      	ldr	r3, [pc, #44]	@ (800f4ec <prvSampleTimeNow+0x3c>)
 800f4c0:	681b      	ldr	r3, [r3, #0]
 800f4c2:	68fa      	ldr	r2, [r7, #12]
 800f4c4:	429a      	cmp	r2, r3
 800f4c6:	d205      	bcs.n	800f4d4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800f4c8:	f000 f91e 	bl	800f708 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	2201      	movs	r2, #1
 800f4d0:	601a      	str	r2, [r3, #0]
 800f4d2:	e002      	b.n	800f4da <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	2200      	movs	r2, #0
 800f4d8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800f4da:	4a04      	ldr	r2, [pc, #16]	@ (800f4ec <prvSampleTimeNow+0x3c>)
 800f4dc:	68fb      	ldr	r3, [r7, #12]
 800f4de:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800f4e0:	68fb      	ldr	r3, [r7, #12]
}
 800f4e2:	4618      	mov	r0, r3
 800f4e4:	3710      	adds	r7, #16
 800f4e6:	46bd      	mov	sp, r7
 800f4e8:	bd80      	pop	{r7, pc}
 800f4ea:	bf00      	nop
 800f4ec:	240018dc 	.word	0x240018dc

0800f4f0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800f4f0:	b580      	push	{r7, lr}
 800f4f2:	b086      	sub	sp, #24
 800f4f4:	af00      	add	r7, sp, #0
 800f4f6:	60f8      	str	r0, [r7, #12]
 800f4f8:	60b9      	str	r1, [r7, #8]
 800f4fa:	607a      	str	r2, [r7, #4]
 800f4fc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800f4fe:	2300      	movs	r3, #0
 800f500:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800f502:	68fb      	ldr	r3, [r7, #12]
 800f504:	68ba      	ldr	r2, [r7, #8]
 800f506:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f508:	68fb      	ldr	r3, [r7, #12]
 800f50a:	68fa      	ldr	r2, [r7, #12]
 800f50c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800f50e:	68ba      	ldr	r2, [r7, #8]
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	429a      	cmp	r2, r3
 800f514:	d812      	bhi.n	800f53c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f516:	687a      	ldr	r2, [r7, #4]
 800f518:	683b      	ldr	r3, [r7, #0]
 800f51a:	1ad2      	subs	r2, r2, r3
 800f51c:	68fb      	ldr	r3, [r7, #12]
 800f51e:	699b      	ldr	r3, [r3, #24]
 800f520:	429a      	cmp	r2, r3
 800f522:	d302      	bcc.n	800f52a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800f524:	2301      	movs	r3, #1
 800f526:	617b      	str	r3, [r7, #20]
 800f528:	e01b      	b.n	800f562 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800f52a:	4b10      	ldr	r3, [pc, #64]	@ (800f56c <prvInsertTimerInActiveList+0x7c>)
 800f52c:	681a      	ldr	r2, [r3, #0]
 800f52e:	68fb      	ldr	r3, [r7, #12]
 800f530:	3304      	adds	r3, #4
 800f532:	4619      	mov	r1, r3
 800f534:	4610      	mov	r0, r2
 800f536:	f7fe f991 	bl	800d85c <vListInsert>
 800f53a:	e012      	b.n	800f562 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800f53c:	687a      	ldr	r2, [r7, #4]
 800f53e:	683b      	ldr	r3, [r7, #0]
 800f540:	429a      	cmp	r2, r3
 800f542:	d206      	bcs.n	800f552 <prvInsertTimerInActiveList+0x62>
 800f544:	68ba      	ldr	r2, [r7, #8]
 800f546:	683b      	ldr	r3, [r7, #0]
 800f548:	429a      	cmp	r2, r3
 800f54a:	d302      	bcc.n	800f552 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800f54c:	2301      	movs	r3, #1
 800f54e:	617b      	str	r3, [r7, #20]
 800f550:	e007      	b.n	800f562 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f552:	4b07      	ldr	r3, [pc, #28]	@ (800f570 <prvInsertTimerInActiveList+0x80>)
 800f554:	681a      	ldr	r2, [r3, #0]
 800f556:	68fb      	ldr	r3, [r7, #12]
 800f558:	3304      	adds	r3, #4
 800f55a:	4619      	mov	r1, r3
 800f55c:	4610      	mov	r0, r2
 800f55e:	f7fe f97d 	bl	800d85c <vListInsert>
		}
	}

	return xProcessTimerNow;
 800f562:	697b      	ldr	r3, [r7, #20]
}
 800f564:	4618      	mov	r0, r3
 800f566:	3718      	adds	r7, #24
 800f568:	46bd      	mov	sp, r7
 800f56a:	bd80      	pop	{r7, pc}
 800f56c:	240018d0 	.word	0x240018d0
 800f570:	240018cc 	.word	0x240018cc

0800f574 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800f574:	b580      	push	{r7, lr}
 800f576:	b08c      	sub	sp, #48	@ 0x30
 800f578:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f57a:	e0b2      	b.n	800f6e2 <prvProcessReceivedCommands+0x16e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800f57c:	68bb      	ldr	r3, [r7, #8]
 800f57e:	2b00      	cmp	r3, #0
 800f580:	f2c0 80af 	blt.w	800f6e2 <prvProcessReceivedCommands+0x16e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800f584:	693b      	ldr	r3, [r7, #16]
 800f586:	627b      	str	r3, [r7, #36]	@ 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800f588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f58a:	695b      	ldr	r3, [r3, #20]
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	d004      	beq.n	800f59a <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f592:	3304      	adds	r3, #4
 800f594:	4618      	mov	r0, r3
 800f596:	f7fe f99a 	bl	800d8ce <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f59a:	1d3b      	adds	r3, r7, #4
 800f59c:	4618      	mov	r0, r3
 800f59e:	f7ff ff87 	bl	800f4b0 <prvSampleTimeNow>
 800f5a2:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800f5a4:	68bb      	ldr	r3, [r7, #8]
 800f5a6:	2b09      	cmp	r3, #9
 800f5a8:	f200 8098 	bhi.w	800f6dc <prvProcessReceivedCommands+0x168>
 800f5ac:	a201      	add	r2, pc, #4	@ (adr r2, 800f5b4 <prvProcessReceivedCommands+0x40>)
 800f5ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f5b2:	bf00      	nop
 800f5b4:	0800f5dd 	.word	0x0800f5dd
 800f5b8:	0800f5dd 	.word	0x0800f5dd
 800f5bc:	0800f5dd 	.word	0x0800f5dd
 800f5c0:	0800f653 	.word	0x0800f653
 800f5c4:	0800f667 	.word	0x0800f667
 800f5c8:	0800f6b3 	.word	0x0800f6b3
 800f5cc:	0800f5dd 	.word	0x0800f5dd
 800f5d0:	0800f5dd 	.word	0x0800f5dd
 800f5d4:	0800f653 	.word	0x0800f653
 800f5d8:	0800f667 	.word	0x0800f667
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f5dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5de:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f5e2:	f043 0301 	orr.w	r3, r3, #1
 800f5e6:	b2da      	uxtb	r2, r3
 800f5e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5ea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800f5ee:	68fa      	ldr	r2, [r7, #12]
 800f5f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5f2:	699b      	ldr	r3, [r3, #24]
 800f5f4:	18d1      	adds	r1, r2, r3
 800f5f6:	68fb      	ldr	r3, [r7, #12]
 800f5f8:	6a3a      	ldr	r2, [r7, #32]
 800f5fa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f5fc:	f7ff ff78 	bl	800f4f0 <prvInsertTimerInActiveList>
 800f600:	4603      	mov	r3, r0
 800f602:	2b00      	cmp	r3, #0
 800f604:	d06c      	beq.n	800f6e0 <prvProcessReceivedCommands+0x16c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f608:	6a1b      	ldr	r3, [r3, #32]
 800f60a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f60c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f60e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f610:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f614:	f003 0304 	and.w	r3, r3, #4
 800f618:	2b00      	cmp	r3, #0
 800f61a:	d061      	beq.n	800f6e0 <prvProcessReceivedCommands+0x16c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800f61c:	68fa      	ldr	r2, [r7, #12]
 800f61e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f620:	699b      	ldr	r3, [r3, #24]
 800f622:	441a      	add	r2, r3
 800f624:	2300      	movs	r3, #0
 800f626:	9300      	str	r3, [sp, #0]
 800f628:	2300      	movs	r3, #0
 800f62a:	2100      	movs	r1, #0
 800f62c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f62e:	f7ff fe1d 	bl	800f26c <xTimerGenericCommand>
 800f632:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800f634:	69fb      	ldr	r3, [r7, #28]
 800f636:	2b00      	cmp	r3, #0
 800f638:	d152      	bne.n	800f6e0 <prvProcessReceivedCommands+0x16c>
	__asm volatile
 800f63a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f63e:	f383 8811 	msr	BASEPRI, r3
 800f642:	f3bf 8f6f 	isb	sy
 800f646:	f3bf 8f4f 	dsb	sy
 800f64a:	61bb      	str	r3, [r7, #24]
}
 800f64c:	bf00      	nop
 800f64e:	bf00      	nop
 800f650:	e7fd      	b.n	800f64e <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f654:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f658:	f023 0301 	bic.w	r3, r3, #1
 800f65c:	b2da      	uxtb	r2, r3
 800f65e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f660:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800f664:	e03d      	b.n	800f6e2 <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f668:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f66c:	f043 0301 	orr.w	r3, r3, #1
 800f670:	b2da      	uxtb	r2, r3
 800f672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f674:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800f678:	68fa      	ldr	r2, [r7, #12]
 800f67a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f67c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f67e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f680:	699b      	ldr	r3, [r3, #24]
 800f682:	2b00      	cmp	r3, #0
 800f684:	d10b      	bne.n	800f69e <prvProcessReceivedCommands+0x12a>
	__asm volatile
 800f686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f68a:	f383 8811 	msr	BASEPRI, r3
 800f68e:	f3bf 8f6f 	isb	sy
 800f692:	f3bf 8f4f 	dsb	sy
 800f696:	617b      	str	r3, [r7, #20]
}
 800f698:	bf00      	nop
 800f69a:	bf00      	nop
 800f69c:	e7fd      	b.n	800f69a <prvProcessReceivedCommands+0x126>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800f69e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6a0:	699a      	ldr	r2, [r3, #24]
 800f6a2:	6a3b      	ldr	r3, [r7, #32]
 800f6a4:	18d1      	adds	r1, r2, r3
 800f6a6:	6a3b      	ldr	r3, [r7, #32]
 800f6a8:	6a3a      	ldr	r2, [r7, #32]
 800f6aa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f6ac:	f7ff ff20 	bl	800f4f0 <prvInsertTimerInActiveList>
					break;
 800f6b0:	e017      	b.n	800f6e2 <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800f6b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f6b8:	f003 0302 	and.w	r3, r3, #2
 800f6bc:	2b00      	cmp	r3, #0
 800f6be:	d103      	bne.n	800f6c8 <prvProcessReceivedCommands+0x154>
						{
							vPortFree( pxTimer );
 800f6c0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f6c2:	f000 fbe9 	bl	800fe98 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800f6c6:	e00c      	b.n	800f6e2 <prvProcessReceivedCommands+0x16e>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f6c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6ca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f6ce:	f023 0301 	bic.w	r3, r3, #1
 800f6d2:	b2da      	uxtb	r2, r3
 800f6d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6d6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800f6da:	e002      	b.n	800f6e2 <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
 800f6dc:	bf00      	nop
 800f6de:	e000      	b.n	800f6e2 <prvProcessReceivedCommands+0x16e>
					break;
 800f6e0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f6e2:	4b08      	ldr	r3, [pc, #32]	@ (800f704 <prvProcessReceivedCommands+0x190>)
 800f6e4:	681b      	ldr	r3, [r3, #0]
 800f6e6:	f107 0108 	add.w	r1, r7, #8
 800f6ea:	2200      	movs	r2, #0
 800f6ec:	4618      	mov	r0, r3
 800f6ee:	f7fe fbc3 	bl	800de78 <xQueueReceive>
 800f6f2:	4603      	mov	r3, r0
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	f47f af41 	bne.w	800f57c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800f6fa:	bf00      	nop
 800f6fc:	bf00      	nop
 800f6fe:	3728      	adds	r7, #40	@ 0x28
 800f700:	46bd      	mov	sp, r7
 800f702:	bd80      	pop	{r7, pc}
 800f704:	240018d4 	.word	0x240018d4

0800f708 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800f708:	b580      	push	{r7, lr}
 800f70a:	b088      	sub	sp, #32
 800f70c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f70e:	e049      	b.n	800f7a4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f710:	4b2e      	ldr	r3, [pc, #184]	@ (800f7cc <prvSwitchTimerLists+0xc4>)
 800f712:	681b      	ldr	r3, [r3, #0]
 800f714:	68db      	ldr	r3, [r3, #12]
 800f716:	681b      	ldr	r3, [r3, #0]
 800f718:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f71a:	4b2c      	ldr	r3, [pc, #176]	@ (800f7cc <prvSwitchTimerLists+0xc4>)
 800f71c:	681b      	ldr	r3, [r3, #0]
 800f71e:	68db      	ldr	r3, [r3, #12]
 800f720:	68db      	ldr	r3, [r3, #12]
 800f722:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f724:	68fb      	ldr	r3, [r7, #12]
 800f726:	3304      	adds	r3, #4
 800f728:	4618      	mov	r0, r3
 800f72a:	f7fe f8d0 	bl	800d8ce <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f72e:	68fb      	ldr	r3, [r7, #12]
 800f730:	6a1b      	ldr	r3, [r3, #32]
 800f732:	68f8      	ldr	r0, [r7, #12]
 800f734:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f736:	68fb      	ldr	r3, [r7, #12]
 800f738:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f73c:	f003 0304 	and.w	r3, r3, #4
 800f740:	2b00      	cmp	r3, #0
 800f742:	d02f      	beq.n	800f7a4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800f744:	68fb      	ldr	r3, [r7, #12]
 800f746:	699b      	ldr	r3, [r3, #24]
 800f748:	693a      	ldr	r2, [r7, #16]
 800f74a:	4413      	add	r3, r2
 800f74c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800f74e:	68ba      	ldr	r2, [r7, #8]
 800f750:	693b      	ldr	r3, [r7, #16]
 800f752:	429a      	cmp	r2, r3
 800f754:	d90e      	bls.n	800f774 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800f756:	68fb      	ldr	r3, [r7, #12]
 800f758:	68ba      	ldr	r2, [r7, #8]
 800f75a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f75c:	68fb      	ldr	r3, [r7, #12]
 800f75e:	68fa      	ldr	r2, [r7, #12]
 800f760:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f762:	4b1a      	ldr	r3, [pc, #104]	@ (800f7cc <prvSwitchTimerLists+0xc4>)
 800f764:	681a      	ldr	r2, [r3, #0]
 800f766:	68fb      	ldr	r3, [r7, #12]
 800f768:	3304      	adds	r3, #4
 800f76a:	4619      	mov	r1, r3
 800f76c:	4610      	mov	r0, r2
 800f76e:	f7fe f875 	bl	800d85c <vListInsert>
 800f772:	e017      	b.n	800f7a4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f774:	2300      	movs	r3, #0
 800f776:	9300      	str	r3, [sp, #0]
 800f778:	2300      	movs	r3, #0
 800f77a:	693a      	ldr	r2, [r7, #16]
 800f77c:	2100      	movs	r1, #0
 800f77e:	68f8      	ldr	r0, [r7, #12]
 800f780:	f7ff fd74 	bl	800f26c <xTimerGenericCommand>
 800f784:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	2b00      	cmp	r3, #0
 800f78a:	d10b      	bne.n	800f7a4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800f78c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f790:	f383 8811 	msr	BASEPRI, r3
 800f794:	f3bf 8f6f 	isb	sy
 800f798:	f3bf 8f4f 	dsb	sy
 800f79c:	603b      	str	r3, [r7, #0]
}
 800f79e:	bf00      	nop
 800f7a0:	bf00      	nop
 800f7a2:	e7fd      	b.n	800f7a0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f7a4:	4b09      	ldr	r3, [pc, #36]	@ (800f7cc <prvSwitchTimerLists+0xc4>)
 800f7a6:	681b      	ldr	r3, [r3, #0]
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	d1b0      	bne.n	800f710 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800f7ae:	4b07      	ldr	r3, [pc, #28]	@ (800f7cc <prvSwitchTimerLists+0xc4>)
 800f7b0:	681b      	ldr	r3, [r3, #0]
 800f7b2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800f7b4:	4b06      	ldr	r3, [pc, #24]	@ (800f7d0 <prvSwitchTimerLists+0xc8>)
 800f7b6:	681b      	ldr	r3, [r3, #0]
 800f7b8:	4a04      	ldr	r2, [pc, #16]	@ (800f7cc <prvSwitchTimerLists+0xc4>)
 800f7ba:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800f7bc:	4a04      	ldr	r2, [pc, #16]	@ (800f7d0 <prvSwitchTimerLists+0xc8>)
 800f7be:	697b      	ldr	r3, [r7, #20]
 800f7c0:	6013      	str	r3, [r2, #0]
}
 800f7c2:	bf00      	nop
 800f7c4:	3718      	adds	r7, #24
 800f7c6:	46bd      	mov	sp, r7
 800f7c8:	bd80      	pop	{r7, pc}
 800f7ca:	bf00      	nop
 800f7cc:	240018cc 	.word	0x240018cc
 800f7d0:	240018d0 	.word	0x240018d0

0800f7d4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800f7d4:	b580      	push	{r7, lr}
 800f7d6:	b082      	sub	sp, #8
 800f7d8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800f7da:	f000 f96d 	bl	800fab8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800f7de:	4b15      	ldr	r3, [pc, #84]	@ (800f834 <prvCheckForValidListAndQueue+0x60>)
 800f7e0:	681b      	ldr	r3, [r3, #0]
 800f7e2:	2b00      	cmp	r3, #0
 800f7e4:	d120      	bne.n	800f828 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800f7e6:	4814      	ldr	r0, [pc, #80]	@ (800f838 <prvCheckForValidListAndQueue+0x64>)
 800f7e8:	f7fd ffe7 	bl	800d7ba <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800f7ec:	4813      	ldr	r0, [pc, #76]	@ (800f83c <prvCheckForValidListAndQueue+0x68>)
 800f7ee:	f7fd ffe4 	bl	800d7ba <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800f7f2:	4b13      	ldr	r3, [pc, #76]	@ (800f840 <prvCheckForValidListAndQueue+0x6c>)
 800f7f4:	4a10      	ldr	r2, [pc, #64]	@ (800f838 <prvCheckForValidListAndQueue+0x64>)
 800f7f6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800f7f8:	4b12      	ldr	r3, [pc, #72]	@ (800f844 <prvCheckForValidListAndQueue+0x70>)
 800f7fa:	4a10      	ldr	r2, [pc, #64]	@ (800f83c <prvCheckForValidListAndQueue+0x68>)
 800f7fc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800f7fe:	2300      	movs	r3, #0
 800f800:	9300      	str	r3, [sp, #0]
 800f802:	4b11      	ldr	r3, [pc, #68]	@ (800f848 <prvCheckForValidListAndQueue+0x74>)
 800f804:	4a11      	ldr	r2, [pc, #68]	@ (800f84c <prvCheckForValidListAndQueue+0x78>)
 800f806:	210c      	movs	r1, #12
 800f808:	200a      	movs	r0, #10
 800f80a:	f7fe f8f5 	bl	800d9f8 <xQueueGenericCreateStatic>
 800f80e:	4603      	mov	r3, r0
 800f810:	4a08      	ldr	r2, [pc, #32]	@ (800f834 <prvCheckForValidListAndQueue+0x60>)
 800f812:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800f814:	4b07      	ldr	r3, [pc, #28]	@ (800f834 <prvCheckForValidListAndQueue+0x60>)
 800f816:	681b      	ldr	r3, [r3, #0]
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d005      	beq.n	800f828 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800f81c:	4b05      	ldr	r3, [pc, #20]	@ (800f834 <prvCheckForValidListAndQueue+0x60>)
 800f81e:	681b      	ldr	r3, [r3, #0]
 800f820:	490b      	ldr	r1, [pc, #44]	@ (800f850 <prvCheckForValidListAndQueue+0x7c>)
 800f822:	4618      	mov	r0, r3
 800f824:	f7fe fd1a 	bl	800e25c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f828:	f000 f978 	bl	800fb1c <vPortExitCritical>
}
 800f82c:	bf00      	nop
 800f82e:	46bd      	mov	sp, r7
 800f830:	bd80      	pop	{r7, pc}
 800f832:	bf00      	nop
 800f834:	240018d4 	.word	0x240018d4
 800f838:	240018a4 	.word	0x240018a4
 800f83c:	240018b8 	.word	0x240018b8
 800f840:	240018cc 	.word	0x240018cc
 800f844:	240018d0 	.word	0x240018d0
 800f848:	24001958 	.word	0x24001958
 800f84c:	240018e0 	.word	0x240018e0
 800f850:	08011db8 	.word	0x08011db8

0800f854 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f854:	b480      	push	{r7}
 800f856:	b085      	sub	sp, #20
 800f858:	af00      	add	r7, sp, #0
 800f85a:	60f8      	str	r0, [r7, #12]
 800f85c:	60b9      	str	r1, [r7, #8]
 800f85e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f860:	68fb      	ldr	r3, [r7, #12]
 800f862:	3b04      	subs	r3, #4
 800f864:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f866:	68fb      	ldr	r3, [r7, #12]
 800f868:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800f86c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f86e:	68fb      	ldr	r3, [r7, #12]
 800f870:	3b04      	subs	r3, #4
 800f872:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f874:	68bb      	ldr	r3, [r7, #8]
 800f876:	f023 0201 	bic.w	r2, r3, #1
 800f87a:	68fb      	ldr	r3, [r7, #12]
 800f87c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f87e:	68fb      	ldr	r3, [r7, #12]
 800f880:	3b04      	subs	r3, #4
 800f882:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f884:	4a0c      	ldr	r2, [pc, #48]	@ (800f8b8 <pxPortInitialiseStack+0x64>)
 800f886:	68fb      	ldr	r3, [r7, #12]
 800f888:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f88a:	68fb      	ldr	r3, [r7, #12]
 800f88c:	3b14      	subs	r3, #20
 800f88e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f890:	687a      	ldr	r2, [r7, #4]
 800f892:	68fb      	ldr	r3, [r7, #12]
 800f894:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f896:	68fb      	ldr	r3, [r7, #12]
 800f898:	3b04      	subs	r3, #4
 800f89a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	f06f 0202 	mvn.w	r2, #2
 800f8a2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f8a4:	68fb      	ldr	r3, [r7, #12]
 800f8a6:	3b20      	subs	r3, #32
 800f8a8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f8aa:	68fb      	ldr	r3, [r7, #12]
}
 800f8ac:	4618      	mov	r0, r3
 800f8ae:	3714      	adds	r7, #20
 800f8b0:	46bd      	mov	sp, r7
 800f8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8b6:	4770      	bx	lr
 800f8b8:	0800f8bd 	.word	0x0800f8bd

0800f8bc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f8bc:	b480      	push	{r7}
 800f8be:	b085      	sub	sp, #20
 800f8c0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f8c2:	2300      	movs	r3, #0
 800f8c4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f8c6:	4b13      	ldr	r3, [pc, #76]	@ (800f914 <prvTaskExitError+0x58>)
 800f8c8:	681b      	ldr	r3, [r3, #0]
 800f8ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f8ce:	d00b      	beq.n	800f8e8 <prvTaskExitError+0x2c>
	__asm volatile
 800f8d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8d4:	f383 8811 	msr	BASEPRI, r3
 800f8d8:	f3bf 8f6f 	isb	sy
 800f8dc:	f3bf 8f4f 	dsb	sy
 800f8e0:	60fb      	str	r3, [r7, #12]
}
 800f8e2:	bf00      	nop
 800f8e4:	bf00      	nop
 800f8e6:	e7fd      	b.n	800f8e4 <prvTaskExitError+0x28>
	__asm volatile
 800f8e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8ec:	f383 8811 	msr	BASEPRI, r3
 800f8f0:	f3bf 8f6f 	isb	sy
 800f8f4:	f3bf 8f4f 	dsb	sy
 800f8f8:	60bb      	str	r3, [r7, #8]
}
 800f8fa:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f8fc:	bf00      	nop
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	2b00      	cmp	r3, #0
 800f902:	d0fc      	beq.n	800f8fe <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f904:	bf00      	nop
 800f906:	bf00      	nop
 800f908:	3714      	adds	r7, #20
 800f90a:	46bd      	mov	sp, r7
 800f90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f910:	4770      	bx	lr
 800f912:	bf00      	nop
 800f914:	2400004c 	.word	0x2400004c
	...

0800f920 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f920:	4b07      	ldr	r3, [pc, #28]	@ (800f940 <pxCurrentTCBConst2>)
 800f922:	6819      	ldr	r1, [r3, #0]
 800f924:	6808      	ldr	r0, [r1, #0]
 800f926:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f92a:	f380 8809 	msr	PSP, r0
 800f92e:	f3bf 8f6f 	isb	sy
 800f932:	f04f 0000 	mov.w	r0, #0
 800f936:	f380 8811 	msr	BASEPRI, r0
 800f93a:	4770      	bx	lr
 800f93c:	f3af 8000 	nop.w

0800f940 <pxCurrentTCBConst2>:
 800f940:	24001778 	.word	0x24001778
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f944:	bf00      	nop
 800f946:	bf00      	nop

0800f948 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f948:	4808      	ldr	r0, [pc, #32]	@ (800f96c <prvPortStartFirstTask+0x24>)
 800f94a:	6800      	ldr	r0, [r0, #0]
 800f94c:	6800      	ldr	r0, [r0, #0]
 800f94e:	f380 8808 	msr	MSP, r0
 800f952:	f04f 0000 	mov.w	r0, #0
 800f956:	f380 8814 	msr	CONTROL, r0
 800f95a:	b662      	cpsie	i
 800f95c:	b661      	cpsie	f
 800f95e:	f3bf 8f4f 	dsb	sy
 800f962:	f3bf 8f6f 	isb	sy
 800f966:	df00      	svc	0
 800f968:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f96a:	bf00      	nop
 800f96c:	e000ed08 	.word	0xe000ed08

0800f970 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f970:	b580      	push	{r7, lr}
 800f972:	b086      	sub	sp, #24
 800f974:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f976:	4b47      	ldr	r3, [pc, #284]	@ (800fa94 <xPortStartScheduler+0x124>)
 800f978:	681b      	ldr	r3, [r3, #0]
 800f97a:	4a47      	ldr	r2, [pc, #284]	@ (800fa98 <xPortStartScheduler+0x128>)
 800f97c:	4293      	cmp	r3, r2
 800f97e:	d10b      	bne.n	800f998 <xPortStartScheduler+0x28>
	__asm volatile
 800f980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f984:	f383 8811 	msr	BASEPRI, r3
 800f988:	f3bf 8f6f 	isb	sy
 800f98c:	f3bf 8f4f 	dsb	sy
 800f990:	60fb      	str	r3, [r7, #12]
}
 800f992:	bf00      	nop
 800f994:	bf00      	nop
 800f996:	e7fd      	b.n	800f994 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f998:	4b3e      	ldr	r3, [pc, #248]	@ (800fa94 <xPortStartScheduler+0x124>)
 800f99a:	681b      	ldr	r3, [r3, #0]
 800f99c:	4a3f      	ldr	r2, [pc, #252]	@ (800fa9c <xPortStartScheduler+0x12c>)
 800f99e:	4293      	cmp	r3, r2
 800f9a0:	d10b      	bne.n	800f9ba <xPortStartScheduler+0x4a>
	__asm volatile
 800f9a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9a6:	f383 8811 	msr	BASEPRI, r3
 800f9aa:	f3bf 8f6f 	isb	sy
 800f9ae:	f3bf 8f4f 	dsb	sy
 800f9b2:	613b      	str	r3, [r7, #16]
}
 800f9b4:	bf00      	nop
 800f9b6:	bf00      	nop
 800f9b8:	e7fd      	b.n	800f9b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f9ba:	4b39      	ldr	r3, [pc, #228]	@ (800faa0 <xPortStartScheduler+0x130>)
 800f9bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f9be:	697b      	ldr	r3, [r7, #20]
 800f9c0:	781b      	ldrb	r3, [r3, #0]
 800f9c2:	b2db      	uxtb	r3, r3
 800f9c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f9c6:	697b      	ldr	r3, [r7, #20]
 800f9c8:	22ff      	movs	r2, #255	@ 0xff
 800f9ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f9cc:	697b      	ldr	r3, [r7, #20]
 800f9ce:	781b      	ldrb	r3, [r3, #0]
 800f9d0:	b2db      	uxtb	r3, r3
 800f9d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f9d4:	78fb      	ldrb	r3, [r7, #3]
 800f9d6:	b2db      	uxtb	r3, r3
 800f9d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800f9dc:	b2da      	uxtb	r2, r3
 800f9de:	4b31      	ldr	r3, [pc, #196]	@ (800faa4 <xPortStartScheduler+0x134>)
 800f9e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f9e2:	4b31      	ldr	r3, [pc, #196]	@ (800faa8 <xPortStartScheduler+0x138>)
 800f9e4:	2207      	movs	r2, #7
 800f9e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f9e8:	e009      	b.n	800f9fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800f9ea:	4b2f      	ldr	r3, [pc, #188]	@ (800faa8 <xPortStartScheduler+0x138>)
 800f9ec:	681b      	ldr	r3, [r3, #0]
 800f9ee:	3b01      	subs	r3, #1
 800f9f0:	4a2d      	ldr	r2, [pc, #180]	@ (800faa8 <xPortStartScheduler+0x138>)
 800f9f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f9f4:	78fb      	ldrb	r3, [r7, #3]
 800f9f6:	b2db      	uxtb	r3, r3
 800f9f8:	005b      	lsls	r3, r3, #1
 800f9fa:	b2db      	uxtb	r3, r3
 800f9fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f9fe:	78fb      	ldrb	r3, [r7, #3]
 800fa00:	b2db      	uxtb	r3, r3
 800fa02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fa06:	2b80      	cmp	r3, #128	@ 0x80
 800fa08:	d0ef      	beq.n	800f9ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800fa0a:	4b27      	ldr	r3, [pc, #156]	@ (800faa8 <xPortStartScheduler+0x138>)
 800fa0c:	681b      	ldr	r3, [r3, #0]
 800fa0e:	f1c3 0307 	rsb	r3, r3, #7
 800fa12:	2b04      	cmp	r3, #4
 800fa14:	d00b      	beq.n	800fa2e <xPortStartScheduler+0xbe>
	__asm volatile
 800fa16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa1a:	f383 8811 	msr	BASEPRI, r3
 800fa1e:	f3bf 8f6f 	isb	sy
 800fa22:	f3bf 8f4f 	dsb	sy
 800fa26:	60bb      	str	r3, [r7, #8]
}
 800fa28:	bf00      	nop
 800fa2a:	bf00      	nop
 800fa2c:	e7fd      	b.n	800fa2a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800fa2e:	4b1e      	ldr	r3, [pc, #120]	@ (800faa8 <xPortStartScheduler+0x138>)
 800fa30:	681b      	ldr	r3, [r3, #0]
 800fa32:	021b      	lsls	r3, r3, #8
 800fa34:	4a1c      	ldr	r2, [pc, #112]	@ (800faa8 <xPortStartScheduler+0x138>)
 800fa36:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800fa38:	4b1b      	ldr	r3, [pc, #108]	@ (800faa8 <xPortStartScheduler+0x138>)
 800fa3a:	681b      	ldr	r3, [r3, #0]
 800fa3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800fa40:	4a19      	ldr	r2, [pc, #100]	@ (800faa8 <xPortStartScheduler+0x138>)
 800fa42:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	b2da      	uxtb	r2, r3
 800fa48:	697b      	ldr	r3, [r7, #20]
 800fa4a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800fa4c:	4b17      	ldr	r3, [pc, #92]	@ (800faac <xPortStartScheduler+0x13c>)
 800fa4e:	681b      	ldr	r3, [r3, #0]
 800fa50:	4a16      	ldr	r2, [pc, #88]	@ (800faac <xPortStartScheduler+0x13c>)
 800fa52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800fa56:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800fa58:	4b14      	ldr	r3, [pc, #80]	@ (800faac <xPortStartScheduler+0x13c>)
 800fa5a:	681b      	ldr	r3, [r3, #0]
 800fa5c:	4a13      	ldr	r2, [pc, #76]	@ (800faac <xPortStartScheduler+0x13c>)
 800fa5e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800fa62:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800fa64:	f000 f8da 	bl	800fc1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800fa68:	4b11      	ldr	r3, [pc, #68]	@ (800fab0 <xPortStartScheduler+0x140>)
 800fa6a:	2200      	movs	r2, #0
 800fa6c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800fa6e:	f000 f8f9 	bl	800fc64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800fa72:	4b10      	ldr	r3, [pc, #64]	@ (800fab4 <xPortStartScheduler+0x144>)
 800fa74:	681b      	ldr	r3, [r3, #0]
 800fa76:	4a0f      	ldr	r2, [pc, #60]	@ (800fab4 <xPortStartScheduler+0x144>)
 800fa78:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800fa7c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800fa7e:	f7ff ff63 	bl	800f948 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800fa82:	f7ff f821 	bl	800eac8 <vTaskSwitchContext>
	prvTaskExitError();
 800fa86:	f7ff ff19 	bl	800f8bc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800fa8a:	2300      	movs	r3, #0
}
 800fa8c:	4618      	mov	r0, r3
 800fa8e:	3718      	adds	r7, #24
 800fa90:	46bd      	mov	sp, r7
 800fa92:	bd80      	pop	{r7, pc}
 800fa94:	e000ed00 	.word	0xe000ed00
 800fa98:	410fc271 	.word	0x410fc271
 800fa9c:	410fc270 	.word	0x410fc270
 800faa0:	e000e400 	.word	0xe000e400
 800faa4:	240019a8 	.word	0x240019a8
 800faa8:	240019ac 	.word	0x240019ac
 800faac:	e000ed20 	.word	0xe000ed20
 800fab0:	2400004c 	.word	0x2400004c
 800fab4:	e000ef34 	.word	0xe000ef34

0800fab8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800fab8:	b480      	push	{r7}
 800faba:	b083      	sub	sp, #12
 800fabc:	af00      	add	r7, sp, #0
	__asm volatile
 800fabe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fac2:	f383 8811 	msr	BASEPRI, r3
 800fac6:	f3bf 8f6f 	isb	sy
 800faca:	f3bf 8f4f 	dsb	sy
 800face:	607b      	str	r3, [r7, #4]
}
 800fad0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800fad2:	4b10      	ldr	r3, [pc, #64]	@ (800fb14 <vPortEnterCritical+0x5c>)
 800fad4:	681b      	ldr	r3, [r3, #0]
 800fad6:	3301      	adds	r3, #1
 800fad8:	4a0e      	ldr	r2, [pc, #56]	@ (800fb14 <vPortEnterCritical+0x5c>)
 800fada:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800fadc:	4b0d      	ldr	r3, [pc, #52]	@ (800fb14 <vPortEnterCritical+0x5c>)
 800fade:	681b      	ldr	r3, [r3, #0]
 800fae0:	2b01      	cmp	r3, #1
 800fae2:	d110      	bne.n	800fb06 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800fae4:	4b0c      	ldr	r3, [pc, #48]	@ (800fb18 <vPortEnterCritical+0x60>)
 800fae6:	681b      	ldr	r3, [r3, #0]
 800fae8:	b2db      	uxtb	r3, r3
 800faea:	2b00      	cmp	r3, #0
 800faec:	d00b      	beq.n	800fb06 <vPortEnterCritical+0x4e>
	__asm volatile
 800faee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800faf2:	f383 8811 	msr	BASEPRI, r3
 800faf6:	f3bf 8f6f 	isb	sy
 800fafa:	f3bf 8f4f 	dsb	sy
 800fafe:	603b      	str	r3, [r7, #0]
}
 800fb00:	bf00      	nop
 800fb02:	bf00      	nop
 800fb04:	e7fd      	b.n	800fb02 <vPortEnterCritical+0x4a>
	}
}
 800fb06:	bf00      	nop
 800fb08:	370c      	adds	r7, #12
 800fb0a:	46bd      	mov	sp, r7
 800fb0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb10:	4770      	bx	lr
 800fb12:	bf00      	nop
 800fb14:	2400004c 	.word	0x2400004c
 800fb18:	e000ed04 	.word	0xe000ed04

0800fb1c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800fb1c:	b480      	push	{r7}
 800fb1e:	b083      	sub	sp, #12
 800fb20:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800fb22:	4b12      	ldr	r3, [pc, #72]	@ (800fb6c <vPortExitCritical+0x50>)
 800fb24:	681b      	ldr	r3, [r3, #0]
 800fb26:	2b00      	cmp	r3, #0
 800fb28:	d10b      	bne.n	800fb42 <vPortExitCritical+0x26>
	__asm volatile
 800fb2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb2e:	f383 8811 	msr	BASEPRI, r3
 800fb32:	f3bf 8f6f 	isb	sy
 800fb36:	f3bf 8f4f 	dsb	sy
 800fb3a:	607b      	str	r3, [r7, #4]
}
 800fb3c:	bf00      	nop
 800fb3e:	bf00      	nop
 800fb40:	e7fd      	b.n	800fb3e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800fb42:	4b0a      	ldr	r3, [pc, #40]	@ (800fb6c <vPortExitCritical+0x50>)
 800fb44:	681b      	ldr	r3, [r3, #0]
 800fb46:	3b01      	subs	r3, #1
 800fb48:	4a08      	ldr	r2, [pc, #32]	@ (800fb6c <vPortExitCritical+0x50>)
 800fb4a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800fb4c:	4b07      	ldr	r3, [pc, #28]	@ (800fb6c <vPortExitCritical+0x50>)
 800fb4e:	681b      	ldr	r3, [r3, #0]
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d105      	bne.n	800fb60 <vPortExitCritical+0x44>
 800fb54:	2300      	movs	r3, #0
 800fb56:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fb58:	683b      	ldr	r3, [r7, #0]
 800fb5a:	f383 8811 	msr	BASEPRI, r3
}
 800fb5e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800fb60:	bf00      	nop
 800fb62:	370c      	adds	r7, #12
 800fb64:	46bd      	mov	sp, r7
 800fb66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb6a:	4770      	bx	lr
 800fb6c:	2400004c 	.word	0x2400004c

0800fb70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800fb70:	f3ef 8009 	mrs	r0, PSP
 800fb74:	f3bf 8f6f 	isb	sy
 800fb78:	4b15      	ldr	r3, [pc, #84]	@ (800fbd0 <pxCurrentTCBConst>)
 800fb7a:	681a      	ldr	r2, [r3, #0]
 800fb7c:	f01e 0f10 	tst.w	lr, #16
 800fb80:	bf08      	it	eq
 800fb82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800fb86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb8a:	6010      	str	r0, [r2, #0]
 800fb8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800fb90:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800fb94:	f380 8811 	msr	BASEPRI, r0
 800fb98:	f3bf 8f4f 	dsb	sy
 800fb9c:	f3bf 8f6f 	isb	sy
 800fba0:	f7fe ff92 	bl	800eac8 <vTaskSwitchContext>
 800fba4:	f04f 0000 	mov.w	r0, #0
 800fba8:	f380 8811 	msr	BASEPRI, r0
 800fbac:	bc09      	pop	{r0, r3}
 800fbae:	6819      	ldr	r1, [r3, #0]
 800fbb0:	6808      	ldr	r0, [r1, #0]
 800fbb2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fbb6:	f01e 0f10 	tst.w	lr, #16
 800fbba:	bf08      	it	eq
 800fbbc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800fbc0:	f380 8809 	msr	PSP, r0
 800fbc4:	f3bf 8f6f 	isb	sy
 800fbc8:	4770      	bx	lr
 800fbca:	bf00      	nop
 800fbcc:	f3af 8000 	nop.w

0800fbd0 <pxCurrentTCBConst>:
 800fbd0:	24001778 	.word	0x24001778
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800fbd4:	bf00      	nop
 800fbd6:	bf00      	nop

0800fbd8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800fbd8:	b580      	push	{r7, lr}
 800fbda:	b082      	sub	sp, #8
 800fbdc:	af00      	add	r7, sp, #0
	__asm volatile
 800fbde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fbe2:	f383 8811 	msr	BASEPRI, r3
 800fbe6:	f3bf 8f6f 	isb	sy
 800fbea:	f3bf 8f4f 	dsb	sy
 800fbee:	607b      	str	r3, [r7, #4]
}
 800fbf0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800fbf2:	f7fe feaf 	bl	800e954 <xTaskIncrementTick>
 800fbf6:	4603      	mov	r3, r0
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	d003      	beq.n	800fc04 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800fbfc:	4b06      	ldr	r3, [pc, #24]	@ (800fc18 <SysTick_Handler+0x40>)
 800fbfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fc02:	601a      	str	r2, [r3, #0]
 800fc04:	2300      	movs	r3, #0
 800fc06:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fc08:	683b      	ldr	r3, [r7, #0]
 800fc0a:	f383 8811 	msr	BASEPRI, r3
}
 800fc0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800fc10:	bf00      	nop
 800fc12:	3708      	adds	r7, #8
 800fc14:	46bd      	mov	sp, r7
 800fc16:	bd80      	pop	{r7, pc}
 800fc18:	e000ed04 	.word	0xe000ed04

0800fc1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800fc1c:	b480      	push	{r7}
 800fc1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800fc20:	4b0b      	ldr	r3, [pc, #44]	@ (800fc50 <vPortSetupTimerInterrupt+0x34>)
 800fc22:	2200      	movs	r2, #0
 800fc24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800fc26:	4b0b      	ldr	r3, [pc, #44]	@ (800fc54 <vPortSetupTimerInterrupt+0x38>)
 800fc28:	2200      	movs	r2, #0
 800fc2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800fc2c:	4b0a      	ldr	r3, [pc, #40]	@ (800fc58 <vPortSetupTimerInterrupt+0x3c>)
 800fc2e:	681b      	ldr	r3, [r3, #0]
 800fc30:	4a0a      	ldr	r2, [pc, #40]	@ (800fc5c <vPortSetupTimerInterrupt+0x40>)
 800fc32:	fba2 2303 	umull	r2, r3, r2, r3
 800fc36:	099b      	lsrs	r3, r3, #6
 800fc38:	4a09      	ldr	r2, [pc, #36]	@ (800fc60 <vPortSetupTimerInterrupt+0x44>)
 800fc3a:	3b01      	subs	r3, #1
 800fc3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800fc3e:	4b04      	ldr	r3, [pc, #16]	@ (800fc50 <vPortSetupTimerInterrupt+0x34>)
 800fc40:	2207      	movs	r2, #7
 800fc42:	601a      	str	r2, [r3, #0]
}
 800fc44:	bf00      	nop
 800fc46:	46bd      	mov	sp, r7
 800fc48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc4c:	4770      	bx	lr
 800fc4e:	bf00      	nop
 800fc50:	e000e010 	.word	0xe000e010
 800fc54:	e000e018 	.word	0xe000e018
 800fc58:	2400003c 	.word	0x2400003c
 800fc5c:	10624dd3 	.word	0x10624dd3
 800fc60:	e000e014 	.word	0xe000e014

0800fc64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800fc64:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800fc74 <vPortEnableVFP+0x10>
 800fc68:	6801      	ldr	r1, [r0, #0]
 800fc6a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800fc6e:	6001      	str	r1, [r0, #0]
 800fc70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800fc72:	bf00      	nop
 800fc74:	e000ed88 	.word	0xe000ed88

0800fc78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800fc78:	b480      	push	{r7}
 800fc7a:	b085      	sub	sp, #20
 800fc7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800fc7e:	f3ef 8305 	mrs	r3, IPSR
 800fc82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800fc84:	68fb      	ldr	r3, [r7, #12]
 800fc86:	2b0f      	cmp	r3, #15
 800fc88:	d915      	bls.n	800fcb6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800fc8a:	4a18      	ldr	r2, [pc, #96]	@ (800fcec <vPortValidateInterruptPriority+0x74>)
 800fc8c:	68fb      	ldr	r3, [r7, #12]
 800fc8e:	4413      	add	r3, r2
 800fc90:	781b      	ldrb	r3, [r3, #0]
 800fc92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800fc94:	4b16      	ldr	r3, [pc, #88]	@ (800fcf0 <vPortValidateInterruptPriority+0x78>)
 800fc96:	781b      	ldrb	r3, [r3, #0]
 800fc98:	7afa      	ldrb	r2, [r7, #11]
 800fc9a:	429a      	cmp	r2, r3
 800fc9c:	d20b      	bcs.n	800fcb6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800fc9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fca2:	f383 8811 	msr	BASEPRI, r3
 800fca6:	f3bf 8f6f 	isb	sy
 800fcaa:	f3bf 8f4f 	dsb	sy
 800fcae:	607b      	str	r3, [r7, #4]
}
 800fcb0:	bf00      	nop
 800fcb2:	bf00      	nop
 800fcb4:	e7fd      	b.n	800fcb2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800fcb6:	4b0f      	ldr	r3, [pc, #60]	@ (800fcf4 <vPortValidateInterruptPriority+0x7c>)
 800fcb8:	681b      	ldr	r3, [r3, #0]
 800fcba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800fcbe:	4b0e      	ldr	r3, [pc, #56]	@ (800fcf8 <vPortValidateInterruptPriority+0x80>)
 800fcc0:	681b      	ldr	r3, [r3, #0]
 800fcc2:	429a      	cmp	r2, r3
 800fcc4:	d90b      	bls.n	800fcde <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800fcc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fcca:	f383 8811 	msr	BASEPRI, r3
 800fcce:	f3bf 8f6f 	isb	sy
 800fcd2:	f3bf 8f4f 	dsb	sy
 800fcd6:	603b      	str	r3, [r7, #0]
}
 800fcd8:	bf00      	nop
 800fcda:	bf00      	nop
 800fcdc:	e7fd      	b.n	800fcda <vPortValidateInterruptPriority+0x62>
	}
 800fcde:	bf00      	nop
 800fce0:	3714      	adds	r7, #20
 800fce2:	46bd      	mov	sp, r7
 800fce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fce8:	4770      	bx	lr
 800fcea:	bf00      	nop
 800fcec:	e000e3f0 	.word	0xe000e3f0
 800fcf0:	240019a8 	.word	0x240019a8
 800fcf4:	e000ed0c 	.word	0xe000ed0c
 800fcf8:	240019ac 	.word	0x240019ac

0800fcfc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800fcfc:	b580      	push	{r7, lr}
 800fcfe:	b08a      	sub	sp, #40	@ 0x28
 800fd00:	af00      	add	r7, sp, #0
 800fd02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800fd04:	2300      	movs	r3, #0
 800fd06:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800fd08:	f7fe fd68 	bl	800e7dc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800fd0c:	4b5c      	ldr	r3, [pc, #368]	@ (800fe80 <pvPortMalloc+0x184>)
 800fd0e:	681b      	ldr	r3, [r3, #0]
 800fd10:	2b00      	cmp	r3, #0
 800fd12:	d101      	bne.n	800fd18 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800fd14:	f000 f924 	bl	800ff60 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800fd18:	4b5a      	ldr	r3, [pc, #360]	@ (800fe84 <pvPortMalloc+0x188>)
 800fd1a:	681a      	ldr	r2, [r3, #0]
 800fd1c:	687b      	ldr	r3, [r7, #4]
 800fd1e:	4013      	ands	r3, r2
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	f040 8095 	bne.w	800fe50 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800fd26:	687b      	ldr	r3, [r7, #4]
 800fd28:	2b00      	cmp	r3, #0
 800fd2a:	d01e      	beq.n	800fd6a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800fd2c:	2208      	movs	r2, #8
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	4413      	add	r3, r2
 800fd32:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	f003 0307 	and.w	r3, r3, #7
 800fd3a:	2b00      	cmp	r3, #0
 800fd3c:	d015      	beq.n	800fd6a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	f023 0307 	bic.w	r3, r3, #7
 800fd44:	3308      	adds	r3, #8
 800fd46:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	f003 0307 	and.w	r3, r3, #7
 800fd4e:	2b00      	cmp	r3, #0
 800fd50:	d00b      	beq.n	800fd6a <pvPortMalloc+0x6e>
	__asm volatile
 800fd52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd56:	f383 8811 	msr	BASEPRI, r3
 800fd5a:	f3bf 8f6f 	isb	sy
 800fd5e:	f3bf 8f4f 	dsb	sy
 800fd62:	617b      	str	r3, [r7, #20]
}
 800fd64:	bf00      	nop
 800fd66:	bf00      	nop
 800fd68:	e7fd      	b.n	800fd66 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	2b00      	cmp	r3, #0
 800fd6e:	d06f      	beq.n	800fe50 <pvPortMalloc+0x154>
 800fd70:	4b45      	ldr	r3, [pc, #276]	@ (800fe88 <pvPortMalloc+0x18c>)
 800fd72:	681b      	ldr	r3, [r3, #0]
 800fd74:	687a      	ldr	r2, [r7, #4]
 800fd76:	429a      	cmp	r2, r3
 800fd78:	d86a      	bhi.n	800fe50 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800fd7a:	4b44      	ldr	r3, [pc, #272]	@ (800fe8c <pvPortMalloc+0x190>)
 800fd7c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800fd7e:	4b43      	ldr	r3, [pc, #268]	@ (800fe8c <pvPortMalloc+0x190>)
 800fd80:	681b      	ldr	r3, [r3, #0]
 800fd82:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fd84:	e004      	b.n	800fd90 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800fd86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd88:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800fd8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd8c:	681b      	ldr	r3, [r3, #0]
 800fd8e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fd90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd92:	685b      	ldr	r3, [r3, #4]
 800fd94:	687a      	ldr	r2, [r7, #4]
 800fd96:	429a      	cmp	r2, r3
 800fd98:	d903      	bls.n	800fda2 <pvPortMalloc+0xa6>
 800fd9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd9c:	681b      	ldr	r3, [r3, #0]
 800fd9e:	2b00      	cmp	r3, #0
 800fda0:	d1f1      	bne.n	800fd86 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800fda2:	4b37      	ldr	r3, [pc, #220]	@ (800fe80 <pvPortMalloc+0x184>)
 800fda4:	681b      	ldr	r3, [r3, #0]
 800fda6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fda8:	429a      	cmp	r2, r3
 800fdaa:	d051      	beq.n	800fe50 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800fdac:	6a3b      	ldr	r3, [r7, #32]
 800fdae:	681b      	ldr	r3, [r3, #0]
 800fdb0:	2208      	movs	r2, #8
 800fdb2:	4413      	add	r3, r2
 800fdb4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800fdb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fdb8:	681a      	ldr	r2, [r3, #0]
 800fdba:	6a3b      	ldr	r3, [r7, #32]
 800fdbc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800fdbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fdc0:	685a      	ldr	r2, [r3, #4]
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	1ad2      	subs	r2, r2, r3
 800fdc6:	2308      	movs	r3, #8
 800fdc8:	005b      	lsls	r3, r3, #1
 800fdca:	429a      	cmp	r2, r3
 800fdcc:	d920      	bls.n	800fe10 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800fdce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	4413      	add	r3, r2
 800fdd4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fdd6:	69bb      	ldr	r3, [r7, #24]
 800fdd8:	f003 0307 	and.w	r3, r3, #7
 800fddc:	2b00      	cmp	r3, #0
 800fdde:	d00b      	beq.n	800fdf8 <pvPortMalloc+0xfc>
	__asm volatile
 800fde0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fde4:	f383 8811 	msr	BASEPRI, r3
 800fde8:	f3bf 8f6f 	isb	sy
 800fdec:	f3bf 8f4f 	dsb	sy
 800fdf0:	613b      	str	r3, [r7, #16]
}
 800fdf2:	bf00      	nop
 800fdf4:	bf00      	nop
 800fdf6:	e7fd      	b.n	800fdf4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800fdf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fdfa:	685a      	ldr	r2, [r3, #4]
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	1ad2      	subs	r2, r2, r3
 800fe00:	69bb      	ldr	r3, [r7, #24]
 800fe02:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800fe04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe06:	687a      	ldr	r2, [r7, #4]
 800fe08:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800fe0a:	69b8      	ldr	r0, [r7, #24]
 800fe0c:	f000 f90a 	bl	8010024 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800fe10:	4b1d      	ldr	r3, [pc, #116]	@ (800fe88 <pvPortMalloc+0x18c>)
 800fe12:	681a      	ldr	r2, [r3, #0]
 800fe14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe16:	685b      	ldr	r3, [r3, #4]
 800fe18:	1ad3      	subs	r3, r2, r3
 800fe1a:	4a1b      	ldr	r2, [pc, #108]	@ (800fe88 <pvPortMalloc+0x18c>)
 800fe1c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800fe1e:	4b1a      	ldr	r3, [pc, #104]	@ (800fe88 <pvPortMalloc+0x18c>)
 800fe20:	681a      	ldr	r2, [r3, #0]
 800fe22:	4b1b      	ldr	r3, [pc, #108]	@ (800fe90 <pvPortMalloc+0x194>)
 800fe24:	681b      	ldr	r3, [r3, #0]
 800fe26:	429a      	cmp	r2, r3
 800fe28:	d203      	bcs.n	800fe32 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800fe2a:	4b17      	ldr	r3, [pc, #92]	@ (800fe88 <pvPortMalloc+0x18c>)
 800fe2c:	681b      	ldr	r3, [r3, #0]
 800fe2e:	4a18      	ldr	r2, [pc, #96]	@ (800fe90 <pvPortMalloc+0x194>)
 800fe30:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800fe32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe34:	685a      	ldr	r2, [r3, #4]
 800fe36:	4b13      	ldr	r3, [pc, #76]	@ (800fe84 <pvPortMalloc+0x188>)
 800fe38:	681b      	ldr	r3, [r3, #0]
 800fe3a:	431a      	orrs	r2, r3
 800fe3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe3e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800fe40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe42:	2200      	movs	r2, #0
 800fe44:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800fe46:	4b13      	ldr	r3, [pc, #76]	@ (800fe94 <pvPortMalloc+0x198>)
 800fe48:	681b      	ldr	r3, [r3, #0]
 800fe4a:	3301      	adds	r3, #1
 800fe4c:	4a11      	ldr	r2, [pc, #68]	@ (800fe94 <pvPortMalloc+0x198>)
 800fe4e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800fe50:	f7fe fcd2 	bl	800e7f8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800fe54:	69fb      	ldr	r3, [r7, #28]
 800fe56:	f003 0307 	and.w	r3, r3, #7
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	d00b      	beq.n	800fe76 <pvPortMalloc+0x17a>
	__asm volatile
 800fe5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe62:	f383 8811 	msr	BASEPRI, r3
 800fe66:	f3bf 8f6f 	isb	sy
 800fe6a:	f3bf 8f4f 	dsb	sy
 800fe6e:	60fb      	str	r3, [r7, #12]
}
 800fe70:	bf00      	nop
 800fe72:	bf00      	nop
 800fe74:	e7fd      	b.n	800fe72 <pvPortMalloc+0x176>
	return pvReturn;
 800fe76:	69fb      	ldr	r3, [r7, #28]
}
 800fe78:	4618      	mov	r0, r3
 800fe7a:	3728      	adds	r7, #40	@ 0x28
 800fe7c:	46bd      	mov	sp, r7
 800fe7e:	bd80      	pop	{r7, pc}
 800fe80:	240055b8 	.word	0x240055b8
 800fe84:	240055cc 	.word	0x240055cc
 800fe88:	240055bc 	.word	0x240055bc
 800fe8c:	240055b0 	.word	0x240055b0
 800fe90:	240055c0 	.word	0x240055c0
 800fe94:	240055c4 	.word	0x240055c4

0800fe98 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800fe98:	b580      	push	{r7, lr}
 800fe9a:	b086      	sub	sp, #24
 800fe9c:	af00      	add	r7, sp, #0
 800fe9e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	d04f      	beq.n	800ff4a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800feaa:	2308      	movs	r3, #8
 800feac:	425b      	negs	r3, r3
 800feae:	697a      	ldr	r2, [r7, #20]
 800feb0:	4413      	add	r3, r2
 800feb2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800feb4:	697b      	ldr	r3, [r7, #20]
 800feb6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800feb8:	693b      	ldr	r3, [r7, #16]
 800feba:	685a      	ldr	r2, [r3, #4]
 800febc:	4b25      	ldr	r3, [pc, #148]	@ (800ff54 <vPortFree+0xbc>)
 800febe:	681b      	ldr	r3, [r3, #0]
 800fec0:	4013      	ands	r3, r2
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	d10b      	bne.n	800fede <vPortFree+0x46>
	__asm volatile
 800fec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800feca:	f383 8811 	msr	BASEPRI, r3
 800fece:	f3bf 8f6f 	isb	sy
 800fed2:	f3bf 8f4f 	dsb	sy
 800fed6:	60fb      	str	r3, [r7, #12]
}
 800fed8:	bf00      	nop
 800feda:	bf00      	nop
 800fedc:	e7fd      	b.n	800feda <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800fede:	693b      	ldr	r3, [r7, #16]
 800fee0:	681b      	ldr	r3, [r3, #0]
 800fee2:	2b00      	cmp	r3, #0
 800fee4:	d00b      	beq.n	800fefe <vPortFree+0x66>
	__asm volatile
 800fee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800feea:	f383 8811 	msr	BASEPRI, r3
 800feee:	f3bf 8f6f 	isb	sy
 800fef2:	f3bf 8f4f 	dsb	sy
 800fef6:	60bb      	str	r3, [r7, #8]
}
 800fef8:	bf00      	nop
 800fefa:	bf00      	nop
 800fefc:	e7fd      	b.n	800fefa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800fefe:	693b      	ldr	r3, [r7, #16]
 800ff00:	685a      	ldr	r2, [r3, #4]
 800ff02:	4b14      	ldr	r3, [pc, #80]	@ (800ff54 <vPortFree+0xbc>)
 800ff04:	681b      	ldr	r3, [r3, #0]
 800ff06:	4013      	ands	r3, r2
 800ff08:	2b00      	cmp	r3, #0
 800ff0a:	d01e      	beq.n	800ff4a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ff0c:	693b      	ldr	r3, [r7, #16]
 800ff0e:	681b      	ldr	r3, [r3, #0]
 800ff10:	2b00      	cmp	r3, #0
 800ff12:	d11a      	bne.n	800ff4a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ff14:	693b      	ldr	r3, [r7, #16]
 800ff16:	685a      	ldr	r2, [r3, #4]
 800ff18:	4b0e      	ldr	r3, [pc, #56]	@ (800ff54 <vPortFree+0xbc>)
 800ff1a:	681b      	ldr	r3, [r3, #0]
 800ff1c:	43db      	mvns	r3, r3
 800ff1e:	401a      	ands	r2, r3
 800ff20:	693b      	ldr	r3, [r7, #16]
 800ff22:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ff24:	f7fe fc5a 	bl	800e7dc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ff28:	693b      	ldr	r3, [r7, #16]
 800ff2a:	685a      	ldr	r2, [r3, #4]
 800ff2c:	4b0a      	ldr	r3, [pc, #40]	@ (800ff58 <vPortFree+0xc0>)
 800ff2e:	681b      	ldr	r3, [r3, #0]
 800ff30:	4413      	add	r3, r2
 800ff32:	4a09      	ldr	r2, [pc, #36]	@ (800ff58 <vPortFree+0xc0>)
 800ff34:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ff36:	6938      	ldr	r0, [r7, #16]
 800ff38:	f000 f874 	bl	8010024 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ff3c:	4b07      	ldr	r3, [pc, #28]	@ (800ff5c <vPortFree+0xc4>)
 800ff3e:	681b      	ldr	r3, [r3, #0]
 800ff40:	3301      	adds	r3, #1
 800ff42:	4a06      	ldr	r2, [pc, #24]	@ (800ff5c <vPortFree+0xc4>)
 800ff44:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ff46:	f7fe fc57 	bl	800e7f8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ff4a:	bf00      	nop
 800ff4c:	3718      	adds	r7, #24
 800ff4e:	46bd      	mov	sp, r7
 800ff50:	bd80      	pop	{r7, pc}
 800ff52:	bf00      	nop
 800ff54:	240055cc 	.word	0x240055cc
 800ff58:	240055bc 	.word	0x240055bc
 800ff5c:	240055c8 	.word	0x240055c8

0800ff60 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ff60:	b480      	push	{r7}
 800ff62:	b085      	sub	sp, #20
 800ff64:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ff66:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800ff6a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ff6c:	4b27      	ldr	r3, [pc, #156]	@ (801000c <prvHeapInit+0xac>)
 800ff6e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ff70:	68fb      	ldr	r3, [r7, #12]
 800ff72:	f003 0307 	and.w	r3, r3, #7
 800ff76:	2b00      	cmp	r3, #0
 800ff78:	d00c      	beq.n	800ff94 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ff7a:	68fb      	ldr	r3, [r7, #12]
 800ff7c:	3307      	adds	r3, #7
 800ff7e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ff80:	68fb      	ldr	r3, [r7, #12]
 800ff82:	f023 0307 	bic.w	r3, r3, #7
 800ff86:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ff88:	68ba      	ldr	r2, [r7, #8]
 800ff8a:	68fb      	ldr	r3, [r7, #12]
 800ff8c:	1ad3      	subs	r3, r2, r3
 800ff8e:	4a1f      	ldr	r2, [pc, #124]	@ (801000c <prvHeapInit+0xac>)
 800ff90:	4413      	add	r3, r2
 800ff92:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ff94:	68fb      	ldr	r3, [r7, #12]
 800ff96:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ff98:	4a1d      	ldr	r2, [pc, #116]	@ (8010010 <prvHeapInit+0xb0>)
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ff9e:	4b1c      	ldr	r3, [pc, #112]	@ (8010010 <prvHeapInit+0xb0>)
 800ffa0:	2200      	movs	r2, #0
 800ffa2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	68ba      	ldr	r2, [r7, #8]
 800ffa8:	4413      	add	r3, r2
 800ffaa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ffac:	2208      	movs	r2, #8
 800ffae:	68fb      	ldr	r3, [r7, #12]
 800ffb0:	1a9b      	subs	r3, r3, r2
 800ffb2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ffb4:	68fb      	ldr	r3, [r7, #12]
 800ffb6:	f023 0307 	bic.w	r3, r3, #7
 800ffba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ffbc:	68fb      	ldr	r3, [r7, #12]
 800ffbe:	4a15      	ldr	r2, [pc, #84]	@ (8010014 <prvHeapInit+0xb4>)
 800ffc0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ffc2:	4b14      	ldr	r3, [pc, #80]	@ (8010014 <prvHeapInit+0xb4>)
 800ffc4:	681b      	ldr	r3, [r3, #0]
 800ffc6:	2200      	movs	r2, #0
 800ffc8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ffca:	4b12      	ldr	r3, [pc, #72]	@ (8010014 <prvHeapInit+0xb4>)
 800ffcc:	681b      	ldr	r3, [r3, #0]
 800ffce:	2200      	movs	r2, #0
 800ffd0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ffd6:	683b      	ldr	r3, [r7, #0]
 800ffd8:	68fa      	ldr	r2, [r7, #12]
 800ffda:	1ad2      	subs	r2, r2, r3
 800ffdc:	683b      	ldr	r3, [r7, #0]
 800ffde:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ffe0:	4b0c      	ldr	r3, [pc, #48]	@ (8010014 <prvHeapInit+0xb4>)
 800ffe2:	681a      	ldr	r2, [r3, #0]
 800ffe4:	683b      	ldr	r3, [r7, #0]
 800ffe6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ffe8:	683b      	ldr	r3, [r7, #0]
 800ffea:	685b      	ldr	r3, [r3, #4]
 800ffec:	4a0a      	ldr	r2, [pc, #40]	@ (8010018 <prvHeapInit+0xb8>)
 800ffee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fff0:	683b      	ldr	r3, [r7, #0]
 800fff2:	685b      	ldr	r3, [r3, #4]
 800fff4:	4a09      	ldr	r2, [pc, #36]	@ (801001c <prvHeapInit+0xbc>)
 800fff6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800fff8:	4b09      	ldr	r3, [pc, #36]	@ (8010020 <prvHeapInit+0xc0>)
 800fffa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800fffe:	601a      	str	r2, [r3, #0]
}
 8010000:	bf00      	nop
 8010002:	3714      	adds	r7, #20
 8010004:	46bd      	mov	sp, r7
 8010006:	f85d 7b04 	ldr.w	r7, [sp], #4
 801000a:	4770      	bx	lr
 801000c:	240019b0 	.word	0x240019b0
 8010010:	240055b0 	.word	0x240055b0
 8010014:	240055b8 	.word	0x240055b8
 8010018:	240055c0 	.word	0x240055c0
 801001c:	240055bc 	.word	0x240055bc
 8010020:	240055cc 	.word	0x240055cc

08010024 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8010024:	b480      	push	{r7}
 8010026:	b085      	sub	sp, #20
 8010028:	af00      	add	r7, sp, #0
 801002a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801002c:	4b28      	ldr	r3, [pc, #160]	@ (80100d0 <prvInsertBlockIntoFreeList+0xac>)
 801002e:	60fb      	str	r3, [r7, #12]
 8010030:	e002      	b.n	8010038 <prvInsertBlockIntoFreeList+0x14>
 8010032:	68fb      	ldr	r3, [r7, #12]
 8010034:	681b      	ldr	r3, [r3, #0]
 8010036:	60fb      	str	r3, [r7, #12]
 8010038:	68fb      	ldr	r3, [r7, #12]
 801003a:	681b      	ldr	r3, [r3, #0]
 801003c:	687a      	ldr	r2, [r7, #4]
 801003e:	429a      	cmp	r2, r3
 8010040:	d8f7      	bhi.n	8010032 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8010042:	68fb      	ldr	r3, [r7, #12]
 8010044:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8010046:	68fb      	ldr	r3, [r7, #12]
 8010048:	685b      	ldr	r3, [r3, #4]
 801004a:	68ba      	ldr	r2, [r7, #8]
 801004c:	4413      	add	r3, r2
 801004e:	687a      	ldr	r2, [r7, #4]
 8010050:	429a      	cmp	r2, r3
 8010052:	d108      	bne.n	8010066 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8010054:	68fb      	ldr	r3, [r7, #12]
 8010056:	685a      	ldr	r2, [r3, #4]
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	685b      	ldr	r3, [r3, #4]
 801005c:	441a      	add	r2, r3
 801005e:	68fb      	ldr	r3, [r7, #12]
 8010060:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8010062:	68fb      	ldr	r3, [r7, #12]
 8010064:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	685b      	ldr	r3, [r3, #4]
 801006e:	68ba      	ldr	r2, [r7, #8]
 8010070:	441a      	add	r2, r3
 8010072:	68fb      	ldr	r3, [r7, #12]
 8010074:	681b      	ldr	r3, [r3, #0]
 8010076:	429a      	cmp	r2, r3
 8010078:	d118      	bne.n	80100ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801007a:	68fb      	ldr	r3, [r7, #12]
 801007c:	681a      	ldr	r2, [r3, #0]
 801007e:	4b15      	ldr	r3, [pc, #84]	@ (80100d4 <prvInsertBlockIntoFreeList+0xb0>)
 8010080:	681b      	ldr	r3, [r3, #0]
 8010082:	429a      	cmp	r2, r3
 8010084:	d00d      	beq.n	80100a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8010086:	687b      	ldr	r3, [r7, #4]
 8010088:	685a      	ldr	r2, [r3, #4]
 801008a:	68fb      	ldr	r3, [r7, #12]
 801008c:	681b      	ldr	r3, [r3, #0]
 801008e:	685b      	ldr	r3, [r3, #4]
 8010090:	441a      	add	r2, r3
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8010096:	68fb      	ldr	r3, [r7, #12]
 8010098:	681b      	ldr	r3, [r3, #0]
 801009a:	681a      	ldr	r2, [r3, #0]
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	601a      	str	r2, [r3, #0]
 80100a0:	e008      	b.n	80100b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80100a2:	4b0c      	ldr	r3, [pc, #48]	@ (80100d4 <prvInsertBlockIntoFreeList+0xb0>)
 80100a4:	681a      	ldr	r2, [r3, #0]
 80100a6:	687b      	ldr	r3, [r7, #4]
 80100a8:	601a      	str	r2, [r3, #0]
 80100aa:	e003      	b.n	80100b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80100ac:	68fb      	ldr	r3, [r7, #12]
 80100ae:	681a      	ldr	r2, [r3, #0]
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80100b4:	68fa      	ldr	r2, [r7, #12]
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	429a      	cmp	r2, r3
 80100ba:	d002      	beq.n	80100c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80100bc:	68fb      	ldr	r3, [r7, #12]
 80100be:	687a      	ldr	r2, [r7, #4]
 80100c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80100c2:	bf00      	nop
 80100c4:	3714      	adds	r7, #20
 80100c6:	46bd      	mov	sp, r7
 80100c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100cc:	4770      	bx	lr
 80100ce:	bf00      	nop
 80100d0:	240055b0 	.word	0x240055b0
 80100d4:	240055b8 	.word	0x240055b8

080100d8 <BuzzerTask_HeartbeatBeep>:

/**
 * @brief Buzzer heartbeat beep function - plays a beep every 1 second
 * This function provides audible confirmation that the controller is alive
 */
void BuzzerTask_HeartbeatBeep(void) {
 80100d8:	b580      	push	{r7, lr}
 80100da:	af00      	add	r7, sp, #0
    // Simple heartbeat beep pattern
    Buzzer_PlayTone(NOTE_BEEP, 20);  // Short 50ms beep
 80100dc:	2114      	movs	r1, #20
 80100de:	f44f 7083 	mov.w	r0, #262	@ 0x106
 80100e2:	f7f1 fc13 	bl	800190c <Buzzer_PlayTone>
    osDelay(100);                     // Wait for beep to finish
 80100e6:	2064      	movs	r0, #100	@ 0x64
 80100e8:	f7fd fb53 	bl	800d792 <osDelay>
}
 80100ec:	bf00      	nop
 80100ee:	bd80      	pop	{r7, pc}

080100f0 <J60_Motor_Offline_Beep>:

void J60_Motor_Offline_Beep(void) {
 80100f0:	b580      	push	{r7, lr}
 80100f2:	af00      	add	r7, sp, #0
    // Simple heartbeat beep pattern
	if (j60_motor[0].para.online == 0){
 80100f4:	4b07      	ldr	r3, [pc, #28]	@ (8010114 <J60_Motor_Offline_Beep+0x24>)
 80100f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80100f8:	2b00      	cmp	r3, #0
 80100fa:	d104      	bne.n	8010106 <J60_Motor_Offline_Beep+0x16>
		Buzzer_PlayTone(NOTE_ALERT, 30);
 80100fc:	211e      	movs	r1, #30
 80100fe:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8010102:	f7f1 fc03 	bl	800190c <Buzzer_PlayTone>
	}
      // Short 50ms beep
    osDelay(500);                     // Wait for beep to finish
 8010106:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 801010a:	f7fd fb42 	bl	800d792 <osDelay>
}
 801010e:	bf00      	nop
 8010110:	bd80      	pop	{r7, pc}
 8010112:	bf00      	nop
 8010114:	2400567c 	.word	0x2400567c

08010118 <BUZZER_TASK>:
/**
 * @brief Main buzzer task function (follows PC_MCU_UART_TASK pattern)
 * This function runs the buzzer task loop with 1Hz heartbeat
 */
void BUZZER_TASK(void) {
 8010118:	b580      	push	{r7, lr}
 801011a:	b086      	sub	sp, #24
 801011c:	af00      	add	r7, sp, #0
    // Initialize the buzzer
    Buzzer_Init();
 801011e:	f7f1 fbe3 	bl	80018e8 <Buzzer_Init>
    
    // Set a moderate volume
    Buzzer_SetVolume(30); // 30% volume to avoid being too loud
 8010122:	201e      	movs	r0, #30
 8010124:	f7f1 fc3a 	bl	800199c <Buzzer_SetVolume>
    
    // Startup sound - quick melody to indicate system start
    const uint32_t startup_freq[] = {NOTE_C4, NOTE_E4, NOTE_G4};
 8010128:	4a12      	ldr	r2, [pc, #72]	@ (8010174 <BUZZER_TASK+0x5c>)
 801012a:	f107 030c 	add.w	r3, r7, #12
 801012e:	ca07      	ldmia	r2, {r0, r1, r2}
 8010130:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    const uint32_t startup_dur[] = {100, 100, 150};
 8010134:	4a10      	ldr	r2, [pc, #64]	@ (8010178 <BUZZER_TASK+0x60>)
 8010136:	463b      	mov	r3, r7
 8010138:	ca07      	ldmia	r2, {r0, r1, r2}
 801013a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    Buzzer_PlayMelody(startup_freq, startup_dur, 3);
 801013e:	4639      	mov	r1, r7
 8010140:	f107 030c 	add.w	r3, r7, #12
 8010144:	2203      	movs	r2, #3
 8010146:	4618      	mov	r0, r3
 8010148:	f7f1 fc4f 	bl	80019ea <Buzzer_PlayMelody>
    
    osDelay(500); // Wait before starting heartbeat
 801014c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8010150:	f7fd fb1f 	bl	800d792 <osDelay>
    
    // Infinite loop for heartbeat beep
    for (;;) {
        // Play heartbeat beep every 1 second
        BuzzerTask_HeartbeatBeep();
 8010154:	f7ff ffc0 	bl	80100d8 <BuzzerTask_HeartbeatBeep>
        J60_Motor_Offline_Beep();
 8010158:	f7ff ffca 	bl	80100f0 <J60_Motor_Offline_Beep>
        
        // Increment heartbeat counter
        heartbeat_counter++;
 801015c:	4b07      	ldr	r3, [pc, #28]	@ (801017c <BUZZER_TASK+0x64>)
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	3301      	adds	r3, #1
 8010162:	4a06      	ldr	r2, [pc, #24]	@ (801017c <BUZZER_TASK+0x64>)
 8010164:	6013      	str	r3, [r2, #0]
        
        // Wait 1 second before next heartbeat
        osDelay(2000);
 8010166:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 801016a:	f7fd fb12 	bl	800d792 <osDelay>
        BuzzerTask_HeartbeatBeep();
 801016e:	bf00      	nop
 8010170:	e7f0      	b.n	8010154 <BUZZER_TASK+0x3c>
 8010172:	bf00      	nop
 8010174:	08011dc0 	.word	0x08011dc0
 8010178:	08011dcc 	.word	0x08011dcc
 801017c:	240055d0 	.word	0x240055d0

08010180 <DJI_NDJ_REMOTE_PROCESS>:
#define JOYSTICK_OFFSET 1024

dji_ndj6 dji_remote;

void DJI_NDJ_REMOTE_PROCESS(dji_ndj6 *remoter, uint8_t *buf)
{
 8010180:	b480      	push	{r7}
 8010182:	b083      	sub	sp, #12
 8010184:	af00      	add	r7, sp, #0
 8010186:	6078      	str	r0, [r7, #4]
 8010188:	6039      	str	r1, [r7, #0]
	remoter->right_x = (buf[0] | buf[1] << 8) & 0x07FF;
 801018a:	683b      	ldr	r3, [r7, #0]
 801018c:	781b      	ldrb	r3, [r3, #0]
 801018e:	b21a      	sxth	r2, r3
 8010190:	683b      	ldr	r3, [r7, #0]
 8010192:	3301      	adds	r3, #1
 8010194:	781b      	ldrb	r3, [r3, #0]
 8010196:	b21b      	sxth	r3, r3
 8010198:	021b      	lsls	r3, r3, #8
 801019a:	b21b      	sxth	r3, r3
 801019c:	4313      	orrs	r3, r2
 801019e:	b21b      	sxth	r3, r3
 80101a0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80101a4:	b21a      	sxth	r2, r3
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	801a      	strh	r2, [r3, #0]
	remoter->right_x -= JOYSTICK_OFFSET;
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80101b0:	b29b      	uxth	r3, r3
 80101b2:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 80101b6:	b29b      	uxth	r3, r3
 80101b8:	b21a      	sxth	r2, r3
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	801a      	strh	r2, [r3, #0]
	remoter->right_y = (buf[1] >> 3 | buf[2] << 5) & 0x07FF;
 80101be:	683b      	ldr	r3, [r7, #0]
 80101c0:	3301      	adds	r3, #1
 80101c2:	781b      	ldrb	r3, [r3, #0]
 80101c4:	08db      	lsrs	r3, r3, #3
 80101c6:	b2db      	uxtb	r3, r3
 80101c8:	b21a      	sxth	r2, r3
 80101ca:	683b      	ldr	r3, [r7, #0]
 80101cc:	3302      	adds	r3, #2
 80101ce:	781b      	ldrb	r3, [r3, #0]
 80101d0:	b21b      	sxth	r3, r3
 80101d2:	015b      	lsls	r3, r3, #5
 80101d4:	b21b      	sxth	r3, r3
 80101d6:	4313      	orrs	r3, r2
 80101d8:	b21b      	sxth	r3, r3
 80101da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80101de:	b21a      	sxth	r2, r3
 80101e0:	687b      	ldr	r3, [r7, #4]
 80101e2:	805a      	strh	r2, [r3, #2]
	remoter->right_y -= JOYSTICK_OFFSET;
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80101ea:	b29b      	uxth	r3, r3
 80101ec:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 80101f0:	b29b      	uxth	r3, r3
 80101f2:	b21a      	sxth	r2, r3
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	805a      	strh	r2, [r3, #2]
	remoter->left_x = (buf[2] >> 6 | buf[3] << 2
 80101f8:	683b      	ldr	r3, [r7, #0]
 80101fa:	3302      	adds	r3, #2
 80101fc:	781b      	ldrb	r3, [r3, #0]
 80101fe:	099b      	lsrs	r3, r3, #6
 8010200:	b2db      	uxtb	r3, r3
 8010202:	b21a      	sxth	r2, r3
 8010204:	683b      	ldr	r3, [r7, #0]
 8010206:	3303      	adds	r3, #3
 8010208:	781b      	ldrb	r3, [r3, #0]
 801020a:	b21b      	sxth	r3, r3
 801020c:	009b      	lsls	r3, r3, #2
 801020e:	b21b      	sxth	r3, r3
 8010210:	4313      	orrs	r3, r2
 8010212:	b21a      	sxth	r2, r3
			| buf[4] << 10) & 0x07FF;
 8010214:	683b      	ldr	r3, [r7, #0]
 8010216:	3304      	adds	r3, #4
 8010218:	781b      	ldrb	r3, [r3, #0]
 801021a:	b21b      	sxth	r3, r3
 801021c:	029b      	lsls	r3, r3, #10
 801021e:	b21b      	sxth	r3, r3
 8010220:	4313      	orrs	r3, r2
 8010222:	b21b      	sxth	r3, r3
 8010224:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8010228:	b21a      	sxth	r2, r3
	remoter->left_x = (buf[2] >> 6 | buf[3] << 2
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	809a      	strh	r2, [r3, #4]
	remoter->left_x -= JOYSTICK_OFFSET;
 801022e:	687b      	ldr	r3, [r7, #4]
 8010230:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8010234:	b29b      	uxth	r3, r3
 8010236:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 801023a:	b29b      	uxth	r3, r3
 801023c:	b21a      	sxth	r2, r3
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	809a      	strh	r2, [r3, #4]
	remoter->left_y = (buf[4] >> 1 | buf[5] << 7) & 0x07FF;
 8010242:	683b      	ldr	r3, [r7, #0]
 8010244:	3304      	adds	r3, #4
 8010246:	781b      	ldrb	r3, [r3, #0]
 8010248:	085b      	lsrs	r3, r3, #1
 801024a:	b2db      	uxtb	r3, r3
 801024c:	b21a      	sxth	r2, r3
 801024e:	683b      	ldr	r3, [r7, #0]
 8010250:	3305      	adds	r3, #5
 8010252:	781b      	ldrb	r3, [r3, #0]
 8010254:	b21b      	sxth	r3, r3
 8010256:	01db      	lsls	r3, r3, #7
 8010258:	b21b      	sxth	r3, r3
 801025a:	4313      	orrs	r3, r2
 801025c:	b21b      	sxth	r3, r3
 801025e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8010262:	b21a      	sxth	r2, r3
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	80da      	strh	r2, [r3, #6]
	remoter->left_y -= JOYSTICK_OFFSET;
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 801026e:	b29b      	uxth	r3, r3
 8010270:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8010274:	b29b      	uxth	r3, r3
 8010276:	b21a      	sxth	r2, r3
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	80da      	strh	r2, [r3, #6]
	//Left switch position
	remoter->left_switch = ((buf[5] >> 4) & 0x000C) >> 2;
 801027c:	683b      	ldr	r3, [r7, #0]
 801027e:	3305      	adds	r3, #5
 8010280:	781b      	ldrb	r3, [r3, #0]
 8010282:	091b      	lsrs	r3, r3, #4
 8010284:	b2db      	uxtb	r3, r3
 8010286:	109b      	asrs	r3, r3, #2
 8010288:	b25b      	sxtb	r3, r3
 801028a:	f003 0303 	and.w	r3, r3, #3
 801028e:	b25a      	sxtb	r2, r3
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	721a      	strb	r2, [r3, #8]
	remoter->right_switch = (buf[5] >> 4) & 0x0003;
 8010294:	683b      	ldr	r3, [r7, #0]
 8010296:	3305      	adds	r3, #5
 8010298:	781b      	ldrb	r3, [r3, #0]
 801029a:	091b      	lsrs	r3, r3, #4
 801029c:	b2db      	uxtb	r3, r3
 801029e:	b25b      	sxtb	r3, r3
 80102a0:	f003 0303 	and.w	r3, r3, #3
 80102a4:	b25a      	sxtb	r2, r3
 80102a6:	687b      	ldr	r3, [r7, #4]
 80102a8:	725a      	strb	r2, [r3, #9]
	remoter->mouse_x = ((int16_t) buf[6] | ((int16_t) buf[7] << 8));
 80102aa:	683b      	ldr	r3, [r7, #0]
 80102ac:	3306      	adds	r3, #6
 80102ae:	781b      	ldrb	r3, [r3, #0]
 80102b0:	b21a      	sxth	r2, r3
 80102b2:	683b      	ldr	r3, [r7, #0]
 80102b4:	3307      	adds	r3, #7
 80102b6:	781b      	ldrb	r3, [r3, #0]
 80102b8:	b21b      	sxth	r3, r3
 80102ba:	021b      	lsls	r3, r3, #8
 80102bc:	b21b      	sxth	r3, r3
 80102be:	4313      	orrs	r3, r2
 80102c0:	b21a      	sxth	r2, r3
 80102c2:	687b      	ldr	r3, [r7, #4]
 80102c4:	815a      	strh	r2, [r3, #10]
	remoter->mouse_y = ((int16_t) buf[8] | ((int16_t) buf[9] << 8));
 80102c6:	683b      	ldr	r3, [r7, #0]
 80102c8:	3308      	adds	r3, #8
 80102ca:	781b      	ldrb	r3, [r3, #0]
 80102cc:	b21a      	sxth	r2, r3
 80102ce:	683b      	ldr	r3, [r7, #0]
 80102d0:	3309      	adds	r3, #9
 80102d2:	781b      	ldrb	r3, [r3, #0]
 80102d4:	b21b      	sxth	r3, r3
 80102d6:	021b      	lsls	r3, r3, #8
 80102d8:	b21b      	sxth	r3, r3
 80102da:	4313      	orrs	r3, r2
 80102dc:	b21a      	sxth	r2, r3
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	819a      	strh	r2, [r3, #12]
	remoter->mouse_z = ((int16_t) buf[10] | ((int16_t) buf[11] << 8));
 80102e2:	683b      	ldr	r3, [r7, #0]
 80102e4:	330a      	adds	r3, #10
 80102e6:	781b      	ldrb	r3, [r3, #0]
 80102e8:	b21a      	sxth	r2, r3
 80102ea:	683b      	ldr	r3, [r7, #0]
 80102ec:	330b      	adds	r3, #11
 80102ee:	781b      	ldrb	r3, [r3, #0]
 80102f0:	b21b      	sxth	r3, r3
 80102f2:	021b      	lsls	r3, r3, #8
 80102f4:	b21b      	sxth	r3, r3
 80102f6:	4313      	orrs	r3, r2
 80102f8:	b21a      	sxth	r2, r3
 80102fa:	687b      	ldr	r3, [r7, #4]
 80102fc:	81da      	strh	r2, [r3, #14]
	remoter->mouse_hori += remoter->mouse_x;
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	691b      	ldr	r3, [r3, #16]
 8010302:	687a      	ldr	r2, [r7, #4]
 8010304:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8010308:	441a      	add	r2, r3
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	611a      	str	r2, [r3, #16]
	remoter->mouse_vert += remoter->mouse_y;
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	695b      	ldr	r3, [r3, #20]
 8010312:	687a      	ldr	r2, [r7, #4]
 8010314:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 8010318:	441a      	add	r2, r3
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	615a      	str	r2, [r3, #20]
	remoter->mouse_left = (buf[12]);
 801031e:	683b      	ldr	r3, [r7, #0]
 8010320:	330c      	adds	r3, #12
 8010322:	781b      	ldrb	r3, [r3, #0]
 8010324:	b25a      	sxtb	r2, r3
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	761a      	strb	r2, [r3, #24]
	remoter->mouse_right = (buf[13]);
 801032a:	683b      	ldr	r3, [r7, #0]
 801032c:	330d      	adds	r3, #13
 801032e:	781b      	ldrb	r3, [r3, #0]
 8010330:	b25a      	sxtb	r2, r3
 8010332:	687b      	ldr	r3, [r7, #4]
 8010334:	765a      	strb	r2, [r3, #25]
	remoter->keyboard_keys = (buf[14]);
 8010336:	683b      	ldr	r3, [r7, #0]
 8010338:	330e      	adds	r3, #14
 801033a:	781b      	ldrb	r3, [r3, #0]
 801033c:	461a      	mov	r2, r3
 801033e:	687b      	ldr	r3, [r7, #4]
 8010340:	845a      	strh	r2, [r3, #34]	@ 0x22
	remoter->side_dial = ((int16_t) buf[16]) | ((int16_t) buf[17] << 8);
 8010342:	683b      	ldr	r3, [r7, #0]
 8010344:	3310      	adds	r3, #16
 8010346:	781b      	ldrb	r3, [r3, #0]
 8010348:	b21a      	sxth	r2, r3
 801034a:	683b      	ldr	r3, [r7, #0]
 801034c:	3311      	adds	r3, #17
 801034e:	781b      	ldrb	r3, [r3, #0]
 8010350:	b21b      	sxth	r3, r3
 8010352:	021b      	lsls	r3, r3, #8
 8010354:	b21b      	sxth	r3, r3
 8010356:	4313      	orrs	r3, r2
 8010358:	b21a      	sxth	r2, r3
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	849a      	strh	r2, [r3, #36]	@ 0x24
	remoter->side_dial -= JOYSTICK_OFFSET;
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8010364:	b29b      	uxth	r3, r3
 8010366:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 801036a:	b29b      	uxth	r3, r3
 801036c:	b21a      	sxth	r2, r3
 801036e:	687b      	ldr	r3, [r7, #4]
 8010370:	849a      	strh	r2, [r3, #36]	@ 0x24
	remoter->last_time = 0;
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	2200      	movs	r2, #0
 8010376:	629a      	str	r2, [r3, #40]	@ 0x28

	// Map individual keyboard keys
	remoter->W = !!(remoter->keyboard_keys & KEY_OFFSET_W);
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 801037c:	f003 0301 	and.w	r3, r3, #1
 8010380:	2b00      	cmp	r3, #0
 8010382:	bf14      	ite	ne
 8010384:	2301      	movne	r3, #1
 8010386:	2300      	moveq	r3, #0
 8010388:	b2db      	uxtb	r3, r3
 801038a:	461a      	mov	r2, r3
 801038c:	687b      	ldr	r3, [r7, #4]
 801038e:	769a      	strb	r2, [r3, #26]
	remoter->S = !!(remoter->keyboard_keys & KEY_OFFSET_S);
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8010394:	f003 0302 	and.w	r3, r3, #2
 8010398:	2b00      	cmp	r3, #0
 801039a:	bf14      	ite	ne
 801039c:	2301      	movne	r3, #1
 801039e:	2300      	moveq	r3, #0
 80103a0:	b2db      	uxtb	r3, r3
 80103a2:	461a      	mov	r2, r3
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	76da      	strb	r2, [r3, #27]
	remoter->A = !!(remoter->keyboard_keys & KEY_OFFSET_A);
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 80103ac:	f003 0304 	and.w	r3, r3, #4
 80103b0:	2b00      	cmp	r3, #0
 80103b2:	bf14      	ite	ne
 80103b4:	2301      	movne	r3, #1
 80103b6:	2300      	moveq	r3, #0
 80103b8:	b2db      	uxtb	r3, r3
 80103ba:	461a      	mov	r2, r3
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	771a      	strb	r2, [r3, #28]
	remoter->D = !!(remoter->keyboard_keys & KEY_OFFSET_D);
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 80103c4:	f003 0308 	and.w	r3, r3, #8
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	bf14      	ite	ne
 80103cc:	2301      	movne	r3, #1
 80103ce:	2300      	moveq	r3, #0
 80103d0:	b2db      	uxtb	r3, r3
 80103d2:	461a      	mov	r2, r3
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	775a      	strb	r2, [r3, #29]
	remoter->Q = !!(remoter->keyboard_keys & KEY_OFFSET_Q);
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 80103dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80103e0:	2b00      	cmp	r3, #0
 80103e2:	bf14      	ite	ne
 80103e4:	2301      	movne	r3, #1
 80103e6:	2300      	moveq	r3, #0
 80103e8:	b2db      	uxtb	r3, r3
 80103ea:	461a      	mov	r2, r3
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	779a      	strb	r2, [r3, #30]
	remoter->E = !!(remoter->keyboard_keys & KEY_OFFSET_E);
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 80103f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80103f8:	2b00      	cmp	r3, #0
 80103fa:	bf14      	ite	ne
 80103fc:	2301      	movne	r3, #1
 80103fe:	2300      	moveq	r3, #0
 8010400:	b2db      	uxtb	r3, r3
 8010402:	461a      	mov	r2, r3
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	77da      	strb	r2, [r3, #31]
	remoter->Shift = !!(remoter->keyboard_keys & KEY_OFFSET_SHIFT);
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 801040c:	f003 0310 	and.w	r3, r3, #16
 8010410:	2b00      	cmp	r3, #0
 8010412:	bf14      	ite	ne
 8010414:	2301      	movne	r3, #1
 8010416:	2300      	moveq	r3, #0
 8010418:	b2db      	uxtb	r3, r3
 801041a:	461a      	mov	r2, r3
 801041c:	687b      	ldr	r3, [r7, #4]
 801041e:	f883 2020 	strb.w	r2, [r3, #32]
	remoter->Ctrl = !!(remoter->keyboard_keys & KEY_OFFSET_CTRL);
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8010426:	f003 0320 	and.w	r3, r3, #32
 801042a:	2b00      	cmp	r3, #0
 801042c:	bf14      	ite	ne
 801042e:	2301      	movne	r3, #1
 8010430:	2300      	moveq	r3, #0
 8010432:	b2db      	uxtb	r3, r3
 8010434:	461a      	mov	r2, r3
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
//	if (remoter->keyboard_keys & KEY_OFFSET_T){
//			remoter->T = 1;
//		}else{
//			remoter->T = 0;
//		}
}
 801043c:	bf00      	nop
 801043e:	370c      	adds	r7, #12
 8010440:	46bd      	mov	sp, r7
 8010442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010446:	4770      	bx	lr

08010448 <AHRS_init>:
static float accel_world[3] = {0.0f};  // Acceleration in world frame
static float accel_world_filtered[3] = {0.0f};  // Low-pass filtered acceleration
static const float filter_alpha = 0.1f;  // Low-pass filter coefficient

void AHRS_init(float quat[4])
{
 8010448:	b480      	push	{r7}
 801044a:	b083      	sub	sp, #12
 801044c:	af00      	add	r7, sp, #0
 801044e:	6078      	str	r0, [r7, #4]
    quat[0] = 1.0f;
 8010450:	687b      	ldr	r3, [r7, #4]
 8010452:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8010456:	601a      	str	r2, [r3, #0]
    quat[1] = 0.0f;
 8010458:	687b      	ldr	r3, [r7, #4]
 801045a:	3304      	adds	r3, #4
 801045c:	f04f 0200 	mov.w	r2, #0
 8010460:	601a      	str	r2, [r3, #0]
    quat[2] = 0.0f;
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	3308      	adds	r3, #8
 8010466:	f04f 0200 	mov.w	r2, #0
 801046a:	601a      	str	r2, [r3, #0]
    quat[3] = 0.0f;
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	330c      	adds	r3, #12
 8010470:	f04f 0200 	mov.w	r2, #0
 8010474:	601a      	str	r2, [r3, #0]
}
 8010476:	bf00      	nop
 8010478:	370c      	adds	r7, #12
 801047a:	46bd      	mov	sp, r7
 801047c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010480:	4770      	bx	lr

08010482 <AHRS_update>:

void AHRS_update(float quat[4], float gyro[3], float accel[3])
{
 8010482:	b580      	push	{r7, lr}
 8010484:	b084      	sub	sp, #16
 8010486:	af00      	add	r7, sp, #0
 8010488:	60f8      	str	r0, [r7, #12]
 801048a:	60b9      	str	r1, [r7, #8]
 801048c:	607a      	str	r2, [r7, #4]
    MahonyAHRSupdateIMU(quat, gyro[0], gyro[1], gyro[2], accel[0], accel[1], accel[2]);
 801048e:	68bb      	ldr	r3, [r7, #8]
 8010490:	edd3 7a00 	vldr	s15, [r3]
 8010494:	68bb      	ldr	r3, [r7, #8]
 8010496:	3304      	adds	r3, #4
 8010498:	ed93 7a00 	vldr	s14, [r3]
 801049c:	68bb      	ldr	r3, [r7, #8]
 801049e:	3308      	adds	r3, #8
 80104a0:	edd3 6a00 	vldr	s13, [r3]
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	ed93 6a00 	vldr	s12, [r3]
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	3304      	adds	r3, #4
 80104ae:	edd3 5a00 	vldr	s11, [r3]
 80104b2:	687b      	ldr	r3, [r7, #4]
 80104b4:	3308      	adds	r3, #8
 80104b6:	ed93 5a00 	vldr	s10, [r3]
 80104ba:	eef0 2a45 	vmov.f32	s5, s10
 80104be:	eeb0 2a65 	vmov.f32	s4, s11
 80104c2:	eef0 1a46 	vmov.f32	s3, s12
 80104c6:	eeb0 1a66 	vmov.f32	s2, s13
 80104ca:	eef0 0a47 	vmov.f32	s1, s14
 80104ce:	eeb0 0a67 	vmov.f32	s0, s15
 80104d2:	68f8      	ldr	r0, [r7, #12]
 80104d4:	f7f0 fa6e 	bl	80009b4 <MahonyAHRSupdateIMU>
}
 80104d8:	bf00      	nop
 80104da:	3710      	adds	r7, #16
 80104dc:	46bd      	mov	sp, r7
 80104de:	bd80      	pop	{r7, pc}

080104e0 <GetAngle>:

void GetAngle(float q[4], float *yaw, float *pitch, float *roll)
{
 80104e0:	b580      	push	{r7, lr}
 80104e2:	b084      	sub	sp, #16
 80104e4:	af00      	add	r7, sp, #0
 80104e6:	60f8      	str	r0, [r7, #12]
 80104e8:	60b9      	str	r1, [r7, #8]
 80104ea:	607a      	str	r2, [r7, #4]
 80104ec:	603b      	str	r3, [r7, #0]
    *yaw = atan2f(2.0f*(q[0]*q[3]+q[1]*q[2]), 2.0f*(q[0]*q[0]+q[1]*q[1])-1.0f);
 80104ee:	68fb      	ldr	r3, [r7, #12]
 80104f0:	ed93 7a00 	vldr	s14, [r3]
 80104f4:	68fb      	ldr	r3, [r7, #12]
 80104f6:	330c      	adds	r3, #12
 80104f8:	edd3 7a00 	vldr	s15, [r3]
 80104fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010500:	68fb      	ldr	r3, [r7, #12]
 8010502:	3304      	adds	r3, #4
 8010504:	edd3 6a00 	vldr	s13, [r3]
 8010508:	68fb      	ldr	r3, [r7, #12]
 801050a:	3308      	adds	r3, #8
 801050c:	edd3 7a00 	vldr	s15, [r3]
 8010510:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010514:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010518:	ee37 6aa7 	vadd.f32	s12, s15, s15
 801051c:	68fb      	ldr	r3, [r7, #12]
 801051e:	ed93 7a00 	vldr	s14, [r3]
 8010522:	68fb      	ldr	r3, [r7, #12]
 8010524:	edd3 7a00 	vldr	s15, [r3]
 8010528:	ee27 7a27 	vmul.f32	s14, s14, s15
 801052c:	68fb      	ldr	r3, [r7, #12]
 801052e:	3304      	adds	r3, #4
 8010530:	edd3 6a00 	vldr	s13, [r3]
 8010534:	68fb      	ldr	r3, [r7, #12]
 8010536:	3304      	adds	r3, #4
 8010538:	edd3 7a00 	vldr	s15, [r3]
 801053c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010540:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010544:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8010548:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801054c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010550:	eef0 0a67 	vmov.f32	s1, s15
 8010554:	eeb0 0a46 	vmov.f32	s0, s12
 8010558:	f000 ff5e 	bl	8011418 <atan2f>
 801055c:	eef0 7a40 	vmov.f32	s15, s0
 8010560:	68bb      	ldr	r3, [r7, #8]
 8010562:	edc3 7a00 	vstr	s15, [r3]
    *pitch = asinf(-2.0f*(q[1]*q[3]-q[0]*q[2]));
 8010566:	68fb      	ldr	r3, [r7, #12]
 8010568:	3304      	adds	r3, #4
 801056a:	ed93 7a00 	vldr	s14, [r3]
 801056e:	68fb      	ldr	r3, [r7, #12]
 8010570:	330c      	adds	r3, #12
 8010572:	edd3 7a00 	vldr	s15, [r3]
 8010576:	ee27 7a27 	vmul.f32	s14, s14, s15
 801057a:	68fb      	ldr	r3, [r7, #12]
 801057c:	edd3 6a00 	vldr	s13, [r3]
 8010580:	68fb      	ldr	r3, [r7, #12]
 8010582:	3308      	adds	r3, #8
 8010584:	edd3 7a00 	vldr	s15, [r3]
 8010588:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801058c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010590:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8010594:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010598:	eeb0 0a67 	vmov.f32	s0, s15
 801059c:	f000 ff10 	bl	80113c0 <asinf>
 80105a0:	eef0 7a40 	vmov.f32	s15, s0
 80105a4:	687b      	ldr	r3, [r7, #4]
 80105a6:	edc3 7a00 	vstr	s15, [r3]
    *roll = atan2f(2.0f*(q[0]*q[1]+q[2]*q[3]),2.0f*(q[0]*q[0]+q[3]*q[3])-1.0f);
 80105aa:	68fb      	ldr	r3, [r7, #12]
 80105ac:	ed93 7a00 	vldr	s14, [r3]
 80105b0:	68fb      	ldr	r3, [r7, #12]
 80105b2:	3304      	adds	r3, #4
 80105b4:	edd3 7a00 	vldr	s15, [r3]
 80105b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80105bc:	68fb      	ldr	r3, [r7, #12]
 80105be:	3308      	adds	r3, #8
 80105c0:	edd3 6a00 	vldr	s13, [r3]
 80105c4:	68fb      	ldr	r3, [r7, #12]
 80105c6:	330c      	adds	r3, #12
 80105c8:	edd3 7a00 	vldr	s15, [r3]
 80105cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80105d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80105d4:	ee37 6aa7 	vadd.f32	s12, s15, s15
 80105d8:	68fb      	ldr	r3, [r7, #12]
 80105da:	ed93 7a00 	vldr	s14, [r3]
 80105de:	68fb      	ldr	r3, [r7, #12]
 80105e0:	edd3 7a00 	vldr	s15, [r3]
 80105e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80105e8:	68fb      	ldr	r3, [r7, #12]
 80105ea:	330c      	adds	r3, #12
 80105ec:	edd3 6a00 	vldr	s13, [r3]
 80105f0:	68fb      	ldr	r3, [r7, #12]
 80105f2:	330c      	adds	r3, #12
 80105f4:	edd3 7a00 	vldr	s15, [r3]
 80105f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80105fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010600:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8010604:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010608:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801060c:	eef0 0a67 	vmov.f32	s1, s15
 8010610:	eeb0 0a46 	vmov.f32	s0, s12
 8010614:	f000 ff00 	bl	8011418 <atan2f>
 8010618:	eef0 7a40 	vmov.f32	s15, s0
 801061c:	683b      	ldr	r3, [r7, #0]
 801061e:	edc3 7a00 	vstr	s15, [r3]
}
 8010622:	bf00      	nop
 8010624:	3710      	adds	r7, #16
 8010626:	46bd      	mov	sp, r7
 8010628:	bd80      	pop	{r7, pc}
	...

0801062c <TransformAccelToWorldFrame>:
 * @param quat: Quaternion [w, x, y, z]
 * @param accel_body: Acceleration in body frame [x, y, z]
 * @param accel_world: Output acceleration in world frame [x, y, z]
 */
void TransformAccelToWorldFrame(float quat[4], float accel_body[3], float accel_world[3])
{
 801062c:	b480      	push	{r7}
 801062e:	b093      	sub	sp, #76	@ 0x4c
 8010630:	af00      	add	r7, sp, #0
 8010632:	60f8      	str	r0, [r7, #12]
 8010634:	60b9      	str	r1, [r7, #8]
 8010636:	607a      	str	r2, [r7, #4]
    float q0 = quat[0], q1 = quat[1], q2 = quat[2], q3 = quat[3];
 8010638:	68fb      	ldr	r3, [r7, #12]
 801063a:	681b      	ldr	r3, [r3, #0]
 801063c:	647b      	str	r3, [r7, #68]	@ 0x44
 801063e:	68fb      	ldr	r3, [r7, #12]
 8010640:	685b      	ldr	r3, [r3, #4]
 8010642:	643b      	str	r3, [r7, #64]	@ 0x40
 8010644:	68fb      	ldr	r3, [r7, #12]
 8010646:	689b      	ldr	r3, [r3, #8]
 8010648:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801064a:	68fb      	ldr	r3, [r7, #12]
 801064c:	68db      	ldr	r3, [r3, #12]
 801064e:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    // Rotation matrix elements (quaternion to rotation matrix)
    float r11 = 1 - 2*(q2*q2 + q3*q3);
 8010650:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8010654:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8010658:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 801065c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8010660:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010664:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8010668:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801066c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010670:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float r12 = 2*(q1*q2 - q0*q3);
 8010674:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8010678:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 801067c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010680:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8010684:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8010688:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801068c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010690:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8010694:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    float r13 = 2*(q1*q3 + q0*q2);
 8010698:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 801069c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80106a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80106a4:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 80106a8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80106ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80106b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80106b4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80106b8:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    
    float r21 = 2*(q1*q2 + q0*q3);
 80106bc:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80106c0:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80106c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80106c8:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 80106cc:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80106d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80106d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80106d8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80106dc:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float r22 = 1 - 2*(q1*q1 + q3*q3);
 80106e0:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80106e4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80106e8:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80106ec:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80106f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80106f4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80106f8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80106fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010700:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float r23 = 2*(q2*q3 - q0*q1);
 8010704:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8010708:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 801070c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010710:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8010714:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8010718:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801071c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010720:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8010724:	edc7 7a08 	vstr	s15, [r7, #32]
    
    float r31 = 2*(q1*q3 - q0*q2);
 8010728:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 801072c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8010730:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010734:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8010738:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 801073c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010740:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010744:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8010748:	edc7 7a07 	vstr	s15, [r7, #28]
    float r32 = 2*(q2*q3 + q0*q1);
 801074c:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8010750:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8010754:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010758:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 801075c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8010760:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010764:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010768:	ee77 7aa7 	vadd.f32	s15, s15, s15
 801076c:	edc7 7a06 	vstr	s15, [r7, #24]
    float r33 = 1 - 2*(q1*q1 + q2*q2);
 8010770:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8010774:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8010778:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 801077c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8010780:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010784:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8010788:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801078c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010790:	edc7 7a05 	vstr	s15, [r7, #20]
    
    // Transform acceleration from body frame to world frame
    accel_world[0] = r11*accel_body[0] + r12*accel_body[1] + r13*accel_body[2];
 8010794:	68bb      	ldr	r3, [r7, #8]
 8010796:	ed93 7a00 	vldr	s14, [r3]
 801079a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 801079e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80107a2:	68bb      	ldr	r3, [r7, #8]
 80107a4:	3304      	adds	r3, #4
 80107a6:	edd3 6a00 	vldr	s13, [r3]
 80107aa:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80107ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80107b2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80107b6:	68bb      	ldr	r3, [r7, #8]
 80107b8:	3308      	adds	r3, #8
 80107ba:	edd3 6a00 	vldr	s13, [r3]
 80107be:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80107c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80107c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	edc3 7a00 	vstr	s15, [r3]
    accel_world[1] = r21*accel_body[0] + r22*accel_body[1] + r23*accel_body[2];
 80107d0:	68bb      	ldr	r3, [r7, #8]
 80107d2:	ed93 7a00 	vldr	s14, [r3]
 80107d6:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80107da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80107de:	68bb      	ldr	r3, [r7, #8]
 80107e0:	3304      	adds	r3, #4
 80107e2:	edd3 6a00 	vldr	s13, [r3]
 80107e6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80107ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80107ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80107f2:	68bb      	ldr	r3, [r7, #8]
 80107f4:	3308      	adds	r3, #8
 80107f6:	edd3 6a00 	vldr	s13, [r3]
 80107fa:	edd7 7a08 	vldr	s15, [r7, #32]
 80107fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	3304      	adds	r3, #4
 8010806:	ee77 7a27 	vadd.f32	s15, s14, s15
 801080a:	edc3 7a00 	vstr	s15, [r3]
    accel_world[2] = r31*accel_body[0] + r32*accel_body[1] + r33*accel_body[2];
 801080e:	68bb      	ldr	r3, [r7, #8]
 8010810:	ed93 7a00 	vldr	s14, [r3]
 8010814:	edd7 7a07 	vldr	s15, [r7, #28]
 8010818:	ee27 7a27 	vmul.f32	s14, s14, s15
 801081c:	68bb      	ldr	r3, [r7, #8]
 801081e:	3304      	adds	r3, #4
 8010820:	edd3 6a00 	vldr	s13, [r3]
 8010824:	edd7 7a06 	vldr	s15, [r7, #24]
 8010828:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801082c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8010830:	68bb      	ldr	r3, [r7, #8]
 8010832:	3308      	adds	r3, #8
 8010834:	edd3 6a00 	vldr	s13, [r3]
 8010838:	edd7 7a05 	vldr	s15, [r7, #20]
 801083c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	3308      	adds	r3, #8
 8010844:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010848:	edc3 7a00 	vstr	s15, [r3]
    
    // Remove gravity (assuming z-axis points up in world frame)
    accel_world[2] -= GRAVITY_CONSTANT;
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	3308      	adds	r3, #8
 8010850:	edd3 7a00 	vldr	s15, [r3]
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	3308      	adds	r3, #8
 8010858:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8010870 <TransformAccelToWorldFrame+0x244>
 801085c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010860:	edc3 7a00 	vstr	s15, [r3]
}
 8010864:	bf00      	nop
 8010866:	374c      	adds	r7, #76	@ 0x4c
 8010868:	46bd      	mov	sp, r7
 801086a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801086e:	4770      	bx	lr
 8010870:	411cf5c3 	.word	0x411cf5c3

08010874 <CalculateVelocity>:
 * @brief Calculate velocity by integrating acceleration
 * @param accel_world: Acceleration in world frame [x, y, z]
 * @param velocity: Output velocity [x, y, z]
 */
void CalculateVelocity(float accel_world[3], float velocity[3])
{
 8010874:	b480      	push	{r7}
 8010876:	b085      	sub	sp, #20
 8010878:	af00      	add	r7, sp, #0
 801087a:	6078      	str	r0, [r7, #4]
 801087c:	6039      	str	r1, [r7, #0]
    // Apply low-pass filter to reduce noise
    accel_world_filtered[0] = filter_alpha * accel_world[0] + (1.0f - filter_alpha) * accel_world_filtered[0];
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	edd3 7a00 	vldr	s15, [r3]
 8010884:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 80109c4 <CalculateVelocity+0x150>
 8010888:	ee27 7a87 	vmul.f32	s14, s15, s14
 801088c:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 80109c4 <CalculateVelocity+0x150>
 8010890:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010894:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8010898:	4b4b      	ldr	r3, [pc, #300]	@ (80109c8 <CalculateVelocity+0x154>)
 801089a:	edd3 7a00 	vldr	s15, [r3]
 801089e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80108a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80108a6:	4b48      	ldr	r3, [pc, #288]	@ (80109c8 <CalculateVelocity+0x154>)
 80108a8:	edc3 7a00 	vstr	s15, [r3]
    accel_world_filtered[1] = filter_alpha * accel_world[1] + (1.0f - filter_alpha) * accel_world_filtered[1];
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	3304      	adds	r3, #4
 80108b0:	edd3 7a00 	vldr	s15, [r3]
 80108b4:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80109c4 <CalculateVelocity+0x150>
 80108b8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80108bc:	eddf 7a41 	vldr	s15, [pc, #260]	@ 80109c4 <CalculateVelocity+0x150>
 80108c0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80108c4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80108c8:	4b3f      	ldr	r3, [pc, #252]	@ (80109c8 <CalculateVelocity+0x154>)
 80108ca:	edd3 7a01 	vldr	s15, [r3, #4]
 80108ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80108d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80108d6:	4b3c      	ldr	r3, [pc, #240]	@ (80109c8 <CalculateVelocity+0x154>)
 80108d8:	edc3 7a01 	vstr	s15, [r3, #4]
    accel_world_filtered[2] = filter_alpha * accel_world[2] + (1.0f - filter_alpha) * accel_world_filtered[2];
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	3308      	adds	r3, #8
 80108e0:	edd3 7a00 	vldr	s15, [r3]
 80108e4:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 80109c4 <CalculateVelocity+0x150>
 80108e8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80108ec:	eddf 7a35 	vldr	s15, [pc, #212]	@ 80109c4 <CalculateVelocity+0x150>
 80108f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80108f4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80108f8:	4b33      	ldr	r3, [pc, #204]	@ (80109c8 <CalculateVelocity+0x154>)
 80108fa:	edd3 7a02 	vldr	s15, [r3, #8]
 80108fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010902:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010906:	4b30      	ldr	r3, [pc, #192]	@ (80109c8 <CalculateVelocity+0x154>)
 8010908:	edc3 7a02 	vstr	s15, [r3, #8]
    
    // Integrate acceleration to get velocity (v = v0 + a*dt)
    velocity[0] += accel_world_filtered[0] * SAMPLE_TIME;
 801090c:	683b      	ldr	r3, [r7, #0]
 801090e:	ed93 7a00 	vldr	s14, [r3]
 8010912:	4b2d      	ldr	r3, [pc, #180]	@ (80109c8 <CalculateVelocity+0x154>)
 8010914:	edd3 7a00 	vldr	s15, [r3]
 8010918:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 80109cc <CalculateVelocity+0x158>
 801091c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010920:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010924:	683b      	ldr	r3, [r7, #0]
 8010926:	edc3 7a00 	vstr	s15, [r3]
    velocity[1] += accel_world_filtered[1] * SAMPLE_TIME;
 801092a:	683b      	ldr	r3, [r7, #0]
 801092c:	3304      	adds	r3, #4
 801092e:	ed93 7a00 	vldr	s14, [r3]
 8010932:	4b25      	ldr	r3, [pc, #148]	@ (80109c8 <CalculateVelocity+0x154>)
 8010934:	edd3 7a01 	vldr	s15, [r3, #4]
 8010938:	eddf 6a24 	vldr	s13, [pc, #144]	@ 80109cc <CalculateVelocity+0x158>
 801093c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010940:	683b      	ldr	r3, [r7, #0]
 8010942:	3304      	adds	r3, #4
 8010944:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010948:	edc3 7a00 	vstr	s15, [r3]
    velocity[2] += accel_world_filtered[2] * SAMPLE_TIME;
 801094c:	683b      	ldr	r3, [r7, #0]
 801094e:	3308      	adds	r3, #8
 8010950:	ed93 7a00 	vldr	s14, [r3]
 8010954:	4b1c      	ldr	r3, [pc, #112]	@ (80109c8 <CalculateVelocity+0x154>)
 8010956:	edd3 7a02 	vldr	s15, [r3, #8]
 801095a:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 80109cc <CalculateVelocity+0x158>
 801095e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010962:	683b      	ldr	r3, [r7, #0]
 8010964:	3308      	adds	r3, #8
 8010966:	ee77 7a27 	vadd.f32	s15, s14, s15
 801096a:	edc3 7a00 	vstr	s15, [r3]
    
    // Apply velocity decay to reduce drift (optional, adjust factor as needed)
    const float velocity_decay = 0.999f;
 801096e:	4b18      	ldr	r3, [pc, #96]	@ (80109d0 <CalculateVelocity+0x15c>)
 8010970:	60fb      	str	r3, [r7, #12]
    velocity[0] *= velocity_decay;
 8010972:	683b      	ldr	r3, [r7, #0]
 8010974:	ed93 7a00 	vldr	s14, [r3]
 8010978:	edd7 7a03 	vldr	s15, [r7, #12]
 801097c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010980:	683b      	ldr	r3, [r7, #0]
 8010982:	edc3 7a00 	vstr	s15, [r3]
    velocity[1] *= velocity_decay;
 8010986:	683b      	ldr	r3, [r7, #0]
 8010988:	3304      	adds	r3, #4
 801098a:	ed93 7a00 	vldr	s14, [r3]
 801098e:	683b      	ldr	r3, [r7, #0]
 8010990:	3304      	adds	r3, #4
 8010992:	edd7 7a03 	vldr	s15, [r7, #12]
 8010996:	ee67 7a27 	vmul.f32	s15, s14, s15
 801099a:	edc3 7a00 	vstr	s15, [r3]
    velocity[2] *= velocity_decay;
 801099e:	683b      	ldr	r3, [r7, #0]
 80109a0:	3308      	adds	r3, #8
 80109a2:	ed93 7a00 	vldr	s14, [r3]
 80109a6:	683b      	ldr	r3, [r7, #0]
 80109a8:	3308      	adds	r3, #8
 80109aa:	edd7 7a03 	vldr	s15, [r7, #12]
 80109ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80109b2:	edc3 7a00 	vstr	s15, [r3]
}
 80109b6:	bf00      	nop
 80109b8:	3714      	adds	r7, #20
 80109ba:	46bd      	mov	sp, r7
 80109bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109c0:	4770      	bx	lr
 80109c2:	bf00      	nop
 80109c4:	3dcccccd 	.word	0x3dcccccd
 80109c8:	24005670 	.word	0x24005670
 80109cc:	3a83126f 	.word	0x3a83126f
 80109d0:	3f7fbe77 	.word	0x3f7fbe77

080109d4 <CalculateProjectedGravity>:
 * @param quat: Quaternion [w, x, y, z] representing current orientation
 * @param gravity_projected: Output projected gravity [x, y, z] in robot frame
 * @note This gives gravity direction in robot frame, unaffected by yaw rotation
 */
void CalculateProjectedGravity(float quat[4], float gravity_projected[3])
{
 80109d4:	b580      	push	{r7, lr}
 80109d6:	ed2d 8b02 	vpush	{d8}
 80109da:	b084      	sub	sp, #16
 80109dc:	af00      	add	r7, sp, #0
 80109de:	6078      	str	r0, [r7, #4]
 80109e0:	6039      	str	r1, [r7, #0]
    // Extract pitch and roll angles from quaternion, ignoring yaw
    float pitch = asinf(-2.0f*(quat[1]*quat[3] - quat[0]*quat[2]));
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	3304      	adds	r3, #4
 80109e6:	ed93 7a00 	vldr	s14, [r3]
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	330c      	adds	r3, #12
 80109ee:	edd3 7a00 	vldr	s15, [r3]
 80109f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80109f6:	687b      	ldr	r3, [r7, #4]
 80109f8:	edd3 6a00 	vldr	s13, [r3]
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	3308      	adds	r3, #8
 8010a00:	edd3 7a00 	vldr	s15, [r3]
 8010a04:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010a08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010a0c:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8010a10:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010a14:	eeb0 0a67 	vmov.f32	s0, s15
 8010a18:	f000 fcd2 	bl	80113c0 <asinf>
 8010a1c:	ed87 0a03 	vstr	s0, [r7, #12]
    float roll = atan2f(2.0f*(quat[0]*quat[1] + quat[2]*quat[3]), 2.0f*(quat[0]*quat[0] + quat[3]*quat[3]) - 1.0f);
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	ed93 7a00 	vldr	s14, [r3]
 8010a26:	687b      	ldr	r3, [r7, #4]
 8010a28:	3304      	adds	r3, #4
 8010a2a:	edd3 7a00 	vldr	s15, [r3]
 8010a2e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010a32:	687b      	ldr	r3, [r7, #4]
 8010a34:	3308      	adds	r3, #8
 8010a36:	edd3 6a00 	vldr	s13, [r3]
 8010a3a:	687b      	ldr	r3, [r7, #4]
 8010a3c:	330c      	adds	r3, #12
 8010a3e:	edd3 7a00 	vldr	s15, [r3]
 8010a42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010a46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010a4a:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8010a4e:	687b      	ldr	r3, [r7, #4]
 8010a50:	ed93 7a00 	vldr	s14, [r3]
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	edd3 7a00 	vldr	s15, [r3]
 8010a5a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	330c      	adds	r3, #12
 8010a62:	edd3 6a00 	vldr	s13, [r3]
 8010a66:	687b      	ldr	r3, [r7, #4]
 8010a68:	330c      	adds	r3, #12
 8010a6a:	edd3 7a00 	vldr	s15, [r3]
 8010a6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010a72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010a76:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8010a7a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010a7e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010a82:	eef0 0a67 	vmov.f32	s1, s15
 8010a86:	eeb0 0a46 	vmov.f32	s0, s12
 8010a8a:	f000 fcc5 	bl	8011418 <atan2f>
 8010a8e:	ed87 0a02 	vstr	s0, [r7, #8]
    
    // Calculate gravity vector in robot frame using only pitch and roll
    // When robot is level: gravity = [0, 0, -1]
    // When robot tilts: gravity components change based on tilt angles
    gravity_projected[0] = sinf(pitch);           // X component (forward/backward tilt)
 8010a92:	ed97 0a03 	vldr	s0, [r7, #12]
 8010a96:	f000 fcfb 	bl	8011490 <sinf>
 8010a9a:	eef0 7a40 	vmov.f32	s15, s0
 8010a9e:	683b      	ldr	r3, [r7, #0]
 8010aa0:	edc3 7a00 	vstr	s15, [r3]
    gravity_projected[1] = -sinf(roll) * cosf(pitch);  // Y component (left/right tilt)  
 8010aa4:	ed97 0a02 	vldr	s0, [r7, #8]
 8010aa8:	f000 fcf2 	bl	8011490 <sinf>
 8010aac:	eef0 7a40 	vmov.f32	s15, s0
 8010ab0:	eeb1 8a67 	vneg.f32	s16, s15
 8010ab4:	ed97 0a03 	vldr	s0, [r7, #12]
 8010ab8:	f000 fdae 	bl	8011618 <cosf>
 8010abc:	eef0 7a40 	vmov.f32	s15, s0
 8010ac0:	683b      	ldr	r3, [r7, #0]
 8010ac2:	3304      	adds	r3, #4
 8010ac4:	ee68 7a27 	vmul.f32	s15, s16, s15
 8010ac8:	edc3 7a00 	vstr	s15, [r3]
    gravity_projected[2] = -cosf(pitch) * cosf(roll);  // Z component (up/down)
 8010acc:	ed97 0a03 	vldr	s0, [r7, #12]
 8010ad0:	f000 fda2 	bl	8011618 <cosf>
 8010ad4:	eef0 7a40 	vmov.f32	s15, s0
 8010ad8:	eeb1 8a67 	vneg.f32	s16, s15
 8010adc:	ed97 0a02 	vldr	s0, [r7, #8]
 8010ae0:	f000 fd9a 	bl	8011618 <cosf>
 8010ae4:	eef0 7a40 	vmov.f32	s15, s0
 8010ae8:	683b      	ldr	r3, [r7, #0]
 8010aea:	3308      	adds	r3, #8
 8010aec:	ee68 7a27 	vmul.f32	s15, s16, s15
 8010af0:	edc3 7a00 	vstr	s15, [r3]
}
 8010af4:	bf00      	nop
 8010af6:	3710      	adds	r7, #16
 8010af8:	46bd      	mov	sp, r7
 8010afa:	ecbd 8b02 	vpop	{d8}
 8010afe:	bd80      	pop	{r7, pc}

08010b00 <ImuTask_Entry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ImuTask_Entry */
void ImuTask_Entry(void const * argument)
{
 8010b00:	b580      	push	{r7, lr}
 8010b02:	b082      	sub	sp, #8
 8010b04:	af00      	add	r7, sp, #0
 8010b06:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN ImuTask_Entry */
    osDelay(10);
 8010b08:	200a      	movs	r0, #10
 8010b0a:	f7fc fe42 	bl	800d792 <osDelay>
//    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
    while(BMI088_init())
 8010b0e:	e002      	b.n	8010b16 <ImuTask_Entry+0x16>
    {
        osDelay(100);
 8010b10:	2064      	movs	r0, #100	@ 0x64
 8010b12:	f7fc fe3e 	bl	800d792 <osDelay>
    while(BMI088_init())
 8010b16:	f7f0 faad 	bl	8001074 <BMI088_init>
 8010b1a:	4603      	mov	r3, r0
 8010b1c:	2b00      	cmp	r3, #0
 8010b1e:	d1f7      	bne.n	8010b10 <ImuTask_Entry+0x10>
    }
    
    AHRS_init(imuQuat);
 8010b20:	4848      	ldr	r0, [pc, #288]	@ (8010c44 <ImuTask_Entry+0x144>)
 8010b22:	f7ff fc91 	bl	8010448 <AHRS_init>
    
    // Initialize velocity and gravity projection to zero
    imuVelocity[0] = 0.0f;
 8010b26:	4b48      	ldr	r3, [pc, #288]	@ (8010c48 <ImuTask_Entry+0x148>)
 8010b28:	f04f 0200 	mov.w	r2, #0
 8010b2c:	601a      	str	r2, [r3, #0]
    imuVelocity[1] = 0.0f;
 8010b2e:	4b46      	ldr	r3, [pc, #280]	@ (8010c48 <ImuTask_Entry+0x148>)
 8010b30:	f04f 0200 	mov.w	r2, #0
 8010b34:	605a      	str	r2, [r3, #4]
    imuVelocity[2] = 0.0f;
 8010b36:	4b44      	ldr	r3, [pc, #272]	@ (8010c48 <ImuTask_Entry+0x148>)
 8010b38:	f04f 0200 	mov.w	r2, #0
 8010b3c:	609a      	str	r2, [r3, #8]
    
    imuGravityProjected[0] = 0.0f;
 8010b3e:	4b43      	ldr	r3, [pc, #268]	@ (8010c4c <ImuTask_Entry+0x14c>)
 8010b40:	f04f 0200 	mov.w	r2, #0
 8010b44:	601a      	str	r2, [r3, #0]
    imuGravityProjected[1] = 0.0f;
 8010b46:	4b41      	ldr	r3, [pc, #260]	@ (8010c4c <ImuTask_Entry+0x14c>)
 8010b48:	f04f 0200 	mov.w	r2, #0
 8010b4c:	605a      	str	r2, [r3, #4]
    imuGravityProjected[2] = -1.0f;  // Start assuming upright position
 8010b4e:	4b3f      	ldr	r3, [pc, #252]	@ (8010c4c <ImuTask_Entry+0x14c>)
 8010b50:	4a3f      	ldr	r2, [pc, #252]	@ (8010c50 <ImuTask_Entry+0x150>)
 8010b52:	609a      	str	r2, [r3, #8]
    
    /* Infinite loop */
    for(;;)
    {
        BMI088_read(gyro, acc, &temp);
 8010b54:	4a3f      	ldr	r2, [pc, #252]	@ (8010c54 <ImuTask_Entry+0x154>)
 8010b56:	4940      	ldr	r1, [pc, #256]	@ (8010c58 <ImuTask_Entry+0x158>)
 8010b58:	4840      	ldr	r0, [pc, #256]	@ (8010c5c <ImuTask_Entry+0x15c>)
 8010b5a:	f7f0 fbf7 	bl	800134c <BMI088_read>
        
        AHRS_update(imuQuat, gyro, acc);
 8010b5e:	4a3e      	ldr	r2, [pc, #248]	@ (8010c58 <ImuTask_Entry+0x158>)
 8010b60:	493e      	ldr	r1, [pc, #248]	@ (8010c5c <ImuTask_Entry+0x15c>)
 8010b62:	4838      	ldr	r0, [pc, #224]	@ (8010c44 <ImuTask_Entry+0x144>)
 8010b64:	f7ff fc8d 	bl	8010482 <AHRS_update>
        GetAngle(imuQuat, imuAngle + INS_YAW_ADDRESS_OFFSET, imuAngle + INS_PITCH_ADDRESS_OFFSET, imuAngle + INS_ROLL_ADDRESS_OFFSET);
 8010b68:	4a3d      	ldr	r2, [pc, #244]	@ (8010c60 <ImuTask_Entry+0x160>)
 8010b6a:	4b3e      	ldr	r3, [pc, #248]	@ (8010c64 <ImuTask_Entry+0x164>)
 8010b6c:	493e      	ldr	r1, [pc, #248]	@ (8010c68 <ImuTask_Entry+0x168>)
 8010b6e:	4835      	ldr	r0, [pc, #212]	@ (8010c44 <ImuTask_Entry+0x144>)
 8010b70:	f7ff fcb6 	bl	80104e0 <GetAngle>
        
        // Calculate velocity from acceleration
        TransformAccelToWorldFrame(imuQuat, acc, accel_world);
 8010b74:	4a3d      	ldr	r2, [pc, #244]	@ (8010c6c <ImuTask_Entry+0x16c>)
 8010b76:	4938      	ldr	r1, [pc, #224]	@ (8010c58 <ImuTask_Entry+0x158>)
 8010b78:	4832      	ldr	r0, [pc, #200]	@ (8010c44 <ImuTask_Entry+0x144>)
 8010b7a:	f7ff fd57 	bl	801062c <TransformAccelToWorldFrame>
        CalculateVelocity(accel_world, imuVelocity);
 8010b7e:	4932      	ldr	r1, [pc, #200]	@ (8010c48 <ImuTask_Entry+0x148>)
 8010b80:	483a      	ldr	r0, [pc, #232]	@ (8010c6c <ImuTask_Entry+0x16c>)
 8010b82:	f7ff fe77 	bl	8010874 <CalculateVelocity>
        
        // Calculate projected gravity components
        CalculateProjectedGravity(imuQuat, imuGravityProjected);
 8010b86:	4931      	ldr	r1, [pc, #196]	@ (8010c4c <ImuTask_Entry+0x14c>)
 8010b88:	482e      	ldr	r0, [pc, #184]	@ (8010c44 <ImuTask_Entry+0x144>)
 8010b8a:	f7ff ff23 	bl	80109d4 <CalculateProjectedGravity>
        
        err_ll = err_l;
 8010b8e:	4b38      	ldr	r3, [pc, #224]	@ (8010c70 <ImuTask_Entry+0x170>)
 8010b90:	681b      	ldr	r3, [r3, #0]
 8010b92:	4a38      	ldr	r2, [pc, #224]	@ (8010c74 <ImuTask_Entry+0x174>)
 8010b94:	6013      	str	r3, [r2, #0]
        err_l = err;
 8010b96:	4b38      	ldr	r3, [pc, #224]	@ (8010c78 <ImuTask_Entry+0x178>)
 8010b98:	681b      	ldr	r3, [r3, #0]
 8010b9a:	4a35      	ldr	r2, [pc, #212]	@ (8010c70 <ImuTask_Entry+0x170>)
 8010b9c:	6013      	str	r3, [r2, #0]
        err = DES_TEMP - temp;
 8010b9e:	4b2d      	ldr	r3, [pc, #180]	@ (8010c54 <ImuTask_Entry+0x154>)
 8010ba0:	edd3 7a00 	vldr	s15, [r3]
 8010ba4:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8010c7c <ImuTask_Entry+0x17c>
 8010ba8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010bac:	4b32      	ldr	r3, [pc, #200]	@ (8010c78 <ImuTask_Entry+0x178>)
 8010bae:	edc3 7a00 	vstr	s15, [r3]
        out = KP*err + KI*(err + err_l + err_ll) + KD*(err - err_l);
 8010bb2:	4b31      	ldr	r3, [pc, #196]	@ (8010c78 <ImuTask_Entry+0x178>)
 8010bb4:	edd3 7a00 	vldr	s15, [r3]
 8010bb8:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8010c80 <ImuTask_Entry+0x180>
 8010bbc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8010bc0:	4b2d      	ldr	r3, [pc, #180]	@ (8010c78 <ImuTask_Entry+0x178>)
 8010bc2:	edd3 6a00 	vldr	s13, [r3]
 8010bc6:	4b2a      	ldr	r3, [pc, #168]	@ (8010c70 <ImuTask_Entry+0x170>)
 8010bc8:	edd3 7a00 	vldr	s15, [r3]
 8010bcc:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8010bd0:	4b28      	ldr	r3, [pc, #160]	@ (8010c74 <ImuTask_Entry+0x174>)
 8010bd2:	edd3 7a00 	vldr	s15, [r3]
 8010bd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010bda:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8010c84 <ImuTask_Entry+0x184>
 8010bde:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010be2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8010be6:	4b24      	ldr	r3, [pc, #144]	@ (8010c78 <ImuTask_Entry+0x178>)
 8010be8:	edd3 6a00 	vldr	s13, [r3]
 8010bec:	4b20      	ldr	r3, [pc, #128]	@ (8010c70 <ImuTask_Entry+0x170>)
 8010bee:	edd3 7a00 	vldr	s15, [r3]
 8010bf2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8010bf6:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8010bfa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010bfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010c02:	4b21      	ldr	r3, [pc, #132]	@ (8010c88 <ImuTask_Entry+0x188>)
 8010c04:	edc3 7a00 	vstr	s15, [r3]
        if (out > MAX_OUT) out = MAX_OUT;
 8010c08:	4b1f      	ldr	r3, [pc, #124]	@ (8010c88 <ImuTask_Entry+0x188>)
 8010c0a:	edd3 7a00 	vldr	s15, [r3]
 8010c0e:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8010c8c <ImuTask_Entry+0x18c>
 8010c12:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010c16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c1a:	dd02      	ble.n	8010c22 <ImuTask_Entry+0x122>
 8010c1c:	4b1a      	ldr	r3, [pc, #104]	@ (8010c88 <ImuTask_Entry+0x188>)
 8010c1e:	4a1c      	ldr	r2, [pc, #112]	@ (8010c90 <ImuTask_Entry+0x190>)
 8010c20:	601a      	str	r2, [r3, #0]
        if (out < 0) out = 0.f;
 8010c22:	4b19      	ldr	r3, [pc, #100]	@ (8010c88 <ImuTask_Entry+0x188>)
 8010c24:	edd3 7a00 	vldr	s15, [r3]
 8010c28:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8010c2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c30:	d503      	bpl.n	8010c3a <ImuTask_Entry+0x13a>
 8010c32:	4b15      	ldr	r3, [pc, #84]	@ (8010c88 <ImuTask_Entry+0x188>)
 8010c34:	f04f 0200 	mov.w	r2, #0
 8010c38:	601a      	str	r2, [r3, #0]
//        vofa_send_data(6, imuGravityProjected[0]);
//        vofa_send_data(7, imuGravityProjected[1]);
//        vofa_send_data(8, imuGravityProjected[2]);
//        vofa_sendframetail();
        
        osDelay(1);
 8010c3a:	2001      	movs	r0, #1
 8010c3c:	f7fc fda9 	bl	800d792 <osDelay>
        BMI088_read(gyro, acc, &temp);
 8010c40:	e788      	b.n	8010b54 <ImuTask_Entry+0x54>
 8010c42:	bf00      	nop
 8010c44:	24005620 	.word	0x24005620
 8010c48:	2400563c 	.word	0x2400563c
 8010c4c:	24005648 	.word	0x24005648
 8010c50:	bf800000 	.word	0xbf800000
 8010c54:	2400561c 	.word	0x2400561c
 8010c58:	24005610 	.word	0x24005610
 8010c5c:	24005604 	.word	0x24005604
 8010c60:	24005634 	.word	0x24005634
 8010c64:	24005638 	.word	0x24005638
 8010c68:	24005630 	.word	0x24005630
 8010c6c:	24005664 	.word	0x24005664
 8010c70:	2400565c 	.word	0x2400565c
 8010c74:	24005660 	.word	0x24005660
 8010c78:	24005658 	.word	0x24005658
 8010c7c:	42200000 	.word	0x42200000
 8010c80:	42c80000 	.word	0x42c80000
 8010c84:	42480000 	.word	0x42480000
 8010c88:	24005654 	.word	0x24005654
 8010c8c:	43fa0000 	.word	0x43fa0000
 8010c90:	43fa0000 	.word	0x43fa0000

08010c94 <j60_10_TASK>:

motor_t j60_motor[6];
static float time_counter = 0.0f;  // Time counter for sine wave
float target_position = 0.0f;

void j60_10_TASK(void) {
 8010c94:	b580      	push	{r7, lr}
 8010c96:	af00      	add	r7, sp, #0
	Init_J60_Motor(&j60_motor[0], 1, 1, 3.142);
 8010c98:	ed9f 0a2f 	vldr	s0, [pc, #188]	@ 8010d58 <j60_10_TASK+0xc4>
 8010c9c:	2201      	movs	r2, #1
 8010c9e:	2101      	movs	r1, #1
 8010ca0:	482e      	ldr	r0, [pc, #184]	@ (8010d5c <j60_10_TASK+0xc8>)
 8010ca2:	f7f0 ff89 	bl	8001bb8 <Init_J60_Motor>
	Enable_J60_Motor(&j60_motor[0]);
 8010ca6:	482d      	ldr	r0, [pc, #180]	@ (8010d5c <j60_10_TASK+0xc8>)
 8010ca8:	f7f0 ff46 	bl	8001b38 <Enable_J60_Motor>
    
    // Play startup melody for 2 seconds before starting motor control
    Buzzer_PlayStartupMelody();
 8010cac:	f7f0 ff16 	bl	8001adc <Buzzer_PlayStartupMelody>

    for (;;) {
    	if (j60_motor[0].para.enable_failed == 1 || j60_motor[0].para.online == 0){
 8010cb0:	4b2a      	ldr	r3, [pc, #168]	@ (8010d5c <j60_10_TASK+0xc8>)
 8010cb2:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8010cb6:	2b01      	cmp	r3, #1
 8010cb8:	d003      	beq.n	8010cc2 <j60_10_TASK+0x2e>
 8010cba:	4b28      	ldr	r3, [pc, #160]	@ (8010d5c <j60_10_TASK+0xc8>)
 8010cbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	d106      	bne.n	8010cd0 <j60_10_TASK+0x3c>
    		J60_Cmd_Clear(&j60_motor[0]);
 8010cc2:	4826      	ldr	r0, [pc, #152]	@ (8010d5c <j60_10_TASK+0xc8>)
 8010cc4:	f7f1 f9bc 	bl	8002040 <J60_Cmd_Clear>
    		osDelay(10);
 8010cc8:	200a      	movs	r0, #10
 8010cca:	f7fc fd62 	bl	800d792 <osDelay>
    		continue;
 8010cce:	e041      	b.n	8010d54 <j60_10_TASK+0xc0>
    	}
        
        // Safety check: Stop motor if torque exceeds 0.5 N路m
        if (J60_Safety_Check(&j60_motor[0], 1.0f) == 1) {
 8010cd0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010cd4:	4821      	ldr	r0, [pc, #132]	@ (8010d5c <j60_10_TASK+0xc8>)
 8010cd6:	f7f1 f9d1 	bl	800207c <J60_Safety_Check>
 8010cda:	4603      	mov	r3, r0
 8010cdc:	2b01      	cmp	r3, #1
 8010cde:	d105      	bne.n	8010cec <j60_10_TASK+0x58>
            // Motor is in safety stop - do not send new commands
            // Optional: Add alert sound for safety stop
            Buzzer_Alert();
 8010ce0:	f7f0 fe7a 	bl	80019d8 <Buzzer_Alert>
            osDelay(10);
 8010ce4:	200a      	movs	r0, #10
 8010ce6:	f7fc fd54 	bl	800d792 <osDelay>
            continue;
 8010cea:	e033      	b.n	8010d54 <j60_10_TASK+0xc0>
        }
        
        // Generate sine wave: amplitude = 1 rad, period = 2 seconds (frequency  0.16 Hz)
        target_position = (3.142f/2.0f) * sinf(time_counter);
 8010cec:	4b1c      	ldr	r3, [pc, #112]	@ (8010d60 <j60_10_TASK+0xcc>)
 8010cee:	edd3 7a00 	vldr	s15, [r3]
 8010cf2:	eeb0 0a67 	vmov.f32	s0, s15
 8010cf6:	f000 fbcb 	bl	8011490 <sinf>
 8010cfa:	eef0 7a40 	vmov.f32	s15, s0
 8010cfe:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8010d64 <j60_10_TASK+0xd0>
 8010d02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010d06:	4b18      	ldr	r3, [pc, #96]	@ (8010d68 <j60_10_TASK+0xd4>)
 8010d08:	edc3 7a00 	vstr	s15, [r3]
        
        j60_motor[0].cmd.pos_set = target_position;  // Set sine wave position
 8010d0c:	4b16      	ldr	r3, [pc, #88]	@ (8010d68 <j60_10_TASK+0xd4>)
 8010d0e:	681b      	ldr	r3, [r3, #0]
 8010d10:	4a12      	ldr	r2, [pc, #72]	@ (8010d5c <j60_10_TASK+0xc8>)
 8010d12:	6653      	str	r3, [r2, #100]	@ 0x64
        j60_motor[0].cmd.vel_set = 0.0f;    // No velocity
 8010d14:	4b11      	ldr	r3, [pc, #68]	@ (8010d5c <j60_10_TASK+0xc8>)
 8010d16:	f04f 0200 	mov.w	r2, #0
 8010d1a:	669a      	str	r2, [r3, #104]	@ 0x68
        j60_motor[0].cmd.kp_set = 50.0f;   // Position gain
 8010d1c:	4b0f      	ldr	r3, [pc, #60]	@ (8010d5c <j60_10_TASK+0xc8>)
 8010d1e:	4a13      	ldr	r2, [pc, #76]	@ (8010d6c <j60_10_TASK+0xd8>)
 8010d20:	66da      	str	r2, [r3, #108]	@ 0x6c
        j60_motor[0].cmd.kd_set = 5.0f;     // Damping gain
 8010d22:	4b0e      	ldr	r3, [pc, #56]	@ (8010d5c <j60_10_TASK+0xc8>)
 8010d24:	4a12      	ldr	r2, [pc, #72]	@ (8010d70 <j60_10_TASK+0xdc>)
 8010d26:	671a      	str	r2, [r3, #112]	@ 0x70
        j60_motor[0].cmd.tor_set = 0.0f;    // No torque
 8010d28:	4b0c      	ldr	r3, [pc, #48]	@ (8010d5c <j60_10_TASK+0xc8>)
 8010d2a:	f04f 0200 	mov.w	r2, #0
 8010d2e:	675a      	str	r2, [r3, #116]	@ 0x74
        Send_J60_Motor_Command(&j60_motor[0]);
 8010d30:	480a      	ldr	r0, [pc, #40]	@ (8010d5c <j60_10_TASK+0xc8>)
 8010d32:	f7f0 ffc3 	bl	8001cbc <Send_J60_Motor_Command>
        
        // Increment time (10ms per loop = 0.01 seconds)
        time_counter += 0.01f;
 8010d36:	4b0a      	ldr	r3, [pc, #40]	@ (8010d60 <j60_10_TASK+0xcc>)
 8010d38:	edd3 7a00 	vldr	s15, [r3]
 8010d3c:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8010d74 <j60_10_TASK+0xe0>
 8010d40:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010d44:	4b06      	ldr	r3, [pc, #24]	@ (8010d60 <j60_10_TASK+0xcc>)
 8010d46:	edc3 7a00 	vstr	s15, [r3]
        J60_10_MOTOR_ONLINE_CHECK();
 8010d4a:	f000 f815 	bl	8010d78 <J60_10_MOTOR_ONLINE_CHECK>
        osDelay(10);  // Wait 10ms for reasonable CAN bus timing
 8010d4e:	200a      	movs	r0, #10
 8010d50:	f7fc fd1f 	bl	800d792 <osDelay>
    	if (j60_motor[0].para.enable_failed == 1 || j60_motor[0].para.online == 0){
 8010d54:	e7ac      	b.n	8010cb0 <j60_10_TASK+0x1c>
 8010d56:	bf00      	nop
 8010d58:	40491687 	.word	0x40491687
 8010d5c:	2400567c 	.word	0x2400567c
 8010d60:	24005964 	.word	0x24005964
 8010d64:	3fc91687 	.word	0x3fc91687
 8010d68:	24005968 	.word	0x24005968
 8010d6c:	42480000 	.word	0x42480000
 8010d70:	40a00000 	.word	0x40a00000
 8010d74:	3c23d70a 	.word	0x3c23d70a

08010d78 <J60_10_MOTOR_ONLINE_CHECK>:
    }
}

void J60_10_MOTOR_ONLINE_CHECK(void){
 8010d78:	b480      	push	{r7}
 8010d7a:	af00      	add	r7, sp, #0
	if (j60_motor[0].para.ping > 5){
 8010d7c:	4b07      	ldr	r3, [pc, #28]	@ (8010d9c <J60_10_MOTOR_ONLINE_CHECK+0x24>)
 8010d7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010d80:	2b05      	cmp	r3, #5
 8010d82:	dd03      	ble.n	8010d8c <J60_10_MOTOR_ONLINE_CHECK+0x14>
		j60_motor[0].para.online = 0;
 8010d84:	4b05      	ldr	r3, [pc, #20]	@ (8010d9c <J60_10_MOTOR_ONLINE_CHECK+0x24>)
 8010d86:	2200      	movs	r2, #0
 8010d88:	65da      	str	r2, [r3, #92]	@ 0x5c
	}else{
		j60_motor[0].para.online = 1;
	}
}
 8010d8a:	e002      	b.n	8010d92 <J60_10_MOTOR_ONLINE_CHECK+0x1a>
		j60_motor[0].para.online = 1;
 8010d8c:	4b03      	ldr	r3, [pc, #12]	@ (8010d9c <J60_10_MOTOR_ONLINE_CHECK+0x24>)
 8010d8e:	2201      	movs	r2, #1
 8010d90:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8010d92:	bf00      	nop
 8010d94:	46bd      	mov	sp, r7
 8010d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d9a:	4770      	bx	lr
 8010d9c:	2400567c 	.word	0x2400567c

08010da0 <MCU_TO_PC_DATA_ASSIGN>:
// Error handling configuration
#define MAX_CONSECUTIVE_ERRORS  5      // Max consecutive errors before recovery
#define RECEIVE_TIMEOUT_MS      2000   // 2 second timeout
#define RECOVERY_DELAY_MS       100    // Delay during recovery

void MCU_TO_PC_DATA_ASSIGN(){
 8010da0:	b480      	push	{r7}
 8010da2:	af00      	add	r7, sp, #0
	// Add some specific test values to MCU transmission
	pc_mcu_tx_data[0] = 1.2f;
 8010da4:	4b5f      	ldr	r3, [pc, #380]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010da6:	4a60      	ldr	r2, [pc, #384]	@ (8010f28 <MCU_TO_PC_DATA_ASSIGN+0x188>)
 8010da8:	601a      	str	r2, [r3, #0]
	pc_mcu_tx_data[1] += 0.001f;
 8010daa:	4b5e      	ldr	r3, [pc, #376]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010dac:	edd3 7a01 	vldr	s15, [r3, #4]
 8010db0:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8010f2c <MCU_TO_PC_DATA_ASSIGN+0x18c>
 8010db4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010db8:	4b5a      	ldr	r3, [pc, #360]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010dba:	edc3 7a01 	vstr	s15, [r3, #4]
	pc_mcu_tx_data[2] = 2.2f;
 8010dbe:	4b59      	ldr	r3, [pc, #356]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010dc0:	4a5b      	ldr	r2, [pc, #364]	@ (8010f30 <MCU_TO_PC_DATA_ASSIGN+0x190>)
 8010dc2:	609a      	str	r2, [r3, #8]
	pc_mcu_tx_data[3] += 0.001f;
 8010dc4:	4b57      	ldr	r3, [pc, #348]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010dc6:	edd3 7a03 	vldr	s15, [r3, #12]
 8010dca:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8010f2c <MCU_TO_PC_DATA_ASSIGN+0x18c>
 8010dce:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010dd2:	4b54      	ldr	r3, [pc, #336]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010dd4:	edc3 7a03 	vstr	s15, [r3, #12]
	pc_mcu_tx_data[4] = 3.2f;
 8010dd8:	4b52      	ldr	r3, [pc, #328]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010dda:	4a56      	ldr	r2, [pc, #344]	@ (8010f34 <MCU_TO_PC_DATA_ASSIGN+0x194>)
 8010ddc:	611a      	str	r2, [r3, #16]
	pc_mcu_tx_data[5] += 0.001f;
 8010dde:	4b51      	ldr	r3, [pc, #324]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010de0:	edd3 7a05 	vldr	s15, [r3, #20]
 8010de4:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 8010f2c <MCU_TO_PC_DATA_ASSIGN+0x18c>
 8010de8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010dec:	4b4d      	ldr	r3, [pc, #308]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010dee:	edc3 7a05 	vstr	s15, [r3, #20]
	pc_mcu_tx_data[6] = 5.2f;
 8010df2:	4b4c      	ldr	r3, [pc, #304]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010df4:	4a50      	ldr	r2, [pc, #320]	@ (8010f38 <MCU_TO_PC_DATA_ASSIGN+0x198>)
 8010df6:	619a      	str	r2, [r3, #24]
    pc_mcu_tx_data[7] += 0.001f;
 8010df8:	4b4a      	ldr	r3, [pc, #296]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010dfa:	edd3 7a07 	vldr	s15, [r3, #28]
 8010dfe:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8010f2c <MCU_TO_PC_DATA_ASSIGN+0x18c>
 8010e02:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010e06:	4b47      	ldr	r3, [pc, #284]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010e08:	edc3 7a07 	vstr	s15, [r3, #28]
    pc_mcu_tx_data[8] = 6.2f;
 8010e0c:	4b45      	ldr	r3, [pc, #276]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010e0e:	4a4b      	ldr	r2, [pc, #300]	@ (8010f3c <MCU_TO_PC_DATA_ASSIGN+0x19c>)
 8010e10:	621a      	str	r2, [r3, #32]
    pc_mcu_tx_data[9] += 0.001f;
 8010e12:	4b44      	ldr	r3, [pc, #272]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010e14:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8010e18:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8010f2c <MCU_TO_PC_DATA_ASSIGN+0x18c>
 8010e1c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010e20:	4b40      	ldr	r3, [pc, #256]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010e22:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    pc_mcu_tx_data[10] = 7.2f;
 8010e26:	4b3f      	ldr	r3, [pc, #252]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010e28:	4a45      	ldr	r2, [pc, #276]	@ (8010f40 <MCU_TO_PC_DATA_ASSIGN+0x1a0>)
 8010e2a:	629a      	str	r2, [r3, #40]	@ 0x28
    pc_mcu_tx_data[11] += 0.001f;
 8010e2c:	4b3d      	ldr	r3, [pc, #244]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010e2e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8010e32:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8010f2c <MCU_TO_PC_DATA_ASSIGN+0x18c>
 8010e36:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010e3a:	4b3a      	ldr	r3, [pc, #232]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010e3c:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
    pc_mcu_tx_data[12] = 8.2f;
 8010e40:	4b38      	ldr	r3, [pc, #224]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010e42:	4a40      	ldr	r2, [pc, #256]	@ (8010f44 <MCU_TO_PC_DATA_ASSIGN+0x1a4>)
 8010e44:	631a      	str	r2, [r3, #48]	@ 0x30
    pc_mcu_tx_data[13] += 0.001f;
 8010e46:	4b37      	ldr	r3, [pc, #220]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010e48:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8010e4c:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8010f2c <MCU_TO_PC_DATA_ASSIGN+0x18c>
 8010e50:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010e54:	4b33      	ldr	r3, [pc, #204]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010e56:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
    pc_mcu_tx_data[14] = 9.2f;
 8010e5a:	4b32      	ldr	r3, [pc, #200]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010e5c:	4a3a      	ldr	r2, [pc, #232]	@ (8010f48 <MCU_TO_PC_DATA_ASSIGN+0x1a8>)
 8010e5e:	639a      	str	r2, [r3, #56]	@ 0x38
    pc_mcu_tx_data[15] += 0.001f;
 8010e60:	4b30      	ldr	r3, [pc, #192]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010e62:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8010e66:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8010f2c <MCU_TO_PC_DATA_ASSIGN+0x18c>
 8010e6a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010e6e:	4b2d      	ldr	r3, [pc, #180]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010e70:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    pc_mcu_tx_data[16] = 10.2f;
 8010e74:	4b2b      	ldr	r3, [pc, #172]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010e76:	4a35      	ldr	r2, [pc, #212]	@ (8010f4c <MCU_TO_PC_DATA_ASSIGN+0x1ac>)
 8010e78:	641a      	str	r2, [r3, #64]	@ 0x40
    pc_mcu_tx_data[17] += 0.001f;
 8010e7a:	4b2a      	ldr	r3, [pc, #168]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010e7c:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8010e80:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8010f2c <MCU_TO_PC_DATA_ASSIGN+0x18c>
 8010e84:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010e88:	4b26      	ldr	r3, [pc, #152]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010e8a:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
    pc_mcu_tx_data[18] = 11.2f;
 8010e8e:	4b25      	ldr	r3, [pc, #148]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010e90:	4a2f      	ldr	r2, [pc, #188]	@ (8010f50 <MCU_TO_PC_DATA_ASSIGN+0x1b0>)
 8010e92:	649a      	str	r2, [r3, #72]	@ 0x48
    pc_mcu_tx_data[19] += 0.001f;
 8010e94:	4b23      	ldr	r3, [pc, #140]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010e96:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8010e9a:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8010f2c <MCU_TO_PC_DATA_ASSIGN+0x18c>
 8010e9e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010ea2:	4b20      	ldr	r3, [pc, #128]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010ea4:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
    pc_mcu_tx_data[20] = 12.2f;
 8010ea8:	4b1e      	ldr	r3, [pc, #120]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010eaa:	4a2a      	ldr	r2, [pc, #168]	@ (8010f54 <MCU_TO_PC_DATA_ASSIGN+0x1b4>)
 8010eac:	651a      	str	r2, [r3, #80]	@ 0x50
    pc_mcu_tx_data[21] += 0.001f;
 8010eae:	4b1d      	ldr	r3, [pc, #116]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010eb0:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8010eb4:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8010f2c <MCU_TO_PC_DATA_ASSIGN+0x18c>
 8010eb8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010ebc:	4b19      	ldr	r3, [pc, #100]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010ebe:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
    pc_mcu_tx_data[22] = 13.2f;
 8010ec2:	4b18      	ldr	r3, [pc, #96]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010ec4:	4a24      	ldr	r2, [pc, #144]	@ (8010f58 <MCU_TO_PC_DATA_ASSIGN+0x1b8>)
 8010ec6:	659a      	str	r2, [r3, #88]	@ 0x58
    pc_mcu_tx_data[23] += 0.001f;
 8010ec8:	4b16      	ldr	r3, [pc, #88]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010eca:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8010ece:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8010f2c <MCU_TO_PC_DATA_ASSIGN+0x18c>
 8010ed2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010ed6:	4b13      	ldr	r3, [pc, #76]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010ed8:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
    pc_mcu_tx_data[24] = 14.2f;
 8010edc:	4b11      	ldr	r3, [pc, #68]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010ede:	4a1f      	ldr	r2, [pc, #124]	@ (8010f5c <MCU_TO_PC_DATA_ASSIGN+0x1bc>)
 8010ee0:	661a      	str	r2, [r3, #96]	@ 0x60
    
    // Add error statistics to transmission for debugging
    pc_mcu_tx_data[22] = (float)error_handler.crc_errors;         // Send error count to PC
 8010ee2:	4b1f      	ldr	r3, [pc, #124]	@ (8010f60 <MCU_TO_PC_DATA_ASSIGN+0x1c0>)
 8010ee4:	685b      	ldr	r3, [r3, #4]
 8010ee6:	ee07 3a90 	vmov	s15, r3
 8010eea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010eee:	4b0d      	ldr	r3, [pc, #52]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010ef0:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
    pc_mcu_tx_data[23] = (float)error_handler.recovery_count;     // Send recovery count to PC
 8010ef4:	4b1a      	ldr	r3, [pc, #104]	@ (8010f60 <MCU_TO_PC_DATA_ASSIGN+0x1c0>)
 8010ef6:	68db      	ldr	r3, [r3, #12]
 8010ef8:	ee07 3a90 	vmov	s15, r3
 8010efc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010f00:	4b08      	ldr	r3, [pc, #32]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010f02:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
    pc_mcu_tx_data[24] = (float)error_handler.total_received;     // Send total received count to PC
 8010f06:	4b16      	ldr	r3, [pc, #88]	@ (8010f60 <MCU_TO_PC_DATA_ASSIGN+0x1c0>)
 8010f08:	681b      	ldr	r3, [r3, #0]
 8010f0a:	ee07 3a90 	vmov	s15, r3
 8010f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010f12:	4b04      	ldr	r3, [pc, #16]	@ (8010f24 <MCU_TO_PC_DATA_ASSIGN+0x184>)
 8010f14:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
}
 8010f18:	bf00      	nop
 8010f1a:	46bd      	mov	sp, r7
 8010f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f20:	4770      	bx	lr
 8010f22:	bf00      	nop
 8010f24:	2400596c 	.word	0x2400596c
 8010f28:	3f99999a 	.word	0x3f99999a
 8010f2c:	3a83126f 	.word	0x3a83126f
 8010f30:	400ccccd 	.word	0x400ccccd
 8010f34:	404ccccd 	.word	0x404ccccd
 8010f38:	40a66666 	.word	0x40a66666
 8010f3c:	40c66666 	.word	0x40c66666
 8010f40:	40e66666 	.word	0x40e66666
 8010f44:	41033333 	.word	0x41033333
 8010f48:	41133333 	.word	0x41133333
 8010f4c:	41233333 	.word	0x41233333
 8010f50:	41333333 	.word	0x41333333
 8010f54:	41433333 	.word	0x41433333
 8010f58:	41533333 	.word	0x41533333
 8010f5c:	41633333 	.word	0x41633333
 8010f60:	24005a74 	.word	0x24005a74

08010f64 <crc16_ccitt>:

uint16_t crc16_ccitt(const uint8_t *data, uint16_t len) {
 8010f64:	b480      	push	{r7}
 8010f66:	b085      	sub	sp, #20
 8010f68:	af00      	add	r7, sp, #0
 8010f6a:	6078      	str	r0, [r7, #4]
 8010f6c:	460b      	mov	r3, r1
 8010f6e:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8010f70:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010f74:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < len; i++) {
 8010f76:	2300      	movs	r3, #0
 8010f78:	81bb      	strh	r3, [r7, #12]
 8010f7a:	e028      	b.n	8010fce <crc16_ccitt+0x6a>
        crc ^= (uint16_t)data[i] << 8;
 8010f7c:	89bb      	ldrh	r3, [r7, #12]
 8010f7e:	687a      	ldr	r2, [r7, #4]
 8010f80:	4413      	add	r3, r2
 8010f82:	781b      	ldrb	r3, [r3, #0]
 8010f84:	b21b      	sxth	r3, r3
 8010f86:	021b      	lsls	r3, r3, #8
 8010f88:	b21a      	sxth	r2, r3
 8010f8a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8010f8e:	4053      	eors	r3, r2
 8010f90:	b21b      	sxth	r3, r3
 8010f92:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8010f94:	2300      	movs	r3, #0
 8010f96:	72fb      	strb	r3, [r7, #11]
 8010f98:	e013      	b.n	8010fc2 <crc16_ccitt+0x5e>
            if (crc & 0x8000)
 8010f9a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8010f9e:	2b00      	cmp	r3, #0
 8010fa0:	da09      	bge.n	8010fb6 <crc16_ccitt+0x52>
                crc = (crc << 1) ^ 0x1021;
 8010fa2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8010fa6:	005b      	lsls	r3, r3, #1
 8010fa8:	b21a      	sxth	r2, r3
 8010faa:	f241 0321 	movw	r3, #4129	@ 0x1021
 8010fae:	4053      	eors	r3, r2
 8010fb0:	b21b      	sxth	r3, r3
 8010fb2:	81fb      	strh	r3, [r7, #14]
 8010fb4:	e002      	b.n	8010fbc <crc16_ccitt+0x58>
            else
                crc <<= 1;
 8010fb6:	89fb      	ldrh	r3, [r7, #14]
 8010fb8:	005b      	lsls	r3, r3, #1
 8010fba:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8010fbc:	7afb      	ldrb	r3, [r7, #11]
 8010fbe:	3301      	adds	r3, #1
 8010fc0:	72fb      	strb	r3, [r7, #11]
 8010fc2:	7afb      	ldrb	r3, [r7, #11]
 8010fc4:	2b07      	cmp	r3, #7
 8010fc6:	d9e8      	bls.n	8010f9a <crc16_ccitt+0x36>
    for (uint16_t i = 0; i < len; i++) {
 8010fc8:	89bb      	ldrh	r3, [r7, #12]
 8010fca:	3301      	adds	r3, #1
 8010fcc:	81bb      	strh	r3, [r7, #12]
 8010fce:	89ba      	ldrh	r2, [r7, #12]
 8010fd0:	887b      	ldrh	r3, [r7, #2]
 8010fd2:	429a      	cmp	r2, r3
 8010fd4:	d3d2      	bcc.n	8010f7c <crc16_ccitt+0x18>
        }
        crc &= 0xFFFF;
    }
    return crc;
 8010fd6:	89fb      	ldrh	r3, [r7, #14]
}
 8010fd8:	4618      	mov	r0, r3
 8010fda:	3714      	adds	r7, #20
 8010fdc:	46bd      	mov	sp, r7
 8010fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fe2:	4770      	bx	lr

08010fe4 <UART_Error_Recovery>:

void UART_Error_Recovery(void) {
 8010fe4:	b580      	push	{r7, lr}
 8010fe6:	b082      	sub	sp, #8
 8010fe8:	af00      	add	r7, sp, #0
    // Perform UART error recovery
    error_handler.recovery_count++;
 8010fea:	4b15      	ldr	r3, [pc, #84]	@ (8011040 <UART_Error_Recovery+0x5c>)
 8010fec:	68db      	ldr	r3, [r3, #12]
 8010fee:	3301      	adds	r3, #1
 8010ff0:	4a13      	ldr	r2, [pc, #76]	@ (8011040 <UART_Error_Recovery+0x5c>)
 8010ff2:	60d3      	str	r3, [r2, #12]
    error_handler.consecutive_errors = 0;
 8010ff4:	4b12      	ldr	r3, [pc, #72]	@ (8011040 <UART_Error_Recovery+0x5c>)
 8010ff6:	2200      	movs	r2, #0
 8010ff8:	609a      	str	r2, [r3, #8]
    error_handler.error_state = 1;
 8010ffa:	4b11      	ldr	r3, [pc, #68]	@ (8011040 <UART_Error_Recovery+0x5c>)
 8010ffc:	2201      	movs	r2, #1
 8010ffe:	751a      	strb	r2, [r3, #20]
    
    // 1. Abort any ongoing UART operations
    HAL_UART_Abort(&huart10);
 8011000:	4810      	ldr	r0, [pc, #64]	@ (8011044 <UART_Error_Recovery+0x60>)
 8011002:	f7f9 fcb9 	bl	800a978 <HAL_UART_Abort>
    
    // 2. Clear UART error flags
    __HAL_UART_CLEAR_FLAG(&huart10, UART_FLAG_ORE | UART_FLAG_FE | UART_FLAG_NE | UART_FLAG_PE);
 8011006:	4b0f      	ldr	r3, [pc, #60]	@ (8011044 <UART_Error_Recovery+0x60>)
 8011008:	681b      	ldr	r3, [r3, #0]
 801100a:	220f      	movs	r2, #15
 801100c:	621a      	str	r2, [r3, #32]
    
    // 3. Clear receive buffer
    memset(rx_buffer, 0, PC_TO_MCU_MSG_SIZE);
 801100e:	221e      	movs	r2, #30
 8011010:	2100      	movs	r1, #0
 8011012:	480d      	ldr	r0, [pc, #52]	@ (8011048 <UART_Error_Recovery+0x64>)
 8011014:	f000 f8de 	bl	80111d4 <memset>
    
    // 4. Small delay to let line stabilize
    osDelay(RECOVERY_DELAY_MS);
 8011018:	2064      	movs	r0, #100	@ 0x64
 801101a:	f7fc fbba 	bl	800d792 <osDelay>
    
    // 5. Restart UART receive
    HAL_StatusTypeDef status = HAL_UART_Receive_IT(&huart10, rx_buffer, PC_TO_MCU_MSG_SIZE);
 801101e:	221e      	movs	r2, #30
 8011020:	4909      	ldr	r1, [pc, #36]	@ (8011048 <UART_Error_Recovery+0x64>)
 8011022:	4808      	ldr	r0, [pc, #32]	@ (8011044 <UART_Error_Recovery+0x60>)
 8011024:	f7f9 fc5c 	bl	800a8e0 <HAL_UART_Receive_IT>
 8011028:	4603      	mov	r3, r0
 801102a:	71fb      	strb	r3, [r7, #7]
    
    if (status == HAL_OK) {
 801102c:	79fb      	ldrb	r3, [r7, #7]
 801102e:	2b00      	cmp	r3, #0
 8011030:	d102      	bne.n	8011038 <UART_Error_Recovery+0x54>
        error_handler.error_state = 0;  // Recovery successful
 8011032:	4b03      	ldr	r3, [pc, #12]	@ (8011040 <UART_Error_Recovery+0x5c>)
 8011034:	2200      	movs	r2, #0
 8011036:	751a      	strb	r2, [r3, #20]
    }
}
 8011038:	bf00      	nop
 801103a:	3708      	adds	r7, #8
 801103c:	46bd      	mov	sp, r7
 801103e:	bd80      	pop	{r7, pc}
 8011040:	24005a74 	.word	0x24005a74
 8011044:	240016a0 	.word	0x240016a0
 8011048:	24005a54 	.word	0x24005a54

0801104c <Check_Receive_Timeout>:

void Check_Receive_Timeout(void) {
 801104c:	b580      	push	{r7, lr}
 801104e:	b082      	sub	sp, #8
 8011050:	af00      	add	r7, sp, #0
    uint32_t current_time = HAL_GetTick();
 8011052:	f7f2 faef 	bl	8003634 <HAL_GetTick>
 8011056:	6078      	str	r0, [r7, #4]
    
    // Check if too much time has passed since last successful receive
    if (error_handler.last_receive_time > 0 && 
 8011058:	4b09      	ldr	r3, [pc, #36]	@ (8011080 <Check_Receive_Timeout+0x34>)
 801105a:	691b      	ldr	r3, [r3, #16]
 801105c:	2b00      	cmp	r3, #0
 801105e:	d00b      	beq.n	8011078 <Check_Receive_Timeout+0x2c>
        (current_time - error_handler.last_receive_time) > RECEIVE_TIMEOUT_MS) {
 8011060:	4b07      	ldr	r3, [pc, #28]	@ (8011080 <Check_Receive_Timeout+0x34>)
 8011062:	691b      	ldr	r3, [r3, #16]
 8011064:	687a      	ldr	r2, [r7, #4]
 8011066:	1ad3      	subs	r3, r2, r3
    if (error_handler.last_receive_time > 0 && 
 8011068:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 801106c:	d904      	bls.n	8011078 <Check_Receive_Timeout+0x2c>
        
        // Timeout occurred - perform recovery
        UART_Error_Recovery();
 801106e:	f7ff ffb9 	bl	8010fe4 <UART_Error_Recovery>
        error_handler.last_receive_time = current_time;  // Reset timeout
 8011072:	4a03      	ldr	r2, [pc, #12]	@ (8011080 <Check_Receive_Timeout+0x34>)
 8011074:	687b      	ldr	r3, [r7, #4]
 8011076:	6113      	str	r3, [r2, #16]
    }
}
 8011078:	bf00      	nop
 801107a:	3708      	adds	r7, #8
 801107c:	46bd      	mov	sp, r7
 801107e:	bd80      	pop	{r7, pc}
 8011080:	24005a74 	.word	0x24005a74

08011084 <PC_MCU_UART_Process_Received_Data>:

void PC_MCU_UART_Process_Received_Data(void) {
 8011084:	b5b0      	push	{r4, r5, r7, lr}
 8011086:	b082      	sub	sp, #8
 8011088:	af00      	add	r7, sp, #0
    // Process data that MCU RECEIVED from PC (7 floats)
    uint16_t received_crc = (uint16_t)rx_buffer[PC_TO_MCU_FLOATS * 4] | 
 801108a:	4b2a      	ldr	r3, [pc, #168]	@ (8011134 <PC_MCU_UART_Process_Received_Data+0xb0>)
 801108c:	7f1b      	ldrb	r3, [r3, #28]
 801108e:	b21a      	sxth	r2, r3
                           ((uint16_t)rx_buffer[PC_TO_MCU_FLOATS * 4 + 1] << 8);
 8011090:	4b28      	ldr	r3, [pc, #160]	@ (8011134 <PC_MCU_UART_Process_Received_Data+0xb0>)
 8011092:	7f5b      	ldrb	r3, [r3, #29]
    uint16_t received_crc = (uint16_t)rx_buffer[PC_TO_MCU_FLOATS * 4] | 
 8011094:	b21b      	sxth	r3, r3
 8011096:	021b      	lsls	r3, r3, #8
 8011098:	b21b      	sxth	r3, r3
 801109a:	4313      	orrs	r3, r2
 801109c:	b21b      	sxth	r3, r3
 801109e:	80fb      	strh	r3, [r7, #6]
    uint16_t calculated_crc = crc16_ccitt(rx_buffer, PC_TO_MCU_FLOATS * 4);
 80110a0:	211c      	movs	r1, #28
 80110a2:	4824      	ldr	r0, [pc, #144]	@ (8011134 <PC_MCU_UART_Process_Received_Data+0xb0>)
 80110a4:	f7ff ff5e 	bl	8010f64 <crc16_ccitt>
 80110a8:	4603      	mov	r3, r0
 80110aa:	80bb      	strh	r3, [r7, #4]
    
    error_handler.total_received++;
 80110ac:	4b22      	ldr	r3, [pc, #136]	@ (8011138 <PC_MCU_UART_Process_Received_Data+0xb4>)
 80110ae:	681b      	ldr	r3, [r3, #0]
 80110b0:	3301      	adds	r3, #1
 80110b2:	4a21      	ldr	r2, [pc, #132]	@ (8011138 <PC_MCU_UART_Process_Received_Data+0xb4>)
 80110b4:	6013      	str	r3, [r2, #0]
    
    if (received_crc == calculated_crc) {
 80110b6:	88fa      	ldrh	r2, [r7, #6]
 80110b8:	88bb      	ldrh	r3, [r7, #4]
 80110ba:	429a      	cmp	r2, r3
 80110bc:	d11a      	bne.n	80110f4 <PC_MCU_UART_Process_Received_Data+0x70>
        // *** CRC SUCCESS ***
        // Copy received floats to pc_mcu_rx_data[] (MCU received data)
        memcpy(pc_mcu_rx_data, rx_buffer, PC_TO_MCU_FLOATS * 4);
 80110be:	4a1f      	ldr	r2, [pc, #124]	@ (801113c <PC_MCU_UART_Process_Received_Data+0xb8>)
 80110c0:	4b1c      	ldr	r3, [pc, #112]	@ (8011134 <PC_MCU_UART_Process_Received_Data+0xb0>)
 80110c2:	4614      	mov	r4, r2
 80110c4:	461d      	mov	r5, r3
 80110c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80110c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80110ca:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80110ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        
        // Reset error tracking on successful receive
        error_handler.consecutive_errors = 0;
 80110d2:	4b19      	ldr	r3, [pc, #100]	@ (8011138 <PC_MCU_UART_Process_Received_Data+0xb4>)
 80110d4:	2200      	movs	r2, #0
 80110d6:	609a      	str	r2, [r3, #8]
        error_handler.last_receive_time = HAL_GetTick();
 80110d8:	f7f2 faac 	bl	8003634 <HAL_GetTick>
 80110dc:	4603      	mov	r3, r0
 80110de:	4a16      	ldr	r2, [pc, #88]	@ (8011138 <PC_MCU_UART_Process_Received_Data+0xb4>)
 80110e0:	6113      	str	r3, [r2, #16]
        error_handler.error_state = 0;
 80110e2:	4b15      	ldr	r3, [pc, #84]	@ (8011138 <PC_MCU_UART_Process_Received_Data+0xb4>)
 80110e4:	2200      	movs	r2, #0
 80110e6:	751a      	strb	r2, [r3, #20]
        
        // Re-arm UART receive for next message from PC
        HAL_UART_Receive_IT(&huart10, rx_buffer, PC_TO_MCU_MSG_SIZE);
 80110e8:	221e      	movs	r2, #30
 80110ea:	4912      	ldr	r1, [pc, #72]	@ (8011134 <PC_MCU_UART_Process_Received_Data+0xb0>)
 80110ec:	4814      	ldr	r0, [pc, #80]	@ (8011140 <PC_MCU_UART_Process_Received_Data+0xbc>)
 80110ee:	f7f9 fbf7 	bl	800a8e0 <HAL_UART_Receive_IT>
            // Simple recovery - clear buffer and restart receive
            memset(rx_buffer, 0, PC_TO_MCU_MSG_SIZE);
            HAL_UART_Receive_IT(&huart10, rx_buffer, PC_TO_MCU_MSG_SIZE);
        }
    }
}
 80110f2:	e01a      	b.n	801112a <PC_MCU_UART_Process_Received_Data+0xa6>
        error_handler.crc_errors++;
 80110f4:	4b10      	ldr	r3, [pc, #64]	@ (8011138 <PC_MCU_UART_Process_Received_Data+0xb4>)
 80110f6:	685b      	ldr	r3, [r3, #4]
 80110f8:	3301      	adds	r3, #1
 80110fa:	4a0f      	ldr	r2, [pc, #60]	@ (8011138 <PC_MCU_UART_Process_Received_Data+0xb4>)
 80110fc:	6053      	str	r3, [r2, #4]
        error_handler.consecutive_errors++;
 80110fe:	4b0e      	ldr	r3, [pc, #56]	@ (8011138 <PC_MCU_UART_Process_Received_Data+0xb4>)
 8011100:	689b      	ldr	r3, [r3, #8]
 8011102:	3301      	adds	r3, #1
 8011104:	4a0c      	ldr	r2, [pc, #48]	@ (8011138 <PC_MCU_UART_Process_Received_Data+0xb4>)
 8011106:	6093      	str	r3, [r2, #8]
        if (error_handler.consecutive_errors >= MAX_CONSECUTIVE_ERRORS) {
 8011108:	4b0b      	ldr	r3, [pc, #44]	@ (8011138 <PC_MCU_UART_Process_Received_Data+0xb4>)
 801110a:	689b      	ldr	r3, [r3, #8]
 801110c:	2b04      	cmp	r3, #4
 801110e:	d902      	bls.n	8011116 <PC_MCU_UART_Process_Received_Data+0x92>
            UART_Error_Recovery();
 8011110:	f7ff ff68 	bl	8010fe4 <UART_Error_Recovery>
}
 8011114:	e009      	b.n	801112a <PC_MCU_UART_Process_Received_Data+0xa6>
            memset(rx_buffer, 0, PC_TO_MCU_MSG_SIZE);
 8011116:	221e      	movs	r2, #30
 8011118:	2100      	movs	r1, #0
 801111a:	4806      	ldr	r0, [pc, #24]	@ (8011134 <PC_MCU_UART_Process_Received_Data+0xb0>)
 801111c:	f000 f85a 	bl	80111d4 <memset>
            HAL_UART_Receive_IT(&huart10, rx_buffer, PC_TO_MCU_MSG_SIZE);
 8011120:	221e      	movs	r2, #30
 8011122:	4904      	ldr	r1, [pc, #16]	@ (8011134 <PC_MCU_UART_Process_Received_Data+0xb0>)
 8011124:	4806      	ldr	r0, [pc, #24]	@ (8011140 <PC_MCU_UART_Process_Received_Data+0xbc>)
 8011126:	f7f9 fbdb 	bl	800a8e0 <HAL_UART_Receive_IT>
}
 801112a:	bf00      	nop
 801112c:	3708      	adds	r7, #8
 801112e:	46bd      	mov	sp, r7
 8011130:	bdb0      	pop	{r4, r5, r7, pc}
 8011132:	bf00      	nop
 8011134:	24005a54 	.word	0x24005a54
 8011138:	24005a74 	.word	0x24005a74
 801113c:	240059d0 	.word	0x240059d0
 8011140:	240016a0 	.word	0x240016a0

08011144 <PC_MCU_UART_TASK>:

void PC_MCU_UART_TASK(void) {
 8011144:	b580      	push	{r7, lr}
 8011146:	b082      	sub	sp, #8
 8011148:	af00      	add	r7, sp, #0
    // Initialize error handler
    error_handler.last_receive_time = HAL_GetTick();
 801114a:	f7f2 fa73 	bl	8003634 <HAL_GetTick>
 801114e:	4603      	mov	r3, r0
 8011150:	4a1b      	ldr	r2, [pc, #108]	@ (80111c0 <PC_MCU_UART_TASK+0x7c>)
 8011152:	6113      	str	r3, [r2, #16]
    
    // Start first receive (expecting 7 floats from PC)
    HAL_UART_Receive_IT(&huart10, rx_buffer, PC_TO_MCU_MSG_SIZE);
 8011154:	221e      	movs	r2, #30
 8011156:	491b      	ldr	r1, [pc, #108]	@ (80111c4 <PC_MCU_UART_TASK+0x80>)
 8011158:	481b      	ldr	r0, [pc, #108]	@ (80111c8 <PC_MCU_UART_TASK+0x84>)
 801115a:	f7f9 fbc1 	bl	800a8e0 <HAL_UART_Receive_IT>

    for (;;) {
        // Check for receive timeout
        Check_Receive_Timeout();
 801115e:	f7ff ff75 	bl	801104c <Check_Receive_Timeout>
        
        // Prepare data that MCU will TRANSMIT to PC (25 floats)
        MCU_TO_PC_DATA_ASSIGN();
 8011162:	f7ff fe1d 	bl	8010da0 <MCU_TO_PC_DATA_ASSIGN>
        memcpy(tx_buffer, pc_mcu_tx_data, MCU_TO_PC_FLOATS * 4);
 8011166:	4a19      	ldr	r2, [pc, #100]	@ (80111cc <PC_MCU_UART_TASK+0x88>)
 8011168:	4b19      	ldr	r3, [pc, #100]	@ (80111d0 <PC_MCU_UART_TASK+0x8c>)
 801116a:	4610      	mov	r0, r2
 801116c:	4619      	mov	r1, r3
 801116e:	2364      	movs	r3, #100	@ 0x64
 8011170:	461a      	mov	r2, r3
 8011172:	f000 f8c1 	bl	80112f8 <memcpy>
        uint16_t crc = crc16_ccitt(tx_buffer, MCU_TO_PC_FLOATS * 4);
 8011176:	2164      	movs	r1, #100	@ 0x64
 8011178:	4814      	ldr	r0, [pc, #80]	@ (80111cc <PC_MCU_UART_TASK+0x88>)
 801117a:	f7ff fef3 	bl	8010f64 <crc16_ccitt>
 801117e:	4603      	mov	r3, r0
 8011180:	80fb      	strh	r3, [r7, #6]
        tx_buffer[MCU_TO_PC_FLOATS * 4] = crc & 0xFF;
 8011182:	88fb      	ldrh	r3, [r7, #6]
 8011184:	b2da      	uxtb	r2, r3
 8011186:	4b11      	ldr	r3, [pc, #68]	@ (80111cc <PC_MCU_UART_TASK+0x88>)
 8011188:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
        tx_buffer[MCU_TO_PC_FLOATS * 4 + 1] = (crc >> 8) & 0xFF;
 801118c:	88fb      	ldrh	r3, [r7, #6]
 801118e:	0a1b      	lsrs	r3, r3, #8
 8011190:	b29b      	uxth	r3, r3
 8011192:	b2da      	uxtb	r2, r3
 8011194:	4b0d      	ldr	r3, [pc, #52]	@ (80111cc <PC_MCU_UART_TASK+0x88>)
 8011196:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65

        // MCU TRANSMITS message to PC (25 floats)
        HAL_UART_Transmit_IT(&huart10, tx_buffer, MCU_TO_PC_MSG_SIZE);
 801119a:	2266      	movs	r2, #102	@ 0x66
 801119c:	490b      	ldr	r1, [pc, #44]	@ (80111cc <PC_MCU_UART_TASK+0x88>)
 801119e:	480a      	ldr	r0, [pc, #40]	@ (80111c8 <PC_MCU_UART_TASK+0x84>)
 80111a0:	f7f9 fb0a 	bl	800a7b8 <HAL_UART_Transmit_IT>

        // Re-arm UART receive periodically to ensure it's always active
        // Only if not in error state
        if (!error_handler.error_state) {
 80111a4:	4b06      	ldr	r3, [pc, #24]	@ (80111c0 <PC_MCU_UART_TASK+0x7c>)
 80111a6:	7d1b      	ldrb	r3, [r3, #20]
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	d104      	bne.n	80111b6 <PC_MCU_UART_TASK+0x72>
            HAL_UART_Receive_IT(&huart10, rx_buffer, PC_TO_MCU_MSG_SIZE);
 80111ac:	221e      	movs	r2, #30
 80111ae:	4905      	ldr	r1, [pc, #20]	@ (80111c4 <PC_MCU_UART_TASK+0x80>)
 80111b0:	4805      	ldr	r0, [pc, #20]	@ (80111c8 <PC_MCU_UART_TASK+0x84>)
 80111b2:	f7f9 fb95 	bl	800a8e0 <HAL_UART_Receive_IT>
        }

        osDelay(5); // Send every 5ms
 80111b6:	2005      	movs	r0, #5
 80111b8:	f7fc faeb 	bl	800d792 <osDelay>
    for (;;) {
 80111bc:	e7cf      	b.n	801115e <PC_MCU_UART_TASK+0x1a>
 80111be:	bf00      	nop
 80111c0:	24005a74 	.word	0x24005a74
 80111c4:	24005a54 	.word	0x24005a54
 80111c8:	240016a0 	.word	0x240016a0
 80111cc:	240059ec 	.word	0x240059ec
 80111d0:	2400596c 	.word	0x2400596c

080111d4 <memset>:
 80111d4:	4402      	add	r2, r0
 80111d6:	4603      	mov	r3, r0
 80111d8:	4293      	cmp	r3, r2
 80111da:	d100      	bne.n	80111de <memset+0xa>
 80111dc:	4770      	bx	lr
 80111de:	f803 1b01 	strb.w	r1, [r3], #1
 80111e2:	e7f9      	b.n	80111d8 <memset+0x4>

080111e4 <_reclaim_reent>:
 80111e4:	4b2d      	ldr	r3, [pc, #180]	@ (801129c <_reclaim_reent+0xb8>)
 80111e6:	681b      	ldr	r3, [r3, #0]
 80111e8:	4283      	cmp	r3, r0
 80111ea:	b570      	push	{r4, r5, r6, lr}
 80111ec:	4604      	mov	r4, r0
 80111ee:	d053      	beq.n	8011298 <_reclaim_reent+0xb4>
 80111f0:	69c3      	ldr	r3, [r0, #28]
 80111f2:	b31b      	cbz	r3, 801123c <_reclaim_reent+0x58>
 80111f4:	68db      	ldr	r3, [r3, #12]
 80111f6:	b163      	cbz	r3, 8011212 <_reclaim_reent+0x2e>
 80111f8:	2500      	movs	r5, #0
 80111fa:	69e3      	ldr	r3, [r4, #28]
 80111fc:	68db      	ldr	r3, [r3, #12]
 80111fe:	5959      	ldr	r1, [r3, r5]
 8011200:	b9b1      	cbnz	r1, 8011230 <_reclaim_reent+0x4c>
 8011202:	3504      	adds	r5, #4
 8011204:	2d80      	cmp	r5, #128	@ 0x80
 8011206:	d1f8      	bne.n	80111fa <_reclaim_reent+0x16>
 8011208:	69e3      	ldr	r3, [r4, #28]
 801120a:	4620      	mov	r0, r4
 801120c:	68d9      	ldr	r1, [r3, #12]
 801120e:	f000 f881 	bl	8011314 <_free_r>
 8011212:	69e3      	ldr	r3, [r4, #28]
 8011214:	6819      	ldr	r1, [r3, #0]
 8011216:	b111      	cbz	r1, 801121e <_reclaim_reent+0x3a>
 8011218:	4620      	mov	r0, r4
 801121a:	f000 f87b 	bl	8011314 <_free_r>
 801121e:	69e3      	ldr	r3, [r4, #28]
 8011220:	689d      	ldr	r5, [r3, #8]
 8011222:	b15d      	cbz	r5, 801123c <_reclaim_reent+0x58>
 8011224:	4629      	mov	r1, r5
 8011226:	4620      	mov	r0, r4
 8011228:	682d      	ldr	r5, [r5, #0]
 801122a:	f000 f873 	bl	8011314 <_free_r>
 801122e:	e7f8      	b.n	8011222 <_reclaim_reent+0x3e>
 8011230:	680e      	ldr	r6, [r1, #0]
 8011232:	4620      	mov	r0, r4
 8011234:	f000 f86e 	bl	8011314 <_free_r>
 8011238:	4631      	mov	r1, r6
 801123a:	e7e1      	b.n	8011200 <_reclaim_reent+0x1c>
 801123c:	6961      	ldr	r1, [r4, #20]
 801123e:	b111      	cbz	r1, 8011246 <_reclaim_reent+0x62>
 8011240:	4620      	mov	r0, r4
 8011242:	f000 f867 	bl	8011314 <_free_r>
 8011246:	69e1      	ldr	r1, [r4, #28]
 8011248:	b111      	cbz	r1, 8011250 <_reclaim_reent+0x6c>
 801124a:	4620      	mov	r0, r4
 801124c:	f000 f862 	bl	8011314 <_free_r>
 8011250:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8011252:	b111      	cbz	r1, 801125a <_reclaim_reent+0x76>
 8011254:	4620      	mov	r0, r4
 8011256:	f000 f85d 	bl	8011314 <_free_r>
 801125a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801125c:	b111      	cbz	r1, 8011264 <_reclaim_reent+0x80>
 801125e:	4620      	mov	r0, r4
 8011260:	f000 f858 	bl	8011314 <_free_r>
 8011264:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8011266:	b111      	cbz	r1, 801126e <_reclaim_reent+0x8a>
 8011268:	4620      	mov	r0, r4
 801126a:	f000 f853 	bl	8011314 <_free_r>
 801126e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8011270:	b111      	cbz	r1, 8011278 <_reclaim_reent+0x94>
 8011272:	4620      	mov	r0, r4
 8011274:	f000 f84e 	bl	8011314 <_free_r>
 8011278:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801127a:	b111      	cbz	r1, 8011282 <_reclaim_reent+0x9e>
 801127c:	4620      	mov	r0, r4
 801127e:	f000 f849 	bl	8011314 <_free_r>
 8011282:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8011284:	b111      	cbz	r1, 801128c <_reclaim_reent+0xa8>
 8011286:	4620      	mov	r0, r4
 8011288:	f000 f844 	bl	8011314 <_free_r>
 801128c:	6a23      	ldr	r3, [r4, #32]
 801128e:	b11b      	cbz	r3, 8011298 <_reclaim_reent+0xb4>
 8011290:	4620      	mov	r0, r4
 8011292:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011296:	4718      	bx	r3
 8011298:	bd70      	pop	{r4, r5, r6, pc}
 801129a:	bf00      	nop
 801129c:	24000050 	.word	0x24000050

080112a0 <__errno>:
 80112a0:	4b01      	ldr	r3, [pc, #4]	@ (80112a8 <__errno+0x8>)
 80112a2:	6818      	ldr	r0, [r3, #0]
 80112a4:	4770      	bx	lr
 80112a6:	bf00      	nop
 80112a8:	24000050 	.word	0x24000050

080112ac <__libc_init_array>:
 80112ac:	b570      	push	{r4, r5, r6, lr}
 80112ae:	4d0d      	ldr	r5, [pc, #52]	@ (80112e4 <__libc_init_array+0x38>)
 80112b0:	4c0d      	ldr	r4, [pc, #52]	@ (80112e8 <__libc_init_array+0x3c>)
 80112b2:	1b64      	subs	r4, r4, r5
 80112b4:	10a4      	asrs	r4, r4, #2
 80112b6:	2600      	movs	r6, #0
 80112b8:	42a6      	cmp	r6, r4
 80112ba:	d109      	bne.n	80112d0 <__libc_init_array+0x24>
 80112bc:	4d0b      	ldr	r5, [pc, #44]	@ (80112ec <__libc_init_array+0x40>)
 80112be:	4c0c      	ldr	r4, [pc, #48]	@ (80112f0 <__libc_init_array+0x44>)
 80112c0:	f000 fcc2 	bl	8011c48 <_init>
 80112c4:	1b64      	subs	r4, r4, r5
 80112c6:	10a4      	asrs	r4, r4, #2
 80112c8:	2600      	movs	r6, #0
 80112ca:	42a6      	cmp	r6, r4
 80112cc:	d105      	bne.n	80112da <__libc_init_array+0x2e>
 80112ce:	bd70      	pop	{r4, r5, r6, pc}
 80112d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80112d4:	4798      	blx	r3
 80112d6:	3601      	adds	r6, #1
 80112d8:	e7ee      	b.n	80112b8 <__libc_init_array+0xc>
 80112da:	f855 3b04 	ldr.w	r3, [r5], #4
 80112de:	4798      	blx	r3
 80112e0:	3601      	adds	r6, #1
 80112e2:	e7f2      	b.n	80112ca <__libc_init_array+0x1e>
 80112e4:	08011fa8 	.word	0x08011fa8
 80112e8:	08011fa8 	.word	0x08011fa8
 80112ec:	08011fa8 	.word	0x08011fa8
 80112f0:	08011fac 	.word	0x08011fac

080112f4 <__retarget_lock_acquire_recursive>:
 80112f4:	4770      	bx	lr

080112f6 <__retarget_lock_release_recursive>:
 80112f6:	4770      	bx	lr

080112f8 <memcpy>:
 80112f8:	440a      	add	r2, r1
 80112fa:	4291      	cmp	r1, r2
 80112fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8011300:	d100      	bne.n	8011304 <memcpy+0xc>
 8011302:	4770      	bx	lr
 8011304:	b510      	push	{r4, lr}
 8011306:	f811 4b01 	ldrb.w	r4, [r1], #1
 801130a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801130e:	4291      	cmp	r1, r2
 8011310:	d1f9      	bne.n	8011306 <memcpy+0xe>
 8011312:	bd10      	pop	{r4, pc}

08011314 <_free_r>:
 8011314:	b538      	push	{r3, r4, r5, lr}
 8011316:	4605      	mov	r5, r0
 8011318:	2900      	cmp	r1, #0
 801131a:	d041      	beq.n	80113a0 <_free_r+0x8c>
 801131c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011320:	1f0c      	subs	r4, r1, #4
 8011322:	2b00      	cmp	r3, #0
 8011324:	bfb8      	it	lt
 8011326:	18e4      	addlt	r4, r4, r3
 8011328:	f000 f83e 	bl	80113a8 <__malloc_lock>
 801132c:	4a1d      	ldr	r2, [pc, #116]	@ (80113a4 <_free_r+0x90>)
 801132e:	6813      	ldr	r3, [r2, #0]
 8011330:	b933      	cbnz	r3, 8011340 <_free_r+0x2c>
 8011332:	6063      	str	r3, [r4, #4]
 8011334:	6014      	str	r4, [r2, #0]
 8011336:	4628      	mov	r0, r5
 8011338:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801133c:	f000 b83a 	b.w	80113b4 <__malloc_unlock>
 8011340:	42a3      	cmp	r3, r4
 8011342:	d908      	bls.n	8011356 <_free_r+0x42>
 8011344:	6820      	ldr	r0, [r4, #0]
 8011346:	1821      	adds	r1, r4, r0
 8011348:	428b      	cmp	r3, r1
 801134a:	bf01      	itttt	eq
 801134c:	6819      	ldreq	r1, [r3, #0]
 801134e:	685b      	ldreq	r3, [r3, #4]
 8011350:	1809      	addeq	r1, r1, r0
 8011352:	6021      	streq	r1, [r4, #0]
 8011354:	e7ed      	b.n	8011332 <_free_r+0x1e>
 8011356:	461a      	mov	r2, r3
 8011358:	685b      	ldr	r3, [r3, #4]
 801135a:	b10b      	cbz	r3, 8011360 <_free_r+0x4c>
 801135c:	42a3      	cmp	r3, r4
 801135e:	d9fa      	bls.n	8011356 <_free_r+0x42>
 8011360:	6811      	ldr	r1, [r2, #0]
 8011362:	1850      	adds	r0, r2, r1
 8011364:	42a0      	cmp	r0, r4
 8011366:	d10b      	bne.n	8011380 <_free_r+0x6c>
 8011368:	6820      	ldr	r0, [r4, #0]
 801136a:	4401      	add	r1, r0
 801136c:	1850      	adds	r0, r2, r1
 801136e:	4283      	cmp	r3, r0
 8011370:	6011      	str	r1, [r2, #0]
 8011372:	d1e0      	bne.n	8011336 <_free_r+0x22>
 8011374:	6818      	ldr	r0, [r3, #0]
 8011376:	685b      	ldr	r3, [r3, #4]
 8011378:	6053      	str	r3, [r2, #4]
 801137a:	4408      	add	r0, r1
 801137c:	6010      	str	r0, [r2, #0]
 801137e:	e7da      	b.n	8011336 <_free_r+0x22>
 8011380:	d902      	bls.n	8011388 <_free_r+0x74>
 8011382:	230c      	movs	r3, #12
 8011384:	602b      	str	r3, [r5, #0]
 8011386:	e7d6      	b.n	8011336 <_free_r+0x22>
 8011388:	6820      	ldr	r0, [r4, #0]
 801138a:	1821      	adds	r1, r4, r0
 801138c:	428b      	cmp	r3, r1
 801138e:	bf04      	itt	eq
 8011390:	6819      	ldreq	r1, [r3, #0]
 8011392:	685b      	ldreq	r3, [r3, #4]
 8011394:	6063      	str	r3, [r4, #4]
 8011396:	bf04      	itt	eq
 8011398:	1809      	addeq	r1, r1, r0
 801139a:	6021      	streq	r1, [r4, #0]
 801139c:	6054      	str	r4, [r2, #4]
 801139e:	e7ca      	b.n	8011336 <_free_r+0x22>
 80113a0:	bd38      	pop	{r3, r4, r5, pc}
 80113a2:	bf00      	nop
 80113a4:	24005bc8 	.word	0x24005bc8

080113a8 <__malloc_lock>:
 80113a8:	4801      	ldr	r0, [pc, #4]	@ (80113b0 <__malloc_lock+0x8>)
 80113aa:	f7ff bfa3 	b.w	80112f4 <__retarget_lock_acquire_recursive>
 80113ae:	bf00      	nop
 80113b0:	24005bc4 	.word	0x24005bc4

080113b4 <__malloc_unlock>:
 80113b4:	4801      	ldr	r0, [pc, #4]	@ (80113bc <__malloc_unlock+0x8>)
 80113b6:	f7ff bf9e 	b.w	80112f6 <__retarget_lock_release_recursive>
 80113ba:	bf00      	nop
 80113bc:	24005bc4 	.word	0x24005bc4

080113c0 <asinf>:
 80113c0:	b508      	push	{r3, lr}
 80113c2:	ed2d 8b02 	vpush	{d8}
 80113c6:	eeb0 8a40 	vmov.f32	s16, s0
 80113ca:	f000 f9e3 	bl	8011794 <__ieee754_asinf>
 80113ce:	eeb4 8a48 	vcmp.f32	s16, s16
 80113d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113d6:	eef0 8a40 	vmov.f32	s17, s0
 80113da:	d615      	bvs.n	8011408 <asinf+0x48>
 80113dc:	eeb0 0a48 	vmov.f32	s0, s16
 80113e0:	f000 f81c 	bl	801141c <fabsf>
 80113e4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80113e8:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80113ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113f0:	dd0a      	ble.n	8011408 <asinf+0x48>
 80113f2:	f7ff ff55 	bl	80112a0 <__errno>
 80113f6:	ecbd 8b02 	vpop	{d8}
 80113fa:	2321      	movs	r3, #33	@ 0x21
 80113fc:	6003      	str	r3, [r0, #0]
 80113fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8011402:	4804      	ldr	r0, [pc, #16]	@ (8011414 <asinf+0x54>)
 8011404:	f000 b812 	b.w	801142c <nanf>
 8011408:	eeb0 0a68 	vmov.f32	s0, s17
 801140c:	ecbd 8b02 	vpop	{d8}
 8011410:	bd08      	pop	{r3, pc}
 8011412:	bf00      	nop
 8011414:	08011e20 	.word	0x08011e20

08011418 <atan2f>:
 8011418:	f000 baa0 	b.w	801195c <__ieee754_atan2f>

0801141c <fabsf>:
 801141c:	ee10 3a10 	vmov	r3, s0
 8011420:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011424:	ee00 3a10 	vmov	s0, r3
 8011428:	4770      	bx	lr
	...

0801142c <nanf>:
 801142c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8011434 <nanf+0x8>
 8011430:	4770      	bx	lr
 8011432:	bf00      	nop
 8011434:	7fc00000 	.word	0x7fc00000

08011438 <sinf_poly>:
 8011438:	07cb      	lsls	r3, r1, #31
 801143a:	d412      	bmi.n	8011462 <sinf_poly+0x2a>
 801143c:	ee21 5b00 	vmul.f64	d5, d1, d0
 8011440:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 8011444:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 8011448:	eea6 7b01 	vfma.f64	d7, d6, d1
 801144c:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 8011450:	ee21 1b05 	vmul.f64	d1, d1, d5
 8011454:	eea6 0b05 	vfma.f64	d0, d6, d5
 8011458:	eea7 0b01 	vfma.f64	d0, d7, d1
 801145c:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8011460:	4770      	bx	lr
 8011462:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 8011466:	ee21 5b01 	vmul.f64	d5, d1, d1
 801146a:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 801146e:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 8011472:	eea1 7b06 	vfma.f64	d7, d1, d6
 8011476:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 801147a:	eea1 0b06 	vfma.f64	d0, d1, d6
 801147e:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 8011482:	ee21 1b05 	vmul.f64	d1, d1, d5
 8011486:	eea5 0b06 	vfma.f64	d0, d5, d6
 801148a:	e7e5      	b.n	8011458 <sinf_poly+0x20>
 801148c:	0000      	movs	r0, r0
	...

08011490 <sinf>:
 8011490:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011492:	ee10 4a10 	vmov	r4, s0
 8011496:	f3c4 530a 	ubfx	r3, r4, #20, #11
 801149a:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 801149e:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 80114a2:	eef0 7a40 	vmov.f32	s15, s0
 80114a6:	d218      	bcs.n	80114da <sinf+0x4a>
 80114a8:	ee26 1b06 	vmul.f64	d1, d6, d6
 80114ac:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 80114b0:	d20a      	bcs.n	80114c8 <sinf+0x38>
 80114b2:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 80114b6:	d103      	bne.n	80114c0 <sinf+0x30>
 80114b8:	eeb7 1bc1 	vcvt.f32.f64	s2, d1
 80114bc:	ed8d 1a01 	vstr	s2, [sp, #4]
 80114c0:	eeb0 0a67 	vmov.f32	s0, s15
 80114c4:	b003      	add	sp, #12
 80114c6:	bd30      	pop	{r4, r5, pc}
 80114c8:	483b      	ldr	r0, [pc, #236]	@ (80115b8 <sinf+0x128>)
 80114ca:	eeb0 0b46 	vmov.f64	d0, d6
 80114ce:	2100      	movs	r1, #0
 80114d0:	b003      	add	sp, #12
 80114d2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80114d6:	f7ff bfaf 	b.w	8011438 <sinf_poly>
 80114da:	f240 422e 	movw	r2, #1070	@ 0x42e
 80114de:	4293      	cmp	r3, r2
 80114e0:	d824      	bhi.n	801152c <sinf+0x9c>
 80114e2:	4b35      	ldr	r3, [pc, #212]	@ (80115b8 <sinf+0x128>)
 80114e4:	ed93 7b08 	vldr	d7, [r3, #32]
 80114e8:	ee26 7b07 	vmul.f64	d7, d6, d7
 80114ec:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80114f0:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 80114f4:	ee17 1a90 	vmov	r1, s15
 80114f8:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 80114fc:	1609      	asrs	r1, r1, #24
 80114fe:	ee07 1a90 	vmov	s15, r1
 8011502:	f001 0203 	and.w	r2, r1, #3
 8011506:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 801150a:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801150e:	ed92 0b00 	vldr	d0, [r2]
 8011512:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 8011516:	f011 0f02 	tst.w	r1, #2
 801151a:	eea5 6b47 	vfms.f64	d6, d5, d7
 801151e:	bf08      	it	eq
 8011520:	4618      	moveq	r0, r3
 8011522:	ee26 1b06 	vmul.f64	d1, d6, d6
 8011526:	ee20 0b06 	vmul.f64	d0, d0, d6
 801152a:	e7d1      	b.n	80114d0 <sinf+0x40>
 801152c:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 8011530:	d237      	bcs.n	80115a2 <sinf+0x112>
 8011532:	4922      	ldr	r1, [pc, #136]	@ (80115bc <sinf+0x12c>)
 8011534:	f3c4 6083 	ubfx	r0, r4, #26, #4
 8011538:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 801153c:	f3c4 0316 	ubfx	r3, r4, #0, #23
 8011540:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 8011544:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8011548:	6a10      	ldr	r0, [r2, #32]
 801154a:	6912      	ldr	r2, [r2, #16]
 801154c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8011550:	40ab      	lsls	r3, r5
 8011552:	fba0 5003 	umull	r5, r0, r0, r3
 8011556:	4359      	muls	r1, r3
 8011558:	fbe3 0102 	umlal	r0, r1, r3, r2
 801155c:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 8011560:	0f9d      	lsrs	r5, r3, #30
 8011562:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8011566:	1ac9      	subs	r1, r1, r3
 8011568:	f7ef f860 	bl	800062c <__aeabi_l2d>
 801156c:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 8011570:	4b11      	ldr	r3, [pc, #68]	@ (80115b8 <sinf+0x128>)
 8011572:	f004 0203 	and.w	r2, r4, #3
 8011576:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 801157a:	ed9f 6b0d 	vldr	d6, [pc, #52]	@ 80115b0 <sinf+0x120>
 801157e:	ed92 0b00 	vldr	d0, [r2]
 8011582:	ec41 0b17 	vmov	d7, r0, r1
 8011586:	f014 0f02 	tst.w	r4, #2
 801158a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801158e:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8011592:	4629      	mov	r1, r5
 8011594:	bf08      	it	eq
 8011596:	4618      	moveq	r0, r3
 8011598:	ee27 1b07 	vmul.f64	d1, d7, d7
 801159c:	ee20 0b07 	vmul.f64	d0, d0, d7
 80115a0:	e796      	b.n	80114d0 <sinf+0x40>
 80115a2:	b003      	add	sp, #12
 80115a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80115a8:	f000 b8e4 	b.w	8011774 <__math_invalidf>
 80115ac:	f3af 8000 	nop.w
 80115b0:	54442d18 	.word	0x54442d18
 80115b4:	3c1921fb 	.word	0x3c1921fb
 80115b8:	08011e88 	.word	0x08011e88
 80115bc:	08011e24 	.word	0x08011e24

080115c0 <sinf_poly>:
 80115c0:	07cb      	lsls	r3, r1, #31
 80115c2:	d412      	bmi.n	80115ea <sinf_poly+0x2a>
 80115c4:	ee21 5b00 	vmul.f64	d5, d1, d0
 80115c8:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 80115cc:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 80115d0:	eea6 7b01 	vfma.f64	d7, d6, d1
 80115d4:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 80115d8:	ee21 1b05 	vmul.f64	d1, d1, d5
 80115dc:	eea6 0b05 	vfma.f64	d0, d6, d5
 80115e0:	eea7 0b01 	vfma.f64	d0, d7, d1
 80115e4:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80115e8:	4770      	bx	lr
 80115ea:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 80115ee:	ee21 5b01 	vmul.f64	d5, d1, d1
 80115f2:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 80115f6:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 80115fa:	eea1 7b06 	vfma.f64	d7, d1, d6
 80115fe:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 8011602:	eea1 0b06 	vfma.f64	d0, d1, d6
 8011606:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 801160a:	ee21 1b05 	vmul.f64	d1, d1, d5
 801160e:	eea5 0b06 	vfma.f64	d0, d5, d6
 8011612:	e7e5      	b.n	80115e0 <sinf_poly+0x20>
 8011614:	0000      	movs	r0, r0
	...

08011618 <cosf>:
 8011618:	b538      	push	{r3, r4, r5, lr}
 801161a:	ee10 4a10 	vmov	r4, s0
 801161e:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8011622:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 8011626:	eeb7 7ac0 	vcvt.f64.f32	d7, s0
 801162a:	d21f      	bcs.n	801166c <cosf+0x54>
 801162c:	ee27 7b07 	vmul.f64	d7, d7, d7
 8011630:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 8011634:	f0c0 8082 	bcc.w	801173c <cosf+0x124>
 8011638:	ee27 4b07 	vmul.f64	d4, d7, d7
 801163c:	4b44      	ldr	r3, [pc, #272]	@ (8011750 <cosf+0x138>)
 801163e:	ed93 5b14 	vldr	d5, [r3, #80]	@ 0x50
 8011642:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
 8011646:	ed93 0b0c 	vldr	d0, [r3, #48]	@ 0x30
 801164a:	eea7 6b05 	vfma.f64	d6, d7, d5
 801164e:	ed93 5b0e 	vldr	d5, [r3, #56]	@ 0x38
 8011652:	eea7 0b05 	vfma.f64	d0, d7, d5
 8011656:	ed93 5b10 	vldr	d5, [r3, #64]	@ 0x40
 801165a:	ee27 7b04 	vmul.f64	d7, d7, d4
 801165e:	eea4 0b05 	vfma.f64	d0, d4, d5
 8011662:	eea6 0b07 	vfma.f64	d0, d6, d7
 8011666:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801166a:	bd38      	pop	{r3, r4, r5, pc}
 801166c:	f240 422e 	movw	r2, #1070	@ 0x42e
 8011670:	4293      	cmp	r3, r2
 8011672:	d829      	bhi.n	80116c8 <cosf+0xb0>
 8011674:	4b36      	ldr	r3, [pc, #216]	@ (8011750 <cosf+0x138>)
 8011676:	ed93 6b08 	vldr	d6, [r3, #32]
 801167a:	ee27 6b06 	vmul.f64	d6, d7, d6
 801167e:	eefd 6bc6 	vcvt.s32.f64	s13, d6
 8011682:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8011686:	ee16 1a90 	vmov	r1, s13
 801168a:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 801168e:	1609      	asrs	r1, r1, #24
 8011690:	ee06 1a90 	vmov	s13, r1
 8011694:	f001 0203 	and.w	r2, r1, #3
 8011698:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 801169c:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 80116a0:	ed92 0b00 	vldr	d0, [r2]
 80116a4:	ed93 6b0a 	vldr	d6, [r3, #40]	@ 0x28
 80116a8:	f011 0f02 	tst.w	r1, #2
 80116ac:	f081 0101 	eor.w	r1, r1, #1
 80116b0:	eea5 7b46 	vfms.f64	d7, d5, d6
 80116b4:	bf08      	it	eq
 80116b6:	4618      	moveq	r0, r3
 80116b8:	ee27 1b07 	vmul.f64	d1, d7, d7
 80116bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80116c0:	ee20 0b07 	vmul.f64	d0, d0, d7
 80116c4:	f7ff bf7c 	b.w	80115c0 <sinf_poly>
 80116c8:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 80116cc:	d232      	bcs.n	8011734 <cosf+0x11c>
 80116ce:	4921      	ldr	r1, [pc, #132]	@ (8011754 <cosf+0x13c>)
 80116d0:	f3c4 6083 	ubfx	r0, r4, #26, #4
 80116d4:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 80116d8:	f3c4 0316 	ubfx	r3, r4, #0, #23
 80116dc:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 80116e0:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80116e4:	6a10      	ldr	r0, [r2, #32]
 80116e6:	6912      	ldr	r2, [r2, #16]
 80116e8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80116ec:	40ab      	lsls	r3, r5
 80116ee:	fba0 5003 	umull	r5, r0, r0, r3
 80116f2:	4359      	muls	r1, r3
 80116f4:	fbe3 0102 	umlal	r0, r1, r3, r2
 80116f8:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 80116fc:	0f9d      	lsrs	r5, r3, #30
 80116fe:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8011702:	1ac9      	subs	r1, r1, r3
 8011704:	f7ee ff92 	bl	800062c <__aeabi_l2d>
 8011708:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 801170c:	4b10      	ldr	r3, [pc, #64]	@ (8011750 <cosf+0x138>)
 801170e:	ed9f 6b0e 	vldr	d6, [pc, #56]	@ 8011748 <cosf+0x130>
 8011712:	ec41 0b17 	vmov	d7, r0, r1
 8011716:	f004 0203 	and.w	r2, r4, #3
 801171a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 801171e:	ed92 0b00 	vldr	d0, [r2]
 8011722:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011726:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 801172a:	f014 0f02 	tst.w	r4, #2
 801172e:	f085 0101 	eor.w	r1, r5, #1
 8011732:	e7bf      	b.n	80116b4 <cosf+0x9c>
 8011734:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011738:	f000 b81c 	b.w	8011774 <__math_invalidf>
 801173c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8011740:	e793      	b.n	801166a <cosf+0x52>
 8011742:	bf00      	nop
 8011744:	f3af 8000 	nop.w
 8011748:	54442d18 	.word	0x54442d18
 801174c:	3c1921fb 	.word	0x3c1921fb
 8011750:	08011e88 	.word	0x08011e88
 8011754:	08011e24 	.word	0x08011e24

08011758 <with_errnof>:
 8011758:	b510      	push	{r4, lr}
 801175a:	ed2d 8b02 	vpush	{d8}
 801175e:	eeb0 8a40 	vmov.f32	s16, s0
 8011762:	4604      	mov	r4, r0
 8011764:	f7ff fd9c 	bl	80112a0 <__errno>
 8011768:	eeb0 0a48 	vmov.f32	s0, s16
 801176c:	ecbd 8b02 	vpop	{d8}
 8011770:	6004      	str	r4, [r0, #0]
 8011772:	bd10      	pop	{r4, pc}

08011774 <__math_invalidf>:
 8011774:	eef0 7a40 	vmov.f32	s15, s0
 8011778:	ee30 7a40 	vsub.f32	s14, s0, s0
 801177c:	eef4 7a67 	vcmp.f32	s15, s15
 8011780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011784:	ee87 0a07 	vdiv.f32	s0, s14, s14
 8011788:	d602      	bvs.n	8011790 <__math_invalidf+0x1c>
 801178a:	2021      	movs	r0, #33	@ 0x21
 801178c:	f7ff bfe4 	b.w	8011758 <with_errnof>
 8011790:	4770      	bx	lr
	...

08011794 <__ieee754_asinf>:
 8011794:	b538      	push	{r3, r4, r5, lr}
 8011796:	ee10 5a10 	vmov	r5, s0
 801179a:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801179e:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 80117a2:	ed2d 8b04 	vpush	{d8-d9}
 80117a6:	d10c      	bne.n	80117c2 <__ieee754_asinf+0x2e>
 80117a8:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 801191c <__ieee754_asinf+0x188>
 80117ac:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8011920 <__ieee754_asinf+0x18c>
 80117b0:	ee60 7a27 	vmul.f32	s15, s0, s15
 80117b4:	eee0 7a07 	vfma.f32	s15, s0, s14
 80117b8:	eeb0 0a67 	vmov.f32	s0, s15
 80117bc:	ecbd 8b04 	vpop	{d8-d9}
 80117c0:	bd38      	pop	{r3, r4, r5, pc}
 80117c2:	d904      	bls.n	80117ce <__ieee754_asinf+0x3a>
 80117c4:	ee70 7a40 	vsub.f32	s15, s0, s0
 80117c8:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80117cc:	e7f6      	b.n	80117bc <__ieee754_asinf+0x28>
 80117ce:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 80117d2:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80117d6:	d20b      	bcs.n	80117f0 <__ieee754_asinf+0x5c>
 80117d8:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 80117dc:	d252      	bcs.n	8011884 <__ieee754_asinf+0xf0>
 80117de:	eddf 7a51 	vldr	s15, [pc, #324]	@ 8011924 <__ieee754_asinf+0x190>
 80117e2:	ee70 7a27 	vadd.f32	s15, s0, s15
 80117e6:	eef4 7ae8 	vcmpe.f32	s15, s17
 80117ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117ee:	dce5      	bgt.n	80117bc <__ieee754_asinf+0x28>
 80117f0:	f7ff fe14 	bl	801141c <fabsf>
 80117f4:	ee38 8ac0 	vsub.f32	s16, s17, s0
 80117f8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80117fc:	ee28 8a27 	vmul.f32	s16, s16, s15
 8011800:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8011928 <__ieee754_asinf+0x194>
 8011804:	eddf 7a49 	vldr	s15, [pc, #292]	@ 801192c <__ieee754_asinf+0x198>
 8011808:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 8011930 <__ieee754_asinf+0x19c>
 801180c:	eea8 7a27 	vfma.f32	s14, s16, s15
 8011810:	eddf 7a48 	vldr	s15, [pc, #288]	@ 8011934 <__ieee754_asinf+0x1a0>
 8011814:	eee7 7a08 	vfma.f32	s15, s14, s16
 8011818:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8011938 <__ieee754_asinf+0x1a4>
 801181c:	eea7 7a88 	vfma.f32	s14, s15, s16
 8011820:	eddf 7a46 	vldr	s15, [pc, #280]	@ 801193c <__ieee754_asinf+0x1a8>
 8011824:	eee7 7a08 	vfma.f32	s15, s14, s16
 8011828:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8011940 <__ieee754_asinf+0x1ac>
 801182c:	eea7 9a88 	vfma.f32	s18, s15, s16
 8011830:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8011944 <__ieee754_asinf+0x1b0>
 8011834:	eee8 7a07 	vfma.f32	s15, s16, s14
 8011838:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8011948 <__ieee754_asinf+0x1b4>
 801183c:	eea7 7a88 	vfma.f32	s14, s15, s16
 8011840:	eddf 7a42 	vldr	s15, [pc, #264]	@ 801194c <__ieee754_asinf+0x1b8>
 8011844:	eee7 7a08 	vfma.f32	s15, s14, s16
 8011848:	eeb0 0a48 	vmov.f32	s0, s16
 801184c:	eee7 8a88 	vfma.f32	s17, s15, s16
 8011850:	f000 f9f6 	bl	8011c40 <__ieee754_sqrtf>
 8011854:	4b3e      	ldr	r3, [pc, #248]	@ (8011950 <__ieee754_asinf+0x1bc>)
 8011856:	ee29 9a08 	vmul.f32	s18, s18, s16
 801185a:	429c      	cmp	r4, r3
 801185c:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8011860:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8011864:	d93d      	bls.n	80118e2 <__ieee754_asinf+0x14e>
 8011866:	eea0 0a06 	vfma.f32	s0, s0, s12
 801186a:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 8011954 <__ieee754_asinf+0x1c0>
 801186e:	eee0 7a26 	vfma.f32	s15, s0, s13
 8011872:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8011920 <__ieee754_asinf+0x18c>
 8011876:	ee30 0a67 	vsub.f32	s0, s0, s15
 801187a:	2d00      	cmp	r5, #0
 801187c:	bfd8      	it	le
 801187e:	eeb1 0a40 	vnegle.f32	s0, s0
 8011882:	e79b      	b.n	80117bc <__ieee754_asinf+0x28>
 8011884:	ee60 7a00 	vmul.f32	s15, s0, s0
 8011888:	eddf 6a28 	vldr	s13, [pc, #160]	@ 801192c <__ieee754_asinf+0x198>
 801188c:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8011928 <__ieee754_asinf+0x194>
 8011890:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 8011940 <__ieee754_asinf+0x1ac>
 8011894:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8011898:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8011934 <__ieee754_asinf+0x1a0>
 801189c:	eee7 6a27 	vfma.f32	s13, s14, s15
 80118a0:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8011938 <__ieee754_asinf+0x1a4>
 80118a4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80118a8:	eddf 6a24 	vldr	s13, [pc, #144]	@ 801193c <__ieee754_asinf+0x1a8>
 80118ac:	eee7 6a27 	vfma.f32	s13, s14, s15
 80118b0:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8011930 <__ieee754_asinf+0x19c>
 80118b4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80118b8:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8011944 <__ieee754_asinf+0x1b0>
 80118bc:	eee7 6a86 	vfma.f32	s13, s15, s12
 80118c0:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8011948 <__ieee754_asinf+0x1b4>
 80118c4:	eea6 6aa7 	vfma.f32	s12, s13, s15
 80118c8:	eddf 6a20 	vldr	s13, [pc, #128]	@ 801194c <__ieee754_asinf+0x1b8>
 80118cc:	eee6 6a27 	vfma.f32	s13, s12, s15
 80118d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80118d4:	eee6 8aa7 	vfma.f32	s17, s13, s15
 80118d8:	eec7 7a28 	vdiv.f32	s15, s14, s17
 80118dc:	eea0 0a27 	vfma.f32	s0, s0, s15
 80118e0:	e76c      	b.n	80117bc <__ieee754_asinf+0x28>
 80118e2:	ee10 3a10 	vmov	r3, s0
 80118e6:	f36f 030b 	bfc	r3, #0, #12
 80118ea:	ee07 3a10 	vmov	s14, r3
 80118ee:	eea7 8a47 	vfms.f32	s16, s14, s14
 80118f2:	ee70 5a00 	vadd.f32	s11, s0, s0
 80118f6:	ee30 0a07 	vadd.f32	s0, s0, s14
 80118fa:	eddf 7a08 	vldr	s15, [pc, #32]	@ 801191c <__ieee754_asinf+0x188>
 80118fe:	ee88 5a00 	vdiv.f32	s10, s16, s0
 8011902:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8011958 <__ieee754_asinf+0x1c4>
 8011906:	eee5 7a66 	vfms.f32	s15, s10, s13
 801190a:	eed5 7a86 	vfnms.f32	s15, s11, s12
 801190e:	eeb0 6a40 	vmov.f32	s12, s0
 8011912:	eea7 6a66 	vfms.f32	s12, s14, s13
 8011916:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801191a:	e7ac      	b.n	8011876 <__ieee754_asinf+0xe2>
 801191c:	b33bbd2e 	.word	0xb33bbd2e
 8011920:	3fc90fdb 	.word	0x3fc90fdb
 8011924:	7149f2ca 	.word	0x7149f2ca
 8011928:	3a4f7f04 	.word	0x3a4f7f04
 801192c:	3811ef08 	.word	0x3811ef08
 8011930:	3e2aaaab 	.word	0x3e2aaaab
 8011934:	bd241146 	.word	0xbd241146
 8011938:	3e4e0aa8 	.word	0x3e4e0aa8
 801193c:	bea6b090 	.word	0xbea6b090
 8011940:	3d9dc62e 	.word	0x3d9dc62e
 8011944:	bf303361 	.word	0xbf303361
 8011948:	4001572d 	.word	0x4001572d
 801194c:	c019d139 	.word	0xc019d139
 8011950:	3f799999 	.word	0x3f799999
 8011954:	333bbd2e 	.word	0x333bbd2e
 8011958:	3f490fdb 	.word	0x3f490fdb

0801195c <__ieee754_atan2f>:
 801195c:	ee10 2a90 	vmov	r2, s1
 8011960:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8011964:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8011968:	b510      	push	{r4, lr}
 801196a:	eef0 7a40 	vmov.f32	s15, s0
 801196e:	d806      	bhi.n	801197e <__ieee754_atan2f+0x22>
 8011970:	ee10 0a10 	vmov	r0, s0
 8011974:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8011978:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801197c:	d904      	bls.n	8011988 <__ieee754_atan2f+0x2c>
 801197e:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8011982:	eeb0 0a67 	vmov.f32	s0, s15
 8011986:	bd10      	pop	{r4, pc}
 8011988:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 801198c:	d103      	bne.n	8011996 <__ieee754_atan2f+0x3a>
 801198e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011992:	f000 b881 	b.w	8011a98 <atanf>
 8011996:	1794      	asrs	r4, r2, #30
 8011998:	f004 0402 	and.w	r4, r4, #2
 801199c:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80119a0:	b93b      	cbnz	r3, 80119b2 <__ieee754_atan2f+0x56>
 80119a2:	2c02      	cmp	r4, #2
 80119a4:	d05c      	beq.n	8011a60 <__ieee754_atan2f+0x104>
 80119a6:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8011a74 <__ieee754_atan2f+0x118>
 80119aa:	2c03      	cmp	r4, #3
 80119ac:	fe47 7a00 	vseleq.f32	s15, s14, s0
 80119b0:	e7e7      	b.n	8011982 <__ieee754_atan2f+0x26>
 80119b2:	b939      	cbnz	r1, 80119c4 <__ieee754_atan2f+0x68>
 80119b4:	eddf 7a30 	vldr	s15, [pc, #192]	@ 8011a78 <__ieee754_atan2f+0x11c>
 80119b8:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8011a7c <__ieee754_atan2f+0x120>
 80119bc:	2800      	cmp	r0, #0
 80119be:	fe67 7a27 	vselge.f32	s15, s14, s15
 80119c2:	e7de      	b.n	8011982 <__ieee754_atan2f+0x26>
 80119c4:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80119c8:	d110      	bne.n	80119ec <__ieee754_atan2f+0x90>
 80119ca:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80119ce:	f104 34ff 	add.w	r4, r4, #4294967295
 80119d2:	d107      	bne.n	80119e4 <__ieee754_atan2f+0x88>
 80119d4:	2c02      	cmp	r4, #2
 80119d6:	d846      	bhi.n	8011a66 <__ieee754_atan2f+0x10a>
 80119d8:	4b29      	ldr	r3, [pc, #164]	@ (8011a80 <__ieee754_atan2f+0x124>)
 80119da:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80119de:	edd3 7a00 	vldr	s15, [r3]
 80119e2:	e7ce      	b.n	8011982 <__ieee754_atan2f+0x26>
 80119e4:	2c02      	cmp	r4, #2
 80119e6:	d841      	bhi.n	8011a6c <__ieee754_atan2f+0x110>
 80119e8:	4b26      	ldr	r3, [pc, #152]	@ (8011a84 <__ieee754_atan2f+0x128>)
 80119ea:	e7f6      	b.n	80119da <__ieee754_atan2f+0x7e>
 80119ec:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80119f0:	d0e0      	beq.n	80119b4 <__ieee754_atan2f+0x58>
 80119f2:	1a5b      	subs	r3, r3, r1
 80119f4:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 80119f8:	ea4f 51e3 	mov.w	r1, r3, asr #23
 80119fc:	da1a      	bge.n	8011a34 <__ieee754_atan2f+0xd8>
 80119fe:	2a00      	cmp	r2, #0
 8011a00:	da01      	bge.n	8011a06 <__ieee754_atan2f+0xaa>
 8011a02:	313c      	adds	r1, #60	@ 0x3c
 8011a04:	db19      	blt.n	8011a3a <__ieee754_atan2f+0xde>
 8011a06:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8011a0a:	f7ff fd07 	bl	801141c <fabsf>
 8011a0e:	f000 f843 	bl	8011a98 <atanf>
 8011a12:	eef0 7a40 	vmov.f32	s15, s0
 8011a16:	2c01      	cmp	r4, #1
 8011a18:	d012      	beq.n	8011a40 <__ieee754_atan2f+0xe4>
 8011a1a:	2c02      	cmp	r4, #2
 8011a1c:	d017      	beq.n	8011a4e <__ieee754_atan2f+0xf2>
 8011a1e:	2c00      	cmp	r4, #0
 8011a20:	d0af      	beq.n	8011982 <__ieee754_atan2f+0x26>
 8011a22:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8011a88 <__ieee754_atan2f+0x12c>
 8011a26:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011a2a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8011a8c <__ieee754_atan2f+0x130>
 8011a2e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011a32:	e7a6      	b.n	8011982 <__ieee754_atan2f+0x26>
 8011a34:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8011a7c <__ieee754_atan2f+0x120>
 8011a38:	e7ed      	b.n	8011a16 <__ieee754_atan2f+0xba>
 8011a3a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8011a90 <__ieee754_atan2f+0x134>
 8011a3e:	e7ea      	b.n	8011a16 <__ieee754_atan2f+0xba>
 8011a40:	ee17 3a90 	vmov	r3, s15
 8011a44:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8011a48:	ee07 3a90 	vmov	s15, r3
 8011a4c:	e799      	b.n	8011982 <__ieee754_atan2f+0x26>
 8011a4e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8011a88 <__ieee754_atan2f+0x12c>
 8011a52:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011a56:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8011a8c <__ieee754_atan2f+0x130>
 8011a5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8011a5e:	e790      	b.n	8011982 <__ieee754_atan2f+0x26>
 8011a60:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8011a8c <__ieee754_atan2f+0x130>
 8011a64:	e78d      	b.n	8011982 <__ieee754_atan2f+0x26>
 8011a66:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8011a94 <__ieee754_atan2f+0x138>
 8011a6a:	e78a      	b.n	8011982 <__ieee754_atan2f+0x26>
 8011a6c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8011a90 <__ieee754_atan2f+0x134>
 8011a70:	e787      	b.n	8011982 <__ieee754_atan2f+0x26>
 8011a72:	bf00      	nop
 8011a74:	c0490fdb 	.word	0xc0490fdb
 8011a78:	bfc90fdb 	.word	0xbfc90fdb
 8011a7c:	3fc90fdb 	.word	0x3fc90fdb
 8011a80:	08011f74 	.word	0x08011f74
 8011a84:	08011f68 	.word	0x08011f68
 8011a88:	33bbbd2e 	.word	0x33bbbd2e
 8011a8c:	40490fdb 	.word	0x40490fdb
 8011a90:	00000000 	.word	0x00000000
 8011a94:	3f490fdb 	.word	0x3f490fdb

08011a98 <atanf>:
 8011a98:	b538      	push	{r3, r4, r5, lr}
 8011a9a:	ee10 5a10 	vmov	r5, s0
 8011a9e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8011aa2:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8011aa6:	eef0 7a40 	vmov.f32	s15, s0
 8011aaa:	d30f      	bcc.n	8011acc <atanf+0x34>
 8011aac:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8011ab0:	d904      	bls.n	8011abc <atanf+0x24>
 8011ab2:	ee70 7a00 	vadd.f32	s15, s0, s0
 8011ab6:	eeb0 0a67 	vmov.f32	s0, s15
 8011aba:	bd38      	pop	{r3, r4, r5, pc}
 8011abc:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8011bf4 <atanf+0x15c>
 8011ac0:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8011bf8 <atanf+0x160>
 8011ac4:	2d00      	cmp	r5, #0
 8011ac6:	fe77 7a27 	vselgt.f32	s15, s14, s15
 8011aca:	e7f4      	b.n	8011ab6 <atanf+0x1e>
 8011acc:	4b4b      	ldr	r3, [pc, #300]	@ (8011bfc <atanf+0x164>)
 8011ace:	429c      	cmp	r4, r3
 8011ad0:	d810      	bhi.n	8011af4 <atanf+0x5c>
 8011ad2:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8011ad6:	d20a      	bcs.n	8011aee <atanf+0x56>
 8011ad8:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8011c00 <atanf+0x168>
 8011adc:	ee30 7a07 	vadd.f32	s14, s0, s14
 8011ae0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011ae4:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8011ae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011aec:	dce3      	bgt.n	8011ab6 <atanf+0x1e>
 8011aee:	f04f 33ff 	mov.w	r3, #4294967295
 8011af2:	e013      	b.n	8011b1c <atanf+0x84>
 8011af4:	f7ff fc92 	bl	801141c <fabsf>
 8011af8:	4b42      	ldr	r3, [pc, #264]	@ (8011c04 <atanf+0x16c>)
 8011afa:	429c      	cmp	r4, r3
 8011afc:	d84f      	bhi.n	8011b9e <atanf+0x106>
 8011afe:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8011b02:	429c      	cmp	r4, r3
 8011b04:	d841      	bhi.n	8011b8a <atanf+0xf2>
 8011b06:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8011b0a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8011b0e:	eea0 7a27 	vfma.f32	s14, s0, s15
 8011b12:	2300      	movs	r3, #0
 8011b14:	ee30 0a27 	vadd.f32	s0, s0, s15
 8011b18:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8011b1c:	1c5a      	adds	r2, r3, #1
 8011b1e:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8011b22:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8011c08 <atanf+0x170>
 8011b26:	eddf 5a39 	vldr	s11, [pc, #228]	@ 8011c0c <atanf+0x174>
 8011b2a:	ed9f 5a39 	vldr	s10, [pc, #228]	@ 8011c10 <atanf+0x178>
 8011b2e:	ee66 6a06 	vmul.f32	s13, s12, s12
 8011b32:	eee6 5a87 	vfma.f32	s11, s13, s14
 8011b36:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8011c14 <atanf+0x17c>
 8011b3a:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8011b3e:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8011c18 <atanf+0x180>
 8011b42:	eee7 5a26 	vfma.f32	s11, s14, s13
 8011b46:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8011c1c <atanf+0x184>
 8011b4a:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8011b4e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8011c20 <atanf+0x188>
 8011b52:	eee7 5a26 	vfma.f32	s11, s14, s13
 8011b56:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8011c24 <atanf+0x18c>
 8011b5a:	eea6 5a87 	vfma.f32	s10, s13, s14
 8011b5e:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8011c28 <atanf+0x190>
 8011b62:	eea5 7a26 	vfma.f32	s14, s10, s13
 8011b66:	ed9f 5a31 	vldr	s10, [pc, #196]	@ 8011c2c <atanf+0x194>
 8011b6a:	eea7 5a26 	vfma.f32	s10, s14, s13
 8011b6e:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8011c30 <atanf+0x198>
 8011b72:	eea5 7a26 	vfma.f32	s14, s10, s13
 8011b76:	ee27 7a26 	vmul.f32	s14, s14, s13
 8011b7a:	eea5 7a86 	vfma.f32	s14, s11, s12
 8011b7e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8011b82:	d121      	bne.n	8011bc8 <atanf+0x130>
 8011b84:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011b88:	e795      	b.n	8011ab6 <atanf+0x1e>
 8011b8a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8011b8e:	ee30 7a67 	vsub.f32	s14, s0, s15
 8011b92:	ee30 0a27 	vadd.f32	s0, s0, s15
 8011b96:	2301      	movs	r3, #1
 8011b98:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8011b9c:	e7be      	b.n	8011b1c <atanf+0x84>
 8011b9e:	4b25      	ldr	r3, [pc, #148]	@ (8011c34 <atanf+0x19c>)
 8011ba0:	429c      	cmp	r4, r3
 8011ba2:	d80b      	bhi.n	8011bbc <atanf+0x124>
 8011ba4:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8011ba8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011bac:	eea0 7a27 	vfma.f32	s14, s0, s15
 8011bb0:	2302      	movs	r3, #2
 8011bb2:	ee70 6a67 	vsub.f32	s13, s0, s15
 8011bb6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011bba:	e7af      	b.n	8011b1c <atanf+0x84>
 8011bbc:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8011bc0:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8011bc4:	2303      	movs	r3, #3
 8011bc6:	e7a9      	b.n	8011b1c <atanf+0x84>
 8011bc8:	4a1b      	ldr	r2, [pc, #108]	@ (8011c38 <atanf+0x1a0>)
 8011bca:	491c      	ldr	r1, [pc, #112]	@ (8011c3c <atanf+0x1a4>)
 8011bcc:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8011bd0:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8011bd4:	edd3 6a00 	vldr	s13, [r3]
 8011bd8:	ee37 7a66 	vsub.f32	s14, s14, s13
 8011bdc:	2d00      	cmp	r5, #0
 8011bde:	ee37 7a67 	vsub.f32	s14, s14, s15
 8011be2:	edd2 7a00 	vldr	s15, [r2]
 8011be6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011bea:	bfb8      	it	lt
 8011bec:	eef1 7a67 	vneglt.f32	s15, s15
 8011bf0:	e761      	b.n	8011ab6 <atanf+0x1e>
 8011bf2:	bf00      	nop
 8011bf4:	bfc90fdb 	.word	0xbfc90fdb
 8011bf8:	3fc90fdb 	.word	0x3fc90fdb
 8011bfc:	3edfffff 	.word	0x3edfffff
 8011c00:	7149f2ca 	.word	0x7149f2ca
 8011c04:	3f97ffff 	.word	0x3f97ffff
 8011c08:	3c8569d7 	.word	0x3c8569d7
 8011c0c:	3d4bda59 	.word	0x3d4bda59
 8011c10:	bd6ef16b 	.word	0xbd6ef16b
 8011c14:	3d886b35 	.word	0x3d886b35
 8011c18:	3dba2e6e 	.word	0x3dba2e6e
 8011c1c:	3e124925 	.word	0x3e124925
 8011c20:	3eaaaaab 	.word	0x3eaaaaab
 8011c24:	bd15a221 	.word	0xbd15a221
 8011c28:	bd9d8795 	.word	0xbd9d8795
 8011c2c:	bde38e38 	.word	0xbde38e38
 8011c30:	be4ccccd 	.word	0xbe4ccccd
 8011c34:	401bffff 	.word	0x401bffff
 8011c38:	08011f90 	.word	0x08011f90
 8011c3c:	08011f80 	.word	0x08011f80

08011c40 <__ieee754_sqrtf>:
 8011c40:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8011c44:	4770      	bx	lr
	...

08011c48 <_init>:
 8011c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011c4a:	bf00      	nop
 8011c4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011c4e:	bc08      	pop	{r3}
 8011c50:	469e      	mov	lr, r3
 8011c52:	4770      	bx	lr

08011c54 <_fini>:
 8011c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011c56:	bf00      	nop
 8011c58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011c5a:	bc08      	pop	{r3}
 8011c5c:	469e      	mov	lr, r3
 8011c5e:	4770      	bx	lr
