0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/DELL/full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v,1688714011,verilog,,C:/Users/DELL/lab10_adders/lab10_adders.srcs/sources_1/new/Top_Module.v,,Four_bit_Adder,,,,,,,,
C:/Users/DELL/lab10_adders/lab10_adders.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/DELL/lab10_adders/lab10_adders.srcs/sim_1/new/tb_uniadder.v,1688726452,verilog,,,,tb_uniadder,,,,,,,,
C:/Users/DELL/lab10_adders/lab10_adders.srcs/sources_1/new/Top_Module.v,1688725823,verilog,,C:/Users/DELL/lab10_adders/lab10_adders.srcs/sources_1/new/two_1_MUX.v,,Top_Module,,,,,,,,
C:/Users/DELL/lab10_adders/lab10_adders.srcs/sources_1/new/two_1_MUX.v,1688725190,verilog,,C:/Users/DELL/lab10_adders/lab10_adders.srcs/sources_1/new/uniform_adder.v,,two_1_MUX,,,,,,,,
C:/Users/DELL/lab10_adders/lab10_adders.srcs/sources_1/new/uniform_adder.v,1688725547,verilog,,C:/Users/DELL/lab10_adders/lab10_adders.srcs/sim_1/new/tb_uniadder.v,,uniform_adder,,,,,,,,
