// Format of the config: there are 3 fields, fields are separated with white
// spaces/tabs.
//  1: Keyword field. Every config line must start with "set" (without the
//      quotation)
//  2: Parameter name field. If this field is a string (quoted by ""),
//      it's parameter for ARM core.
//     Otherwise it's parameter for this wrapper.
//  3: Parameter value field. This field can be integer (Dec/Hex format),
//      bool (true, false), or string (quoted with "").

set SHOW_TLM                false          // Show transaction
set ENABLE_TRACE            true           // Enable CPU trace from ARM FastModel
//set TRACE_PLUGIN            "/home/STools/ARM/FastModels_8-2-066_Linux/FastModelsPortfolio_8.2/plugins/Linux64_GCC-4.1/TarmacTrace.so"
set ARM_TYPE                "A12MPx1"
set ARM_FM_FREQ             100000000
//set ARM_FM_QUANTUM          100000

//set "Core.CFGADDRFILTENNS"          true        // enable non-secure access to gic_400
//set "Core.CFGADDRFILTSTARTNS"       0x18080000  // set gic_400 non-secure access start address
//set "Core.CFGADDRFILTENDNS"         0x1808ffff  // set gic_400 non-secure access end address
//set "Core.CFGADDRFILTENS"           true        // enable secure access to gic_400
//set "Core.CFGADDRFILTSTARTS"        0x18080000  // set gic_400 secure access start address
//set "Core.CFGADDRFILTENDS"          0x1808ffff  // set gic_400 secure access end address 
set "Core.cpu0.l1_icache-size"      0x8000      // l1 icache 32KB
set "Core.cpu0.semihosting-enable"  false       // ARM semi-hosting, set to false
set "Core.l1_dcache-state_modelled" true        // l1 dcache behavior
set "Core.l1_icache-state_modelled" true        // l1 icache behavior
set "Core.l2_cache-size"            0x80000     // l2 cache 512KB
set "Core.l2_cache-state_modelled"  true        // l2 cache behavior
set "Core.cpu0.VINITHI" true
set "gic_400.NUM_CPUS"              1           // gic CPU number
set "gic_400.NUM_SPIS"              96          // gic spi number
set "TRACE.TarmacTrace.trace-inst-stem"     "Core.cpu0"   // trace cpu0, A12MPx1 only has cpu0
set "TRACE.TarmacTrace.trace-file"          "scputrace"   // Trace file name
set "TRACE.TarmacTrace.trace-file-per-comp"  true         // Separate trace file for cpus
