HI._. ðŸ‘‹
<!-- Verilog Badge -->
<a href="https://github.com/migrell?tab=repositories&q=verilog">
  <img src="https://img.shields.io/badge/VERILOG-FADADD?style=flat-square" />
</a>

<!-- Python Badge -->
<a href="https://github.com/migrell?tab=repositories&q=python">
  <img src="https://img.shields.io/badge/PYTHON-B5EAD7?style=flat-square" />
</a>

<!-- C Badge -->
<a href="https://github.com/migrell?tab=repositories&q=c">
  <img src="https://img.shields.io/badge/C-C7CEEA?style=flat-square" />
</a>

<!-- SystemVerilog Badge -->
<a href="https://github.com/migrell?tab=repositories&q=systemverilog">
  <img src="https://img.shields.io/badge/SystemVerilog-E2F0CB?style=flat-square" />
</a>














