// Seed: 3135132503
module module_0 (
    output wand id_0,
    input uwire id_1,
    input tri id_2,
    output supply0 id_3
);
  tri1 id_5;
  assign id_3 = ~-1'b0;
  assign id_0 = 1;
  parameter id_6 = id_2 - id_2 & "" & 1 && {(1) ^ id_5, id_2};
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    input supply0 id_2,
    output tri id_3,
    input wor id_4,
    input tri0 id_5,
    input uwire id_6,
    input wand id_7,
    output logic id_8
);
  wire id_10;
  always_ff if (1) if ("") id_8 <= 1;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_4,
      id_3
  );
endmodule
