

================================================================
== Vivado HLS Report for 'infer'
================================================================
* Date:           Fri Mar 28 13:00:08 2025

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lstm_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.514|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16738|  16738|  16738|  16738|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- memset_gate_f  |     31|     31|         1|          -|          -|    32|    no    |
        |- memset_gate_i  |     31|     31|         1|          -|          -|    32|    no    |
        |- memset_gate_o  |     31|     31|         1|          -|          -|    32|    no    |
        |- memset_stat_C  |     31|     31|         1|          -|          -|    32|    no    |
        |- memset_C_t     |     31|     31|         1|          -|          -|    32|    no    |
        |- memset_h_t     |     31|     31|         1|          -|          -|    32|    no    |
        |- Loop 7         |  16496|  16496|      2062|          -|          -|     8|    no    |
        | + Loop 7.1      |     80|     80|         2|          2|          2|    40|    yes   |
        | + Loop 7.2      |     22|     22|         8|          1|          1|    16|    yes   |
        | + Loop 7.3      |     60|     60|        31|          2|          2|    16|    yes   |
        | + Loop 7.4      |     22|     22|         8|          1|          1|    16|    yes   |
        | + Loop 7.5      |     60|     60|        31|          2|          2|    16|    yes   |
        | + Loop 7.6      |     22|     22|         8|          1|          1|    16|    yes   |
        | + Loop 7.7      |     91|     91|        62|          2|          2|    16|    yes   |
        | + Loop 7.8      |     22|     22|         8|          1|          1|    16|    yes   |
        | + Loop 7.9      |     60|     60|        31|          2|          2|    16|    yes   |
        | + Loop 7.10     |     19|     19|         5|          1|          1|    16|    yes   |
        | + Loop 7.11     |     19|     19|         5|          1|          1|    16|    yes   |
        | + Loop 7.12     |     22|     22|         8|          1|          1|    16|    yes   |
        | + Loop 7.13     |     91|     91|        62|          2|          2|    16|    yes   |
        | + Loop 7.14     |     19|     19|         5|          1|          1|    16|    yes   |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 8
  * Pipeline-2: initiation interval (II) = 2, depth = 31
  * Pipeline-3: initiation interval (II) = 1, depth = 8
  * Pipeline-4: initiation interval (II) = 2, depth = 31
  * Pipeline-5: initiation interval (II) = 1, depth = 8
  * Pipeline-6: initiation interval (II) = 2, depth = 62
  * Pipeline-7: initiation interval (II) = 1, depth = 8
  * Pipeline-8: initiation interval (II) = 2, depth = 31
  * Pipeline-9: initiation interval (II) = 1, depth = 5
  * Pipeline-10: initiation interval (II) = 1, depth = 5
  * Pipeline-11: initiation interval (II) = 1, depth = 8
  * Pipeline-12: initiation interval (II) = 2, depth = 62
  * Pipeline-13: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 306
* Pipeline : 14
  Pipeline-0 : II = 2, D = 2, States = { 9 10 }
  Pipeline-1 : II = 1, D = 8, States = { 13 14 15 16 17 18 19 20 }
  Pipeline-2 : II = 2, D = 31, States = { 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 }
  Pipeline-3 : II = 1, D = 8, States = { 55 56 57 58 59 60 61 62 }
  Pipeline-4 : II = 2, D = 31, States = { 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 }
  Pipeline-5 : II = 1, D = 8, States = { 97 98 99 100 101 102 103 104 }
  Pipeline-6 : II = 2, D = 62, States = { 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 }
  Pipeline-7 : II = 1, D = 8, States = { 170 171 172 173 174 175 176 177 }
  Pipeline-8 : II = 2, D = 31, States = { 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 }
  Pipeline-9 : II = 1, D = 5, States = { 211 212 213 214 215 }
  Pipeline-10 : II = 1, D = 5, States = { 217 218 219 220 221 }
  Pipeline-11 : II = 1, D = 8, States = { 223 224 225 226 227 228 229 230 }
  Pipeline-12 : II = 2, D = 62, States = { 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 }
  Pipeline-13 : II = 1, D = 5, States = { 295 296 297 298 299 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_7_i)
	3  / (tmp_7_i)
3 --> 
	3  / (!tmp_9_i)
	4  / (tmp_9_i)
4 --> 
	4  / (!tmp_1_i)
	5  / (tmp_1_i)
5 --> 
	5  / (!tmp_3_i)
	6  / (tmp_3_i)
6 --> 
	6  / (!tmp_5_i)
	7  / (tmp_5_i)
7 --> 
	7  / (!tmp_i)
	8  / (tmp_i)
8 --> 
	301  / (exitcond_i)
	9  / (!exitcond_i)
9 --> 
	11  / (exitcond_i_i)
	10  / (!exitcond_i_i)
10 --> 
	9  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	21  / (exitcond10_i)
	14  / (!exitcond10_i)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	13  / true
21 --> 
	22  / true
22 --> 
	53  / (exitcond_i1_i)
	23  / (!exitcond_i1_i)
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	22  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	63  / (exitcond9_i)
	56  / (!exitcond9_i)
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	55  / true
63 --> 
	64  / true
64 --> 
	95  / (exitcond_i2_i)
	65  / (!exitcond_i2_i)
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	64  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	105  / (exitcond8_i)
	98  / (!exitcond8_i)
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	97  / true
105 --> 
	106  / true
106 --> 
	168  / (exitcond_i3_i)
	107  / (!exitcond_i3_i)
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	106  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	178  / (exitcond7_i)
	171  / (!exitcond7_i)
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	170  / true
178 --> 
	179  / true
179 --> 
	210  / (exitcond_i4_i)
	180  / (!exitcond_i4_i)
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	179  / true
210 --> 
	211  / true
211 --> 
	216  / (exitcond_i5_i)
	212  / (!exitcond_i5_i)
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	211  / true
216 --> 
	217  / true
217 --> 
	222  / (exitcond_i6_i)
	218  / (!exitcond_i6_i)
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	217  / true
222 --> 
	223  / true
223 --> 
	231  / (exitcond6_i)
	224  / (!exitcond6_i)
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	223  / true
231 --> 
	232  / true
232 --> 
	294  / (exitcond_i7_i)
	233  / (!exitcond_i7_i)
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / true
260 --> 
	261  / true
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	264  / true
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	267  / true
267 --> 
	268  / true
268 --> 
	269  / true
269 --> 
	270  / true
270 --> 
	271  / true
271 --> 
	272  / true
272 --> 
	273  / true
273 --> 
	274  / true
274 --> 
	275  / true
275 --> 
	276  / true
276 --> 
	277  / true
277 --> 
	278  / true
278 --> 
	279  / true
279 --> 
	280  / true
280 --> 
	281  / true
281 --> 
	282  / true
282 --> 
	283  / true
283 --> 
	284  / true
284 --> 
	285  / true
285 --> 
	286  / true
286 --> 
	287  / true
287 --> 
	288  / true
288 --> 
	289  / true
289 --> 
	290  / true
290 --> 
	291  / true
291 --> 
	292  / true
292 --> 
	293  / true
293 --> 
	232  / true
294 --> 
	295  / true
295 --> 
	300  / (exitcond_i8_i)
	296  / (!exitcond_i8_i)
296 --> 
	297  / true
297 --> 
	298  / true
298 --> 
	299  / true
299 --> 
	295  / true
300 --> 
	8  / true
301 --> 
	302  / true
302 --> 
	303  / true
303 --> 
	304  / true
304 --> 
	305  / true
305 --> 
	306  / true
306 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%gate_f_0 = alloca [16 x float], align 4" [lstm_hls/rnn.cpp:127]   --->   Operation 307 'alloca' 'gate_f_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%gate_f_1 = alloca [16 x float], align 4" [lstm_hls/rnn.cpp:127]   --->   Operation 308 'alloca' 'gate_f_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%gate_i_0 = alloca [16 x float], align 4" [lstm_hls/rnn.cpp:128]   --->   Operation 309 'alloca' 'gate_i_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%gate_i_1 = alloca [16 x float], align 4" [lstm_hls/rnn.cpp:128]   --->   Operation 310 'alloca' 'gate_i_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%gate_o_0 = alloca [16 x float], align 4" [lstm_hls/rnn.cpp:129]   --->   Operation 311 'alloca' 'gate_o_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%gate_o_1 = alloca [16 x float], align 4" [lstm_hls/rnn.cpp:129]   --->   Operation 312 'alloca' 'gate_o_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%stat_C_0 = alloca [16 x float], align 4" [lstm_hls/rnn.cpp:130]   --->   Operation 313 'alloca' 'stat_C_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%stat_C_1 = alloca [16 x float], align 4" [lstm_hls/rnn.cpp:130]   --->   Operation 314 'alloca' 'stat_C_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%C_t_0 = alloca [16 x float], align 4" [lstm_hls/rnn.cpp:131]   --->   Operation 315 'alloca' 'C_t_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%C_t_1 = alloca [16 x float], align 4" [lstm_hls/rnn.cpp:131]   --->   Operation 316 'alloca' 'C_t_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%h_t_0 = alloca [16 x float], align 4" [lstm_hls/rnn.cpp:132]   --->   Operation 317 'alloca' 'h_t_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%h_t_1 = alloca [16 x float], align 4" [lstm_hls/rnn.cpp:132]   --->   Operation 318 'alloca' 'h_t_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%vec_i_0 = alloca [20 x float], align 4" [lstm_hls/rnn.cpp:134]   --->   Operation 319 'alloca' 'vec_i_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%vec_i_1 = alloca [20 x float], align 4" [lstm_hls/rnn.cpp:134]   --->   Operation 320 'alloca' 'vec_i_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%vec_tmp_0 = alloca [16 x float], align 4" [lstm_hls/rnn.cpp:135]   --->   Operation 321 'alloca' 'vec_tmp_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%vec_tmp_1 = alloca [16 x float], align 4" [lstm_hls/rnn.cpp:135]   --->   Operation 322 'alloca' 'vec_tmp_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 323 [1/1] (1.76ns)   --->   "br label %meminst.i"   --->   Operation 323 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.35>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%invdar_i = phi i5 [ 0, %entry ], [ %indvarinc_i, %meminst73.i ]" [lstm_hls/rnn.cpp:127]   --->   Operation 324 'phi' 'invdar_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (1.78ns)   --->   "%indvarinc_i = add i5 1, %invdar_i" [lstm_hls/rnn.cpp:127]   --->   Operation 325 'add' 'indvarinc_i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%tmp = trunc i5 %invdar_i to i1" [lstm_hls/rnn.cpp:127]   --->   Operation 326 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%newIndex_i = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %invdar_i, i32 1, i32 4)" [lstm_hls/rnn.cpp:127]   --->   Operation 327 'partselect' 'newIndex_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%newIndex1_i = zext i4 %newIndex_i to i64" [lstm_hls/rnn.cpp:127]   --->   Operation 328 'zext' 'newIndex1_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%gate_f_0_addr = getelementptr [16 x float]* %gate_f_0, i64 0, i64 %newIndex1_i" [lstm_hls/rnn.cpp:127]   --->   Operation 329 'getelementptr' 'gate_f_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%gate_f_1_addr = getelementptr [16 x float]* %gate_f_1, i64 0, i64 %newIndex1_i" [lstm_hls/rnn.cpp:127]   --->   Operation 330 'getelementptr' 'gate_f_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "br i1 %tmp, label %branch1.i, label %branch0.i" [lstm_hls/rnn.cpp:127]   --->   Operation 331 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %gate_f_0_addr, align 4" [lstm_hls/rnn.cpp:127]   --->   Operation 332 'store' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "br label %meminst73.i" [lstm_hls/rnn.cpp:127]   --->   Operation 333 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %gate_f_1_addr, align 4" [lstm_hls/rnn.cpp:127]   --->   Operation 334 'store' <Predicate = (tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "br label %meminst73.i" [lstm_hls/rnn.cpp:127]   --->   Operation 335 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (1.36ns)   --->   "%tmp_7_i = icmp eq i5 %invdar_i, -1" [lstm_hls/rnn.cpp:127]   --->   Operation 336 'icmp' 'tmp_7_i' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_gate_f_str) nounwind"   --->   Operation 337 'specloopname' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 338 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "br i1 %tmp_7_i, label %meminst1.i.preheader, label %meminst.i" [lstm_hls/rnn.cpp:127]   --->   Operation 339 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (1.76ns)   --->   "br label %meminst1.i" [lstm_hls/rnn.cpp:128]   --->   Operation 340 'br' <Predicate = (tmp_7_i)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.35>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%invdar2_i = phi i5 [ %indvarinc3_i, %meminst1120.i ], [ 0, %meminst1.i.preheader ]" [lstm_hls/rnn.cpp:128]   --->   Operation 341 'phi' 'invdar2_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (1.78ns)   --->   "%indvarinc3_i = add i5 1, %invdar2_i" [lstm_hls/rnn.cpp:128]   --->   Operation 342 'add' 'indvarinc3_i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i5 %invdar2_i to i1" [lstm_hls/rnn.cpp:128]   --->   Operation 343 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%newIndex2_i = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %invdar2_i, i32 1, i32 4)" [lstm_hls/rnn.cpp:128]   --->   Operation 344 'partselect' 'newIndex2_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%newIndex3_i = zext i4 %newIndex2_i to i64" [lstm_hls/rnn.cpp:128]   --->   Operation 345 'zext' 'newIndex3_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%gate_i_0_addr = getelementptr [16 x float]* %gate_i_0, i64 0, i64 %newIndex3_i" [lstm_hls/rnn.cpp:128]   --->   Operation 346 'getelementptr' 'gate_i_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%gate_i_1_addr = getelementptr [16 x float]* %gate_i_1, i64 0, i64 %newIndex3_i" [lstm_hls/rnn.cpp:128]   --->   Operation 347 'getelementptr' 'gate_i_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %branch3.i, label %branch2.i" [lstm_hls/rnn.cpp:128]   --->   Operation 348 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %gate_i_0_addr, align 4" [lstm_hls/rnn.cpp:128]   --->   Operation 349 'store' <Predicate = (!tmp_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "br label %meminst1120.i" [lstm_hls/rnn.cpp:128]   --->   Operation 350 'br' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %gate_i_1_addr, align 4" [lstm_hls/rnn.cpp:128]   --->   Operation 351 'store' <Predicate = (tmp_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "br label %meminst1120.i" [lstm_hls/rnn.cpp:128]   --->   Operation 352 'br' <Predicate = (tmp_1)> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (1.36ns)   --->   "%tmp_9_i = icmp eq i5 %invdar2_i, -1" [lstm_hls/rnn.cpp:128]   --->   Operation 353 'icmp' 'tmp_9_i' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_gate_i_str) nounwind"   --->   Operation 354 'specloopname' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 355 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "br i1 %tmp_9_i, label %meminst4.i.preheader, label %meminst1.i" [lstm_hls/rnn.cpp:128]   --->   Operation 356 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (1.76ns)   --->   "br label %meminst4.i" [lstm_hls/rnn.cpp:129]   --->   Operation 357 'br' <Predicate = (tmp_9_i)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.35>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%invdar5_i = phi i5 [ %indvarinc6_i, %meminst4214.i ], [ 0, %meminst4.i.preheader ]" [lstm_hls/rnn.cpp:129]   --->   Operation 358 'phi' 'invdar5_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 359 [1/1] (1.78ns)   --->   "%indvarinc6_i = add i5 1, %invdar5_i" [lstm_hls/rnn.cpp:129]   --->   Operation 359 'add' 'indvarinc6_i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i5 %invdar5_i to i1" [lstm_hls/rnn.cpp:129]   --->   Operation 360 'trunc' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 361 [1/1] (0.00ns)   --->   "%newIndex4_i = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %invdar5_i, i32 1, i32 4)" [lstm_hls/rnn.cpp:129]   --->   Operation 361 'partselect' 'newIndex4_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 362 [1/1] (0.00ns)   --->   "%newIndex5_i = zext i4 %newIndex4_i to i64" [lstm_hls/rnn.cpp:129]   --->   Operation 362 'zext' 'newIndex5_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 363 [1/1] (0.00ns)   --->   "%gate_o_0_addr = getelementptr [16 x float]* %gate_o_0, i64 0, i64 %newIndex5_i" [lstm_hls/rnn.cpp:129]   --->   Operation 363 'getelementptr' 'gate_o_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "%gate_o_1_addr = getelementptr [16 x float]* %gate_o_1, i64 0, i64 %newIndex5_i" [lstm_hls/rnn.cpp:129]   --->   Operation 364 'getelementptr' 'gate_o_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %branch7.i, label %branch6.i" [lstm_hls/rnn.cpp:129]   --->   Operation 365 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 366 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %gate_o_0_addr, align 4" [lstm_hls/rnn.cpp:129]   --->   Operation 366 'store' <Predicate = (!tmp_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "br label %meminst4214.i" [lstm_hls/rnn.cpp:129]   --->   Operation 367 'br' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_4 : Operation 368 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %gate_o_1_addr, align 4" [lstm_hls/rnn.cpp:129]   --->   Operation 368 'store' <Predicate = (tmp_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "br label %meminst4214.i" [lstm_hls/rnn.cpp:129]   --->   Operation 369 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_4 : Operation 370 [1/1] (1.36ns)   --->   "%tmp_1_i = icmp eq i5 %invdar5_i, -1" [lstm_hls/rnn.cpp:129]   --->   Operation 370 'icmp' 'tmp_1_i' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_gate_o_str) nounwind"   --->   Operation 371 'specloopname' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 372 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 372 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 373 [1/1] (0.00ns)   --->   "br i1 %tmp_1_i, label %meminst7.i.preheader, label %meminst4.i" [lstm_hls/rnn.cpp:129]   --->   Operation 373 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 374 [1/1] (1.76ns)   --->   "br label %meminst7.i" [lstm_hls/rnn.cpp:130]   --->   Operation 374 'br' <Predicate = (tmp_1_i)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.35>
ST_5 : Operation 375 [1/1] (0.00ns)   --->   "%invdar8_i = phi i5 [ %indvarinc9_i, %meminst7167.i ], [ 0, %meminst7.i.preheader ]" [lstm_hls/rnn.cpp:130]   --->   Operation 375 'phi' 'invdar8_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 376 [1/1] (1.78ns)   --->   "%indvarinc9_i = add i5 1, %invdar8_i" [lstm_hls/rnn.cpp:130]   --->   Operation 376 'add' 'indvarinc9_i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i5 %invdar8_i to i1" [lstm_hls/rnn.cpp:130]   --->   Operation 377 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 378 [1/1] (0.00ns)   --->   "%newIndex6_i = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %invdar8_i, i32 1, i32 4)" [lstm_hls/rnn.cpp:130]   --->   Operation 378 'partselect' 'newIndex6_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 379 [1/1] (0.00ns)   --->   "%newIndex7_i = zext i4 %newIndex6_i to i64" [lstm_hls/rnn.cpp:130]   --->   Operation 379 'zext' 'newIndex7_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 380 [1/1] (0.00ns)   --->   "%stat_C_0_addr = getelementptr [16 x float]* %stat_C_0, i64 0, i64 %newIndex7_i" [lstm_hls/rnn.cpp:130]   --->   Operation 380 'getelementptr' 'stat_C_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 381 [1/1] (0.00ns)   --->   "%stat_C_1_addr = getelementptr [16 x float]* %stat_C_1, i64 0, i64 %newIndex7_i" [lstm_hls/rnn.cpp:130]   --->   Operation 381 'getelementptr' 'stat_C_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 382 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %branch5.i, label %branch4.i" [lstm_hls/rnn.cpp:130]   --->   Operation 382 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 383 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %stat_C_0_addr, align 4" [lstm_hls/rnn.cpp:130]   --->   Operation 383 'store' <Predicate = (!tmp_3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 384 [1/1] (0.00ns)   --->   "br label %meminst7167.i" [lstm_hls/rnn.cpp:130]   --->   Operation 384 'br' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_5 : Operation 385 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %stat_C_1_addr, align 4" [lstm_hls/rnn.cpp:130]   --->   Operation 385 'store' <Predicate = (tmp_3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 386 [1/1] (0.00ns)   --->   "br label %meminst7167.i" [lstm_hls/rnn.cpp:130]   --->   Operation 386 'br' <Predicate = (tmp_3)> <Delay = 0.00>
ST_5 : Operation 387 [1/1] (1.36ns)   --->   "%tmp_3_i = icmp eq i5 %invdar8_i, -1" [lstm_hls/rnn.cpp:130]   --->   Operation 387 'icmp' 'tmp_3_i' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 388 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_stat_C_str) nounwind"   --->   Operation 388 'specloopname' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 389 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 390 [1/1] (0.00ns)   --->   "br i1 %tmp_3_i, label %meminst10.i.preheader, label %meminst7.i" [lstm_hls/rnn.cpp:130]   --->   Operation 390 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 391 [1/1] (1.76ns)   --->   "br label %meminst10.i" [lstm_hls/rnn.cpp:131]   --->   Operation 391 'br' <Predicate = (tmp_3_i)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 2.35>
ST_6 : Operation 392 [1/1] (0.00ns)   --->   "%invdar1_i = phi i5 [ %indvarinc1_i, %meminst10261.i ], [ 0, %meminst10.i.preheader ]" [lstm_hls/rnn.cpp:131]   --->   Operation 392 'phi' 'invdar1_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 393 [1/1] (1.78ns)   --->   "%indvarinc1_i = add i5 1, %invdar1_i" [lstm_hls/rnn.cpp:131]   --->   Operation 393 'add' 'indvarinc1_i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i5 %invdar1_i to i1" [lstm_hls/rnn.cpp:131]   --->   Operation 394 'trunc' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 395 [1/1] (0.00ns)   --->   "%newIndex8_i = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %invdar1_i, i32 1, i32 4)" [lstm_hls/rnn.cpp:131]   --->   Operation 395 'partselect' 'newIndex8_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 396 [1/1] (0.00ns)   --->   "%newIndex9_i = zext i4 %newIndex8_i to i64" [lstm_hls/rnn.cpp:131]   --->   Operation 396 'zext' 'newIndex9_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 397 [1/1] (0.00ns)   --->   "%C_t_0_addr = getelementptr [16 x float]* %C_t_0, i64 0, i64 %newIndex9_i" [lstm_hls/rnn.cpp:131]   --->   Operation 397 'getelementptr' 'C_t_0_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 398 [1/1] (0.00ns)   --->   "%C_t_1_addr = getelementptr [16 x float]* %C_t_1, i64 0, i64 %newIndex9_i" [lstm_hls/rnn.cpp:131]   --->   Operation 398 'getelementptr' 'C_t_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 399 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %branch9.i, label %branch8.i" [lstm_hls/rnn.cpp:131]   --->   Operation 399 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 400 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %C_t_0_addr, align 4" [lstm_hls/rnn.cpp:131]   --->   Operation 400 'store' <Predicate = (!tmp_4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 401 [1/1] (0.00ns)   --->   "br label %meminst10261.i" [lstm_hls/rnn.cpp:131]   --->   Operation 401 'br' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_6 : Operation 402 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %C_t_1_addr, align 4" [lstm_hls/rnn.cpp:131]   --->   Operation 402 'store' <Predicate = (tmp_4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 403 [1/1] (0.00ns)   --->   "br label %meminst10261.i" [lstm_hls/rnn.cpp:131]   --->   Operation 403 'br' <Predicate = (tmp_4)> <Delay = 0.00>
ST_6 : Operation 404 [1/1] (1.36ns)   --->   "%tmp_5_i = icmp eq i5 %invdar1_i, -1" [lstm_hls/rnn.cpp:131]   --->   Operation 404 'icmp' 'tmp_5_i' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 405 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopName([11 x i8]* @memset_C_t_str) nounwind"   --->   Operation 405 'specloopname' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 406 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 407 [1/1] (0.00ns)   --->   "br i1 %tmp_5_i, label %meminst13.i.preheader, label %meminst10.i" [lstm_hls/rnn.cpp:131]   --->   Operation 407 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 408 [1/1] (1.76ns)   --->   "br label %meminst13.i" [lstm_hls/rnn.cpp:132]   --->   Operation 408 'br' <Predicate = (tmp_5_i)> <Delay = 1.76>

State 7 <SV = 6> <Delay = 2.35>
ST_7 : Operation 409 [1/1] (0.00ns)   --->   "%invdar3_i = phi i5 [ %indvarinc2_i, %meminst13326.i ], [ 0, %meminst13.i.preheader ]" [lstm_hls/rnn.cpp:132]   --->   Operation 409 'phi' 'invdar3_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 410 [1/1] (1.78ns)   --->   "%indvarinc2_i = add i5 1, %invdar3_i" [lstm_hls/rnn.cpp:132]   --->   Operation 410 'add' 'indvarinc2_i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i5 %invdar3_i to i1" [lstm_hls/rnn.cpp:132]   --->   Operation 411 'trunc' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 412 [1/1] (0.00ns)   --->   "%newIndex10_i = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %invdar3_i, i32 1, i32 4)" [lstm_hls/rnn.cpp:132]   --->   Operation 412 'partselect' 'newIndex10_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 413 [1/1] (0.00ns)   --->   "%newIndex11_i = zext i4 %newIndex10_i to i64" [lstm_hls/rnn.cpp:132]   --->   Operation 413 'zext' 'newIndex11_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 414 [1/1] (0.00ns)   --->   "%h_t_0_addr = getelementptr [16 x float]* %h_t_0, i64 0, i64 %newIndex11_i" [lstm_hls/rnn.cpp:132]   --->   Operation 414 'getelementptr' 'h_t_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 415 [1/1] (0.00ns)   --->   "%h_t_1_addr = getelementptr [16 x float]* %h_t_1, i64 0, i64 %newIndex11_i" [lstm_hls/rnn.cpp:132]   --->   Operation 415 'getelementptr' 'h_t_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 416 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %branch13.i, label %branch12.i" [lstm_hls/rnn.cpp:132]   --->   Operation 416 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 417 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %h_t_0_addr, align 4" [lstm_hls/rnn.cpp:132]   --->   Operation 417 'store' <Predicate = (!tmp_5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 418 [1/1] (0.00ns)   --->   "br label %meminst13326.i" [lstm_hls/rnn.cpp:132]   --->   Operation 418 'br' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_7 : Operation 419 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %h_t_1_addr, align 4" [lstm_hls/rnn.cpp:132]   --->   Operation 419 'store' <Predicate = (tmp_5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 420 [1/1] (0.00ns)   --->   "br label %meminst13326.i" [lstm_hls/rnn.cpp:132]   --->   Operation 420 'br' <Predicate = (tmp_5)> <Delay = 0.00>
ST_7 : Operation 421 [1/1] (1.36ns)   --->   "%tmp_i = icmp eq i5 %invdar3_i, -1" [lstm_hls/rnn.cpp:132]   --->   Operation 421 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 422 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopName([11 x i8]* @memset_h_t_str) nounwind"   --->   Operation 422 'specloopname' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 423 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 423 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 424 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader.i.preheader, label %meminst13.i" [lstm_hls/rnn.cpp:132]   --->   Operation 424 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 425 [1/1] (1.76ns)   --->   "br label %.preheader.i" [lstm_hls/rnn.cpp:138]   --->   Operation 425 'br' <Predicate = (tmp_i)> <Delay = 1.76>

State 8 <SV = 7> <Delay = 2.29>
ST_8 : Operation 426 [1/1] (0.00ns)   --->   "%timestep_assign = phi i4 [ %i, %.preheader.i.loopexit ], [ 0, %.preheader.i.preheader ]"   --->   Operation 426 'phi' 'timestep_assign' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 427 [1/1] (1.30ns)   --->   "%exitcond_i = icmp eq i4 %timestep_assign, -8" [lstm_hls/rnn.cpp:138]   --->   Operation 427 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 428 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 428 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 429 [1/1] (1.73ns)   --->   "%i = add i4 %timestep_assign, 1" [lstm_hls/rnn.cpp:138]   --->   Operation 429 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 430 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %.exit, label %0" [lstm_hls/rnn.cpp:138]   --->   Operation 430 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i4 %timestep_assign to i3" [lstm_hls/rnn.cpp:138]   --->   Operation 431 'trunc' 'tmp_6' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_8 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_2_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_6, i3 0)" [lstm_hls/rnn.cpp:112->lstm_hls/rnn.cpp:140]   --->   Operation 432 'bitconcatenate' 'tmp_2_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_8 : Operation 433 [1/1] (1.76ns)   --->   "br label %1" [lstm_hls/rnn.cpp:109->lstm_hls/rnn.cpp:140]   --->   Operation 433 'br' <Predicate = (!exitcond_i)> <Delay = 1.76>
ST_8 : Operation 434 [2/2] (0.00ns)   --->   "%call_ret_i = call fastcc { float, float } @gemvm_out([16 x float]* %h_t_0, [16 x float]* %h_t_1)" [lstm_hls/rnn.cpp:176]   --->   Operation 434 'call' 'call_ret_i' <Predicate = (exitcond_i)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.07>
ST_9 : Operation 435 [1/1] (0.00ns)   --->   "%j_0_i_i = phi i6 [ 0, %0 ], [ %j, %6 ]"   --->   Operation 435 'phi' 'j_0_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 436 [1/1] (1.42ns)   --->   "%exitcond_i_i = icmp eq i6 %j_0_i_i, -24" [lstm_hls/rnn.cpp:109->lstm_hls/rnn.cpp:140]   --->   Operation 436 'icmp' 'exitcond_i_i' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 437 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40)"   --->   Operation 437 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 438 [1/1] (1.82ns)   --->   "%j = add i6 %j_0_i_i, 1" [lstm_hls/rnn.cpp:109->lstm_hls/rnn.cpp:140]   --->   Operation 438 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 439 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i, label %pack_input_state.exit.i, label %2" [lstm_hls/rnn.cpp:109->lstm_hls/rnn.cpp:140]   --->   Operation 439 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_i_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [lstm_hls/rnn.cpp:109->lstm_hls/rnn.cpp:140]   --->   Operation 440 'specregionbegin' 'tmp_i_55' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_9 : Operation 441 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [lstm_hls/rnn.cpp:110->lstm_hls/rnn.cpp:140]   --->   Operation 441 'specpipeline' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_9 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_7 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %j_0_i_i, i32 3, i32 5)" [lstm_hls/rnn.cpp:111->lstm_hls/rnn.cpp:140]   --->   Operation 442 'partselect' 'tmp_7' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_9 : Operation 443 [1/1] (1.13ns)   --->   "%icmp = icmp eq i3 %tmp_7, 0" [lstm_hls/rnn.cpp:111->lstm_hls/rnn.cpp:140]   --->   Operation 443 'icmp' 'icmp' <Predicate = (!exitcond_i_i)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 444 [1/1] (0.00ns)   --->   "br i1 %icmp, label %3, label %_ifconv" [lstm_hls/rnn.cpp:111->lstm_hls/rnn.cpp:140]   --->   Operation 444 'br' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_9 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i6 %j_0_i_i to i1" [lstm_hls/rnn.cpp:109->lstm_hls/rnn.cpp:140]   --->   Operation 445 'trunc' 'tmp_9' <Predicate = (!exitcond_i_i & !icmp)> <Delay = 0.00>
ST_9 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i6 %j_0_i_i to i5" [lstm_hls/rnn.cpp:114->lstm_hls/rnn.cpp:140]   --->   Operation 446 'trunc' 'tmp_10' <Predicate = (!exitcond_i_i & !icmp)> <Delay = 0.00>
ST_9 : Operation 447 [1/1] (1.78ns)   --->   "%tmp_11_cast_i = add i5 -8, %tmp_10" [lstm_hls/rnn.cpp:114->lstm_hls/rnn.cpp:140]   --->   Operation 447 'add' 'tmp_11_cast_i' <Predicate = (!exitcond_i_i & !icmp)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 448 [1/1] (0.00ns)   --->   "%newIndex14_i = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %tmp_11_cast_i, i32 1, i32 4)" [lstm_hls/rnn.cpp:114->lstm_hls/rnn.cpp:140]   --->   Operation 448 'partselect' 'newIndex14_i' <Predicate = (!exitcond_i_i & !icmp)> <Delay = 0.00>
ST_9 : Operation 449 [1/1] (0.00ns)   --->   "%newIndex15_i = zext i4 %newIndex14_i to i64" [lstm_hls/rnn.cpp:114->lstm_hls/rnn.cpp:140]   --->   Operation 449 'zext' 'newIndex15_i' <Predicate = (!exitcond_i_i & !icmp)> <Delay = 0.00>
ST_9 : Operation 450 [1/1] (0.00ns)   --->   "%h_t_0_addr_1 = getelementptr [16 x float]* %h_t_0, i64 0, i64 %newIndex15_i" [lstm_hls/rnn.cpp:114->lstm_hls/rnn.cpp:140]   --->   Operation 450 'getelementptr' 'h_t_0_addr_1' <Predicate = (!exitcond_i_i & !icmp)> <Delay = 0.00>
ST_9 : Operation 451 [1/1] (0.00ns)   --->   "%h_t_1_addr_1 = getelementptr [16 x float]* %h_t_1, i64 0, i64 %newIndex15_i" [lstm_hls/rnn.cpp:114->lstm_hls/rnn.cpp:140]   --->   Operation 451 'getelementptr' 'h_t_1_addr_1' <Predicate = (!exitcond_i_i & !icmp)> <Delay = 0.00>
ST_9 : Operation 452 [2/2] (2.32ns)   --->   "%h_t_1_load = load float* %h_t_1_addr_1, align 4" [lstm_hls/rnn.cpp:114->lstm_hls/rnn.cpp:140]   --->   Operation 452 'load' 'h_t_1_load' <Predicate = (!exitcond_i_i & !icmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 453 [2/2] (2.32ns)   --->   "%h_t_0_load = load float* %h_t_0_addr_1, align 4" [lstm_hls/rnn.cpp:114->lstm_hls/rnn.cpp:140]   --->   Operation 453 'load' 'h_t_0_load' <Predicate = (!exitcond_i_i & !icmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 454 [1/1] (0.00ns)   --->   "%newIndex20_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %j_0_i_i, i32 1, i32 5)" [lstm_hls/rnn.cpp:114->lstm_hls/rnn.cpp:140]   --->   Operation 454 'partselect' 'newIndex20_i' <Predicate = (!exitcond_i_i & !icmp)> <Delay = 0.00>
ST_9 : Operation 455 [1/1] (1.82ns)   --->   "%tmp_6_i = add i6 %tmp_2_i, %j_0_i_i" [lstm_hls/rnn.cpp:112->lstm_hls/rnn.cpp:140]   --->   Operation 455 'add' 'tmp_6_i' <Predicate = (!exitcond_i_i & icmp)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_8_i = zext i6 %tmp_6_i to i64" [lstm_hls/rnn.cpp:112->lstm_hls/rnn.cpp:140]   --->   Operation 456 'zext' 'tmp_8_i' <Predicate = (!exitcond_i_i & icmp)> <Delay = 0.00>
ST_9 : Operation 457 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [224 x float]* %input_r, i64 0, i64 %tmp_8_i" [lstm_hls/rnn.cpp:112->lstm_hls/rnn.cpp:140]   --->   Operation 457 'getelementptr' 'input_addr' <Predicate = (!exitcond_i_i & icmp)> <Delay = 0.00>
ST_9 : Operation 458 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lstm_hls/rnn.cpp:112->lstm_hls/rnn.cpp:140]   --->   Operation 458 'load' 'input_load' <Predicate = (!exitcond_i_i & icmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i6 %j_0_i_i to i1" [lstm_hls/rnn.cpp:112->lstm_hls/rnn.cpp:140]   --->   Operation 459 'trunc' 'tmp_8' <Predicate = (!exitcond_i_i & icmp)> <Delay = 0.00>
ST_9 : Operation 460 [1/1] (0.00ns)   --->   "%newIndex12_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %j_0_i_i, i32 1, i32 5)" [lstm_hls/rnn.cpp:112->lstm_hls/rnn.cpp:140]   --->   Operation 460 'partselect' 'newIndex12_i' <Predicate = (!exitcond_i_i & icmp)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.57>
ST_10 : Operation 461 [1/2] (2.32ns)   --->   "%h_t_1_load = load float* %h_t_1_addr_1, align 4" [lstm_hls/rnn.cpp:114->lstm_hls/rnn.cpp:140]   --->   Operation 461 'load' 'h_t_1_load' <Predicate = (!exitcond_i_i & !icmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 462 [1/2] (2.32ns)   --->   "%h_t_0_load = load float* %h_t_0_addr_1, align 4" [lstm_hls/rnn.cpp:114->lstm_hls/rnn.cpp:140]   --->   Operation 462 'load' 'h_t_0_load' <Predicate = (!exitcond_i_i & !icmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 463 [1/1] (0.69ns)   --->   "%h_t_load_phi_i = select i1 %tmp_9, float %h_t_1_load, float %h_t_0_load" [lstm_hls/rnn.cpp:114->lstm_hls/rnn.cpp:140]   --->   Operation 463 'select' 'h_t_load_phi_i' <Predicate = (!exitcond_i_i & !icmp)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 464 [1/1] (0.00ns)   --->   "%newIndex21_i = zext i5 %newIndex20_i to i64" [lstm_hls/rnn.cpp:114->lstm_hls/rnn.cpp:140]   --->   Operation 464 'zext' 'newIndex21_i' <Predicate = (!exitcond_i_i & !icmp)> <Delay = 0.00>
ST_10 : Operation 465 [1/1] (0.00ns)   --->   "%vec_i_0_addr_1 = getelementptr [20 x float]* %vec_i_0, i64 0, i64 %newIndex21_i" [lstm_hls/rnn.cpp:114->lstm_hls/rnn.cpp:140]   --->   Operation 465 'getelementptr' 'vec_i_0_addr_1' <Predicate = (!exitcond_i_i & !icmp)> <Delay = 0.00>
ST_10 : Operation 466 [1/1] (0.00ns)   --->   "%vec_i_1_addr_1 = getelementptr [20 x float]* %vec_i_1, i64 0, i64 %newIndex21_i" [lstm_hls/rnn.cpp:114->lstm_hls/rnn.cpp:140]   --->   Operation 466 'getelementptr' 'vec_i_1_addr_1' <Predicate = (!exitcond_i_i & !icmp)> <Delay = 0.00>
ST_10 : Operation 467 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %branch15.i, label %branch14.i" [lstm_hls/rnn.cpp:114->lstm_hls/rnn.cpp:140]   --->   Operation 467 'br' <Predicate = (!exitcond_i_i & !icmp)> <Delay = 0.00>
ST_10 : Operation 468 [1/1] (2.32ns)   --->   "store float %h_t_load_phi_i, float* %vec_i_0_addr_1, align 4" [lstm_hls/rnn.cpp:114->lstm_hls/rnn.cpp:140]   --->   Operation 468 'store' <Predicate = (!exitcond_i_i & !icmp & !tmp_9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 469 [1/1] (0.00ns)   --->   "br label %5" [lstm_hls/rnn.cpp:114->lstm_hls/rnn.cpp:140]   --->   Operation 469 'br' <Predicate = (!exitcond_i_i & !icmp & !tmp_9)> <Delay = 0.00>
ST_10 : Operation 470 [1/1] (2.32ns)   --->   "store float %h_t_load_phi_i, float* %vec_i_1_addr_1, align 4" [lstm_hls/rnn.cpp:114->lstm_hls/rnn.cpp:140]   --->   Operation 470 'store' <Predicate = (!exitcond_i_i & !icmp & tmp_9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 471 [1/1] (0.00ns)   --->   "br label %5" [lstm_hls/rnn.cpp:114->lstm_hls/rnn.cpp:140]   --->   Operation 471 'br' <Predicate = (!exitcond_i_i & !icmp & tmp_9)> <Delay = 0.00>
ST_10 : Operation 472 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 472 'br' <Predicate = (!exitcond_i_i & !icmp)> <Delay = 0.00>
ST_10 : Operation 473 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lstm_hls/rnn.cpp:112->lstm_hls/rnn.cpp:140]   --->   Operation 473 'load' 'input_load' <Predicate = (!exitcond_i_i & icmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 474 [1/1] (0.00ns)   --->   "%newIndex13_i = zext i5 %newIndex12_i to i64" [lstm_hls/rnn.cpp:112->lstm_hls/rnn.cpp:140]   --->   Operation 474 'zext' 'newIndex13_i' <Predicate = (!exitcond_i_i & icmp)> <Delay = 0.00>
ST_10 : Operation 475 [1/1] (0.00ns)   --->   "%vec_i_0_addr = getelementptr [20 x float]* %vec_i_0, i64 0, i64 %newIndex13_i" [lstm_hls/rnn.cpp:112->lstm_hls/rnn.cpp:140]   --->   Operation 475 'getelementptr' 'vec_i_0_addr' <Predicate = (!exitcond_i_i & icmp)> <Delay = 0.00>
ST_10 : Operation 476 [1/1] (0.00ns)   --->   "%vec_i_1_addr = getelementptr [20 x float]* %vec_i_1, i64 0, i64 %newIndex13_i" [lstm_hls/rnn.cpp:112->lstm_hls/rnn.cpp:140]   --->   Operation 476 'getelementptr' 'vec_i_1_addr' <Predicate = (!exitcond_i_i & icmp)> <Delay = 0.00>
ST_10 : Operation 477 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %branch17.i, label %branch16.i" [lstm_hls/rnn.cpp:112->lstm_hls/rnn.cpp:140]   --->   Operation 477 'br' <Predicate = (!exitcond_i_i & icmp)> <Delay = 0.00>
ST_10 : Operation 478 [1/1] (2.32ns)   --->   "store float %input_load, float* %vec_i_0_addr, align 4" [lstm_hls/rnn.cpp:112->lstm_hls/rnn.cpp:140]   --->   Operation 478 'store' <Predicate = (!exitcond_i_i & icmp & !tmp_8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 479 [1/1] (0.00ns)   --->   "br label %4" [lstm_hls/rnn.cpp:112->lstm_hls/rnn.cpp:140]   --->   Operation 479 'br' <Predicate = (!exitcond_i_i & icmp & !tmp_8)> <Delay = 0.00>
ST_10 : Operation 480 [1/1] (2.32ns)   --->   "store float %input_load, float* %vec_i_1_addr, align 4" [lstm_hls/rnn.cpp:112->lstm_hls/rnn.cpp:140]   --->   Operation 480 'store' <Predicate = (!exitcond_i_i & icmp & tmp_8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 481 [1/1] (0.00ns)   --->   "br label %4" [lstm_hls/rnn.cpp:112->lstm_hls/rnn.cpp:140]   --->   Operation 481 'br' <Predicate = (!exitcond_i_i & icmp & tmp_8)> <Delay = 0.00>
ST_10 : Operation 482 [1/1] (0.00ns)   --->   "br label %6" [lstm_hls/rnn.cpp:112->lstm_hls/rnn.cpp:140]   --->   Operation 482 'br' <Predicate = (!exitcond_i_i & icmp)> <Delay = 0.00>
ST_10 : Operation 483 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_i_55)" [lstm_hls/rnn.cpp:115->lstm_hls/rnn.cpp:140]   --->   Operation 483 'specregionend' 'empty_56' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_10 : Operation 484 [1/1] (0.00ns)   --->   "br label %1" [lstm_hls/rnn.cpp:109->lstm_hls/rnn.cpp:140]   --->   Operation 484 'br' <Predicate = (!exitcond_i_i)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 1.86>
ST_11 : Operation 485 [2/2] (1.86ns)   --->   "call fastcc void @gemvm_lstm([16 x float]* %gate_f_0, [16 x float]* %gate_f_1, [32 x float]* @Weight0_f_0_0, [32 x float]* @Weight0_f_0_1, [32 x float]* @Weight0_f_0_2, [32 x float]* @Weight0_f_0_3, [32 x float]* @Weight0_f_0_4, [32 x float]* @Weight0_f_0_5, [32 x float]* @Weight0_f_0_6, [32 x float]* @Weight0_f_0_7, [32 x float]* @Weight0_f_0_8, [32 x float]* @Weight0_f_0_9, [32 x float]* @Weight0_f_0_10, [32 x float]* @Weight0_f_0_11, [32 x float]* @Weight0_f_0_12, [32 x float]* @Weight0_f_0_13, [32 x float]* @Weight0_f_0_14, [32 x float]* @Weight0_f_0_15, [32 x float]* @Weight0_f_0_16, [32 x float]* @Weight0_f_0_17, [32 x float]* @Weight0_f_0_18, [32 x float]* @Weight0_f_0_19, [32 x float]* @Weight0_f_1_0, [32 x float]* @Weight0_f_1_1, [32 x float]* @Weight0_f_1_2, [32 x float]* @Weight0_f_1_3, [32 x float]* @Weight0_f_1_4, [32 x float]* @Weight0_f_1_5, [32 x float]* @Weight0_f_1_6, [32 x float]* @Weight0_f_1_7, [32 x float]* @Weight0_f_1_8, [32 x float]* @Weight0_f_1_9, [32 x float]* @Weight0_f_1_10, [32 x float]* @Weight0_f_1_11, [32 x float]* @Weight0_f_1_12, [32 x float]* @Weight0_f_1_13, [32 x float]* @Weight0_f_1_14, [32 x float]* @Weight0_f_1_15, [32 x float]* @Weight0_f_1_16, [32 x float]* @Weight0_f_1_17, [32 x float]* @Weight0_f_1_18, [32 x float]* @Weight0_f_1_19, [20 x float]* %vec_i_0, [20 x float]* %vec_i_1)" [lstm_hls/rnn.cpp:143]   --->   Operation 485 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 1.76>
ST_12 : Operation 486 [1/2] (0.00ns)   --->   "call fastcc void @gemvm_lstm([16 x float]* %gate_f_0, [16 x float]* %gate_f_1, [32 x float]* @Weight0_f_0_0, [32 x float]* @Weight0_f_0_1, [32 x float]* @Weight0_f_0_2, [32 x float]* @Weight0_f_0_3, [32 x float]* @Weight0_f_0_4, [32 x float]* @Weight0_f_0_5, [32 x float]* @Weight0_f_0_6, [32 x float]* @Weight0_f_0_7, [32 x float]* @Weight0_f_0_8, [32 x float]* @Weight0_f_0_9, [32 x float]* @Weight0_f_0_10, [32 x float]* @Weight0_f_0_11, [32 x float]* @Weight0_f_0_12, [32 x float]* @Weight0_f_0_13, [32 x float]* @Weight0_f_0_14, [32 x float]* @Weight0_f_0_15, [32 x float]* @Weight0_f_0_16, [32 x float]* @Weight0_f_0_17, [32 x float]* @Weight0_f_0_18, [32 x float]* @Weight0_f_0_19, [32 x float]* @Weight0_f_1_0, [32 x float]* @Weight0_f_1_1, [32 x float]* @Weight0_f_1_2, [32 x float]* @Weight0_f_1_3, [32 x float]* @Weight0_f_1_4, [32 x float]* @Weight0_f_1_5, [32 x float]* @Weight0_f_1_6, [32 x float]* @Weight0_f_1_7, [32 x float]* @Weight0_f_1_8, [32 x float]* @Weight0_f_1_9, [32 x float]* @Weight0_f_1_10, [32 x float]* @Weight0_f_1_11, [32 x float]* @Weight0_f_1_12, [32 x float]* @Weight0_f_1_13, [32 x float]* @Weight0_f_1_14, [32 x float]* @Weight0_f_1_15, [32 x float]* @Weight0_f_1_16, [32 x float]* @Weight0_f_1_17, [32 x float]* @Weight0_f_1_18, [32 x float]* @Weight0_f_1_19, [20 x float]* %vec_i_0, [20 x float]* %vec_i_1)" [lstm_hls/rnn.cpp:143]   --->   Operation 486 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 487 [1/1] (1.76ns)   --->   "br label %7" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:144]   --->   Operation 487 'br' <Predicate = true> <Delay = 1.76>

State 13 <SV = 11> <Delay = 3.25>
ST_13 : Operation 488 [1/1] (0.00ns)   --->   "%i_0_i1_i = phi i6 [ 0, %pack_input_state.exit.i ], [ %i_2_1_i, %8 ]" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:144]   --->   Operation 488 'phi' 'i_0_i1_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 489 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 489 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 490 [1/1] (1.42ns)   --->   "%exitcond10_i = icmp eq i6 %i_0_i1_i, -32" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:144]   --->   Operation 490 'icmp' 'exitcond10_i' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 491 [1/1] (0.00ns)   --->   "br i1 %exitcond10_i, label %geva.exit37.i.preheader, label %8" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:144]   --->   Operation 491 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 492 [1/1] (0.00ns)   --->   "%newIndex16_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0_i1_i, i32 1, i32 5)" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144]   --->   Operation 492 'partselect' 'newIndex16_i' <Predicate = (!exitcond10_i)> <Delay = 0.00>
ST_13 : Operation 493 [1/1] (0.00ns)   --->   "%newIndex17_i = zext i5 %newIndex16_i to i64" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144]   --->   Operation 493 'zext' 'newIndex17_i' <Predicate = (!exitcond10_i)> <Delay = 0.00>
ST_13 : Operation 494 [1/1] (0.00ns)   --->   "%Bias0_f_0_addr = getelementptr [16 x float]* @Bias0_f_0, i64 0, i64 %newIndex17_i" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144]   --->   Operation 494 'getelementptr' 'Bias0_f_0_addr' <Predicate = (!exitcond10_i)> <Delay = 0.00>
ST_13 : Operation 495 [2/2] (3.25ns)   --->   "%Bias0_f_0_load = load float* %Bias0_f_0_addr, align 8" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144]   --->   Operation 495 'load' 'Bias0_f_0_load' <Predicate = (!exitcond10_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 496 [1/1] (0.00ns)   --->   "%gate_f_0_addr_1 = getelementptr [16 x float]* %gate_f_0, i64 0, i64 %newIndex17_i" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144]   --->   Operation 496 'getelementptr' 'gate_f_0_addr_1' <Predicate = (!exitcond10_i)> <Delay = 0.00>
ST_13 : Operation 497 [2/2] (2.32ns)   --->   "%gate_f_0_load = load float* %gate_f_0_addr_1, align 8" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144]   --->   Operation 497 'load' 'gate_f_0_load' <Predicate = (!exitcond10_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 498 [1/1] (0.00ns)   --->   "%Bias0_f_1_addr = getelementptr [16 x float]* @Bias0_f_1, i64 0, i64 %newIndex17_i" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144]   --->   Operation 498 'getelementptr' 'Bias0_f_1_addr' <Predicate = (!exitcond10_i)> <Delay = 0.00>
ST_13 : Operation 499 [2/2] (3.25ns)   --->   "%Bias0_f_1_load = load float* %Bias0_f_1_addr, align 4" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144]   --->   Operation 499 'load' 'Bias0_f_1_load' <Predicate = (!exitcond10_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 500 [1/1] (0.00ns)   --->   "%gate_f_1_addr_1 = getelementptr [16 x float]* %gate_f_1, i64 0, i64 %newIndex17_i" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144]   --->   Operation 500 'getelementptr' 'gate_f_1_addr_1' <Predicate = (!exitcond10_i)> <Delay = 0.00>
ST_13 : Operation 501 [2/2] (2.32ns)   --->   "%gate_f_1_load = load float* %gate_f_1_addr_1, align 4" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144]   --->   Operation 501 'load' 'gate_f_1_load' <Predicate = (!exitcond10_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 502 [1/1] (1.82ns)   --->   "%i_2_1_i = add i6 %i_0_i1_i, 2" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:144]   --->   Operation 502 'add' 'i_2_1_i' <Predicate = (!exitcond10_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 3.25>
ST_14 : Operation 503 [1/2] (3.25ns)   --->   "%Bias0_f_0_load = load float* %Bias0_f_0_addr, align 8" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144]   --->   Operation 503 'load' 'Bias0_f_0_load' <Predicate = (!exitcond10_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 504 [1/2] (2.32ns)   --->   "%gate_f_0_load = load float* %gate_f_0_addr_1, align 8" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144]   --->   Operation 504 'load' 'gate_f_0_load' <Predicate = (!exitcond10_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 505 [1/2] (3.25ns)   --->   "%Bias0_f_1_load = load float* %Bias0_f_1_addr, align 4" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144]   --->   Operation 505 'load' 'Bias0_f_1_load' <Predicate = (!exitcond10_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 506 [1/2] (2.32ns)   --->   "%gate_f_1_load = load float* %gate_f_1_addr_1, align 4" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144]   --->   Operation 506 'load' 'gate_f_1_load' <Predicate = (!exitcond10_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 15 <SV = 13> <Delay = 7.25>
ST_15 : Operation 507 [5/5] (7.25ns)   --->   "%tmp_24_i = fadd float %gate_f_0_load, %Bias0_f_0_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144]   --->   Operation 507 'fadd' 'tmp_24_i' <Predicate = (!exitcond10_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 508 [5/5] (7.25ns)   --->   "%tmp_24_1_i = fadd float %gate_f_1_load, %Bias0_f_1_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144]   --->   Operation 508 'fadd' 'tmp_24_1_i' <Predicate = (!exitcond10_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.25>
ST_16 : Operation 509 [4/5] (7.25ns)   --->   "%tmp_24_i = fadd float %gate_f_0_load, %Bias0_f_0_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144]   --->   Operation 509 'fadd' 'tmp_24_i' <Predicate = (!exitcond10_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 510 [4/5] (7.25ns)   --->   "%tmp_24_1_i = fadd float %gate_f_1_load, %Bias0_f_1_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144]   --->   Operation 510 'fadd' 'tmp_24_1_i' <Predicate = (!exitcond10_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.25>
ST_17 : Operation 511 [3/5] (7.25ns)   --->   "%tmp_24_i = fadd float %gate_f_0_load, %Bias0_f_0_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144]   --->   Operation 511 'fadd' 'tmp_24_i' <Predicate = (!exitcond10_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 512 [3/5] (7.25ns)   --->   "%tmp_24_1_i = fadd float %gate_f_1_load, %Bias0_f_1_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144]   --->   Operation 512 'fadd' 'tmp_24_1_i' <Predicate = (!exitcond10_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.25>
ST_18 : Operation 513 [2/5] (7.25ns)   --->   "%tmp_24_i = fadd float %gate_f_0_load, %Bias0_f_0_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144]   --->   Operation 513 'fadd' 'tmp_24_i' <Predicate = (!exitcond10_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 514 [2/5] (7.25ns)   --->   "%tmp_24_1_i = fadd float %gate_f_1_load, %Bias0_f_1_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144]   --->   Operation 514 'fadd' 'tmp_24_1_i' <Predicate = (!exitcond10_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 7.25>
ST_19 : Operation 515 [1/5] (7.25ns)   --->   "%tmp_24_i = fadd float %gate_f_0_load, %Bias0_f_0_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144]   --->   Operation 515 'fadd' 'tmp_24_i' <Predicate = (!exitcond10_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 516 [1/5] (7.25ns)   --->   "%tmp_24_1_i = fadd float %gate_f_1_load, %Bias0_f_1_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144]   --->   Operation 516 'fadd' 'tmp_24_1_i' <Predicate = (!exitcond10_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 2.32>
ST_20 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_12_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:144]   --->   Operation 517 'specregionbegin' 'tmp_12_i' <Predicate = (!exitcond10_i)> <Delay = 0.00>
ST_20 : Operation 518 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [lstm_hls/rnn.cpp:42->lstm_hls/rnn.cpp:144]   --->   Operation 518 'specpipeline' <Predicate = (!exitcond10_i)> <Delay = 0.00>
ST_20 : Operation 519 [1/1] (2.32ns)   --->   "store float %tmp_24_i, float* %gate_f_0_addr_1, align 8" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144]   --->   Operation 519 'store' <Predicate = (!exitcond10_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_20 : Operation 520 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_12_i)" [lstm_hls/rnn.cpp:44->lstm_hls/rnn.cpp:144]   --->   Operation 520 'specregionend' 'empty_58' <Predicate = (!exitcond10_i)> <Delay = 0.00>
ST_20 : Operation 521 [1/1] (2.32ns)   --->   "store float %tmp_24_1_i, float* %gate_f_1_addr_1, align 4" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144]   --->   Operation 521 'store' <Predicate = (!exitcond10_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_20 : Operation 522 [1/1] (0.00ns)   --->   "br label %7" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:144]   --->   Operation 522 'br' <Predicate = (!exitcond10_i)> <Delay = 0.00>

State 21 <SV = 12> <Delay = 1.76>
ST_21 : Operation 523 [1/1] (1.76ns)   --->   "br label %geva.exit37.i"   --->   Operation 523 'br' <Predicate = true> <Delay = 1.76>

State 22 <SV = 13> <Delay = 2.41>
ST_22 : Operation 524 [1/1] (0.00ns)   --->   "%i_0_i2_i = phi i6 [ %i_3_1_i, %9 ], [ 0, %geva.exit37.i.preheader ]" [lstm_hls/rnn.cpp:14->lstm_hls/rnn.cpp:145]   --->   Operation 524 'phi' 'i_0_i2_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 525 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 525 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 526 [1/1] (1.42ns)   --->   "%exitcond_i1_i = icmp eq i6 %i_0_i2_i, -32" [lstm_hls/rnn.cpp:14->lstm_hls/rnn.cpp:145]   --->   Operation 526 'icmp' 'exitcond_i1_i' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 527 [1/1] (0.00ns)   --->   "br i1 %exitcond_i1_i, label %sigmoid.exit.i, label %9" [lstm_hls/rnn.cpp:14->lstm_hls/rnn.cpp:145]   --->   Operation 527 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 528 [1/1] (0.00ns)   --->   "%newIndex18_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0_i2_i, i32 1, i32 5)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 528 'partselect' 'newIndex18_i' <Predicate = (!exitcond_i1_i)> <Delay = 0.00>
ST_22 : Operation 529 [1/1] (0.00ns)   --->   "%newIndex19_i = zext i5 %newIndex18_i to i64" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 529 'zext' 'newIndex19_i' <Predicate = (!exitcond_i1_i)> <Delay = 0.00>
ST_22 : Operation 530 [1/1] (0.00ns)   --->   "%gate_f_0_addr_2 = getelementptr [16 x float]* %gate_f_0, i64 0, i64 %newIndex19_i" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 530 'getelementptr' 'gate_f_0_addr_2' <Predicate = (!exitcond_i1_i)> <Delay = 0.00>
ST_22 : Operation 531 [2/2] (2.32ns)   --->   "%gate_f_0_load_1 = load float* %gate_f_0_addr_2, align 8" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 531 'load' 'gate_f_0_load_1' <Predicate = (!exitcond_i1_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_22 : Operation 532 [1/1] (0.00ns)   --->   "%gate_f_1_addr_2 = getelementptr [16 x float]* %gate_f_1, i64 0, i64 %newIndex19_i" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 532 'getelementptr' 'gate_f_1_addr_2' <Predicate = (!exitcond_i1_i)> <Delay = 0.00>
ST_22 : Operation 533 [2/2] (2.32ns)   --->   "%gate_f_1_load_1 = load float* %gate_f_1_addr_2, align 4" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 533 'load' 'gate_f_1_load_1' <Predicate = (!exitcond_i1_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 23 <SV = 14> <Delay = 2.32>
ST_23 : Operation 534 [1/2] (2.32ns)   --->   "%gate_f_0_load_1 = load float* %gate_f_0_addr_2, align 8" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 534 'load' 'gate_f_0_load_1' <Predicate = (!exitcond_i1_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 535 [1/2] (2.32ns)   --->   "%gate_f_1_load_1 = load float* %gate_f_1_addr_2, align 4" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 535 'load' 'gate_f_1_load_1' <Predicate = (!exitcond_i1_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 536 [1/1] (1.82ns)   --->   "%i_3_1_i = add i6 %i_0_i2_i, 2" [lstm_hls/rnn.cpp:14->lstm_hls/rnn.cpp:145]   --->   Operation 536 'add' 'i_3_1_i' <Predicate = (!exitcond_i1_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 15> <Delay = 8.67>
ST_24 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_26_to_int_i = bitcast float %gate_f_0_load_1 to i32" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 537 'bitcast' 'tmp_26_to_int_i' <Predicate = (!exitcond_i1_i)> <Delay = 0.00>
ST_24 : Operation 538 [1/1] (0.99ns)   --->   "%tmp_26_neg_i = xor i32 %tmp_26_to_int_i, -2147483648" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 538 'xor' 'tmp_26_neg_i' <Predicate = (!exitcond_i1_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 539 [1/1] (0.00ns)   --->   "%x_assign = bitcast i32 %tmp_26_neg_i to float" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 539 'bitcast' 'x_assign' <Predicate = (!exitcond_i1_i)> <Delay = 0.00>
ST_24 : Operation 540 [9/9] (7.68ns)   --->   "%tmp_i_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 540 'fexp' 'tmp_i_i_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 16> <Delay = 8.67>
ST_25 : Operation 541 [8/9] (7.68ns)   --->   "%tmp_i_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 541 'fexp' 'tmp_i_i_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_26_to_int_1_i = bitcast float %gate_f_1_load_1 to i32" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 542 'bitcast' 'tmp_26_to_int_1_i' <Predicate = (!exitcond_i1_i)> <Delay = 0.00>
ST_25 : Operation 543 [1/1] (0.99ns)   --->   "%tmp_26_neg_1_i = xor i32 %tmp_26_to_int_1_i, -2147483648" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 543 'xor' 'tmp_26_neg_1_i' <Predicate = (!exitcond_i1_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 544 [1/1] (0.00ns)   --->   "%x_assign_1 = bitcast i32 %tmp_26_neg_1_i to float" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 544 'bitcast' 'x_assign_1' <Predicate = (!exitcond_i1_i)> <Delay = 0.00>
ST_25 : Operation 545 [9/9] (7.68ns)   --->   "%tmp_i_i18_i = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 545 'fexp' 'tmp_i_i18_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 17> <Delay = 7.68>
ST_26 : Operation 546 [7/9] (7.68ns)   --->   "%tmp_i_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 546 'fexp' 'tmp_i_i_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 547 [8/9] (7.68ns)   --->   "%tmp_i_i18_i = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 547 'fexp' 'tmp_i_i18_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 18> <Delay = 7.68>
ST_27 : Operation 548 [6/9] (7.68ns)   --->   "%tmp_i_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 548 'fexp' 'tmp_i_i_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 549 [7/9] (7.68ns)   --->   "%tmp_i_i18_i = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 549 'fexp' 'tmp_i_i18_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 19> <Delay = 7.68>
ST_28 : Operation 550 [5/9] (7.68ns)   --->   "%tmp_i_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 550 'fexp' 'tmp_i_i_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 551 [6/9] (7.68ns)   --->   "%tmp_i_i18_i = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 551 'fexp' 'tmp_i_i18_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 20> <Delay = 7.68>
ST_29 : Operation 552 [4/9] (7.68ns)   --->   "%tmp_i_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 552 'fexp' 'tmp_i_i_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 553 [5/9] (7.68ns)   --->   "%tmp_i_i18_i = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 553 'fexp' 'tmp_i_i18_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 21> <Delay = 7.68>
ST_30 : Operation 554 [3/9] (7.68ns)   --->   "%tmp_i_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 554 'fexp' 'tmp_i_i_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 555 [4/9] (7.68ns)   --->   "%tmp_i_i18_i = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 555 'fexp' 'tmp_i_i18_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 22> <Delay = 7.68>
ST_31 : Operation 556 [2/9] (7.68ns)   --->   "%tmp_i_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 556 'fexp' 'tmp_i_i_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 557 [3/9] (7.68ns)   --->   "%tmp_i_i18_i = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 557 'fexp' 'tmp_i_i18_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 23> <Delay = 7.68>
ST_32 : Operation 558 [1/9] (7.68ns)   --->   "%tmp_i_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 558 'fexp' 'tmp_i_i_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 559 [2/9] (7.68ns)   --->   "%tmp_i_i18_i = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 559 'fexp' 'tmp_i_i18_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 24> <Delay = 7.68>
ST_33 : Operation 560 [1/1] (5.54ns)   --->   "%tmp_28_i = fpext float %tmp_i_i_i to double" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 560 'fpext' 'tmp_28_i' <Predicate = (!exitcond_i1_i)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 561 [1/9] (7.68ns)   --->   "%tmp_i_i18_i = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 561 'fexp' 'tmp_i_i18_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 25> <Delay = 8.23>
ST_34 : Operation 562 [5/5] (8.23ns)   --->   "%tmp_29_i = fadd double %tmp_28_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 562 'dadd' 'tmp_29_i' <Predicate = (!exitcond_i1_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 563 [1/1] (5.54ns)   --->   "%tmp_28_1_i = fpext float %tmp_i_i18_i to double" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 563 'fpext' 'tmp_28_1_i' <Predicate = (!exitcond_i1_i)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 26> <Delay = 8.23>
ST_35 : Operation 564 [4/5] (8.23ns)   --->   "%tmp_29_i = fadd double %tmp_28_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 564 'dadd' 'tmp_29_i' <Predicate = (!exitcond_i1_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 565 [5/5] (8.23ns)   --->   "%tmp_29_1_i = fadd double %tmp_28_1_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 565 'dadd' 'tmp_29_1_i' <Predicate = (!exitcond_i1_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 27> <Delay = 8.23>
ST_36 : Operation 566 [3/5] (8.23ns)   --->   "%tmp_29_i = fadd double %tmp_28_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 566 'dadd' 'tmp_29_i' <Predicate = (!exitcond_i1_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 567 [4/5] (8.23ns)   --->   "%tmp_29_1_i = fadd double %tmp_28_1_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 567 'dadd' 'tmp_29_1_i' <Predicate = (!exitcond_i1_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 28> <Delay = 8.23>
ST_37 : Operation 568 [2/5] (8.23ns)   --->   "%tmp_29_i = fadd double %tmp_28_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 568 'dadd' 'tmp_29_i' <Predicate = (!exitcond_i1_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 569 [3/5] (8.23ns)   --->   "%tmp_29_1_i = fadd double %tmp_28_1_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 569 'dadd' 'tmp_29_1_i' <Predicate = (!exitcond_i1_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 29> <Delay = 8.23>
ST_38 : Operation 570 [1/5] (8.23ns)   --->   "%tmp_29_i = fadd double %tmp_28_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 570 'dadd' 'tmp_29_i' <Predicate = (!exitcond_i1_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 571 [2/5] (8.23ns)   --->   "%tmp_29_1_i = fadd double %tmp_28_1_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 571 'dadd' 'tmp_29_1_i' <Predicate = (!exitcond_i1_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 30> <Delay = 8.23>
ST_39 : Operation 572 [11/11] (7.90ns)   --->   "%tmp_15_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 572 'drecip' 'tmp_15_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 573 [1/5] (8.23ns)   --->   "%tmp_29_1_i = fadd double %tmp_28_1_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 573 'dadd' 'tmp_29_1_i' <Predicate = (!exitcond_i1_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 31> <Delay = 7.90>
ST_40 : Operation 574 [10/11] (7.90ns)   --->   "%tmp_15_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 574 'drecip' 'tmp_15_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 575 [11/11] (7.90ns)   --->   "%tmp_16_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 575 'drecip' 'tmp_16_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 32> <Delay = 7.90>
ST_41 : Operation 576 [9/11] (7.90ns)   --->   "%tmp_15_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 576 'drecip' 'tmp_15_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 577 [10/11] (7.90ns)   --->   "%tmp_16_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 577 'drecip' 'tmp_16_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 33> <Delay = 7.90>
ST_42 : Operation 578 [8/11] (7.90ns)   --->   "%tmp_15_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 578 'drecip' 'tmp_15_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 579 [9/11] (7.90ns)   --->   "%tmp_16_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 579 'drecip' 'tmp_16_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 34> <Delay = 7.90>
ST_43 : Operation 580 [7/11] (7.90ns)   --->   "%tmp_15_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 580 'drecip' 'tmp_15_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 581 [8/11] (7.90ns)   --->   "%tmp_16_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 581 'drecip' 'tmp_16_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 35> <Delay = 7.90>
ST_44 : Operation 582 [6/11] (7.90ns)   --->   "%tmp_15_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 582 'drecip' 'tmp_15_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 583 [7/11] (7.90ns)   --->   "%tmp_16_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 583 'drecip' 'tmp_16_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 36> <Delay = 7.90>
ST_45 : Operation 584 [5/11] (7.90ns)   --->   "%tmp_15_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 584 'drecip' 'tmp_15_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 585 [6/11] (7.90ns)   --->   "%tmp_16_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 585 'drecip' 'tmp_16_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 37> <Delay = 7.90>
ST_46 : Operation 586 [4/11] (7.90ns)   --->   "%tmp_15_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 586 'drecip' 'tmp_15_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 587 [5/11] (7.90ns)   --->   "%tmp_16_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 587 'drecip' 'tmp_16_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 38> <Delay = 7.90>
ST_47 : Operation 588 [3/11] (7.90ns)   --->   "%tmp_15_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 588 'drecip' 'tmp_15_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 589 [4/11] (7.90ns)   --->   "%tmp_16_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 589 'drecip' 'tmp_16_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 39> <Delay = 7.90>
ST_48 : Operation 590 [2/11] (7.90ns)   --->   "%tmp_15_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 590 'drecip' 'tmp_15_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 591 [3/11] (7.90ns)   --->   "%tmp_16_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 591 'drecip' 'tmp_16_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 40> <Delay = 7.90>
ST_49 : Operation 592 [1/11] (7.90ns)   --->   "%tmp_15_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 592 'drecip' 'tmp_15_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 593 [2/11] (7.90ns)   --->   "%tmp_16_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 593 'drecip' 'tmp_16_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 41> <Delay = 7.90>
ST_50 : Operation 594 [1/1] (6.50ns)   --->   "%tmp_31_i = fptrunc double %tmp_15_i to float" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 594 'fptrunc' 'tmp_31_i' <Predicate = (!exitcond_i1_i)> <Delay = 6.50> <Core = "Double2Float">   --->   Core 122 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 595 [1/11] (7.90ns)   --->   "%tmp_16_i = call double @_ssdm_op_DRecip.f64(double %tmp_29_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 595 'drecip' 'tmp_16_i' <Predicate = (!exitcond_i1_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 42> <Delay = 6.50>
ST_51 : Operation 596 [1/1] (2.32ns)   --->   "store float %tmp_31_i, float* %gate_f_0_addr_2, align 8" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 596 'store' <Predicate = (!exitcond_i1_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_51 : Operation 597 [1/1] (6.50ns)   --->   "%tmp_31_1_i = fptrunc double %tmp_16_i to float" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 597 'fptrunc' 'tmp_31_1_i' <Predicate = (!exitcond_i1_i)> <Delay = 6.50> <Core = "Double2Float">   --->   Core 122 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 43> <Delay = 2.32>
ST_52 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_13_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [lstm_hls/rnn.cpp:14->lstm_hls/rnn.cpp:145]   --->   Operation 598 'specregionbegin' 'tmp_13_i' <Predicate = (!exitcond_i1_i)> <Delay = 0.00>
ST_52 : Operation 599 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [lstm_hls/rnn.cpp:16->lstm_hls/rnn.cpp:145]   --->   Operation 599 'specpipeline' <Predicate = (!exitcond_i1_i)> <Delay = 0.00>
ST_52 : Operation 600 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_13_i)" [lstm_hls/rnn.cpp:19->lstm_hls/rnn.cpp:145]   --->   Operation 600 'specregionend' 'empty_60' <Predicate = (!exitcond_i1_i)> <Delay = 0.00>
ST_52 : Operation 601 [1/1] (2.32ns)   --->   "store float %tmp_31_1_i, float* %gate_f_1_addr_2, align 4" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145]   --->   Operation 601 'store' <Predicate = (!exitcond_i1_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_52 : Operation 602 [1/1] (0.00ns)   --->   "br label %geva.exit37.i" [lstm_hls/rnn.cpp:14->lstm_hls/rnn.cpp:145]   --->   Operation 602 'br' <Predicate = (!exitcond_i1_i)> <Delay = 0.00>

State 53 <SV = 14> <Delay = 1.86>
ST_53 : Operation 603 [2/2] (1.86ns)   --->   "call fastcc void @gemvm_lstm([16 x float]* %gate_i_0, [16 x float]* %gate_i_1, [32 x float]* @Weight0_i_0_0, [32 x float]* @Weight0_i_0_1, [32 x float]* @Weight0_i_0_2, [32 x float]* @Weight0_i_0_3, [32 x float]* @Weight0_i_0_4, [32 x float]* @Weight0_i_0_5, [32 x float]* @Weight0_i_0_6, [32 x float]* @Weight0_i_0_7, [32 x float]* @Weight0_i_0_8, [32 x float]* @Weight0_i_0_9, [32 x float]* @Weight0_i_0_10, [32 x float]* @Weight0_i_0_11, [32 x float]* @Weight0_i_0_12, [32 x float]* @Weight0_i_0_13, [32 x float]* @Weight0_i_0_14, [32 x float]* @Weight0_i_0_15, [32 x float]* @Weight0_i_0_16, [32 x float]* @Weight0_i_0_17, [32 x float]* @Weight0_i_0_18, [32 x float]* @Weight0_i_0_19, [32 x float]* @Weight0_i_1_0, [32 x float]* @Weight0_i_1_1, [32 x float]* @Weight0_i_1_2, [32 x float]* @Weight0_i_1_3, [32 x float]* @Weight0_i_1_4, [32 x float]* @Weight0_i_1_5, [32 x float]* @Weight0_i_1_6, [32 x float]* @Weight0_i_1_7, [32 x float]* @Weight0_i_1_8, [32 x float]* @Weight0_i_1_9, [32 x float]* @Weight0_i_1_10, [32 x float]* @Weight0_i_1_11, [32 x float]* @Weight0_i_1_12, [32 x float]* @Weight0_i_1_13, [32 x float]* @Weight0_i_1_14, [32 x float]* @Weight0_i_1_15, [32 x float]* @Weight0_i_1_16, [32 x float]* @Weight0_i_1_17, [32 x float]* @Weight0_i_1_18, [32 x float]* @Weight0_i_1_19, [20 x float]* %vec_i_0, [20 x float]* %vec_i_1)" [lstm_hls/rnn.cpp:148]   --->   Operation 603 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 15> <Delay = 1.76>
ST_54 : Operation 604 [1/2] (0.00ns)   --->   "call fastcc void @gemvm_lstm([16 x float]* %gate_i_0, [16 x float]* %gate_i_1, [32 x float]* @Weight0_i_0_0, [32 x float]* @Weight0_i_0_1, [32 x float]* @Weight0_i_0_2, [32 x float]* @Weight0_i_0_3, [32 x float]* @Weight0_i_0_4, [32 x float]* @Weight0_i_0_5, [32 x float]* @Weight0_i_0_6, [32 x float]* @Weight0_i_0_7, [32 x float]* @Weight0_i_0_8, [32 x float]* @Weight0_i_0_9, [32 x float]* @Weight0_i_0_10, [32 x float]* @Weight0_i_0_11, [32 x float]* @Weight0_i_0_12, [32 x float]* @Weight0_i_0_13, [32 x float]* @Weight0_i_0_14, [32 x float]* @Weight0_i_0_15, [32 x float]* @Weight0_i_0_16, [32 x float]* @Weight0_i_0_17, [32 x float]* @Weight0_i_0_18, [32 x float]* @Weight0_i_0_19, [32 x float]* @Weight0_i_1_0, [32 x float]* @Weight0_i_1_1, [32 x float]* @Weight0_i_1_2, [32 x float]* @Weight0_i_1_3, [32 x float]* @Weight0_i_1_4, [32 x float]* @Weight0_i_1_5, [32 x float]* @Weight0_i_1_6, [32 x float]* @Weight0_i_1_7, [32 x float]* @Weight0_i_1_8, [32 x float]* @Weight0_i_1_9, [32 x float]* @Weight0_i_1_10, [32 x float]* @Weight0_i_1_11, [32 x float]* @Weight0_i_1_12, [32 x float]* @Weight0_i_1_13, [32 x float]* @Weight0_i_1_14, [32 x float]* @Weight0_i_1_15, [32 x float]* @Weight0_i_1_16, [32 x float]* @Weight0_i_1_17, [32 x float]* @Weight0_i_1_18, [32 x float]* @Weight0_i_1_19, [20 x float]* %vec_i_0, [20 x float]* %vec_i_1)" [lstm_hls/rnn.cpp:148]   --->   Operation 604 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 605 [1/1] (1.76ns)   --->   "br label %10" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:149]   --->   Operation 605 'br' <Predicate = true> <Delay = 1.76>

State 55 <SV = 16> <Delay = 3.25>
ST_55 : Operation 606 [1/1] (0.00ns)   --->   "%i_0_i3_i = phi i6 [ 0, %sigmoid.exit.i ], [ %i_4_1_i, %11 ]" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:149]   --->   Operation 606 'phi' 'i_0_i3_i' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 607 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 607 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 608 [1/1] (1.42ns)   --->   "%exitcond9_i = icmp eq i6 %i_0_i3_i, -32" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:149]   --->   Operation 608 'icmp' 'exitcond9_i' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 609 [1/1] (0.00ns)   --->   "br i1 %exitcond9_i, label %geva.exit33.i.preheader, label %11" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:149]   --->   Operation 609 'br' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 610 [1/1] (0.00ns)   --->   "%newIndex22_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0_i3_i, i32 1, i32 5)" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149]   --->   Operation 610 'partselect' 'newIndex22_i' <Predicate = (!exitcond9_i)> <Delay = 0.00>
ST_55 : Operation 611 [1/1] (0.00ns)   --->   "%newIndex23_i = zext i5 %newIndex22_i to i64" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149]   --->   Operation 611 'zext' 'newIndex23_i' <Predicate = (!exitcond9_i)> <Delay = 0.00>
ST_55 : Operation 612 [1/1] (0.00ns)   --->   "%Bias0_i_0_addr = getelementptr [16 x float]* @Bias0_i_0, i64 0, i64 %newIndex23_i" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149]   --->   Operation 612 'getelementptr' 'Bias0_i_0_addr' <Predicate = (!exitcond9_i)> <Delay = 0.00>
ST_55 : Operation 613 [2/2] (3.25ns)   --->   "%Bias0_i_0_load = load float* %Bias0_i_0_addr, align 8" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149]   --->   Operation 613 'load' 'Bias0_i_0_load' <Predicate = (!exitcond9_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_55 : Operation 614 [1/1] (0.00ns)   --->   "%gate_i_0_addr_1 = getelementptr [16 x float]* %gate_i_0, i64 0, i64 %newIndex23_i" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149]   --->   Operation 614 'getelementptr' 'gate_i_0_addr_1' <Predicate = (!exitcond9_i)> <Delay = 0.00>
ST_55 : Operation 615 [2/2] (2.32ns)   --->   "%gate_i_0_load = load float* %gate_i_0_addr_1, align 8" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149]   --->   Operation 615 'load' 'gate_i_0_load' <Predicate = (!exitcond9_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_55 : Operation 616 [1/1] (0.00ns)   --->   "%Bias0_i_1_addr = getelementptr [16 x float]* @Bias0_i_1, i64 0, i64 %newIndex23_i" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149]   --->   Operation 616 'getelementptr' 'Bias0_i_1_addr' <Predicate = (!exitcond9_i)> <Delay = 0.00>
ST_55 : Operation 617 [2/2] (3.25ns)   --->   "%Bias0_i_1_load = load float* %Bias0_i_1_addr, align 4" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149]   --->   Operation 617 'load' 'Bias0_i_1_load' <Predicate = (!exitcond9_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_55 : Operation 618 [1/1] (0.00ns)   --->   "%gate_i_1_addr_1 = getelementptr [16 x float]* %gate_i_1, i64 0, i64 %newIndex23_i" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149]   --->   Operation 618 'getelementptr' 'gate_i_1_addr_1' <Predicate = (!exitcond9_i)> <Delay = 0.00>
ST_55 : Operation 619 [2/2] (2.32ns)   --->   "%gate_i_1_load = load float* %gate_i_1_addr_1, align 4" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149]   --->   Operation 619 'load' 'gate_i_1_load' <Predicate = (!exitcond9_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_55 : Operation 620 [1/1] (1.82ns)   --->   "%i_4_1_i = add i6 %i_0_i3_i, 2" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:149]   --->   Operation 620 'add' 'i_4_1_i' <Predicate = (!exitcond9_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 17> <Delay = 3.25>
ST_56 : Operation 621 [1/2] (3.25ns)   --->   "%Bias0_i_0_load = load float* %Bias0_i_0_addr, align 8" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149]   --->   Operation 621 'load' 'Bias0_i_0_load' <Predicate = (!exitcond9_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_56 : Operation 622 [1/2] (2.32ns)   --->   "%gate_i_0_load = load float* %gate_i_0_addr_1, align 8" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149]   --->   Operation 622 'load' 'gate_i_0_load' <Predicate = (!exitcond9_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_56 : Operation 623 [1/2] (3.25ns)   --->   "%Bias0_i_1_load = load float* %Bias0_i_1_addr, align 4" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149]   --->   Operation 623 'load' 'Bias0_i_1_load' <Predicate = (!exitcond9_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_56 : Operation 624 [1/2] (2.32ns)   --->   "%gate_i_1_load = load float* %gate_i_1_addr_1, align 4" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149]   --->   Operation 624 'load' 'gate_i_1_load' <Predicate = (!exitcond9_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 57 <SV = 18> <Delay = 7.25>
ST_57 : Operation 625 [5/5] (7.25ns)   --->   "%tmp_34_i = fadd float %gate_i_0_load, %Bias0_i_0_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149]   --->   Operation 625 'fadd' 'tmp_34_i' <Predicate = (!exitcond9_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 626 [5/5] (7.25ns)   --->   "%tmp_34_1_i = fadd float %gate_i_1_load, %Bias0_i_1_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149]   --->   Operation 626 'fadd' 'tmp_34_1_i' <Predicate = (!exitcond9_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 19> <Delay = 7.25>
ST_58 : Operation 627 [4/5] (7.25ns)   --->   "%tmp_34_i = fadd float %gate_i_0_load, %Bias0_i_0_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149]   --->   Operation 627 'fadd' 'tmp_34_i' <Predicate = (!exitcond9_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 628 [4/5] (7.25ns)   --->   "%tmp_34_1_i = fadd float %gate_i_1_load, %Bias0_i_1_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149]   --->   Operation 628 'fadd' 'tmp_34_1_i' <Predicate = (!exitcond9_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 20> <Delay = 7.25>
ST_59 : Operation 629 [3/5] (7.25ns)   --->   "%tmp_34_i = fadd float %gate_i_0_load, %Bias0_i_0_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149]   --->   Operation 629 'fadd' 'tmp_34_i' <Predicate = (!exitcond9_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 630 [3/5] (7.25ns)   --->   "%tmp_34_1_i = fadd float %gate_i_1_load, %Bias0_i_1_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149]   --->   Operation 630 'fadd' 'tmp_34_1_i' <Predicate = (!exitcond9_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 21> <Delay = 7.25>
ST_60 : Operation 631 [2/5] (7.25ns)   --->   "%tmp_34_i = fadd float %gate_i_0_load, %Bias0_i_0_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149]   --->   Operation 631 'fadd' 'tmp_34_i' <Predicate = (!exitcond9_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 632 [2/5] (7.25ns)   --->   "%tmp_34_1_i = fadd float %gate_i_1_load, %Bias0_i_1_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149]   --->   Operation 632 'fadd' 'tmp_34_1_i' <Predicate = (!exitcond9_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 22> <Delay = 7.25>
ST_61 : Operation 633 [1/5] (7.25ns)   --->   "%tmp_34_i = fadd float %gate_i_0_load, %Bias0_i_0_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149]   --->   Operation 633 'fadd' 'tmp_34_i' <Predicate = (!exitcond9_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 634 [1/5] (7.25ns)   --->   "%tmp_34_1_i = fadd float %gate_i_1_load, %Bias0_i_1_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149]   --->   Operation 634 'fadd' 'tmp_34_1_i' <Predicate = (!exitcond9_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 23> <Delay = 2.32>
ST_62 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_17_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:149]   --->   Operation 635 'specregionbegin' 'tmp_17_i' <Predicate = (!exitcond9_i)> <Delay = 0.00>
ST_62 : Operation 636 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [lstm_hls/rnn.cpp:42->lstm_hls/rnn.cpp:149]   --->   Operation 636 'specpipeline' <Predicate = (!exitcond9_i)> <Delay = 0.00>
ST_62 : Operation 637 [1/1] (2.32ns)   --->   "store float %tmp_34_i, float* %gate_i_0_addr_1, align 8" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149]   --->   Operation 637 'store' <Predicate = (!exitcond9_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_62 : Operation 638 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_17_i)" [lstm_hls/rnn.cpp:44->lstm_hls/rnn.cpp:149]   --->   Operation 638 'specregionend' 'empty_62' <Predicate = (!exitcond9_i)> <Delay = 0.00>
ST_62 : Operation 639 [1/1] (2.32ns)   --->   "store float %tmp_34_1_i, float* %gate_i_1_addr_1, align 4" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149]   --->   Operation 639 'store' <Predicate = (!exitcond9_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_62 : Operation 640 [1/1] (0.00ns)   --->   "br label %10" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:149]   --->   Operation 640 'br' <Predicate = (!exitcond9_i)> <Delay = 0.00>

State 63 <SV = 17> <Delay = 1.76>
ST_63 : Operation 641 [1/1] (1.76ns)   --->   "br label %geva.exit33.i"   --->   Operation 641 'br' <Predicate = true> <Delay = 1.76>

State 64 <SV = 18> <Delay = 2.41>
ST_64 : Operation 642 [1/1] (0.00ns)   --->   "%i_0_i4_i = phi i6 [ %i_5_1_i, %12 ], [ 0, %geva.exit33.i.preheader ]" [lstm_hls/rnn.cpp:14->lstm_hls/rnn.cpp:150]   --->   Operation 642 'phi' 'i_0_i4_i' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 643 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 643 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 644 [1/1] (1.42ns)   --->   "%exitcond_i2_i = icmp eq i6 %i_0_i4_i, -32" [lstm_hls/rnn.cpp:14->lstm_hls/rnn.cpp:150]   --->   Operation 644 'icmp' 'exitcond_i2_i' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 645 [1/1] (0.00ns)   --->   "br i1 %exitcond_i2_i, label %sigmoid.exit46.i, label %12" [lstm_hls/rnn.cpp:14->lstm_hls/rnn.cpp:150]   --->   Operation 645 'br' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 646 [1/1] (0.00ns)   --->   "%newIndex24_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0_i4_i, i32 1, i32 5)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 646 'partselect' 'newIndex24_i' <Predicate = (!exitcond_i2_i)> <Delay = 0.00>
ST_64 : Operation 647 [1/1] (0.00ns)   --->   "%newIndex25_i = zext i5 %newIndex24_i to i64" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 647 'zext' 'newIndex25_i' <Predicate = (!exitcond_i2_i)> <Delay = 0.00>
ST_64 : Operation 648 [1/1] (0.00ns)   --->   "%gate_i_0_addr_2 = getelementptr [16 x float]* %gate_i_0, i64 0, i64 %newIndex25_i" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 648 'getelementptr' 'gate_i_0_addr_2' <Predicate = (!exitcond_i2_i)> <Delay = 0.00>
ST_64 : Operation 649 [2/2] (2.32ns)   --->   "%gate_i_0_load_1 = load float* %gate_i_0_addr_2, align 8" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 649 'load' 'gate_i_0_load_1' <Predicate = (!exitcond_i2_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_64 : Operation 650 [1/1] (0.00ns)   --->   "%gate_i_1_addr_2 = getelementptr [16 x float]* %gate_i_1, i64 0, i64 %newIndex25_i" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 650 'getelementptr' 'gate_i_1_addr_2' <Predicate = (!exitcond_i2_i)> <Delay = 0.00>
ST_64 : Operation 651 [2/2] (2.32ns)   --->   "%gate_i_1_load_1 = load float* %gate_i_1_addr_2, align 4" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 651 'load' 'gate_i_1_load_1' <Predicate = (!exitcond_i2_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 65 <SV = 19> <Delay = 2.32>
ST_65 : Operation 652 [1/2] (2.32ns)   --->   "%gate_i_0_load_1 = load float* %gate_i_0_addr_2, align 8" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 652 'load' 'gate_i_0_load_1' <Predicate = (!exitcond_i2_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_65 : Operation 653 [1/2] (2.32ns)   --->   "%gate_i_1_load_1 = load float* %gate_i_1_addr_2, align 4" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 653 'load' 'gate_i_1_load_1' <Predicate = (!exitcond_i2_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_65 : Operation 654 [1/1] (1.82ns)   --->   "%i_5_1_i = add i6 %i_0_i4_i, 2" [lstm_hls/rnn.cpp:14->lstm_hls/rnn.cpp:150]   --->   Operation 654 'add' 'i_5_1_i' <Predicate = (!exitcond_i2_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 20> <Delay = 8.67>
ST_66 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_36_to_int_i = bitcast float %gate_i_0_load_1 to i32" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 655 'bitcast' 'tmp_36_to_int_i' <Predicate = (!exitcond_i2_i)> <Delay = 0.00>
ST_66 : Operation 656 [1/1] (0.99ns)   --->   "%tmp_36_neg_i = xor i32 %tmp_36_to_int_i, -2147483648" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 656 'xor' 'tmp_36_neg_i' <Predicate = (!exitcond_i2_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 657 [1/1] (0.00ns)   --->   "%x_assign_2 = bitcast i32 %tmp_36_neg_i to float" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 657 'bitcast' 'x_assign_2' <Predicate = (!exitcond_i2_i)> <Delay = 0.00>
ST_66 : Operation 658 [9/9] (7.68ns)   --->   "%tmp_i_i19_i = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 658 'fexp' 'tmp_i_i19_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 21> <Delay = 8.67>
ST_67 : Operation 659 [8/9] (7.68ns)   --->   "%tmp_i_i19_i = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 659 'fexp' 'tmp_i_i19_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_36_to_int_1_i = bitcast float %gate_i_1_load_1 to i32" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 660 'bitcast' 'tmp_36_to_int_1_i' <Predicate = (!exitcond_i2_i)> <Delay = 0.00>
ST_67 : Operation 661 [1/1] (0.99ns)   --->   "%tmp_36_neg_1_i = xor i32 %tmp_36_to_int_1_i, -2147483648" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 661 'xor' 'tmp_36_neg_1_i' <Predicate = (!exitcond_i2_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 662 [1/1] (0.00ns)   --->   "%x_assign_3 = bitcast i32 %tmp_36_neg_1_i to float" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 662 'bitcast' 'x_assign_3' <Predicate = (!exitcond_i2_i)> <Delay = 0.00>
ST_67 : Operation 663 [9/9] (7.68ns)   --->   "%tmp_i_i20_i = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 663 'fexp' 'tmp_i_i20_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 22> <Delay = 7.68>
ST_68 : Operation 664 [7/9] (7.68ns)   --->   "%tmp_i_i19_i = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 664 'fexp' 'tmp_i_i19_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 665 [8/9] (7.68ns)   --->   "%tmp_i_i20_i = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 665 'fexp' 'tmp_i_i20_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 23> <Delay = 7.68>
ST_69 : Operation 666 [6/9] (7.68ns)   --->   "%tmp_i_i19_i = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 666 'fexp' 'tmp_i_i19_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 667 [7/9] (7.68ns)   --->   "%tmp_i_i20_i = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 667 'fexp' 'tmp_i_i20_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 24> <Delay = 7.68>
ST_70 : Operation 668 [5/9] (7.68ns)   --->   "%tmp_i_i19_i = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 668 'fexp' 'tmp_i_i19_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 669 [6/9] (7.68ns)   --->   "%tmp_i_i20_i = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 669 'fexp' 'tmp_i_i20_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 25> <Delay = 7.68>
ST_71 : Operation 670 [4/9] (7.68ns)   --->   "%tmp_i_i19_i = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 670 'fexp' 'tmp_i_i19_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 671 [5/9] (7.68ns)   --->   "%tmp_i_i20_i = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 671 'fexp' 'tmp_i_i20_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 26> <Delay = 7.68>
ST_72 : Operation 672 [3/9] (7.68ns)   --->   "%tmp_i_i19_i = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 672 'fexp' 'tmp_i_i19_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 673 [4/9] (7.68ns)   --->   "%tmp_i_i20_i = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 673 'fexp' 'tmp_i_i20_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 27> <Delay = 7.68>
ST_73 : Operation 674 [2/9] (7.68ns)   --->   "%tmp_i_i19_i = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 674 'fexp' 'tmp_i_i19_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 675 [3/9] (7.68ns)   --->   "%tmp_i_i20_i = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 675 'fexp' 'tmp_i_i20_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 28> <Delay = 7.68>
ST_74 : Operation 676 [1/9] (7.68ns)   --->   "%tmp_i_i19_i = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 676 'fexp' 'tmp_i_i19_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 677 [2/9] (7.68ns)   --->   "%tmp_i_i20_i = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 677 'fexp' 'tmp_i_i20_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 29> <Delay = 7.68>
ST_75 : Operation 678 [1/1] (5.54ns)   --->   "%tmp_38_i = fpext float %tmp_i_i19_i to double" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 678 'fpext' 'tmp_38_i' <Predicate = (!exitcond_i2_i)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 679 [1/9] (7.68ns)   --->   "%tmp_i_i20_i = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 679 'fexp' 'tmp_i_i20_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 30> <Delay = 8.23>
ST_76 : Operation 680 [5/5] (8.23ns)   --->   "%tmp_39_i = fadd double %tmp_38_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 680 'dadd' 'tmp_39_i' <Predicate = (!exitcond_i2_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 681 [1/1] (5.54ns)   --->   "%tmp_38_1_i = fpext float %tmp_i_i20_i to double" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 681 'fpext' 'tmp_38_1_i' <Predicate = (!exitcond_i2_i)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 31> <Delay = 8.23>
ST_77 : Operation 682 [4/5] (8.23ns)   --->   "%tmp_39_i = fadd double %tmp_38_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 682 'dadd' 'tmp_39_i' <Predicate = (!exitcond_i2_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 683 [5/5] (8.23ns)   --->   "%tmp_39_1_i = fadd double %tmp_38_1_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 683 'dadd' 'tmp_39_1_i' <Predicate = (!exitcond_i2_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 32> <Delay = 8.23>
ST_78 : Operation 684 [3/5] (8.23ns)   --->   "%tmp_39_i = fadd double %tmp_38_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 684 'dadd' 'tmp_39_i' <Predicate = (!exitcond_i2_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 685 [4/5] (8.23ns)   --->   "%tmp_39_1_i = fadd double %tmp_38_1_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 685 'dadd' 'tmp_39_1_i' <Predicate = (!exitcond_i2_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 33> <Delay = 8.23>
ST_79 : Operation 686 [2/5] (8.23ns)   --->   "%tmp_39_i = fadd double %tmp_38_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 686 'dadd' 'tmp_39_i' <Predicate = (!exitcond_i2_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 687 [3/5] (8.23ns)   --->   "%tmp_39_1_i = fadd double %tmp_38_1_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 687 'dadd' 'tmp_39_1_i' <Predicate = (!exitcond_i2_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 34> <Delay = 8.23>
ST_80 : Operation 688 [1/5] (8.23ns)   --->   "%tmp_39_i = fadd double %tmp_38_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 688 'dadd' 'tmp_39_i' <Predicate = (!exitcond_i2_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 689 [2/5] (8.23ns)   --->   "%tmp_39_1_i = fadd double %tmp_38_1_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 689 'dadd' 'tmp_39_1_i' <Predicate = (!exitcond_i2_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 35> <Delay = 8.23>
ST_81 : Operation 690 [11/11] (7.90ns)   --->   "%tmp_19_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 690 'drecip' 'tmp_19_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 691 [1/5] (8.23ns)   --->   "%tmp_39_1_i = fadd double %tmp_38_1_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 691 'dadd' 'tmp_39_1_i' <Predicate = (!exitcond_i2_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 36> <Delay = 7.90>
ST_82 : Operation 692 [10/11] (7.90ns)   --->   "%tmp_19_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 692 'drecip' 'tmp_19_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 693 [11/11] (7.90ns)   --->   "%tmp_20_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 693 'drecip' 'tmp_20_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 37> <Delay = 7.90>
ST_83 : Operation 694 [9/11] (7.90ns)   --->   "%tmp_19_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 694 'drecip' 'tmp_19_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 695 [10/11] (7.90ns)   --->   "%tmp_20_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 695 'drecip' 'tmp_20_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 84 <SV = 38> <Delay = 7.90>
ST_84 : Operation 696 [8/11] (7.90ns)   --->   "%tmp_19_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 696 'drecip' 'tmp_19_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 697 [9/11] (7.90ns)   --->   "%tmp_20_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 697 'drecip' 'tmp_20_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 39> <Delay = 7.90>
ST_85 : Operation 698 [7/11] (7.90ns)   --->   "%tmp_19_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 698 'drecip' 'tmp_19_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 699 [8/11] (7.90ns)   --->   "%tmp_20_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 699 'drecip' 'tmp_20_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 40> <Delay = 7.90>
ST_86 : Operation 700 [6/11] (7.90ns)   --->   "%tmp_19_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 700 'drecip' 'tmp_19_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 701 [7/11] (7.90ns)   --->   "%tmp_20_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 701 'drecip' 'tmp_20_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 41> <Delay = 7.90>
ST_87 : Operation 702 [5/11] (7.90ns)   --->   "%tmp_19_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 702 'drecip' 'tmp_19_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 703 [6/11] (7.90ns)   --->   "%tmp_20_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 703 'drecip' 'tmp_20_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 42> <Delay = 7.90>
ST_88 : Operation 704 [4/11] (7.90ns)   --->   "%tmp_19_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 704 'drecip' 'tmp_19_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 705 [5/11] (7.90ns)   --->   "%tmp_20_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 705 'drecip' 'tmp_20_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 43> <Delay = 7.90>
ST_89 : Operation 706 [3/11] (7.90ns)   --->   "%tmp_19_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 706 'drecip' 'tmp_19_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 707 [4/11] (7.90ns)   --->   "%tmp_20_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 707 'drecip' 'tmp_20_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 44> <Delay = 7.90>
ST_90 : Operation 708 [2/11] (7.90ns)   --->   "%tmp_19_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 708 'drecip' 'tmp_19_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 709 [3/11] (7.90ns)   --->   "%tmp_20_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 709 'drecip' 'tmp_20_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 45> <Delay = 7.90>
ST_91 : Operation 710 [1/11] (7.90ns)   --->   "%tmp_19_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 710 'drecip' 'tmp_19_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 711 [2/11] (7.90ns)   --->   "%tmp_20_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 711 'drecip' 'tmp_20_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 92 <SV = 46> <Delay = 7.90>
ST_92 : Operation 712 [1/1] (6.50ns)   --->   "%tmp_41_i = fptrunc double %tmp_19_i to float" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 712 'fptrunc' 'tmp_41_i' <Predicate = (!exitcond_i2_i)> <Delay = 6.50> <Core = "Double2Float">   --->   Core 122 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 713 [1/11] (7.90ns)   --->   "%tmp_20_i = call double @_ssdm_op_DRecip.f64(double %tmp_39_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 713 'drecip' 'tmp_20_i' <Predicate = (!exitcond_i2_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 93 <SV = 47> <Delay = 6.50>
ST_93 : Operation 714 [1/1] (2.32ns)   --->   "store float %tmp_41_i, float* %gate_i_0_addr_2, align 8" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 714 'store' <Predicate = (!exitcond_i2_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_93 : Operation 715 [1/1] (6.50ns)   --->   "%tmp_41_1_i = fptrunc double %tmp_20_i to float" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 715 'fptrunc' 'tmp_41_1_i' <Predicate = (!exitcond_i2_i)> <Delay = 6.50> <Core = "Double2Float">   --->   Core 122 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 48> <Delay = 2.32>
ST_94 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_18_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [lstm_hls/rnn.cpp:14->lstm_hls/rnn.cpp:150]   --->   Operation 716 'specregionbegin' 'tmp_18_i' <Predicate = (!exitcond_i2_i)> <Delay = 0.00>
ST_94 : Operation 717 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [lstm_hls/rnn.cpp:16->lstm_hls/rnn.cpp:150]   --->   Operation 717 'specpipeline' <Predicate = (!exitcond_i2_i)> <Delay = 0.00>
ST_94 : Operation 718 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_18_i)" [lstm_hls/rnn.cpp:19->lstm_hls/rnn.cpp:150]   --->   Operation 718 'specregionend' 'empty_64' <Predicate = (!exitcond_i2_i)> <Delay = 0.00>
ST_94 : Operation 719 [1/1] (2.32ns)   --->   "store float %tmp_41_1_i, float* %gate_i_1_addr_2, align 4" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150]   --->   Operation 719 'store' <Predicate = (!exitcond_i2_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_94 : Operation 720 [1/1] (0.00ns)   --->   "br label %geva.exit33.i" [lstm_hls/rnn.cpp:14->lstm_hls/rnn.cpp:150]   --->   Operation 720 'br' <Predicate = (!exitcond_i2_i)> <Delay = 0.00>

State 95 <SV = 19> <Delay = 1.86>
ST_95 : Operation 721 [2/2] (1.86ns)   --->   "call fastcc void @gemvm_lstm([16 x float]* %stat_C_0, [16 x float]* %stat_C_1, [32 x float]* @Weight0_c_0_0, [32 x float]* @Weight0_c_0_1, [32 x float]* @Weight0_c_0_2, [32 x float]* @Weight0_c_0_3, [32 x float]* @Weight0_c_0_4, [32 x float]* @Weight0_c_0_5, [32 x float]* @Weight0_c_0_6, [32 x float]* @Weight0_c_0_7, [32 x float]* @Weight0_c_0_8, [32 x float]* @Weight0_c_0_9, [32 x float]* @Weight0_c_0_10, [32 x float]* @Weight0_c_0_11, [32 x float]* @Weight0_c_0_12, [32 x float]* @Weight0_c_0_13, [32 x float]* @Weight0_c_0_14, [32 x float]* @Weight0_c_0_15, [32 x float]* @Weight0_c_0_16, [32 x float]* @Weight0_c_0_17, [32 x float]* @Weight0_c_0_18, [32 x float]* @Weight0_c_0_19, [32 x float]* @Weight0_c_1_0, [32 x float]* @Weight0_c_1_1, [32 x float]* @Weight0_c_1_2, [32 x float]* @Weight0_c_1_3, [32 x float]* @Weight0_c_1_4, [32 x float]* @Weight0_c_1_5, [32 x float]* @Weight0_c_1_6, [32 x float]* @Weight0_c_1_7, [32 x float]* @Weight0_c_1_8, [32 x float]* @Weight0_c_1_9, [32 x float]* @Weight0_c_1_10, [32 x float]* @Weight0_c_1_11, [32 x float]* @Weight0_c_1_12, [32 x float]* @Weight0_c_1_13, [32 x float]* @Weight0_c_1_14, [32 x float]* @Weight0_c_1_15, [32 x float]* @Weight0_c_1_16, [32 x float]* @Weight0_c_1_17, [32 x float]* @Weight0_c_1_18, [32 x float]* @Weight0_c_1_19, [20 x float]* %vec_i_0, [20 x float]* %vec_i_1)" [lstm_hls/rnn.cpp:153]   --->   Operation 721 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 96 <SV = 20> <Delay = 1.76>
ST_96 : Operation 722 [1/2] (0.00ns)   --->   "call fastcc void @gemvm_lstm([16 x float]* %stat_C_0, [16 x float]* %stat_C_1, [32 x float]* @Weight0_c_0_0, [32 x float]* @Weight0_c_0_1, [32 x float]* @Weight0_c_0_2, [32 x float]* @Weight0_c_0_3, [32 x float]* @Weight0_c_0_4, [32 x float]* @Weight0_c_0_5, [32 x float]* @Weight0_c_0_6, [32 x float]* @Weight0_c_0_7, [32 x float]* @Weight0_c_0_8, [32 x float]* @Weight0_c_0_9, [32 x float]* @Weight0_c_0_10, [32 x float]* @Weight0_c_0_11, [32 x float]* @Weight0_c_0_12, [32 x float]* @Weight0_c_0_13, [32 x float]* @Weight0_c_0_14, [32 x float]* @Weight0_c_0_15, [32 x float]* @Weight0_c_0_16, [32 x float]* @Weight0_c_0_17, [32 x float]* @Weight0_c_0_18, [32 x float]* @Weight0_c_0_19, [32 x float]* @Weight0_c_1_0, [32 x float]* @Weight0_c_1_1, [32 x float]* @Weight0_c_1_2, [32 x float]* @Weight0_c_1_3, [32 x float]* @Weight0_c_1_4, [32 x float]* @Weight0_c_1_5, [32 x float]* @Weight0_c_1_6, [32 x float]* @Weight0_c_1_7, [32 x float]* @Weight0_c_1_8, [32 x float]* @Weight0_c_1_9, [32 x float]* @Weight0_c_1_10, [32 x float]* @Weight0_c_1_11, [32 x float]* @Weight0_c_1_12, [32 x float]* @Weight0_c_1_13, [32 x float]* @Weight0_c_1_14, [32 x float]* @Weight0_c_1_15, [32 x float]* @Weight0_c_1_16, [32 x float]* @Weight0_c_1_17, [32 x float]* @Weight0_c_1_18, [32 x float]* @Weight0_c_1_19, [20 x float]* %vec_i_0, [20 x float]* %vec_i_1)" [lstm_hls/rnn.cpp:153]   --->   Operation 722 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_96 : Operation 723 [1/1] (1.76ns)   --->   "br label %13" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:154]   --->   Operation 723 'br' <Predicate = true> <Delay = 1.76>

State 97 <SV = 21> <Delay = 3.25>
ST_97 : Operation 724 [1/1] (0.00ns)   --->   "%i_0_i5_i = phi i6 [ 0, %sigmoid.exit46.i ], [ %i_6_1_i, %14 ]" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:154]   --->   Operation 724 'phi' 'i_0_i5_i' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 725 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 725 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 726 [1/1] (1.42ns)   --->   "%exitcond8_i = icmp eq i6 %i_0_i5_i, -32" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:154]   --->   Operation 726 'icmp' 'exitcond8_i' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 727 [1/1] (0.00ns)   --->   "br i1 %exitcond8_i, label %geva.exit29.i.preheader, label %14" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:154]   --->   Operation 727 'br' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 728 [1/1] (0.00ns)   --->   "%newIndex26_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0_i5_i, i32 1, i32 5)" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154]   --->   Operation 728 'partselect' 'newIndex26_i' <Predicate = (!exitcond8_i)> <Delay = 0.00>
ST_97 : Operation 729 [1/1] (0.00ns)   --->   "%newIndex27_i = zext i5 %newIndex26_i to i64" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154]   --->   Operation 729 'zext' 'newIndex27_i' <Predicate = (!exitcond8_i)> <Delay = 0.00>
ST_97 : Operation 730 [1/1] (0.00ns)   --->   "%Bias0_c_0_addr = getelementptr [16 x float]* @Bias0_c_0, i64 0, i64 %newIndex27_i" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154]   --->   Operation 730 'getelementptr' 'Bias0_c_0_addr' <Predicate = (!exitcond8_i)> <Delay = 0.00>
ST_97 : Operation 731 [2/2] (3.25ns)   --->   "%Bias0_c_0_load = load float* %Bias0_c_0_addr, align 8" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154]   --->   Operation 731 'load' 'Bias0_c_0_load' <Predicate = (!exitcond8_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_97 : Operation 732 [1/1] (0.00ns)   --->   "%stat_C_0_addr_1 = getelementptr [16 x float]* %stat_C_0, i64 0, i64 %newIndex27_i" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154]   --->   Operation 732 'getelementptr' 'stat_C_0_addr_1' <Predicate = (!exitcond8_i)> <Delay = 0.00>
ST_97 : Operation 733 [2/2] (2.32ns)   --->   "%stat_C_0_load = load float* %stat_C_0_addr_1, align 8" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154]   --->   Operation 733 'load' 'stat_C_0_load' <Predicate = (!exitcond8_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_97 : Operation 734 [1/1] (0.00ns)   --->   "%Bias0_c_1_addr = getelementptr [16 x float]* @Bias0_c_1, i64 0, i64 %newIndex27_i" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154]   --->   Operation 734 'getelementptr' 'Bias0_c_1_addr' <Predicate = (!exitcond8_i)> <Delay = 0.00>
ST_97 : Operation 735 [2/2] (3.25ns)   --->   "%Bias0_c_1_load = load float* %Bias0_c_1_addr, align 4" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154]   --->   Operation 735 'load' 'Bias0_c_1_load' <Predicate = (!exitcond8_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_97 : Operation 736 [1/1] (0.00ns)   --->   "%stat_C_1_addr_1 = getelementptr [16 x float]* %stat_C_1, i64 0, i64 %newIndex27_i" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154]   --->   Operation 736 'getelementptr' 'stat_C_1_addr_1' <Predicate = (!exitcond8_i)> <Delay = 0.00>
ST_97 : Operation 737 [2/2] (2.32ns)   --->   "%stat_C_1_load = load float* %stat_C_1_addr_1, align 4" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154]   --->   Operation 737 'load' 'stat_C_1_load' <Predicate = (!exitcond8_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_97 : Operation 738 [1/1] (1.82ns)   --->   "%i_6_1_i = add i6 %i_0_i5_i, 2" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:154]   --->   Operation 738 'add' 'i_6_1_i' <Predicate = (!exitcond8_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 22> <Delay = 3.25>
ST_98 : Operation 739 [1/2] (3.25ns)   --->   "%Bias0_c_0_load = load float* %Bias0_c_0_addr, align 8" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154]   --->   Operation 739 'load' 'Bias0_c_0_load' <Predicate = (!exitcond8_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_98 : Operation 740 [1/2] (2.32ns)   --->   "%stat_C_0_load = load float* %stat_C_0_addr_1, align 8" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154]   --->   Operation 740 'load' 'stat_C_0_load' <Predicate = (!exitcond8_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_98 : Operation 741 [1/2] (3.25ns)   --->   "%Bias0_c_1_load = load float* %Bias0_c_1_addr, align 4" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154]   --->   Operation 741 'load' 'Bias0_c_1_load' <Predicate = (!exitcond8_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_98 : Operation 742 [1/2] (2.32ns)   --->   "%stat_C_1_load = load float* %stat_C_1_addr_1, align 4" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154]   --->   Operation 742 'load' 'stat_C_1_load' <Predicate = (!exitcond8_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 99 <SV = 23> <Delay = 7.25>
ST_99 : Operation 743 [5/5] (7.25ns)   --->   "%tmp_44_i = fadd float %stat_C_0_load, %Bias0_c_0_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154]   --->   Operation 743 'fadd' 'tmp_44_i' <Predicate = (!exitcond8_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 744 [5/5] (7.25ns)   --->   "%tmp_44_1_i = fadd float %stat_C_1_load, %Bias0_c_1_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154]   --->   Operation 744 'fadd' 'tmp_44_1_i' <Predicate = (!exitcond8_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 24> <Delay = 7.25>
ST_100 : Operation 745 [4/5] (7.25ns)   --->   "%tmp_44_i = fadd float %stat_C_0_load, %Bias0_c_0_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154]   --->   Operation 745 'fadd' 'tmp_44_i' <Predicate = (!exitcond8_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 746 [4/5] (7.25ns)   --->   "%tmp_44_1_i = fadd float %stat_C_1_load, %Bias0_c_1_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154]   --->   Operation 746 'fadd' 'tmp_44_1_i' <Predicate = (!exitcond8_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 25> <Delay = 7.25>
ST_101 : Operation 747 [3/5] (7.25ns)   --->   "%tmp_44_i = fadd float %stat_C_0_load, %Bias0_c_0_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154]   --->   Operation 747 'fadd' 'tmp_44_i' <Predicate = (!exitcond8_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 748 [3/5] (7.25ns)   --->   "%tmp_44_1_i = fadd float %stat_C_1_load, %Bias0_c_1_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154]   --->   Operation 748 'fadd' 'tmp_44_1_i' <Predicate = (!exitcond8_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 26> <Delay = 7.25>
ST_102 : Operation 749 [2/5] (7.25ns)   --->   "%tmp_44_i = fadd float %stat_C_0_load, %Bias0_c_0_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154]   --->   Operation 749 'fadd' 'tmp_44_i' <Predicate = (!exitcond8_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 750 [2/5] (7.25ns)   --->   "%tmp_44_1_i = fadd float %stat_C_1_load, %Bias0_c_1_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154]   --->   Operation 750 'fadd' 'tmp_44_1_i' <Predicate = (!exitcond8_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 27> <Delay = 7.25>
ST_103 : Operation 751 [1/5] (7.25ns)   --->   "%tmp_44_i = fadd float %stat_C_0_load, %Bias0_c_0_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154]   --->   Operation 751 'fadd' 'tmp_44_i' <Predicate = (!exitcond8_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 752 [1/5] (7.25ns)   --->   "%tmp_44_1_i = fadd float %stat_C_1_load, %Bias0_c_1_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154]   --->   Operation 752 'fadd' 'tmp_44_1_i' <Predicate = (!exitcond8_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 28> <Delay = 2.32>
ST_104 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_21_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:154]   --->   Operation 753 'specregionbegin' 'tmp_21_i' <Predicate = (!exitcond8_i)> <Delay = 0.00>
ST_104 : Operation 754 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [lstm_hls/rnn.cpp:42->lstm_hls/rnn.cpp:154]   --->   Operation 754 'specpipeline' <Predicate = (!exitcond8_i)> <Delay = 0.00>
ST_104 : Operation 755 [1/1] (2.32ns)   --->   "store float %tmp_44_i, float* %stat_C_0_addr_1, align 8" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154]   --->   Operation 755 'store' <Predicate = (!exitcond8_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_104 : Operation 756 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_21_i)" [lstm_hls/rnn.cpp:44->lstm_hls/rnn.cpp:154]   --->   Operation 756 'specregionend' 'empty_66' <Predicate = (!exitcond8_i)> <Delay = 0.00>
ST_104 : Operation 757 [1/1] (2.32ns)   --->   "store float %tmp_44_1_i, float* %stat_C_1_addr_1, align 4" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154]   --->   Operation 757 'store' <Predicate = (!exitcond8_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_104 : Operation 758 [1/1] (0.00ns)   --->   "br label %13" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:154]   --->   Operation 758 'br' <Predicate = (!exitcond8_i)> <Delay = 0.00>

State 105 <SV = 22> <Delay = 1.76>
ST_105 : Operation 759 [1/1] (1.76ns)   --->   "br label %geva.exit29.i"   --->   Operation 759 'br' <Predicate = true> <Delay = 1.76>

State 106 <SV = 23> <Delay = 2.41>
ST_106 : Operation 760 [1/1] (0.00ns)   --->   "%i_0_i6_i = phi i6 [ %i_7_1_i, %15 ], [ 0, %geva.exit29.i.preheader ]" [lstm_hls/rnn.cpp:26->lstm_hls/rnn.cpp:155]   --->   Operation 760 'phi' 'i_0_i6_i' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 761 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 761 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 762 [1/1] (1.42ns)   --->   "%exitcond_i3_i = icmp eq i6 %i_0_i6_i, -32" [lstm_hls/rnn.cpp:26->lstm_hls/rnn.cpp:155]   --->   Operation 762 'icmp' 'exitcond_i3_i' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 763 [1/1] (0.00ns)   --->   "br i1 %exitcond_i3_i, label %tanh.exit.i, label %15" [lstm_hls/rnn.cpp:26->lstm_hls/rnn.cpp:155]   --->   Operation 763 'br' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 764 [1/1] (0.00ns)   --->   "%newIndex28_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0_i6_i, i32 1, i32 5)" [lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 764 'partselect' 'newIndex28_i' <Predicate = (!exitcond_i3_i)> <Delay = 0.00>
ST_106 : Operation 765 [1/1] (0.00ns)   --->   "%newIndex29_i = zext i5 %newIndex28_i to i64" [lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 765 'zext' 'newIndex29_i' <Predicate = (!exitcond_i3_i)> <Delay = 0.00>
ST_106 : Operation 766 [1/1] (0.00ns)   --->   "%stat_C_0_addr_2 = getelementptr [16 x float]* %stat_C_0, i64 0, i64 %newIndex29_i" [lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 766 'getelementptr' 'stat_C_0_addr_2' <Predicate = (!exitcond_i3_i)> <Delay = 0.00>
ST_106 : Operation 767 [2/2] (2.32ns)   --->   "%stat_C_0_load_1 = load float* %stat_C_0_addr_2, align 8" [lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 767 'load' 'stat_C_0_load_1' <Predicate = (!exitcond_i3_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_106 : Operation 768 [1/1] (0.00ns)   --->   "%stat_C_1_addr_2 = getelementptr [16 x float]* %stat_C_1, i64 0, i64 %newIndex29_i" [lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 768 'getelementptr' 'stat_C_1_addr_2' <Predicate = (!exitcond_i3_i)> <Delay = 0.00>
ST_106 : Operation 769 [2/2] (2.32ns)   --->   "%stat_C_1_load_1 = load float* %stat_C_1_addr_2, align 4" [lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 769 'load' 'stat_C_1_load_1' <Predicate = (!exitcond_i3_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 107 <SV = 24> <Delay = 2.32>
ST_107 : Operation 770 [1/2] (2.32ns)   --->   "%stat_C_0_load_1 = load float* %stat_C_0_addr_2, align 8" [lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 770 'load' 'stat_C_0_load_1' <Predicate = (!exitcond_i3_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_107 : Operation 771 [1/2] (2.32ns)   --->   "%stat_C_1_load_1 = load float* %stat_C_1_addr_2, align 4" [lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 771 'load' 'stat_C_1_load_1' <Predicate = (!exitcond_i3_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_107 : Operation 772 [1/1] (1.82ns)   --->   "%i_7_1_i = add i6 %i_0_i6_i, 2" [lstm_hls/rnn.cpp:26->lstm_hls/rnn.cpp:155]   --->   Operation 772 'add' 'i_7_1_i' <Predicate = (!exitcond_i3_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 25> <Delay = 8.75>
ST_108 : Operation 773 [59/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 773 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 109 <SV = 26> <Delay = 8.75>
ST_109 : Operation 774 [58/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 774 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_109 : Operation 775 [59/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 775 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 110 <SV = 27> <Delay = 8.75>
ST_110 : Operation 776 [57/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 776 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_110 : Operation 777 [58/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 777 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 111 <SV = 28> <Delay = 8.75>
ST_111 : Operation 778 [56/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 778 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_111 : Operation 779 [57/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 779 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 112 <SV = 29> <Delay = 8.75>
ST_112 : Operation 780 [55/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 780 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_112 : Operation 781 [56/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 781 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 113 <SV = 30> <Delay = 8.75>
ST_113 : Operation 782 [54/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 782 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_113 : Operation 783 [55/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 783 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 114 <SV = 31> <Delay = 8.75>
ST_114 : Operation 784 [53/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 784 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_114 : Operation 785 [54/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 785 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 115 <SV = 32> <Delay = 8.75>
ST_115 : Operation 786 [52/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 786 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_115 : Operation 787 [53/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 787 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 116 <SV = 33> <Delay = 8.75>
ST_116 : Operation 788 [51/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 788 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_116 : Operation 789 [52/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 789 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 117 <SV = 34> <Delay = 8.75>
ST_117 : Operation 790 [50/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 790 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_117 : Operation 791 [51/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 791 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 118 <SV = 35> <Delay = 8.75>
ST_118 : Operation 792 [49/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 792 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_118 : Operation 793 [50/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 793 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 119 <SV = 36> <Delay = 8.75>
ST_119 : Operation 794 [48/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 794 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_119 : Operation 795 [49/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 795 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 120 <SV = 37> <Delay = 8.75>
ST_120 : Operation 796 [47/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 796 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_120 : Operation 797 [48/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 797 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 121 <SV = 38> <Delay = 8.75>
ST_121 : Operation 798 [46/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 798 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_121 : Operation 799 [47/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 799 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 122 <SV = 39> <Delay = 8.75>
ST_122 : Operation 800 [45/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 800 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_122 : Operation 801 [46/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 801 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 123 <SV = 40> <Delay = 8.75>
ST_123 : Operation 802 [44/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 802 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_123 : Operation 803 [45/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 803 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 124 <SV = 41> <Delay = 8.75>
ST_124 : Operation 804 [43/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 804 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_124 : Operation 805 [44/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 805 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 125 <SV = 42> <Delay = 8.75>
ST_125 : Operation 806 [42/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 806 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_125 : Operation 807 [43/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 807 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 126 <SV = 43> <Delay = 8.75>
ST_126 : Operation 808 [41/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 808 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_126 : Operation 809 [42/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 809 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 127 <SV = 44> <Delay = 8.75>
ST_127 : Operation 810 [40/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 810 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_127 : Operation 811 [41/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 811 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 128 <SV = 45> <Delay = 8.75>
ST_128 : Operation 812 [39/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 812 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_128 : Operation 813 [40/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 813 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 129 <SV = 46> <Delay = 8.75>
ST_129 : Operation 814 [38/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 814 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_129 : Operation 815 [39/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 815 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 130 <SV = 47> <Delay = 8.75>
ST_130 : Operation 816 [37/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 816 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_130 : Operation 817 [38/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 817 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 131 <SV = 48> <Delay = 8.75>
ST_131 : Operation 818 [36/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 818 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_131 : Operation 819 [37/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 819 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 132 <SV = 49> <Delay = 8.75>
ST_132 : Operation 820 [35/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 820 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_132 : Operation 821 [36/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 821 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 133 <SV = 50> <Delay = 8.75>
ST_133 : Operation 822 [34/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 822 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_133 : Operation 823 [35/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 823 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 134 <SV = 51> <Delay = 8.75>
ST_134 : Operation 824 [33/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 824 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_134 : Operation 825 [34/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 825 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 135 <SV = 52> <Delay = 8.75>
ST_135 : Operation 826 [32/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 826 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_135 : Operation 827 [33/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 827 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 136 <SV = 53> <Delay = 8.75>
ST_136 : Operation 828 [31/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 828 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_136 : Operation 829 [32/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 829 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 137 <SV = 54> <Delay = 8.75>
ST_137 : Operation 830 [30/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 830 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_137 : Operation 831 [31/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 831 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 138 <SV = 55> <Delay = 8.75>
ST_138 : Operation 832 [29/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 832 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_138 : Operation 833 [30/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 833 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 139 <SV = 56> <Delay = 8.75>
ST_139 : Operation 834 [28/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 834 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_139 : Operation 835 [29/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 835 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 140 <SV = 57> <Delay = 8.75>
ST_140 : Operation 836 [27/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 836 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_140 : Operation 837 [28/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 837 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 141 <SV = 58> <Delay = 8.75>
ST_141 : Operation 838 [26/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 838 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_141 : Operation 839 [27/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 839 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 142 <SV = 59> <Delay = 8.75>
ST_142 : Operation 840 [25/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 840 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_142 : Operation 841 [26/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 841 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 143 <SV = 60> <Delay = 8.75>
ST_143 : Operation 842 [24/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 842 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_143 : Operation 843 [25/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 843 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 144 <SV = 61> <Delay = 8.75>
ST_144 : Operation 844 [23/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 844 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_144 : Operation 845 [24/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 845 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 145 <SV = 62> <Delay = 8.75>
ST_145 : Operation 846 [22/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 846 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_145 : Operation 847 [23/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 847 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 146 <SV = 63> <Delay = 8.75>
ST_146 : Operation 848 [21/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 848 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_146 : Operation 849 [22/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 849 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 147 <SV = 64> <Delay = 8.75>
ST_147 : Operation 850 [20/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 850 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_147 : Operation 851 [21/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 851 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 148 <SV = 65> <Delay = 8.75>
ST_148 : Operation 852 [19/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 852 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_148 : Operation 853 [20/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 853 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 149 <SV = 66> <Delay = 8.75>
ST_149 : Operation 854 [18/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 854 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_149 : Operation 855 [19/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 855 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 150 <SV = 67> <Delay = 8.75>
ST_150 : Operation 856 [17/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 856 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_150 : Operation 857 [18/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 857 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 151 <SV = 68> <Delay = 8.75>
ST_151 : Operation 858 [16/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 858 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_151 : Operation 859 [17/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 859 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 152 <SV = 69> <Delay = 8.75>
ST_152 : Operation 860 [15/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 860 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_152 : Operation 861 [16/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 861 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 153 <SV = 70> <Delay = 8.75>
ST_153 : Operation 862 [14/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 862 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_153 : Operation 863 [15/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 863 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 154 <SV = 71> <Delay = 8.75>
ST_154 : Operation 864 [13/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 864 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_154 : Operation 865 [14/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 865 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 155 <SV = 72> <Delay = 8.75>
ST_155 : Operation 866 [12/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 866 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_155 : Operation 867 [13/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 867 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 156 <SV = 73> <Delay = 8.75>
ST_156 : Operation 868 [11/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 868 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_156 : Operation 869 [12/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 869 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 157 <SV = 74> <Delay = 8.75>
ST_157 : Operation 870 [10/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 870 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_157 : Operation 871 [11/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 871 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 158 <SV = 75> <Delay = 8.75>
ST_158 : Operation 872 [9/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 872 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_158 : Operation 873 [10/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 873 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 159 <SV = 76> <Delay = 8.75>
ST_159 : Operation 874 [8/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 874 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_159 : Operation 875 [9/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 875 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 160 <SV = 77> <Delay = 8.75>
ST_160 : Operation 876 [7/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 876 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_160 : Operation 877 [8/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 877 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 161 <SV = 78> <Delay = 8.75>
ST_161 : Operation 878 [6/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 878 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_161 : Operation 879 [7/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 879 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 162 <SV = 79> <Delay = 8.75>
ST_162 : Operation 880 [5/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 880 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_162 : Operation 881 [6/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 881 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 163 <SV = 80> <Delay = 8.75>
ST_163 : Operation 882 [4/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 882 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_163 : Operation 883 [5/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 883 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 164 <SV = 81> <Delay = 8.75>
ST_164 : Operation 884 [3/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 884 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_164 : Operation 885 [4/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 885 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 165 <SV = 82> <Delay = 8.75>
ST_165 : Operation 886 [2/59] (8.75ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 886 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_165 : Operation 887 [3/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 887 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 166 <SV = 83> <Delay = 8.75>
ST_166 : Operation 888 [1/59] (2.89ns)   --->   "%tmp_i_i21_i = call fastcc float @"generic_tanh<float>"(float %stat_C_0_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 888 'call' 'tmp_i_i21_i' <Predicate = (!exitcond_i3_i)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_166 : Operation 889 [1/1] (2.32ns)   --->   "store float %tmp_i_i21_i, float* %stat_C_0_addr_2, align 8" [lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 889 'store' <Predicate = (!exitcond_i3_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_166 : Operation 890 [2/59] (8.75ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 890 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 167 <SV = 84> <Delay = 5.22>
ST_167 : Operation 891 [1/1] (0.00ns)   --->   "%tmp_22_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [lstm_hls/rnn.cpp:26->lstm_hls/rnn.cpp:155]   --->   Operation 891 'specregionbegin' 'tmp_22_i' <Predicate = (!exitcond_i3_i)> <Delay = 0.00>
ST_167 : Operation 892 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:155]   --->   Operation 892 'specpipeline' <Predicate = (!exitcond_i3_i)> <Delay = 0.00>
ST_167 : Operation 893 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_22_i)" [lstm_hls/rnn.cpp:31->lstm_hls/rnn.cpp:155]   --->   Operation 893 'specregionend' 'empty_68' <Predicate = (!exitcond_i3_i)> <Delay = 0.00>
ST_167 : Operation 894 [1/59] (2.89ns)   --->   "%tmp_i_i22_i = call fastcc float @"generic_tanh<float>"(float %stat_C_1_load_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 894 'call' 'tmp_i_i22_i' <Predicate = (!exitcond_i3_i)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_167 : Operation 895 [1/1] (2.32ns)   --->   "store float %tmp_i_i22_i, float* %stat_C_1_addr_2, align 4" [lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155]   --->   Operation 895 'store' <Predicate = (!exitcond_i3_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_167 : Operation 896 [1/1] (0.00ns)   --->   "br label %geva.exit29.i" [lstm_hls/rnn.cpp:26->lstm_hls/rnn.cpp:155]   --->   Operation 896 'br' <Predicate = (!exitcond_i3_i)> <Delay = 0.00>

State 168 <SV = 24> <Delay = 1.86>
ST_168 : Operation 897 [2/2] (1.86ns)   --->   "call fastcc void @gemvm_lstm([16 x float]* %gate_o_0, [16 x float]* %gate_o_1, [32 x float]* @Weight0_o_0_0, [32 x float]* @Weight0_o_0_1, [32 x float]* @Weight0_o_0_2, [32 x float]* @Weight0_o_0_3, [32 x float]* @Weight0_o_0_4, [32 x float]* @Weight0_o_0_5, [32 x float]* @Weight0_o_0_6, [32 x float]* @Weight0_o_0_7, [32 x float]* @Weight0_o_0_8, [32 x float]* @Weight0_o_0_9, [32 x float]* @Weight0_o_0_10, [32 x float]* @Weight0_o_0_11, [32 x float]* @Weight0_o_0_12, [32 x float]* @Weight0_o_0_13, [32 x float]* @Weight0_o_0_14, [32 x float]* @Weight0_o_0_15, [32 x float]* @Weight0_o_0_16, [32 x float]* @Weight0_o_0_17, [32 x float]* @Weight0_o_0_18, [32 x float]* @Weight0_o_0_19, [32 x float]* @Weight0_o_1_0, [32 x float]* @Weight0_o_1_1, [32 x float]* @Weight0_o_1_2, [32 x float]* @Weight0_o_1_3, [32 x float]* @Weight0_o_1_4, [32 x float]* @Weight0_o_1_5, [32 x float]* @Weight0_o_1_6, [32 x float]* @Weight0_o_1_7, [32 x float]* @Weight0_o_1_8, [32 x float]* @Weight0_o_1_9, [32 x float]* @Weight0_o_1_10, [32 x float]* @Weight0_o_1_11, [32 x float]* @Weight0_o_1_12, [32 x float]* @Weight0_o_1_13, [32 x float]* @Weight0_o_1_14, [32 x float]* @Weight0_o_1_15, [32 x float]* @Weight0_o_1_16, [32 x float]* @Weight0_o_1_17, [32 x float]* @Weight0_o_1_18, [32 x float]* @Weight0_o_1_19, [20 x float]* %vec_i_0, [20 x float]* %vec_i_1)" [lstm_hls/rnn.cpp:158]   --->   Operation 897 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 169 <SV = 25> <Delay = 1.76>
ST_169 : Operation 898 [1/2] (0.00ns)   --->   "call fastcc void @gemvm_lstm([16 x float]* %gate_o_0, [16 x float]* %gate_o_1, [32 x float]* @Weight0_o_0_0, [32 x float]* @Weight0_o_0_1, [32 x float]* @Weight0_o_0_2, [32 x float]* @Weight0_o_0_3, [32 x float]* @Weight0_o_0_4, [32 x float]* @Weight0_o_0_5, [32 x float]* @Weight0_o_0_6, [32 x float]* @Weight0_o_0_7, [32 x float]* @Weight0_o_0_8, [32 x float]* @Weight0_o_0_9, [32 x float]* @Weight0_o_0_10, [32 x float]* @Weight0_o_0_11, [32 x float]* @Weight0_o_0_12, [32 x float]* @Weight0_o_0_13, [32 x float]* @Weight0_o_0_14, [32 x float]* @Weight0_o_0_15, [32 x float]* @Weight0_o_0_16, [32 x float]* @Weight0_o_0_17, [32 x float]* @Weight0_o_0_18, [32 x float]* @Weight0_o_0_19, [32 x float]* @Weight0_o_1_0, [32 x float]* @Weight0_o_1_1, [32 x float]* @Weight0_o_1_2, [32 x float]* @Weight0_o_1_3, [32 x float]* @Weight0_o_1_4, [32 x float]* @Weight0_o_1_5, [32 x float]* @Weight0_o_1_6, [32 x float]* @Weight0_o_1_7, [32 x float]* @Weight0_o_1_8, [32 x float]* @Weight0_o_1_9, [32 x float]* @Weight0_o_1_10, [32 x float]* @Weight0_o_1_11, [32 x float]* @Weight0_o_1_12, [32 x float]* @Weight0_o_1_13, [32 x float]* @Weight0_o_1_14, [32 x float]* @Weight0_o_1_15, [32 x float]* @Weight0_o_1_16, [32 x float]* @Weight0_o_1_17, [32 x float]* @Weight0_o_1_18, [32 x float]* @Weight0_o_1_19, [20 x float]* %vec_i_0, [20 x float]* %vec_i_1)" [lstm_hls/rnn.cpp:158]   --->   Operation 898 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_169 : Operation 899 [1/1] (1.76ns)   --->   "br label %16" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:159]   --->   Operation 899 'br' <Predicate = true> <Delay = 1.76>

State 170 <SV = 26> <Delay = 3.25>
ST_170 : Operation 900 [1/1] (0.00ns)   --->   "%i_0_i7_i = phi i6 [ 0, %tanh.exit.i ], [ %i_8_1_i, %17 ]" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:159]   --->   Operation 900 'phi' 'i_0_i7_i' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 901 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 901 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 902 [1/1] (1.42ns)   --->   "%exitcond7_i = icmp eq i6 %i_0_i7_i, -32" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:159]   --->   Operation 902 'icmp' 'exitcond7_i' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 903 [1/1] (0.00ns)   --->   "br i1 %exitcond7_i, label %geva.exit25.i.preheader, label %17" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:159]   --->   Operation 903 'br' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 904 [1/1] (0.00ns)   --->   "%newIndex30_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0_i7_i, i32 1, i32 5)" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159]   --->   Operation 904 'partselect' 'newIndex30_i' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_170 : Operation 905 [1/1] (0.00ns)   --->   "%newIndex31_i = zext i5 %newIndex30_i to i64" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159]   --->   Operation 905 'zext' 'newIndex31_i' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_170 : Operation 906 [1/1] (0.00ns)   --->   "%Bias0_o_0_addr = getelementptr [16 x float]* @Bias0_o_0, i64 0, i64 %newIndex31_i" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159]   --->   Operation 906 'getelementptr' 'Bias0_o_0_addr' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_170 : Operation 907 [2/2] (3.25ns)   --->   "%Bias0_o_0_load = load float* %Bias0_o_0_addr, align 8" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159]   --->   Operation 907 'load' 'Bias0_o_0_load' <Predicate = (!exitcond7_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_170 : Operation 908 [1/1] (0.00ns)   --->   "%gate_o_0_addr_1 = getelementptr [16 x float]* %gate_o_0, i64 0, i64 %newIndex31_i" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159]   --->   Operation 908 'getelementptr' 'gate_o_0_addr_1' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_170 : Operation 909 [2/2] (2.32ns)   --->   "%gate_o_0_load = load float* %gate_o_0_addr_1, align 8" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159]   --->   Operation 909 'load' 'gate_o_0_load' <Predicate = (!exitcond7_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_170 : Operation 910 [1/1] (0.00ns)   --->   "%Bias0_o_1_addr = getelementptr [16 x float]* @Bias0_o_1, i64 0, i64 %newIndex31_i" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159]   --->   Operation 910 'getelementptr' 'Bias0_o_1_addr' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_170 : Operation 911 [2/2] (3.25ns)   --->   "%Bias0_o_1_load = load float* %Bias0_o_1_addr, align 4" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159]   --->   Operation 911 'load' 'Bias0_o_1_load' <Predicate = (!exitcond7_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_170 : Operation 912 [1/1] (0.00ns)   --->   "%gate_o_1_addr_1 = getelementptr [16 x float]* %gate_o_1, i64 0, i64 %newIndex31_i" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159]   --->   Operation 912 'getelementptr' 'gate_o_1_addr_1' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_170 : Operation 913 [2/2] (2.32ns)   --->   "%gate_o_1_load = load float* %gate_o_1_addr_1, align 4" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159]   --->   Operation 913 'load' 'gate_o_1_load' <Predicate = (!exitcond7_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_170 : Operation 914 [1/1] (1.82ns)   --->   "%i_8_1_i = add i6 %i_0_i7_i, 2" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:159]   --->   Operation 914 'add' 'i_8_1_i' <Predicate = (!exitcond7_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 27> <Delay = 3.25>
ST_171 : Operation 915 [1/2] (3.25ns)   --->   "%Bias0_o_0_load = load float* %Bias0_o_0_addr, align 8" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159]   --->   Operation 915 'load' 'Bias0_o_0_load' <Predicate = (!exitcond7_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_171 : Operation 916 [1/2] (2.32ns)   --->   "%gate_o_0_load = load float* %gate_o_0_addr_1, align 8" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159]   --->   Operation 916 'load' 'gate_o_0_load' <Predicate = (!exitcond7_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_171 : Operation 917 [1/2] (3.25ns)   --->   "%Bias0_o_1_load = load float* %Bias0_o_1_addr, align 4" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159]   --->   Operation 917 'load' 'Bias0_o_1_load' <Predicate = (!exitcond7_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_171 : Operation 918 [1/2] (2.32ns)   --->   "%gate_o_1_load = load float* %gate_o_1_addr_1, align 4" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159]   --->   Operation 918 'load' 'gate_o_1_load' <Predicate = (!exitcond7_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 172 <SV = 28> <Delay = 7.25>
ST_172 : Operation 919 [5/5] (7.25ns)   --->   "%tmp_49_i = fadd float %gate_o_0_load, %Bias0_o_0_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159]   --->   Operation 919 'fadd' 'tmp_49_i' <Predicate = (!exitcond7_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 920 [5/5] (7.25ns)   --->   "%tmp_49_1_i = fadd float %gate_o_1_load, %Bias0_o_1_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159]   --->   Operation 920 'fadd' 'tmp_49_1_i' <Predicate = (!exitcond7_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 29> <Delay = 7.25>
ST_173 : Operation 921 [4/5] (7.25ns)   --->   "%tmp_49_i = fadd float %gate_o_0_load, %Bias0_o_0_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159]   --->   Operation 921 'fadd' 'tmp_49_i' <Predicate = (!exitcond7_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 922 [4/5] (7.25ns)   --->   "%tmp_49_1_i = fadd float %gate_o_1_load, %Bias0_o_1_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159]   --->   Operation 922 'fadd' 'tmp_49_1_i' <Predicate = (!exitcond7_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 30> <Delay = 7.25>
ST_174 : Operation 923 [3/5] (7.25ns)   --->   "%tmp_49_i = fadd float %gate_o_0_load, %Bias0_o_0_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159]   --->   Operation 923 'fadd' 'tmp_49_i' <Predicate = (!exitcond7_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 924 [3/5] (7.25ns)   --->   "%tmp_49_1_i = fadd float %gate_o_1_load, %Bias0_o_1_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159]   --->   Operation 924 'fadd' 'tmp_49_1_i' <Predicate = (!exitcond7_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 31> <Delay = 7.25>
ST_175 : Operation 925 [2/5] (7.25ns)   --->   "%tmp_49_i = fadd float %gate_o_0_load, %Bias0_o_0_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159]   --->   Operation 925 'fadd' 'tmp_49_i' <Predicate = (!exitcond7_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 926 [2/5] (7.25ns)   --->   "%tmp_49_1_i = fadd float %gate_o_1_load, %Bias0_o_1_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159]   --->   Operation 926 'fadd' 'tmp_49_1_i' <Predicate = (!exitcond7_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 32> <Delay = 7.25>
ST_176 : Operation 927 [1/5] (7.25ns)   --->   "%tmp_49_i = fadd float %gate_o_0_load, %Bias0_o_0_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159]   --->   Operation 927 'fadd' 'tmp_49_i' <Predicate = (!exitcond7_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 928 [1/5] (7.25ns)   --->   "%tmp_49_1_i = fadd float %gate_o_1_load, %Bias0_o_1_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159]   --->   Operation 928 'fadd' 'tmp_49_1_i' <Predicate = (!exitcond7_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 33> <Delay = 2.32>
ST_177 : Operation 929 [1/1] (0.00ns)   --->   "%tmp_23_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:159]   --->   Operation 929 'specregionbegin' 'tmp_23_i' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_177 : Operation 930 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [lstm_hls/rnn.cpp:42->lstm_hls/rnn.cpp:159]   --->   Operation 930 'specpipeline' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_177 : Operation 931 [1/1] (2.32ns)   --->   "store float %tmp_49_i, float* %gate_o_0_addr_1, align 8" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159]   --->   Operation 931 'store' <Predicate = (!exitcond7_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_177 : Operation 932 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_23_i)" [lstm_hls/rnn.cpp:44->lstm_hls/rnn.cpp:159]   --->   Operation 932 'specregionend' 'empty_70' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_177 : Operation 933 [1/1] (2.32ns)   --->   "store float %tmp_49_1_i, float* %gate_o_1_addr_1, align 4" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159]   --->   Operation 933 'store' <Predicate = (!exitcond7_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_177 : Operation 934 [1/1] (0.00ns)   --->   "br label %16" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:159]   --->   Operation 934 'br' <Predicate = (!exitcond7_i)> <Delay = 0.00>

State 178 <SV = 27> <Delay = 1.76>
ST_178 : Operation 935 [1/1] (1.76ns)   --->   "br label %geva.exit25.i"   --->   Operation 935 'br' <Predicate = true> <Delay = 1.76>

State 179 <SV = 28> <Delay = 2.41>
ST_179 : Operation 936 [1/1] (0.00ns)   --->   "%i_0_i8_i = phi i6 [ %i_9_1_i, %18 ], [ 0, %geva.exit25.i.preheader ]" [lstm_hls/rnn.cpp:14->lstm_hls/rnn.cpp:160]   --->   Operation 936 'phi' 'i_0_i8_i' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 937 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 937 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 938 [1/1] (1.42ns)   --->   "%exitcond_i4_i = icmp eq i6 %i_0_i8_i, -32" [lstm_hls/rnn.cpp:14->lstm_hls/rnn.cpp:160]   --->   Operation 938 'icmp' 'exitcond_i4_i' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 939 [1/1] (0.00ns)   --->   "br i1 %exitcond_i4_i, label %sigmoid.exit51.i.preheader, label %18" [lstm_hls/rnn.cpp:14->lstm_hls/rnn.cpp:160]   --->   Operation 939 'br' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 940 [1/1] (0.00ns)   --->   "%newIndex32_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0_i8_i, i32 1, i32 5)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 940 'partselect' 'newIndex32_i' <Predicate = (!exitcond_i4_i)> <Delay = 0.00>
ST_179 : Operation 941 [1/1] (0.00ns)   --->   "%newIndex33_i = zext i5 %newIndex32_i to i64" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 941 'zext' 'newIndex33_i' <Predicate = (!exitcond_i4_i)> <Delay = 0.00>
ST_179 : Operation 942 [1/1] (0.00ns)   --->   "%gate_o_0_addr_2 = getelementptr [16 x float]* %gate_o_0, i64 0, i64 %newIndex33_i" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 942 'getelementptr' 'gate_o_0_addr_2' <Predicate = (!exitcond_i4_i)> <Delay = 0.00>
ST_179 : Operation 943 [2/2] (2.32ns)   --->   "%gate_o_0_load_1 = load float* %gate_o_0_addr_2, align 8" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 943 'load' 'gate_o_0_load_1' <Predicate = (!exitcond_i4_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_179 : Operation 944 [1/1] (0.00ns)   --->   "%gate_o_1_addr_2 = getelementptr [16 x float]* %gate_o_1, i64 0, i64 %newIndex33_i" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 944 'getelementptr' 'gate_o_1_addr_2' <Predicate = (!exitcond_i4_i)> <Delay = 0.00>
ST_179 : Operation 945 [2/2] (2.32ns)   --->   "%gate_o_1_load_1 = load float* %gate_o_1_addr_2, align 4" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 945 'load' 'gate_o_1_load_1' <Predicate = (!exitcond_i4_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 180 <SV = 29> <Delay = 2.32>
ST_180 : Operation 946 [1/2] (2.32ns)   --->   "%gate_o_0_load_1 = load float* %gate_o_0_addr_2, align 8" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 946 'load' 'gate_o_0_load_1' <Predicate = (!exitcond_i4_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_180 : Operation 947 [1/2] (2.32ns)   --->   "%gate_o_1_load_1 = load float* %gate_o_1_addr_2, align 4" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 947 'load' 'gate_o_1_load_1' <Predicate = (!exitcond_i4_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_180 : Operation 948 [1/1] (1.82ns)   --->   "%i_9_1_i = add i6 %i_0_i8_i, 2" [lstm_hls/rnn.cpp:14->lstm_hls/rnn.cpp:160]   --->   Operation 948 'add' 'i_9_1_i' <Predicate = (!exitcond_i4_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 30> <Delay = 8.67>
ST_181 : Operation 949 [1/1] (0.00ns)   --->   "%tmp_51_to_int_i = bitcast float %gate_o_0_load_1 to i32" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 949 'bitcast' 'tmp_51_to_int_i' <Predicate = (!exitcond_i4_i)> <Delay = 0.00>
ST_181 : Operation 950 [1/1] (0.99ns)   --->   "%tmp_51_neg_i = xor i32 %tmp_51_to_int_i, -2147483648" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 950 'xor' 'tmp_51_neg_i' <Predicate = (!exitcond_i4_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 951 [1/1] (0.00ns)   --->   "%x_assign_6 = bitcast i32 %tmp_51_neg_i to float" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 951 'bitcast' 'x_assign_6' <Predicate = (!exitcond_i4_i)> <Delay = 0.00>
ST_181 : Operation 952 [9/9] (7.68ns)   --->   "%tmp_i_i23_i = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 952 'fexp' 'tmp_i_i23_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 182 <SV = 31> <Delay = 8.67>
ST_182 : Operation 953 [8/9] (7.68ns)   --->   "%tmp_i_i23_i = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 953 'fexp' 'tmp_i_i23_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_182 : Operation 954 [1/1] (0.00ns)   --->   "%tmp_51_to_int_1_i = bitcast float %gate_o_1_load_1 to i32" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 954 'bitcast' 'tmp_51_to_int_1_i' <Predicate = (!exitcond_i4_i)> <Delay = 0.00>
ST_182 : Operation 955 [1/1] (0.99ns)   --->   "%tmp_51_neg_1_i = xor i32 %tmp_51_to_int_1_i, -2147483648" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 955 'xor' 'tmp_51_neg_1_i' <Predicate = (!exitcond_i4_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 956 [1/1] (0.00ns)   --->   "%x_assign_7 = bitcast i32 %tmp_51_neg_1_i to float" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 956 'bitcast' 'x_assign_7' <Predicate = (!exitcond_i4_i)> <Delay = 0.00>
ST_182 : Operation 957 [9/9] (7.68ns)   --->   "%tmp_i_i24_i = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 957 'fexp' 'tmp_i_i24_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 183 <SV = 32> <Delay = 7.68>
ST_183 : Operation 958 [7/9] (7.68ns)   --->   "%tmp_i_i23_i = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 958 'fexp' 'tmp_i_i23_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_183 : Operation 959 [8/9] (7.68ns)   --->   "%tmp_i_i24_i = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 959 'fexp' 'tmp_i_i24_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 184 <SV = 33> <Delay = 7.68>
ST_184 : Operation 960 [6/9] (7.68ns)   --->   "%tmp_i_i23_i = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 960 'fexp' 'tmp_i_i23_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_184 : Operation 961 [7/9] (7.68ns)   --->   "%tmp_i_i24_i = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 961 'fexp' 'tmp_i_i24_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 185 <SV = 34> <Delay = 7.68>
ST_185 : Operation 962 [5/9] (7.68ns)   --->   "%tmp_i_i23_i = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 962 'fexp' 'tmp_i_i23_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_185 : Operation 963 [6/9] (7.68ns)   --->   "%tmp_i_i24_i = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 963 'fexp' 'tmp_i_i24_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 186 <SV = 35> <Delay = 7.68>
ST_186 : Operation 964 [4/9] (7.68ns)   --->   "%tmp_i_i23_i = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 964 'fexp' 'tmp_i_i23_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_186 : Operation 965 [5/9] (7.68ns)   --->   "%tmp_i_i24_i = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 965 'fexp' 'tmp_i_i24_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 187 <SV = 36> <Delay = 7.68>
ST_187 : Operation 966 [3/9] (7.68ns)   --->   "%tmp_i_i23_i = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 966 'fexp' 'tmp_i_i23_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_187 : Operation 967 [4/9] (7.68ns)   --->   "%tmp_i_i24_i = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 967 'fexp' 'tmp_i_i24_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 188 <SV = 37> <Delay = 7.68>
ST_188 : Operation 968 [2/9] (7.68ns)   --->   "%tmp_i_i23_i = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 968 'fexp' 'tmp_i_i23_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_188 : Operation 969 [3/9] (7.68ns)   --->   "%tmp_i_i24_i = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 969 'fexp' 'tmp_i_i24_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 189 <SV = 38> <Delay = 7.68>
ST_189 : Operation 970 [1/9] (7.68ns)   --->   "%tmp_i_i23_i = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 970 'fexp' 'tmp_i_i23_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_189 : Operation 971 [2/9] (7.68ns)   --->   "%tmp_i_i24_i = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 971 'fexp' 'tmp_i_i24_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 190 <SV = 39> <Delay = 7.68>
ST_190 : Operation 972 [1/1] (5.54ns)   --->   "%tmp_53_i = fpext float %tmp_i_i23_i to double" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 972 'fpext' 'tmp_53_i' <Predicate = (!exitcond_i4_i)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_190 : Operation 973 [1/9] (7.68ns)   --->   "%tmp_i_i24_i = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 973 'fexp' 'tmp_i_i24_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 191 <SV = 40> <Delay = 8.23>
ST_191 : Operation 974 [5/5] (8.23ns)   --->   "%tmp_54_i = fadd double %tmp_53_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 974 'dadd' 'tmp_54_i' <Predicate = (!exitcond_i4_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 975 [1/1] (5.54ns)   --->   "%tmp_53_1_i = fpext float %tmp_i_i24_i to double" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 975 'fpext' 'tmp_53_1_i' <Predicate = (!exitcond_i4_i)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 192 <SV = 41> <Delay = 8.23>
ST_192 : Operation 976 [4/5] (8.23ns)   --->   "%tmp_54_i = fadd double %tmp_53_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 976 'dadd' 'tmp_54_i' <Predicate = (!exitcond_i4_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 977 [5/5] (8.23ns)   --->   "%tmp_54_1_i = fadd double %tmp_53_1_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 977 'dadd' 'tmp_54_1_i' <Predicate = (!exitcond_i4_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 42> <Delay = 8.23>
ST_193 : Operation 978 [3/5] (8.23ns)   --->   "%tmp_54_i = fadd double %tmp_53_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 978 'dadd' 'tmp_54_i' <Predicate = (!exitcond_i4_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 979 [4/5] (8.23ns)   --->   "%tmp_54_1_i = fadd double %tmp_53_1_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 979 'dadd' 'tmp_54_1_i' <Predicate = (!exitcond_i4_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 43> <Delay = 8.23>
ST_194 : Operation 980 [2/5] (8.23ns)   --->   "%tmp_54_i = fadd double %tmp_53_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 980 'dadd' 'tmp_54_i' <Predicate = (!exitcond_i4_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 981 [3/5] (8.23ns)   --->   "%tmp_54_1_i = fadd double %tmp_53_1_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 981 'dadd' 'tmp_54_1_i' <Predicate = (!exitcond_i4_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 44> <Delay = 8.23>
ST_195 : Operation 982 [1/5] (8.23ns)   --->   "%tmp_54_i = fadd double %tmp_53_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 982 'dadd' 'tmp_54_i' <Predicate = (!exitcond_i4_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 983 [2/5] (8.23ns)   --->   "%tmp_54_1_i = fadd double %tmp_53_1_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 983 'dadd' 'tmp_54_1_i' <Predicate = (!exitcond_i4_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 45> <Delay = 8.23>
ST_196 : Operation 984 [11/11] (7.90ns)   --->   "%tmp_30_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 984 'drecip' 'tmp_30_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_196 : Operation 985 [1/5] (8.23ns)   --->   "%tmp_54_1_i = fadd double %tmp_53_1_i, 1.000000e+00" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 985 'dadd' 'tmp_54_1_i' <Predicate = (!exitcond_i4_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 46> <Delay = 7.90>
ST_197 : Operation 986 [10/11] (7.90ns)   --->   "%tmp_30_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 986 'drecip' 'tmp_30_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_197 : Operation 987 [11/11] (7.90ns)   --->   "%tmp_32_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 987 'drecip' 'tmp_32_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 198 <SV = 47> <Delay = 7.90>
ST_198 : Operation 988 [9/11] (7.90ns)   --->   "%tmp_30_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 988 'drecip' 'tmp_30_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_198 : Operation 989 [10/11] (7.90ns)   --->   "%tmp_32_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 989 'drecip' 'tmp_32_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 199 <SV = 48> <Delay = 7.90>
ST_199 : Operation 990 [8/11] (7.90ns)   --->   "%tmp_30_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 990 'drecip' 'tmp_30_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_199 : Operation 991 [9/11] (7.90ns)   --->   "%tmp_32_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 991 'drecip' 'tmp_32_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 200 <SV = 49> <Delay = 7.90>
ST_200 : Operation 992 [7/11] (7.90ns)   --->   "%tmp_30_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 992 'drecip' 'tmp_30_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_200 : Operation 993 [8/11] (7.90ns)   --->   "%tmp_32_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 993 'drecip' 'tmp_32_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 201 <SV = 50> <Delay = 7.90>
ST_201 : Operation 994 [6/11] (7.90ns)   --->   "%tmp_30_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 994 'drecip' 'tmp_30_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_201 : Operation 995 [7/11] (7.90ns)   --->   "%tmp_32_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 995 'drecip' 'tmp_32_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 202 <SV = 51> <Delay = 7.90>
ST_202 : Operation 996 [5/11] (7.90ns)   --->   "%tmp_30_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 996 'drecip' 'tmp_30_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_202 : Operation 997 [6/11] (7.90ns)   --->   "%tmp_32_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 997 'drecip' 'tmp_32_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 203 <SV = 52> <Delay = 7.90>
ST_203 : Operation 998 [4/11] (7.90ns)   --->   "%tmp_30_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 998 'drecip' 'tmp_30_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_203 : Operation 999 [5/11] (7.90ns)   --->   "%tmp_32_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 999 'drecip' 'tmp_32_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 204 <SV = 53> <Delay = 7.90>
ST_204 : Operation 1000 [3/11] (7.90ns)   --->   "%tmp_30_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 1000 'drecip' 'tmp_30_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_204 : Operation 1001 [4/11] (7.90ns)   --->   "%tmp_32_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 1001 'drecip' 'tmp_32_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 205 <SV = 54> <Delay = 7.90>
ST_205 : Operation 1002 [2/11] (7.90ns)   --->   "%tmp_30_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 1002 'drecip' 'tmp_30_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_205 : Operation 1003 [3/11] (7.90ns)   --->   "%tmp_32_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 1003 'drecip' 'tmp_32_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 206 <SV = 55> <Delay = 7.90>
ST_206 : Operation 1004 [1/11] (7.90ns)   --->   "%tmp_30_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 1004 'drecip' 'tmp_30_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>
ST_206 : Operation 1005 [2/11] (7.90ns)   --->   "%tmp_32_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 1005 'drecip' 'tmp_32_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 207 <SV = 56> <Delay = 7.90>
ST_207 : Operation 1006 [1/1] (6.50ns)   --->   "%tmp_56_i = fptrunc double %tmp_30_i to float" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 1006 'fptrunc' 'tmp_56_i' <Predicate = (!exitcond_i4_i)> <Delay = 6.50> <Core = "Double2Float">   --->   Core 122 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_207 : Operation 1007 [1/11] (7.90ns)   --->   "%tmp_32_i = call double @_ssdm_op_DRecip.f64(double %tmp_54_1_i)" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 1007 'drecip' 'tmp_32_i' <Predicate = (!exitcond_i4_i)> <Delay = 7.90> <Core = "DRecip">   --->   Core 118 'DRecip' <Latency = 10> <II = 1> <Delay = 7.90> <FuncUnit> <Opcode : 'drecip'> <InPorts = 1> <OutPorts = 1>

State 208 <SV = 57> <Delay = 6.50>
ST_208 : Operation 1008 [1/1] (2.32ns)   --->   "store float %tmp_56_i, float* %gate_o_0_addr_2, align 8" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 1008 'store' <Predicate = (!exitcond_i4_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_208 : Operation 1009 [1/1] (6.50ns)   --->   "%tmp_56_1_i = fptrunc double %tmp_32_i to float" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 1009 'fptrunc' 'tmp_56_1_i' <Predicate = (!exitcond_i4_i)> <Delay = 6.50> <Core = "Double2Float">   --->   Core 122 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 209 <SV = 58> <Delay = 2.32>
ST_209 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp_25_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [lstm_hls/rnn.cpp:14->lstm_hls/rnn.cpp:160]   --->   Operation 1010 'specregionbegin' 'tmp_25_i' <Predicate = (!exitcond_i4_i)> <Delay = 0.00>
ST_209 : Operation 1011 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [lstm_hls/rnn.cpp:16->lstm_hls/rnn.cpp:160]   --->   Operation 1011 'specpipeline' <Predicate = (!exitcond_i4_i)> <Delay = 0.00>
ST_209 : Operation 1012 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_25_i)" [lstm_hls/rnn.cpp:19->lstm_hls/rnn.cpp:160]   --->   Operation 1012 'specregionend' 'empty_72' <Predicate = (!exitcond_i4_i)> <Delay = 0.00>
ST_209 : Operation 1013 [1/1] (2.32ns)   --->   "store float %tmp_56_1_i, float* %gate_o_1_addr_2, align 4" [lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160]   --->   Operation 1013 'store' <Predicate = (!exitcond_i4_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_209 : Operation 1014 [1/1] (0.00ns)   --->   "br label %geva.exit25.i" [lstm_hls/rnn.cpp:14->lstm_hls/rnn.cpp:160]   --->   Operation 1014 'br' <Predicate = (!exitcond_i4_i)> <Delay = 0.00>

State 210 <SV = 29> <Delay = 1.76>
ST_210 : Operation 1015 [1/1] (1.76ns)   --->   "br label %sigmoid.exit51.i"   --->   Operation 1015 'br' <Predicate = true> <Delay = 1.76>

State 211 <SV = 30> <Delay = 2.41>
ST_211 : Operation 1016 [1/1] (0.00ns)   --->   "%i_0_i9_i = phi i6 [ %i_10_1_i, %19 ], [ 0, %sigmoid.exit51.i.preheader ]" [lstm_hls/rnn.cpp:53->lstm_hls/rnn.cpp:163]   --->   Operation 1016 'phi' 'i_0_i9_i' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1017 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1017 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1018 [1/1] (1.42ns)   --->   "%exitcond_i5_i = icmp eq i6 %i_0_i9_i, -32" [lstm_hls/rnn.cpp:53->lstm_hls/rnn.cpp:163]   --->   Operation 1018 'icmp' 'exitcond_i5_i' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1019 [1/1] (0.00ns)   --->   "br i1 %exitcond_i5_i, label %hprod.exit.i.preheader, label %19" [lstm_hls/rnn.cpp:53->lstm_hls/rnn.cpp:163]   --->   Operation 1019 'br' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1020 [1/1] (0.00ns)   --->   "%newIndex34_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0_i9_i, i32 1, i32 5)" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163]   --->   Operation 1020 'partselect' 'newIndex34_i' <Predicate = (!exitcond_i5_i)> <Delay = 0.00>
ST_211 : Operation 1021 [1/1] (0.00ns)   --->   "%newIndex35_i = zext i5 %newIndex34_i to i64" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163]   --->   Operation 1021 'zext' 'newIndex35_i' <Predicate = (!exitcond_i5_i)> <Delay = 0.00>
ST_211 : Operation 1022 [1/1] (0.00ns)   --->   "%gate_f_0_addr_3 = getelementptr [16 x float]* %gate_f_0, i64 0, i64 %newIndex35_i" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163]   --->   Operation 1022 'getelementptr' 'gate_f_0_addr_3' <Predicate = (!exitcond_i5_i)> <Delay = 0.00>
ST_211 : Operation 1023 [2/2] (2.32ns)   --->   "%gate_f_0_load_2 = load float* %gate_f_0_addr_3, align 8" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163]   --->   Operation 1023 'load' 'gate_f_0_load_2' <Predicate = (!exitcond_i5_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_211 : Operation 1024 [1/1] (0.00ns)   --->   "%C_t_0_addr_1 = getelementptr [16 x float]* %C_t_0, i64 0, i64 %newIndex35_i" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163]   --->   Operation 1024 'getelementptr' 'C_t_0_addr_1' <Predicate = (!exitcond_i5_i)> <Delay = 0.00>
ST_211 : Operation 1025 [2/2] (2.32ns)   --->   "%C_t_0_load = load float* %C_t_0_addr_1, align 8" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163]   --->   Operation 1025 'load' 'C_t_0_load' <Predicate = (!exitcond_i5_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_211 : Operation 1026 [1/1] (0.00ns)   --->   "%gate_f_1_addr_3 = getelementptr [16 x float]* %gate_f_1, i64 0, i64 %newIndex35_i" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163]   --->   Operation 1026 'getelementptr' 'gate_f_1_addr_3' <Predicate = (!exitcond_i5_i)> <Delay = 0.00>
ST_211 : Operation 1027 [2/2] (2.32ns)   --->   "%gate_f_1_load_2 = load float* %gate_f_1_addr_3, align 4" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163]   --->   Operation 1027 'load' 'gate_f_1_load_2' <Predicate = (!exitcond_i5_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_211 : Operation 1028 [1/1] (0.00ns)   --->   "%C_t_1_addr_1 = getelementptr [16 x float]* %C_t_1, i64 0, i64 %newIndex35_i" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163]   --->   Operation 1028 'getelementptr' 'C_t_1_addr_1' <Predicate = (!exitcond_i5_i)> <Delay = 0.00>
ST_211 : Operation 1029 [2/2] (2.32ns)   --->   "%C_t_1_load = load float* %C_t_1_addr_1, align 4" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163]   --->   Operation 1029 'load' 'C_t_1_load' <Predicate = (!exitcond_i5_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_211 : Operation 1030 [1/1] (1.82ns)   --->   "%i_10_1_i = add i6 %i_0_i9_i, 2" [lstm_hls/rnn.cpp:53->lstm_hls/rnn.cpp:163]   --->   Operation 1030 'add' 'i_10_1_i' <Predicate = (!exitcond_i5_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 31> <Delay = 8.02>
ST_212 : Operation 1031 [1/2] (2.32ns)   --->   "%gate_f_0_load_2 = load float* %gate_f_0_addr_3, align 8" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163]   --->   Operation 1031 'load' 'gate_f_0_load_2' <Predicate = (!exitcond_i5_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_212 : Operation 1032 [1/2] (2.32ns)   --->   "%C_t_0_load = load float* %C_t_0_addr_1, align 8" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163]   --->   Operation 1032 'load' 'C_t_0_load' <Predicate = (!exitcond_i5_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_212 : Operation 1033 [4/4] (5.70ns)   --->   "%tmp_58_i = fmul float %gate_f_0_load_2, %C_t_0_load" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163]   --->   Operation 1033 'fmul' 'tmp_58_i' <Predicate = (!exitcond_i5_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1034 [1/2] (2.32ns)   --->   "%gate_f_1_load_2 = load float* %gate_f_1_addr_3, align 4" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163]   --->   Operation 1034 'load' 'gate_f_1_load_2' <Predicate = (!exitcond_i5_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_212 : Operation 1035 [1/2] (2.32ns)   --->   "%C_t_1_load = load float* %C_t_1_addr_1, align 4" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163]   --->   Operation 1035 'load' 'C_t_1_load' <Predicate = (!exitcond_i5_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_212 : Operation 1036 [4/4] (5.70ns)   --->   "%tmp_58_1_i = fmul float %gate_f_1_load_2, %C_t_1_load" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163]   --->   Operation 1036 'fmul' 'tmp_58_1_i' <Predicate = (!exitcond_i5_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 32> <Delay = 5.70>
ST_213 : Operation 1037 [3/4] (5.70ns)   --->   "%tmp_58_i = fmul float %gate_f_0_load_2, %C_t_0_load" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163]   --->   Operation 1037 'fmul' 'tmp_58_i' <Predicate = (!exitcond_i5_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1038 [3/4] (5.70ns)   --->   "%tmp_58_1_i = fmul float %gate_f_1_load_2, %C_t_1_load" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163]   --->   Operation 1038 'fmul' 'tmp_58_1_i' <Predicate = (!exitcond_i5_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 33> <Delay = 5.70>
ST_214 : Operation 1039 [2/4] (5.70ns)   --->   "%tmp_58_i = fmul float %gate_f_0_load_2, %C_t_0_load" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163]   --->   Operation 1039 'fmul' 'tmp_58_i' <Predicate = (!exitcond_i5_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1040 [2/4] (5.70ns)   --->   "%tmp_58_1_i = fmul float %gate_f_1_load_2, %C_t_1_load" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163]   --->   Operation 1040 'fmul' 'tmp_58_1_i' <Predicate = (!exitcond_i5_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 34> <Delay = 8.02>
ST_215 : Operation 1041 [1/1] (0.00ns)   --->   "%tmp_33_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [lstm_hls/rnn.cpp:53->lstm_hls/rnn.cpp:163]   --->   Operation 1041 'specregionbegin' 'tmp_33_i' <Predicate = (!exitcond_i5_i)> <Delay = 0.00>
ST_215 : Operation 1042 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [lstm_hls/rnn.cpp:55->lstm_hls/rnn.cpp:163]   --->   Operation 1042 'specpipeline' <Predicate = (!exitcond_i5_i)> <Delay = 0.00>
ST_215 : Operation 1043 [1/4] (5.70ns)   --->   "%tmp_58_i = fmul float %gate_f_0_load_2, %C_t_0_load" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163]   --->   Operation 1043 'fmul' 'tmp_58_i' <Predicate = (!exitcond_i5_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1044 [1/1] (0.00ns)   --->   "%vec_tmp_0_addr = getelementptr [16 x float]* %vec_tmp_0, i64 0, i64 %newIndex35_i" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163]   --->   Operation 1044 'getelementptr' 'vec_tmp_0_addr' <Predicate = (!exitcond_i5_i)> <Delay = 0.00>
ST_215 : Operation 1045 [1/1] (2.32ns)   --->   "store float %tmp_58_i, float* %vec_tmp_0_addr, align 8" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163]   --->   Operation 1045 'store' <Predicate = (!exitcond_i5_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_215 : Operation 1046 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_33_i)" [lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:163]   --->   Operation 1046 'specregionend' 'empty_74' <Predicate = (!exitcond_i5_i)> <Delay = 0.00>
ST_215 : Operation 1047 [1/4] (5.70ns)   --->   "%tmp_58_1_i = fmul float %gate_f_1_load_2, %C_t_1_load" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163]   --->   Operation 1047 'fmul' 'tmp_58_1_i' <Predicate = (!exitcond_i5_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1048 [1/1] (0.00ns)   --->   "%vec_tmp_1_addr = getelementptr [16 x float]* %vec_tmp_1, i64 0, i64 %newIndex35_i" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163]   --->   Operation 1048 'getelementptr' 'vec_tmp_1_addr' <Predicate = (!exitcond_i5_i)> <Delay = 0.00>
ST_215 : Operation 1049 [1/1] (2.32ns)   --->   "store float %tmp_58_1_i, float* %vec_tmp_1_addr, align 4" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163]   --->   Operation 1049 'store' <Predicate = (!exitcond_i5_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_215 : Operation 1050 [1/1] (0.00ns)   --->   "br label %sigmoid.exit51.i" [lstm_hls/rnn.cpp:53->lstm_hls/rnn.cpp:163]   --->   Operation 1050 'br' <Predicate = (!exitcond_i5_i)> <Delay = 0.00>

State 216 <SV = 31> <Delay = 1.76>
ST_216 : Operation 1051 [1/1] (1.76ns)   --->   "br label %hprod.exit.i"   --->   Operation 1051 'br' <Predicate = true> <Delay = 1.76>

State 217 <SV = 32> <Delay = 2.41>
ST_217 : Operation 1052 [1/1] (0.00ns)   --->   "%i_0_i10_i = phi i6 [ %i_11_1_i, %20 ], [ 0, %hprod.exit.i.preheader ]" [lstm_hls/rnn.cpp:53->lstm_hls/rnn.cpp:164]   --->   Operation 1052 'phi' 'i_0_i10_i' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1053 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1053 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1054 [1/1] (1.42ns)   --->   "%exitcond_i6_i = icmp eq i6 %i_0_i10_i, -32" [lstm_hls/rnn.cpp:53->lstm_hls/rnn.cpp:164]   --->   Operation 1054 'icmp' 'exitcond_i6_i' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1055 [1/1] (0.00ns)   --->   "br i1 %exitcond_i6_i, label %hprod.exit69.i.preheader, label %20" [lstm_hls/rnn.cpp:53->lstm_hls/rnn.cpp:164]   --->   Operation 1055 'br' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1056 [1/1] (0.00ns)   --->   "%newIndex36_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0_i10_i, i32 1, i32 5)" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164]   --->   Operation 1056 'partselect' 'newIndex36_i' <Predicate = (!exitcond_i6_i)> <Delay = 0.00>
ST_217 : Operation 1057 [1/1] (0.00ns)   --->   "%newIndex37_i = zext i5 %newIndex36_i to i64" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164]   --->   Operation 1057 'zext' 'newIndex37_i' <Predicate = (!exitcond_i6_i)> <Delay = 0.00>
ST_217 : Operation 1058 [1/1] (0.00ns)   --->   "%gate_i_0_addr_3 = getelementptr [16 x float]* %gate_i_0, i64 0, i64 %newIndex37_i" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164]   --->   Operation 1058 'getelementptr' 'gate_i_0_addr_3' <Predicate = (!exitcond_i6_i)> <Delay = 0.00>
ST_217 : Operation 1059 [2/2] (2.32ns)   --->   "%gate_i_0_load_2 = load float* %gate_i_0_addr_3, align 8" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164]   --->   Operation 1059 'load' 'gate_i_0_load_2' <Predicate = (!exitcond_i6_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_217 : Operation 1060 [1/1] (0.00ns)   --->   "%stat_C_0_addr_3 = getelementptr [16 x float]* %stat_C_0, i64 0, i64 %newIndex37_i" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164]   --->   Operation 1060 'getelementptr' 'stat_C_0_addr_3' <Predicate = (!exitcond_i6_i)> <Delay = 0.00>
ST_217 : Operation 1061 [2/2] (2.32ns)   --->   "%stat_C_0_load_2 = load float* %stat_C_0_addr_3, align 8" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164]   --->   Operation 1061 'load' 'stat_C_0_load_2' <Predicate = (!exitcond_i6_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_217 : Operation 1062 [1/1] (0.00ns)   --->   "%gate_i_1_addr_3 = getelementptr [16 x float]* %gate_i_1, i64 0, i64 %newIndex37_i" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164]   --->   Operation 1062 'getelementptr' 'gate_i_1_addr_3' <Predicate = (!exitcond_i6_i)> <Delay = 0.00>
ST_217 : Operation 1063 [2/2] (2.32ns)   --->   "%gate_i_1_load_2 = load float* %gate_i_1_addr_3, align 4" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164]   --->   Operation 1063 'load' 'gate_i_1_load_2' <Predicate = (!exitcond_i6_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_217 : Operation 1064 [1/1] (0.00ns)   --->   "%stat_C_1_addr_3 = getelementptr [16 x float]* %stat_C_1, i64 0, i64 %newIndex37_i" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164]   --->   Operation 1064 'getelementptr' 'stat_C_1_addr_3' <Predicate = (!exitcond_i6_i)> <Delay = 0.00>
ST_217 : Operation 1065 [2/2] (2.32ns)   --->   "%stat_C_1_load_2 = load float* %stat_C_1_addr_3, align 4" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164]   --->   Operation 1065 'load' 'stat_C_1_load_2' <Predicate = (!exitcond_i6_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_217 : Operation 1066 [1/1] (1.82ns)   --->   "%i_11_1_i = add i6 %i_0_i10_i, 2" [lstm_hls/rnn.cpp:53->lstm_hls/rnn.cpp:164]   --->   Operation 1066 'add' 'i_11_1_i' <Predicate = (!exitcond_i6_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 33> <Delay = 8.02>
ST_218 : Operation 1067 [1/2] (2.32ns)   --->   "%gate_i_0_load_2 = load float* %gate_i_0_addr_3, align 8" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164]   --->   Operation 1067 'load' 'gate_i_0_load_2' <Predicate = (!exitcond_i6_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_218 : Operation 1068 [1/2] (2.32ns)   --->   "%stat_C_0_load_2 = load float* %stat_C_0_addr_3, align 8" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164]   --->   Operation 1068 'load' 'stat_C_0_load_2' <Predicate = (!exitcond_i6_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_218 : Operation 1069 [4/4] (5.70ns)   --->   "%tmp_60_i = fmul float %gate_i_0_load_2, %stat_C_0_load_2" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164]   --->   Operation 1069 'fmul' 'tmp_60_i' <Predicate = (!exitcond_i6_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1070 [1/2] (2.32ns)   --->   "%gate_i_1_load_2 = load float* %gate_i_1_addr_3, align 4" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164]   --->   Operation 1070 'load' 'gate_i_1_load_2' <Predicate = (!exitcond_i6_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_218 : Operation 1071 [1/2] (2.32ns)   --->   "%stat_C_1_load_2 = load float* %stat_C_1_addr_3, align 4" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164]   --->   Operation 1071 'load' 'stat_C_1_load_2' <Predicate = (!exitcond_i6_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_218 : Operation 1072 [4/4] (5.70ns)   --->   "%tmp_60_1_i = fmul float %gate_i_1_load_2, %stat_C_1_load_2" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164]   --->   Operation 1072 'fmul' 'tmp_60_1_i' <Predicate = (!exitcond_i6_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 34> <Delay = 5.70>
ST_219 : Operation 1073 [3/4] (5.70ns)   --->   "%tmp_60_i = fmul float %gate_i_0_load_2, %stat_C_0_load_2" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164]   --->   Operation 1073 'fmul' 'tmp_60_i' <Predicate = (!exitcond_i6_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1074 [3/4] (5.70ns)   --->   "%tmp_60_1_i = fmul float %gate_i_1_load_2, %stat_C_1_load_2" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164]   --->   Operation 1074 'fmul' 'tmp_60_1_i' <Predicate = (!exitcond_i6_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 35> <Delay = 5.70>
ST_220 : Operation 1075 [2/4] (5.70ns)   --->   "%tmp_60_i = fmul float %gate_i_0_load_2, %stat_C_0_load_2" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164]   --->   Operation 1075 'fmul' 'tmp_60_i' <Predicate = (!exitcond_i6_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1076 [2/4] (5.70ns)   --->   "%tmp_60_1_i = fmul float %gate_i_1_load_2, %stat_C_1_load_2" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164]   --->   Operation 1076 'fmul' 'tmp_60_1_i' <Predicate = (!exitcond_i6_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 36> <Delay = 8.02>
ST_221 : Operation 1077 [1/1] (0.00ns)   --->   "%tmp_35_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [lstm_hls/rnn.cpp:53->lstm_hls/rnn.cpp:164]   --->   Operation 1077 'specregionbegin' 'tmp_35_i' <Predicate = (!exitcond_i6_i)> <Delay = 0.00>
ST_221 : Operation 1078 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [lstm_hls/rnn.cpp:55->lstm_hls/rnn.cpp:164]   --->   Operation 1078 'specpipeline' <Predicate = (!exitcond_i6_i)> <Delay = 0.00>
ST_221 : Operation 1079 [1/4] (5.70ns)   --->   "%tmp_60_i = fmul float %gate_i_0_load_2, %stat_C_0_load_2" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164]   --->   Operation 1079 'fmul' 'tmp_60_i' <Predicate = (!exitcond_i6_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1080 [1/1] (0.00ns)   --->   "%C_t_0_addr_2 = getelementptr [16 x float]* %C_t_0, i64 0, i64 %newIndex37_i" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164]   --->   Operation 1080 'getelementptr' 'C_t_0_addr_2' <Predicate = (!exitcond_i6_i)> <Delay = 0.00>
ST_221 : Operation 1081 [1/1] (2.32ns)   --->   "store float %tmp_60_i, float* %C_t_0_addr_2, align 8" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164]   --->   Operation 1081 'store' <Predicate = (!exitcond_i6_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_221 : Operation 1082 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_35_i)" [lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:164]   --->   Operation 1082 'specregionend' 'empty_76' <Predicate = (!exitcond_i6_i)> <Delay = 0.00>
ST_221 : Operation 1083 [1/4] (5.70ns)   --->   "%tmp_60_1_i = fmul float %gate_i_1_load_2, %stat_C_1_load_2" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164]   --->   Operation 1083 'fmul' 'tmp_60_1_i' <Predicate = (!exitcond_i6_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1084 [1/1] (0.00ns)   --->   "%C_t_1_addr_2 = getelementptr [16 x float]* %C_t_1, i64 0, i64 %newIndex37_i" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164]   --->   Operation 1084 'getelementptr' 'C_t_1_addr_2' <Predicate = (!exitcond_i6_i)> <Delay = 0.00>
ST_221 : Operation 1085 [1/1] (2.32ns)   --->   "store float %tmp_60_1_i, float* %C_t_1_addr_2, align 4" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164]   --->   Operation 1085 'store' <Predicate = (!exitcond_i6_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_221 : Operation 1086 [1/1] (0.00ns)   --->   "br label %hprod.exit.i" [lstm_hls/rnn.cpp:53->lstm_hls/rnn.cpp:164]   --->   Operation 1086 'br' <Predicate = (!exitcond_i6_i)> <Delay = 0.00>

State 222 <SV = 33> <Delay = 1.76>
ST_222 : Operation 1087 [1/1] (1.76ns)   --->   "br label %hprod.exit69.i"   --->   Operation 1087 'br' <Predicate = true> <Delay = 1.76>

State 223 <SV = 34> <Delay = 2.41>
ST_223 : Operation 1088 [1/1] (0.00ns)   --->   "%i_0_i11_i = phi i6 [ %i_12_1_i, %21 ], [ 0, %hprod.exit69.i.preheader ]" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:165]   --->   Operation 1088 'phi' 'i_0_i11_i' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1089 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1089 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1090 [1/1] (1.42ns)   --->   "%exitcond6_i = icmp eq i6 %i_0_i11_i, -32" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:165]   --->   Operation 1090 'icmp' 'exitcond6_i' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1091 [1/1] (0.00ns)   --->   "br i1 %exitcond6_i, label %geva.exit21.i.preheader, label %21" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:165]   --->   Operation 1091 'br' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1092 [1/1] (0.00ns)   --->   "%newIndex38_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0_i11_i, i32 1, i32 5)" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165]   --->   Operation 1092 'partselect' 'newIndex38_i' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_223 : Operation 1093 [1/1] (0.00ns)   --->   "%newIndex39_i = zext i5 %newIndex38_i to i64" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165]   --->   Operation 1093 'zext' 'newIndex39_i' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_223 : Operation 1094 [1/1] (0.00ns)   --->   "%vec_tmp_0_addr_1 = getelementptr [16 x float]* %vec_tmp_0, i64 0, i64 %newIndex39_i" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165]   --->   Operation 1094 'getelementptr' 'vec_tmp_0_addr_1' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_223 : Operation 1095 [2/2] (2.32ns)   --->   "%vec_tmp_0_load = load float* %vec_tmp_0_addr_1, align 8" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165]   --->   Operation 1095 'load' 'vec_tmp_0_load' <Predicate = (!exitcond6_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_223 : Operation 1096 [1/1] (0.00ns)   --->   "%C_t_0_addr_3 = getelementptr [16 x float]* %C_t_0, i64 0, i64 %newIndex39_i" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165]   --->   Operation 1096 'getelementptr' 'C_t_0_addr_3' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_223 : Operation 1097 [2/2] (2.32ns)   --->   "%C_t_0_load_1 = load float* %C_t_0_addr_3, align 8" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165]   --->   Operation 1097 'load' 'C_t_0_load_1' <Predicate = (!exitcond6_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_223 : Operation 1098 [1/1] (0.00ns)   --->   "%vec_tmp_1_addr_1 = getelementptr [16 x float]* %vec_tmp_1, i64 0, i64 %newIndex39_i" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165]   --->   Operation 1098 'getelementptr' 'vec_tmp_1_addr_1' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_223 : Operation 1099 [2/2] (2.32ns)   --->   "%vec_tmp_1_load = load float* %vec_tmp_1_addr_1, align 4" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165]   --->   Operation 1099 'load' 'vec_tmp_1_load' <Predicate = (!exitcond6_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_223 : Operation 1100 [1/1] (0.00ns)   --->   "%C_t_1_addr_3 = getelementptr [16 x float]* %C_t_1, i64 0, i64 %newIndex39_i" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165]   --->   Operation 1100 'getelementptr' 'C_t_1_addr_3' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_223 : Operation 1101 [2/2] (2.32ns)   --->   "%C_t_1_load_1 = load float* %C_t_1_addr_3, align 4" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165]   --->   Operation 1101 'load' 'C_t_1_load_1' <Predicate = (!exitcond6_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_223 : Operation 1102 [1/1] (1.82ns)   --->   "%i_12_1_i = add i6 %i_0_i11_i, 2" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:165]   --->   Operation 1102 'add' 'i_12_1_i' <Predicate = (!exitcond6_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 35> <Delay = 2.32>
ST_224 : Operation 1103 [1/2] (2.32ns)   --->   "%vec_tmp_0_load = load float* %vec_tmp_0_addr_1, align 8" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165]   --->   Operation 1103 'load' 'vec_tmp_0_load' <Predicate = (!exitcond6_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_224 : Operation 1104 [1/2] (2.32ns)   --->   "%C_t_0_load_1 = load float* %C_t_0_addr_3, align 8" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165]   --->   Operation 1104 'load' 'C_t_0_load_1' <Predicate = (!exitcond6_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_224 : Operation 1105 [1/2] (2.32ns)   --->   "%vec_tmp_1_load = load float* %vec_tmp_1_addr_1, align 4" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165]   --->   Operation 1105 'load' 'vec_tmp_1_load' <Predicate = (!exitcond6_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_224 : Operation 1106 [1/2] (2.32ns)   --->   "%C_t_1_load_1 = load float* %C_t_1_addr_3, align 4" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165]   --->   Operation 1106 'load' 'C_t_1_load_1' <Predicate = (!exitcond6_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 225 <SV = 36> <Delay = 7.25>
ST_225 : Operation 1107 [5/5] (7.25ns)   --->   "%tmp_63_i = fadd float %C_t_0_load_1, %vec_tmp_0_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165]   --->   Operation 1107 'fadd' 'tmp_63_i' <Predicate = (!exitcond6_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1108 [5/5] (7.25ns)   --->   "%tmp_63_1_i = fadd float %C_t_1_load_1, %vec_tmp_1_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165]   --->   Operation 1108 'fadd' 'tmp_63_1_i' <Predicate = (!exitcond6_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 37> <Delay = 7.25>
ST_226 : Operation 1109 [4/5] (7.25ns)   --->   "%tmp_63_i = fadd float %C_t_0_load_1, %vec_tmp_0_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165]   --->   Operation 1109 'fadd' 'tmp_63_i' <Predicate = (!exitcond6_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1110 [4/5] (7.25ns)   --->   "%tmp_63_1_i = fadd float %C_t_1_load_1, %vec_tmp_1_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165]   --->   Operation 1110 'fadd' 'tmp_63_1_i' <Predicate = (!exitcond6_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 38> <Delay = 7.25>
ST_227 : Operation 1111 [3/5] (7.25ns)   --->   "%tmp_63_i = fadd float %C_t_0_load_1, %vec_tmp_0_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165]   --->   Operation 1111 'fadd' 'tmp_63_i' <Predicate = (!exitcond6_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1112 [3/5] (7.25ns)   --->   "%tmp_63_1_i = fadd float %C_t_1_load_1, %vec_tmp_1_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165]   --->   Operation 1112 'fadd' 'tmp_63_1_i' <Predicate = (!exitcond6_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 39> <Delay = 7.25>
ST_228 : Operation 1113 [2/5] (7.25ns)   --->   "%tmp_63_i = fadd float %C_t_0_load_1, %vec_tmp_0_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165]   --->   Operation 1113 'fadd' 'tmp_63_i' <Predicate = (!exitcond6_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1114 [2/5] (7.25ns)   --->   "%tmp_63_1_i = fadd float %C_t_1_load_1, %vec_tmp_1_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165]   --->   Operation 1114 'fadd' 'tmp_63_1_i' <Predicate = (!exitcond6_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 40> <Delay = 7.25>
ST_229 : Operation 1115 [1/5] (7.25ns)   --->   "%tmp_63_i = fadd float %C_t_0_load_1, %vec_tmp_0_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165]   --->   Operation 1115 'fadd' 'tmp_63_i' <Predicate = (!exitcond6_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1116 [1/5] (7.25ns)   --->   "%tmp_63_1_i = fadd float %C_t_1_load_1, %vec_tmp_1_load" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165]   --->   Operation 1116 'fadd' 'tmp_63_1_i' <Predicate = (!exitcond6_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 41> <Delay = 2.32>
ST_230 : Operation 1117 [1/1] (0.00ns)   --->   "%tmp_40_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:165]   --->   Operation 1117 'specregionbegin' 'tmp_40_i' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_230 : Operation 1118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [lstm_hls/rnn.cpp:42->lstm_hls/rnn.cpp:165]   --->   Operation 1118 'specpipeline' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_230 : Operation 1119 [1/1] (2.32ns)   --->   "store float %tmp_63_i, float* %C_t_0_addr_3, align 8" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165]   --->   Operation 1119 'store' <Predicate = (!exitcond6_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_230 : Operation 1120 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_40_i)" [lstm_hls/rnn.cpp:44->lstm_hls/rnn.cpp:165]   --->   Operation 1120 'specregionend' 'empty_78' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_230 : Operation 1121 [1/1] (2.32ns)   --->   "store float %tmp_63_1_i, float* %C_t_1_addr_3, align 4" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165]   --->   Operation 1121 'store' <Predicate = (!exitcond6_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_230 : Operation 1122 [1/1] (0.00ns)   --->   "br label %hprod.exit69.i" [lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:165]   --->   Operation 1122 'br' <Predicate = (!exitcond6_i)> <Delay = 0.00>

State 231 <SV = 35> <Delay = 1.76>
ST_231 : Operation 1123 [1/1] (1.76ns)   --->   "br label %geva.exit21.i"   --->   Operation 1123 'br' <Predicate = true> <Delay = 1.76>

State 232 <SV = 36> <Delay = 2.41>
ST_232 : Operation 1124 [1/1] (0.00ns)   --->   "%i_0_i12_i = phi i6 [ %i_13_1_i, %22 ], [ 0, %geva.exit21.i.preheader ]" [lstm_hls/rnn.cpp:26->lstm_hls/rnn.cpp:168]   --->   Operation 1124 'phi' 'i_0_i12_i' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1125 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1125 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1126 [1/1] (1.42ns)   --->   "%exitcond_i7_i = icmp eq i6 %i_0_i12_i, -32" [lstm_hls/rnn.cpp:26->lstm_hls/rnn.cpp:168]   --->   Operation 1126 'icmp' 'exitcond_i7_i' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1127 [1/1] (0.00ns)   --->   "br i1 %exitcond_i7_i, label %tanh.exit60.i.preheader, label %22" [lstm_hls/rnn.cpp:26->lstm_hls/rnn.cpp:168]   --->   Operation 1127 'br' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1128 [1/1] (0.00ns)   --->   "%newIndex40_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0_i12_i, i32 1, i32 5)" [lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1128 'partselect' 'newIndex40_i' <Predicate = (!exitcond_i7_i)> <Delay = 0.00>
ST_232 : Operation 1129 [1/1] (0.00ns)   --->   "%newIndex41_i = zext i5 %newIndex40_i to i64" [lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1129 'zext' 'newIndex41_i' <Predicate = (!exitcond_i7_i)> <Delay = 0.00>
ST_232 : Operation 1130 [1/1] (0.00ns)   --->   "%C_t_0_addr_4 = getelementptr [16 x float]* %C_t_0, i64 0, i64 %newIndex41_i" [lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1130 'getelementptr' 'C_t_0_addr_4' <Predicate = (!exitcond_i7_i)> <Delay = 0.00>
ST_232 : Operation 1131 [2/2] (2.32ns)   --->   "%C_t_0_load_2 = load float* %C_t_0_addr_4, align 8" [lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1131 'load' 'C_t_0_load_2' <Predicate = (!exitcond_i7_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_232 : Operation 1132 [1/1] (0.00ns)   --->   "%C_t_1_addr_4 = getelementptr [16 x float]* %C_t_1, i64 0, i64 %newIndex41_i" [lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1132 'getelementptr' 'C_t_1_addr_4' <Predicate = (!exitcond_i7_i)> <Delay = 0.00>
ST_232 : Operation 1133 [2/2] (2.32ns)   --->   "%C_t_1_load_2 = load float* %C_t_1_addr_4, align 4" [lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1133 'load' 'C_t_1_load_2' <Predicate = (!exitcond_i7_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 233 <SV = 37> <Delay = 2.32>
ST_233 : Operation 1134 [1/2] (2.32ns)   --->   "%C_t_0_load_2 = load float* %C_t_0_addr_4, align 8" [lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1134 'load' 'C_t_0_load_2' <Predicate = (!exitcond_i7_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_233 : Operation 1135 [1/2] (2.32ns)   --->   "%C_t_1_load_2 = load float* %C_t_1_addr_4, align 4" [lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1135 'load' 'C_t_1_load_2' <Predicate = (!exitcond_i7_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_233 : Operation 1136 [1/1] (1.82ns)   --->   "%i_13_1_i = add i6 %i_0_i12_i, 2" [lstm_hls/rnn.cpp:26->lstm_hls/rnn.cpp:168]   --->   Operation 1136 'add' 'i_13_1_i' <Predicate = (!exitcond_i7_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 38> <Delay = 8.75>
ST_234 : Operation 1137 [59/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1137 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 235 <SV = 39> <Delay = 8.75>
ST_235 : Operation 1138 [58/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1138 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_235 : Operation 1139 [59/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1139 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 236 <SV = 40> <Delay = 8.75>
ST_236 : Operation 1140 [57/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1140 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_236 : Operation 1141 [58/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1141 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 237 <SV = 41> <Delay = 8.75>
ST_237 : Operation 1142 [56/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1142 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_237 : Operation 1143 [57/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1143 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 238 <SV = 42> <Delay = 8.75>
ST_238 : Operation 1144 [55/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1144 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_238 : Operation 1145 [56/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1145 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 239 <SV = 43> <Delay = 8.75>
ST_239 : Operation 1146 [54/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1146 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_239 : Operation 1147 [55/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1147 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 240 <SV = 44> <Delay = 8.75>
ST_240 : Operation 1148 [53/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1148 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_240 : Operation 1149 [54/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1149 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 241 <SV = 45> <Delay = 8.75>
ST_241 : Operation 1150 [52/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1150 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_241 : Operation 1151 [53/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1151 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 242 <SV = 46> <Delay = 8.75>
ST_242 : Operation 1152 [51/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1152 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_242 : Operation 1153 [52/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1153 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 243 <SV = 47> <Delay = 8.75>
ST_243 : Operation 1154 [50/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1154 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_243 : Operation 1155 [51/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1155 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 244 <SV = 48> <Delay = 8.75>
ST_244 : Operation 1156 [49/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1156 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_244 : Operation 1157 [50/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1157 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 245 <SV = 49> <Delay = 8.75>
ST_245 : Operation 1158 [48/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1158 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_245 : Operation 1159 [49/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1159 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 246 <SV = 50> <Delay = 8.75>
ST_246 : Operation 1160 [47/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1160 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_246 : Operation 1161 [48/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1161 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 247 <SV = 51> <Delay = 8.75>
ST_247 : Operation 1162 [46/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1162 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_247 : Operation 1163 [47/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1163 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 248 <SV = 52> <Delay = 8.75>
ST_248 : Operation 1164 [45/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1164 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_248 : Operation 1165 [46/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1165 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 249 <SV = 53> <Delay = 8.75>
ST_249 : Operation 1166 [44/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1166 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_249 : Operation 1167 [45/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1167 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 250 <SV = 54> <Delay = 8.75>
ST_250 : Operation 1168 [43/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1168 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_250 : Operation 1169 [44/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1169 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 251 <SV = 55> <Delay = 8.75>
ST_251 : Operation 1170 [42/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1170 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_251 : Operation 1171 [43/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1171 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 252 <SV = 56> <Delay = 8.75>
ST_252 : Operation 1172 [41/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1172 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_252 : Operation 1173 [42/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1173 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 253 <SV = 57> <Delay = 8.75>
ST_253 : Operation 1174 [40/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1174 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_253 : Operation 1175 [41/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1175 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 254 <SV = 58> <Delay = 8.75>
ST_254 : Operation 1176 [39/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1176 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_254 : Operation 1177 [40/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1177 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 255 <SV = 59> <Delay = 8.75>
ST_255 : Operation 1178 [38/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1178 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_255 : Operation 1179 [39/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1179 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 256 <SV = 60> <Delay = 8.75>
ST_256 : Operation 1180 [37/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1180 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_256 : Operation 1181 [38/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1181 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 257 <SV = 61> <Delay = 8.75>
ST_257 : Operation 1182 [36/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1182 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_257 : Operation 1183 [37/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1183 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 258 <SV = 62> <Delay = 8.75>
ST_258 : Operation 1184 [35/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1184 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_258 : Operation 1185 [36/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1185 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 259 <SV = 63> <Delay = 8.75>
ST_259 : Operation 1186 [34/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1186 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_259 : Operation 1187 [35/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1187 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 260 <SV = 64> <Delay = 8.75>
ST_260 : Operation 1188 [33/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1188 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_260 : Operation 1189 [34/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1189 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 261 <SV = 65> <Delay = 8.75>
ST_261 : Operation 1190 [32/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1190 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_261 : Operation 1191 [33/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1191 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 262 <SV = 66> <Delay = 8.75>
ST_262 : Operation 1192 [31/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1192 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_262 : Operation 1193 [32/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1193 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 263 <SV = 67> <Delay = 8.75>
ST_263 : Operation 1194 [30/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1194 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_263 : Operation 1195 [31/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1195 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 264 <SV = 68> <Delay = 8.75>
ST_264 : Operation 1196 [29/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1196 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_264 : Operation 1197 [30/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1197 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 265 <SV = 69> <Delay = 8.75>
ST_265 : Operation 1198 [28/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1198 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_265 : Operation 1199 [29/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1199 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 266 <SV = 70> <Delay = 8.75>
ST_266 : Operation 1200 [27/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1200 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_266 : Operation 1201 [28/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1201 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 267 <SV = 71> <Delay = 8.75>
ST_267 : Operation 1202 [26/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1202 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_267 : Operation 1203 [27/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1203 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 268 <SV = 72> <Delay = 8.75>
ST_268 : Operation 1204 [25/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1204 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_268 : Operation 1205 [26/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1205 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 269 <SV = 73> <Delay = 8.75>
ST_269 : Operation 1206 [24/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1206 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_269 : Operation 1207 [25/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1207 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 270 <SV = 74> <Delay = 8.75>
ST_270 : Operation 1208 [23/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1208 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_270 : Operation 1209 [24/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1209 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 271 <SV = 75> <Delay = 8.75>
ST_271 : Operation 1210 [22/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1210 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_271 : Operation 1211 [23/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1211 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 272 <SV = 76> <Delay = 8.75>
ST_272 : Operation 1212 [21/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1212 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_272 : Operation 1213 [22/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1213 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 273 <SV = 77> <Delay = 8.75>
ST_273 : Operation 1214 [20/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1214 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_273 : Operation 1215 [21/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1215 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 274 <SV = 78> <Delay = 8.75>
ST_274 : Operation 1216 [19/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1216 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_274 : Operation 1217 [20/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1217 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 275 <SV = 79> <Delay = 8.75>
ST_275 : Operation 1218 [18/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1218 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_275 : Operation 1219 [19/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1219 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 276 <SV = 80> <Delay = 8.75>
ST_276 : Operation 1220 [17/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1220 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_276 : Operation 1221 [18/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1221 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 277 <SV = 81> <Delay = 8.75>
ST_277 : Operation 1222 [16/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1222 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_277 : Operation 1223 [17/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1223 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 278 <SV = 82> <Delay = 8.75>
ST_278 : Operation 1224 [15/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1224 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_278 : Operation 1225 [16/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1225 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 279 <SV = 83> <Delay = 8.75>
ST_279 : Operation 1226 [14/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1226 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_279 : Operation 1227 [15/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1227 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 280 <SV = 84> <Delay = 8.75>
ST_280 : Operation 1228 [13/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1228 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_280 : Operation 1229 [14/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1229 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 281 <SV = 85> <Delay = 8.75>
ST_281 : Operation 1230 [12/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1230 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_281 : Operation 1231 [13/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1231 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 282 <SV = 86> <Delay = 8.75>
ST_282 : Operation 1232 [11/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1232 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_282 : Operation 1233 [12/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1233 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 283 <SV = 87> <Delay = 8.75>
ST_283 : Operation 1234 [10/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1234 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_283 : Operation 1235 [11/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1235 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 284 <SV = 88> <Delay = 8.75>
ST_284 : Operation 1236 [9/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1236 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_284 : Operation 1237 [10/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1237 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 285 <SV = 89> <Delay = 8.75>
ST_285 : Operation 1238 [8/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1238 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_285 : Operation 1239 [9/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1239 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 286 <SV = 90> <Delay = 8.75>
ST_286 : Operation 1240 [7/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1240 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_286 : Operation 1241 [8/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1241 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 287 <SV = 91> <Delay = 8.75>
ST_287 : Operation 1242 [6/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1242 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_287 : Operation 1243 [7/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1243 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 288 <SV = 92> <Delay = 8.75>
ST_288 : Operation 1244 [5/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1244 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_288 : Operation 1245 [6/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1245 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 289 <SV = 93> <Delay = 8.75>
ST_289 : Operation 1246 [4/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1246 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_289 : Operation 1247 [5/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1247 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 290 <SV = 94> <Delay = 8.75>
ST_290 : Operation 1248 [3/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1248 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_290 : Operation 1249 [4/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1249 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 291 <SV = 95> <Delay = 8.75>
ST_291 : Operation 1250 [2/59] (8.75ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1250 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_291 : Operation 1251 [3/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1251 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 292 <SV = 96> <Delay = 8.75>
ST_292 : Operation 1252 [1/59] (2.89ns)   --->   "%tmp_i_i25_i = call fastcc float @"generic_tanh<float>"(float %C_t_0_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1252 'call' 'tmp_i_i25_i' <Predicate = (!exitcond_i7_i)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_292 : Operation 1253 [1/1] (0.00ns)   --->   "%vec_tmp_0_addr_2 = getelementptr [16 x float]* %vec_tmp_0, i64 0, i64 %newIndex41_i" [lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1253 'getelementptr' 'vec_tmp_0_addr_2' <Predicate = (!exitcond_i7_i)> <Delay = 0.00>
ST_292 : Operation 1254 [1/1] (2.32ns)   --->   "store float %tmp_i_i25_i, float* %vec_tmp_0_addr_2, align 8" [lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1254 'store' <Predicate = (!exitcond_i7_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_292 : Operation 1255 [2/59] (8.75ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1255 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 293 <SV = 97> <Delay = 5.22>
ST_293 : Operation 1256 [1/1] (0.00ns)   --->   "%tmp_42_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [lstm_hls/rnn.cpp:26->lstm_hls/rnn.cpp:168]   --->   Operation 1256 'specregionbegin' 'tmp_42_i' <Predicate = (!exitcond_i7_i)> <Delay = 0.00>
ST_293 : Operation 1257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:168]   --->   Operation 1257 'specpipeline' <Predicate = (!exitcond_i7_i)> <Delay = 0.00>
ST_293 : Operation 1258 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_42_i)" [lstm_hls/rnn.cpp:31->lstm_hls/rnn.cpp:168]   --->   Operation 1258 'specregionend' 'empty_80' <Predicate = (!exitcond_i7_i)> <Delay = 0.00>
ST_293 : Operation 1259 [1/59] (2.89ns)   --->   "%tmp_i_i26_i = call fastcc float @"generic_tanh<float>"(float %C_t_1_load_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1259 'call' 'tmp_i_i26_i' <Predicate = (!exitcond_i7_i)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_293 : Operation 1260 [1/1] (0.00ns)   --->   "%vec_tmp_1_addr_2 = getelementptr [16 x float]* %vec_tmp_1, i64 0, i64 %newIndex41_i" [lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1260 'getelementptr' 'vec_tmp_1_addr_2' <Predicate = (!exitcond_i7_i)> <Delay = 0.00>
ST_293 : Operation 1261 [1/1] (2.32ns)   --->   "store float %tmp_i_i26_i, float* %vec_tmp_1_addr_2, align 4" [lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168]   --->   Operation 1261 'store' <Predicate = (!exitcond_i7_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_293 : Operation 1262 [1/1] (0.00ns)   --->   "br label %geva.exit21.i" [lstm_hls/rnn.cpp:26->lstm_hls/rnn.cpp:168]   --->   Operation 1262 'br' <Predicate = (!exitcond_i7_i)> <Delay = 0.00>

State 294 <SV = 37> <Delay = 1.76>
ST_294 : Operation 1263 [1/1] (1.76ns)   --->   "br label %tanh.exit60.i"   --->   Operation 1263 'br' <Predicate = true> <Delay = 1.76>

State 295 <SV = 38> <Delay = 2.41>
ST_295 : Operation 1264 [1/1] (0.00ns)   --->   "%i_0_i13_i = phi i6 [ %i_15_1_i, %23 ], [ 0, %tanh.exit60.i.preheader ]" [lstm_hls/rnn.cpp:53->lstm_hls/rnn.cpp:169]   --->   Operation 1264 'phi' 'i_0_i13_i' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 1265 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1265 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 1266 [1/1] (1.42ns)   --->   "%exitcond_i8_i = icmp eq i6 %i_0_i13_i, -32" [lstm_hls/rnn.cpp:53->lstm_hls/rnn.cpp:169]   --->   Operation 1266 'icmp' 'exitcond_i8_i' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 1267 [1/1] (0.00ns)   --->   "br i1 %exitcond_i8_i, label %.preheader.i.loopexit, label %23" [lstm_hls/rnn.cpp:53->lstm_hls/rnn.cpp:169]   --->   Operation 1267 'br' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 1268 [1/1] (0.00ns)   --->   "%newIndex42_i = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0_i13_i, i32 1, i32 5)" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169]   --->   Operation 1268 'partselect' 'newIndex42_i' <Predicate = (!exitcond_i8_i)> <Delay = 0.00>
ST_295 : Operation 1269 [1/1] (0.00ns)   --->   "%newIndex43_i = zext i5 %newIndex42_i to i64" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169]   --->   Operation 1269 'zext' 'newIndex43_i' <Predicate = (!exitcond_i8_i)> <Delay = 0.00>
ST_295 : Operation 1270 [1/1] (0.00ns)   --->   "%gate_o_0_addr_3 = getelementptr [16 x float]* %gate_o_0, i64 0, i64 %newIndex43_i" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169]   --->   Operation 1270 'getelementptr' 'gate_o_0_addr_3' <Predicate = (!exitcond_i8_i)> <Delay = 0.00>
ST_295 : Operation 1271 [2/2] (2.32ns)   --->   "%gate_o_0_load_2 = load float* %gate_o_0_addr_3, align 8" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169]   --->   Operation 1271 'load' 'gate_o_0_load_2' <Predicate = (!exitcond_i8_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_295 : Operation 1272 [1/1] (0.00ns)   --->   "%vec_tmp_0_addr_3 = getelementptr [16 x float]* %vec_tmp_0, i64 0, i64 %newIndex43_i" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169]   --->   Operation 1272 'getelementptr' 'vec_tmp_0_addr_3' <Predicate = (!exitcond_i8_i)> <Delay = 0.00>
ST_295 : Operation 1273 [2/2] (2.32ns)   --->   "%vec_tmp_0_load_1 = load float* %vec_tmp_0_addr_3, align 8" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169]   --->   Operation 1273 'load' 'vec_tmp_0_load_1' <Predicate = (!exitcond_i8_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_295 : Operation 1274 [1/1] (0.00ns)   --->   "%gate_o_1_addr_3 = getelementptr [16 x float]* %gate_o_1, i64 0, i64 %newIndex43_i" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169]   --->   Operation 1274 'getelementptr' 'gate_o_1_addr_3' <Predicate = (!exitcond_i8_i)> <Delay = 0.00>
ST_295 : Operation 1275 [2/2] (2.32ns)   --->   "%gate_o_1_load_2 = load float* %gate_o_1_addr_3, align 4" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169]   --->   Operation 1275 'load' 'gate_o_1_load_2' <Predicate = (!exitcond_i8_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_295 : Operation 1276 [1/1] (0.00ns)   --->   "%vec_tmp_1_addr_3 = getelementptr [16 x float]* %vec_tmp_1, i64 0, i64 %newIndex43_i" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169]   --->   Operation 1276 'getelementptr' 'vec_tmp_1_addr_3' <Predicate = (!exitcond_i8_i)> <Delay = 0.00>
ST_295 : Operation 1277 [2/2] (2.32ns)   --->   "%vec_tmp_1_load_1 = load float* %vec_tmp_1_addr_3, align 4" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169]   --->   Operation 1277 'load' 'vec_tmp_1_load_1' <Predicate = (!exitcond_i8_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_295 : Operation 1278 [1/1] (1.82ns)   --->   "%i_15_1_i = add i6 %i_0_i13_i, 2" [lstm_hls/rnn.cpp:53->lstm_hls/rnn.cpp:169]   --->   Operation 1278 'add' 'i_15_1_i' <Predicate = (!exitcond_i8_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 39> <Delay = 8.02>
ST_296 : Operation 1279 [1/2] (2.32ns)   --->   "%gate_o_0_load_2 = load float* %gate_o_0_addr_3, align 8" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169]   --->   Operation 1279 'load' 'gate_o_0_load_2' <Predicate = (!exitcond_i8_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_296 : Operation 1280 [1/2] (2.32ns)   --->   "%vec_tmp_0_load_1 = load float* %vec_tmp_0_addr_3, align 8" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169]   --->   Operation 1280 'load' 'vec_tmp_0_load_1' <Predicate = (!exitcond_i8_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_296 : Operation 1281 [4/4] (5.70ns)   --->   "%tmp_67_i = fmul float %gate_o_0_load_2, %vec_tmp_0_load_1" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169]   --->   Operation 1281 'fmul' 'tmp_67_i' <Predicate = (!exitcond_i8_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 1282 [1/2] (2.32ns)   --->   "%gate_o_1_load_2 = load float* %gate_o_1_addr_3, align 4" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169]   --->   Operation 1282 'load' 'gate_o_1_load_2' <Predicate = (!exitcond_i8_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_296 : Operation 1283 [1/2] (2.32ns)   --->   "%vec_tmp_1_load_1 = load float* %vec_tmp_1_addr_3, align 4" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169]   --->   Operation 1283 'load' 'vec_tmp_1_load_1' <Predicate = (!exitcond_i8_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_296 : Operation 1284 [4/4] (5.70ns)   --->   "%tmp_67_1_i = fmul float %gate_o_1_load_2, %vec_tmp_1_load_1" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169]   --->   Operation 1284 'fmul' 'tmp_67_1_i' <Predicate = (!exitcond_i8_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 40> <Delay = 5.70>
ST_297 : Operation 1285 [3/4] (5.70ns)   --->   "%tmp_67_i = fmul float %gate_o_0_load_2, %vec_tmp_0_load_1" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169]   --->   Operation 1285 'fmul' 'tmp_67_i' <Predicate = (!exitcond_i8_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 1286 [3/4] (5.70ns)   --->   "%tmp_67_1_i = fmul float %gate_o_1_load_2, %vec_tmp_1_load_1" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169]   --->   Operation 1286 'fmul' 'tmp_67_1_i' <Predicate = (!exitcond_i8_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 41> <Delay = 5.70>
ST_298 : Operation 1287 [2/4] (5.70ns)   --->   "%tmp_67_i = fmul float %gate_o_0_load_2, %vec_tmp_0_load_1" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169]   --->   Operation 1287 'fmul' 'tmp_67_i' <Predicate = (!exitcond_i8_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 1288 [2/4] (5.70ns)   --->   "%tmp_67_1_i = fmul float %gate_o_1_load_2, %vec_tmp_1_load_1" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169]   --->   Operation 1288 'fmul' 'tmp_67_1_i' <Predicate = (!exitcond_i8_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 42> <Delay = 8.02>
ST_299 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_43_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [lstm_hls/rnn.cpp:53->lstm_hls/rnn.cpp:169]   --->   Operation 1289 'specregionbegin' 'tmp_43_i' <Predicate = (!exitcond_i8_i)> <Delay = 0.00>
ST_299 : Operation 1290 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [lstm_hls/rnn.cpp:55->lstm_hls/rnn.cpp:169]   --->   Operation 1290 'specpipeline' <Predicate = (!exitcond_i8_i)> <Delay = 0.00>
ST_299 : Operation 1291 [1/4] (5.70ns)   --->   "%tmp_67_i = fmul float %gate_o_0_load_2, %vec_tmp_0_load_1" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169]   --->   Operation 1291 'fmul' 'tmp_67_i' <Predicate = (!exitcond_i8_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 1292 [1/1] (0.00ns)   --->   "%h_t_0_addr_2 = getelementptr [16 x float]* %h_t_0, i64 0, i64 %newIndex43_i" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169]   --->   Operation 1292 'getelementptr' 'h_t_0_addr_2' <Predicate = (!exitcond_i8_i)> <Delay = 0.00>
ST_299 : Operation 1293 [1/1] (2.32ns)   --->   "store float %tmp_67_i, float* %h_t_0_addr_2, align 8" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169]   --->   Operation 1293 'store' <Predicate = (!exitcond_i8_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_299 : Operation 1294 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_43_i)" [lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:169]   --->   Operation 1294 'specregionend' 'empty_82' <Predicate = (!exitcond_i8_i)> <Delay = 0.00>
ST_299 : Operation 1295 [1/4] (5.70ns)   --->   "%tmp_67_1_i = fmul float %gate_o_1_load_2, %vec_tmp_1_load_1" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169]   --->   Operation 1295 'fmul' 'tmp_67_1_i' <Predicate = (!exitcond_i8_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 1296 [1/1] (0.00ns)   --->   "%h_t_1_addr_2 = getelementptr [16 x float]* %h_t_1, i64 0, i64 %newIndex43_i" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169]   --->   Operation 1296 'getelementptr' 'h_t_1_addr_2' <Predicate = (!exitcond_i8_i)> <Delay = 0.00>
ST_299 : Operation 1297 [1/1] (2.32ns)   --->   "store float %tmp_67_1_i, float* %h_t_1_addr_2, align 4" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169]   --->   Operation 1297 'store' <Predicate = (!exitcond_i8_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_299 : Operation 1298 [1/1] (0.00ns)   --->   "br label %tanh.exit60.i" [lstm_hls/rnn.cpp:53->lstm_hls/rnn.cpp:169]   --->   Operation 1298 'br' <Predicate = (!exitcond_i8_i)> <Delay = 0.00>

State 300 <SV = 39> <Delay = 0.00>
ST_300 : Operation 1299 [1/1] (0.00ns)   --->   "br label %.preheader.i"   --->   Operation 1299 'br' <Predicate = true> <Delay = 0.00>

State 301 <SV = 8> <Delay = 7.25>
ST_301 : Operation 1300 [1/2] (0.00ns)   --->   "%call_ret_i = call fastcc { float, float } @gemvm_out([16 x float]* %h_t_0, [16 x float]* %h_t_1)" [lstm_hls/rnn.cpp:176]   --->   Operation 1300 'call' 'call_ret_i' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_301 : Operation 1301 [1/1] (0.00ns)   --->   "%res_loc_i = extractvalue { float, float } %call_ret_i, 0" [lstm_hls/rnn.cpp:176]   --->   Operation 1301 'extractvalue' 'res_loc_i' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 1302 [1/1] (0.00ns)   --->   "%res1_loc_i = extractvalue { float, float } %call_ret_i, 1" [lstm_hls/rnn.cpp:176]   --->   Operation 1302 'extractvalue' 'res1_loc_i' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 1303 [5/5] (7.25ns)   --->   "%res_0_dc = fadd float %res_loc_i, 0xBFD0958540000000" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:177]   --->   Operation 1303 'fadd' 'res_0_dc' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 1304 [5/5] (7.25ns)   --->   "%res_1_dc = fadd float %res1_loc_i, 0x3FD52A6F40000000" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:177]   --->   Operation 1304 'fadd' 'res_1_dc' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 9> <Delay = 7.25>
ST_302 : Operation 1305 [4/5] (7.25ns)   --->   "%res_0_dc = fadd float %res_loc_i, 0xBFD0958540000000" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:177]   --->   Operation 1305 'fadd' 'res_0_dc' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 1306 [4/5] (7.25ns)   --->   "%res_1_dc = fadd float %res1_loc_i, 0x3FD52A6F40000000" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:177]   --->   Operation 1306 'fadd' 'res_1_dc' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 10> <Delay = 7.25>
ST_303 : Operation 1307 [3/5] (7.25ns)   --->   "%res_0_dc = fadd float %res_loc_i, 0xBFD0958540000000" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:177]   --->   Operation 1307 'fadd' 'res_0_dc' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 1308 [3/5] (7.25ns)   --->   "%res_1_dc = fadd float %res1_loc_i, 0x3FD52A6F40000000" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:177]   --->   Operation 1308 'fadd' 'res_1_dc' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 11> <Delay = 7.25>
ST_304 : Operation 1309 [2/5] (7.25ns)   --->   "%res_0_dc = fadd float %res_loc_i, 0xBFD0958540000000" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:177]   --->   Operation 1309 'fadd' 'res_0_dc' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 1310 [2/5] (7.25ns)   --->   "%res_1_dc = fadd float %res1_loc_i, 0x3FD52A6F40000000" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:177]   --->   Operation 1310 'fadd' 'res_1_dc' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 12> <Delay = 7.25>
ST_305 : Operation 1311 [1/5] (7.25ns)   --->   "%res_0_dc = fadd float %res_loc_i, 0xBFD0958540000000" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:177]   --->   Operation 1311 'fadd' 'res_0_dc' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 1312 [1/5] (7.25ns)   --->   "%res_1_dc = fadd float %res1_loc_i, 0x3FD52A6F40000000" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:177]   --->   Operation 1312 'fadd' 'res_1_dc' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 13> <Delay = 3.63>
ST_306 : Operation 1313 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %res_0_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 1313 'specinterface' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 1314 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.floatP(float* %res_0_out, float %res_0_dc)" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:177]   --->   Operation 1314 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_306 : Operation 1315 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %res_1_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 1315 'specinterface' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 1316 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.floatP(float* %res_1_out, float %res_1_dc)" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:177]   --->   Operation 1316 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_306 : Operation 1317 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 1317 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('invdar_i', lstm_hls/rnn.cpp:127) with incoming values : ('indvarinc_i', lstm_hls/rnn.cpp:127) [225]  (1.77 ns)

 <State 2>: 2.36ns
The critical path consists of the following:
	'icmp' operation ('tmp_7_i', lstm_hls/rnn.cpp:127) [240]  (1.36 ns)
	blocking operation 0.993 ns on control path)

 <State 3>: 2.36ns
The critical path consists of the following:
	'icmp' operation ('tmp_9_i', lstm_hls/rnn.cpp:128) [262]  (1.36 ns)
	blocking operation 0.993 ns on control path)

 <State 4>: 2.36ns
The critical path consists of the following:
	'icmp' operation ('tmp_1_i', lstm_hls/rnn.cpp:129) [284]  (1.36 ns)
	blocking operation 0.993 ns on control path)

 <State 5>: 2.36ns
The critical path consists of the following:
	'icmp' operation ('tmp_3_i', lstm_hls/rnn.cpp:130) [306]  (1.36 ns)
	blocking operation 0.993 ns on control path)

 <State 6>: 2.36ns
The critical path consists of the following:
	'icmp' operation ('tmp_5_i', lstm_hls/rnn.cpp:131) [328]  (1.36 ns)
	blocking operation 0.993 ns on control path)

 <State 7>: 2.36ns
The critical path consists of the following:
	'icmp' operation ('tmp_i', lstm_hls/rnn.cpp:132) [350]  (1.36 ns)
	blocking operation 0.993 ns on control path)

 <State 8>: 2.29ns
The critical path consists of the following:
	'icmp' operation ('exitcond_i', lstm_hls/rnn.cpp:138) [358]  (1.3 ns)
	blocking operation 0.993 ns on control path)

 <State 9>: 5.08ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', lstm_hls/rnn.cpp:109->lstm_hls/rnn.cpp:140) [367]  (0 ns)
	'add' operation ('tmp_6_i', lstm_hls/rnn.cpp:112->lstm_hls/rnn.cpp:140) [403]  (1.83 ns)
	'getelementptr' operation ('input_addr', lstm_hls/rnn.cpp:112->lstm_hls/rnn.cpp:140) [405]  (0 ns)
	'load' operation ('input_load', lstm_hls/rnn.cpp:112->lstm_hls/rnn.cpp:140) on array 'input_r' [406]  (3.25 ns)

 <State 10>: 5.58ns
The critical path consists of the following:
	'load' operation ('input_load', lstm_hls/rnn.cpp:112->lstm_hls/rnn.cpp:140) on array 'input_r' [406]  (3.25 ns)
	'store' operation (lstm_hls/rnn.cpp:112->lstm_hls/rnn.cpp:140) of variable 'input_load', lstm_hls/rnn.cpp:112->lstm_hls/rnn.cpp:140 on array 'vec_i[0]', lstm_hls/rnn.cpp:134 [414]  (2.32 ns)

 <State 11>: 1.86ns
The critical path consists of the following:
	'call' operation (lstm_hls/rnn.cpp:143) to 'gemvm_lstm' [425]  (1.86 ns)

 <State 12>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_0_i1_i', lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:144) with incoming values : ('i_2_1_i', lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:144) [428]  (1.77 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i_0_i1_i', lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:144) with incoming values : ('i_2_1_i', lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:144) [428]  (0 ns)
	'getelementptr' operation ('Bias0_f_0_addr', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144) [437]  (0 ns)
	'load' operation ('Bias0_f_0_load', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144) on array 'Bias0_f_0' [438]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'load' operation ('Bias0_f_0_load', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144) on array 'Bias0_f_0' [438]  (3.25 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_24_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144) [441]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_24_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144) [441]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_24_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144) [441]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_24_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144) [441]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_24_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144) [441]  (7.26 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'store' operation (lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144) of variable 'tmp_24_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:144 on array 'gate_f[0]', lstm_hls/rnn.cpp:127 [442]  (2.32 ns)

 <State 21>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_0_i2_i', lstm_hls/rnn.cpp:14->lstm_hls/rnn.cpp:145) with incoming values : ('i_3_1_i', lstm_hls/rnn.cpp:14->lstm_hls/rnn.cpp:145) [455]  (1.77 ns)

 <State 22>: 2.42ns
The critical path consists of the following:
	'icmp' operation ('exitcond_i1_i', lstm_hls/rnn.cpp:14->lstm_hls/rnn.cpp:145) [457]  (1.43 ns)
	blocking operation 0.993 ns on control path)

 <State 23>: 2.32ns
The critical path consists of the following:
	'load' operation ('gate_f_0_load_1', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) on array 'gate_f[0]', lstm_hls/rnn.cpp:127 [465]  (2.32 ns)

 <State 24>: 8.68ns
The critical path consists of the following:
	'xor' operation ('tmp_26_neg_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [467]  (0.993 ns)
	'fexp' operation ('tmp_i_i_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [469]  (7.68 ns)

 <State 25>: 8.68ns
The critical path consists of the following:
	'xor' operation ('tmp_26_neg_1_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [479]  (0.993 ns)
	'fexp' operation ('tmp_i_i18_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [481]  (7.68 ns)

 <State 26>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [469]  (7.68 ns)

 <State 27>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [469]  (7.68 ns)

 <State 28>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [469]  (7.68 ns)

 <State 29>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [469]  (7.68 ns)

 <State 30>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [469]  (7.68 ns)

 <State 31>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [469]  (7.68 ns)

 <State 32>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [469]  (7.68 ns)

 <State 33>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i18_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [481]  (7.68 ns)

 <State 34>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_29_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [471]  (8.23 ns)

 <State 35>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_29_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [471]  (8.23 ns)

 <State 36>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_29_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [471]  (8.23 ns)

 <State 37>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_29_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [471]  (8.23 ns)

 <State 38>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_29_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [471]  (8.23 ns)

 <State 39>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_29_1_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [483]  (8.23 ns)

 <State 40>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_15_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [472]  (7.91 ns)

 <State 41>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_15_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [472]  (7.91 ns)

 <State 42>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_15_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [472]  (7.91 ns)

 <State 43>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_15_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [472]  (7.91 ns)

 <State 44>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_15_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [472]  (7.91 ns)

 <State 45>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_15_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [472]  (7.91 ns)

 <State 46>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_15_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [472]  (7.91 ns)

 <State 47>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_15_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [472]  (7.91 ns)

 <State 48>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_15_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [472]  (7.91 ns)

 <State 49>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_15_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [472]  (7.91 ns)

 <State 50>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_16_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [484]  (7.91 ns)

 <State 51>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_1_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) [485]  (6.5 ns)

 <State 52>: 2.32ns
The critical path consists of the following:
	'store' operation (lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) of variable 'tmp_31_1_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145 on array 'gate_f[1]', lstm_hls/rnn.cpp:127 [486]  (2.32 ns)

 <State 53>: 1.86ns
The critical path consists of the following:
	'call' operation (lstm_hls/rnn.cpp:148) to 'gemvm_lstm' [490]  (1.86 ns)

 <State 54>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_0_i3_i', lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:149) with incoming values : ('i_4_1_i', lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:149) [493]  (1.77 ns)

 <State 55>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i_0_i3_i', lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:149) with incoming values : ('i_4_1_i', lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:149) [493]  (0 ns)
	'getelementptr' operation ('Bias0_i_0_addr', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149) [502]  (0 ns)
	'load' operation ('Bias0_i_0_load', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149) on array 'Bias0_i_0' [503]  (3.25 ns)

 <State 56>: 3.25ns
The critical path consists of the following:
	'load' operation ('Bias0_i_0_load', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149) on array 'Bias0_i_0' [503]  (3.25 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149) [506]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149) [506]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149) [506]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149) [506]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_34_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149) [506]  (7.26 ns)

 <State 62>: 2.32ns
The critical path consists of the following:
	'store' operation (lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149) of variable 'tmp_34_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:149 on array 'gate_i[0]', lstm_hls/rnn.cpp:128 [507]  (2.32 ns)

 <State 63>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_0_i4_i', lstm_hls/rnn.cpp:14->lstm_hls/rnn.cpp:150) with incoming values : ('i_5_1_i', lstm_hls/rnn.cpp:14->lstm_hls/rnn.cpp:150) [520]  (1.77 ns)

 <State 64>: 2.42ns
The critical path consists of the following:
	'icmp' operation ('exitcond_i2_i', lstm_hls/rnn.cpp:14->lstm_hls/rnn.cpp:150) [522]  (1.43 ns)
	blocking operation 0.993 ns on control path)

 <State 65>: 2.32ns
The critical path consists of the following:
	'load' operation ('gate_i_0_load_1', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) on array 'gate_i[0]', lstm_hls/rnn.cpp:128 [530]  (2.32 ns)

 <State 66>: 8.68ns
The critical path consists of the following:
	'xor' operation ('tmp_36_neg_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [532]  (0.993 ns)
	'fexp' operation ('tmp_i_i19_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [534]  (7.68 ns)

 <State 67>: 8.68ns
The critical path consists of the following:
	'xor' operation ('tmp_36_neg_1_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [544]  (0.993 ns)
	'fexp' operation ('tmp_i_i20_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [546]  (7.68 ns)

 <State 68>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i19_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [534]  (7.68 ns)

 <State 69>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i19_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [534]  (7.68 ns)

 <State 70>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i19_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [534]  (7.68 ns)

 <State 71>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i19_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [534]  (7.68 ns)

 <State 72>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i19_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [534]  (7.68 ns)

 <State 73>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i19_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [534]  (7.68 ns)

 <State 74>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i19_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [534]  (7.68 ns)

 <State 75>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i20_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [546]  (7.68 ns)

 <State 76>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_39_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [536]  (8.23 ns)

 <State 77>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_39_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [536]  (8.23 ns)

 <State 78>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_39_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [536]  (8.23 ns)

 <State 79>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_39_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [536]  (8.23 ns)

 <State 80>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_39_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [536]  (8.23 ns)

 <State 81>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_39_1_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [548]  (8.23 ns)

 <State 82>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_19_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [537]  (7.91 ns)

 <State 83>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_19_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [537]  (7.91 ns)

 <State 84>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_19_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [537]  (7.91 ns)

 <State 85>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_19_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [537]  (7.91 ns)

 <State 86>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_19_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [537]  (7.91 ns)

 <State 87>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_19_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [537]  (7.91 ns)

 <State 88>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_19_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [537]  (7.91 ns)

 <State 89>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_19_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [537]  (7.91 ns)

 <State 90>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_19_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [537]  (7.91 ns)

 <State 91>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_19_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [537]  (7.91 ns)

 <State 92>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_20_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [549]  (7.91 ns)

 <State 93>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_41_1_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) [550]  (6.5 ns)

 <State 94>: 2.32ns
The critical path consists of the following:
	'store' operation (lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150) of variable 'tmp_41_1_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:150 on array 'gate_i[1]', lstm_hls/rnn.cpp:128 [551]  (2.32 ns)

 <State 95>: 1.86ns
The critical path consists of the following:
	'call' operation (lstm_hls/rnn.cpp:153) to 'gemvm_lstm' [555]  (1.86 ns)

 <State 96>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_0_i5_i', lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:154) with incoming values : ('i_6_1_i', lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:154) [558]  (1.77 ns)

 <State 97>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i_0_i5_i', lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:154) with incoming values : ('i_6_1_i', lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:154) [558]  (0 ns)
	'getelementptr' operation ('Bias0_c_0_addr', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154) [567]  (0 ns)
	'load' operation ('Bias0_c_0_load', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154) on array 'Bias0_c_0' [568]  (3.25 ns)

 <State 98>: 3.25ns
The critical path consists of the following:
	'load' operation ('Bias0_c_0_load', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154) on array 'Bias0_c_0' [568]  (3.25 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_44_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154) [571]  (7.26 ns)

 <State 100>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_44_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154) [571]  (7.26 ns)

 <State 101>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_44_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154) [571]  (7.26 ns)

 <State 102>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_44_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154) [571]  (7.26 ns)

 <State 103>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_44_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154) [571]  (7.26 ns)

 <State 104>: 2.32ns
The critical path consists of the following:
	'store' operation (lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154) of variable 'tmp_44_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:154 on array 'stat_C[0]', lstm_hls/rnn.cpp:130 [572]  (2.32 ns)

 <State 105>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_0_i6_i', lstm_hls/rnn.cpp:26->lstm_hls/rnn.cpp:155) with incoming values : ('i_7_1_i', lstm_hls/rnn.cpp:26->lstm_hls/rnn.cpp:155) [585]  (1.77 ns)

 <State 106>: 2.42ns
The critical path consists of the following:
	'icmp' operation ('exitcond_i3_i', lstm_hls/rnn.cpp:26->lstm_hls/rnn.cpp:155) [587]  (1.43 ns)
	blocking operation 0.993 ns on control path)

 <State 107>: 2.32ns
The critical path consists of the following:
	'load' operation ('x', lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) on array 'stat_C[0]', lstm_hls/rnn.cpp:130 [595]  (2.32 ns)

 <State 108>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 109>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 110>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 111>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 112>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 113>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 114>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 115>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 116>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 117>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 118>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 119>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 120>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 121>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 122>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 123>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 124>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 125>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 126>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 127>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 128>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 129>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 130>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 131>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 132>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 133>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 134>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 135>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 136>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 137>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 138>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 139>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 140>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 141>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 142>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 143>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 144>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 145>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 146>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 147>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 148>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 149>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 150>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 151>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 152>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 153>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 154>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 155>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 156>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 157>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 158>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 159>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 160>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 161>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 162>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 163>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 164>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 165>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i21_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [596]  (8.75 ns)

 <State 166>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i22_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [601]  (8.75 ns)

 <State 167>: 5.22ns
The critical path consists of the following:
	'call' operation ('tmp_i_i22_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) to 'generic_tanh<float>' [601]  (2.9 ns)
	'store' operation (lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) of variable 'tmp_i_i22_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155 on array 'stat_C[1]', lstm_hls/rnn.cpp:130 [602]  (2.32 ns)

 <State 168>: 1.86ns
The critical path consists of the following:
	'call' operation (lstm_hls/rnn.cpp:158) to 'gemvm_lstm' [606]  (1.86 ns)

 <State 169>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_0_i7_i', lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:159) with incoming values : ('i_8_1_i', lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:159) [609]  (1.77 ns)

 <State 170>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i_0_i7_i', lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:159) with incoming values : ('i_8_1_i', lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:159) [609]  (0 ns)
	'getelementptr' operation ('Bias0_o_0_addr', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159) [618]  (0 ns)
	'load' operation ('Bias0_o_0_load', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159) on array 'Bias0_o_0' [619]  (3.25 ns)

 <State 171>: 3.25ns
The critical path consists of the following:
	'load' operation ('Bias0_o_0_load', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159) on array 'Bias0_o_0' [619]  (3.25 ns)

 <State 172>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_49_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159) [622]  (7.26 ns)

 <State 173>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_49_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159) [622]  (7.26 ns)

 <State 174>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_49_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159) [622]  (7.26 ns)

 <State 175>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_49_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159) [622]  (7.26 ns)

 <State 176>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_49_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159) [622]  (7.26 ns)

 <State 177>: 2.32ns
The critical path consists of the following:
	'store' operation (lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159) of variable 'tmp_49_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:159 on array 'gate_o[0]', lstm_hls/rnn.cpp:129 [623]  (2.32 ns)

 <State 178>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_0_i8_i', lstm_hls/rnn.cpp:14->lstm_hls/rnn.cpp:160) with incoming values : ('i_9_1_i', lstm_hls/rnn.cpp:14->lstm_hls/rnn.cpp:160) [636]  (1.77 ns)

 <State 179>: 2.42ns
The critical path consists of the following:
	'icmp' operation ('exitcond_i4_i', lstm_hls/rnn.cpp:14->lstm_hls/rnn.cpp:160) [638]  (1.43 ns)
	blocking operation 0.993 ns on control path)

 <State 180>: 2.32ns
The critical path consists of the following:
	'load' operation ('gate_o_0_load_1', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) on array 'gate_o[0]', lstm_hls/rnn.cpp:129 [646]  (2.32 ns)

 <State 181>: 8.68ns
The critical path consists of the following:
	'xor' operation ('tmp_51_neg_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [648]  (0.993 ns)
	'fexp' operation ('tmp_i_i23_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [650]  (7.68 ns)

 <State 182>: 8.68ns
The critical path consists of the following:
	'xor' operation ('tmp_51_neg_1_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [660]  (0.993 ns)
	'fexp' operation ('tmp_i_i24_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [662]  (7.68 ns)

 <State 183>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i23_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [650]  (7.68 ns)

 <State 184>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i23_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [650]  (7.68 ns)

 <State 185>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i23_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [650]  (7.68 ns)

 <State 186>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i23_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [650]  (7.68 ns)

 <State 187>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i23_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [650]  (7.68 ns)

 <State 188>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i23_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [650]  (7.68 ns)

 <State 189>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i23_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [650]  (7.68 ns)

 <State 190>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i24_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [662]  (7.68 ns)

 <State 191>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_54_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [652]  (8.23 ns)

 <State 192>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_54_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [652]  (8.23 ns)

 <State 193>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_54_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [652]  (8.23 ns)

 <State 194>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_54_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [652]  (8.23 ns)

 <State 195>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_54_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [652]  (8.23 ns)

 <State 196>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_54_1_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [664]  (8.23 ns)

 <State 197>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_30_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [653]  (7.91 ns)

 <State 198>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_30_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [653]  (7.91 ns)

 <State 199>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_30_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [653]  (7.91 ns)

 <State 200>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_30_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [653]  (7.91 ns)

 <State 201>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_30_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [653]  (7.91 ns)

 <State 202>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_30_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [653]  (7.91 ns)

 <State 203>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_30_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [653]  (7.91 ns)

 <State 204>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_30_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [653]  (7.91 ns)

 <State 205>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_30_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [653]  (7.91 ns)

 <State 206>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_30_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [653]  (7.91 ns)

 <State 207>: 7.91ns
The critical path consists of the following:
	'drecip' operation ('tmp_32_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [665]  (7.91 ns)

 <State 208>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_56_1_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) [666]  (6.5 ns)

 <State 209>: 2.32ns
The critical path consists of the following:
	'store' operation (lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160) of variable 'tmp_56_1_i', lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:160 on array 'gate_o[1]', lstm_hls/rnn.cpp:129 [667]  (2.32 ns)

 <State 210>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_0_i9_i', lstm_hls/rnn.cpp:53->lstm_hls/rnn.cpp:163) with incoming values : ('i_10_1_i', lstm_hls/rnn.cpp:53->lstm_hls/rnn.cpp:163) [673]  (1.77 ns)

 <State 211>: 2.42ns
The critical path consists of the following:
	'icmp' operation ('exitcond_i5_i', lstm_hls/rnn.cpp:53->lstm_hls/rnn.cpp:163) [675]  (1.43 ns)
	blocking operation 0.993 ns on control path)

 <State 212>: 8.02ns
The critical path consists of the following:
	'load' operation ('gate_f_0_load_2', lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163) on array 'gate_f[0]', lstm_hls/rnn.cpp:127 [683]  (2.32 ns)
	'fmul' operation ('tmp_58_i', lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163) [686]  (5.7 ns)

 <State 213>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_58_i', lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163) [686]  (5.7 ns)

 <State 214>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_58_i', lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163) [686]  (5.7 ns)

 <State 215>: 8.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_58_i', lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163) [686]  (5.7 ns)
	'store' operation (lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163) of variable 'tmp_58_i', lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:163 on array 'vec_tmp[0]', lstm_hls/rnn.cpp:135 [688]  (2.32 ns)

 <State 216>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_0_i10_i', lstm_hls/rnn.cpp:53->lstm_hls/rnn.cpp:164) with incoming values : ('i_11_1_i', lstm_hls/rnn.cpp:53->lstm_hls/rnn.cpp:164) [702]  (1.77 ns)

 <State 217>: 2.42ns
The critical path consists of the following:
	'icmp' operation ('exitcond_i6_i', lstm_hls/rnn.cpp:53->lstm_hls/rnn.cpp:164) [704]  (1.43 ns)
	blocking operation 0.993 ns on control path)

 <State 218>: 8.02ns
The critical path consists of the following:
	'load' operation ('gate_i_0_load_2', lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164) on array 'gate_i[0]', lstm_hls/rnn.cpp:128 [712]  (2.32 ns)
	'fmul' operation ('tmp_60_i', lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164) [715]  (5.7 ns)

 <State 219>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_60_i', lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164) [715]  (5.7 ns)

 <State 220>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_60_i', lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164) [715]  (5.7 ns)

 <State 221>: 8.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_60_i', lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164) [715]  (5.7 ns)
	'store' operation (lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164) of variable 'tmp_60_i', lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:164 on array 'C_t[0]', lstm_hls/rnn.cpp:131 [717]  (2.32 ns)

 <State 222>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_0_i11_i', lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:165) with incoming values : ('i_12_1_i', lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:165) [731]  (1.77 ns)

 <State 223>: 2.42ns
The critical path consists of the following:
	'icmp' operation ('exitcond6_i', lstm_hls/rnn.cpp:40->lstm_hls/rnn.cpp:165) [733]  (1.43 ns)
	blocking operation 0.993 ns on control path)

 <State 224>: 2.32ns
The critical path consists of the following:
	'load' operation ('vec_tmp_0_load', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165) on array 'vec_tmp[0]', lstm_hls/rnn.cpp:135 [741]  (2.32 ns)

 <State 225>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_63_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165) [744]  (7.26 ns)

 <State 226>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_63_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165) [744]  (7.26 ns)

 <State 227>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_63_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165) [744]  (7.26 ns)

 <State 228>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_63_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165) [744]  (7.26 ns)

 <State 229>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_63_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165) [744]  (7.26 ns)

 <State 230>: 2.32ns
The critical path consists of the following:
	'store' operation (lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165) of variable 'tmp_63_i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:165 on array 'C_t[0]', lstm_hls/rnn.cpp:131 [745]  (2.32 ns)

 <State 231>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_0_i12_i', lstm_hls/rnn.cpp:26->lstm_hls/rnn.cpp:168) with incoming values : ('i_13_1_i', lstm_hls/rnn.cpp:26->lstm_hls/rnn.cpp:168) [758]  (1.77 ns)

 <State 232>: 2.42ns
The critical path consists of the following:
	'icmp' operation ('exitcond_i7_i', lstm_hls/rnn.cpp:26->lstm_hls/rnn.cpp:168) [760]  (1.43 ns)
	blocking operation 0.993 ns on control path)

 <State 233>: 2.32ns
The critical path consists of the following:
	'load' operation ('x', lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) on array 'C_t[0]', lstm_hls/rnn.cpp:131 [768]  (2.32 ns)

 <State 234>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 235>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 236>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 237>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 238>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 239>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 240>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 241>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 242>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 243>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 244>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 245>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 246>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 247>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 248>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 249>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 250>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 251>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 252>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 253>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 254>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 255>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 256>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 257>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 258>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 259>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 260>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 261>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 262>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 263>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 264>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 265>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 266>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 267>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 268>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 269>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 270>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 271>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 272>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 273>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 274>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 275>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 276>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 277>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 278>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 279>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 280>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 281>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 282>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 283>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 284>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 285>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 286>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 287>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 288>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 289>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 290>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 291>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i25_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [769]  (8.75 ns)

 <State 292>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i26_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [775]  (8.75 ns)

 <State 293>: 5.22ns
The critical path consists of the following:
	'call' operation ('tmp_i_i26_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) to 'generic_tanh<float>' [775]  (2.9 ns)
	'store' operation (lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168) of variable 'tmp_i_i26_i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10->lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:168 on array 'vec_tmp[1]', lstm_hls/rnn.cpp:135 [777]  (2.32 ns)

 <State 294>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_0_i13_i', lstm_hls/rnn.cpp:53->lstm_hls/rnn.cpp:169) with incoming values : ('i_15_1_i', lstm_hls/rnn.cpp:53->lstm_hls/rnn.cpp:169) [783]  (1.77 ns)

 <State 295>: 2.42ns
The critical path consists of the following:
	'icmp' operation ('exitcond_i8_i', lstm_hls/rnn.cpp:53->lstm_hls/rnn.cpp:169) [785]  (1.43 ns)
	blocking operation 0.993 ns on control path)

 <State 296>: 8.02ns
The critical path consists of the following:
	'load' operation ('gate_o_0_load_2', lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169) on array 'gate_o[0]', lstm_hls/rnn.cpp:129 [793]  (2.32 ns)
	'fmul' operation ('tmp_67_i', lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169) [796]  (5.7 ns)

 <State 297>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_67_i', lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169) [796]  (5.7 ns)

 <State 298>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_67_i', lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169) [796]  (5.7 ns)

 <State 299>: 8.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_67_i', lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169) [796]  (5.7 ns)
	'store' operation (lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169) of variable 'tmp_67_i', lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:169 on array 'h_t[0]', lstm_hls/rnn.cpp:132 [798]  (2.32 ns)

 <State 300>: 0ns
The critical path consists of the following:

 <State 301>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ret_i', lstm_hls/rnn.cpp:176) to 'gemvm_out' [812]  (0 ns)
	'fadd' operation ('res_0_dc', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:177) [815]  (7.26 ns)

 <State 302>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res_0_dc', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:177) [815]  (7.26 ns)

 <State 303>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res_0_dc', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:177) [815]  (7.26 ns)

 <State 304>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res_0_dc', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:177) [815]  (7.26 ns)

 <State 305>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res_0_dc', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:177) [815]  (7.26 ns)

 <State 306>: 3.63ns
The critical path consists of the following:
	fifo write on port 'res_0_out' (lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:177) [818]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
