Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Aug 22 21:38:06 2018
| Host         : DESKTOP-IRIBVUK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file blinky_bd_wrapper_timing_summary_routed.rpt -pb blinky_bd_wrapper_timing_summary_routed.pb -rpx blinky_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : blinky_bd_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.043        0.000                      0                   31        0.274        0.000                      0                   31        3.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)                     Period(ns)      Frequency(MHz)
-----        ------------                     ----------      --------------
sys_clk_pin  {0.000 4.000}                    8.000           125.000         
  clk_div    {0.000 500000000.000}            1000000000.000  0.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints        WPWS(ns)        TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------        --------        --------  ----------------------  --------------------  
sys_clk_pin            4.043           0.000                      0                   27           0.320           0.000                      0                   27           3.500           0.000                       0                    27  
  clk_div     1000000000.000           0.000                      0                    4           0.274           0.000                      0                    4   500000000.000           0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 blinky_bd_i/divider_0/inst/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinky_bd_i/divider_0/inst/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.766ns (19.557%)  route 3.151ns (80.443%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 10.780 - 8.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.617     3.068    blinky_bd_i/divider_0/inst/clk
    SLICE_X112Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.518     3.586 r  blinky_bd_i/divider_0/inst/cnt_reg[22]/Q
                         net (fo=3, routed)           1.804     5.389    blinky_bd_i/divider_0/inst/cnt_reg_n_0_[22]
    SLICE_X111Y102       LUT5 (Prop_lut5_I0_O)        0.124     5.513 r  blinky_bd_i/divider_0/inst/cnt[25]_i_3/O
                         net (fo=26, routed)          1.347     6.860    blinky_bd_i/divider_0/inst/cnt[25]_i_3_n_0
    SLICE_X111Y103       LUT6 (Prop_lut6_I1_O)        0.124     6.984 r  blinky_bd_i/divider_0/inst/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     6.984    blinky_bd_i/divider_0/inst/cnt[16]
    SLICE_X111Y103       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.400    10.780    blinky_bd_i/divider_0/inst/clk
    SLICE_X111Y103       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[16]/C
                         clock pessimism              0.250    11.031    
                         clock uncertainty           -0.035    10.995    
    SLICE_X111Y103       FDCE (Setup_fdce_C_D)        0.032    11.027    blinky_bd_i/divider_0/inst/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         11.027    
                         arrival time                          -6.984    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 blinky_bd_i/divider_0/inst/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinky_bd_i/divider_0/inst/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.766ns (19.567%)  route 3.149ns (80.433%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 10.780 - 8.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.617     3.068    blinky_bd_i/divider_0/inst/clk
    SLICE_X112Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.518     3.586 r  blinky_bd_i/divider_0/inst/cnt_reg[22]/Q
                         net (fo=3, routed)           1.804     5.389    blinky_bd_i/divider_0/inst/cnt_reg_n_0_[22]
    SLICE_X111Y102       LUT5 (Prop_lut5_I0_O)        0.124     5.513 r  blinky_bd_i/divider_0/inst/cnt[25]_i_3/O
                         net (fo=26, routed)          1.345     6.858    blinky_bd_i/divider_0/inst/cnt[25]_i_3_n_0
    SLICE_X111Y103       LUT6 (Prop_lut6_I1_O)        0.124     6.982 r  blinky_bd_i/divider_0/inst/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     6.982    blinky_bd_i/divider_0/inst/cnt[15]
    SLICE_X111Y103       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.400    10.780    blinky_bd_i/divider_0/inst/clk
    SLICE_X111Y103       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[15]/C
                         clock pessimism              0.250    11.031    
                         clock uncertainty           -0.035    10.995    
    SLICE_X111Y103       FDCE (Setup_fdce_C_D)        0.031    11.026    blinky_bd_i/divider_0/inst/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         11.026    
                         arrival time                          -6.982    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 blinky_bd_i/divider_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinky_bd_i/divider_0/inst/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 2.205ns (59.403%)  route 1.507ns (40.597%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 10.774 - 8.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.673     3.124    blinky_bd_i/divider_0/inst/clk
    SLICE_X109Y101       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.456     3.580 r  blinky_bd_i/divider_0/inst/cnt_reg[1]/Q
                         net (fo=2, routed)           0.680     4.260    blinky_bd_i/divider_0/inst/cnt_reg_n_0_[1]
    SLICE_X110Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.916 r  blinky_bd_i/divider_0/inst/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.916    blinky_bd_i/divider_0/inst/cnt_reg[4]_i_2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.030 r  blinky_bd_i/divider_0/inst/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.030    blinky_bd_i/divider_0/inst/cnt_reg[8]_i_2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.144 r  blinky_bd_i/divider_0/inst/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.144    blinky_bd_i/divider_0/inst/cnt_reg[12]_i_2_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.258 r  blinky_bd_i/divider_0/inst/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.258    blinky_bd_i/divider_0/inst/cnt_reg[16]_i_2_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.372 r  blinky_bd_i/divider_0/inst/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.372    blinky_bd_i/divider_0/inst/cnt_reg[20]_i_2_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.706 r  blinky_bd_i/divider_0/inst/cnt_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.827     6.533    blinky_bd_i/divider_0/inst/data0[22]
    SLICE_X112Y104       LUT6 (Prop_lut6_I0_O)        0.303     6.836 r  blinky_bd_i/divider_0/inst/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     6.836    blinky_bd_i/divider_0/inst/cnt[22]
    SLICE_X112Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.394    10.774    blinky_bd_i/divider_0/inst/clk
    SLICE_X112Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[22]/C
                         clock pessimism              0.122    10.897    
                         clock uncertainty           -0.035    10.861    
    SLICE_X112Y104       FDCE (Setup_fdce_C_D)        0.081    10.942    blinky_bd_i/divider_0/inst/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         10.942    
                         arrival time                          -6.836    
  -------------------------------------------------------------------
                         slack                                  4.106    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 blinky_bd_i/divider_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinky_bd_i/divider_0/inst/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 1.861ns (50.932%)  route 1.793ns (49.068%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 10.780 - 8.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.673     3.124    blinky_bd_i/divider_0/inst/clk
    SLICE_X109Y101       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.456     3.580 r  blinky_bd_i/divider_0/inst/cnt_reg[1]/Q
                         net (fo=2, routed)           0.680     4.260    blinky_bd_i/divider_0/inst/cnt_reg_n_0_[1]
    SLICE_X110Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.916 r  blinky_bd_i/divider_0/inst/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.916    blinky_bd_i/divider_0/inst/cnt_reg[4]_i_2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.030 r  blinky_bd_i/divider_0/inst/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.030    blinky_bd_i/divider_0/inst/cnt_reg[8]_i_2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.144 r  blinky_bd_i/divider_0/inst/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.144    blinky_bd_i/divider_0/inst/cnt_reg[12]_i_2_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.366 r  blinky_bd_i/divider_0/inst/cnt_reg[16]_i_2/O[0]
                         net (fo=1, routed)           1.113     6.479    blinky_bd_i/divider_0/inst/data0[13]
    SLICE_X111Y103       LUT6 (Prop_lut6_I0_O)        0.299     6.778 r  blinky_bd_i/divider_0/inst/cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     6.778    blinky_bd_i/divider_0/inst/cnt[13]
    SLICE_X111Y103       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.400    10.780    blinky_bd_i/divider_0/inst/clk
    SLICE_X111Y103       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[13]/C
                         clock pessimism              0.122    10.903    
                         clock uncertainty           -0.035    10.867    
    SLICE_X111Y103       FDCE (Setup_fdce_C_D)        0.029    10.896    blinky_bd_i/divider_0/inst/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         10.896    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.224ns  (required time - arrival time)
  Source:                 blinky_bd_i/divider_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinky_bd_i/divider_0/inst/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 2.091ns (58.146%)  route 1.505ns (41.854%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 10.826 - 8.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.673     3.124    blinky_bd_i/divider_0/inst/clk
    SLICE_X109Y101       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.456     3.580 r  blinky_bd_i/divider_0/inst/cnt_reg[1]/Q
                         net (fo=2, routed)           0.680     4.260    blinky_bd_i/divider_0/inst/cnt_reg_n_0_[1]
    SLICE_X110Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.916 r  blinky_bd_i/divider_0/inst/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.916    blinky_bd_i/divider_0/inst/cnt_reg[4]_i_2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.030 r  blinky_bd_i/divider_0/inst/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.030    blinky_bd_i/divider_0/inst/cnt_reg[8]_i_2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.144 r  blinky_bd_i/divider_0/inst/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.144    blinky_bd_i/divider_0/inst/cnt_reg[12]_i_2_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.258 r  blinky_bd_i/divider_0/inst/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.258    blinky_bd_i/divider_0/inst/cnt_reg[16]_i_2_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.592 r  blinky_bd_i/divider_0/inst/cnt_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.825     6.417    blinky_bd_i/divider_0/inst/data0[18]
    SLICE_X109Y104       LUT6 (Prop_lut6_I0_O)        0.303     6.720 r  blinky_bd_i/divider_0/inst/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     6.720    blinky_bd_i/divider_0/inst/cnt[18]
    SLICE_X109Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.446    10.826    blinky_bd_i/divider_0/inst/clk
    SLICE_X109Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[18]/C
                         clock pessimism              0.122    10.949    
                         clock uncertainty           -0.035    10.913    
    SLICE_X109Y104       FDCE (Setup_fdce_C_D)        0.031    10.944    blinky_bd_i/divider_0/inst/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  4.224    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 blinky_bd_i/divider_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinky_bd_i/divider_0/inst/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 2.109ns (58.898%)  route 1.472ns (41.102%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 10.774 - 8.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.673     3.124    blinky_bd_i/divider_0/inst/clk
    SLICE_X109Y101       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.456     3.580 r  blinky_bd_i/divider_0/inst/cnt_reg[1]/Q
                         net (fo=2, routed)           0.680     4.260    blinky_bd_i/divider_0/inst/cnt_reg_n_0_[1]
    SLICE_X110Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.916 r  blinky_bd_i/divider_0/inst/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.916    blinky_bd_i/divider_0/inst/cnt_reg[4]_i_2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.030 r  blinky_bd_i/divider_0/inst/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.030    blinky_bd_i/divider_0/inst/cnt_reg[8]_i_2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.144 r  blinky_bd_i/divider_0/inst/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.144    blinky_bd_i/divider_0/inst/cnt_reg[12]_i_2_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.258 r  blinky_bd_i/divider_0/inst/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.258    blinky_bd_i/divider_0/inst/cnt_reg[16]_i_2_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.372 r  blinky_bd_i/divider_0/inst/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.372    blinky_bd_i/divider_0/inst/cnt_reg[20]_i_2_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.611 r  blinky_bd_i/divider_0/inst/cnt_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.792     6.403    blinky_bd_i/divider_0/inst/data0[23]
    SLICE_X112Y104       LUT6 (Prop_lut6_I0_O)        0.302     6.705 r  blinky_bd_i/divider_0/inst/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     6.705    blinky_bd_i/divider_0/inst/cnt[23]
    SLICE_X112Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.394    10.774    blinky_bd_i/divider_0/inst/clk
    SLICE_X112Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[23]/C
                         clock pessimism              0.122    10.897    
                         clock uncertainty           -0.035    10.861    
    SLICE_X112Y104       FDCE (Setup_fdce_C_D)        0.079    10.940    blinky_bd_i/divider_0/inst/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         10.940    
                         arrival time                          -6.705    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.238ns  (required time - arrival time)
  Source:                 blinky_bd_i/divider_0/inst/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinky_bd_i/divider_0/inst/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.766ns (21.000%)  route 2.882ns (79.000%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.617     3.068    blinky_bd_i/divider_0/inst/clk
    SLICE_X112Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.518     3.586 r  blinky_bd_i/divider_0/inst/cnt_reg[22]/Q
                         net (fo=3, routed)           1.804     5.389    blinky_bd_i/divider_0/inst/cnt_reg_n_0_[22]
    SLICE_X111Y102       LUT5 (Prop_lut5_I0_O)        0.124     5.513 r  blinky_bd_i/divider_0/inst/cnt[25]_i_3/O
                         net (fo=26, routed)          1.078     6.591    blinky_bd_i/divider_0/inst/cnt[25]_i_3_n_0
    SLICE_X111Y101       LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  blinky_bd_i/divider_0/inst/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     6.715    blinky_bd_i/divider_0/inst/cnt[11]
    SLICE_X111Y101       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.457    10.838    blinky_bd_i/divider_0/inst/clk
    SLICE_X111Y101       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[11]/C
                         clock pessimism              0.122    10.960    
                         clock uncertainty           -0.035    10.925    
    SLICE_X111Y101       FDCE (Setup_fdce_C_D)        0.029    10.954    blinky_bd_i/divider_0/inst/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         10.954    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                  4.238    

Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 blinky_bd_i/divider_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinky_bd_i/divider_0/inst/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 2.089ns (58.515%)  route 1.481ns (41.485%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 10.819 - 8.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.673     3.124    blinky_bd_i/divider_0/inst/clk
    SLICE_X109Y101       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.456     3.580 r  blinky_bd_i/divider_0/inst/cnt_reg[1]/Q
                         net (fo=2, routed)           0.680     4.260    blinky_bd_i/divider_0/inst/cnt_reg_n_0_[1]
    SLICE_X110Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.916 r  blinky_bd_i/divider_0/inst/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.916    blinky_bd_i/divider_0/inst/cnt_reg[4]_i_2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.030 r  blinky_bd_i/divider_0/inst/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.030    blinky_bd_i/divider_0/inst/cnt_reg[8]_i_2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.144 r  blinky_bd_i/divider_0/inst/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.144    blinky_bd_i/divider_0/inst/cnt_reg[12]_i_2_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.258 r  blinky_bd_i/divider_0/inst/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.258    blinky_bd_i/divider_0/inst/cnt_reg[16]_i_2_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.372 r  blinky_bd_i/divider_0/inst/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.372    blinky_bd_i/divider_0/inst/cnt_reg[20]_i_2_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.594 r  blinky_bd_i/divider_0/inst/cnt_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.801     6.395    blinky_bd_i/divider_0/inst/data0[21]
    SLICE_X111Y104       LUT6 (Prop_lut6_I0_O)        0.299     6.694 r  blinky_bd_i/divider_0/inst/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     6.694    blinky_bd_i/divider_0/inst/cnt[21]
    SLICE_X111Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.439    10.819    blinky_bd_i/divider_0/inst/clk
    SLICE_X111Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[21]/C
                         clock pessimism              0.122    10.942    
                         clock uncertainty           -0.035    10.906    
    SLICE_X111Y104       FDCE (Setup_fdce_C_D)        0.031    10.937    blinky_bd_i/divider_0/inst/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         10.937    
                         arrival time                          -6.694    
  -------------------------------------------------------------------
                         slack                                  4.243    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 blinky_bd_i/divider_0/inst/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinky_bd_i/divider_0/inst/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.766ns (21.150%)  route 2.856ns (78.850%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 10.823 - 8.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.617     3.068    blinky_bd_i/divider_0/inst/clk
    SLICE_X112Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.518     3.586 r  blinky_bd_i/divider_0/inst/cnt_reg[22]/Q
                         net (fo=3, routed)           1.804     5.389    blinky_bd_i/divider_0/inst/cnt_reg_n_0_[22]
    SLICE_X111Y102       LUT5 (Prop_lut5_I0_O)        0.124     5.513 r  blinky_bd_i/divider_0/inst/cnt[25]_i_3/O
                         net (fo=26, routed)          1.052     6.565    blinky_bd_i/divider_0/inst/cnt[25]_i_3_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I1_O)        0.124     6.689 r  blinky_bd_i/divider_0/inst/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     6.689    blinky_bd_i/divider_0/inst/cnt[2]
    SLICE_X109Y100       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.442    10.823    blinky_bd_i/divider_0/inst/clk
    SLICE_X109Y100       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[2]/C
                         clock pessimism              0.122    10.945    
                         clock uncertainty           -0.035    10.909    
    SLICE_X109Y100       FDCE (Setup_fdce_C_D)        0.029    10.938    blinky_bd_i/divider_0/inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.938    
                         arrival time                          -6.689    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 blinky_bd_i/divider_0/inst/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinky_bd_i/divider_0/inst/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.766ns (21.180%)  route 2.851ns (78.820%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 10.819 - 8.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.617     3.068    blinky_bd_i/divider_0/inst/clk
    SLICE_X112Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.518     3.586 r  blinky_bd_i/divider_0/inst/cnt_reg[22]/Q
                         net (fo=3, routed)           1.804     5.389    blinky_bd_i/divider_0/inst/cnt_reg_n_0_[22]
    SLICE_X111Y102       LUT5 (Prop_lut5_I0_O)        0.124     5.513 r  blinky_bd_i/divider_0/inst/cnt[25]_i_3/O
                         net (fo=26, routed)          1.047     6.560    blinky_bd_i/divider_0/inst/cnt[25]_i_3_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I1_O)        0.124     6.684 r  blinky_bd_i/divider_0/inst/cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     6.684    blinky_bd_i/divider_0/inst/cnt[25]
    SLICE_X111Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.439    10.819    blinky_bd_i/divider_0/inst/clk
    SLICE_X111Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[25]/C
                         clock pessimism              0.122    10.942    
                         clock uncertainty           -0.035    10.906    
    SLICE_X111Y104       FDCE (Setup_fdce_C_D)        0.032    10.938    blinky_bd_i/divider_0/inst/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         10.938    
                         arrival time                          -6.684    
  -------------------------------------------------------------------
                         slack                                  4.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 blinky_bd_i/divider_0/inst/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinky_bd_i/divider_0/inst/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.103%)  route 0.315ns (62.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.703     0.922    blinky_bd_i/divider_0/inst/clk
    SLICE_X111Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.141     1.063 f  blinky_bd_i/divider_0/inst/cnt_reg[25]/Q
                         net (fo=28, routed)          0.315     1.378    blinky_bd_i/divider_0/inst/cnt_reg_n_0_[25]
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.045     1.423 r  blinky_bd_i/divider_0/inst/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.423    blinky_bd_i/divider_0/inst/cnt[0]_i_1_n_0
    SLICE_X109Y100       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.823     1.229    blinky_bd_i/divider_0/inst/clk
    SLICE_X109Y100       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[0]/C
                         clock pessimism             -0.219     1.011    
    SLICE_X109Y100       FDCE (Hold_fdce_C_D)         0.092     1.103    blinky_bd_i/divider_0/inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 blinky_bd_i/divider_0/inst/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinky_bd_i/divider_0/inst/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.610%)  route 0.367ns (66.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.703     0.922    blinky_bd_i/divider_0/inst/clk
    SLICE_X111Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.141     1.063 f  blinky_bd_i/divider_0/inst/cnt_reg[25]/Q
                         net (fo=28, routed)          0.367     1.430    blinky_bd_i/divider_0/inst/cnt_reg_n_0_[25]
    SLICE_X112Y104       LUT6 (Prop_lut6_I3_O)        0.045     1.475 r  blinky_bd_i/divider_0/inst/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     1.475    blinky_bd_i/divider_0/inst/cnt[23]
    SLICE_X112Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.820     1.226    blinky_bd_i/divider_0/inst/clk
    SLICE_X112Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[23]/C
                         clock pessimism             -0.219     1.008    
    SLICE_X112Y104       FDCE (Hold_fdce_C_D)         0.121     1.129    blinky_bd_i/divider_0/inst/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 blinky_bd_i/divider_0/inst/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinky_bd_i/divider_0/inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.665%)  route 0.351ns (65.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.703     0.922    blinky_bd_i/divider_0/inst/clk
    SLICE_X111Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.141     1.063 f  blinky_bd_i/divider_0/inst/cnt_reg[25]/Q
                         net (fo=28, routed)          0.351     1.413    blinky_bd_i/divider_0/inst/cnt_reg_n_0_[25]
    SLICE_X109Y101       LUT6 (Prop_lut6_I3_O)        0.045     1.458 r  blinky_bd_i/divider_0/inst/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.458    blinky_bd_i/divider_0/inst/cnt[6]
    SLICE_X109Y101       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.820     1.227    blinky_bd_i/divider_0/inst/clk
    SLICE_X109Y101       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[6]/C
                         clock pessimism             -0.219     1.008    
    SLICE_X109Y101       FDCE (Hold_fdce_C_D)         0.092     1.100    blinky_bd_i/divider_0/inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 blinky_bd_i/divider_0/inst/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinky_bd_i/divider_0/inst/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.665%)  route 0.351ns (65.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.703     0.922    blinky_bd_i/divider_0/inst/clk
    SLICE_X111Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.141     1.063 f  blinky_bd_i/divider_0/inst/cnt_reg[25]/Q
                         net (fo=28, routed)          0.351     1.413    blinky_bd_i/divider_0/inst/cnt_reg_n_0_[25]
    SLICE_X109Y101       LUT6 (Prop_lut6_I3_O)        0.045     1.458 r  blinky_bd_i/divider_0/inst/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.458    blinky_bd_i/divider_0/inst/cnt[1]
    SLICE_X109Y101       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.820     1.227    blinky_bd_i/divider_0/inst/clk
    SLICE_X109Y101       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[1]/C
                         clock pessimism             -0.219     1.008    
    SLICE_X109Y101       FDCE (Hold_fdce_C_D)         0.091     1.099    blinky_bd_i/divider_0/inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 blinky_bd_i/divider_0/inst/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinky_bd_i/divider_0/inst/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.432%)  route 0.370ns (66.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.703     0.922    blinky_bd_i/divider_0/inst/clk
    SLICE_X111Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.141     1.063 f  blinky_bd_i/divider_0/inst/cnt_reg[25]/Q
                         net (fo=28, routed)          0.370     1.433    blinky_bd_i/divider_0/inst/cnt_reg_n_0_[25]
    SLICE_X109Y100       LUT6 (Prop_lut6_I3_O)        0.045     1.478 r  blinky_bd_i/divider_0/inst/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.478    blinky_bd_i/divider_0/inst/cnt[2]
    SLICE_X109Y100       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.823     1.229    blinky_bd_i/divider_0/inst/clk
    SLICE_X109Y100       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[2]/C
                         clock pessimism             -0.219     1.011    
    SLICE_X109Y100       FDCE (Hold_fdce_C_D)         0.091     1.102    blinky_bd_i/divider_0/inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 blinky_bd_i/divider_0/inst/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinky_bd_i/divider_0/inst/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.374%)  route 0.407ns (68.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.703     0.922    blinky_bd_i/divider_0/inst/clk
    SLICE_X111Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.141     1.063 f  blinky_bd_i/divider_0/inst/cnt_reg[25]/Q
                         net (fo=28, routed)          0.407     1.470    blinky_bd_i/divider_0/inst/cnt_reg_n_0_[25]
    SLICE_X111Y101       LUT6 (Prop_lut6_I3_O)        0.045     1.515 r  blinky_bd_i/divider_0/inst/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     1.515    blinky_bd_i/divider_0/inst/cnt[11]
    SLICE_X111Y101       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.823     1.230    blinky_bd_i/divider_0/inst/clk
    SLICE_X111Y101       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[11]/C
                         clock pessimism             -0.219     1.011    
    SLICE_X111Y101       FDCE (Hold_fdce_C_D)         0.091     1.102    blinky_bd_i/divider_0/inst/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 blinky_bd_i/divider_0/inst/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinky_bd_i/divider_0/inst/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.322%)  route 0.408ns (68.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.703     0.922    blinky_bd_i/divider_0/inst/clk
    SLICE_X111Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.141     1.063 f  blinky_bd_i/divider_0/inst/cnt_reg[25]/Q
                         net (fo=28, routed)          0.408     1.471    blinky_bd_i/divider_0/inst/cnt_reg_n_0_[25]
    SLICE_X111Y101       LUT6 (Prop_lut6_I3_O)        0.045     1.516 r  blinky_bd_i/divider_0/inst/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.516    blinky_bd_i/divider_0/inst/cnt[7]
    SLICE_X111Y101       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.823     1.230    blinky_bd_i/divider_0/inst/clk
    SLICE_X111Y101       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[7]/C
                         clock pessimism             -0.219     1.011    
    SLICE_X111Y101       FDCE (Hold_fdce_C_D)         0.092     1.103    blinky_bd_i/divider_0/inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 blinky_bd_i/divider_0/inst/cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinky_bd_i/divider_0/inst/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.231ns (36.773%)  route 0.397ns (63.227%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.703     0.922    blinky_bd_i/divider_0/inst/clk
    SLICE_X111Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.141     1.063 f  blinky_bd_i/divider_0/inst/cnt_reg[21]/Q
                         net (fo=3, routed)           0.220     1.282    blinky_bd_i/divider_0/inst/cnt_reg_n_0_[21]
    SLICE_X111Y102       LUT5 (Prop_lut5_I0_O)        0.045     1.327 r  blinky_bd_i/divider_0/inst/cnt[25]_i_5/O
                         net (fo=26, routed)          0.177     1.505    blinky_bd_i/divider_0/inst/cnt[25]_i_5_n_0
    SLICE_X111Y103       LUT6 (Prop_lut6_I5_O)        0.045     1.550 r  blinky_bd_i/divider_0/inst/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     1.550    blinky_bd_i/divider_0/inst/cnt[15]
    SLICE_X111Y103       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.832     1.238    blinky_bd_i/divider_0/inst/clk
    SLICE_X111Y103       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[15]/C
                         clock pessimism             -0.219     1.020    
    SLICE_X111Y103       FDCE (Hold_fdce_C_D)         0.092     1.112    blinky_bd_i/divider_0/inst/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 blinky_bd_i/divider_0/inst/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinky_bd_i/divider_0/inst/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.209ns (37.185%)  route 0.353ns (62.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.710     0.929    blinky_bd_i/divider_0/inst/clk
    SLICE_X112Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.164     1.093 f  blinky_bd_i/divider_0/inst/cnt_reg[24]/Q
                         net (fo=28, routed)          0.353     1.446    blinky_bd_i/divider_0/inst/cnt_reg_n_0_[24]
    SLICE_X112Y104       LUT6 (Prop_lut6_I4_O)        0.045     1.491 r  blinky_bd_i/divider_0/inst/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     1.491    blinky_bd_i/divider_0/inst/cnt[22]
    SLICE_X112Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.820     1.226    blinky_bd_i/divider_0/inst/clk
    SLICE_X112Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[22]/C
                         clock pessimism             -0.298     0.929    
    SLICE_X112Y104       FDCE (Hold_fdce_C_D)         0.121     1.050    blinky_bd_i/divider_0/inst/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 blinky_bd_i/divider_0/inst/cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinky_bd_i/divider_0/inst/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.231ns (36.598%)  route 0.400ns (63.402%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.703     0.922    blinky_bd_i/divider_0/inst/clk
    SLICE_X111Y104       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.141     1.063 f  blinky_bd_i/divider_0/inst/cnt_reg[21]/Q
                         net (fo=3, routed)           0.220     1.282    blinky_bd_i/divider_0/inst/cnt_reg_n_0_[21]
    SLICE_X111Y102       LUT5 (Prop_lut5_I0_O)        0.045     1.327 r  blinky_bd_i/divider_0/inst/cnt[25]_i_5/O
                         net (fo=26, routed)          0.180     1.508    blinky_bd_i/divider_0/inst/cnt[25]_i_5_n_0
    SLICE_X111Y103       LUT6 (Prop_lut6_I5_O)        0.045     1.553 r  blinky_bd_i/divider_0/inst/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     1.553    blinky_bd_i/divider_0/inst/cnt[16]
    SLICE_X111Y103       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.832     1.238    blinky_bd_i/divider_0/inst/clk
    SLICE_X111Y103       FDCE                                         r  blinky_bd_i/divider_0/inst/cnt_reg[16]/C
                         clock pessimism             -0.219     1.020    
    SLICE_X111Y103       FDCE (Hold_fdce_C_D)         0.092     1.112    blinky_bd_i/divider_0/inst/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.441    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y104  blinky_bd_i/divider_0/inst/clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y100  blinky_bd_i/divider_0/inst/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y100  blinky_bd_i/divider_0/inst/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y101  blinky_bd_i/divider_0/inst/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y102  blinky_bd_i/divider_0/inst/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y103  blinky_bd_i/divider_0/inst/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y103  blinky_bd_i/divider_0/inst/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y103  blinky_bd_i/divider_0/inst/cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y103  blinky_bd_i/divider_0/inst/cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y104  blinky_bd_i/divider_0/inst/cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y101  blinky_bd_i/divider_0/inst/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y101  blinky_bd_i/divider_0/inst/cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  blinky_bd_i/divider_0/inst/clk_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y100  blinky_bd_i/divider_0/inst/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  blinky_bd_i/divider_0/inst/cnt_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  blinky_bd_i/divider_0/inst/cnt_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  blinky_bd_i/divider_0/inst/cnt_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y100  blinky_bd_i/divider_0/inst/cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y100  blinky_bd_i/divider_0/inst/cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y100  blinky_bd_i/divider_0/inst/cnt_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y100  blinky_bd_i/divider_0/inst/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y101  blinky_bd_i/divider_0/inst/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y103  blinky_bd_i/divider_0/inst/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y103  blinky_bd_i/divider_0/inst/cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y103  blinky_bd_i/divider_0/inst/cnt_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y103  blinky_bd_i/divider_0/inst/cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y101  blinky_bd_i/divider_0/inst/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y100  blinky_bd_i/divider_0/inst/cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y100  blinky_bd_i/divider_0/inst/cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y101  blinky_bd_i/divider_0/inst/cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_div
  To Clock:  clk_div

Setup :            0  Failing Endpoints,  Worst Slack 1000000000.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack 500000000.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 blinky_bd_i/blinky_0/inst/led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            blinky_bd_i/blinky_0/inst/led_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.642ns (41.792%)  route 0.894ns (58.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    4.232ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.617     3.068    blinky_bd_i/divider_0/inst/clk
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.518     3.586 r  blinky_bd_i/divider_0/inst/clk_div_reg/Q
                         net (fo=4, routed)           0.647     4.232    blinky_bd_i/blinky_0/inst/clk
    SLICE_X112Y105       FDCE                                         r  blinky_bd_i/blinky_0/inst/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.518     4.750 f  blinky_bd_i/blinky_0/inst/led_reg[3]/Q
                         net (fo=4, routed)           0.894     5.644    blinky_bd_i/blinky_0/inst/led[3]
    SLICE_X112Y105       LUT6 (Prop_lut6_I5_O)        0.124     5.768 r  blinky_bd_i/blinky_0/inst/led[0]_i_1/O
                         net (fo=1, routed)           0.000     5.768    blinky_bd_i/blinky_0/inst/led[0]_i_1_n_0
    SLICE_X112Y105       FDCE                                         r  blinky_bd_i/blinky_0/inst/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.394 1000000000.000    blinky_bd_i/divider_0/inst/clk
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.418 1000000000.000 r  blinky_bd_i/divider_0/inst/clk_div_reg/Q
                         net (fo=4, routed)           0.581 1000000000.000    blinky_bd_i/blinky_0/inst/clk
    SLICE_X112Y105       FDCE                                         r  blinky_bd_i/blinky_0/inst/led_reg[0]/C
                         clock pessimism              0.459 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X112Y105       FDCE (Setup_fdce_C_D)        0.079 1000000000.000    blinky_bd_i/blinky_0/inst/led_reg[0]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -5.768    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 blinky_bd_i/blinky_0/inst/led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            blinky_bd_i/blinky_0/inst/led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.642ns (48.018%)  route 0.695ns (51.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    4.232ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.617     3.068    blinky_bd_i/divider_0/inst/clk
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.518     3.586 r  blinky_bd_i/divider_0/inst/clk_div_reg/Q
                         net (fo=4, routed)           0.647     4.232    blinky_bd_i/blinky_0/inst/clk
    SLICE_X112Y105       FDCE                                         r  blinky_bd_i/blinky_0/inst/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.518     4.750 r  blinky_bd_i/blinky_0/inst/led_reg[2]/Q
                         net (fo=4, routed)           0.695     5.445    blinky_bd_i/blinky_0/inst/led[2]
    SLICE_X112Y105       LUT4 (Prop_lut4_I3_O)        0.124     5.569 r  blinky_bd_i/blinky_0/inst/led[1]_i_1/O
                         net (fo=1, routed)           0.000     5.569    blinky_bd_i/blinky_0/inst/led[1]_i_1_n_0
    SLICE_X112Y105       FDCE                                         r  blinky_bd_i/blinky_0/inst/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.394 1000000000.000    blinky_bd_i/divider_0/inst/clk
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.418 1000000000.000 r  blinky_bd_i/divider_0/inst/clk_div_reg/Q
                         net (fo=4, routed)           0.581 1000000000.000    blinky_bd_i/blinky_0/inst/clk
    SLICE_X112Y105       FDCE                                         r  blinky_bd_i/blinky_0/inst/led_reg[1]/C
                         clock pessimism              0.459 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X112Y105       FDCE (Setup_fdce_C_D)        0.079 1000000000.000    blinky_bd_i/blinky_0/inst/led_reg[1]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 blinky_bd_i/blinky_0/inst/led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            blinky_bd_i/blinky_0/inst/led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.642ns (47.922%)  route 0.698ns (52.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    4.232ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.617     3.068    blinky_bd_i/divider_0/inst/clk
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.518     3.586 r  blinky_bd_i/divider_0/inst/clk_div_reg/Q
                         net (fo=4, routed)           0.647     4.232    blinky_bd_i/blinky_0/inst/clk
    SLICE_X112Y105       FDCE                                         r  blinky_bd_i/blinky_0/inst/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.518     4.750 r  blinky_bd_i/blinky_0/inst/led_reg[1]/Q
                         net (fo=4, routed)           0.698     5.448    blinky_bd_i/blinky_0/inst/led[1]
    SLICE_X112Y105       LUT4 (Prop_lut4_I2_O)        0.124     5.572 r  blinky_bd_i/blinky_0/inst/led[2]_i_1/O
                         net (fo=1, routed)           0.000     5.572    blinky_bd_i/blinky_0/inst/led[2]_i_1_n_0
    SLICE_X112Y105       FDCE                                         r  blinky_bd_i/blinky_0/inst/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.394 1000000000.000    blinky_bd_i/divider_0/inst/clk
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.418 1000000000.000 r  blinky_bd_i/divider_0/inst/clk_div_reg/Q
                         net (fo=4, routed)           0.581 1000000000.000    blinky_bd_i/blinky_0/inst/clk
    SLICE_X112Y105       FDCE                                         r  blinky_bd_i/blinky_0/inst/led_reg[2]/C
                         clock pessimism              0.459 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X112Y105       FDCE (Setup_fdce_C_D)        0.077 1000000000.000    blinky_bd_i/blinky_0/inst/led_reg[2]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 blinky_bd_i/blinky_0/inst/led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            blinky_bd_i/blinky_0/inst/led_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.642ns (38.432%)  route 1.028ns (61.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    4.232ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.617     3.068    blinky_bd_i/divider_0/inst/clk
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.518     3.586 r  blinky_bd_i/divider_0/inst/clk_div_reg/Q
                         net (fo=4, routed)           0.647     4.232    blinky_bd_i/blinky_0/inst/clk
    SLICE_X112Y105       FDCE                                         r  blinky_bd_i/blinky_0/inst/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.518     4.750 r  blinky_bd_i/blinky_0/inst/led_reg[2]/Q
                         net (fo=4, routed)           1.028     5.779    blinky_bd_i/blinky_0/inst/led[2]
    SLICE_X112Y105       LUT6 (Prop_lut6_I4_O)        0.124     5.903 r  blinky_bd_i/blinky_0/inst/led[3]_i_1/O
                         net (fo=1, routed)           0.000     5.903    blinky_bd_i/blinky_0/inst/led[3]_i_1_n_0
    SLICE_X112Y105       FDCE                                         r  blinky_bd_i/blinky_0/inst/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.394 1000000000.000    blinky_bd_i/divider_0/inst/clk
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.418 1000000000.000 r  blinky_bd_i/divider_0/inst/clk_div_reg/Q
                         net (fo=4, routed)           0.581 1000000000.000    blinky_bd_i/blinky_0/inst/clk
    SLICE_X112Y105       FDCE                                         r  blinky_bd_i/blinky_0/inst/led_reg[3]/C
                         clock pessimism              0.459 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X112Y105       FDCE (Setup_fdce_C_D)        0.081 1000000000.000    blinky_bd_i/blinky_0/inst/led_reg[3]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                              1000000000.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 blinky_bd_i/blinky_0/inst/led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            blinky_bd_i/blinky_0/inst/led_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.890%)  route 0.186ns (47.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.710     0.929    blinky_bd_i/divider_0/inst/clk
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.164     1.093 r  blinky_bd_i/divider_0/inst/clk_div_reg/Q
                         net (fo=4, routed)           0.340     1.432    blinky_bd_i/blinky_0/inst/clk
    SLICE_X112Y105       FDCE                                         r  blinky_bd_i/blinky_0/inst/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.164     1.596 f  blinky_bd_i/blinky_0/inst/led_reg[3]/Q
                         net (fo=4, routed)           0.186     1.782    blinky_bd_i/blinky_0/inst/led[3]
    SLICE_X112Y105       LUT6 (Prop_lut6_I5_O)        0.045     1.827 r  blinky_bd_i/blinky_0/inst/led[3]_i_1/O
                         net (fo=1, routed)           0.000     1.827    blinky_bd_i/blinky_0/inst/led[3]_i_1_n_0
    SLICE_X112Y105       FDCE                                         r  blinky_bd_i/blinky_0/inst/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.820     1.226    blinky_bd_i/divider_0/inst/clk
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.204     1.430 r  blinky_bd_i/divider_0/inst/clk_div_reg/Q
                         net (fo=4, routed)           0.369     1.799    blinky_bd_i/blinky_0/inst/clk
    SLICE_X112Y105       FDCE                                         r  blinky_bd_i/blinky_0/inst/led_reg[3]/C
                         clock pessimism             -0.367     1.432    
    SLICE_X112Y105       FDCE (Hold_fdce_C_D)         0.121     1.553    blinky_bd_i/blinky_0/inst/led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 blinky_bd_i/blinky_0/inst/led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            blinky_bd_i/blinky_0/inst/led_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.565%)  route 0.189ns (47.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.710     0.929    blinky_bd_i/divider_0/inst/clk
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.164     1.093 r  blinky_bd_i/divider_0/inst/clk_div_reg/Q
                         net (fo=4, routed)           0.340     1.432    blinky_bd_i/blinky_0/inst/clk
    SLICE_X112Y105       FDCE                                         r  blinky_bd_i/blinky_0/inst/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.164     1.596 r  blinky_bd_i/blinky_0/inst/led_reg[1]/Q
                         net (fo=4, routed)           0.189     1.785    blinky_bd_i/blinky_0/inst/led[1]
    SLICE_X112Y105       LUT6 (Prop_lut6_I2_O)        0.045     1.830 r  blinky_bd_i/blinky_0/inst/led[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    blinky_bd_i/blinky_0/inst/led[0]_i_1_n_0
    SLICE_X112Y105       FDCE                                         r  blinky_bd_i/blinky_0/inst/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.820     1.226    blinky_bd_i/divider_0/inst/clk
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.204     1.430 r  blinky_bd_i/divider_0/inst/clk_div_reg/Q
                         net (fo=4, routed)           0.369     1.799    blinky_bd_i/blinky_0/inst/clk
    SLICE_X112Y105       FDCE                                         r  blinky_bd_i/blinky_0/inst/led_reg[0]/C
                         clock pessimism             -0.367     1.432    
    SLICE_X112Y105       FDCE (Hold_fdce_C_D)         0.121     1.553    blinky_bd_i/blinky_0/inst/led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 blinky_bd_i/blinky_0/inst/led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            blinky_bd_i/blinky_0/inst/led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.250%)  route 0.215ns (50.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.710     0.929    blinky_bd_i/divider_0/inst/clk
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.164     1.093 r  blinky_bd_i/divider_0/inst/clk_div_reg/Q
                         net (fo=4, routed)           0.340     1.432    blinky_bd_i/blinky_0/inst/clk
    SLICE_X112Y105       FDCE                                         r  blinky_bd_i/blinky_0/inst/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.164     1.596 r  blinky_bd_i/blinky_0/inst/led_reg[0]/Q
                         net (fo=4, routed)           0.215     1.812    blinky_bd_i/blinky_0/inst/led[0]
    SLICE_X112Y105       LUT4 (Prop_lut4_I2_O)        0.045     1.857 r  blinky_bd_i/blinky_0/inst/led[1]_i_1/O
                         net (fo=1, routed)           0.000     1.857    blinky_bd_i/blinky_0/inst/led[1]_i_1_n_0
    SLICE_X112Y105       FDCE                                         r  blinky_bd_i/blinky_0/inst/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.820     1.226    blinky_bd_i/divider_0/inst/clk
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.204     1.430 r  blinky_bd_i/divider_0/inst/clk_div_reg/Q
                         net (fo=4, routed)           0.369     1.799    blinky_bd_i/blinky_0/inst/clk
    SLICE_X112Y105       FDCE                                         r  blinky_bd_i/blinky_0/inst/led_reg[1]/C
                         clock pessimism             -0.367     1.432    
    SLICE_X112Y105       FDCE (Hold_fdce_C_D)         0.121     1.553    blinky_bd_i/blinky_0/inst/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 blinky_bd_i/blinky_0/inst/led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            blinky_bd_i/blinky_0/inst/led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.209ns (45.914%)  route 0.246ns (54.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.710     0.929    blinky_bd_i/divider_0/inst/clk
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.164     1.093 r  blinky_bd_i/divider_0/inst/clk_div_reg/Q
                         net (fo=4, routed)           0.340     1.432    blinky_bd_i/blinky_0/inst/clk
    SLICE_X112Y105       FDCE                                         r  blinky_bd_i/blinky_0/inst/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.164     1.596 r  blinky_bd_i/blinky_0/inst/led_reg[3]/Q
                         net (fo=4, routed)           0.246     1.842    blinky_bd_i/blinky_0/inst/led[3]
    SLICE_X112Y105       LUT4 (Prop_lut4_I3_O)        0.045     1.887 r  blinky_bd_i/blinky_0/inst/led[2]_i_1/O
                         net (fo=1, routed)           0.000     1.887    blinky_bd_i/blinky_0/inst/led[2]_i_1_n_0
    SLICE_X112Y105       FDCE                                         r  blinky_bd_i/blinky_0/inst/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.820     1.226    blinky_bd_i/divider_0/inst/clk
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.204     1.430 r  blinky_bd_i/divider_0/inst/clk_div_reg/Q
                         net (fo=4, routed)           0.369     1.799    blinky_bd_i/blinky_0/inst/clk
    SLICE_X112Y105       FDCE                                         r  blinky_bd_i/blinky_0/inst/led_reg[2]/C
                         clock pessimism             -0.367     1.432    
    SLICE_X112Y105       FDCE (Hold_fdce_C_D)         0.120     1.552    blinky_bd_i/blinky_0/inst/led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div
Waveform(ns):       { 0.000 500000000.000 }
Period(ns):         1000000000.000
Sources:            { blinky_bd_i/divider_0/clk_div }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)      Slack(ns)       Location        Pin
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X112Y105  blinky_bd_i/blinky_0/inst/led_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X112Y105  blinky_bd_i/blinky_0/inst/led_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X112Y105  blinky_bd_i/blinky_0/inst/led_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X112Y105  blinky_bd_i/blinky_0/inst/led_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  blinky_bd_i/blinky_0/inst/led_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  blinky_bd_i/blinky_0/inst/led_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  blinky_bd_i/blinky_0/inst/led_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  blinky_bd_i/blinky_0/inst/led_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  blinky_bd_i/blinky_0/inst/led_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  blinky_bd_i/blinky_0/inst/led_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  blinky_bd_i/blinky_0/inst/led_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  blinky_bd_i/blinky_0/inst/led_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  blinky_bd_i/blinky_0/inst/led_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  blinky_bd_i/blinky_0/inst/led_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  blinky_bd_i/blinky_0/inst/led_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  blinky_bd_i/blinky_0/inst/led_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  blinky_bd_i/blinky_0/inst/led_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  blinky_bd_i/blinky_0/inst/led_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  blinky_bd_i/blinky_0/inst/led_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  blinky_bd_i/blinky_0/inst/led_reg[3]/C



