
BachelorBluetooth.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004f3c  08000000  0c000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  08004f3c  0c004f3c  0000cf3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000140  08004f4c  0c004f4c  0000cf4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  10000000  10000000  00018000  2**0
                  ALLOC
  4 .data         00000854  20000000  0c005090  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000838  20000854  0c0058e4  00010854  2**2
                  ALLOC
  6 .debug_aranges 000004c8  00000000  00000000  00010858  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00006479  00000000  00000000  00010d20  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000013bc  00000000  00000000  00017199  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00007590  00000000  00000000  00018555  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000f2c  00000000  00000000  0001fae8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0009816c  00000000  00000000  00020a14  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001422  00000000  00000000  000b8b80  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000003a0  00000000  00000000  000b9fa8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 00000669  00000000  00000000  000ba348  2**0
                  CONTENTS, READONLY
 15 .debug_macro  00019ca0  00000000  00000000  000ba9b1  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 10 01 02 00 08 85 0c 00 08 87 0c 00 08     ................
 8000010:	89 0c 00 08 8b 0c 00 08 8d 0c 00 08 00 00 00 00     ................
	...
 800002c:	8f 0c 00 08 91 0c 00 08 00 00 00 00 93 0c 00 08     ................
 800003c:	9d 27 00 08 97 0c 00 08 99 0c 00 08 9b 0c 00 08     .'..............
 800004c:	9d 0c 00 08 9f 0c 00 08 a1 0c 00 08 a3 0c 00 08     ................
 800005c:	a5 0c 00 08 a7 0c 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 a9 0c 00 08 00 00 00 00 ab 0c 00 08     ................
 800007c:	ad 0c 00 08 af 0c 00 08 b1 0c 00 08 b3 0c 00 08     ................
 800008c:	b5 0c 00 08 b7 0c 00 08 b9 0c 00 08 bb 0c 00 08     ................
 800009c:	bd 0c 00 08 bf 0c 00 08 c1 0c 00 08 c3 0c 00 08     ................
 80000ac:	c5 0c 00 08 c7 0c 00 08 c9 0c 00 08 cb 0c 00 08     ................
 80000bc:	cd 0c 00 08 cf 0c 00 08 d1 0c 00 08 d3 0c 00 08     ................
 80000cc:	d5 0c 00 08 d7 0c 00 08 d9 0c 00 08 db 0c 00 08     ................
 80000dc:	dd 0c 00 08 df 0c 00 08 e1 0c 00 08 e3 0c 00 08     ................
 80000ec:	e5 0c 00 08 e7 0c 00 08 e9 0c 00 08 eb 0c 00 08     ................
 80000fc:	ed 0c 00 08 ef 0c 00 08 f1 0c 00 08 f3 0c 00 08     ................
 800010c:	f5 0c 00 08 f7 0c 00 08 f9 0c 00 08 fb 0c 00 08     ................
 800011c:	fd 0c 00 08 ff 0c 00 08 01 0d 00 08 03 0d 00 08     ................
 800012c:	05 0d 00 08 07 0d 00 08 09 0d 00 08 0b 0d 00 08     ................
 800013c:	0d 0d 00 08 0f 0d 00 08 11 0d 00 08 13 0d 00 08     ................
 800014c:	15 0d 00 08 17 0d 00 08 19 0d 00 08 1b 0d 00 08     ................
 800015c:	1d 0d 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 1f 0d 00 08 21 0d 00 08 23 0d 00 08     ........!...#...
 800017c:	25 0d 00 08 27 0d 00 08 29 0d 00 08 2b 0d 00 08     %...'...)...+...
 800018c:	2d 0d 00 08 2f 0d 00 08 31 0d 00 08 33 0d 00 08     -.../...1...3...
 800019c:	35 0d 00 08 37 0d 00 08 39 0d 00 08 3b 0d 00 08     5...7...9...;...
 80001ac:	3d 0d 00 08 3f 0d 00 08 41 0d 00 08 43 0d 00 08     =...?...A...C...
 80001bc:	45 0d 00 08 47 0d 00 08 49 0d 00 08 4b 0d 00 08     E...G...I...K...
 80001cc:	4d 0d 00 08 4f 0d 00 08 51 0d 00 08 53 0d 00 08     M...O...Q...S...
 80001dc:	00 00 00 00 55 0d 00 08 57 0d 00 08 59 0d 00 08     ....U...W...Y...
 80001ec:	5b 0d 00 08 5d 0d 00 08 00 00 00 00 5f 0d 00 08     [...]......._...
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b817 	b.w	800023e <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	10000800 	.word	0x10000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08000d69 	.word	0x08000d69

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	08003235 	.word	0x08003235

0800021c <__COPY_FLASH2RAM>:
   .section .Xmc4500.postreset,"x",%progbits
__COPY_FLASH2RAM:
   .fnstart:
   
   /* Is there anything to be copied? */
   CMP R2,#0
 800021c:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 800021e:	f000 800d 	beq.w	800023c <SKIPCOPY>

08000222 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000222:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000226 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000226:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000228:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800022a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800022c:	f000 8006 	beq.w	800023c <SKIPCOPY>
   ADD R0,#4
 8000230:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000234:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000238:	f7ff bff5 	b.w	8000226 <COPYLOOP>

0800023c <SKIPCOPY>:
   
SKIPCOPY:
   BX LR
 800023c:	4770      	bx	lr

0800023e <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <SKIPCLEAR+0x1c>)
   LDR R1, =__Xmc4500_sData
 8000240:	4914      	ldr	r1, [pc, #80]	; (8000294 <SKIPCLEAR+0x20>)
   LDR R2, =__Xmc4500_Data_Size
 8000242:	4a15      	ldr	r2, [pc, #84]	; (8000298 <SKIPCLEAR+0x24>)
   BL __COPY_FLASH2RAM
 8000244:	f7ff ffea 	bl	800021c <__COPY_FLASH2RAM>

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 8000248:	4814      	ldr	r0, [pc, #80]	; (800029c <SKIPCLEAR+0x28>)
   LDR R1, =__ram_code_start
 800024a:	4915      	ldr	r1, [pc, #84]	; (80002a0 <SKIPCLEAR+0x2c>)
   LDR R2, =__ram_code_size
 800024c:	4a15      	ldr	r2, [pc, #84]	; (80002a4 <SKIPCLEAR+0x30>)
   BL __COPY_FLASH2RAM
 800024e:	f7ff ffe5 	bl	800021c <__COPY_FLASH2RAM>

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000252:	4815      	ldr	r0, [pc, #84]	; (80002a8 <SKIPCLEAR+0x34>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000254:	4915      	ldr	r1, [pc, #84]	; (80002ac <SKIPCLEAR+0x38>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000256:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000258:	f000 800c 	beq.w	8000274 <SKIPCLEAR>

0800025c <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 800025c:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000260:	f04f 0200 	mov.w	r2, #0

08000264 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000264:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 8000266:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 8000268:	f000 8004 	beq.w	8000274 <SKIPCLEAR>
   ADD R0,#4
 800026c:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000270:	f7ff bff8 	b.w	8000264 <CLEARLOOP>

08000274 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000274:	480e      	ldr	r0, [pc, #56]	; (80002b0 <SKIPCLEAR+0x3c>)
   LDR R1, =SCB_VTOR
 8000276:	490f      	ldr	r1, [pc, #60]	; (80002b4 <SKIPCLEAR+0x40>)
   STR R0,[R1]
 8000278:	6008      	str	r0, [r1, #0]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 800027a:	480f      	ldr	r0, [pc, #60]	; (80002b8 <SKIPCLEAR+0x44>)
   BLX R0
 800027c:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 800027e:	f8df d03c 	ldr.w	sp, [pc, #60]	; 80002bc <SKIPCLEAR+0x48>
   MOV R0,#0
 8000282:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 8000286:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 800028a:	f8df f034 	ldr.w	pc, [pc, #52]	; 80002c0 <SKIPCLEAR+0x4c>
 800028e:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000290:	0c005090 	.word	0x0c005090
   LDR R1, =__Xmc4500_sData
 8000294:	20000000 	.word	0x20000000
   LDR R2, =__Xmc4500_Data_Size
 8000298:	00000854 	.word	0x00000854
   BL __COPY_FLASH2RAM

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 800029c:	0c0058e4 	.word	0x0c0058e4
   LDR R1, =__ram_code_start
 80002a0:	10000800 	.word	0x10000800
   LDR R2, =__ram_code_size
 80002a4:	00000000 	.word	0x00000000
   BL __COPY_FLASH2RAM

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a8:	20000854 	.word	0x20000854
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002ac:	00000838 	.word	0x00000838
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002b0:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b4:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	08003881 	.word	0x08003881
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	10000800 	.word	0x10000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	08000be9 	.word	0x08000be9
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <resetConnection>:

int stageOfInit = 0;


void resetConnection(void)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	af00      	add	r7, sp, #0
	removeReceiveTimer();
 80002cc:	f000 f994 	bl	80005f8 <removeReceiveTimer>
	createMainTimer();
 80002d0:	f000 f9ac 	bl	800062c <createMainTimer>
}
 80002d4:	bd80      	pop	{r7, pc}
 80002d6:	bf00      	nop

080002d8 <checkErrorOccurence>:

void checkErrorOccurence(char *allMsg)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b082      	sub	sp, #8
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]
	if(strstr(allMsg, "+") != NULL)
 80002e0:	6878      	ldr	r0, [r7, #4]
 80002e2:	f04f 012b 	mov.w	r1, #43	; 0x2b
 80002e6:	f003 fe8b 	bl	8004000 <strchr>
 80002ea:	4603      	mov	r3, r0
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d027      	beq.n	8000340 <checkErrorOccurence+0x68>
	{
		if(strstr(allMsg, "+RDII") != NULL)//in case of disconnection
 80002f0:	6878      	ldr	r0, [r7, #4]
 80002f2:	f644 714c 	movw	r1, #20300	; 0x4f4c
 80002f6:	f6c0 0100 	movt	r1, #2048	; 0x800
 80002fa:	f004 fa07 	bl	800470c <strstr>
 80002fe:	4603      	mov	r3, r0
 8000300:	2b00      	cmp	r3, #0
 8000302:	d01d      	beq.n	8000340 <checkErrorOccurence+0x68>
		{
			stageOfConnection = 0;
 8000304:	f640 0364 	movw	r3, #2148	; 0x864
 8000308:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800030c:	f04f 0200 	mov.w	r2, #0
 8000310:	601a      	str	r2, [r3, #0]
			stageOfInit = 0;
 8000312:	f640 0368 	movw	r3, #2152	; 0x868
 8000316:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800031a:	f04f 0200 	mov.w	r2, #0
 800031e:	601a      	str	r2, [r3, #0]
			initStatus = FALSE;
 8000320:	f640 0354 	movw	r3, #2132	; 0x854
 8000324:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000328:	f04f 0200 	mov.w	r2, #0
 800032c:	701a      	strb	r2, [r3, #0]
			removeInitTimerRx = FALSE;
 800032e:	f640 0355 	movw	r3, #2133	; 0x855
 8000332:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000336:	f04f 0200 	mov.w	r2, #0
 800033a:	701a      	strb	r2, [r3, #0]
			resetConnection();
 800033c:	f7ff ffc4 	bl	80002c8 <resetConnection>
		}
	}
}
 8000340:	f107 0708 	add.w	r7, r7, #8
 8000344:	46bd      	mov	sp, r7
 8000346:	bd80      	pop	{r7, pc}

08000348 <manageConnection>:

void manageConnection(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	af00      	add	r7, sp, #0
	if(getStatusMainTimer())
 800034c:	f000 f91e 	bl	800058c <getStatusMainTimer>
 8000350:	4603      	mov	r3, r0
 8000352:	2b00      	cmp	r3, #0
 8000354:	d00c      	beq.n	8000370 <manageConnection+0x28>
	{
		removeMainTimer();
 8000356:	f000 f935 	bl	80005c4 <removeMainTimer>
		setStatusMainTimer(FALSE);
 800035a:	f04f 0000 	mov.w	r0, #0
 800035e:	f000 f921 	bl	80005a4 <setStatusMainTimer>
		stageOfConnection = 1;
 8000362:	f640 0364 	movw	r3, #2148	; 0x864
 8000366:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800036a:	f04f 0201 	mov.w	r2, #1
 800036e:	601a      	str	r2, [r3, #0]
	}

	if(1 == stageOfConnection)
 8000370:	f640 0364 	movw	r3, #2148	; 0x864
 8000374:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000378:	681b      	ldr	r3, [r3, #0]
 800037a:	2b01      	cmp	r3, #1
 800037c:	d120      	bne.n	80003c0 <manageConnection+0x78>
	{
		TimerIdRxMessage = SYSTM001_CreateTimer(200,SYSTM001_PERIODIC,RxTimerHandler,NULL);
 800037e:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 8000382:	f04f 0101 	mov.w	r1, #1
 8000386:	f640 02ad 	movw	r2, #2221	; 0x8ad
 800038a:	f6c0 0200 	movt	r2, #2048	; 0x800
 800038e:	f04f 0300 	mov.w	r3, #0
 8000392:	f002 fa63 	bl	800285c <SYSTM001_CreateTimer>
 8000396:	4602      	mov	r2, r0
 8000398:	f640 0360 	movw	r3, #2144	; 0x860
 800039c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003a0:	601a      	str	r2, [r3, #0]
		SYSTM001_StartTimer(TimerIdRxMessage);
 80003a2:	f640 0360 	movw	r3, #2144	; 0x860
 80003a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	4618      	mov	r0, r3
 80003ae:	f002 fb25 	bl	80029fc <SYSTM001_StartTimer>
		stageOfConnection = 0;
 80003b2:	f640 0364 	movw	r3, #2148	; 0x864
 80003b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003ba:	f04f 0200 	mov.w	r2, #0
 80003be:	601a      	str	r2, [r3, #0]
	}
}
 80003c0:	bd80      	pop	{r7, pc}
 80003c2:	bf00      	nop

080003c4 <copyCheckAnswers>:

void copyCheckAnswers(void)
{
 80003c4:	b480      	push	{r7}
 80003c6:	af00      	add	r7, sp, #0
	strcpy(initCommandsAnswer.answersBluetooth[0], "ROK\r\n");
 80003c8:	4b2d      	ldr	r3, [pc, #180]	; (8000480 <copyCheckAnswers+0xbc>)
 80003ca:	f644 7254 	movw	r2, #20308	; 0x4f54
 80003ce:	f6c0 0200 	movt	r2, #2048	; 0x800
 80003d2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80003d6:	6018      	str	r0, [r3, #0]
 80003d8:	f103 0304 	add.w	r3, r3, #4
 80003dc:	8019      	strh	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[1], "OK\r\n");
 80003de:	4b29      	ldr	r3, [pc, #164]	; (8000484 <copyCheckAnswers+0xc0>)
 80003e0:	f644 725c 	movw	r2, #20316	; 0x4f5c
 80003e4:	f6c0 0200 	movt	r2, #2048	; 0x800
 80003e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80003ec:	6018      	str	r0, [r3, #0]
 80003ee:	f103 0304 	add.w	r3, r3, #4
 80003f2:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[2], "OK\r\n");
 80003f4:	4b24      	ldr	r3, [pc, #144]	; (8000488 <copyCheckAnswers+0xc4>)
 80003f6:	f644 725c 	movw	r2, #20316	; 0x4f5c
 80003fa:	f6c0 0200 	movt	r2, #2048	; 0x800
 80003fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000402:	6018      	str	r0, [r3, #0]
 8000404:	f103 0304 	add.w	r3, r3, #4
 8000408:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[3], "OK\r\n");
 800040a:	4b20      	ldr	r3, [pc, #128]	; (800048c <copyCheckAnswers+0xc8>)
 800040c:	f644 725c 	movw	r2, #20316	; 0x4f5c
 8000410:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000414:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000418:	6018      	str	r0, [r3, #0]
 800041a:	f103 0304 	add.w	r3, r3, #4
 800041e:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[4], "OK\r\n");
 8000420:	4b1b      	ldr	r3, [pc, #108]	; (8000490 <copyCheckAnswers+0xcc>)
 8000422:	f644 725c 	movw	r2, #20316	; 0x4f5c
 8000426:	f6c0 0200 	movt	r2, #2048	; 0x800
 800042a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800042e:	6018      	str	r0, [r3, #0]
 8000430:	f103 0304 	add.w	r3, r3, #4
 8000434:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[5], "OK\r\n");
 8000436:	4b17      	ldr	r3, [pc, #92]	; (8000494 <copyCheckAnswers+0xd0>)
 8000438:	f644 725c 	movw	r2, #20316	; 0x4f5c
 800043c:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000440:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000444:	6018      	str	r0, [r3, #0]
 8000446:	f103 0304 	add.w	r3, r3, #4
 800044a:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[6], "OK\r\n");
 800044c:	4b12      	ldr	r3, [pc, #72]	; (8000498 <copyCheckAnswers+0xd4>)
 800044e:	f644 725c 	movw	r2, #20316	; 0x4f5c
 8000452:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000456:	e892 0003 	ldmia.w	r2, {r0, r1}
 800045a:	6018      	str	r0, [r3, #0]
 800045c:	f103 0304 	add.w	r3, r3, #4
 8000460:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[7], "OK\r\n");
 8000462:	4b0e      	ldr	r3, [pc, #56]	; (800049c <copyCheckAnswers+0xd8>)
 8000464:	f644 725c 	movw	r2, #20316	; 0x4f5c
 8000468:	f6c0 0200 	movt	r2, #2048	; 0x800
 800046c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000470:	6018      	str	r0, [r3, #0]
 8000472:	f103 0304 	add.w	r3, r3, #4
 8000476:	7019      	strb	r1, [r3, #0]
}
 8000478:	46bd      	mov	sp, r7
 800047a:	bc80      	pop	{r7}
 800047c:	4770      	bx	lr
 800047e:	bf00      	nop
 8000480:	20000be8 	.word	0x20000be8
 8000484:	20000bfc 	.word	0x20000bfc
 8000488:	20000c10 	.word	0x20000c10
 800048c:	20000c24 	.word	0x20000c24
 8000490:	20000c38 	.word	0x20000c38
 8000494:	20000c4c 	.word	0x20000c4c
 8000498:	20000c60 	.word	0x20000c60
 800049c:	20000c74 	.word	0x20000c74

080004a0 <copyCommands>:

void copyCommands(void)
{
 80004a0:	b5b0      	push	{r4, r5, r7, lr}
 80004a2:	af00      	add	r7, sp, #0
	strcpy(initCommandsAnswer.commandsBluetooth[0], "AT+JRES\r\n");
 80004a4:	f640 03c8 	movw	r3, #2248	; 0x8c8
 80004a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004ac:	f644 7264 	movw	r2, #20324	; 0x4f64
 80004b0:	f6c0 0200 	movt	r2, #2048	; 0x800
 80004b4:	ca07      	ldmia	r2, {r0, r1, r2}
 80004b6:	c303      	stmia	r3!, {r0, r1}
 80004b8:	801a      	strh	r2, [r3, #0]
	strcpy(initCommandsAnswer.commandsBluetooth[1], "AT+JSEC=4,1,04,1111,0,0\r\n");
 80004ba:	4a2d      	ldr	r2, [pc, #180]	; (8000570 <copyCommands+0xd0>)
 80004bc:	f644 7370 	movw	r3, #20336	; 0x4f70
 80004c0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80004c4:	4614      	mov	r4, r2
 80004c6:	461d      	mov	r5, r3
 80004c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80004ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80004cc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80004d0:	c403      	stmia	r4!, {r0, r1}
 80004d2:	8022      	strh	r2, [r4, #0]
	strcpy(initCommandsAnswer.commandsBluetooth[2], "AT+JSLN=07,Chmura1\r\n");
 80004d4:	4a27      	ldr	r2, [pc, #156]	; (8000574 <copyCommands+0xd4>)
 80004d6:	f644 738c 	movw	r3, #20364	; 0x4f8c
 80004da:	f6c0 0300 	movt	r3, #2048	; 0x800
 80004de:	4614      	mov	r4, r2
 80004e0:	461d      	mov	r5, r3
 80004e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80004e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80004e6:	e895 0003 	ldmia.w	r5, {r0, r1}
 80004ea:	6020      	str	r0, [r4, #0]
 80004ec:	f104 0404 	add.w	r4, r4, #4
 80004f0:	7021      	strb	r1, [r4, #0]
	strcpy(initCommandsAnswer.commandsBluetooth[3], "AT+JRLS=32,13,0000110100001000800000805F9B34FB,Serial port 1,01,C20200\r\n");
 80004f2:	4a21      	ldr	r2, [pc, #132]	; (8000578 <copyCommands+0xd8>)
 80004f4:	f644 73a4 	movw	r3, #20388	; 0x4fa4
 80004f8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80004fc:	4611      	mov	r1, r2
 80004fe:	461a      	mov	r2, r3
 8000500:	f04f 0349 	mov.w	r3, #73	; 0x49
 8000504:	4608      	mov	r0, r1
 8000506:	4611      	mov	r1, r2
 8000508:	461a      	mov	r2, r3
 800050a:	f003 fcc1 	bl	8003e90 <memcpy>
	strcpy(initCommandsAnswer.commandsBluetooth[4], "AT+JAAC=1\r\n");
 800050e:	4a1b      	ldr	r2, [pc, #108]	; (800057c <copyCommands+0xdc>)
 8000510:	f644 73f0 	movw	r3, #20464	; 0x4ff0
 8000514:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000518:	4614      	mov	r4, r2
 800051a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800051e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	strcpy(initCommandsAnswer.commandsBluetooth[5], "AT+JDIS=3\r\n");
 8000522:	4a17      	ldr	r2, [pc, #92]	; (8000580 <copyCommands+0xe0>)
 8000524:	f644 73fc 	movw	r3, #20476	; 0x4ffc
 8000528:	f6c0 0300 	movt	r3, #2048	; 0x800
 800052c:	4614      	mov	r4, r2
 800052e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000532:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	strcpy(initCommandsAnswer.commandsBluetooth[6], "AT+JGPC=FFFD,0000,0000,0000,FFFD\r\n");
 8000536:	4a13      	ldr	r2, [pc, #76]	; (8000584 <copyCommands+0xe4>)
 8000538:	f245 0308 	movw	r3, #20488	; 0x5008
 800053c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000540:	4614      	mov	r4, r2
 8000542:	461d      	mov	r5, r3
 8000544:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000546:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000548:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800054a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800054c:	682b      	ldr	r3, [r5, #0]
 800054e:	461a      	mov	r2, r3
 8000550:	8022      	strh	r2, [r4, #0]
 8000552:	f104 0402 	add.w	r4, r4, #2
 8000556:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800055a:	7023      	strb	r3, [r4, #0]
	strcpy(initCommandsAnswer.commandsBluetooth[7], "AT+JSCR\r\n");
 800055c:	4b0a      	ldr	r3, [pc, #40]	; (8000588 <copyCommands+0xe8>)
 800055e:	f245 022c 	movw	r2, #20524	; 0x502c
 8000562:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000566:	ca07      	ldmia	r2, {r0, r1, r2}
 8000568:	c303      	stmia	r3!, {r0, r1}
 800056a:	801a      	strh	r2, [r3, #0]
}
 800056c:	bdb0      	pop	{r4, r5, r7, pc}
 800056e:	bf00      	nop
 8000570:	2000092c 	.word	0x2000092c
 8000574:	20000990 	.word	0x20000990
 8000578:	200009f4 	.word	0x200009f4
 800057c:	20000a58 	.word	0x20000a58
 8000580:	20000abc 	.word	0x20000abc
 8000584:	20000b20 	.word	0x20000b20
 8000588:	20000b84 	.word	0x20000b84

0800058c <getStatusMainTimer>:

bool getStatusMainTimer(void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0
	return removeMainTimerStatus;
 8000590:	f640 0356 	movw	r3, #2134	; 0x856
 8000594:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000598:	781b      	ldrb	r3, [r3, #0]
}
 800059a:	4618      	mov	r0, r3
 800059c:	46bd      	mov	sp, r7
 800059e:	bc80      	pop	{r7}
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop

080005a4 <setStatusMainTimer>:

void setStatusMainTimer(int status)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b083      	sub	sp, #12
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
	removeMainTimerStatus = status;
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	b2da      	uxtb	r2, r3
 80005b0:	f640 0356 	movw	r3, #2134	; 0x856
 80005b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005b8:	701a      	strb	r2, [r3, #0]
}
 80005ba:	f107 070c 	add.w	r7, r7, #12
 80005be:	46bd      	mov	sp, r7
 80005c0:	bc80      	pop	{r7}
 80005c2:	4770      	bx	lr

080005c4 <removeMainTimer>:

void removeMainTimer(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
	SYSTM001_StopTimer(mainInitTimerID);
 80005c8:	f640 0358 	movw	r3, #2136	; 0x858
 80005cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	4618      	mov	r0, r3
 80005d4:	f002 fa6c 	bl	8002ab0 <SYSTM001_StopTimer>
	SYSTM001_DeleteTimer(mainInitTimerID);
 80005d8:	f640 0358 	movw	r3, #2136	; 0x858
 80005dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	4618      	mov	r0, r3
 80005e4:	f002 faac 	bl	8002b40 <SYSTM001_DeleteTimer>
	mainInitTimerID = 0;
 80005e8:	f640 0358 	movw	r3, #2136	; 0x858
 80005ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005f0:	f04f 0200 	mov.w	r2, #0
 80005f4:	601a      	str	r2, [r3, #0]
}
 80005f6:	bd80      	pop	{r7, pc}

080005f8 <removeReceiveTimer>:

void removeReceiveTimer(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
	SYSTM001_StopTimer(TimerIdRxMessage);
 80005fc:	f640 0360 	movw	r3, #2144	; 0x860
 8000600:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	4618      	mov	r0, r3
 8000608:	f002 fa52 	bl	8002ab0 <SYSTM001_StopTimer>
	SYSTM001_DeleteTimer(TimerIdRxMessage);
 800060c:	f640 0360 	movw	r3, #2144	; 0x860
 8000610:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	4618      	mov	r0, r3
 8000618:	f002 fa92 	bl	8002b40 <SYSTM001_DeleteTimer>
	TimerIdRxMessage = 0;
 800061c:	f640 0360 	movw	r3, #2144	; 0x860
 8000620:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000624:	f04f 0200 	mov.w	r2, #0
 8000628:	601a      	str	r2, [r3, #0]
}
 800062a:	bd80      	pop	{r7, pc}

0800062c <createMainTimer>:

void createMainTimer(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
	mainInitTimerID = SYSTM001_CreateTimer(1000,SYSTM001_PERIODIC,timerHandlerInitBluetooth,&initCommandsAnswer);
 8000630:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000634:	f04f 0101 	mov.w	r1, #1
 8000638:	f240 62b5 	movw	r2, #1717	; 0x6b5
 800063c:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000640:	f640 03c8 	movw	r3, #2248	; 0x8c8
 8000644:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000648:	f002 f908 	bl	800285c <SYSTM001_CreateTimer>
 800064c:	4602      	mov	r2, r0
 800064e:	f640 0358 	movw	r3, #2136	; 0x858
 8000652:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000656:	601a      	str	r2, [r3, #0]
	mainInitTimerStatus = SYSTM001_StartTimer(mainInitTimerID);
 8000658:	f640 0358 	movw	r3, #2136	; 0x858
 800065c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	4618      	mov	r0, r3
 8000664:	f002 f9ca 	bl	80029fc <SYSTM001_StartTimer>
 8000668:	4602      	mov	r2, r0
 800066a:	f240 0304 	movw	r3, #4
 800066e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000672:	601a      	str	r2, [r3, #0]
}
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop

08000678 <createReceiveTimer>:

void createReceiveTimer(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
	TimerIdRxMessage = SYSTM001_CreateTimer(200,SYSTM001_PERIODIC,RxTimerHandler,NULL);
 800067c:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 8000680:	f04f 0101 	mov.w	r1, #1
 8000684:	f640 02ad 	movw	r2, #2221	; 0x8ad
 8000688:	f6c0 0200 	movt	r2, #2048	; 0x800
 800068c:	f04f 0300 	mov.w	r3, #0
 8000690:	f002 f8e4 	bl	800285c <SYSTM001_CreateTimer>
 8000694:	4602      	mov	r2, r0
 8000696:	f640 0360 	movw	r3, #2144	; 0x860
 800069a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800069e:	601a      	str	r2, [r3, #0]
	SYSTM001_StartTimer(TimerIdRxMessage);
 80006a0:	f640 0360 	movw	r3, #2144	; 0x860
 80006a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	4618      	mov	r0, r3
 80006ac:	f002 f9a6 	bl	80029fc <SYSTM001_StartTimer>
}
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop

080006b4 <timerHandlerInitBluetooth>:

void timerHandlerInitBluetooth(void *T)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b086      	sub	sp, #24
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
	static uint8_t whichCommand = 0;

	commandsAndAnswers *temp = (commandsAndAnswers*)T;
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	617b      	str	r3, [r7, #20]

	if(removeInitTimerRx == TRUE)
 80006c0:	f640 0355 	movw	r3, #2133	; 0x855
 80006c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006c8:	781b      	ldrb	r3, [r3, #0]
 80006ca:	2b01      	cmp	r3, #1
 80006cc:	d120      	bne.n	8000710 <timerHandlerInitBluetooth+0x5c>
	{
		SYSTM001_DeleteTimer(HandlTimerReceiveAnsID);
 80006ce:	f640 035c 	movw	r3, #2140	; 0x85c
 80006d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4618      	mov	r0, r3
 80006da:	f002 fa31 	bl	8002b40 <SYSTM001_DeleteTimer>
		HandlTimerReceiveAnsID = 0;
 80006de:	f640 035c 	movw	r3, #2140	; 0x85c
 80006e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006e6:	f04f 0200 	mov.w	r2, #0
 80006ea:	601a      	str	r2, [r3, #0]
		removeInitTimerRx = FALSE;
 80006ec:	f640 0355 	movw	r3, #2133	; 0x855
 80006f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006f4:	f04f 0200 	mov.w	r2, #0
 80006f8:	701a      	strb	r2, [r3, #0]
		whichCommand = stageOfInit;
 80006fa:	f640 0368 	movw	r3, #2152	; 0x868
 80006fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	b2da      	uxtb	r2, r3
 8000706:	f640 0370 	movw	r3, #2160	; 0x870
 800070a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800070e:	701a      	strb	r2, [r3, #0]
	}

	if(TRUE == initStatus)
 8000710:	f640 0354 	movw	r3, #2132	; 0x854
 8000714:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000718:	781b      	ldrb	r3, [r3, #0]
 800071a:	2b01      	cmp	r3, #1
 800071c:	d106      	bne.n	800072c <timerHandlerInitBluetooth+0x78>
	{
		removeMainTimerStatus = TRUE;
 800071e:	f640 0356 	movw	r3, #2134	; 0x856
 8000722:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000726:	f04f 0201 	mov.w	r2, #1
 800072a:	701a      	strb	r2, [r3, #0]
	}

	if(FALSE == initStatus && canSend == TRUE)
 800072c:	f640 0354 	movw	r3, #2132	; 0x854
 8000730:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	2b00      	cmp	r3, #0
 8000738:	d158      	bne.n	80007ec <timerHandlerInitBluetooth+0x138>
 800073a:	f240 0300 	movw	r3, #0
 800073e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	2b01      	cmp	r3, #1
 8000746:	d151      	bne.n	80007ec <timerHandlerInitBluetooth+0x138>
	{
		//whichCommand = stageOfInit;
		volatile int length = strlen(temp->commandsBluetooth[whichCommand]);
 8000748:	f640 0370 	movw	r3, #2160	; 0x870
 800074c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000750:	781b      	ldrb	r3, [r3, #0]
 8000752:	f04f 0264 	mov.w	r2, #100	; 0x64
 8000756:	fb02 f303 	mul.w	r3, r2, r3
 800075a:	697a      	ldr	r2, [r7, #20]
 800075c:	18d3      	adds	r3, r2, r3
 800075e:	4618      	mov	r0, r3
 8000760:	f003 fdba 	bl	80042d8 <strlen>
 8000764:	4603      	mov	r3, r0
 8000766:	60fb      	str	r3, [r7, #12]

		send(temp->commandsBluetooth[whichCommand], length);
 8000768:	f640 0370 	movw	r3, #2160	; 0x870
 800076c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	f04f 0264 	mov.w	r2, #100	; 0x64
 8000776:	fb02 f303 	mul.w	r3, r2, r3
 800077a:	697a      	ldr	r2, [r7, #20]
 800077c:	18d2      	adds	r2, r2, r3
 800077e:	68fb      	ldr	r3, [r7, #12]
 8000780:	4610      	mov	r0, r2
 8000782:	4619      	mov	r1, r3
 8000784:	f000 f8b6 	bl	80008f4 <send>

		while((UART001_GetFlagStatus(&UART001_Handle0,UART001_TRANSFER_STATUS_BUSY_FLAG )==UART001_SET))
 8000788:	e002      	b.n	8000790 <timerHandlerInitBluetooth+0xdc>
		{
			int h = 0;
 800078a:	f04f 0300 	mov.w	r3, #0
 800078e:	613b      	str	r3, [r7, #16]
		//whichCommand = stageOfInit;
		volatile int length = strlen(temp->commandsBluetooth[whichCommand]);

		send(temp->commandsBluetooth[whichCommand], length);

		while((UART001_GetFlagStatus(&UART001_Handle0,UART001_TRANSFER_STATUS_BUSY_FLAG )==UART001_SET))
 8000790:	f245 0038 	movw	r0, #20536	; 0x5038
 8000794:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000798:	f04f 0109 	mov.w	r1, #9
 800079c:	f001 fd0a 	bl	80021b4 <UART001_GetFlagStatus>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b02      	cmp	r3, #2
 80007a4:	d0f1      	beq.n	800078a <timerHandlerInitBluetooth+0xd6>
		{
			int h = 0;
		}

		canSend = FALSE;
 80007a6:	f240 0300 	movw	r3, #0
 80007aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007ae:	f04f 0200 	mov.w	r2, #0
 80007b2:	701a      	strb	r2, [r3, #0]
		askAboutSending();
 80007b4:	f000 f97c 	bl	8000ab0 <askAboutSending>
		HandlTimerReceiveAnsID = SYSTM001_CreateTimer(300,SYSTM001_ONE_SHOT,timerHandlerInitBluetoothReceive,NULL);
 80007b8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80007bc:	f04f 0100 	mov.w	r1, #0
 80007c0:	f240 72f5 	movw	r2, #2037	; 0x7f5
 80007c4:	f6c0 0200 	movt	r2, #2048	; 0x800
 80007c8:	f04f 0300 	mov.w	r3, #0
 80007cc:	f002 f846 	bl	800285c <SYSTM001_CreateTimer>
 80007d0:	4602      	mov	r2, r0
 80007d2:	f640 035c 	movw	r3, #2140	; 0x85c
 80007d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007da:	601a      	str	r2, [r3, #0]
		SYSTM001_StartTimer(HandlTimerReceiveAnsID);
 80007dc:	f640 035c 	movw	r3, #2140	; 0x85c
 80007e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	4618      	mov	r0, r3
 80007e8:	f002 f908 	bl	80029fc <SYSTM001_StartTimer>
	}
}
 80007ec:	f107 0718 	add.w	r7, r7, #24
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}

080007f4 <timerHandlerInitBluetoothReceive>:


void timerHandlerInitBluetoothReceive(void *T)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b084      	sub	sp, #16
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
	char* answer = (char*)read();
 80007fc:	f000 f8e2 	bl	80009c4 <read>
 8000800:	60f8      	str	r0, [r7, #12]
	//delay(10000);
	//askAboutSending();

	if(answer != NULL)
 8000802:	68fb      	ldr	r3, [r7, #12]
 8000804:	2b00      	cmp	r3, #0
 8000806:	d03f      	beq.n	8000888 <timerHandlerInitBluetoothReceive+0x94>
	{
		if(checkFunction((unsigned char*)answer, (unsigned char*)initCommandsAnswer.answersBluetooth[stageOfInit]))
 8000808:	f640 0368 	movw	r3, #2152	; 0x868
 800080c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000810:	681a      	ldr	r2, [r3, #0]
 8000812:	4613      	mov	r3, r2
 8000814:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000818:	189b      	adds	r3, r3, r2
 800081a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800081e:	f503 7248 	add.w	r2, r3, #800	; 0x320
 8000822:	f640 03c8 	movw	r3, #2248	; 0x8c8
 8000826:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800082a:	18d3      	adds	r3, r2, r3
 800082c:	68f8      	ldr	r0, [r7, #12]
 800082e:	4619      	mov	r1, r3
 8000830:	f000 f992 	bl	8000b58 <checkFunction>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d00b      	beq.n	8000852 <timerHandlerInitBluetoothReceive+0x5e>
		{
			stageOfInit++;
 800083a:	f640 0368 	movw	r3, #2152	; 0x868
 800083e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	f103 0201 	add.w	r2, r3, #1
 8000848:	f640 0368 	movw	r3, #2152	; 0x868
 800084c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000850:	601a      	str	r2, [r3, #0]
		}
		free(answer);
 8000852:	68f8      	ldr	r0, [r7, #12]
 8000854:	f003 f866 	bl	8003924 <free>
		answer = NULL;
 8000858:	f04f 0300 	mov.w	r3, #0
 800085c:	60fb      	str	r3, [r7, #12]
		if(8 == stageOfInit)
 800085e:	f640 0368 	movw	r3, #2152	; 0x868
 8000862:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	2b08      	cmp	r3, #8
 800086a:	d10d      	bne.n	8000888 <timerHandlerInitBluetoothReceive+0x94>
		{
			stageOfInit = 0;
 800086c:	f640 0368 	movw	r3, #2152	; 0x868
 8000870:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000874:	f04f 0200 	mov.w	r2, #0
 8000878:	601a      	str	r2, [r3, #0]
			initStatus = TRUE;
 800087a:	f640 0354 	movw	r3, #2132	; 0x854
 800087e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000882:	f04f 0201 	mov.w	r2, #1
 8000886:	701a      	strb	r2, [r3, #0]
		}
	}
	canSend = TRUE;
 8000888:	f240 0300 	movw	r3, #0
 800088c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000890:	f04f 0201 	mov.w	r2, #1
 8000894:	701a      	strb	r2, [r3, #0]
	removeInitTimerRx = TRUE;
 8000896:	f640 0355 	movw	r3, #2133	; 0x855
 800089a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800089e:	f04f 0201 	mov.w	r2, #1
 80008a2:	701a      	strb	r2, [r3, #0]
}
 80008a4:	f107 0710 	add.w	r7, r7, #16
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}

080008ac <RxTimerHandler>:

void RxTimerHandler(void *T)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b084      	sub	sp, #16
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
	char* answer = (char*)read();
 80008b4:	f000 f886 	bl	80009c4 <read>
 80008b8:	60f8      	str	r0, [r7, #12]
	if(answer != NULL){
 80008ba:	68fb      	ldr	r3, [r7, #12]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d008      	beq.n	80008d2 <RxTimerHandler+0x26>
		checkErrorOccurence(answer);
 80008c0:	68f8      	ldr	r0, [r7, #12]
 80008c2:	f7ff fd09 	bl	80002d8 <checkErrorOccurence>
		free(answer);
 80008c6:	68f8      	ldr	r0, [r7, #12]
 80008c8:	f003 f82c 	bl	8003924 <free>
		answer = NULL;
 80008cc:	f04f 0300 	mov.w	r3, #0
 80008d0:	60fb      	str	r3, [r7, #12]
	}
}
 80008d2:	f107 0710 	add.w	r7, r7, #16
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop

080008dc <initBluetooth>:

void initBluetooth(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	af00      	add	r7, sp, #0
	initFlowControl();
 80008e0:	f000 f966 	bl	8000bb0 <initFlowControl>
	copyCheckAnswers();
 80008e4:	f7ff fd6e 	bl	80003c4 <copyCheckAnswers>
	copyCommands();
 80008e8:	f7ff fdda 	bl	80004a0 <copyCommands>

	createMainTimer();
 80008ec:	f7ff fe9e 	bl	800062c <createMainTimer>
}
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop

080008f4 <send>:

void send(char* command1, int length)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b086      	sub	sp, #24
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
 80008fc:	6039      	str	r1, [r7, #0]
	static int criticValue = 0;
	if(!statusRtsFlowControl())
 80008fe:	f000 f8ff 	bl	8000b00 <statusRtsFlowControl>
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	d101      	bne.n	800090c <send+0x18>
	{
		stopAskingAboutSending();
 8000908:	f000 f8e6 	bl	8000ad8 <stopAskingAboutSending>
	}

	USIC_CH_TypeDef* UartRegs = UART001_Handle0.UartRegs;
 800090c:	f245 0338 	movw	r3, #20536	; 0x5038
 8000910:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	613b      	str	r3, [r7, #16]
	uint32_t WriteCount = 0;
 8000918:	f04f 0300 	mov.w	r3, #0
 800091c:	617b      	str	r3, [r7, #20]

	while(length)
 800091e:	e04a      	b.n	80009b6 <send+0xc2>
	{

		if(!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 8000920:	693b      	ldr	r3, [r7, #16]
 8000922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000924:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000928:	2b00      	cmp	r3, #0
 800092a:	d131      	bne.n	8000990 <send+0x9c>
		{
			if(!checkStatusCts())
 800092c:	f000 f8fe 	bl	8000b2c <checkStatusCts>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d111      	bne.n	800095a <send+0x66>
			{
				char c = command1[WriteCount];
 8000936:	687a      	ldr	r2, [r7, #4]
 8000938:	697b      	ldr	r3, [r7, #20]
 800093a:	18d3      	adds	r3, r2, r3
 800093c:	781b      	ldrb	r3, [r3, #0]
 800093e:	73fb      	strb	r3, [r7, #15]

				UartRegs->TBUF[0] = c;
 8000940:	7bfa      	ldrb	r2, [r7, #15]
 8000942:	693b      	ldr	r3, [r7, #16]
 8000944:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
				length--;
 8000948:	683b      	ldr	r3, [r7, #0]
 800094a:	f103 33ff 	add.w	r3, r3, #4294967295
 800094e:	603b      	str	r3, [r7, #0]
				WriteCount++;
 8000950:	697b      	ldr	r3, [r7, #20]
 8000952:	f103 0301 	add.w	r3, r3, #1
 8000956:	617b      	str	r3, [r7, #20]
 8000958:	e01a      	b.n	8000990 <send+0x9c>
			}
			else
			{
				criticValue++;
 800095a:	f640 036c 	movw	r3, #2156	; 0x86c
 800095e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	f103 0201 	add.w	r2, r3, #1
 8000968:	f640 036c 	movw	r3, #2156	; 0x86c
 800096c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000970:	601a      	str	r2, [r3, #0]

				if(criticValue > 3)
 8000972:	f640 036c 	movw	r3, #2156	; 0x86c
 8000976:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	2b03      	cmp	r3, #3
 800097e:	dd07      	ble.n	8000990 <send+0x9c>
				{
					criticValue = 0;
 8000980:	f640 036c 	movw	r3, #2156	; 0x86c
 8000984:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000988:	f04f 0200 	mov.w	r2, #0
 800098c:	601a      	str	r2, [r3, #0]
					break;
 800098e:	e015      	b.n	80009bc <send+0xc8>
				}
			}
		}

		if(UART001_GetFlagStatus(&UART001_Handle0,UART001_TRANS_BUFFER_IND_FLAG) == UART001_SET)
 8000990:	f245 0038 	movw	r0, #20536	; 0x5038
 8000994:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000998:	f04f 010d 	mov.w	r1, #13
 800099c:	f001 fc0a 	bl	80021b4 <UART001_GetFlagStatus>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b02      	cmp	r3, #2
 80009a4:	d107      	bne.n	80009b6 <send+0xc2>
		{
			UART001_ClearFlag(&UART001_Handle0,UART001_TRANS_BUFFER_IND_FLAG);
 80009a6:	f245 0038 	movw	r0, #20536	; 0x5038
 80009aa:	f6c0 0000 	movt	r0, #2048	; 0x800
 80009ae:	f04f 010d 	mov.w	r1, #13
 80009b2:	f001 fc4b 	bl	800224c <UART001_ClearFlag>
	}

	USIC_CH_TypeDef* UartRegs = UART001_Handle0.UartRegs;
	uint32_t WriteCount = 0;

	while(length)
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d1b1      	bne.n	8000920 <send+0x2c>
		if(UART001_GetFlagStatus(&UART001_Handle0,UART001_TRANS_BUFFER_IND_FLAG) == UART001_SET)
		{
			UART001_ClearFlag(&UART001_Handle0,UART001_TRANS_BUFFER_IND_FLAG);
		}
	}
}
 80009bc:	f107 0718 	add.w	r7, r7, #24
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}

080009c4 <read>:




unsigned char* read(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b084      	sub	sp, #16
 80009c8:	af00      	add	r7, sp, #0
	askAboutSending();
 80009ca:	f000 f871 	bl	8000ab0 <askAboutSending>
	unsigned char *readBuffer = NULL;
 80009ce:	f04f 0300 	mov.w	r3, #0
 80009d2:	60fb      	str	r3, [r7, #12]
	int statusRxFifoFilling = 0;
 80009d4:	f04f 0300 	mov.w	r3, #0
 80009d8:	60bb      	str	r3, [r7, #8]
	int howManyRead = 0;
 80009da:	f04f 0300 	mov.w	r3, #0
 80009de:	607b      	str	r3, [r7, #4]

	statusRxFifoFilling = USIC_GetRxFIFOFillingLevel(UART001_0_USIC_CH);
 80009e0:	f04f 0300 	mov.w	r3, #0
 80009e4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80009e8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80009ec:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80009f0:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80009f4:	60bb      	str	r3, [r7, #8]

	if(((UART001_GetFlagStatus(&UART001_Handle0,UART001_FIFO_STD_RECV_BUF_FLAG)) == UART001_SET))
 80009f6:	f245 0038 	movw	r0, #20536	; 0x5038
 80009fa:	f6c0 0000 	movt	r0, #2048	; 0x800
 80009fe:	f04f 0110 	mov.w	r1, #16
 8000a02:	f001 fbd7 	bl	80021b4 <UART001_GetFlagStatus>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b02      	cmp	r3, #2
 8000a0a:	d149      	bne.n	8000aa0 <read+0xdc>
	{

		statusRxFifoFilling = USIC_GetRxFIFOFillingLevel(UART001_0_USIC_CH);
 8000a0c:	f04f 0300 	mov.w	r3, #0
 8000a10:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000a14:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8000a18:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000a1c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000a20:	60bb      	str	r3, [r7, #8]

		if(statusRxFifoFilling != 0)
 8000a22:	68bb      	ldr	r3, [r7, #8]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d018      	beq.n	8000a5a <read+0x96>
		{
			readBuffer = (unsigned char *)malloc((sizeof(unsigned char)*statusRxFifoFilling) + 1);
 8000a28:	68bb      	ldr	r3, [r7, #8]
 8000a2a:	f103 0301 	add.w	r3, r3, #1
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f002 ff70 	bl	8003914 <malloc>
 8000a34:	4603      	mov	r3, r0
 8000a36:	60fb      	str	r3, [r7, #12]

			howManyRead =  UART001_ReadDataBytes(&UART001_Handle0, readBuffer, statusRxFifoFilling);
 8000a38:	68bb      	ldr	r3, [r7, #8]
 8000a3a:	f245 0038 	movw	r0, #20536	; 0x5038
 8000a3e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000a42:	68f9      	ldr	r1, [r7, #12]
 8000a44:	461a      	mov	r2, r3
 8000a46:	f001 fae5 	bl	8002014 <UART001_ReadDataBytes>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	607b      	str	r3, [r7, #4]

			readBuffer[statusRxFifoFilling] = '\0';
 8000a4e:	68bb      	ldr	r3, [r7, #8]
 8000a50:	68fa      	ldr	r2, [r7, #12]
 8000a52:	18d3      	adds	r3, r2, r3
 8000a54:	f04f 0200 	mov.w	r2, #0
 8000a58:	701a      	strb	r2, [r3, #0]
		}

		UART001_ClearFlag(&UART001_Handle0,UART001_FIFO_STD_RECV_BUF_FLAG);
 8000a5a:	f245 0038 	movw	r0, #20536	; 0x5038
 8000a5e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000a62:	f04f 0110 	mov.w	r1, #16
 8000a66:	f001 fbf1 	bl	800224c <UART001_ClearFlag>

		while(!USIC_ubIsRxFIFOempty(UART001_0_USIC_CH))
 8000a6a:	e00d      	b.n	8000a88 <read+0xc4>
		{
			USIC_FlushRxFIFO(UART001_0_USIC_CH);
 8000a6c:	f04f 0300 	mov.w	r3, #0
 8000a70:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000a74:	f04f 0200 	mov.w	r2, #0
 8000a78:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8000a7c:	f8d2 2118 	ldr.w	r2, [r2, #280]	; 0x118
 8000a80:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000a84:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
			readBuffer[statusRxFifoFilling] = '\0';
		}

		UART001_ClearFlag(&UART001_Handle0,UART001_FIFO_STD_RECV_BUF_FLAG);

		while(!USIC_ubIsRxFIFOempty(UART001_0_USIC_CH))
 8000a88:	f04f 0300 	mov.w	r3, #0
 8000a8c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000a90:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8000a94:	f003 0308 	and.w	r3, r3, #8
 8000a98:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d0e5      	beq.n	8000a6c <read+0xa8>
		{
			USIC_FlushRxFIFO(UART001_0_USIC_CH);
		}
	}

	stopAskingAboutSending();
 8000aa0:	f000 f81a 	bl	8000ad8 <stopAskingAboutSending>

	return readBuffer;
 8000aa4:	68fb      	ldr	r3, [r7, #12]
}
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f107 0710 	add.w	r7, r7, #16
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}

08000ab0 <askAboutSending>:

//UART Hardware Flow Control Functions
void askAboutSending(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
	IO004_SetOutputValue(IO004_Handle0, START_ASKING);
 8000ab4:	f245 036c 	movw	r3, #20588	; 0x506c
 8000ab8:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000abc:	685a      	ldr	r2, [r3, #4]
 8000abe:	f245 036c 	movw	r3, #20588	; 0x506c
 8000ac2:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000ac6:	785b      	ldrb	r3, [r3, #1]
 8000ac8:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8000acc:	fa01 f303 	lsl.w	r3, r1, r3
 8000ad0:	6053      	str	r3, [r2, #4]
}
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bc80      	pop	{r7}
 8000ad6:	4770      	bx	lr

08000ad8 <stopAskingAboutSending>:

void stopAskingAboutSending(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
	IO004_SetOutputValue(IO004_Handle0, STOP_ASKING);
 8000adc:	f245 036c 	movw	r3, #20588	; 0x506c
 8000ae0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000ae4:	685a      	ldr	r2, [r3, #4]
 8000ae6:	f245 036c 	movw	r3, #20588	; 0x506c
 8000aea:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000aee:	785b      	ldrb	r3, [r3, #1]
 8000af0:	f04f 0101 	mov.w	r1, #1
 8000af4:	fa01 f303 	lsl.w	r3, r1, r3
 8000af8:	6053      	str	r3, [r2, #4]
}
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bc80      	pop	{r7}
 8000afe:	4770      	bx	lr

08000b00 <statusRtsFlowControl>:

int statusRtsFlowControl(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
	return IO004_ReadPin(IO004_Handle0);
 8000b04:	f245 036c 	movw	r3, #20588	; 0x506c
 8000b08:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000b0c:	685b      	ldr	r3, [r3, #4]
 8000b0e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000b10:	f245 036c 	movw	r3, #20588	; 0x506c
 8000b14:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000b18:	785b      	ldrb	r3, [r3, #1]
 8000b1a:	fa22 f303 	lsr.w	r3, r2, r3
 8000b1e:	f003 0301 	and.w	r3, r3, #1
}
 8000b22:	4618      	mov	r0, r3
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bc80      	pop	{r7}
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop

08000b2c <checkStatusCts>:

int checkStatusCts(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
	return IO004_ReadPin(IO004_Handle1);
 8000b30:	f245 0374 	movw	r3, #20596	; 0x5074
 8000b34:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000b38:	685b      	ldr	r3, [r3, #4]
 8000b3a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000b3c:	f245 0374 	movw	r3, #20596	; 0x5074
 8000b40:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000b44:	785b      	ldrb	r3, [r3, #1]
 8000b46:	fa22 f303 	lsr.w	r3, r2, r3
 8000b4a:	f003 0301 	and.w	r3, r3, #1
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bc80      	pop	{r7}
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <checkFunction>:
//UART Hardware Flow Control Functions

int checkFunction(unsigned char *answer, unsigned char *readBuffer)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
 8000b60:	6039      	str	r1, [r7, #0]
	if(strcmp((char*)answer, (char*)readBuffer) == 0)
 8000b62:	6878      	ldr	r0, [r7, #4]
 8000b64:	6839      	ldr	r1, [r7, #0]
 8000b66:	f003 fac9 	bl	80040fc <strcmp>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d102      	bne.n	8000b76 <checkFunction+0x1e>
	{
		return 1;
 8000b70:	f04f 0301 	mov.w	r3, #1
 8000b74:	e001      	b.n	8000b7a <checkFunction+0x22>
	}
	return 0;
 8000b76:	f04f 0300 	mov.w	r3, #0
}
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f107 0708 	add.w	r7, r7, #8
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}

08000b84 <connectStatus>:

int connectStatus(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
	return IO004_ReadPin(IO004_Handle2);
 8000b88:	f245 037c 	movw	r3, #20604	; 0x507c
 8000b8c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000b90:	685b      	ldr	r3, [r3, #4]
 8000b92:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000b94:	f245 037c 	movw	r3, #20604	; 0x507c
 8000b98:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000b9c:	785b      	ldrb	r3, [r3, #1]
 8000b9e:	fa22 f303 	lsr.w	r3, r2, r3
 8000ba2:	f003 0301 	and.w	r3, r3, #1
}
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bc80      	pop	{r7}
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <initFlowControl>:

void initFlowControl(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
	//stopAskingAboutSending();
	askAboutSending();
 8000bb4:	f7ff ff7c 	bl	8000ab0 <askAboutSending>
}
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop

08000bbc <delay>:

void delay(uint32_t d)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b085      	sub	sp, #20
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
	for(uint32_t i = 0; i < d; i++)
 8000bc4:	f04f 0300 	mov.w	r3, #0
 8000bc8:	60fb      	str	r3, [r7, #12]
 8000bca:	e003      	b.n	8000bd4 <delay+0x18>
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	f103 0301 	add.w	r3, r3, #1
 8000bd2:	60fb      	str	r3, [r7, #12]
 8000bd4:	68fa      	ldr	r2, [r7, #12]
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	429a      	cmp	r2, r3
 8000bda:	d3f7      	bcc.n	8000bcc <delay+0x10>
	{
		;
	}
}
 8000bdc:	f107 0714 	add.w	r7, r7, #20
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bc80      	pop	{r7}
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <main>:
#include "BluetoothDriver.h"
#include "timerFunctions.h"


int main(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
//	status_t status;		// Declaration of return variable for DAVE3 APIs (toggle comment if required)


	DAVE_Init();			// Initialization of DAVE Apps
 8000bec:	f002 fb0e 	bl	800320c <DAVE_Init>

	initBluetooth();
 8000bf0:	f7ff fe74 	bl	80008dc <initBluetooth>

	while(1)
	{
		manageConnection();
 8000bf4:	f7ff fba8 	bl	8000348 <manageConnection>
	}
 8000bf8:	e7fc      	b.n	8000bf4 <main+0xc>
 8000bfa:	bf00      	nop

08000bfc <makeTimer>:
 *      Author: Mateusz
 */
#include "timerFunctions.h"

void makeTimer(uint32_t period, SYSTM001_TimerType TimerType, SYSTM001_TimerCallBackPtr TimerCallBack, void *pCallBackArgPtr, uint32_t *status, handle_t *timerID)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b084      	sub	sp, #16
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	60f8      	str	r0, [r7, #12]
 8000c04:	607a      	str	r2, [r7, #4]
 8000c06:	603b      	str	r3, [r7, #0]
 8000c08:	460b      	mov	r3, r1
 8000c0a:	72fb      	strb	r3, [r7, #11]
	*timerID = SYSTM001_CreateTimer(period,TimerType,TimerCallBack, pCallBackArgPtr);
 8000c0c:	7afb      	ldrb	r3, [r7, #11]
 8000c0e:	68f8      	ldr	r0, [r7, #12]
 8000c10:	4619      	mov	r1, r3
 8000c12:	687a      	ldr	r2, [r7, #4]
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	f001 fe21 	bl	800285c <SYSTM001_CreateTimer>
 8000c1a:	4602      	mov	r2, r0
 8000c1c:	69fb      	ldr	r3, [r7, #28]
 8000c1e:	601a      	str	r2, [r3, #0]

	if(*timerID != 0)
 8000c20:	69fb      	ldr	r3, [r7, #28]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d007      	beq.n	8000c38 <makeTimer+0x3c>
	{
		*status = SYSTM001_StartTimer(*timerID);
 8000c28:	69fb      	ldr	r3, [r7, #28]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f001 fee5 	bl	80029fc <SYSTM001_StartTimer>
 8000c32:	4602      	mov	r2, r0
 8000c34:	69bb      	ldr	r3, [r7, #24]
 8000c36:	601a      	str	r2, [r3, #0]
	}
}
 8000c38:	f107 0710 	add.w	r7, r7, #16
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <removeTimer>:


void removeTimer(uint32_t *status, handle_t *timerID)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
 8000c48:	6039      	str	r1, [r7, #0]
	if(*timerID != 0)
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d014      	beq.n	8000c7c <removeTimer+0x3c>
	{
		*status = SYSTM001_StopTimer(*timerID);
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4618      	mov	r0, r3
 8000c58:	f001 ff2a 	bl	8002ab0 <SYSTM001_StopTimer>
 8000c5c:	4602      	mov	r2, r0
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	601a      	str	r2, [r3, #0]

		if(*status == DAVEApp_SUCCESS)
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d108      	bne.n	8000c7c <removeTimer+0x3c>
		{
			SYSTM001_DeleteTimer(*timerID);
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f001 ff66 	bl	8002b40 <SYSTM001_DeleteTimer>
			*timerID = 0;
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	f04f 0200 	mov.w	r2, #0
 8000c7a:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000c7c:	f107 0708 	add.w	r7, r7, #8
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}

08000c84 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 8000c84:	e7fe      	b.n	8000c84 <NMI_Handler>

08000c86 <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8000c86:	e7fe      	b.n	8000c86 <HardFault_Handler>

08000c88 <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8000c88:	e7fe      	b.n	8000c88 <MemManage_Handler>

08000c8a <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8000c8a:	e7fe      	b.n	8000c8a <BusFault_Handler>

08000c8c <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8000c8c:	e7fe      	b.n	8000c8c <UsageFault_Handler>

08000c8e <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8000c8e:	e7fe      	b.n	8000c8e <SVC_Handler>

08000c90 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8000c90:	e7fe      	b.n	8000c90 <DebugMon_Handler>

08000c92 <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8000c92:	e7fe      	b.n	8000c92 <PendSV_Handler>
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8000c94:	e7fe      	b.n	8000c94 <PendSV_Handler+0x2>

08000c96 <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8000c96:	e7fe      	b.n	8000c96 <SCU_0_IRQHandler>

08000c98 <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8000c98:	e7fe      	b.n	8000c98 <ERU0_0_IRQHandler>

08000c9a <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8000c9a:	e7fe      	b.n	8000c9a <ERU0_1_IRQHandler>

08000c9c <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8000c9c:	e7fe      	b.n	8000c9c <ERU0_2_IRQHandler>

08000c9e <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8000c9e:	e7fe      	b.n	8000c9e <ERU0_3_IRQHandler>

08000ca0 <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8000ca0:	e7fe      	b.n	8000ca0 <ERU1_0_IRQHandler>

08000ca2 <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8000ca2:	e7fe      	b.n	8000ca2 <ERU1_1_IRQHandler>

08000ca4 <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 8000ca4:	e7fe      	b.n	8000ca4 <ERU1_2_IRQHandler>

08000ca6 <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8000ca6:	e7fe      	b.n	8000ca6 <ERU1_3_IRQHandler>

08000ca8 <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8000ca8:	e7fe      	b.n	8000ca8 <PMU0_0_IRQHandler>

08000caa <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8000caa:	e7fe      	b.n	8000caa <VADC0_C0_0_IRQHandler>

08000cac <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8000cac:	e7fe      	b.n	8000cac <VADC0_C0_1_IRQHandler>

08000cae <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8000cae:	e7fe      	b.n	8000cae <VADC0_C0_2_IRQHandler>

08000cb0 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8000cb0:	e7fe      	b.n	8000cb0 <VADC0_C0_3_IRQHandler>

08000cb2 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8000cb2:	e7fe      	b.n	8000cb2 <VADC0_G0_0_IRQHandler>

08000cb4 <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8000cb4:	e7fe      	b.n	8000cb4 <VADC0_G0_1_IRQHandler>

08000cb6 <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8000cb6:	e7fe      	b.n	8000cb6 <VADC0_G0_2_IRQHandler>

08000cb8 <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8000cb8:	e7fe      	b.n	8000cb8 <VADC0_G0_3_IRQHandler>

08000cba <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8000cba:	e7fe      	b.n	8000cba <VADC0_G1_0_IRQHandler>

08000cbc <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8000cbc:	e7fe      	b.n	8000cbc <VADC0_G1_1_IRQHandler>

08000cbe <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8000cbe:	e7fe      	b.n	8000cbe <VADC0_G1_2_IRQHandler>

08000cc0 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8000cc0:	e7fe      	b.n	8000cc0 <VADC0_G1_3_IRQHandler>

08000cc2 <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8000cc2:	e7fe      	b.n	8000cc2 <VADC0_G2_0_IRQHandler>

08000cc4 <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8000cc4:	e7fe      	b.n	8000cc4 <VADC0_G2_1_IRQHandler>

08000cc6 <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 8000cc6:	e7fe      	b.n	8000cc6 <VADC0_G2_2_IRQHandler>

08000cc8 <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 8000cc8:	e7fe      	b.n	8000cc8 <VADC0_G2_3_IRQHandler>

08000cca <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 8000cca:	e7fe      	b.n	8000cca <VADC0_G3_0_IRQHandler>

08000ccc <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8000ccc:	e7fe      	b.n	8000ccc <VADC0_G3_1_IRQHandler>

08000cce <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8000cce:	e7fe      	b.n	8000cce <VADC0_G3_2_IRQHandler>

08000cd0 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8000cd0:	e7fe      	b.n	8000cd0 <VADC0_G3_3_IRQHandler>

08000cd2 <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8000cd2:	e7fe      	b.n	8000cd2 <DSD0_0_IRQHandler>

08000cd4 <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8000cd4:	e7fe      	b.n	8000cd4 <DSD0_1_IRQHandler>

08000cd6 <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8000cd6:	e7fe      	b.n	8000cd6 <DSD0_2_IRQHandler>

08000cd8 <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8000cd8:	e7fe      	b.n	8000cd8 <DSD0_3_IRQHandler>

08000cda <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8000cda:	e7fe      	b.n	8000cda <DSD0_4_IRQHandler>

08000cdc <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8000cdc:	e7fe      	b.n	8000cdc <DSD0_5_IRQHandler>

08000cde <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8000cde:	e7fe      	b.n	8000cde <DSD0_6_IRQHandler>

08000ce0 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8000ce0:	e7fe      	b.n	8000ce0 <DSD0_7_IRQHandler>

08000ce2 <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 8000ce2:	e7fe      	b.n	8000ce2 <DAC0_0_IRQHandler>

08000ce4 <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8000ce4:	e7fe      	b.n	8000ce4 <DAC0_1_IRQHandler>

08000ce6 <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8000ce6:	e7fe      	b.n	8000ce6 <CCU40_0_IRQHandler>

08000ce8 <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8000ce8:	e7fe      	b.n	8000ce8 <CCU40_1_IRQHandler>

08000cea <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8000cea:	e7fe      	b.n	8000cea <CCU40_2_IRQHandler>

08000cec <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8000cec:	e7fe      	b.n	8000cec <CCU40_3_IRQHandler>

08000cee <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8000cee:	e7fe      	b.n	8000cee <CCU41_0_IRQHandler>

08000cf0 <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000cf0:	e7fe      	b.n	8000cf0 <CCU41_1_IRQHandler>

08000cf2 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000cf2:	e7fe      	b.n	8000cf2 <CCU41_2_IRQHandler>

08000cf4 <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8000cf4:	e7fe      	b.n	8000cf4 <CCU41_3_IRQHandler>

08000cf6 <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8000cf6:	e7fe      	b.n	8000cf6 <CCU42_0_IRQHandler>

08000cf8 <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8000cf8:	e7fe      	b.n	8000cf8 <CCU42_1_IRQHandler>

08000cfa <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8000cfa:	e7fe      	b.n	8000cfa <CCU42_2_IRQHandler>

08000cfc <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8000cfc:	e7fe      	b.n	8000cfc <CCU42_3_IRQHandler>

08000cfe <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000cfe:	e7fe      	b.n	8000cfe <CCU43_0_IRQHandler>

08000d00 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000d00:	e7fe      	b.n	8000d00 <CCU43_1_IRQHandler>

08000d02 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8000d02:	e7fe      	b.n	8000d02 <CCU43_2_IRQHandler>

08000d04 <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8000d04:	e7fe      	b.n	8000d04 <CCU43_3_IRQHandler>

08000d06 <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8000d06:	e7fe      	b.n	8000d06 <CCU80_0_IRQHandler>

08000d08 <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8000d08:	e7fe      	b.n	8000d08 <CCU80_1_IRQHandler>

08000d0a <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8000d0a:	e7fe      	b.n	8000d0a <CCU80_2_IRQHandler>

08000d0c <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8000d0c:	e7fe      	b.n	8000d0c <CCU80_3_IRQHandler>

08000d0e <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8000d0e:	e7fe      	b.n	8000d0e <CCU81_0_IRQHandler>

08000d10 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8000d10:	e7fe      	b.n	8000d10 <CCU81_1_IRQHandler>

08000d12 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000d12:	e7fe      	b.n	8000d12 <CCU81_2_IRQHandler>

08000d14 <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8000d14:	e7fe      	b.n	8000d14 <CCU81_3_IRQHandler>

08000d16 <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8000d16:	e7fe      	b.n	8000d16 <POSIF0_0_IRQHandler>

08000d18 <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8000d18:	e7fe      	b.n	8000d18 <POSIF0_1_IRQHandler>

08000d1a <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8000d1a:	e7fe      	b.n	8000d1a <POSIF1_0_IRQHandler>

08000d1c <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8000d1c:	e7fe      	b.n	8000d1c <POSIF1_1_IRQHandler>

08000d1e <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000d1e:	e7fe      	b.n	8000d1e <CAN0_0_IRQHandler>

08000d20 <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000d20:	e7fe      	b.n	8000d20 <CAN0_1_IRQHandler>

08000d22 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000d22:	e7fe      	b.n	8000d22 <CAN0_2_IRQHandler>

08000d24 <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000d24:	e7fe      	b.n	8000d24 <CAN0_3_IRQHandler>

08000d26 <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8000d26:	e7fe      	b.n	8000d26 <CAN0_4_IRQHandler>

08000d28 <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8000d28:	e7fe      	b.n	8000d28 <CAN0_5_IRQHandler>

08000d2a <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8000d2a:	e7fe      	b.n	8000d2a <CAN0_6_IRQHandler>

08000d2c <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8000d2c:	e7fe      	b.n	8000d2c <CAN0_7_IRQHandler>

08000d2e <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8000d2e:	e7fe      	b.n	8000d2e <USIC0_0_IRQHandler>

08000d30 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8000d30:	e7fe      	b.n	8000d30 <USIC0_1_IRQHandler>

08000d32 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8000d32:	e7fe      	b.n	8000d32 <USIC0_2_IRQHandler>

08000d34 <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8000d34:	e7fe      	b.n	8000d34 <USIC0_3_IRQHandler>

08000d36 <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8000d36:	e7fe      	b.n	8000d36 <USIC0_4_IRQHandler>

08000d38 <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8000d38:	e7fe      	b.n	8000d38 <USIC0_5_IRQHandler>

08000d3a <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8000d3a:	e7fe      	b.n	8000d3a <USIC1_0_IRQHandler>

08000d3c <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8000d3c:	e7fe      	b.n	8000d3c <USIC1_1_IRQHandler>

08000d3e <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000d3e:	e7fe      	b.n	8000d3e <USIC1_2_IRQHandler>

08000d40 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000d40:	e7fe      	b.n	8000d40 <USIC1_3_IRQHandler>

08000d42 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000d42:	e7fe      	b.n	8000d42 <USIC1_4_IRQHandler>

08000d44 <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000d44:	e7fe      	b.n	8000d44 <USIC1_5_IRQHandler>

08000d46 <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000d46:	e7fe      	b.n	8000d46 <USIC2_0_IRQHandler>

08000d48 <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8000d48:	e7fe      	b.n	8000d48 <USIC2_1_IRQHandler>

08000d4a <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8000d4a:	e7fe      	b.n	8000d4a <USIC2_2_IRQHandler>

08000d4c <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8000d4c:	e7fe      	b.n	8000d4c <USIC2_3_IRQHandler>

08000d4e <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8000d4e:	e7fe      	b.n	8000d4e <USIC2_4_IRQHandler>

08000d50 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8000d50:	e7fe      	b.n	8000d50 <USIC2_5_IRQHandler>

08000d52 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8000d52:	e7fe      	b.n	8000d52 <LEDTS0_0_IRQHandler>

08000d54 <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8000d54:	e7fe      	b.n	8000d54 <FCE0_0_IRQHandler>

08000d56 <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8000d56:	e7fe      	b.n	8000d56 <GPDMA0_0_IRQHandler>

08000d58 <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8000d58:	e7fe      	b.n	8000d58 <SDMMC0_0_IRQHandler>

08000d5a <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8000d5a:	e7fe      	b.n	8000d5a <USB0_0_IRQHandler>

08000d5c <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8000d5c:	e7fe      	b.n	8000d5c <ETH0_0_IRQHandler>

08000d5e <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000d5e:	e7fe      	b.n	8000d5e <GPDMA1_0_IRQHandler>
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8000d60:	f04f 0001 	mov.w	r0, #1
    BX LR
 8000d64:	4770      	bx	lr
	...

08000d68 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8000d6e:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000d72:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000d76:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000d7a:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000d7e:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8000d82:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000d86:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8000d8a:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000d8e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000d92:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000d96:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000d9a:	6952      	ldr	r2, [r2, #20]
 8000d9c:	f022 0208 	bic.w	r2, r2, #8
 8000da0:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8000da2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000da6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000daa:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000dae:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000db2:	6852      	ldr	r2, [r2, #4]
 8000db4:	f022 0201 	bic.w	r2, r2, #1
 8000db8:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8000dba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dbe:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000dc2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000dc6:	f103 0314 	add.w	r3, r3, #20
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	f023 030f 	bic.w	r3, r3, #15
 8000dd4:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	f043 0303 	orr.w	r3, r3, #3
 8000ddc:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8000dde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000de2:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000de6:	687a      	ldr	r2, [r7, #4]
 8000de8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000dec:	f103 0314 	add.w	r3, r3, #20
 8000df0:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8000df2:	f000 f8ab 	bl	8000f4c <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8000df6:	f000 f805 	bl	8000e04 <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8000dfa:	f107 0708 	add.w	r7, r7, #8
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop

08000e04 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b085      	sub	sp, #20
 8000e08:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8000e0a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000e0e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e12:	68db      	ldr	r3, [r3, #12]
 8000e14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e18:	f040 8089 	bne.w	8000f2e <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8000e1c:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e20:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f003 0304 	and.w	r3, r3, #4
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	f000 8088 	beq.w	8000f40 <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8000e30:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e34:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e38:	689b      	ldr	r3, [r3, #8]
 8000e3a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000e3e:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8000e42:	f103 0301 	add.w	r3, r3, #1
 8000e46:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8000e48:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e4c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e50:	689b      	ldr	r3, [r3, #8]
 8000e52:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000e56:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8000e5a:	f103 0301 	add.w	r3, r3, #1
 8000e5e:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8000e60:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e64:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e68:	689b      	ldr	r3, [r3, #8]
 8000e6a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000e6e:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000e72:	f103 0301 	add.w	r3, r3, #1
 8000e76:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8000e78:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e7c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e80:	68db      	ldr	r3, [r3, #12]
 8000e82:	f003 0301 	and.w	r3, r3, #1
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d028      	beq.n	8000edc <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 8000e8a:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8000e8e:	f2c0 136e 	movt	r3, #366	; 0x16e
 8000e92:	68fa      	ldr	r2, [r7, #12]
 8000e94:	fbb3 f3f2 	udiv	r3, r3, r2
 8000e98:	68ba      	ldr	r2, [r7, #8]
 8000e9a:	fb02 f303 	mul.w	r3, r2, r3
 8000e9e:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000ea0:	683a      	ldr	r2, [r7, #0]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	fbb2 f2f3 	udiv	r2, r2, r3
 8000ea8:	f240 0310 	movw	r3, #16
 8000eac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000eb0:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000eb2:	f240 0310 	movw	r3, #16
 8000eb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000ec0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ec4:	68db      	ldr	r3, [r3, #12]
 8000ec6:	b2db      	uxtb	r3, r3
 8000ec8:	f103 0301 	add.w	r3, r3, #1
 8000ecc:	fbb2 f2f3 	udiv	r2, r2, r3
 8000ed0:	f240 0310 	movw	r3, #16
 8000ed4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ed8:	601a      	str	r2, [r3, #0]
 8000eda:	e031      	b.n	8000f40 <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8000edc:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8000ee0:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8000ee4:	68fa      	ldr	r2, [r7, #12]
 8000ee6:	fbb3 f3f2 	udiv	r3, r3, r2
 8000eea:	68ba      	ldr	r2, [r7, #8]
 8000eec:	fb02 f303 	mul.w	r3, r2, r3
 8000ef0:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000ef2:	683a      	ldr	r2, [r7, #0]
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	fbb2 f2f3 	udiv	r2, r2, r3
 8000efa:	f240 0310 	movw	r3, #16
 8000efe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f02:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000f04:	f240 0310 	movw	r3, #16
 8000f08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000f12:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f16:	68db      	ldr	r3, [r3, #12]
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	f103 0301 	add.w	r3, r3, #1
 8000f1e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000f22:	f240 0310 	movw	r3, #16
 8000f26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f2a:	601a      	str	r2, [r3, #0]
 8000f2c:	e008      	b.n	8000f40 <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8000f2e:	f240 0310 	movw	r3, #16
 8000f32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f36:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 8000f3a:	f2c0 126e 	movt	r2, #366	; 0x16e
 8000f3e:	601a      	str	r2, [r3, #0]
}


}
 8000f40:	f107 0714 	add.w	r7, r7, #20
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bc80      	pop	{r7}
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop

08000f4c <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8000f52:	f002 fc8d 	bl	8003870 <AllowPLLInitByStartup>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	f000 8255 	beq.w	8001408 <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 8000f5e:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f62:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f66:	685a      	ldr	r2, [r3, #4]
 8000f68:	f04f 0302 	mov.w	r3, #2
 8000f6c:	f2c0 0301 	movt	r3, #1
 8000f70:	4013      	ands	r3, r2
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d00d      	beq.n	8000f92 <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000f76:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f7a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f7e:	f244 7210 	movw	r2, #18192	; 0x4710
 8000f82:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f86:	6852      	ldr	r2, [r2, #4]
 8000f88:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000f8c:	f022 0202 	bic.w	r2, r2, #2
 8000f90:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 8000f92:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000f96:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d072      	beq.n	800108a <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 8000fa4:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000fa8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fac:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000fb0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000fb4:	6852      	ldr	r2, [r2, #4]
 8000fb6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000fba:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8000fbc:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000fc0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fc4:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000fc8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000fcc:	6852      	ldr	r2, [r2, #4]
 8000fce:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000fd2:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8000fd4:	f244 7310 	movw	r3, #18192	; 0x4710
 8000fd8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fdc:	f244 7210 	movw	r2, #18192	; 0x4710
 8000fe0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000fe4:	68d2      	ldr	r2, [r2, #12]
 8000fe6:	f022 0201 	bic.w	r2, r2, #1
 8000fea:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8000fec:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ff0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ff4:	f244 7210 	movw	r2, #18192	; 0x4710
 8000ff8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ffc:	6852      	ldr	r2, [r2, #4]
 8000ffe:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001002:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8001004:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001008:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800100c:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8001010:	f2c0 024c 	movt	r2, #76	; 0x4c
 8001014:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8001016:	f24e 0310 	movw	r3, #57360	; 0xe010
 800101a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800101e:	f04f 0200 	mov.w	r2, #0
 8001022:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001024:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001028:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800102c:	f04f 0205 	mov.w	r2, #5
 8001030:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8001032:	f244 7310 	movw	r3, #18192	; 0x4710
 8001036:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8001040:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8001044:	d008      	beq.n	8001058 <SystemClockSetup+0x10c>
 8001046:	f24e 0310 	movw	r3, #57360	; 0xe010
 800104a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800104e:	689a      	ldr	r2, [r3, #8]
 8001050:	f240 13f3 	movw	r3, #499	; 0x1f3
 8001054:	429a      	cmp	r2, r3
 8001056:	d8ec      	bhi.n	8001032 <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8001058:	f24e 0310 	movw	r3, #57360	; 0xe010
 800105c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001060:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001064:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001068:	6812      	ldr	r2, [r2, #0]
 800106a:	f022 0201 	bic.w	r2, r2, #1
 800106e:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 8001070:	f244 7310 	movw	r3, #18192	; 0x4710
 8001074:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f403 7360 	and.w	r3, r3, #896	; 0x380
 800107e:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8001082:	d002      	beq.n	800108a <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 8001084:	f04f 0300 	mov.w	r3, #0
 8001088:	e1c0      	b.n	800140c <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 800108a:	f244 7310 	movw	r3, #18192	; 0x4710
 800108e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f003 0304 	and.w	r3, r3, #4
 8001098:	2b00      	cmp	r3, #0
 800109a:	f040 81b5 	bne.w	8001408 <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 800109e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80010a2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80010a6:	68db      	ldr	r3, [r3, #12]
 80010a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d00b      	beq.n	80010c8 <SystemClockSetup+0x17c>
 80010b0:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80010b4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80010b8:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 80010bc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80010c0:	68d2      	ldr	r2, [r2, #12]
 80010c2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80010c6:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 80010c8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80010cc:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80010d0:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 80010d2:	687a      	ldr	r2, [r7, #4]
 80010d4:	f649 7381 	movw	r3, #40833	; 0x9f81
 80010d8:	f2c1 635e 	movt	r3, #5726	; 0x165e
 80010dc:	fba3 1302 	umull	r1, r3, r3, r2
 80010e0:	ea4f 5353 	mov.w	r3, r3, lsr #21
 80010e4:	f103 33ff 	add.w	r3, r3, #4294967295
 80010e8:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 80010ea:	f244 7310 	movw	r3, #18192	; 0x4710
 80010ee:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80010f2:	f244 7210 	movw	r2, #18192	; 0x4710
 80010f6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80010fa:	6852      	ldr	r2, [r2, #4]
 80010fc:	f042 0201 	orr.w	r2, r2, #1
 8001100:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8001102:	f244 7310 	movw	r3, #18192	; 0x4710
 8001106:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800110a:	f244 7210 	movw	r2, #18192	; 0x4710
 800110e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001112:	6852      	ldr	r2, [r2, #4]
 8001114:	f042 0210 	orr.w	r2, r2, #16
 8001118:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800111a:	f244 7210 	movw	r2, #18192	; 0x4710
 800111e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8001128:	f644 7301 	movw	r3, #20225	; 0x4f01
 800112c:	f2c0 1300 	movt	r3, #256	; 0x100
 8001130:	430b      	orrs	r3, r1
 8001132:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8001134:	f244 7310 	movw	r3, #18192	; 0x4710
 8001138:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800113c:	f244 7210 	movw	r2, #18192	; 0x4710
 8001140:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001144:	6852      	ldr	r2, [r2, #4]
 8001146:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800114a:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 800114c:	f244 7310 	movw	r3, #18192	; 0x4710
 8001150:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001154:	f244 7210 	movw	r2, #18192	; 0x4710
 8001158:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800115c:	6852      	ldr	r2, [r2, #4]
 800115e:	f022 0210 	bic.w	r2, r2, #16
 8001162:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8001164:	f244 7310 	movw	r3, #18192	; 0x4710
 8001168:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800116c:	f244 7210 	movw	r2, #18192	; 0x4710
 8001170:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001174:	6852      	ldr	r2, [r2, #4]
 8001176:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800117a:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 800117c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001180:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001184:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8001188:	f2c0 024c 	movt	r2, #76	; 0x4c
 800118c:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800118e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001192:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001196:	f04f 0200 	mov.w	r2, #0
 800119a:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800119c:	f24e 0310 	movw	r3, #57360	; 0xe010
 80011a0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011a4:	f04f 0205 	mov.w	r2, #5
 80011a8:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 80011aa:	bf00      	nop
 80011ac:	f244 7310 	movw	r3, #18192	; 0x4710
 80011b0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f003 0304 	and.w	r3, r3, #4
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d108      	bne.n	80011d0 <SystemClockSetup+0x284>
 80011be:	f24e 0310 	movw	r3, #57360	; 0xe010
 80011c2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011c6:	689a      	ldr	r2, [r3, #8]
 80011c8:	f240 13f3 	movw	r3, #499	; 0x1f3
 80011cc:	429a      	cmp	r2, r3
 80011ce:	d8ed      	bhi.n	80011ac <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80011d0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80011d4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011d8:	f24e 0210 	movw	r2, #57360	; 0xe010
 80011dc:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80011e0:	6812      	ldr	r2, [r2, #0]
 80011e2:	f022 0201 	bic.w	r2, r2, #1
 80011e6:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 80011e8:	f244 7310 	movw	r3, #18192	; 0x4710
 80011ec:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f003 0304 	and.w	r3, r3, #4
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d04e      	beq.n	8001298 <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 80011fa:	f244 7310 	movw	r3, #18192	; 0x4710
 80011fe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001202:	f244 7210 	movw	r2, #18192	; 0x4710
 8001206:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800120a:	6852      	ldr	r2, [r2, #4]
 800120c:	f022 0201 	bic.w	r2, r2, #1
 8001210:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 8001212:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8001216:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800121a:	f04f 0200 	mov.w	r2, #0
 800121e:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 8001220:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8001224:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001228:	f04f 0200 	mov.w	r2, #0
 800122c:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 800122e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8001232:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001236:	f04f 0200 	mov.w	r2, #0
 800123a:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 800123c:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8001240:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001244:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8001248:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800124c:	68d2      	ldr	r2, [r2, #12]
 800124e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001252:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8001254:	f244 7310 	movw	r3, #18192	; 0x4710
 8001258:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800125c:	f244 7210 	movw	r2, #18192	; 0x4710
 8001260:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001264:	6852      	ldr	r2, [r2, #4]
 8001266:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800126a:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 800126c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001270:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001274:	f240 5245 	movw	r2, #1349	; 0x545
 8001278:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800127a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800127e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001282:	f04f 0200 	mov.w	r2, #0
 8001286:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001288:	f24e 0310 	movw	r3, #57360	; 0xe010
 800128c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001290:	f04f 0205 	mov.w	r2, #5
 8001294:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8001296:	e002      	b.n	800129e <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 8001298:	f04f 0300 	mov.w	r3, #0
 800129c:	e0b6      	b.n	800140c <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800129e:	f24e 0310 	movw	r3, #57360	; 0xe010
 80012a2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80012a6:	689b      	ldr	r3, [r3, #8]
 80012a8:	2b63      	cmp	r3, #99	; 0x63
 80012aa:	d8f8      	bhi.n	800129e <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80012ac:	f24e 0310 	movw	r3, #57360	; 0xe010
 80012b0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80012b4:	f24e 0210 	movw	r2, #57360	; 0xe010
 80012b8:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80012bc:	6812      	ldr	r2, [r2, #0]
 80012be:	f022 0201 	bic.w	r2, r2, #1
 80012c2:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 80012c4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80012c8:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80012cc:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	ea4f 2213 	mov.w	r2, r3, lsr #8
 80012d4:	f245 43c7 	movw	r3, #21703	; 0x54c7
 80012d8:	f2c0 131e 	movt	r3, #286	; 0x11e
 80012dc:	fba3 1302 	umull	r1, r3, r3, r2
 80012e0:	ea4f 2393 	mov.w	r3, r3, lsr #10
 80012e4:	f103 33ff 	add.w	r3, r3, #4294967295
 80012e8:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80012ea:	f244 7210 	movw	r2, #18192	; 0x4710
 80012ee:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80012f8:	f644 7301 	movw	r3, #20225	; 0x4f01
 80012fc:	f2c0 1300 	movt	r3, #256	; 0x100
 8001300:	430b      	orrs	r3, r1
 8001302:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8001304:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001308:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800130c:	f640 421b 	movw	r2, #3099	; 0xc1b
 8001310:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8001312:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001316:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800131a:	f04f 0200 	mov.w	r2, #0
 800131e:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001320:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001324:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001328:	f04f 0205 	mov.w	r2, #5
 800132c:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800132e:	bf00      	nop
 8001330:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001334:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001338:	689b      	ldr	r3, [r3, #8]
 800133a:	2b63      	cmp	r3, #99	; 0x63
 800133c:	d8f8      	bhi.n	8001330 <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 800133e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001342:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001346:	f24e 0210 	movw	r2, #57360	; 0xe010
 800134a:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800134e:	6812      	ldr	r2, [r2, #0]
 8001350:	f022 0201 	bic.w	r2, r2, #1
 8001354:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8001356:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800135a:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 800135e:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 8001366:	f24e 332f 	movw	r3, #58159	; 0xe32f
 800136a:	f2c0 03be 	movt	r3, #190	; 0xbe
 800136e:	fba3 1302 	umull	r1, r3, r3, r2
 8001372:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8001376:	f103 33ff 	add.w	r3, r3, #4294967295
 800137a:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800137c:	f244 7210 	movw	r2, #18192	; 0x4710
 8001380:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	ea4f 4103 	mov.w	r1, r3, lsl #16
 800138a:	f644 7301 	movw	r3, #20225	; 0x4f01
 800138e:	f2c0 1300 	movt	r3, #256	; 0x100
 8001392:	430b      	orrs	r3, r1
 8001394:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8001396:	f24e 0310 	movw	r3, #57360	; 0xe010
 800139a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800139e:	f241 3223 	movw	r2, #4899	; 0x1323
 80013a2:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80013a4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80013a8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80013ac:	f04f 0200 	mov.w	r2, #0
 80013b0:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013b2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80013b6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80013ba:	f04f 0205 	mov.w	r2, #5
 80013be:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80013c0:	bf00      	nop
 80013c2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80013c6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80013ca:	689b      	ldr	r3, [r3, #8]
 80013cc:	2b63      	cmp	r3, #99	; 0x63
 80013ce:	d8f8      	bhi.n	80013c2 <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80013d0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80013d4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80013d8:	f24e 0210 	movw	r2, #57360	; 0xe010
 80013dc:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80013e0:	6812      	ldr	r2, [r2, #0]
 80013e2:	f022 0201 	bic.w	r2, r2, #1
 80013e6:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80013e8:	f244 7310 	movw	r3, #18192	; 0x4710
 80013ec:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80013f0:	f644 7201 	movw	r2, #20225	; 0x4f01
 80013f4:	f2c0 1203 	movt	r2, #259	; 0x103
 80013f8:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 80013fa:	f244 1360 	movw	r3, #16736	; 0x4160
 80013fe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001402:	f04f 0205 	mov.w	r2, #5
 8001406:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 8001408:	f04f 0301 	mov.w	r3, #1

}
 800140c:	4618      	mov	r0, r3
 800140e:	f107 0708 	add.w	r7, r7, #8
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop

08001418 <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
 8001418:	b480      	push	{r7}
 800141a:	b085      	sub	sp, #20
 800141c:	af00      	add	r7, sp, #0
 800141e:	60f8      	str	r0, [r7, #12]
 8001420:	60b9      	str	r1, [r7, #8]
 8001422:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
 8001424:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001428:	4618      	mov	r0, r3
 800142a:	f107 0714 	add.w	r7, r7, #20
 800142e:	46bd      	mov	sp, r7
 8001430:	bc80      	pop	{r7}
 8001432:	4770      	bx	lr

08001434 <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 8001434:	b480      	push	{r7}
 8001436:	b085      	sub	sp, #20
 8001438:	af00      	add	r7, sp, #0
 800143a:	60f8      	str	r0, [r7, #12]
 800143c:	60b9      	str	r1, [r7, #8]
 800143e:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 8001440:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001444:	4618      	mov	r0, r3
 8001446:	f107 0714 	add.w	r7, r7, #20
 800144a:	46bd      	mov	sp, r7
 800144c:	bc80      	pop	{r7}
 800144e:	4770      	bx	lr

08001450 <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001450:	b480      	push	{r7}
 8001452:	b085      	sub	sp, #20
 8001454:	af00      	add	r7, sp, #0
 8001456:	60f8      	str	r0, [r7, #12]
 8001458:	60b9      	str	r1, [r7, #8]
 800145a:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 800145c:	f04f 0300 	mov.w	r3, #0
}
 8001460:	4618      	mov	r0, r3
 8001462:	f107 0714 	add.w	r7, r7, #20
 8001466:	46bd      	mov	sp, r7
 8001468:	bc80      	pop	{r7}
 800146a:	4770      	bx	lr

0800146c <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
 800146c:	b480      	push	{r7}
 800146e:	b085      	sub	sp, #20
 8001470:	af00      	add	r7, sp, #0
 8001472:	60f8      	str	r0, [r7, #12]
 8001474:	60b9      	str	r1, [r7, #8]
 8001476:	607a      	str	r2, [r7, #4]
 return -1;
 8001478:	f04f 33ff 	mov.w	r3, #4294967295
}
 800147c:	4618      	mov	r0, r3
 800147e:	f107 0714 	add.w	r7, r7, #20
 8001482:	46bd      	mov	sp, r7
 8001484:	bc80      	pop	{r7}
 8001486:	4770      	bx	lr

08001488 <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
 return -1;
 800148c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001490:	4618      	mov	r0, r3
 8001492:	46bd      	mov	sp, r7
 8001494:	bc80      	pop	{r7}
 8001496:	4770      	bx	lr

08001498 <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 8001498:	b480      	push	{r7}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
 80014a0:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d002      	beq.n	80014ae <_fstat+0x16>
  return -1;
 80014a8:	f04f 33ff 	mov.w	r3, #4294967295
 80014ac:	e001      	b.n	80014b2 <_fstat+0x1a>
 else
  return -2;
 80014ae:	f06f 0301 	mvn.w	r3, #1
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	f107 070c 	add.w	r7, r7, #12
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bc80      	pop	{r7}
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop

080014c0 <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	6039      	str	r1, [r7, #0]
 if (old == new)
 80014ca:	687a      	ldr	r2, [r7, #4]
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d102      	bne.n	80014d8 <_link+0x18>
  return -1;
 80014d2:	f04f 33ff 	mov.w	r3, #4294967295
 80014d6:	e001      	b.n	80014dc <_link+0x1c>
 else
  return -2;
 80014d8:	f06f 0301 	mvn.w	r3, #1
}
 80014dc:	4618      	mov	r0, r3
 80014de:	f107 070c 	add.w	r7, r7, #12
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bc80      	pop	{r7}
 80014e6:	4770      	bx	lr

080014e8 <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 return -1;
 80014f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	f107 070c 	add.w	r7, r7, #12
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bc80      	pop	{r7}
 80014fe:	4770      	bx	lr

08001500 <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 8001500:	b480      	push	{r7}
 8001502:	b087      	sub	sp, #28
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 8001508:	f64e 7374 	movw	r3, #61300	; 0xef74
 800150c:	f2c0 0300 	movt	r3, #0
 8001510:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 8001512:	f640 0378 	movw	r3, #2168	; 0x878
 8001516:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d114      	bne.n	800154a <_sbrk+0x4a>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 8001520:	f640 0378 	movw	r3, #2168	; 0x878
 8001524:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001528:	f241 028c 	movw	r2, #4236	; 0x108c
 800152c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001530:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 8001532:	f640 0378 	movw	r3, #2168	; 0x878
 8001536:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800153a:	681a      	ldr	r2, [r3, #0]
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	18d2      	adds	r2, r2, r3
 8001540:	f640 037c 	movw	r3, #2172	; 0x87c
 8001544:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001548:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 800154a:	f640 0378 	movw	r3, #2168	; 0x878
 800154e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8001556:	f640 0378 	movw	r3, #2168	; 0x878
 800155a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	461a      	mov	r2, r3
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	18d3      	adds	r3, r2, r3
 8001566:	f103 0307 	add.w	r3, r3, #7
                                          & 0xFFFFFFF8);
 800156a:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 800156e:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 8001570:	f640 037c 	movw	r3, #2172	; 0x87c
 8001574:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	68fa      	ldr	r2, [r7, #12]
 800157c:	429a      	cmp	r2, r3
 800157e:	d302      	bcc.n	8001586 <_sbrk+0x86>
  return ((unsigned char *)NULL);
 8001580:	f04f 0300 	mov.w	r3, #0
 8001584:	e006      	b.n	8001594 <_sbrk+0x94>
 else
 {
  heap = NextBreak;
 8001586:	f640 0378 	movw	r3, #2168	; 0x878
 800158a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800158e:	68fa      	ldr	r2, [r7, #12]
 8001590:	601a      	str	r2, [r3, #0]
  return CurrBreak;
 8001592:	693b      	ldr	r3, [r7, #16]
 }
}
 8001594:	4618      	mov	r0, r3
 8001596:	f107 071c 	add.w	r7, r7, #28
 800159a:	46bd      	mov	sp, r7
 800159c:	bc80      	pop	{r7}
 800159e:	4770      	bx	lr

080015a0 <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 return -1;
 80015a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	f107 070c 	add.w	r7, r7, #12
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bc80      	pop	{r7}
 80015b6:	4770      	bx	lr

080015b8 <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 return -1;
 80015c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	f107 070c 	add.w	r7, r7, #12
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bc80      	pop	{r7}
 80015ce:	4770      	bx	lr

080015d0 <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
 80015da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015de:	4618      	mov	r0, r3
 80015e0:	f107 070c 	add.w	r7, r7, #12
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bc80      	pop	{r7}
 80015e8:	4770      	bx	lr
 80015ea:	bf00      	nop

080015ec <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
 return -1;
 80015f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bc80      	pop	{r7}
 80015fa:	4770      	bx	lr

080015fc <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
 return -1;
 8001600:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001604:	4618      	mov	r0, r3
 8001606:	46bd      	mov	sp, r7
 8001608:	bc80      	pop	{r7}
 800160a:	4770      	bx	lr

0800160c <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
 8001614:	e7fe      	b.n	8001614 <_exit+0x8>
 8001616:	bf00      	nop

08001618 <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
 800161c:	46bd      	mov	sp, r7
 800161e:	bc80      	pop	{r7}
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop

08001624 <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 800162c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001630:	4618      	mov	r0, r3
 8001632:	f107 070c 	add.w	r7, r7, #12
 8001636:	46bd      	mov	sp, r7
 8001638:	bc80      	pop	{r7}
 800163a:	4770      	bx	lr

0800163c <UART001_lInit>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lInit (const UART001_HandleType* Handle)
{
 800163c:	b480      	push	{r7}
 800163e:	b085      	sub	sp, #20
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	60fb      	str	r3, [r7, #12]
 
  /** UART initialisation  */

  /* Disable UART mode before configuring all USIC registers to avoid 
   * unintended edges */ 
  UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk))); 
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164e:	f023 0202 	bic.w	r2, r3, #2
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable the USIC Channel */
  UartRegs->KSCFG |= ((((uint32_t)MASK_ONE  & USIC_CH_KSCFG_MODEN_Msk)) | \
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	68db      	ldr	r3, [r3, #12]
 800165a:	f043 0203 	orr.w	r2, r3, #3
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	60da      	str	r2, [r3, #12]
                         USIC_CH_KSCFG_BPMODEN_Msk)); 
   
  /* Configuration of USIC Channel Fractional Divider */

  /* Fractional divider mode selected */
  UartRegs->FDR |= (((uint32_t)SHIFT_TWO << USIC_CH_FDR_DM_Pos) \
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	691b      	ldr	r3, [r3, #16]
 8001666:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	611a      	str	r2, [r3, #16]
                                                     & USIC_CH_FDR_DM_Msk);
  
  /* Step value */
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	691a      	ldr	r2, [r3, #16]
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001676:	ea4f 5383 	mov.w	r3, r3, lsl #22
 800167a:	ea4f 5393 	mov.w	r3, r3, lsr #22
 800167e:	431a      	orrs	r2, r3
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	611a      	str	r2, [r3, #16]
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	695a      	ldr	r2, [r3, #20]
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800168e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001692:	f403 7140 	and.w	r1, r3, #768	; 0x300
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800169a:	ea4f 2383 	mov.w	r3, r3, lsl #10
 800169e:	f403 43f8 	and.w	r3, r3, #31744	; 0x7c00
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
 80016a2:	4319      	orrs	r1, r3
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_PDIV) << USIC_CH_BRG_PDIV_Pos) &  \
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016a8:	ea4f 4003 	mov.w	r0, r3, lsl #16
 80016ac:	f04f 0300 	mov.w	r3, #0
 80016b0:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 80016b4:	4003      	ands	r3, r0
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
 80016b6:	430b      	orrs	r3, r1
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 80016b8:	431a      	orrs	r2, r3
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	615a      	str	r2, [r3, #20]
  /* Configuration of USIC Shift Control */
  
  /* Transmit/Receive LSB first is selected  */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016c2:	f443 7281 	orr.w	r2, r3, #258	; 0x102
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	635a      	str	r2, [r3, #52]	; 0x34
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	8b9b      	ldrh	r3, [r3, #28]
 80016d2:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80016d6:	f403 117c 	and.w	r1, r3, #4128768	; 0x3f0000
                      USIC_CH_SCTR_FLE_Msk ) | \
                     (((uint32_t)Handle->DataBits  << USIC_CH_SCTR_WLE_Pos) & \
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	8b9b      	ldrh	r3, [r3, #28]
 80016de:	ea4f 6303 	mov.w	r3, r3, lsl #24
 80016e2:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
                      USIC_CH_SCTR_FLE_Msk ) | \
 80016e6:	430b      	orrs	r3, r1
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 80016e8:	431a      	orrs	r2, r3
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	635a      	str	r2, [r3, #52]	; 0x34
       
  /* Configuration of USIC Transmit Control/Status Register */ 
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */
	
  UartRegs->TCSR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_TCSR_TDEN_Pos) & \
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016f2:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	639a      	str	r2, [r3, #56]	; 0x38
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	7d5b      	ldrb	r3, [r3, #21]
 8001702:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001706:	f003 0102 	and.w	r1, r3, #2
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800170e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001712:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
 8001716:	430b      	orrs	r3, r1
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 8001718:	4313      	orrs	r3, r2
 800171a:	f043 0201 	orr.w	r2, r3, #1
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	63da      	str	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
    USIC_CH_PCR_ASCMode_SP_Msk));
      
  if(Handle->RecvNoiseEn)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001728:	2b00      	cmp	r3, #0
 800172a:	d005      	beq.n	8001738 <UART001_lInit+0xfc>
  {
   	/* Enable Receiver Noise Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR5_Pos) & \
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001730:	f043 0220 	orr.w	r2, r3, #32
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	  USIC_CH_PCR_CTR5_Msk); 
  }
  
  if(Handle->FormatErrEn)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800173e:	2b00      	cmp	r3, #0
 8001740:	d005      	beq.n	800174e <UART001_lInit+0x112>
  {
   	/* Enable Format Error Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR6_Pos) & \
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001746:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	                             USIC_CH_PCR_CTR6_Msk); 
  }
  
  if(Handle->FrameFinEn)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8001754:	2b00      	cmp	r3, #0
 8001756:	d005      	beq.n	8001764 <UART001_lInit+0x128>
  {
   	/* Enable Frame Finished Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR7_Pos) & \
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800175c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	63da      	str	r2, [r3, #60]	; 0x3c
		  	                                   	  	 USIC_CH_PCR_CTR7_Msk); 
  } 
  
  if (Handle->TxFifoEn)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	7f9b      	ldrb	r3, [r3, #30]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d00e      	beq.n	800178a <UART001_lInit+0x14e>
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001778:	ea4f 2303 	mov.w	r3, r3, lsl #8
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
 800177c:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  } 
  
  if (Handle->TxFifoEn)
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 8001780:	431a      	orrs	r2, r3
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 8001788:	e005      	b.n	8001796 <UART001_lInit+0x15a>
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
  }
  else
  {
	  /* TBIF is set to simplify polling*/
	  UartRegs->PSR_ASCMode |= (((uint32_t)SHIFT_ONE  << USIC_CH_PSR_TBIF_Pos) & \
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800178e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	649a      	str	r2, [r3, #72]	; 0x48
	 		  (uint32_t)USIC_CH_PSR_TBIF_Msk);
  }
  
  if (Handle->RxFifoEn)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	7fdb      	ldrb	r3, [r3, #31]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d00f      	beq.n	80017be <UART001_lInit+0x182>
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80017aa:	ea4f 2303 	mov.w	r3, r3, lsl #8
						   USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk) | \
 80017ae:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  }
  
  if (Handle->RxFifoEn)
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 80017b2:	4313      	orrs	r3, r2
 80017b4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	7d9b      	ldrb	r3, [r3, #22]
 80017c6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80017ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 80017ce:	4313      	orrs	r3, r2
 80017d0:	f043 0202 	orr.w	r2, r3, #2
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	641a      	str	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
                     USIC_CH_CCR_PM_Msk));

}
 80017d8:	f107 0714 	add.w	r7, r7, #20
 80017dc:	46bd      	mov	sp, r7
 80017de:	bc80      	pop	{r7}
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop

080017e4 <UART001_lConfigTXPin>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b085      	sub	sp, #20
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	687a      	ldr	r2, [r7, #4]
 80017f2:	6852      	ldr	r2, [r2, #4]
 80017f4:	6851      	ldr	r1, [r2, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
 80017f6:	687a      	ldr	r2, [r7, #4]
 80017f8:	7a12      	ldrb	r2, [r2, #8]
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 80017fa:	f04f 0001 	mov.w	r0, #1
 80017fe:	fa00 f202 	lsl.w	r2, r0, r2
 8001802:	430a      	orrs	r2, r1
 8001804:	605a      	str	r2, [r3, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
     
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	7a1b      	ldrb	r3, [r3, #8]
 800180a:	60fb      	str	r3, [r7, #12]

    if (FIRST_NIBBLE > TempPortPin)
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	2b03      	cmp	r3, #3
 8001810:	d810      	bhi.n	8001834 <UART001_lConfigTXPin+0x50>
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	687a      	ldr	r2, [r7, #4]
 8001818:	6852      	ldr	r2, [r2, #4]
 800181a:	6911      	ldr	r1, [r2, #16]
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 800181c:	68fa      	ldr	r2, [r7, #12]
 800181e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8001822:	f102 0203 	add.w	r2, r2, #3
 8001826:	f04f 0018 	mov.w	r0, #24
 800182a:	fa00 f202 	lsl.w	r2, r0, r2
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 800182e:	430a      	orrs	r2, r1
 8001830:	611a      	str	r2, [r3, #16]
 8001832:	e04f      	b.n	80018d4 <UART001_lConfigTXPin+0xf0>
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	2b03      	cmp	r3, #3
 8001838:	d917      	bls.n	800186a <UART001_lConfigTXPin+0x86>
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	2b07      	cmp	r3, #7
 800183e:	d814      	bhi.n	800186a <UART001_lConfigTXPin+0x86>
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	f1a3 0304 	sub.w	r3, r3, #4
 8001846:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	687a      	ldr	r2, [r7, #4]
 800184e:	6852      	ldr	r2, [r2, #4]
 8001850:	6951      	ldr	r1, [r2, #20]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8001852:	68fa      	ldr	r2, [r7, #12]
 8001854:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8001858:	f102 0203 	add.w	r2, r2, #3
 800185c:	f04f 0018 	mov.w	r0, #24
 8001860:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 8001864:	430a      	orrs	r2, r1
 8001866:	615a      	str	r2, [r3, #20]
 8001868:	e034      	b.n	80018d4 <UART001_lConfigTXPin+0xf0>
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	2b07      	cmp	r3, #7
 800186e:	d917      	bls.n	80018a0 <UART001_lConfigTXPin+0xbc>
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	2b0b      	cmp	r3, #11
 8001874:	d814      	bhi.n	80018a0 <UART001_lConfigTXPin+0xbc>
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	f1a3 0308 	sub.w	r3, r3, #8
 800187c:	60fb      	str	r3, [r7, #12]
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	687a      	ldr	r2, [r7, #4]
 8001884:	6852      	ldr	r2, [r2, #4]
 8001886:	6991      	ldr	r1, [r2, #24]
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8001888:	68fa      	ldr	r2, [r7, #12]
 800188a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 800188e:	f102 0203 	add.w	r2, r2, #3
 8001892:	f04f 0018 	mov.w	r0, #24
 8001896:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 800189a:	430a      	orrs	r2, r1
 800189c:	619a      	str	r2, [r3, #24]
 800189e:	e019      	b.n	80018d4 <UART001_lConfigTXPin+0xf0>
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	2b0b      	cmp	r3, #11
 80018a4:	d916      	bls.n	80018d4 <UART001_lConfigTXPin+0xf0>
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	2b0f      	cmp	r3, #15
 80018aa:	d813      	bhi.n	80018d4 <UART001_lConfigTXPin+0xf0>
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	f1a3 030c 	sub.w	r3, r3, #12
 80018b2:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	687a      	ldr	r2, [r7, #4]
 80018ba:	6852      	ldr	r2, [r2, #4]
 80018bc:	69d1      	ldr	r1, [r2, #28]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 80018be:	68fa      	ldr	r2, [r7, #12]
 80018c0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 80018c4:	f102 0203 	add.w	r2, r2, #3
 80018c8:	f04f 0018 	mov.w	r0, #24
 80018cc:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 80018d0:	430a      	orrs	r2, r1
 80018d2:	61da      	str	r2, [r3, #28]
							(TempPortPin * 8U)));
    }
	else
	{}

}
 80018d4:	f107 0714 	add.w	r7, r7, #20
 80018d8:	46bd      	mov	sp, r7
 80018da:	bc80      	pop	{r7}
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop

080018e0 <UART001_labsRealType>:
 * 				 -ve float value if Number is >= 0.0 <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
float UART001_labsRealType(float Number)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b085      	sub	sp, #20
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
   float return_value;
	if (Number < 0.0F){
 80018e8:	edd7 7a01 	vldr	s15, [r7, #4]
 80018ec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018f4:	d506      	bpl.n	8001904 <UART001_labsRealType+0x24>
		return_value = -Number;
 80018f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80018fa:	eef1 7a67 	vneg.f32	s15, s15
 80018fe:	edc7 7a03 	vstr	s15, [r7, #12]
 8001902:	e001      	b.n	8001908 <UART001_labsRealType+0x28>
	}
	else{
		return_value = Number;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	60fb      	str	r3, [r7, #12]
	}
	return return_value;
 8001908:	68fb      	ldr	r3, [r7, #12]
}
 800190a:	4618      	mov	r0, r3
 800190c:	f107 0714 	add.w	r7, r7, #20
 8001910:	46bd      	mov	sp, r7
 8001912:	bc80      	pop	{r7}
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop

08001918 <UART001_lConfigureBaudRate>:
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
void UART001_lConfigureBaudRate\
                              (uint32_t BaudRate,uint32_t* Pdiv,uint32_t* Step)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	ed2d 8b02 	vpush	{d8}
 800191e:	b0ae      	sub	sp, #184	; 0xb8
 8001920:	af00      	add	r7, sp, #0
 8001922:	60f8      	str	r0, [r7, #12]
 8001924:	60b9      	str	r1, [r7, #8]
 8001926:	607a      	str	r2, [r7, #4]
	uint32_t fdr_step = 0x00U;
 8001928:	f04f 0300 	mov.w	r3, #0
 800192c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	uint32_t brg_pdiv = 0x00U;
 8001930:	f04f 0300 	mov.w	r3, #0
 8001934:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	uint32_t divisor_in = BaudRate ;
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	/* fPB / 1024 * (Brg_dctq + 1) */
	uint32_t dividend_in = 0U;
 800193e:	f04f 0300 	mov.w	r3, #0
 8001942:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	uint32_t divisor_array[4];
	uint32_t dividend_array[4];
	uint32_t div_array[4];
	uint32_t max, frac,divisor1,divisor2,dividend1,dividend2;
	uint32_t array_count,array_count_1,array_count_2;
	uint32_t do_while_break = 0U;
 8001946:	f04f 0300 	mov.w	r3, #0
 800194a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	uint32_t temp = 0U;
 800194e:	f04f 0300 	mov.w	r3, #0
 8001952:	67fb      	str	r3, [r7, #124]	; 0x7c
	float div_factor;
	uint32_t loop_cnt;
	bool swapped;
	dividend_in = (uint32_t)((uint32_t)(UART001_CLOCK * 1000000)/ \
 8001954:	f642 53c6 	movw	r3, #11718	; 0x2dc6
 8001958:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
                    	(UART001_MAX_VALUE * UART001_DCTQ_VALUE)); 
	/* swap if divisor_in/dividend_in > max_divisor/max_dividend */
	div_factor = (float) divisor_in/(float) dividend_in;
 800195c:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8001960:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001964:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8001968:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800196c:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8001970:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	if ( div_factor > 1.0F)
 8001974:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8001978:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 800197c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001980:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001984:	dd12      	ble.n	80019ac <UART001_lConfigureBaudRate+0x94>
	{
		max = UART001_MAX_VALUE;
 8001986:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800198a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		swapped = 1U;
 800198e:	f04f 0301 	mov.w	r3, #1
 8001992:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		temp = divisor_in;
 8001996:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800199a:	67fb      	str	r3, [r7, #124]	; 0x7c
		divisor_in = dividend_in;
 800199c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80019a0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		dividend_in = temp;
 80019a4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80019a6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80019aa:	e007      	b.n	80019bc <UART001_lConfigureBaudRate+0xa4>
	}
	else
	{
		swapped = 0U;
 80019ac:	f04f 0300 	mov.w	r3, #0
 80019b0:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		max = UART001_MAX_VALUE;
 80019b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019b8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	}
	/*Init parameters*/
	loop_cnt = 0U;
 80019bc:	f04f 0300 	mov.w	r3, #0
 80019c0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	array_count = 0U;
 80019c4:	f04f 0300 	mov.w	r3, #0
 80019c8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	array_count_1 = 0U;
 80019cc:	f04f 0300 	mov.w	r3, #0
 80019d0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	divisor[0] = divisor_in;
 80019d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80019d8:	663b      	str	r3, [r7, #96]	; 0x60
	remainder[0] = dividend_in;
 80019da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80019de:	643b      	str	r3, [r7, #64]	; 0x40
	divisor_array[0] = 1U;
 80019e0:	f04f 0301 	mov.w	r3, #1
 80019e4:	633b      	str	r3, [r7, #48]	; 0x30
	dividend_array[0] = 0U;
 80019e6:	f04f 0300 	mov.w	r3, #0
 80019ea:	623b      	str	r3, [r7, #32]
	do {
			++loop_cnt;
 80019ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80019f0:	f103 0301 	add.w	r3, r3, #1
 80019f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			array_count_2 = array_count_1; /* on first loop is not used */
 80019f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80019fc:	677b      	str	r3, [r7, #116]	; 0x74
			array_count_1 = array_count;
 80019fe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001a02:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			array_count = loop_cnt % 4U;
 8001a06:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001a0a:	f003 0303 	and.w	r3, r3, #3
 8001a0e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
			dividend[array_count] = divisor[array_count_1];
 8001a12:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001a16:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001a1a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001a1e:	18cb      	adds	r3, r1, r3
 8001a20:	f853 2c58 	ldr.w	r2, [r3, #-88]
 8001a24:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001a28:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001a2c:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001a30:	18cb      	adds	r3, r1, r3
 8001a32:	f843 2c68 	str.w	r2, [r3, #-104]
			
			divisor[array_count] = remainder[array_count_1];
 8001a36:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001a3a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001a3e:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8001a42:	18d3      	adds	r3, r2, r3
 8001a44:	f853 2c78 	ldr.w	r2, [r3, #-120]
 8001a48:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001a4c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001a50:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001a54:	18cb      	adds	r3, r1, r3
 8001a56:	f843 2c58 	str.w	r2, [r3, #-88]
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
 8001a5a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001a5e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001a62:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8001a66:	18d3      	adds	r3, r2, r3
 8001a68:	f853 2c68 	ldr.w	r2, [r3, #-104]
 8001a6c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001a70:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001a74:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001a78:	18cb      	adds	r3, r1, r3
 8001a7a:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8001a7e:	fbb2 f2f3 	udiv	r2, r2, r3
			array_count = loop_cnt % 4U;
			dividend[array_count] = divisor[array_count_1];
			
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
 8001a82:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001a86:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001a8a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001a8e:	18cb      	adds	r3, r1, r3
 8001a90:	f843 2ca8 	str.w	r2, [r3, #-168]
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
			                       dividend[array_count] % divisor[array_count];
 8001a94:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001a98:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001a9c:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8001aa0:	18d3      	adds	r3, r2, r3
 8001aa2:	f853 2c68 	ldr.w	r2, [r3, #-104]
 8001aa6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001aaa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001aae:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001ab2:	18cb      	adds	r3, r1, r3
 8001ab4:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8001ab8:	fbb2 f1f3 	udiv	r1, r2, r3
 8001abc:	fb03 f301 	mul.w	r3, r3, r1
 8001ac0:	1ad2      	subs	r2, r2, r3
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
 8001ac2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001ac6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001aca:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001ace:	18cb      	adds	r3, r1, r3
 8001ad0:	f843 2c78 	str.w	r2, [r3, #-120]
			                       dividend[array_count] % divisor[array_count];
			
			/* This executed only on first loop */
			if (loop_cnt == 1U)
 8001ad4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001ad8:	2b01      	cmp	r3, #1
 8001ada:	d105      	bne.n	8001ae8 <UART001_lConfigureBaudRate+0x1d0>
			{ 
				divisor_array[1] = div_array[1];
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	637b      	str	r3, [r7, #52]	; 0x34
				dividend_array[1] = 1U;
 8001ae0:	f04f 0301 	mov.w	r3, #1
 8001ae4:	627b      	str	r3, [r7, #36]	; 0x24
 8001ae6:	e04b      	b.n	8001b80 <UART001_lConfigureBaudRate+0x268>
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 8001ae8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001aec:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001af0:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8001af4:	18d3      	adds	r3, r2, r3
 8001af6:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 8001afa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001afe:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b02:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001b06:	18cb      	adds	r3, r1, r3
 8001b08:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8001b0c:	fb03 f202 	mul.w	r2, r3, r2
				       divisor_array[array_count_2];
 8001b10:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001b12:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b16:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001b1a:	18cb      	adds	r3, r1, r3
 8001b1c:	f853 3c88 	ldr.w	r3, [r3, #-136]
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 8001b20:	18d2      	adds	r2, r2, r3
				divisor_array[1] = div_array[1];
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
 8001b22:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001b26:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b2a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001b2e:	18cb      	adds	r3, r1, r3
 8001b30:	f843 2c88 	str.w	r2, [r3, #-136]
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 8001b34:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001b38:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b3c:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8001b40:	18d3      	adds	r3, r2, r3
 8001b42:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 8001b46:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001b4a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b4e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001b52:	18cb      	adds	r3, r1, r3
 8001b54:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8001b58:	fb03 f202 	mul.w	r2, r3, r2
				       dividend_array[array_count_2];
 8001b5c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001b5e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b62:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001b66:	18cb      	adds	r3, r1, r3
 8001b68:	f853 3c98 	ldr.w	r3, [r3, #-152]
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 8001b6c:	18d2      	adds	r2, r2, r3
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
 8001b6e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001b72:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b76:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001b7a:	18cb      	adds	r3, r1, r3
 8001b7c:	f843 2c98 	str.w	r2, [r3, #-152]
				      (div_array[array_count] * dividend_array[array_count_1]) + \
				       dividend_array[array_count_2];
			}
			if (dividend_array[array_count] > max) 
 8001b80:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001b84:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b88:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8001b8c:	18d3      	adds	r3, r2, r3
 8001b8e:	f853 2c98 	ldr.w	r2, [r3, #-152]
 8001b92:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001b96:	429a      	cmp	r2, r3
 8001b98:	f240 80df 	bls.w	8001d5a <UART001_lConfigureBaudRate+0x442>
			{
				divisor1 = divisor_array[array_count_1];
 8001b9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001ba0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001ba4:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001ba8:	18cb      	adds	r3, r1, r3
 8001baa:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8001bae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
				dividend1 = dividend_array[array_count_1];
 8001bb2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001bb6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001bba:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8001bbe:	18d3      	adds	r3, r2, r3
 8001bc0:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8001bc4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
				frac = (max - dividend_array[array_count_2]) / \
 8001bc8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001bca:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001bce:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001bd2:	18cb      	adds	r3, r1, r3
 8001bd4:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8001bd8:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8001bdc:	1ad2      	subs	r2, r2, r3
				                               dividend_array[array_count_1];
 8001bde:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001be2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001be6:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001bea:	18cb      	adds	r3, r1, r3
 8001bec:	f853 3c98 	ldr.w	r3, [r3, #-152]
			}
			if (dividend_array[array_count] > max) 
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
 8001bf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bf4:	673b      	str	r3, [r7, #112]	; 0x70
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 8001bf6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001bfa:	f103 33ff 	add.w	r3, r3, #4294967295
 8001bfe:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001c02:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8001c06:	18d3      	adds	r3, r2, r3
 8001c08:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8001c0c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8001c0e:	fb02 f203 	mul.w	r2, r2, r3
				                                divisor_array[array_count-2U];
 8001c12:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001c16:	f1a3 0302 	sub.w	r3, r3, #2
 8001c1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001c1e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001c22:	18cb      	adds	r3, r1, r3
 8001c24:	f853 3c88 	ldr.w	r3, [r3, #-136]
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 8001c28:	18d3      	adds	r3, r2, r3
 8001c2a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 8001c2e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001c32:	f103 33ff 	add.w	r3, r3, #4294967295
 8001c36:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001c3a:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8001c3e:	18d3      	adds	r3, r2, r3
 8001c40:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8001c44:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8001c46:	fb02 f203 	mul.w	r2, r2, r3
				                               dividend_array[array_count_2];
 8001c4a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001c4c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001c50:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001c54:	18cb      	adds	r3, r1, r3
 8001c56:	f853 3c98 	ldr.w	r3, [r3, #-152]
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 8001c5a:	18d3      	adds	r3, r2, r3
 8001c5c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
				                               dividend_array[array_count_2];
				/* Swap if required */
				if (swapped) {
 8001c60:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d013      	beq.n	8001c90 <UART001_lConfigureBaudRate+0x378>
						/* Swap divisor1 and dividend1 */
						temp = divisor1;
 8001c68:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001c6c:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor1 = dividend1;
 8001c6e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001c72:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						dividend1 = temp;
 8001c76:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c78:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						/* Swap divisor2 and dividend2 */
						temp = divisor2;
 8001c7c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001c80:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor2 = dividend2;
 8001c82:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001c86:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						dividend2 = temp;
 8001c8a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c8c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
					}
				/* Remove if one of has divisor 0 */
				if ((dividend1 == 0U) || (divisor1 == 0U)) {
 8001c90:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d003      	beq.n	8001ca0 <UART001_lConfigureBaudRate+0x388>
 8001c98:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d108      	bne.n	8001cb2 <UART001_lConfigureBaudRate+0x39a>
					fdr_step = divisor2;
 8001ca0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001ca4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend2;
 8001ca8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001cac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001cb0:	e04e      	b.n	8001d50 <UART001_lConfigureBaudRate+0x438>
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
 8001cb2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d003      	beq.n	8001cc2 <UART001_lConfigureBaudRate+0x3aa>
 8001cba:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d108      	bne.n	8001cd4 <UART001_lConfigureBaudRate+0x3bc>
					fdr_step = divisor1;
 8001cc2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001cc6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend1;
 8001cca:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001cce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001cd2:	e03d      	b.n	8001d50 <UART001_lConfigureBaudRate+0x438>
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
 8001cd4:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8001cd8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001cdc:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8001ce0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ce4:	eec7 7a27 	vdiv.f32	s15, s14, s15
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 8001ce8:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8001cec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cf0:	ee17 0a90 	vmov	r0, s15
 8001cf4:	f7ff fdf4 	bl	80018e0 <UART001_labsRealType>
 8001cf8:	ee08 0a10 	vmov	s16, r0
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
 8001cfc:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8001d00:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001d04:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8001d08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d0c:	eec7 7a27 	vdiv.f32	s15, s14, s15
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
 8001d10:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8001d14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d18:	ee17 0a90 	vmov	r0, s15
 8001d1c:	f7ff fde0 	bl	80018e0 <UART001_labsRealType>
 8001d20:	ee07 0a90 	vmov	s15, r0
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 8001d24:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8001d28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d2c:	dd08      	ble.n	8001d40 <UART001_lConfigureBaudRate+0x428>
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
					{
						fdr_step = divisor2;
 8001d2e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001d32:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend2;
 8001d36:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001d3a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001d3e:	e007      	b.n	8001d50 <UART001_lConfigureBaudRate+0x438>
					}else {
						fdr_step = divisor1;
 8001d40:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001d44:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend1;
 8001d48:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001d4c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
					}
				}
				do_while_break = 0x05U;
 8001d50:	f04f 0305 	mov.w	r3, #5
 8001d54:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001d58:	e032      	b.n	8001dc0 <UART001_lConfigureBaudRate+0x4a8>
			}
			else if (remainder[array_count]== 0U) 
 8001d5a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d5e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001d62:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8001d66:	18d3      	adds	r3, r2, r3
 8001d68:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d127      	bne.n	8001dc0 <UART001_lConfigureBaudRate+0x4a8>
			{
				fdr_step = divisor_array[array_count];
 8001d70:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d74:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001d78:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001d7c:	18cb      	adds	r3, r1, r3
 8001d7e:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8001d82:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
				brg_pdiv = dividend_array[array_count];
 8001d86:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d8a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001d8e:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8001d92:	18d3      	adds	r3, r2, r3
 8001d94:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8001d98:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				if (swapped)
 8001d9c:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d009      	beq.n	8001db8 <UART001_lConfigureBaudRate+0x4a0>
				{
					/* Swap fdr_step and brg_pdiv */
					temp = fdr_step;
 8001da4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001da8:	67fb      	str	r3, [r7, #124]	; 0x7c
					fdr_step = brg_pdiv;
 8001daa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001dae:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = temp;
 8001db2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001db4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				}
				do_while_break = 0x05U;
 8001db8:	f04f 0305 	mov.w	r3, #5
 8001dbc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			}
			else {
			  /* Do Nothing */
			}
		} while (do_while_break != 0x05U);
 8001dc0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001dc4:	2b05      	cmp	r3, #5
 8001dc6:	f47f ae11 	bne.w	80019ec <UART001_lConfigureBaudRate+0xd4>

	if(fdr_step >= UART001_MAX_VALUE)
 8001dca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001dce:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d903      	bls.n	8001dde <UART001_lConfigureBaudRate+0x4c6>
	{
	   fdr_step = 1023U;
 8001dd6:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8001dda:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	}

	*Step = fdr_step;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001de4:	601a      	str	r2, [r3, #0]

	*Pdiv = brg_pdiv - 1U;
 8001de6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001dea:	f103 32ff 	add.w	r2, r3, #4294967295
 8001dee:	68bb      	ldr	r3, [r7, #8]
 8001df0:	601a      	str	r2, [r3, #0]
}
 8001df2:	f107 07b8 	add.w	r7, r7, #184	; 0xb8
 8001df6:	46bd      	mov	sp, r7
 8001df8:	ecbd 8b02 	vpop	{d8}
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop

08001e00 <UART001_Init>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
void UART001_Init(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
	  /* Reset the Peripheral*/
   #if defined(UART001_PER0_USIC0_ENABLED)
	  RESET001_DeassertReset(PER0_USIC0);
   #endif
   #if defined(UART001_PER1_USIC1_ENABLED)
	  RESET001_DeassertReset(PER1_USIC1); 
 8001e06:	f04f 0080 	mov.w	r0, #128	; 0x80
 8001e0a:	f2c1 0000 	movt	r0, #4096	; 0x1000
 8001e0e:	f000 ff2f 	bl	8002c70 <RESET001_DeassertReset>
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 8001e12:	f04f 0300 	mov.w	r3, #0
 8001e16:	607b      	str	r3, [r7, #4]
 8001e18:	e021      	b.n	8001e5e <UART001_Init+0x5e>
	                           LoopIndex++)
   {
	  if (UART001_HandleArray[LoopIndex]->Mode == UART_HALFDUPLEX)
 8001e1a:	f240 0314 	movw	r3, #20
 8001e1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e22:	687a      	ldr	r2, [r7, #4]
 8001e24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e28:	7d1b      	ldrb	r3, [r3, #20]
 8001e2a:	2b01      	cmp	r3, #1
 8001e2c:	d109      	bne.n	8001e42 <UART001_Init+0x42>
	  {
	   /*Configure TX Pin in Open-drain mode to allow the Wired-AND connection*/
		UART001_lConfigTXPin(UART001_HandleArray[LoopIndex]);
 8001e2e:	f240 0314 	movw	r3, #20
 8001e32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e36:	687a      	ldr	r2, [r7, #4]
 8001e38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f7ff fcd1 	bl	80017e4 <UART001_lConfigTXPin>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
 8001e42:	f240 0314 	movw	r3, #20
 8001e46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7ff fbf3 	bl	800163c <UART001_lInit>
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
	                           LoopIndex++)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	f103 0301 	add.w	r3, r3, #1
 8001e5c:	607b      	str	r3, [r7, #4]
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d0da      	beq.n	8001e1a <UART001_Init+0x1a>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
   }
   
}
 8001e64:	f107 0708 	add.w	r7, r7, #8
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}

08001e6c <UART001_DeInit>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
 void  UART001_DeInit (const UART001_HandleType* Handle)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b083      	sub	sp, #12
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  /* <<<DD_UART001_API_2>>> */
  /* Place holder function */      
}
 8001e74:	f107 070c 	add.w	r7, r7, #12
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bc80      	pop	{r7}
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop

08001e80 <UART001_Configure>:
  const UART001_HandleType* Handle,
  uint32_t BaudRate,
  UART_ParityType Parity,
  UART_StopBitType Stopbit
)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b08a      	sub	sp, #40	; 0x28
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	60f8      	str	r0, [r7, #12]
 8001e88:	60b9      	str	r1, [r7, #8]
 8001e8a:	71fa      	strb	r2, [r7, #7]
 8001e8c:	71bb      	strb	r3, [r7, #6]
   uint32_t Brg_Pdiv = 0x00U;
 8001e8e:	f04f 0300 	mov.w	r3, #0
 8001e92:	617b      	str	r3, [r7, #20]
   uint32_t Fdr_Step = 0x00U;
 8001e94:	f04f 0300 	mov.w	r3, #0
 8001e98:	613b      	str	r3, [r7, #16]
   uint32_t TXIDLE_status;
   uint32_t RXIDLE_status;
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	623b      	str	r3, [r7, #32]
   status_t Status = (status_t)UART001_ERROR;
 8001ea0:	f04f 0305 	mov.w	r3, #5
 8001ea4:	627b      	str	r3, [r7, #36]	; 0x24
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
 8001ea6:	6a3b      	ldr	r3, [r7, #32]
 8001ea8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
   status_t Status = (status_t)UART001_ERROR;
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
 8001eaa:	f003 0301 	and.w	r3, r3, #1
 8001eae:	61fb      	str	r3, [r7, #28]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
 8001eb0:	6a3b      	ldr	r3, [r7, #32]
 8001eb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001eb4:	f003 0302 	and.w	r3, r3, #2

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
 8001eb8:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8001ebc:	61bb      	str	r3, [r7, #24]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_RXIDLE_Pos);
   if(( TXIDLE_status & RXIDLE_status) == 0x01U)
 8001ebe:	69fa      	ldr	r2, [r7, #28]
 8001ec0:	69bb      	ldr	r3, [r7, #24]
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d15b      	bne.n	8001f80 <UART001_Configure+0x100>
    {
      /* Disable UART mode before configuring all USIC registers to avoid 
       * unintended edges */ 
      UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)));  
 8001ec8:	6a3b      	ldr	r3, [r7, #32]
 8001eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ecc:	f023 0202 	bic.w	r2, r3, #2
 8001ed0:	6a3b      	ldr	r3, [r7, #32]
 8001ed2:	641a      	str	r2, [r3, #64]	; 0x40
	  
      /* Configuration of USIC Channel Fractional Divider */
      UART001_lConfigureBaudRate(BaudRate,&Brg_Pdiv,&Fdr_Step);
 8001ed4:	f107 0214 	add.w	r2, r7, #20
 8001ed8:	f107 0310 	add.w	r3, r7, #16
 8001edc:	68b8      	ldr	r0, [r7, #8]
 8001ede:	4611      	mov	r1, r2
 8001ee0:	461a      	mov	r2, r3
 8001ee2:	f7ff fd19 	bl	8001918 <UART001_lConfigureBaudRate>

      /* Step value: 0x3FF */
      UartRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 8001ee6:	6a3b      	ldr	r3, [r7, #32]
 8001ee8:	691b      	ldr	r3, [r3, #16]
 8001eea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001eee:	f023 0303 	bic.w	r3, r3, #3
 8001ef2:	6a3a      	ldr	r2, [r7, #32]
 8001ef4:	6113      	str	r3, [r2, #16]
      UartRegs->FDR |= ( Fdr_Step & USIC_CH_FDR_STEP_Msk);
 8001ef6:	6a3b      	ldr	r3, [r7, #32]
 8001ef8:	691a      	ldr	r2, [r3, #16]
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8001f00:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8001f04:	431a      	orrs	r2, r3
 8001f06:	6a3b      	ldr	r3, [r7, #32]
 8001f08:	611a      	str	r2, [r3, #16]
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
 8001f0a:	6a3b      	ldr	r3, [r7, #32]
 8001f0c:	695b      	ldr	r3, [r3, #20]
 8001f0e:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 8001f12:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001f16:	6a3a      	ldr	r2, [r7, #32]
 8001f18:	6153      	str	r3, [r2, #20]
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 8001f1a:	6a3b      	ldr	r3, [r7, #32]
 8001f1c:	695a      	ldr	r2, [r3, #20]
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	ea4f 4103 	mov.w	r1, r3, lsl #16
    		                                          &  USIC_CH_BRG_PDIV_Msk));
 8001f24:	f04f 0300 	mov.w	r3, #0
 8001f28:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8001f2c:	400b      	ands	r3, r1
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 8001f2e:	431a      	orrs	r2, r3
 8001f30:	6a3b      	ldr	r3, [r7, #32]
 8001f32:	615a      	str	r2, [r3, #20]
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
 8001f34:	6a3b      	ldr	r3, [r7, #32]
 8001f36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f38:	f023 0202 	bic.w	r2, r3, #2
 8001f3c:	6a3b      	ldr	r3, [r7, #32]
 8001f3e:	63da      	str	r2, [r3, #60]	; 0x3c
      UartRegs->PCR_ASCMode |= \
 8001f40:	6a3b      	ldr	r3, [r7, #32]
 8001f42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 8001f44:	79bb      	ldrb	r3, [r7, #6]
 8001f46:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001f4a:	f003 0302 	and.w	r3, r3, #2
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
      UartRegs->PCR_ASCMode |= \
 8001f4e:	431a      	orrs	r2, r3
 8001f50:	6a3b      	ldr	r3, [r7, #32]
 8001f52:	63da      	str	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
 8001f54:	6a3b      	ldr	r3, [r7, #32]
 8001f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f58:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001f5c:	6a3b      	ldr	r3, [r7, #32]
 8001f5e:	641a      	str	r2, [r3, #64]	; 0x40
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8001f60:	6a3b      	ldr	r3, [r7, #32]
 8001f62:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
 8001f64:	79fb      	ldrb	r3, [r7, #7]
 8001f66:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001f6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	f043 0202 	orr.w	r2, r3, #2
 8001f74:	6a3b      	ldr	r3, [r7, #32]
 8001f76:	641a      	str	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
                                                       USIC_CH_CCR_PM_Msk));

      Status = (status_t)DAVEApp_SUCCESS;
 8001f78:	f04f 0300 	mov.w	r3, #0
 8001f7c:	627b      	str	r3, [r7, #36]	; 0x24
 8001f7e:	e002      	b.n	8001f86 <UART001_Configure+0x106>
    }
    else
    {
      Status = (status_t)UART001_BUSY;
 8001f80:	f04f 0303 	mov.w	r3, #3
 8001f84:	627b      	str	r3, [r7, #36]	; 0x24
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
    }
  
  return Status;
 8001f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop

08001f94 <UART001_ReadDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{ 
 8001f94:	b480      	push	{r7}
 8001f96:	b087      	sub	sp, #28
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	60f8      	str	r0, [r7, #12]
 8001f9c:	60b9      	str	r1, [r7, #8]
 8001f9e:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 8001fa0:	f04f 0300 	mov.w	r3, #0
 8001fa4:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	7fdb      	ldrb	r3, [r3, #31]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d01f      	beq.n	8001ff4 <UART001_ReadDataMultiple+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8001fb4:	e011      	b.n	8001fda <UART001_ReadDataMultiple+0x46>
	  {
		*DataPtr = (uint16_t)UartRegs->OUTR;
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8001fbc:	b29a      	uxth	r2, r3
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	801a      	strh	r2, [r3, #0]
		Count--;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	f103 33ff 	add.w	r3, r3, #4294967295
 8001fc8:	607b      	str	r3, [r7, #4]
		ReadCount++;
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	f103 0301 	add.w	r3, r3, #1
 8001fd0:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	f103 0302 	add.w	r3, r3, #2
 8001fd8:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8001fe0:	f003 0308 	and.w	r3, r3, #8
 8001fe4:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d10c      	bne.n	8002006 <UART001_ReadDataMultiple+0x72>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d1e1      	bne.n	8001fb6 <UART001_ReadDataMultiple+0x22>
 8001ff2:	e008      	b.n	8002006 <UART001_ReadDataMultiple+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint16_t)UartRegs->RBUF;
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ff8:	b29a      	uxth	r2, r3
 8001ffa:	68bb      	ldr	r3, [r7, #8]
 8001ffc:	801a      	strh	r2, [r3, #0]
	  ReadCount++;
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	f103 0301 	add.w	r3, r3, #1
 8002004:	617b      	str	r3, [r7, #20]
  }
  return ReadCount;
 8002006:	697b      	ldr	r3, [r7, #20]
}
 8002008:	4618      	mov	r0, r3
 800200a:	f107 071c 	add.w	r7, r7, #28
 800200e:	46bd      	mov	sp, r7
 8002010:	bc80      	pop	{r7}
 8002012:	4770      	bx	lr

08002014 <UART001_ReadDataBytes>:
(
  const UART001_HandleType* Handle,
  uint8_t* DataPtr,
  uint32_t Count
)
{ 
 8002014:	b480      	push	{r7}
 8002016:	b087      	sub	sp, #28
 8002018:	af00      	add	r7, sp, #0
 800201a:	60f8      	str	r0, [r7, #12]
 800201c:	60b9      	str	r1, [r7, #8]
 800201e:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 8002020:	f04f 0300 	mov.w	r3, #0
 8002024:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	7fdb      	ldrb	r3, [r3, #31]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d01f      	beq.n	8002074 <UART001_ReadDataBytes+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8002034:	e011      	b.n	800205a <UART001_ReadDataBytes+0x46>
	  {
		*DataPtr = (uint8_t)UartRegs->OUTR;
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800203c:	b2da      	uxtb	r2, r3
 800203e:	68bb      	ldr	r3, [r7, #8]
 8002040:	701a      	strb	r2, [r3, #0]
		Count--;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	f103 33ff 	add.w	r3, r3, #4294967295
 8002048:	607b      	str	r3, [r7, #4]
		ReadCount++;
 800204a:	697b      	ldr	r3, [r7, #20]
 800204c:	f103 0301 	add.w	r3, r3, #1
 8002050:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	f103 0301 	add.w	r3, r3, #1
 8002058:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002060:	f003 0308 	and.w	r3, r3, #8
 8002064:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8002068:	2b00      	cmp	r3, #0
 800206a:	d10c      	bne.n	8002086 <UART001_ReadDataBytes+0x72>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d1e1      	bne.n	8002036 <UART001_ReadDataBytes+0x22>
 8002072:	e008      	b.n	8002086 <UART001_ReadDataBytes+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint8_t)UartRegs->RBUF;
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002078:	b2da      	uxtb	r2, r3
 800207a:	68bb      	ldr	r3, [r7, #8]
 800207c:	701a      	strb	r2, [r3, #0]
	  ReadCount++;
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	f103 0301 	add.w	r3, r3, #1
 8002084:	617b      	str	r3, [r7, #20]
  }  
  return ReadCount;
 8002086:	697b      	ldr	r3, [r7, #20]
}
 8002088:	4618      	mov	r0, r3
 800208a:	f107 071c 	add.w	r7, r7, #28
 800208e:	46bd      	mov	sp, r7
 8002090:	bc80      	pop	{r7}
 8002092:	4770      	bx	lr

08002094 <UART001_WriteDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{
 8002094:	b480      	push	{r7}
 8002096:	b087      	sub	sp, #28
 8002098:	af00      	add	r7, sp, #0
 800209a:	60f8      	str	r0, [r7, #12]
 800209c:	60b9      	str	r1, [r7, #8]
 800209e:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 80020a0:	f04f 0300 	mov.w	r3, #0
 80020a4:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	7f9b      	ldrb	r3, [r3, #30]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d01f      	beq.n	80020f4 <UART001_WriteDataMultiple+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 80020b4:	e011      	b.n	80020da <UART001_WriteDataMultiple+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	881b      	ldrh	r3, [r3, #0]
 80020ba:	461a      	mov	r2, r3
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	f103 33ff 	add.w	r3, r3, #4294967295
 80020c8:	607b      	str	r3, [r7, #4]
		WriteCount++;
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	f103 0301 	add.w	r3, r3, #1
 80020d0:	617b      	str	r3, [r7, #20]
		DataPtr++;
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	f103 0302 	add.w	r3, r3, #2
 80020d8:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80020e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020e4:	ea4f 3313 	mov.w	r3, r3, lsr #12
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d113      	bne.n	8002114 <UART001_WriteDataMultiple+0x80>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d1e1      	bne.n	80020b6 <UART001_WriteDataMultiple+0x22>
 80020f2:	e00f      	b.n	8002114 <UART001_WriteDataMultiple+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d109      	bne.n	8002114 <UART001_WriteDataMultiple+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	881b      	ldrh	r3, [r3, #0]
 8002104:	461a      	mov	r2, r3
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	f103 0301 	add.w	r3, r3, #1
 8002112:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 8002114:	697b      	ldr	r3, [r7, #20]
}
 8002116:	4618      	mov	r0, r3
 8002118:	f107 071c 	add.w	r7, r7, #28
 800211c:	46bd      	mov	sp, r7
 800211e:	bc80      	pop	{r7}
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop

08002124 <UART001_WriteDataBytes>:
(
  const UART001_HandleType* Handle,
  const uint8_t* DataPtr,
  uint32_t Count
)
{
 8002124:	b480      	push	{r7}
 8002126:	b087      	sub	sp, #28
 8002128:	af00      	add	r7, sp, #0
 800212a:	60f8      	str	r0, [r7, #12]
 800212c:	60b9      	str	r1, [r7, #8]
 800212e:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 8002130:	f04f 0300 	mov.w	r3, #0
 8002134:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	7f9b      	ldrb	r3, [r3, #30]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d01f      	beq.n	8002184 <UART001_WriteDataBytes+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8002144:	e011      	b.n	800216a <UART001_WriteDataBytes+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	461a      	mov	r2, r3
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	f103 33ff 	add.w	r3, r3, #4294967295
 8002158:	607b      	str	r3, [r7, #4]
		WriteCount++;
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	f103 0301 	add.w	r3, r3, #1
 8002160:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	f103 0301 	add.w	r3, r3, #1
 8002168:	60bb      	str	r3, [r7, #8]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002170:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002174:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8002178:	2b00      	cmp	r3, #0
 800217a:	d113      	bne.n	80021a4 <UART001_WriteDataBytes+0x80>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d1e1      	bne.n	8002146 <UART001_WriteDataBytes+0x22>
 8002182:	e00f      	b.n	80021a4 <UART001_WriteDataBytes+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */  
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002188:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800218c:	2b00      	cmp	r3, #0
 800218e:	d109      	bne.n	80021a4 <UART001_WriteDataBytes+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	461a      	mov	r2, r3
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	f103 0301 	add.w	r3, r3, #1
 80021a2:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 80021a4:	697b      	ldr	r3, [r7, #20]
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	f107 071c 	add.w	r7, r7, #28
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bc80      	pop	{r7}
 80021b0:	4770      	bx	lr
 80021b2:	bf00      	nop

080021b4 <UART001_GetFlagStatus>:
status_t UART001_GetFlagStatus 
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b087      	sub	sp, #28
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
 80021bc:	460b      	mov	r3, r1
 80021be:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)UART001_RESET;
 80021c0:	f04f 0301 	mov.w	r3, #1
 80021c4:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 80021c6:	f04f 0300 	mov.w	r3, #0
 80021ca:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_7>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 80021d2:	78fb      	ldrb	r3, [r7, #3]
 80021d4:	2b0f      	cmp	r3, #15
 80021d6:	d80b      	bhi.n	80021f0 <UART001_GetFlagStatus+0x3c>
  {
    TempValue = UartRegs->PSR_ASCMode;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021dc:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 80021de:	78fb      	ldrb	r3, [r7, #3]
 80021e0:	f04f 0201 	mov.w	r2, #1
 80021e4:	fa02 f303 	lsl.w	r3, r2, r3
 80021e8:	693a      	ldr	r2, [r7, #16]
 80021ea:	4013      	ands	r3, r2
 80021ec:	613b      	str	r3, [r7, #16]
 80021ee:	e01f      	b.n	8002230 <UART001_GetFlagStatus+0x7c>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 80021f0:	78fb      	ldrb	r3, [r7, #3]
 80021f2:	2b12      	cmp	r3, #18
 80021f4:	d80e      	bhi.n	8002214 <UART001_GetFlagStatus+0x60>
  {
    TempValue = UartRegs->TRBSR;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80021fc:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
 80021fe:	78fb      	ldrb	r3, [r7, #3]
 8002200:	f1a3 0310 	sub.w	r3, r3, #16
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 8002204:	f04f 0201 	mov.w	r2, #1
 8002208:	fa02 f303 	lsl.w	r3, r2, r3
 800220c:	693a      	ldr	r2, [r7, #16]
 800220e:	4013      	ands	r3, r2
 8002210:	613b      	str	r3, [r7, #16]
 8002212:	e00d      	b.n	8002230 <UART001_GetFlagStatus+0x7c>
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800221a:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
 800221c:	78fb      	ldrb	r3, [r7, #3]
 800221e:	f1a3 030b 	sub.w	r3, r3, #11
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 8002222:	f04f 0201 	mov.w	r2, #1
 8002226:	fa02 f303 	lsl.w	r3, r2, r3
 800222a:	693a      	ldr	r2, [r7, #16]
 800222c:	4013      	ands	r3, r2
 800222e:	613b      	str	r3, [r7, #16]
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
  } 

  if(TempValue)
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d002      	beq.n	800223c <UART001_GetFlagStatus+0x88>
  {
    Status = (status_t)UART001_SET;
 8002236:	f04f 0302 	mov.w	r3, #2
 800223a:	617b      	str	r3, [r7, #20]
  }
  return Status;
 800223c:	697b      	ldr	r3, [r7, #20]
}
 800223e:	4618      	mov	r0, r3
 8002240:	f107 071c 	add.w	r7, r7, #28
 8002244:	46bd      	mov	sp, r7
 8002246:	bc80      	pop	{r7}
 8002248:	4770      	bx	lr
 800224a:	bf00      	nop

0800224c <UART001_ClearFlag>:
void UART001_ClearFlag
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 800224c:	b480      	push	{r7}
 800224e:	b085      	sub	sp, #20
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	460b      	mov	r3, r1
 8002256:	70fb      	strb	r3, [r7, #3]

  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_8>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 800225e:	78fb      	ldrb	r3, [r7, #3]
 8002260:	2b0f      	cmp	r3, #15
 8002262:	d80a      	bhi.n	800227a <UART001_ClearFlag+0x2e>
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002268:	78fb      	ldrb	r3, [r7, #3]
 800226a:	f04f 0101 	mov.w	r1, #1
 800226e:	fa01 f303 	lsl.w	r3, r1, r3
 8002272:	431a      	orrs	r2, r3
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	64da      	str	r2, [r3, #76]	; 0x4c
 8002278:	e01f      	b.n	80022ba <UART001_ClearFlag+0x6e>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 800227a:	78fb      	ldrb	r3, [r7, #3]
 800227c:	2b12      	cmp	r3, #18
 800227e:	d80e      	bhi.n	800229e <UART001_ClearFlag+0x52>
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
 8002286:	78fb      	ldrb	r3, [r7, #3]
 8002288:	f1a3 0310 	sub.w	r3, r3, #16
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 800228c:	f04f 0101 	mov.w	r1, #1
 8002290:	fa01 f303 	lsl.w	r3, r1, r3
 8002294:	431a      	orrs	r2, r3
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
 800229c:	e00d      	b.n	80022ba <UART001_ClearFlag+0x6e>
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
 80022a4:	78fb      	ldrb	r3, [r7, #3]
 80022a6:	f1a3 030b 	sub.w	r3, r3, #11
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 80022aa:	f04f 0101 	mov.w	r1, #1
 80022ae:	fa01 f303 	lsl.w	r3, r1, r3
 80022b2:	431a      	orrs	r2, r3
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
                                                       UART001_FLAG_OFFSET ));
  }  
  
}
 80022ba:	f107 0714 	add.w	r7, r7, #20
 80022be:	46bd      	mov	sp, r7
 80022c0:	bc80      	pop	{r7}
 80022c2:	4770      	bx	lr

080022c4 <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 80022c8:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80022cc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80022d0:	68db      	ldr	r3, [r3, #12]
 80022d2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80022d6:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 80022da:	4618      	mov	r0, r3
 80022dc:	46bd      	mov	sp, r7
 80022de:	bc80      	pop	{r7}
 80022e0:	4770      	bx	lr
 80022e2:	bf00      	nop

080022e4 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	4603      	mov	r3, r0
 80022ec:	6039      	str	r1, [r7, #0]
 80022ee:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80022f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	da10      	bge.n	800231a <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80022f8:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80022fc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002300:	79fa      	ldrb	r2, [r7, #7]
 8002302:	f002 020f 	and.w	r2, r2, #15
 8002306:	f1a2 0104 	sub.w	r1, r2, #4
 800230a:	683a      	ldr	r2, [r7, #0]
 800230c:	b2d2      	uxtb	r2, r2
 800230e:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8002312:	b2d2      	uxtb	r2, r2
 8002314:	185b      	adds	r3, r3, r1
 8002316:	761a      	strb	r2, [r3, #24]
 8002318:	e00d      	b.n	8002336 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 800231a:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800231e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002322:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8002326:	683a      	ldr	r2, [r7, #0]
 8002328:	b2d2      	uxtb	r2, r2
 800232a:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800232e:	b2d2      	uxtb	r2, r2
 8002330:	185b      	adds	r3, r3, r1
 8002332:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002336:	f107 070c 	add.w	r7, r7, #12
 800233a:	46bd      	mov	sp, r7
 800233c:	bc80      	pop	{r7}
 800233e:	4770      	bx	lr

08002340 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002340:	b480      	push	{r7}
 8002342:	b089      	sub	sp, #36	; 0x24
 8002344:	af00      	add	r7, sp, #0
 8002346:	60f8      	str	r0, [r7, #12]
 8002348:	60b9      	str	r1, [r7, #8]
 800234a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	f003 0307 	and.w	r3, r3, #7
 8002352:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8002354:	69fb      	ldr	r3, [r7, #28]
 8002356:	f1c3 0307 	rsb	r3, r3, #7
 800235a:	2b06      	cmp	r3, #6
 800235c:	bf28      	it	cs
 800235e:	2306      	movcs	r3, #6
 8002360:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	f103 0306 	add.w	r3, r3, #6
 8002368:	2b06      	cmp	r3, #6
 800236a:	d903      	bls.n	8002374 <NVIC_EncodePriority+0x34>
 800236c:	69fb      	ldr	r3, [r7, #28]
 800236e:	f103 33ff 	add.w	r3, r3, #4294967295
 8002372:	e001      	b.n	8002378 <NVIC_EncodePriority+0x38>
 8002374:	f04f 0300 	mov.w	r3, #0
 8002378:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 800237a:	69bb      	ldr	r3, [r7, #24]
 800237c:	f04f 0201 	mov.w	r2, #1
 8002380:	fa02 f303 	lsl.w	r3, r2, r3
 8002384:	f103 33ff 	add.w	r3, r3, #4294967295
 8002388:	461a      	mov	r2, r3
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	401a      	ands	r2, r3
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	f04f 0101 	mov.w	r1, #1
 800239a:	fa01 f303 	lsl.w	r3, r1, r3
 800239e:	f103 33ff 	add.w	r3, r3, #4294967295
 80023a2:	4619      	mov	r1, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 80023a8:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bc80      	pop	{r7}
 80023b4:	4770      	bx	lr
 80023b6:	bf00      	nop

080023b8 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	f103 32ff 	add.w	r2, r3, #4294967295
 80023c6:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d902      	bls.n	80023d4 <SysTick_Config+0x1c>
 80023ce:	f04f 0301 	mov.w	r3, #1
 80023d2:	e01d      	b.n	8002410 <SysTick_Config+0x58>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 80023d4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80023d8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	f102 32ff 	add.w	r2, r2, #4294967295
 80023e2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 80023e4:	f04f 30ff 	mov.w	r0, #4294967295
 80023e8:	f04f 013f 	mov.w	r1, #63	; 0x3f
 80023ec:	f7ff ff7a 	bl	80022e4 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80023f0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80023f4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80023f8:	f04f 0200 	mov.w	r2, #0
 80023fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023fe:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002402:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002406:	f04f 0207 	mov.w	r2, #7
 800240a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 800240c:	f04f 0300 	mov.w	r3, #0
}
 8002410:	4618      	mov	r0, r3
 8002412:	f107 0708 	add.w	r7, r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop

0800241c <SYSTM001_lInsertTimerList>:

/*
 * This function is called to insert a timer into the timer list.
 */
static void  SYSTM001_lInsertTimerList (uint32_t Index)
{
 800241c:	b480      	push	{r7}
 800241e:	b087      	sub	sp, #28
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  int32_t DeltaTicks;
  uint32_t TempTmrCnt;
   /* Get timer time */
  TempTmrCnt = TimerTbl[Index].TimerCount;
 8002424:	f640 4388 	movw	r3, #3208	; 0xc88
 8002428:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800242c:	687a      	ldr	r2, [r7, #4]
 800242e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8002432:	189b      	adds	r3, r3, r2
 8002434:	f103 0308 	add.w	r3, r3, #8
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	60fb      	str	r3, [r7, #12]
  /* Check if timer count is zero */
  /* <<<DD_SYSTM001_PRIV _API_1>>> */

  /* Check if Timer list is NULL */
  if(TimerList == NULL)
 800243c:	f640 0380 	movw	r3, #2176	; 0x880
 8002440:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d10d      	bne.n	8002466 <SYSTM001_lInsertTimerList+0x4a>
  {
      /* Set this as first Timer */
      TimerList = &TimerTbl[Index];
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8002450:	f640 4388 	movw	r3, #3208	; 0xc88
 8002454:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002458:	18d2      	adds	r2, r2, r3
 800245a:	f640 0380 	movw	r3, #2176	; 0x880
 800245e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002462:	601a      	str	r2, [r3, #0]
 8002464:	e0de      	b.n	8002624 <SYSTM001_lInsertTimerList+0x208>
  }
  /* IF Not, find the correct place ,and insert the specified timer */
  else
  {
    TmrObjPtr = TimerList;
 8002466:	f640 0380 	movw	r3, #2176	; 0x880
 800246a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	617b      	str	r3, [r7, #20]
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	613b      	str	r3, [r7, #16]
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 8002476:	e0d1      	b.n	800261c <SYSTM001_lInsertTimerList+0x200>
    {
      /* Get timer Count Difference  */
      DeltaTicks -= (int32_t)TmrObjPtr->TimerCount;
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	693a      	ldr	r2, [r7, #16]
 800247e:	1ad3      	subs	r3, r2, r3
 8002480:	613b      	str	r3, [r7, #16]
      /* Is delta ticks<0? */
      if(DeltaTicks < 0)
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	2b00      	cmp	r3, #0
 8002486:	f280 809c 	bge.w	80025c2 <SYSTM001_lInsertTimerList+0x1a6>
      {
        /*  Check If head item */
        if(TmrObjPtr->TimerPrev!= NULL)
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	69db      	ldr	r3, [r3, #28]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d02e      	beq.n	80024f0 <SYSTM001_lInsertTimerList+0xd4>
        {
          /* If Insert to list */
          TmrObjPtr->TimerPrev->TimerNext = &TimerTbl[Index];
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	69da      	ldr	r2, [r3, #28]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	ea4f 1143 	mov.w	r1, r3, lsl #5
 800249c:	f640 4388 	movw	r3, #3208	; 0xc88
 80024a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024a4:	18cb      	adds	r3, r1, r3
 80024a6:	6193      	str	r3, [r2, #24]
          TimerTbl[Index].TimerPrev = TmrObjPtr->TimerPrev;
 80024a8:	697b      	ldr	r3, [r7, #20]
 80024aa:	69da      	ldr	r2, [r3, #28]
 80024ac:	f640 4388 	movw	r3, #3208	; 0xc88
 80024b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024b4:	6879      	ldr	r1, [r7, #4]
 80024b6:	ea4f 1141 	mov.w	r1, r1, lsl #5
 80024ba:	185b      	adds	r3, r3, r1
 80024bc:	f103 031c 	add.w	r3, r3, #28
 80024c0:	601a      	str	r2, [r3, #0]
          TimerTbl[Index].TimerNext = TmrObjPtr;
 80024c2:	f640 4388 	movw	r3, #3208	; 0xc88
 80024c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024ca:	687a      	ldr	r2, [r7, #4]
 80024cc:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80024d0:	189b      	adds	r3, r3, r2
 80024d2:	f103 0318 	add.w	r3, r3, #24
 80024d6:	697a      	ldr	r2, [r7, #20]
 80024d8:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerPrev = &TimerTbl[Index];
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	ea4f 1243 	mov.w	r2, r3, lsl #5
 80024e0:	f640 4388 	movw	r3, #3208	; 0xc88
 80024e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024e8:	18d2      	adds	r2, r2, r3
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	61da      	str	r2, [r3, #28]
 80024ee:	e02a      	b.n	8002546 <SYSTM001_lInsertTimerList+0x12a>
        }
        else
        {
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
 80024f0:	f640 0380 	movw	r3, #2176	; 0x880
 80024f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	f640 4388 	movw	r3, #3208	; 0xc88
 80024fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002502:	6879      	ldr	r1, [r7, #4]
 8002504:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8002508:	185b      	adds	r3, r3, r1
 800250a:	f103 0318 	add.w	r3, r3, #24
 800250e:	601a      	str	r2, [r3, #0]
          TimerList->TimerPrev = &TimerTbl[Index];
 8002510:	f640 0380 	movw	r3, #2176	; 0x880
 8002514:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8002520:	f640 4388 	movw	r3, #3208	; 0xc88
 8002524:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002528:	18cb      	adds	r3, r1, r3
 800252a:	61d3      	str	r3, [r2, #28]
          TimerList = &TimerTbl[Index];
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8002532:	f640 4388 	movw	r3, #3208	; 0xc88
 8002536:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800253a:	18d2      	adds	r2, r2, r3
 800253c:	f640 0380 	movw	r3, #2176	; 0x880
 8002540:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002544:	601a      	str	r2, [r3, #0]
        }
        TimerTbl[Index].TimerCount = \
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
 8002546:	f640 4388 	movw	r3, #3208	; 0xc88
 800254a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8002554:	189b      	adds	r3, r3, r2
 8002556:	f103 0318 	add.w	r3, r3, #24
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	689a      	ldr	r2, [r3, #8]
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	18d2      	adds	r2, r2, r3
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
          TimerList->TimerPrev = &TimerTbl[Index];
          TimerList = &TimerTbl[Index];
        }
        TimerTbl[Index].TimerCount = \
 8002562:	f640 4388 	movw	r3, #3208	; 0xc88
 8002566:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800256a:	6879      	ldr	r1, [r7, #4]
 800256c:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8002570:	185b      	adds	r3, r3, r1
 8002572:	f103 0308 	add.w	r3, r3, #8
 8002576:	601a      	str	r2, [r3, #0]
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
        TimerTbl[Index].TimerNext->TimerCount  -= TimerTbl[Index].TimerCount;
 8002578:	f640 4388 	movw	r3, #3208	; 0xc88
 800257c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002580:	687a      	ldr	r2, [r7, #4]
 8002582:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8002586:	189b      	adds	r3, r3, r2
 8002588:	f103 0318 	add.w	r3, r3, #24
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	f640 4388 	movw	r3, #3208	; 0xc88
 8002592:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002596:	6879      	ldr	r1, [r7, #4]
 8002598:	ea4f 1141 	mov.w	r1, r1, lsl #5
 800259c:	185b      	adds	r3, r3, r1
 800259e:	f103 0318 	add.w	r3, r3, #24
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	6899      	ldr	r1, [r3, #8]
 80025a6:	f640 4388 	movw	r3, #3208	; 0xc88
 80025aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025ae:	6878      	ldr	r0, [r7, #4]
 80025b0:	ea4f 1040 	mov.w	r0, r0, lsl #5
 80025b4:	181b      	adds	r3, r3, r0
 80025b6:	f103 0308 	add.w	r3, r3, #8
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	1acb      	subs	r3, r1, r3
 80025be:	6093      	str	r3, [r2, #8]
        break;
 80025c0:	e030      	b.n	8002624 <SYSTM001_lInsertTimerList+0x208>
      }
      /* Is last item in list? */
      else
      {
        if((DeltaTicks >= 0) && (TmrObjPtr->TimerNext == NULL))
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	db26      	blt.n	8002616 <SYSTM001_lInsertTimerList+0x1fa>
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	699b      	ldr	r3, [r3, #24]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d122      	bne.n	8002616 <SYSTM001_lInsertTimerList+0x1fa>
        {
          /* Yes,insert into */
          TimerTbl[Index].TimerPrev = TmrObjPtr;
 80025d0:	f640 4388 	movw	r3, #3208	; 0xc88
 80025d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025d8:	687a      	ldr	r2, [r7, #4]
 80025da:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80025de:	189b      	adds	r3, r3, r2
 80025e0:	f103 031c 	add.w	r3, r3, #28
 80025e4:	697a      	ldr	r2, [r7, #20]
 80025e6:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerNext = &TimerTbl[Index];
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	ea4f 1243 	mov.w	r2, r3, lsl #5
 80025ee:	f640 4388 	movw	r3, #3208	; 0xc88
 80025f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025f6:	18d2      	adds	r2, r2, r3
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	619a      	str	r2, [r3, #24]
          TimerTbl[Index].TimerCount = (uint32_t)DeltaTicks;
 80025fc:	693a      	ldr	r2, [r7, #16]
 80025fe:	f640 4388 	movw	r3, #3208	; 0xc88
 8002602:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002606:	6879      	ldr	r1, [r7, #4]
 8002608:	ea4f 1141 	mov.w	r1, r1, lsl #5
 800260c:	185b      	adds	r3, r3, r1
 800260e:	f103 0308 	add.w	r3, r3, #8
 8002612:	601a      	str	r2, [r3, #0]
          break;
 8002614:	e006      	b.n	8002624 <SYSTM001_lInsertTimerList+0x208>
        }
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	699b      	ldr	r3, [r3, #24]
 800261a:	617b      	str	r3, [r7, #20]
  {
    TmrObjPtr = TimerList;
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	2b00      	cmp	r3, #0
 8002620:	f47f af2a 	bne.w	8002478 <SYSTM001_lInsertTimerList+0x5c>
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
    }
  }
}
 8002624:	f107 071c 	add.w	r7, r7, #28
 8002628:	46bd      	mov	sp, r7
 800262a:	bc80      	pop	{r7}
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop

08002630 <SYSTM001_lRemoveTimerList>:

/*
 * This function is called to remove a timer from the timer list. 
 */
static void  SYSTM001_lRemoveTimerList(uint32_t Index)
{
 8002630:	b480      	push	{r7}
 8002632:	b085      	sub	sp, #20
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = &TimerTbl[Index];
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	ea4f 1243 	mov.w	r2, r3, lsl #5
 800263e:	f640 4388 	movw	r3, #3208	; 0xc88
 8002642:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002646:	18d3      	adds	r3, r2, r3
 8002648:	60fb      	str	r3, [r7, #12]
  /* Check whether only one timer available */
  /* <<<DD_SYSTM001_PRIV _API_2>>> */
  if((TmrObjPtr->TimerPrev == NULL) && (TmrObjPtr->TimerNext == NULL))
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	69db      	ldr	r3, [r3, #28]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d10b      	bne.n	800266a <SYSTM001_lRemoveTimerList+0x3a>
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	699b      	ldr	r3, [r3, #24]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d107      	bne.n	800266a <SYSTM001_lRemoveTimerList+0x3a>
  {
    /* set timer list as NULL */ 
    TimerList = NULL;                 	
 800265a:	f640 0380 	movw	r3, #2176	; 0x880
 800265e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002662:	f04f 0200 	mov.w	r2, #0
 8002666:	601a      	str	r2, [r3, #0]
 8002668:	e049      	b.n	80026fe <SYSTM001_lRemoveTimerList+0xce>
  }
   /* Check if the first item in timer list   */
  else if(TmrObjPtr->TimerPrev == NULL)     
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	69db      	ldr	r3, [r3, #28]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d11c      	bne.n	80026ac <SYSTM001_lRemoveTimerList+0x7c>
  {   
    /* Remove timer from list,and reset timer list */
    TimerList  = TmrObjPtr->TimerNext;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	699a      	ldr	r2, [r3, #24]
 8002676:	f640 0380 	movw	r3, #2176	; 0x880
 800267a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800267e:	601a      	str	r2, [r3, #0]
    TimerList->TimerPrev = NULL;
 8002680:	f640 0380 	movw	r3, #2176	; 0x880
 8002684:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f04f 0200 	mov.w	r2, #0
 800268e:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	699b      	ldr	r3, [r3, #24]
 8002694:	68fa      	ldr	r2, [r7, #12]
 8002696:	6992      	ldr	r2, [r2, #24]
 8002698:	6891      	ldr	r1, [r2, #8]
 800269a:	68fa      	ldr	r2, [r7, #12]
 800269c:	6892      	ldr	r2, [r2, #8]
 800269e:	188a      	adds	r2, r1, r2
 80026a0:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext    = NULL;  
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	f04f 0200 	mov.w	r2, #0
 80026a8:	619a      	str	r2, [r3, #24]
 80026aa:	e028      	b.n	80026fe <SYSTM001_lRemoveTimerList+0xce>
  }
  /* Check if the last item in timer list   */
  else if(TmrObjPtr->TimerNext == NULL)      
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	699b      	ldr	r3, [r3, #24]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d109      	bne.n	80026c8 <SYSTM001_lRemoveTimerList+0x98>
  {
    /* Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext = NULL;	
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	69db      	ldr	r3, [r3, #28]
 80026b8:	f04f 0200 	mov.w	r2, #0
 80026bc:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	f04f 0200 	mov.w	r2, #0
 80026c4:	61da      	str	r2, [r3, #28]
 80026c6:	e01a      	b.n	80026fe <SYSTM001_lRemoveTimerList+0xce>
  }
  else                                /*  remove timer from list         */
  {
    /*  Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext  =  TmrObjPtr->TimerNext;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	69db      	ldr	r3, [r3, #28]
 80026cc:	68fa      	ldr	r2, [r7, #12]
 80026ce:	6992      	ldr	r2, [r2, #24]
 80026d0:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	699b      	ldr	r3, [r3, #24]
 80026d6:	68fa      	ldr	r2, [r7, #12]
 80026d8:	69d2      	ldr	r2, [r2, #28]
 80026da:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	699b      	ldr	r3, [r3, #24]
 80026e0:	68fa      	ldr	r2, [r7, #12]
 80026e2:	6992      	ldr	r2, [r2, #24]
 80026e4:	6891      	ldr	r1, [r2, #8]
 80026e6:	68fa      	ldr	r2, [r7, #12]
 80026e8:	6892      	ldr	r2, [r2, #8]
 80026ea:	188a      	adds	r2, r1, r2
 80026ec:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext = NULL;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	f04f 0200 	mov.w	r2, #0
 80026f4:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	f04f 0200 	mov.w	r2, #0
 80026fc:	61da      	str	r2, [r3, #28]
  }
}
 80026fe:	f107 0714 	add.w	r7, r7, #20
 8002702:	46bd      	mov	sp, r7
 8002704:	bc80      	pop	{r7}
 8002706:	4770      	bx	lr

08002708 <SYSTM001_lTimerHandler>:

/*
 * Handler function  called from Systick event handler. 
 */
static void  SYSTM001_lTimerHandler (void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
 800270e:	f640 0380 	movw	r3, #2176	; 0x880
 8002712:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 800271a:	e031      	b.n	8002780 <SYSTM001_lTimerHandler+0x78>
  {	
    /* Check whether timer is a one shot timer */
    if(TmrObjPtr->TimerType == SYSTM001_ONE_SHOT)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	791b      	ldrb	r3, [r3, #4]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d10f      	bne.n	8002744 <SYSTM001_lTimerHandler+0x3c>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4618      	mov	r0, r3
 800272a:	f7ff ff81 	bl	8002630 <SYSTM001_lRemoveTimerList>
      /* Set timer status as SYSTM001_STATE_STOPPED */
      TmrObjPtr->TimerState = SYSTM001_STATE_STOPPED;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	f04f 0201 	mov.w	r2, #1
 8002734:	715a      	strb	r2, [r3, #5]
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	691b      	ldr	r3, [r3, #16]
 800273a:	687a      	ldr	r2, [r7, #4]
 800273c:	6952      	ldr	r2, [r2, #20]
 800273e:	4610      	mov	r0, r2
 8002740:	4798      	blx	r3
 8002742:	e017      	b.n	8002774 <SYSTM001_lTimerHandler+0x6c>
    }
    /* Check whether timer is SYSTM001_PERIODIC */
    else if(TmrObjPtr->TimerType == SYSTM001_PERIODIC)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	791b      	ldrb	r3, [r3, #4]
 8002748:	2b01      	cmp	r3, #1
 800274a:	d121      	bne.n	8002790 <SYSTM001_lTimerHandler+0x88>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4618      	mov	r0, r3
 8002752:	f7ff ff6d 	bl	8002630 <SYSTM001_lRemoveTimerList>
      /* Reset timer tick             */
      TmrObjPtr->TimerCount = TmrObjPtr->TimerReload;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	68da      	ldr	r2, [r3, #12]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	609a      	str	r2, [r3, #8]
        /* Insert timer into timer list */
      SYSTM001_lInsertTimerList(TmrObjPtr->TimerID);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4618      	mov	r0, r3
 8002764:	f7ff fe5a 	bl	800241c <SYSTM001_lInsertTimerList>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	691b      	ldr	r3, [r3, #16]
 800276c:	687a      	ldr	r2, [r7, #4]
 800276e:	6952      	ldr	r2, [r2, #20]
 8002770:	4610      	mov	r0, r2
 8002772:	4798      	blx	r3
    else
    {
      break;
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
 8002774:	f640 0380 	movw	r3, #2176	; 0x880
 8002778:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	607b      	str	r3, [r7, #4]
{
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d005      	beq.n	8002792 <SYSTM001_lTimerHandler+0x8a>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d0c6      	beq.n	800271c <SYSTM001_lTimerHandler+0x14>
 800278e:	e000      	b.n	8002792 <SYSTM001_lTimerHandler+0x8a>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
    }
    else
    {
      break;
 8002790:	bf00      	nop
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
  }
}
 8002792:	f107 0708 	add.w	r7, r7, #8
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop

0800279c <SysTick_Handler>:

/*
 *  SysTick Event Handler 
 */
void  SysTick_Handler(void)
{ 
 800279c:	b580      	push	{r7, lr}
 800279e:	b082      	sub	sp, #8
 80027a0:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = TimerList;
 80027a2:	f640 0380 	movw	r3, #2176	; 0x880
 80027a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_4>>> */
  SysTickCount++;
 80027ae:	f640 0388 	movw	r3, #2184	; 0x888
 80027b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f103 0201 	add.w	r2, r3, #1
 80027bc:	f640 0388 	movw	r3, #2184	; 0x888
 80027c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027c4:	601a      	str	r2, [r3, #0]
  if(TmrObjPtr == NULL)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d010      	beq.n	80027ee <SysTick_Handler+0x52>
    /* Not supposed to be here */
   ;  
  }
  else
  {
    if(TmrObjPtr->TimerCount > 1UL)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	2b01      	cmp	r3, #1
 80027d2:	d906      	bls.n	80027e2 <SysTick_Handler+0x46>
    {
      TmrObjPtr->TimerCount--;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	f103 32ff 	add.w	r2, r3, #4294967295
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	609a      	str	r2, [r3, #8]
 80027e0:	e005      	b.n	80027ee <SysTick_Handler+0x52>
    }
    else
    { 
      TmrObjPtr->TimerCount = 0;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	f04f 0200 	mov.w	r2, #0
 80027e8:	609a      	str	r2, [r3, #8]
      SYSTM001_lTimerHandler();
 80027ea:	f7ff ff8d 	bl	8002708 <SYSTM001_lTimerHandler>
    }
  }
}
 80027ee:	f107 0708 	add.w	r7, r7, #8
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop

080027f8 <SYSTM001_Init>:
/*
 *  Initialization function which initializes the App internal data
 *  structures to default values. 
 */
void  SYSTM001_Init( void)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b082      	sub	sp, #8
 80027fc:	af00      	add	r7, sp, #0
    uint32_t Status = 0UL;
 80027fe:	f04f 0300 	mov.w	r3, #0
 8002802:	607b      	str	r3, [r7, #4]

  /** Initialize the header of the list */
  TimerList = NULL;
 8002804:	f640 0380 	movw	r3, #2176	; 0x880
 8002808:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800280c:	f04f 0200 	mov.w	r2, #0
 8002810:	601a      	str	r2, [r3, #0]
  /* Clock Initialization */
  CLK001_Init();     
 8002812:	f001 f815 	bl	8003840 <CLK001_Init>
  /**   Initialize timer tracker  */
  Status = SysTick_Config((uint32_t)(SYSTM001_SYSTICK_INTERVAL * SYSTM001_SYS_CORE_CLOCK * 1000U));
 8002816:	f24d 40c0 	movw	r0, #54464	; 0xd4c0
 800281a:	f2c0 0001 	movt	r0, #1
 800281e:	f7ff fdcb 	bl	80023b8 <SysTick_Config>
 8002822:	6078      	str	r0, [r7, #4]
  if(Status == 1U)
  {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
  }
    NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),10,0));
 8002824:	f7ff fd4e 	bl	80022c4 <NVIC_GetPriorityGrouping>
 8002828:	4603      	mov	r3, r0
 800282a:	4618      	mov	r0, r3
 800282c:	f04f 010a 	mov.w	r1, #10
 8002830:	f04f 0200 	mov.w	r2, #0
 8002834:	f7ff fd84 	bl	8002340 <NVIC_EncodePriority>
 8002838:	4603      	mov	r3, r0
 800283a:	f04f 30ff 	mov.w	r0, #4294967295
 800283e:	4619      	mov	r1, r3
 8002840:	f7ff fd50 	bl	80022e4 <NVIC_SetPriority>
  TimerTracker = 0UL;
 8002844:	f640 0384 	movw	r3, #2180	; 0x884
 8002848:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800284c:	f04f 0200 	mov.w	r2, #0
 8002850:	601a      	str	r2, [r3, #0]

}
 8002852:	f107 0708 	add.w	r7, r7, #8
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop

0800285c <SYSTM001_CreateTimer>:
  uint32_t Period,
  SYSTM001_TimerType TimerType, 
  SYSTM001_TimerCallBackPtr TimerCallBack, 
  void  * pCallBackArgPtr
)
{
 800285c:	b480      	push	{r7}
 800285e:	b089      	sub	sp, #36	; 0x24
 8002860:	af00      	add	r7, sp, #0
 8002862:	60f8      	str	r0, [r7, #12]
 8002864:	607a      	str	r2, [r7, #4]
 8002866:	603b      	str	r3, [r7, #0]
 8002868:	460b      	mov	r3, r1
 800286a:	72fb      	strb	r3, [r7, #11]
  uint32_t TimerID = 0UL;
 800286c:	f04f 0300 	mov.w	r3, #0
 8002870:	61fb      	str	r3, [r7, #28]
  uint32_t Count = 0UL;
 8002872:	f04f 0300 	mov.w	r3, #0
 8002876:	61bb      	str	r3, [r7, #24]
  uint32_t Error = 0UL;  
 8002878:	f04f 0300 	mov.w	r3, #0
 800287c:	617b      	str	r3, [r7, #20]

  /* Check for input parameter */
    if((TimerType != SYSTM001_ONE_SHOT) && (TimerType != SYSTM001_PERIODIC))
 800287e:	7afb      	ldrb	r3, [r7, #11]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d005      	beq.n	8002890 <SYSTM001_CreateTimer+0x34>
 8002884:	7afb      	ldrb	r3, [r7, #11]
 8002886:	2b01      	cmp	r3, #1
 8002888:	d002      	beq.n	8002890 <SYSTM001_CreateTimer+0x34>
    {
      Error=(uint32_t)1UL;
 800288a:	f04f 0301 	mov.w	r3, #1
 800288e:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
      
    }
    if(Period < (uint32_t)SYSTM001_SYSTICK_INTERVAL)
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d102      	bne.n	800289c <SYSTM001_CreateTimer+0x40>
    {
      Error=(uint32_t)1UL;
 8002896:	f04f 0301 	mov.w	r3, #1
 800289a:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if(Period == 0)          /* Timer with '0' time is not allowed. */
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d102      	bne.n	80028a8 <SYSTM001_CreateTimer+0x4c>
    {
      Error=(uint32_t)1UL;
 80028a2:	f04f 0301 	mov.w	r3, #1
 80028a6:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }

    if(TimerCallBack == NULL)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d102      	bne.n	80028b4 <SYSTM001_CreateTimer+0x58>
    {
      Error=(uint32_t)1UL;
 80028ae:	f04f 0301 	mov.w	r3, #1
 80028b2:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	f040 8098 	bne.w	80029ec <SYSTM001_CreateTimer+0x190>
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 80028bc:	f04f 0300 	mov.w	r3, #0
 80028c0:	61bb      	str	r3, [r7, #24]
 80028c2:	e08f      	b.n	80029e4 <SYSTM001_CreateTimer+0x188>
       {
           /* Check for free timer ID */
           if((TimerTracker & ((uint32_t)1U << Count)) == 0U)
 80028c4:	f640 0384 	movw	r3, #2180	; 0x884
 80028c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	69bb      	ldr	r3, [r7, #24]
 80028d0:	fa22 f303 	lsr.w	r3, r2, r3
 80028d4:	f003 0301 	and.w	r3, r3, #1
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d17f      	bne.n	80029dc <SYSTM001_CreateTimer+0x180>
           {
               /* If yes,assign ID to this timer      */
               TimerTracker |= ((uint32_t)1U << Count);
 80028dc:	69bb      	ldr	r3, [r7, #24]
 80028de:	f04f 0201 	mov.w	r2, #1
 80028e2:	fa02 f203 	lsl.w	r2, r2, r3
 80028e6:	f640 0384 	movw	r3, #2180	; 0x884
 80028ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	431a      	orrs	r2, r3
 80028f2:	f640 0384 	movw	r3, #2180	; 0x884
 80028f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028fa:	601a      	str	r2, [r3, #0]
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
 80028fc:	f640 4388 	movw	r3, #3208	; 0xc88
 8002900:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002904:	69ba      	ldr	r2, [r7, #24]
 8002906:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800290a:	189b      	adds	r3, r3, r2
 800290c:	69ba      	ldr	r2, [r7, #24]
 800290e:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerType   = TimerType;
 8002910:	f640 4388 	movw	r3, #3208	; 0xc88
 8002914:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002918:	69ba      	ldr	r2, [r7, #24]
 800291a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800291e:	189b      	adds	r3, r3, r2
 8002920:	7afa      	ldrb	r2, [r7, #11]
 8002922:	711a      	strb	r2, [r3, #4]
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
 8002924:	f640 4388 	movw	r3, #3208	; 0xc88
 8002928:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800292c:	69ba      	ldr	r2, [r7, #24]
 800292e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8002932:	189b      	adds	r3, r3, r2
 8002934:	f04f 0201 	mov.w	r2, #1
 8002938:	715a      	strb	r2, [r3, #5]
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
                                                    +HW_TIMER_ADDITIONAL_CNT);
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	f103 0201 	add.w	r2, r3, #1
               TimerTracker |= ((uint32_t)1U << Count);
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
               TimerTbl[Count].TimerType   = TimerType;
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
 8002940:	f640 4388 	movw	r3, #3208	; 0xc88
 8002944:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002948:	69b9      	ldr	r1, [r7, #24]
 800294a:	ea4f 1141 	mov.w	r1, r1, lsl #5
 800294e:	185b      	adds	r3, r3, r1
 8002950:	f103 0308 	add.w	r3, r3, #8
 8002954:	601a      	str	r2, [r3, #0]
                                                    +HW_TIMER_ADDITIONAL_CNT);
               TimerTbl[Count].TimerReload	= (Period / SYSTM001_SYSTICK_INTERVAL);
 8002956:	f640 4388 	movw	r3, #3208	; 0xc88
 800295a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800295e:	69ba      	ldr	r2, [r7, #24]
 8002960:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8002964:	189b      	adds	r3, r3, r2
 8002966:	f103 030c 	add.w	r3, r3, #12
 800296a:	68fa      	ldr	r2, [r7, #12]
 800296c:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerCallBack = TimerCallBack;
 800296e:	f640 4388 	movw	r3, #3208	; 0xc88
 8002972:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002976:	69ba      	ldr	r2, [r7, #24]
 8002978:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800297c:	189b      	adds	r3, r3, r2
 800297e:	f103 0310 	add.w	r3, r3, #16
 8002982:	687a      	ldr	r2, [r7, #4]
 8002984:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].ParamToCallBack = pCallBackArgPtr;
 8002986:	f640 4388 	movw	r3, #3208	; 0xc88
 800298a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800298e:	69ba      	ldr	r2, [r7, #24]
 8002990:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8002994:	189b      	adds	r3, r3, r2
 8002996:	f103 0314 	add.w	r3, r3, #20
 800299a:	683a      	ldr	r2, [r7, #0]
 800299c:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerPrev   = NULL;
 800299e:	f640 4388 	movw	r3, #3208	; 0xc88
 80029a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029a6:	69ba      	ldr	r2, [r7, #24]
 80029a8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80029ac:	189b      	adds	r3, r3, r2
 80029ae:	f103 031c 	add.w	r3, r3, #28
 80029b2:	f04f 0200 	mov.w	r2, #0
 80029b6:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerNext   = NULL;
 80029b8:	f640 4388 	movw	r3, #3208	; 0xc88
 80029bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029c0:	69ba      	ldr	r2, [r7, #24]
 80029c2:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80029c6:	189b      	adds	r3, r3, r2
 80029c8:	f103 0318 	add.w	r3, r3, #24
 80029cc:	f04f 0200 	mov.w	r2, #0
 80029d0:	601a      	str	r2, [r3, #0]
               TimerID = Count + 1U;
 80029d2:	69bb      	ldr	r3, [r7, #24]
 80029d4:	f103 0301 	add.w	r3, r3, #1
 80029d8:	61fb      	str	r3, [r7, #28]
               break;
 80029da:	e007      	b.n	80029ec <SYSTM001_CreateTimer+0x190>
      Error=(uint32_t)1UL;
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 80029dc:	69bb      	ldr	r3, [r7, #24]
 80029de:	f103 0301 	add.w	r3, r3, #1
 80029e2:	61bb      	str	r3, [r7, #24]
 80029e4:	69bb      	ldr	r3, [r7, #24]
 80029e6:	2b1f      	cmp	r3, #31
 80029e8:	f67f af6c 	bls.w	80028c4 <SYSTM001_CreateTimer+0x68>
               break;
            }
        }
    }

  return (handle_t)TimerID;
 80029ec:	69fb      	ldr	r3, [r7, #28]
}  
 80029ee:	4618      	mov	r0, r3
 80029f0:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bc80      	pop	{r7}
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop

080029fc <SYSTM001_StartTimer>:

/*
 *  Interface to start the software timer .
 */
status_t SYSTM001_StartTimer(handle_t  Handle) 
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b084      	sub	sp, #16
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 8002a04:	f04f 0300 	mov.w	r3, #0
 8002a08:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2b20      	cmp	r3, #32
 8002a0e:	d902      	bls.n	8002a16 <SYSTM001_StartTimer+0x1a>
  {
    Error = (status_t)SYSTM001_INVALID_HANDLE_ERROR;
 8002a10:	f04f 0301 	mov.w	r3, #1
 8002a14:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 8002a16:	f640 0384 	movw	r3, #2180	; 0x884
 8002a1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	f103 33ff 	add.w	r3, r3, #4294967295
 8002a26:	fa22 f303 	lsr.w	r3, r2, r3
 8002a2a:	f003 0301 	and.w	r3, r3, #1
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d102      	bne.n	8002a38 <SYSTM001_StartTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8002a32:	f04f 0301 	mov.w	r3, #1
 8002a36:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  /* Any timer with time '0', can't start again. */
  if(TimerTbl[Handle - 1U].TimerCount == 0UL)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	f103 32ff 	add.w	r2, r3, #4294967295
 8002a3e:	f640 4388 	movw	r3, #3208	; 0xc88
 8002a42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a46:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8002a4a:	189b      	adds	r3, r3, r2
 8002a4c:	f103 0308 	add.w	r3, r3, #8
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d102      	bne.n	8002a5c <SYSTM001_StartTimer+0x60>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8002a56:	f04f 0301 	mov.w	r3, #1
 8002a5a:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  
  
  if(Error == (status_t)DAVEApp_SUCCESS)
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d11f      	bne.n	8002aa2 <SYSTM001_StartTimer+0xa6>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_RUNNING)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	f103 32ff 	add.w	r2, r3, #4294967295
 8002a68:	f640 4388 	movw	r3, #3208	; 0xc88
 8002a6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a70:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8002a74:	189b      	adds	r3, r3, r2
 8002a76:	795b      	ldrb	r3, [r3, #5]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d012      	beq.n	8002aa2 <SYSTM001_StartTimer+0xa6>
    {
      /* set timer status as SYSTM001_STATE_RUNNING */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_RUNNING;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f103 32ff 	add.w	r2, r3, #4294967295
 8002a82:	f640 4388 	movw	r3, #3208	; 0xc88
 8002a86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a8a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8002a8e:	189b      	adds	r3, r3, r2
 8002a90:	f04f 0200 	mov.w	r2, #0
 8002a94:	715a      	strb	r2, [r3, #5]
      /* Insert this timer into timer list  */
      SYSTM001_lInsertTimerList((Handle - 1U));
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	f103 33ff 	add.w	r3, r3, #4294967295
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f7ff fcbd 	bl	800241c <SYSTM001_lInsertTimerList>
    }
  }

  return Error;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f107 0710 	add.w	r7, r7, #16
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop

08002ab0 <SYSTM001_StopTimer>:

/*
 *  Interface to stop the software timer.
 */
status_t SYSTM001_StopTimer(handle_t Handle) 
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b084      	sub	sp, #16
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 8002ab8:	f04f 0300 	mov.w	r3, #0
 8002abc:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2b20      	cmp	r3, #32
 8002ac2:	d902      	bls.n	8002aca <SYSTM001_StopTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8002ac4:	f04f 0301 	mov.w	r3, #1
 8002ac8:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 8002aca:	f640 0384 	movw	r3, #2180	; 0x884
 8002ace:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f103 33ff 	add.w	r3, r3, #4294967295
 8002ada:	fa22 f303 	lsr.w	r3, r2, r3
 8002ade:	f003 0301 	and.w	r3, r3, #1
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d102      	bne.n	8002aec <SYSTM001_StopTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8002ae6:	f04f 0301 	mov.w	r3, #1
 8002aea:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d11f      	bne.n	8002b32 <SYSTM001_StopTimer+0x82>
  {
    /* Check whether Timer is in Stop state */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_STOPPED)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f103 32ff 	add.w	r2, r3, #4294967295
 8002af8:	f640 4388 	movw	r3, #3208	; 0xc88
 8002afc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b00:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8002b04:	189b      	adds	r3, r3, r2
 8002b06:	795b      	ldrb	r3, [r3, #5]
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d012      	beq.n	8002b32 <SYSTM001_StopTimer+0x82>
    {
      /* remove Timer from node list */
      SYSTM001_lRemoveTimerList((Handle - 1U));
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	f103 33ff 	add.w	r3, r3, #4294967295
 8002b12:	4618      	mov	r0, r3
 8002b14:	f7ff fd8c 	bl	8002630 <SYSTM001_lRemoveTimerList>

      /* Set timer status as SYSTM001_STATE_STOPPED  */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_STOPPED;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	f103 32ff 	add.w	r2, r3, #4294967295
 8002b1e:	f640 4388 	movw	r3, #3208	; 0xc88
 8002b22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b26:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8002b2a:	189b      	adds	r3, r3, r2
 8002b2c:	f04f 0201 	mov.w	r2, #1
 8002b30:	715a      	strb	r2, [r3, #5]
    }
  }

  return Error;
 8002b32:	68fb      	ldr	r3, [r7, #12]
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	f107 0710 	add.w	r7, r7, #16
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop

08002b40 <SYSTM001_DeleteTimer>:

/*
 *  Function to delete the Timer instance.
 */
status_t SYSTM001_DeleteTimer(handle_t Handle) 
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 8002b48:	f04f 0300 	mov.w	r3, #0
 8002b4c:	60fb      	str	r3, [r7, #12]

  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2b20      	cmp	r3, #32
 8002b52:	d902      	bls.n	8002b5a <SYSTM001_DeleteTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8002b54:	f04f 0301 	mov.w	r3, #1
 8002b58:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 8002b5a:	f640 0384 	movw	r3, #2180	; 0x884
 8002b5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	f103 33ff 	add.w	r3, r3, #4294967295
 8002b6a:	fa22 f303 	lsr.w	r3, r2, r3
 8002b6e:	f003 0301 	and.w	r3, r3, #1
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d102      	bne.n	8002b7c <SYSTM001_DeleteTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8002b76:	f04f 0301 	mov.w	r3, #1
 8002b7a:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d126      	bne.n	8002bd0 <SYSTM001_DeleteTimer+0x90>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState == SYSTM001_STATE_RUNNING)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	f103 32ff 	add.w	r2, r3, #4294967295
 8002b88:	f640 4388 	movw	r3, #3208	; 0xc88
 8002b8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b90:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8002b94:	189b      	adds	r3, r3, r2
 8002b96:	795b      	ldrb	r3, [r3, #5]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d105      	bne.n	8002ba8 <SYSTM001_DeleteTimer+0x68>
    {
      /* Yes,remove this timer from timer list*/
      SYSTM001_lRemoveTimerList((Handle - 1U));
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	f103 33ff 	add.w	r3, r3, #4294967295
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f7ff fd44 	bl	8002630 <SYSTM001_lRemoveTimerList>
    }

    /* Release resource that this timer hold*/
    TimerTracker &=~((uint32_t)1U << (Handle - 1U));
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	f103 33ff 	add.w	r3, r3, #4294967295
 8002bae:	f04f 0201 	mov.w	r2, #1
 8002bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb6:	ea6f 0203 	mvn.w	r2, r3
 8002bba:	f640 0384 	movw	r3, #2180	; 0x884
 8002bbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	401a      	ands	r2, r3
 8002bc6:	f640 0384 	movw	r3, #2180	; 0x884
 8002bca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bce:	601a      	str	r2, [r3, #0]
  }

  return Error;
 8002bd0:	68fb      	ldr	r3, [r7, #12]

}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f107 0710 	add.w	r7, r7, #16
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <SYSTM001_GetTime>:

/*
 *  Interface to get the current system time.
 */
uint32_t  SYSTM001_GetTime(void)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	af00      	add	r7, sp, #0
  /* <<<DD_SYSTM001 _API_6>>> */
  return CONVERT_SYSTICK_COUNT_TO_MSEC(SysTickCount);
 8002be0:	f640 0388 	movw	r3, #2184	; 0x888
 8002be4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002be8:	681b      	ldr	r3, [r3, #0]
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bc80      	pop	{r7}
 8002bf0:	4770      	bx	lr
 8002bf2:	bf00      	nop

08002bf4 <SYSTM001_GetSysTickCount>:
/*
 *  Utility function to get the no of system ticks for the 
 *  specified period.
 */
uint32_t  SYSTM001_GetSysTickCount(uint32_t Period ) 
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b085      	sub	sp, #20
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  /* <<<DD_SYSTM001 _API_7>>> */
  uint32_t	Count  = CONVERT_MSEC_TO_SYSICK_COUNT(Period);
 8002bfc:	687a      	ldr	r2, [r7, #4]
 8002bfe:	f24d 43c0 	movw	r3, #54464	; 0xd4c0
 8002c02:	f2c0 0301 	movt	r3, #1
 8002c06:	fb03 f302 	mul.w	r3, r3, r2
 8002c0a:	60fb      	str	r3, [r7, #12]
  return Count;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f107 0714 	add.w	r7, r7, #20
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bc80      	pop	{r7}
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop

08002c1c <RESET001_AssertReset>:
**                                                                            **
** Description     : This function is to enable reset of peripheral by        **
**                   software                                                 **
*******************************************************************************/
 void RESET001_AssertReset(RESET001_ResetnType Resetn)
 {
 8002c1c:	b480      	push	{r7}
 8002c1e:	b087      	sub	sp, #28
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo = 0U;
 8002c24:	f04f 0300 	mov.w	r3, #0
 8002c28:	617b      	str	r3, [r7, #20]
  RCUControlReg = 0U;
 8002c2a:	f04f 0300 	mov.w	r3, #0
 8002c2e:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_1>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 8002c30:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8002c34:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002c38:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
  * Shift the MSB to LSB position and store it in a local variable Temp  */  
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK ) >> 
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8002c40:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	f103 0310 	add.w	r3, r3, #16
 8002c48:	4619      	mov	r1, r3
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8002c4a:	697a      	ldr	r2, [r7, #20]
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002c52:	189b      	adds	r3, r3, r2
 8002c54:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 8002c58:	18cb      	adds	r3, r1, r3
 8002c5a:	613b      	str	r3, [r7, #16]
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRSET register with the reset value after ignoring the Most 
   * Significant Nibble.    */  
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK );
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	601a      	str	r2, [r3, #0]
}
 8002c66:	f107 071c 	add.w	r7, r7, #28
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bc80      	pop	{r7}
 8002c6e:	4770      	bx	lr

08002c70 <RESET001_DeassertReset>:
**                                                                            **
** Description     : This function is to Deassert the reset of peripheral     **
**                    by software                                             **
*******************************************************************************/
void RESET001_DeassertReset(RESET001_ResetnType Resetn)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b087      	sub	sp, #28
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo   = 0U;
 8002c78:	f04f 0300 	mov.w	r3, #0
 8002c7c:	617b      	str	r3, [r7, #20]
  RCUControlReg    = 0U;
 8002c7e:	f04f 0300 	mov.w	r3, #0
 8002c82:	613b      	str	r3, [r7, #16]

  /* <<<DD_RESET001_API_2>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;  
 8002c84:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8002c88:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002c8c:	60fb      	str	r3, [r7, #12]
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp   */    
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8002c94:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	f103 0314 	add.w	r3, r3, #20
 8002c9c:	4619      	mov	r1, r3
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8002c9e:	697a      	ldr	r2, [r7, #20]
 8002ca0:	4613      	mov	r3, r2
 8002ca2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002ca6:	189b      	adds	r3, r3, r2
 8002ca8:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8002cac:	18cb      	adds	r3, r1, r3
 8002cae:	613b      	str	r3, [r7, #16]
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRCLR register with the reset value after ignoring the Most 
   * Significant Nibble.    */   
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK) ;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	601a      	str	r2, [r3, #0]
}
 8002cba:	f107 071c 	add.w	r7, r7, #28
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bc80      	pop	{r7}
 8002cc2:	4770      	bx	lr

08002cc4 <RESET001_GetResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to get the  reason of last reset             **
*******************************************************************************/	
RESET001_InfoType RESET001_GetResetInfo(void)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b083      	sub	sp, #12
 8002cc8:	af00      	add	r7, sp, #0
  SCU_RESET_TypeDef* RCUCtrlReg;  
  RESET001_InfoType ResetInfo;
  
  RCUCtrlReg = SCU_RESET;
 8002cca:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8002cce:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002cd2:	607b      	str	r3, [r7, #4]
  ResetInfo  = (RESET001_InfoType)0x00000000;
 8002cd4:	f04f 0300 	mov.w	r3, #0
 8002cd8:	70fb      	strb	r3, [r7, #3]
  /* <<<DD_RESET001_API_4>>> */
  
  /* Read the Last reset status info from RSTSTAT register*/  
  ResetInfo = (RESET001_InfoType)(RCUCtrlReg->RSTSTAT & 
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	70fb      	strb	r3, [r7, #3]
		                                      SCU_RESET_RSTSTAT_RSTSTAT_Msk);
          
  return ResetInfo;
 8002ce0:	78fb      	ldrb	r3, [r7, #3]
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f107 070c 	add.w	r7, r7, #12
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bc80      	pop	{r7}
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop

08002cf0 <RESET001_GetStatus>:
**                                                                            **
** Description     : This API is to get the reset status of the peripheral    **
*******************************************************************************/		
	
status_t RESET001_GetStatus(RESET001_ResetnType Resetn)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b089      	sub	sp, #36	; 0x24
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  uint32_t  status ;
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  uint32_t  Getstatus;
  
  status        = RESET001_RCU_INVALID_INPUT;
 8002cf8:	f04f 030f 	mov.w	r3, #15
 8002cfc:	61fb      	str	r3, [r7, #28]
  PeripheralInfo= 0U;
 8002cfe:	f04f 0300 	mov.w	r3, #0
 8002d02:	61bb      	str	r3, [r7, #24]
  RCUControlReg = 0U;  
 8002d04:	f04f 0300 	mov.w	r3, #0
 8002d08:	617b      	str	r3, [r7, #20]
  Getstatus     = 0U;
 8002d0a:	f04f 0300 	mov.w	r3, #0
 8002d0e:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_3>>> */
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 8002d10:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8002d14:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002d18:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp */     
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8002d20:	61bb      	str	r3, [r7, #24]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	f103 030c 	add.w	r3, r3, #12
 8002d28:	4619      	mov	r1, r3
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8002d2a:	69ba      	ldr	r2, [r7, #24]
 8002d2c:	4613      	mov	r3, r2
 8002d2e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002d32:	189b      	adds	r3, r3, r2
 8002d34:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 8002d38:	18cb      	adds	r3, r1, r3
 8002d3a:	617b      	str	r3, [r7, #20]
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Read the PRCLR register with the masked reset value after ignoring the Most 
   * Significant Nibble.    */   
  Getstatus	 = (uint32_t)((*RCUControlReg) & 
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	4013      	ands	r3, r2
 8002d44:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002d48:	613b      	str	r3, [r7, #16]
		                               (uint32_t)Resetn & RESET001_BITMASK);
  
  /* If the register return value is set then return SET else return RESET 
   * status   */   
  if(0U != Getstatus)
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d003      	beq.n	8002d58 <RESET001_GetStatus+0x68>
  {
	  status = RESET001_RCU_SET;
 8002d50:	f04f 0301 	mov.w	r3, #1
 8002d54:	61fb      	str	r3, [r7, #28]
 8002d56:	e002      	b.n	8002d5e <RESET001_GetStatus+0x6e>
  }
  else
  {
	  status = RESET001_RCU_RESET;
 8002d58:	f04f 0300 	mov.w	r3, #0
 8002d5c:	61fb      	str	r3, [r7, #28]
  }
  return status;
 8002d5e:	69fb      	ldr	r3, [r7, #28]
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bc80      	pop	{r7}
 8002d6a:	4770      	bx	lr

08002d6c <RESET001_ClearResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to clear the  reset info status              **
*******************************************************************************/
void RESET001_ClearResetInfo(void)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
   SCU_RESET_TypeDef* RCUCtrlReg;

   RCUCtrlReg = SCU_RESET;
 8002d72:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8002d76:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002d7a:	607b      	str	r3, [r7, #4]
   /* <<<DD_RESET001_API_5>>> */

   /* Clear the last reset status info by setting RSCLR bit in RSTCLR register*/
   RCUCtrlReg->RSTCLR |=  (uint32_t)(SCU_RESET_RSTCLR_RSCLR_Msk);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	f043 0201 	orr.w	r2, r3, #1
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	609a      	str	r2, [r3, #8]

}
 8002d88:	f107 070c 	add.w	r7, r7, #12
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bc80      	pop	{r7}
 8002d90:	4770      	bx	lr
 8002d92:	bf00      	nop

08002d94 <IO004_Init>:
/** @ingroup IO004_Func
 * @{
 */

void IO004_Init(void)
{
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0
   /* <<<DD_IO004_API_1>>> */

	   

  /* Configuration of 5 Port 7 based on User configuration */
  IO004_Handle0.PortRegs->OMR = 0U<< 7;
 8002d98:	f245 036c 	movw	r3, #20588	; 0x506c
 8002d9c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	f04f 0200 	mov.w	r2, #0
 8002da6:	605a      	str	r2, [r3, #4]
  
  IO004_Handle0.PortRegs->PDR0   &= (uint32_t)(~(PORT5_PDR0_PD7_Msk));
 8002da8:	f245 036c 	movw	r3, #20588	; 0x506c
 8002dac:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002db0:	685a      	ldr	r2, [r3, #4]
 8002db2:	f245 036c 	movw	r3, #20588	; 0x506c
 8002db6:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dbe:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8002dc2:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle0.PortRegs->PDR0   |= (uint32_t)((4UL << PORT5_PDR0_PD7_Pos) & \
 8002dc4:	f245 036c 	movw	r3, #20588	; 0x506c
 8002dc8:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002dcc:	685a      	ldr	r2, [r3, #4]
 8002dce:	f245 036c 	movw	r3, #20588	; 0x506c
 8002dd2:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dda:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002dde:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT5_PDR0_PD7_Msk);
  IO004_Handle0.PortRegs->IOCR4 |= (8U << 27);   
 8002de0:	f245 036c 	movw	r3, #20588	; 0x506c
 8002de4:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002de8:	685a      	ldr	r2, [r3, #4]
 8002dea:	f245 036c 	movw	r3, #20588	; 0x506c
 8002dee:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	695b      	ldr	r3, [r3, #20]
 8002df6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002dfa:	6153      	str	r3, [r2, #20]

  /* Configuration of 1 Port 15 based on User configuration */
  IO004_Handle1.PortRegs->OMR = 0U<< 15;
 8002dfc:	f245 0374 	movw	r3, #20596	; 0x5074
 8002e00:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f04f 0200 	mov.w	r2, #0
 8002e0a:	605a      	str	r2, [r3, #4]
  
  IO004_Handle1.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD15_Msk));
 8002e0c:	f245 0374 	movw	r3, #20596	; 0x5074
 8002e10:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002e14:	685a      	ldr	r2, [r3, #4]
 8002e16:	f245 0374 	movw	r3, #20596	; 0x5074
 8002e1a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e22:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8002e26:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle1.PortRegs->PDR1  |= (uint32_t)((4UL << PORT1_PDR1_PD15_Pos) & \
 8002e28:	f245 0374 	movw	r3, #20596	; 0x5074
 8002e2c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002e30:	685a      	ldr	r2, [r3, #4]
 8002e32:	f245 0374 	movw	r3, #20596	; 0x5074
 8002e36:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e3e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002e42:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT1_PDR1_PD15_Msk);
  IO004_Handle1.PortRegs->IOCR12 |= (0U << 27);   
 8002e44:	f245 0374 	movw	r3, #20596	; 0x5074
 8002e48:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002e4c:	685a      	ldr	r2, [r3, #4]
 8002e4e:	f245 0374 	movw	r3, #20596	; 0x5074
 8002e52:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	69db      	ldr	r3, [r3, #28]
 8002e5a:	61d3      	str	r3, [r2, #28]

  /* Configuration of 1 Port 13 based on User configuration */
  IO004_Handle2.PortRegs->OMR = 0U<< 13;
 8002e5c:	f245 037c 	movw	r3, #20604	; 0x507c
 8002e60:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	f04f 0200 	mov.w	r2, #0
 8002e6a:	605a      	str	r2, [r3, #4]
  
  IO004_Handle2.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD13_Msk));
 8002e6c:	f245 037c 	movw	r3, #20604	; 0x507c
 8002e70:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002e74:	685a      	ldr	r2, [r3, #4]
 8002e76:	f245 037c 	movw	r3, #20604	; 0x507c
 8002e7a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e82:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002e86:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle2.PortRegs->PDR1  |= (uint32_t)((4UL << PORT1_PDR1_PD13_Pos) & \
 8002e88:	f245 037c 	movw	r3, #20604	; 0x507c
 8002e8c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002e90:	685a      	ldr	r2, [r3, #4]
 8002e92:	f245 037c 	movw	r3, #20604	; 0x507c
 8002e96:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e9e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002ea2:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT1_PDR1_PD13_Msk);
  IO004_Handle2.PortRegs->IOCR12 |= (0U << 11);
 8002ea4:	f245 037c 	movw	r3, #20604	; 0x507c
 8002ea8:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002eac:	685a      	ldr	r2, [r3, #4]
 8002eae:	f245 037c 	movw	r3, #20604	; 0x507c
 8002eb2:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	69db      	ldr	r3, [r3, #28]
 8002eba:	61d3      	str	r3, [r2, #28]
}
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bc80      	pop	{r7}
 8002ec0:	4770      	bx	lr
 8002ec2:	bf00      	nop

08002ec4 <IO004_DisableOutputDriver>:

void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b085      	sub	sp, #20
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
 8002ecc:	460b      	mov	r3, r1
 8002ece:	70fb      	strb	r3, [r7, #3]
  uint8_t Pin = Handle->PortPin;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	785b      	ldrb	r3, [r3, #1]
 8002ed4:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 8002ed6:	7bfb      	ldrb	r3, [r7, #15]
 8002ed8:	2b03      	cmp	r3, #3
 8002eda:	d823      	bhi.n	8002f24 <IO004_DisableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	687a      	ldr	r2, [r7, #4]
 8002ee2:	6852      	ldr	r2, [r2, #4]
 8002ee4:	6911      	ldr	r1, [r2, #16]
 8002ee6:	7bfa      	ldrb	r2, [r7, #15]
 8002ee8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8002eec:	f102 0203 	add.w	r2, r2, #3
 8002ef0:	f04f 001f 	mov.w	r0, #31
 8002ef4:	fa00 f202 	lsl.w	r2, r0, r2
 8002ef8:	ea6f 0202 	mvn.w	r2, r2
 8002efc:	400a      	ands	r2, r1
 8002efe:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	687a      	ldr	r2, [r7, #4]
 8002f06:	6852      	ldr	r2, [r2, #4]
 8002f08:	6911      	ldr	r1, [r2, #16]
 8002f0a:	78fa      	ldrb	r2, [r7, #3]
 8002f0c:	f002 001f 	and.w	r0, r2, #31
 8002f10:	7bfa      	ldrb	r2, [r7, #15]
 8002f12:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8002f16:	f102 0203 	add.w	r2, r2, #3
 8002f1a:	fa00 f202 	lsl.w	r2, r0, r2
 8002f1e:	430a      	orrs	r2, r1
 8002f20:	611a      	str	r2, [r3, #16]
 8002f22:	e088      	b.n	8003036 <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8002f24:	7bfb      	ldrb	r3, [r7, #15]
 8002f26:	2b03      	cmp	r3, #3
 8002f28:	d92a      	bls.n	8002f80 <IO004_DisableOutputDriver+0xbc>
 8002f2a:	7bfb      	ldrb	r3, [r7, #15]
 8002f2c:	2b07      	cmp	r3, #7
 8002f2e:	d827      	bhi.n	8002f80 <IO004_DisableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8002f30:	7bfb      	ldrb	r3, [r7, #15]
 8002f32:	f1a3 0304 	sub.w	r3, r3, #4
 8002f36:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	6852      	ldr	r2, [r2, #4]
 8002f40:	6951      	ldr	r1, [r2, #20]
 8002f42:	7bfa      	ldrb	r2, [r7, #15]
 8002f44:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8002f48:	f102 0203 	add.w	r2, r2, #3
 8002f4c:	f04f 001f 	mov.w	r0, #31
 8002f50:	fa00 f202 	lsl.w	r2, r0, r2
 8002f54:	ea6f 0202 	mvn.w	r2, r2
 8002f58:	400a      	ands	r2, r1
 8002f5a:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	687a      	ldr	r2, [r7, #4]
 8002f62:	6852      	ldr	r2, [r2, #4]
 8002f64:	6951      	ldr	r1, [r2, #20]
 8002f66:	78fa      	ldrb	r2, [r7, #3]
 8002f68:	f002 001f 	and.w	r0, r2, #31
 8002f6c:	7bfa      	ldrb	r2, [r7, #15]
 8002f6e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8002f72:	f102 0203 	add.w	r2, r2, #3
 8002f76:	fa00 f202 	lsl.w	r2, r0, r2
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	615a      	str	r2, [r3, #20]
 8002f7e:	e05a      	b.n	8003036 <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 8002f80:	7bfb      	ldrb	r3, [r7, #15]
 8002f82:	2b07      	cmp	r3, #7
 8002f84:	d92a      	bls.n	8002fdc <IO004_DisableOutputDriver+0x118>
 8002f86:	7bfb      	ldrb	r3, [r7, #15]
 8002f88:	2b0b      	cmp	r3, #11
 8002f8a:	d827      	bhi.n	8002fdc <IO004_DisableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 8002f8c:	7bfb      	ldrb	r3, [r7, #15]
 8002f8e:	f1a3 0308 	sub.w	r3, r3, #8
 8002f92:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	687a      	ldr	r2, [r7, #4]
 8002f9a:	6852      	ldr	r2, [r2, #4]
 8002f9c:	6991      	ldr	r1, [r2, #24]
 8002f9e:	7bfa      	ldrb	r2, [r7, #15]
 8002fa0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8002fa4:	f102 0203 	add.w	r2, r2, #3
 8002fa8:	f04f 001f 	mov.w	r0, #31
 8002fac:	fa00 f202 	lsl.w	r2, r0, r2
 8002fb0:	ea6f 0202 	mvn.w	r2, r2
 8002fb4:	400a      	ands	r2, r1
 8002fb6:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	6852      	ldr	r2, [r2, #4]
 8002fc0:	6991      	ldr	r1, [r2, #24]
 8002fc2:	78fa      	ldrb	r2, [r7, #3]
 8002fc4:	f002 001f 	and.w	r0, r2, #31
 8002fc8:	7bfa      	ldrb	r2, [r7, #15]
 8002fca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8002fce:	f102 0203 	add.w	r2, r2, #3
 8002fd2:	fa00 f202 	lsl.w	r2, r0, r2
 8002fd6:	430a      	orrs	r2, r1
 8002fd8:	619a      	str	r2, [r3, #24]
 8002fda:	e02c      	b.n	8003036 <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8002fdc:	7bfb      	ldrb	r3, [r7, #15]
 8002fde:	2b0b      	cmp	r3, #11
 8002fe0:	d929      	bls.n	8003036 <IO004_DisableOutputDriver+0x172>
 8002fe2:	7bfb      	ldrb	r3, [r7, #15]
 8002fe4:	2b0f      	cmp	r3, #15
 8002fe6:	d826      	bhi.n	8003036 <IO004_DisableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 8002fe8:	7bfb      	ldrb	r3, [r7, #15]
 8002fea:	f1a3 030c 	sub.w	r3, r3, #12
 8002fee:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	687a      	ldr	r2, [r7, #4]
 8002ff6:	6852      	ldr	r2, [r2, #4]
 8002ff8:	69d1      	ldr	r1, [r2, #28]
 8002ffa:	7bfa      	ldrb	r2, [r7, #15]
 8002ffc:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003000:	f102 0203 	add.w	r2, r2, #3
 8003004:	f04f 001f 	mov.w	r0, #31
 8003008:	fa00 f202 	lsl.w	r2, r0, r2
 800300c:	ea6f 0202 	mvn.w	r2, r2
 8003010:	400a      	ands	r2, r1
 8003012:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	687a      	ldr	r2, [r7, #4]
 800301a:	6852      	ldr	r2, [r2, #4]
 800301c:	69d1      	ldr	r1, [r2, #28]
 800301e:	78fa      	ldrb	r2, [r7, #3]
 8003020:	f002 001f 	and.w	r0, r2, #31
 8003024:	7bfa      	ldrb	r2, [r7, #15]
 8003026:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800302a:	f102 0203 	add.w	r2, r2, #3
 800302e:	fa00 f202 	lsl.w	r2, r0, r2
 8003032:	430a      	orrs	r2, r1
 8003034:	61da      	str	r2, [r3, #28]
  else
  {
	  /*Not supposed to be here */
  }

}
 8003036:	f107 0714 	add.w	r7, r7, #20
 800303a:	46bd      	mov	sp, r7
 800303c:	bc80      	pop	{r7}
 800303e:	4770      	bx	lr

08003040 <IO004_EnableOutputDriver>:

void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
{
 8003040:	b480      	push	{r7}
 8003042:	b085      	sub	sp, #20
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
 8003048:	460b      	mov	r3, r1
 800304a:	70fb      	strb	r3, [r7, #3]

  uint8_t Pin = Handle->PortPin;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	785b      	ldrb	r3, [r3, #1]
 8003050:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 8003052:	7bfb      	ldrb	r3, [r7, #15]
 8003054:	2b03      	cmp	r3, #3
 8003056:	d823      	bhi.n	80030a0 <IO004_EnableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	687a      	ldr	r2, [r7, #4]
 800305e:	6852      	ldr	r2, [r2, #4]
 8003060:	6911      	ldr	r1, [r2, #16]
 8003062:	7bfa      	ldrb	r2, [r7, #15]
 8003064:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003068:	f102 0203 	add.w	r2, r2, #3
 800306c:	f04f 001f 	mov.w	r0, #31
 8003070:	fa00 f202 	lsl.w	r2, r0, r2
 8003074:	ea6f 0202 	mvn.w	r2, r2
 8003078:	400a      	ands	r2, r1
 800307a:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	687a      	ldr	r2, [r7, #4]
 8003082:	6852      	ldr	r2, [r2, #4]
 8003084:	6911      	ldr	r1, [r2, #16]
 8003086:	78fa      	ldrb	r2, [r7, #3]
 8003088:	f002 001f 	and.w	r0, r2, #31
 800308c:	7bfa      	ldrb	r2, [r7, #15]
 800308e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003092:	f102 0203 	add.w	r2, r2, #3
 8003096:	fa00 f202 	lsl.w	r2, r0, r2
 800309a:	430a      	orrs	r2, r1
 800309c:	611a      	str	r2, [r3, #16]
 800309e:	e088      	b.n	80031b2 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 80030a0:	7bfb      	ldrb	r3, [r7, #15]
 80030a2:	2b03      	cmp	r3, #3
 80030a4:	d92a      	bls.n	80030fc <IO004_EnableOutputDriver+0xbc>
 80030a6:	7bfb      	ldrb	r3, [r7, #15]
 80030a8:	2b07      	cmp	r3, #7
 80030aa:	d827      	bhi.n	80030fc <IO004_EnableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 80030ac:	7bfb      	ldrb	r3, [r7, #15]
 80030ae:	f1a3 0304 	sub.w	r3, r3, #4
 80030b2:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	687a      	ldr	r2, [r7, #4]
 80030ba:	6852      	ldr	r2, [r2, #4]
 80030bc:	6951      	ldr	r1, [r2, #20]
 80030be:	7bfa      	ldrb	r2, [r7, #15]
 80030c0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80030c4:	f102 0203 	add.w	r2, r2, #3
 80030c8:	f04f 001f 	mov.w	r0, #31
 80030cc:	fa00 f202 	lsl.w	r2, r0, r2
 80030d0:	ea6f 0202 	mvn.w	r2, r2
 80030d4:	400a      	ands	r2, r1
 80030d6:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	687a      	ldr	r2, [r7, #4]
 80030de:	6852      	ldr	r2, [r2, #4]
 80030e0:	6951      	ldr	r1, [r2, #20]
 80030e2:	78fa      	ldrb	r2, [r7, #3]
 80030e4:	f002 001f 	and.w	r0, r2, #31
 80030e8:	7bfa      	ldrb	r2, [r7, #15]
 80030ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80030ee:	f102 0203 	add.w	r2, r2, #3
 80030f2:	fa00 f202 	lsl.w	r2, r0, r2
 80030f6:	430a      	orrs	r2, r1
 80030f8:	615a      	str	r2, [r3, #20]
 80030fa:	e05a      	b.n	80031b2 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 80030fc:	7bfb      	ldrb	r3, [r7, #15]
 80030fe:	2b07      	cmp	r3, #7
 8003100:	d92a      	bls.n	8003158 <IO004_EnableOutputDriver+0x118>
 8003102:	7bfb      	ldrb	r3, [r7, #15]
 8003104:	2b0b      	cmp	r3, #11
 8003106:	d827      	bhi.n	8003158 <IO004_EnableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 8003108:	7bfb      	ldrb	r3, [r7, #15]
 800310a:	f1a3 0308 	sub.w	r3, r3, #8
 800310e:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	687a      	ldr	r2, [r7, #4]
 8003116:	6852      	ldr	r2, [r2, #4]
 8003118:	6991      	ldr	r1, [r2, #24]
 800311a:	7bfa      	ldrb	r2, [r7, #15]
 800311c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003120:	f102 0203 	add.w	r2, r2, #3
 8003124:	f04f 001f 	mov.w	r0, #31
 8003128:	fa00 f202 	lsl.w	r2, r0, r2
 800312c:	ea6f 0202 	mvn.w	r2, r2
 8003130:	400a      	ands	r2, r1
 8003132:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	687a      	ldr	r2, [r7, #4]
 800313a:	6852      	ldr	r2, [r2, #4]
 800313c:	6991      	ldr	r1, [r2, #24]
 800313e:	78fa      	ldrb	r2, [r7, #3]
 8003140:	f002 001f 	and.w	r0, r2, #31
 8003144:	7bfa      	ldrb	r2, [r7, #15]
 8003146:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800314a:	f102 0203 	add.w	r2, r2, #3
 800314e:	fa00 f202 	lsl.w	r2, r0, r2
 8003152:	430a      	orrs	r2, r1
 8003154:	619a      	str	r2, [r3, #24]
 8003156:	e02c      	b.n	80031b2 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8003158:	7bfb      	ldrb	r3, [r7, #15]
 800315a:	2b0b      	cmp	r3, #11
 800315c:	d929      	bls.n	80031b2 <IO004_EnableOutputDriver+0x172>
 800315e:	7bfb      	ldrb	r3, [r7, #15]
 8003160:	2b0f      	cmp	r3, #15
 8003162:	d826      	bhi.n	80031b2 <IO004_EnableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 8003164:	7bfb      	ldrb	r3, [r7, #15]
 8003166:	f1a3 030c 	sub.w	r3, r3, #12
 800316a:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	687a      	ldr	r2, [r7, #4]
 8003172:	6852      	ldr	r2, [r2, #4]
 8003174:	69d1      	ldr	r1, [r2, #28]
 8003176:	7bfa      	ldrb	r2, [r7, #15]
 8003178:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800317c:	f102 0203 	add.w	r2, r2, #3
 8003180:	f04f 001f 	mov.w	r0, #31
 8003184:	fa00 f202 	lsl.w	r2, r0, r2
 8003188:	ea6f 0202 	mvn.w	r2, r2
 800318c:	400a      	ands	r2, r1
 800318e:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	687a      	ldr	r2, [r7, #4]
 8003196:	6852      	ldr	r2, [r2, #4]
 8003198:	69d1      	ldr	r1, [r2, #28]
 800319a:	78fa      	ldrb	r2, [r7, #3]
 800319c:	f002 001f 	and.w	r0, r2, #31
 80031a0:	7bfa      	ldrb	r2, [r7, #15]
 80031a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80031a6:	f102 0203 	add.w	r2, r2, #3
 80031aa:	fa00 f202 	lsl.w	r2, r0, r2
 80031ae:	430a      	orrs	r2, r1
 80031b0:	61da      	str	r2, [r3, #28]
  }
  else
  {
	  /*Not supposed to be here */
  }
}
 80031b2:	f107 0714 	add.w	r7, r7, #20
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bc80      	pop	{r7}
 80031ba:	4770      	bx	lr

080031bc <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031bc:	b480      	push	{r7}
 80031be:	b085      	sub	sp, #20
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	f003 0307 	and.w	r3, r3, #7
 80031ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031cc:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80031d0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 80031d8:	68ba      	ldr	r2, [r7, #8]
 80031da:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031de:	4013      	ands	r3, r2
 80031e0:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	ea4f 2203 	mov.w	r2, r3, lsl #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 80031ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80031f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031f4:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 80031f6:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80031fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80031fe:	68ba      	ldr	r2, [r7, #8]
 8003200:	60da      	str	r2, [r3, #12]
}
 8003202:	f107 0714 	add.w	r7, r7, #20
 8003206:	46bd      	mov	sp, r7
 8003208:	bc80      	pop	{r7}
 800320a:	4770      	bx	lr

0800320c <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	af00      	add	r7, sp, #0
          
    //  NVIC Priority Grouping
    NVIC_SetPriorityGrouping(1);
 8003210:	f04f 0001 	mov.w	r0, #1
 8003214:	f7ff ffd2 	bl	80031bc <NVIC_SetPriorityGrouping>

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
 8003218:	f000 f88c 	bl	8003334 <DAVE_MUX_PreInit>
	//  Initialization of app 'IO004'		     
	IO004_Init();
 800321c:	f7ff fdba 	bl	8002d94 <IO004_Init>
	 
	//  Initialization of app 'CLK001'		     
	CLK001_Init();
 8003220:	f000 fb0e 	bl	8003840 <CLK001_Init>
	 
	//  Initialization of app 'UART001'		     
	UART001_Init();
 8003224:	f7fe fdec 	bl	8001e00 <UART001_Init>
	 
	//  Initialization of app 'SYSTM001'		     
	SYSTM001_Init();
 8003228:	f7ff fae6 	bl	80027f8 <SYSTM001_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
 800322c:	f000 f808 	bl	8003240 <DAVE_MUX_Init>
} //  End of function DAVE_Init
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop

08003234 <SystemInit_DAVE3>:
// @Parameters    None
//
//****************************************************************************

void SystemInit_DAVE3(void)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	af00      	add	r7, sp, #0
	// CLK Initialisation
	CLK001_Init();
 8003238:	f000 fb02 	bl	8003840 <CLK001_Init>
} //  End of function SystemInit_DAVE3
 800323c:	bd80      	pop	{r7, pc}
 800323e:	bf00      	nop

08003240 <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
 8003240:	b480      	push	{r7}
 8003242:	b087      	sub	sp, #28
 8003244:	af00      	add	r7, sp, #0
//********* MODULE USIC CONFIGURATIONS *************************	        
        
           
   /* Disable mode before configuring all USIC registers to avoid unintended edges */   
      /* Variable to store the CCR_MODE values for various USIC channels */ 
      uint32_t UsicCcrMode[6] = {0};
 8003246:	463b      	mov	r3, r7
 8003248:	f04f 0200 	mov.w	r2, #0
 800324c:	601a      	str	r2, [r3, #0]
 800324e:	f103 0304 	add.w	r3, r3, #4
 8003252:	f04f 0200 	mov.w	r2, #0
 8003256:	601a      	str	r2, [r3, #0]
 8003258:	f103 0304 	add.w	r3, r3, #4
 800325c:	f04f 0200 	mov.w	r2, #0
 8003260:	601a      	str	r2, [r3, #0]
 8003262:	f103 0304 	add.w	r3, r3, #4
 8003266:	f04f 0200 	mov.w	r2, #0
 800326a:	601a      	str	r2, [r3, #0]
 800326c:	f103 0304 	add.w	r3, r3, #4
 8003270:	f04f 0200 	mov.w	r2, #0
 8003274:	601a      	str	r2, [r3, #0]
 8003276:	f103 0304 	add.w	r3, r3, #4
 800327a:	f04f 0200 	mov.w	r2, #0
 800327e:	601a      	str	r2, [r3, #0]
 8003280:	f103 0304 	add.w	r3, r3, #4
                 
    UsicCcrMode[2] |= (uint32_t) RD_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);   
 8003284:	68ba      	ldr	r2, [r7, #8]
 8003286:	f04f 0300 	mov.w	r3, #0
 800328a:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800328e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003290:	f003 030f 	and.w	r3, r3, #15
 8003294:	4313      	orrs	r3, r2
 8003296:	60bb      	str	r3, [r7, #8]
    WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 8003298:	f04f 0300 	mov.w	r3, #0
 800329c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80032a0:	f04f 0200 	mov.w	r2, #0
 80032a4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80032a8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80032aa:	f022 020f 	bic.w	r2, r2, #15
 80032ae:	641a      	str	r2, [r3, #64]	; 0x40
   /*USIC 0 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         						
   /*USIC 1 Channel 0 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
            
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC1_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x06000000);		/*    DPTR = 0,  SIZE = 6 */ 
 80032b0:	f04f 0300 	mov.w	r3, #0
 80032b4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80032b8:	f04f 0200 	mov.w	r2, #0
 80032bc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80032c0:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 80032c4:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80032c8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80032cc:	f042 62c0 	orr.w	r2, r2, #100663296	; 0x6000000
 80032d0:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   /*USIC 2 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         
  
  /* Enable mode after configuring all USIC registers to avoid unintended edges */  
              
   WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[2]);
 80032d4:	f04f 0300 	mov.w	r3, #0
 80032d8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80032dc:	68ba      	ldr	r2, [r7, #8]
 80032de:	f002 010f 	and.w	r1, r2, #15
 80032e2:	f04f 0200 	mov.w	r2, #0
 80032e6:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80032ea:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80032ec:	f022 020f 	bic.w	r2, r2, #15
 80032f0:	430a      	orrs	r2, r1
 80032f2:	641a      	str	r2, [r3, #64]	; 0x40
   	 
            	         
                                          

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT0->IOCR4, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x12U);                /*P0.5 : PORT0_IOCR4_PC5_PCR and PORT0_IOCR4_PC5_OE */					   
 80032f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80032f8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80032fc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003300:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8003304:	6952      	ldr	r2, [r2, #20]
 8003306:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 800330a:	f442 4210 	orr.w	r2, r2, #36864	; 0x9000
 800330e:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT5->IOCR4, PORT_IOCR_PC3_OE_Msk, PORT_IOCR_PC3_OE_Pos, PORT_IOCR_OE1);                /*    P5.7 : PORT5_IOCR4_PC7_OE */					   
 8003310:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8003314:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8003318:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 800331c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8003320:	6952      	ldr	r2, [r2, #20]
 8003322:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003326:	615a      	str	r2, [r3, #20]
					      
}
 8003328:	f107 071c 	add.w	r7, r7, #28
 800332c:	46bd      	mov	sp, r7
 800332e:	bc80      	pop	{r7}
 8003330:	4770      	bx	lr
 8003332:	bf00      	nop

08003334 <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{            
 8003334:	b480      	push	{r7}
 8003336:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                   
}
 8003338:	46bd      	mov	sp, r7
 800333a:	bc80      	pop	{r7}
 800333c:	4770      	bx	lr
 800333e:	bf00      	nop

08003340 <CLK001_Delay>:
  * @note   -  
  * @param  number of loops
  * @retval None
  */
static void CLK001_Delay(uint32_t time_1)
{
 8003340:	b480      	push	{r7}
 8003342:	b085      	sub	sp, #20
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;
  for(i=0UL; i < time_1;i++)
 8003348:	f04f 0300 	mov.w	r3, #0
 800334c:	60fb      	str	r3, [r7, #12]
 800334e:	e007      	b.n	8003360 <CLK001_Delay+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8003350:	bf00      	nop
 8003352:	bf00      	nop
 8003354:	bf00      	nop
 8003356:	bf00      	nop
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f103 0301 	add.w	r3, r3, #1
 800335e:	60fb      	str	r3, [r7, #12]
 8003360:	68fa      	ldr	r2, [r7, #12]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	429a      	cmp	r2, r3
 8003366:	d3f3      	bcc.n	8003350 <CLK001_Delay+0x10>
  {
    __NOP();__NOP();__NOP();__NOP();
  }
}
 8003368:	f107 0714 	add.w	r7, r7, #20
 800336c:	46bd      	mov	sp, r7
 800336e:	bc80      	pop	{r7}
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop

08003374 <CLK001_SysClk_Valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Valid(void)
{
 8003374:	b480      	push	{r7}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
  uint32_t MAIN_clock_status = 1UL;
 800337a:	f04f 0301 	mov.w	r3, #1
 800337e:	607b      	str	r3, [r7, #4]

  /* check if PLL is switched on */
  if((SCU_PLL->PLLCON0 & (SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8003380:	f244 7310 	movw	r3, #18192	; 0x4710
 8003384:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003388:	685a      	ldr	r2, [r3, #4]
 800338a:	f04f 0302 	mov.w	r3, #2
 800338e:	f2c0 0301 	movt	r3, #1
 8003392:	4013      	ands	r3, r2
 8003394:	2b00      	cmp	r3, #0
 8003396:	d002      	beq.n	800339e <CLK001_SysClk_Valid+0x2a>
      SCU_PLL_PLLCON0_PLLPWD_Msk))!= 0UL)
  {
    MAIN_clock_status=0UL;
 8003398:	f04f 0300 	mov.w	r3, #0
 800339c:	607b      	str	r3, [r7, #4]
  }
  return(MAIN_clock_status);
 800339e:	687b      	ldr	r3, [r7, #4]
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	f107 070c 	add.w	r7, r7, #12
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bc80      	pop	{r7}
 80033aa:	4770      	bx	lr

080033ac <CLK001_BackupClkTrim>:

static void CLK001_BackupClkTrim (void)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	af00      	add	r7, sp, #0
  #if ((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC) && \
       (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_FOSI))
  {
    /* check if HIB Domain enabled  */
    if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 80033b0:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 80033b4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0301 	and.w	r3, r3, #1
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d10b      	bne.n	80033da <CLK001_BackupClkTrim+0x2e>
    {
      /*enable Hibernate domain*/
      SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 80033c2:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 80033c6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80033ca:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 80033ce:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80033d2:	6852      	ldr	r2, [r2, #4]
 80033d4:	f042 0201 	orr.w	r2, r2, #1
 80033d8:	605a      	str	r2, [r3, #4]
    }

    /* check if HIB Domain is not in reset state  */
    if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 80033da:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80033de:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d00b      	beq.n	8003404 <CLK001_BackupClkTrim+0x58>
    {
	    /*de-assert hibernate reset*/
      SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 80033ec:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80033f0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80033f4:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 80033f8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80033fc:	6892      	ldr	r2, [r2, #8]
 80033fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003402:	609a      	str	r2, [r3, #8]
    }

    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8003404:	f244 7310 	movw	r3, #18192	; 0x4710
 8003408:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800340c:	f244 7210 	movw	r2, #18192	; 0x4710
 8003410:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003414:	6852      	ldr	r2, [r2, #4]
 8003416:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800341a:	605a      	str	r2, [r3, #4]
    /*insert ~50us delay @ maximum back up clock freq */
    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 800341c:	f04f 0064 	mov.w	r0, #100	; 0x64
 8003420:	f7ff ff8e 	bl	8003340 <CLK001_Delay>
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8003424:	f244 7310 	movw	r3, #18192	; 0x4710
 8003428:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800342c:	f244 7210 	movw	r2, #18192	; 0x4710
 8003430:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003434:	6852      	ldr	r2, [r2, #4]
 8003436:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800343a:	605a      	str	r2, [r3, #4]
  #else /*trimming option is factory trimming*/
  {
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
  }
  #endif /*end of trimming options*/
}
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop

08003440 <CLK001_SetMainPLLClkSrc>:

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
static uint32_t CLK001_SetMainPLLClkSrc(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b082      	sub	sp, #8
 8003444:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8003446:	f04f 0301 	mov.w	r3, #1
 800344a:	607b      	str	r3, [r7, #4]
       (CLK001_PLL_CLOCK_INPUT != CLK001_CLOCK_BACK_UP_CLOCK)))
    uint32_t timeout_count;
  #endif
  
  /* enable PLL first */
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 800344c:	f244 7310 	movw	r3, #18192	; 0x4710
 8003450:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003454:	f244 7210 	movw	r2, #18192	; 0x4710
 8003458:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800345c:	6852      	ldr	r2, [r2, #4]
 800345e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003462:	f022 0202 	bic.w	r2, r2, #2
 8003466:	605a      	str	r2, [r3, #4]
  {
    /************************************************************************/
    /*    Use external crystal or digital input for PLL clock input         */
    /************************************************************************/ 
    /* Enable OSC_HP if not already on */
    if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 8003468:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 800346c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003476:	2b00      	cmp	r3, #0
 8003478:	d054      	beq.n	8003524 <CLK001_SetMainPLLClkSrc+0xe4>
        ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
    {
      /*The OSC HP mode is guaranteed to  be = 11b at this point
       * so we can just clear the bit(s) as per the selected mode
       */
      SCU_OSC->OSCHPCTRL &= (((uint32_t)(~SCU_OSC_OSCHPCTRL_MODE_Msk)) | 
 800347a:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 800347e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003482:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8003486:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800348a:	6852      	ldr	r2, [r2, #4]
 800348c:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8003490:	605a      	str	r2, [r3, #4]
           ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));

      /* setup OSC WDG divider - at this point the bitfield would be 0
         hence we can OR with the desired value*/
      SCU_OSC->OSCHPCTRL |= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY /
 8003492:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8003496:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800349a:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 800349e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80034a2:	6852      	ldr	r2, [r2, #4]
 80034a4:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 80034a8:	605a      	str	r2, [r3, #4]
                     CLK001_SOSCWDG_FREF)-1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
      /* select external OSC as PLL input */
      SCU_PLL->PLLCON2 &= (uint32_t)~SCU_PLL_PLLCON2_PINSEL_Msk;
 80034aa:	f244 7310 	movw	r3, #18192	; 0x4710
 80034ae:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80034b2:	f244 7210 	movw	r2, #18192	; 0x4710
 80034b6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80034ba:	68d2      	ldr	r2, [r2, #12]
 80034bc:	f022 0201 	bic.w	r2, r2, #1
 80034c0:	60da      	str	r2, [r3, #12]
      /* restart OSC Watchdog */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 80034c2:	f244 7310 	movw	r3, #18192	; 0x4710
 80034c6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80034ca:	f244 7210 	movw	r2, #18192	; 0x4710
 80034ce:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80034d2:	6852      	ldr	r2, [r2, #4]
 80034d4:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80034d8:	605a      	str	r2, [r3, #4]

      /* approximate loop count for 150ms @ max untrimmed Backup clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS; 
 80034da:	f244 6350 	movw	r3, #18000	; 0x4650
 80034de:	603b      	str	r3, [r7, #0]
      do 
      {
        /* time out after ~150ms  */
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);
 80034e0:	f04f 000a 	mov.w	r0, #10
 80034e4:	f7ff ff2c 	bl	8003340 <CLK001_Delay>
        timeout_count--;
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80034ee:	603b      	str	r3, [r7, #0]
      }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 80034f0:	f244 7310 	movw	r3, #18192	; 0x4710
 80034f4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f403 7360 	and.w	r3, r3, #896	; 0x380
                CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 80034fe:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8003502:	d002      	beq.n	800350a <CLK001_SetMainPLLClkSrc+0xca>
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d1ea      	bne.n	80034e0 <CLK001_SetMainPLLClkSrc+0xa0>

      if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 800350a:	f244 7310 	movw	r3, #18192	; 0x4710
 800350e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8003518:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 800351c:	d002      	beq.n	8003524 <CLK001_SetMainPLLClkSrc+0xe4>
            CLK001_PLLSTAT_OSC_USABLE_MASK)
      {
        /* Return Error */
      	Return_status = 0UL;
 800351e:	f04f 0300 	mov.w	r3, #0
 8003522:	607b      	str	r3, [r7, #4]
    /*select Backup Clock as input to PLL*/
    SCU_PLL->PLLCON2 |= (uint32_t)SCU_PLL_PLLCON2_PINSEL_Msk;
  }
  #endif /*end of PLL clock source check */

  return Return_status;
 8003524:	687b      	ldr	r3, [r7, #4]
}
 8003526:	4618      	mov	r0, r3
 8003528:	f107 0708 	add.w	r7, r7, #8
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}

08003530 <CLK001_ConfigMainPLL>:

static uint32_t CLK001_ConfigMainPLL (void)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b082      	sub	sp, #8
 8003534:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8003536:	f04f 0301 	mov.w	r3, #1
 800353a:	607b      	str	r3, [r7, #4]
  /*   Setup and lock the main PLL (PLL is in normal mode)                  */
  /**************************************************************************/
  #if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
       (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
  {
    if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 800353c:	f244 7310 	movw	r3, #18192	; 0x4710
 8003540:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f003 0304 	and.w	r3, r3, #4
 800354a:	2b00      	cmp	r3, #0
 800354c:	f040 8097 	bne.w	800367e <CLK001_ConfigMainPLL+0x14e>
      /* System is still running from Backup clock */ 
      /*Calculation for stepping*/
      #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\
          (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
      {
        VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 8003550:	f640 038c 	movw	r3, #2188	; 0x88c
 8003554:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003558:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800355c:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8003560:	601a      	str	r2, [r3, #0]
      {
        VCO = (CLK001_CLOCK_BACK_UP/(CLK001_PLL_PDIV+1UL))*(CLK001_PLL_NDIV+1UL);
      }
      #endif /*End of PLL clock source check in normal mode*/

      stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1UL;
 8003562:	f640 038c 	movw	r3, #2188	; 0x88c
 8003566:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	f649 7381 	movw	r3, #40833	; 0x9f81
 8003570:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8003574:	fba3 1302 	umull	r1, r3, r3, r2
 8003578:	ea4f 5353 	mov.w	r3, r3, lsr #21
 800357c:	f103 32ff 	add.w	r2, r3, #4294967295
 8003580:	f640 0390 	movw	r3, #2192	; 0x890
 8003584:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003588:	601a      	str	r2, [r3, #0]
           
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 800358a:	f244 7310 	movw	r3, #18192	; 0x4710
 800358e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003592:	f244 7210 	movw	r2, #18192	; 0x4710
 8003596:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800359a:	6852      	ldr	r2, [r2, #4]
 800359c:	f042 0201 	orr.w	r2, r2, #1
 80035a0:	605a      	str	r2, [r3, #4]
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 80035a2:	f244 7310 	movw	r3, #18192	; 0x4710
 80035a6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80035aa:	f244 7210 	movw	r2, #18192	; 0x4710
 80035ae:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80035b2:	6852      	ldr	r2, [r2, #4]
 80035b4:	f042 0210 	orr.w	r2, r2, #16
 80035b8:	605a      	str	r2, [r3, #4]
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 80035ba:	f244 7310 	movw	r3, #18192	; 0x4710
 80035be:	f2c5 0300 	movt	r3, #20480	; 0x5000
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
 80035c2:	f640 0290 	movw	r2, #2192	; 0x890
 80035c6:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80035ca:	6812      	ldr	r2, [r2, #0]
 80035cc:	ea4f 4202 	mov.w	r2, r2, lsl #16
 80035d0:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 80035d4:	609a      	str	r2, [r3, #8]
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
               ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
      /* Set OSCDISCDIS */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80035d6:	f244 7310 	movw	r3, #18192	; 0x4710
 80035da:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80035de:	f244 7210 	movw	r2, #18192	; 0x4710
 80035e2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80035e6:	6852      	ldr	r2, [r2, #4]
 80035e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80035ec:	605a      	str	r2, [r3, #4]
      /* connect Oscillator to PLL */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 80035ee:	f244 7310 	movw	r3, #18192	; 0x4710
 80035f2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80035f6:	f244 7210 	movw	r2, #18192	; 0x4710
 80035fa:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80035fe:	6852      	ldr	r2, [r2, #4]
 8003600:	f022 0210 	bic.w	r2, r2, #16
 8003604:	605a      	str	r2, [r3, #4]
      /* restart PLL Lock detection */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 8003606:	f244 7310 	movw	r3, #18192	; 0x4710
 800360a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800360e:	f244 7210 	movw	r2, #18192	; 0x4710
 8003612:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003616:	6852      	ldr	r2, [r2, #4]
 8003618:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800361c:	605a      	str	r2, [r3, #4]
      /* wait for PLL Lock */
      /* Timeout for wait loop ~150ms */
      /*approximate loop count for 150ms @ Backup Clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS;
 800361e:	f244 6350 	movw	r3, #18000	; 0x4650
 8003622:	603b      	str	r3, [r7, #0]
      do
      {
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 8003624:	f04f 000a 	mov.w	r0, #10
 8003628:	f7ff fe8a 	bl	8003340 <CLK001_Delay>
        timeout_count--;
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	f103 33ff 	add.w	r3, r3, #4294967295
 8003632:	603b      	str	r3, [r7, #0]
      } while (((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8003634:	f244 7310 	movw	r3, #18192	; 0x4710
 8003638:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 0304 	and.w	r3, r3, #4
		             SCU_PLL_PLLSTAT_VCOLOCK_Msk)&& (timeout_count !=0UL));
 8003642:	2b00      	cmp	r3, #0
 8003644:	d102      	bne.n	800364c <CLK001_ConfigMainPLL+0x11c>
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d1eb      	bne.n	8003624 <CLK001_ConfigMainPLL+0xf4>

      if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)== 
 800364c:	f244 7310 	movw	r3, #18192	; 0x4710
 8003650:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 0304 	and.w	r3, r3, #4
 800365a:	2b00      	cmp	r3, #0
 800365c:	d00c      	beq.n	8003678 <CLK001_ConfigMainPLL+0x148>
           SCU_PLL_PLLSTAT_VCOLOCK_Msk)
      {
        /* Disable bypass- put PLL clock back */
        SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 800365e:	f244 7310 	movw	r3, #18192	; 0x4710
 8003662:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003666:	f244 7210 	movw	r2, #18192	; 0x4710
 800366a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800366e:	6852      	ldr	r2, [r2, #4]
 8003670:	f022 0201 	bic.w	r2, r2, #1
 8003674:	605a      	str	r2, [r3, #4]
 8003676:	e002      	b.n	800367e <CLK001_ConfigMainPLL+0x14e>
      }
      else
      {
        Return_status =0UL;
 8003678:	f04f 0300 	mov.w	r3, #0
 800367c:	607b      	str	r3, [r7, #4]
    /* Setup K1 divider for main PLL */
    SCU_PLL->PLLCON1 = CLK001_PLL_K1DIV;
  }
  #endif /*end of Prescaler mode settings*/

  return Return_status;
 800367e:	687b      	ldr	r3, [r7, #4]
}
 8003680:	4618      	mov	r0, r3
 8003682:	f107 0708 	add.w	r7, r7, #8
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}
 800368a:	bf00      	nop

0800368c <CLK001_FreqStepupMainPLL>:

static uint32_t CLK001_FreqStepupMainPLL(void)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b082      	sub	sp, #8
 8003690:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8003692:	f04f 0301 	mov.w	r3, #1
 8003696:	607b      	str	r3, [r7, #4]
	/***************************************************************************/
	#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
	     (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
	{
	  /* Reset OSCDISCDIS */
	  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8003698:	f244 7310 	movw	r3, #18192	; 0x4710
 800369c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80036a0:	f244 7210 	movw	r2, #18192	; 0x4710
 80036a4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80036a8:	6852      	ldr	r2, [r2, #4]
 80036aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80036ae:	605a      	str	r2, [r3, #4]

    #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)|| \
        (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
    {
      VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 80036b0:	f640 038c 	movw	r3, #2188	; 0x88c
 80036b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036b8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80036bc:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 80036c0:	601a      	str	r2, [r3, #0]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP2)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50s */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50us Backup clock*/
 80036c2:	f04f 0064 	mov.w	r0, #100	; 0x64
 80036c6:	f7ff fe3b 	bl	8003340 <CLK001_Delay>

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;
 80036ca:	f640 038c 	movw	r3, #2188	; 0x88c
 80036ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	ea4f 2213 	mov.w	r2, r3, lsr #8
 80036d8:	f245 43c7 	movw	r3, #21703	; 0x54c7
 80036dc:	f2c0 131e 	movt	r3, #286	; 0x11e
 80036e0:	fba3 1302 	umull	r1, r3, r3, r2
 80036e4:	ea4f 2393 	mov.w	r3, r3, lsr #10
 80036e8:	f103 32ff 	add.w	r2, r3, #4294967295
 80036ec:	f640 0390 	movw	r3, #2192	; 0x890
 80036f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036f4:	601a      	str	r2, [r3, #0]

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 80036f6:	f244 7310 	movw	r3, #18192	; 0x4710
 80036fa:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)|
 80036fe:	f640 0290 	movw	r2, #2192	; 0x890
 8003702:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003706:	6812      	ldr	r2, [r2, #0]
 8003708:	ea4f 4202 	mov.w	r2, r2, lsl #16
 800370c:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8003710:	609a      	str	r2, [r3, #8]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP3)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50us */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50?s @ 60MHz clock*/
 8003712:	f04f 0064 	mov.w	r0, #100	; 0x64
 8003716:	f7ff fe13 	bl	8003340 <CLK001_Delay>

	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;
 800371a:	f640 038c 	movw	r3, #2188	; 0x88c
 800371e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 8003728:	f24e 332f 	movw	r3, #58159	; 0xe32f
 800372c:	f2c0 03be 	movt	r3, #190	; 0xbe
 8003730:	fba3 1302 	umull	r1, r3, r3, r2
 8003734:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8003738:	f103 32ff 	add.w	r2, r3, #4294967295
 800373c:	f640 0390 	movw	r3, #2192	; 0x890
 8003740:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003744:	601a      	str	r2, [r3, #0]

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8003746:	f244 7310 	movw	r3, #18192	; 0x4710
 800374a:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
 800374e:	f640 0290 	movw	r2, #2192	; 0x890
 8003752:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003756:	6812      	ldr	r2, [r2, #0]
 8003758:	ea4f 4202 	mov.w	r2, r2, lsl #16
 800375c:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8003760:	609a      	str	r2, [r3, #8]
	  #endif /*end of check if PLL target frequency is more than 90 MHz*/

	  /*********************************************************/
	  /* Delay for next K2 step ~50s */
	  /*********************************************************/
    CLK001_Delay(CLK001_DELAY_CNT_50US_90MHZ); /*~50us @ 90 MHz clock*/
 8003762:	f04f 0096 	mov.w	r0, #150	; 0x96
 8003766:	f7ff fdeb 	bl	8003340 <CLK001_Delay>

    /* Setup Divider settings for main PLL */
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 800376a:	f244 7310 	movw	r3, #18192	; 0x4710
 800376e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003772:	f44f 521c 	mov.w	r2, #9984	; 0x2700
 8003776:	f2c0 0203 	movt	r2, #3
 800377a:	609a      	str	r2, [r3, #8]
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 800377c:	f244 7310 	movw	r3, #18192	; 0x4710
 8003780:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 800378a:	ea4f 6313 	mov.w	r3, r3, lsr #24
 800378e:	2b00      	cmp	r3, #0
 8003790:	d11e      	bne.n	80037d0 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 8003792:	f244 7310 	movw	r3, #18192	; 0x4710
 8003796:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 80037a0:	ea4f 2313 	mov.w	r3, r3, lsr #8
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 80037a4:	2b27      	cmp	r3, #39	; 0x27
 80037a6:	d113      	bne.n	80037d0 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 80037a8:	f244 7310 	movw	r3, #18192	; 0x4710
 80037ac:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d10a      	bne.n	80037d0 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
 80037ba:	f244 7310 	movw	r3, #18192	; 0x4710
 80037be:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80037c8:	ea4f 4313 	mov.w	r3, r3, lsr #16
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 80037cc:	2b03      	cmp	r3, #3
 80037ce:	d002      	beq.n	80037d6 <CLK001_FreqStepupMainPLL+0x14a>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
	  {
	    Return_status =0U;
 80037d0:	f04f 0300 	mov.w	r3, #0
 80037d4:	607b      	str	r3, [r7, #4]
	  }

	  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
	  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |
 80037d6:	f244 1360 	movw	r3, #16736	; 0x4160
 80037da:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80037de:	f04f 0205 	mov.w	r2, #5
 80037e2:	60da      	str	r2, [r3, #12]
	                      SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
	}/*end PLL frequency stepping...*/
	#endif /*end of PLL frequency stepping in case of PLL normal mode*/

  return Return_status;
 80037e4:	687b      	ldr	r3, [r7, #4]
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	f107 0708 	add.w	r7, r7, #8
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}

080037f0 <CLK001_SysClk_Init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Init(void)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b082      	sub	sp, #8
 80037f4:	af00      	add	r7, sp, #0
	uint32_t Return_status = 1UL;
 80037f6:	f04f 0301 	mov.w	r3, #1
 80037fa:	607b      	str	r3, [r7, #4]

  /*Back up clock trimming*/
  CLK001_BackupClkTrim();
 80037fc:	f7ff fdd6 	bl	80033ac <CLK001_BackupClkTrim>

  /*insert ~50us delay @ maximum back up clock freq after trimming is enabled*/
  CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8003800:	f04f 0064 	mov.w	r0, #100	; 0x64
 8003804:	f7ff fd9c 	bl	8003340 <CLK001_Delay>
  /*system clock = PLL */
  #else/*(CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)*/
  {
	/* Select PLL Clock source: External Crystal Oscillator or External Digital
	 Clock Backup Clock */
	Return_status = CLK001_SetMainPLLClkSrc();
 8003808:	f7ff fe1a 	bl	8003440 <CLK001_SetMainPLLClkSrc>
 800380c:	6078      	str	r0, [r7, #4]
	/* Configure a PLL clock */
	Return_status = CLK001_ConfigMainPLL();
 800380e:	f7ff fe8f 	bl	8003530 <CLK001_ConfigMainPLL>
 8003812:	6078      	str	r0, [r7, #4]

	/* Switch system clock to PLL */
    SCU_CLK->SYSCLKCR |=  (CLK001_CLOCK_SRC_PLL << SCU_CLK_SYSCLKCR_SYSSEL_Pos);
 8003814:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003818:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800381c:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8003820:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003824:	68d2      	ldr	r2, [r2, #12]
 8003826:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800382a:	60da      	str	r2, [r3, #12]
    #endif
  #endif

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
	  /* PLL frequency stepping...*/
  Return_status = CLK001_FreqStepupMainPLL();
 800382c:	f7ff ff2e 	bl	800368c <CLK001_FreqStepupMainPLL>
 8003830:	6078      	str	r0, [r7, #4]
#endif

  /*return success*/
  return Return_status;
 8003832:	687b      	ldr	r3, [r7, #4]
}
 8003834:	4618      	mov	r0, r3
 8003836:	f107 0708 	add.w	r7, r7, #8
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop

08003840 <CLK001_Init>:
  * @note   -  
  * @param  None
  * @retval None
  */
void CLK001_Init(void)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b082      	sub	sp, #8
 8003844:	af00      	add	r7, sp, #0
  uint32_t SysClkinitialized;
  SysClkinitialized = 0UL; /* Default Value */
 8003846:	f04f 0300 	mov.w	r3, #0
 800384a:	607b      	str	r3, [r7, #4]
  /*  Function to check the clock status based on UI configuration */
  if(CLK001_SysClk_Valid() == 0UL)
 800384c:	f7ff fd92 	bl	8003374 <CLK001_SysClk_Valid>
 8003850:	4603      	mov	r3, r0
 8003852:	2b00      	cmp	r3, #0
 8003854:	d105      	bne.n	8003862 <CLK001_Init+0x22>
  {   
    /*  Function to initialize the System Clock based on UI configuration */
	  SysClkinitialized |= CLK001_SysClk_Init();
 8003856:	f7ff ffcb 	bl	80037f0 <CLK001_SysClk_Init>
 800385a:	4603      	mov	r3, r0
 800385c:	687a      	ldr	r2, [r7, #4]
 800385e:	4313      	orrs	r3, r2
 8003860:	607b      	str	r3, [r7, #4]
    /*  Function to initialize the External clock pin */
    CLK001_ExtClk_Init();
  #endif

  /* Update the clock variable */
  SystemCoreClockUpdate();
 8003862:	f7fd facf 	bl	8000e04 <SystemCoreClockUpdate>
}
 8003866:	f107 0708 	add.w	r7, r7, #8
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}
 800386e:	bf00      	nop

08003870 <AllowPLLInitByStartup>:
 * loading.
 *
 * Return 0 to disallow CStart from performing clock tree setup.
 */
uint32_t AllowPLLInitByStartup(void)
{
 8003870:	b480      	push	{r7}
 8003872:	af00      	add	r7, sp, #0
	/*
	 * Let the CStart know that there is no more a need to perform clock tree
	 * initialization.
	 */
	return 0UL;
 8003874:	f04f 0300 	mov.w	r3, #0
}
 8003878:	4618      	mov	r0, r3
 800387a:	46bd      	mov	sp, r7
 800387c:	bc80      	pop	{r7}
 800387e:	4770      	bx	lr

08003880 <__libc_init_array>:
 8003880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003882:	4f20      	ldr	r7, [pc, #128]	; (8003904 <__libc_init_array+0x84>)
 8003884:	4c20      	ldr	r4, [pc, #128]	; (8003908 <__libc_init_array+0x88>)
 8003886:	1b38      	subs	r0, r7, r4
 8003888:	1087      	asrs	r7, r0, #2
 800388a:	d017      	beq.n	80038bc <__libc_init_array+0x3c>
 800388c:	1e7a      	subs	r2, r7, #1
 800388e:	6823      	ldr	r3, [r4, #0]
 8003890:	2501      	movs	r5, #1
 8003892:	f002 0601 	and.w	r6, r2, #1
 8003896:	4798      	blx	r3
 8003898:	42af      	cmp	r7, r5
 800389a:	d00f      	beq.n	80038bc <__libc_init_array+0x3c>
 800389c:	b12e      	cbz	r6, 80038aa <__libc_init_array+0x2a>
 800389e:	f854 1f04 	ldr.w	r1, [r4, #4]!
 80038a2:	2502      	movs	r5, #2
 80038a4:	4788      	blx	r1
 80038a6:	42af      	cmp	r7, r5
 80038a8:	d008      	beq.n	80038bc <__libc_init_array+0x3c>
 80038aa:	6860      	ldr	r0, [r4, #4]
 80038ac:	4780      	blx	r0
 80038ae:	3502      	adds	r5, #2
 80038b0:	68a2      	ldr	r2, [r4, #8]
 80038b2:	1d26      	adds	r6, r4, #4
 80038b4:	4790      	blx	r2
 80038b6:	3408      	adds	r4, #8
 80038b8:	42af      	cmp	r7, r5
 80038ba:	d1f6      	bne.n	80038aa <__libc_init_array+0x2a>
 80038bc:	4f13      	ldr	r7, [pc, #76]	; (800390c <__libc_init_array+0x8c>)
 80038be:	4c14      	ldr	r4, [pc, #80]	; (8003910 <__libc_init_array+0x90>)
 80038c0:	f7fd feaa 	bl	8001618 <_init>
 80038c4:	1b3b      	subs	r3, r7, r4
 80038c6:	109f      	asrs	r7, r3, #2
 80038c8:	d018      	beq.n	80038fc <__libc_init_array+0x7c>
 80038ca:	1e7d      	subs	r5, r7, #1
 80038cc:	6821      	ldr	r1, [r4, #0]
 80038ce:	f005 0601 	and.w	r6, r5, #1
 80038d2:	2501      	movs	r5, #1
 80038d4:	4788      	blx	r1
 80038d6:	42af      	cmp	r7, r5
 80038d8:	d011      	beq.n	80038fe <__libc_init_array+0x7e>
 80038da:	b12e      	cbz	r6, 80038e8 <__libc_init_array+0x68>
 80038dc:	f854 0f04 	ldr.w	r0, [r4, #4]!
 80038e0:	2502      	movs	r5, #2
 80038e2:	4780      	blx	r0
 80038e4:	42af      	cmp	r7, r5
 80038e6:	d00b      	beq.n	8003900 <__libc_init_array+0x80>
 80038e8:	6862      	ldr	r2, [r4, #4]
 80038ea:	4790      	blx	r2
 80038ec:	3502      	adds	r5, #2
 80038ee:	68a3      	ldr	r3, [r4, #8]
 80038f0:	1d26      	adds	r6, r4, #4
 80038f2:	4798      	blx	r3
 80038f4:	3408      	adds	r4, #8
 80038f6:	42af      	cmp	r7, r5
 80038f8:	d1f6      	bne.n	80038e8 <__libc_init_array+0x68>
 80038fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003900:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003902:	bf00      	nop
 8003904:	08004f3c 	.word	0x08004f3c
 8003908:	08004f3c 	.word	0x08004f3c
 800390c:	08004f3c 	.word	0x08004f3c
 8003910:	08004f3c 	.word	0x08004f3c

08003914 <malloc>:
 8003914:	f640 0350 	movw	r3, #2128	; 0x850
 8003918:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800391c:	4601      	mov	r1, r0
 800391e:	6818      	ldr	r0, [r3, #0]
 8003920:	f000 b808 	b.w	8003934 <_malloc_r>

08003924 <free>:
 8003924:	f640 0350 	movw	r3, #2128	; 0x850
 8003928:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800392c:	4601      	mov	r1, r0
 800392e:	6818      	ldr	r0, [r3, #0]
 8003930:	f001 b8b0 	b.w	8004a94 <_free_r>

08003934 <_malloc_r>:
 8003934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003938:	f101 050b 	add.w	r5, r1, #11
 800393c:	2d16      	cmp	r5, #22
 800393e:	b083      	sub	sp, #12
 8003940:	4606      	mov	r6, r0
 8003942:	d927      	bls.n	8003994 <_malloc_r+0x60>
 8003944:	f035 0507 	bics.w	r5, r5, #7
 8003948:	d427      	bmi.n	800399a <_malloc_r+0x66>
 800394a:	42a9      	cmp	r1, r5
 800394c:	d825      	bhi.n	800399a <_malloc_r+0x66>
 800394e:	4630      	mov	r0, r6
 8003950:	f000 fb40 	bl	8003fd4 <__malloc_lock>
 8003954:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 8003958:	d223      	bcs.n	80039a2 <_malloc_r+0x6e>
 800395a:	4fba      	ldr	r7, [pc, #744]	; (8003c44 <_malloc_r+0x310>)
 800395c:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
 8003960:	eb07 02cc 	add.w	r2, r7, ip, lsl #3
 8003964:	68d4      	ldr	r4, [r2, #12]
 8003966:	4294      	cmp	r4, r2
 8003968:	f000 81de 	beq.w	8003d28 <_malloc_r+0x3f4>
 800396c:	6863      	ldr	r3, [r4, #4]
 800396e:	68e2      	ldr	r2, [r4, #12]
 8003970:	68a1      	ldr	r1, [r4, #8]
 8003972:	f023 0003 	bic.w	r0, r3, #3
 8003976:	1823      	adds	r3, r4, r0
 8003978:	60ca      	str	r2, [r1, #12]
 800397a:	6858      	ldr	r0, [r3, #4]
 800397c:	6091      	str	r1, [r2, #8]
 800397e:	f040 0201 	orr.w	r2, r0, #1
 8003982:	605a      	str	r2, [r3, #4]
 8003984:	4630      	mov	r0, r6
 8003986:	f000 fb27 	bl	8003fd8 <__malloc_unlock>
 800398a:	3408      	adds	r4, #8
 800398c:	4620      	mov	r0, r4
 800398e:	b003      	add	sp, #12
 8003990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003994:	2510      	movs	r5, #16
 8003996:	42a9      	cmp	r1, r5
 8003998:	d9d9      	bls.n	800394e <_malloc_r+0x1a>
 800399a:	240c      	movs	r4, #12
 800399c:	6034      	str	r4, [r6, #0]
 800399e:	2400      	movs	r4, #0
 80039a0:	e7f4      	b.n	800398c <_malloc_r+0x58>
 80039a2:	ea5f 2c55 	movs.w	ip, r5, lsr #9
 80039a6:	f000 808b 	beq.w	8003ac0 <_malloc_r+0x18c>
 80039aa:	f1bc 0f04 	cmp.w	ip, #4
 80039ae:	f200 8155 	bhi.w	8003c5c <_malloc_r+0x328>
 80039b2:	ea4f 1795 	mov.w	r7, r5, lsr #6
 80039b6:	f107 0e38 	add.w	lr, r7, #56	; 0x38
 80039ba:	ea4f 014e 	mov.w	r1, lr, lsl #1
 80039be:	4fa1      	ldr	r7, [pc, #644]	; (8003c44 <_malloc_r+0x310>)
 80039c0:	eb07 0181 	add.w	r1, r7, r1, lsl #2
 80039c4:	68cc      	ldr	r4, [r1, #12]
 80039c6:	42a1      	cmp	r1, r4
 80039c8:	d105      	bne.n	80039d6 <_malloc_r+0xa2>
 80039ca:	e00c      	b.n	80039e6 <_malloc_r+0xb2>
 80039cc:	2a00      	cmp	r2, #0
 80039ce:	da7c      	bge.n	8003aca <_malloc_r+0x196>
 80039d0:	68e4      	ldr	r4, [r4, #12]
 80039d2:	42a1      	cmp	r1, r4
 80039d4:	d007      	beq.n	80039e6 <_malloc_r+0xb2>
 80039d6:	6863      	ldr	r3, [r4, #4]
 80039d8:	f023 0003 	bic.w	r0, r3, #3
 80039dc:	1b42      	subs	r2, r0, r5
 80039de:	2a0f      	cmp	r2, #15
 80039e0:	ddf4      	ble.n	80039cc <_malloc_r+0x98>
 80039e2:	f10e 3eff 	add.w	lr, lr, #4294967295
 80039e6:	f10e 0c01 	add.w	ip, lr, #1
 80039ea:	4b96      	ldr	r3, [pc, #600]	; (8003c44 <_malloc_r+0x310>)
 80039ec:	693c      	ldr	r4, [r7, #16]
 80039ee:	f103 0e08 	add.w	lr, r3, #8
 80039f2:	4574      	cmp	r4, lr
 80039f4:	f000 8175 	beq.w	8003ce2 <_malloc_r+0x3ae>
 80039f8:	6861      	ldr	r1, [r4, #4]
 80039fa:	f021 0103 	bic.w	r1, r1, #3
 80039fe:	1b4a      	subs	r2, r1, r5
 8003a00:	2a0f      	cmp	r2, #15
 8003a02:	f300 815b 	bgt.w	8003cbc <_malloc_r+0x388>
 8003a06:	2a00      	cmp	r2, #0
 8003a08:	f8c3 e014 	str.w	lr, [r3, #20]
 8003a0c:	f8c3 e010 	str.w	lr, [r3, #16]
 8003a10:	da69      	bge.n	8003ae6 <_malloc_r+0x1b2>
 8003a12:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8003a16:	f080 812f 	bcs.w	8003c78 <_malloc_r+0x344>
 8003a1a:	08ca      	lsrs	r2, r1, #3
 8003a1c:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
 8003a20:	f04f 0901 	mov.w	r9, #1
 8003a24:	1092      	asrs	r2, r2, #2
 8003a26:	fa09 f902 	lsl.w	r9, r9, r2
 8003a2a:	685a      	ldr	r2, [r3, #4]
 8003a2c:	6888      	ldr	r0, [r1, #8]
 8003a2e:	60e1      	str	r1, [r4, #12]
 8003a30:	ea49 0902 	orr.w	r9, r9, r2
 8003a34:	60a0      	str	r0, [r4, #8]
 8003a36:	f8c3 9004 	str.w	r9, [r3, #4]
 8003a3a:	608c      	str	r4, [r1, #8]
 8003a3c:	60c4      	str	r4, [r0, #12]
 8003a3e:	2001      	movs	r0, #1
 8003a40:	ea4f 04ac 	mov.w	r4, ip, asr #2
 8003a44:	fa00 f004 	lsl.w	r0, r0, r4
 8003a48:	4548      	cmp	r0, r9
 8003a4a:	d856      	bhi.n	8003afa <_malloc_r+0x1c6>
 8003a4c:	ea19 0f00 	tst.w	r9, r0
 8003a50:	d107      	bne.n	8003a62 <_malloc_r+0x12e>
 8003a52:	f02c 0c03 	bic.w	ip, ip, #3
 8003a56:	0040      	lsls	r0, r0, #1
 8003a58:	ea19 0f00 	tst.w	r9, r0
 8003a5c:	f10c 0c04 	add.w	ip, ip, #4
 8003a60:	d0f9      	beq.n	8003a56 <_malloc_r+0x122>
 8003a62:	eb07 09cc 	add.w	r9, r7, ip, lsl #3
 8003a66:	464c      	mov	r4, r9
 8003a68:	46e0      	mov	r8, ip
 8003a6a:	68e3      	ldr	r3, [r4, #12]
 8003a6c:	429c      	cmp	r4, r3
 8003a6e:	d107      	bne.n	8003a80 <_malloc_r+0x14c>
 8003a70:	e13a      	b.n	8003ce8 <_malloc_r+0x3b4>
 8003a72:	2a00      	cmp	r2, #0
 8003a74:	f280 8162 	bge.w	8003d3c <_malloc_r+0x408>
 8003a78:	68db      	ldr	r3, [r3, #12]
 8003a7a:	429c      	cmp	r4, r3
 8003a7c:	f000 8134 	beq.w	8003ce8 <_malloc_r+0x3b4>
 8003a80:	6859      	ldr	r1, [r3, #4]
 8003a82:	f021 0103 	bic.w	r1, r1, #3
 8003a86:	1b4a      	subs	r2, r1, r5
 8003a88:	2a0f      	cmp	r2, #15
 8003a8a:	ddf2      	ble.n	8003a72 <_malloc_r+0x13e>
 8003a8c:	461c      	mov	r4, r3
 8003a8e:	1959      	adds	r1, r3, r5
 8003a90:	68d8      	ldr	r0, [r3, #12]
 8003a92:	f854 cf08 	ldr.w	ip, [r4, #8]!
 8003a96:	508a      	str	r2, [r1, r2]
 8003a98:	f045 0501 	orr.w	r5, r5, #1
 8003a9c:	f042 0201 	orr.w	r2, r2, #1
 8003aa0:	f8cc 000c 	str.w	r0, [ip, #12]
 8003aa4:	f8c0 c008 	str.w	ip, [r0, #8]
 8003aa8:	605d      	str	r5, [r3, #4]
 8003aaa:	6179      	str	r1, [r7, #20]
 8003aac:	6139      	str	r1, [r7, #16]
 8003aae:	f8c1 e00c 	str.w	lr, [r1, #12]
 8003ab2:	f8c1 e008 	str.w	lr, [r1, #8]
 8003ab6:	604a      	str	r2, [r1, #4]
 8003ab8:	4630      	mov	r0, r6
 8003aba:	f000 fa8d 	bl	8003fd8 <__malloc_unlock>
 8003abe:	e765      	b.n	800398c <_malloc_r+0x58>
 8003ac0:	ea4f 0ed5 	mov.w	lr, r5, lsr #3
 8003ac4:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8003ac8:	e779      	b.n	80039be <_malloc_r+0x8a>
 8003aca:	1822      	adds	r2, r4, r0
 8003acc:	68e3      	ldr	r3, [r4, #12]
 8003ace:	6850      	ldr	r0, [r2, #4]
 8003ad0:	68a1      	ldr	r1, [r4, #8]
 8003ad2:	f040 0001 	orr.w	r0, r0, #1
 8003ad6:	6050      	str	r0, [r2, #4]
 8003ad8:	60cb      	str	r3, [r1, #12]
 8003ada:	6099      	str	r1, [r3, #8]
 8003adc:	4630      	mov	r0, r6
 8003ade:	f000 fa7b 	bl	8003fd8 <__malloc_unlock>
 8003ae2:	3408      	adds	r4, #8
 8003ae4:	e752      	b.n	800398c <_malloc_r+0x58>
 8003ae6:	1861      	adds	r1, r4, r1
 8003ae8:	4630      	mov	r0, r6
 8003aea:	684b      	ldr	r3, [r1, #4]
 8003aec:	f043 0201 	orr.w	r2, r3, #1
 8003af0:	604a      	str	r2, [r1, #4]
 8003af2:	f000 fa71 	bl	8003fd8 <__malloc_unlock>
 8003af6:	3408      	adds	r4, #8
 8003af8:	e748      	b.n	800398c <_malloc_r+0x58>
 8003afa:	68bc      	ldr	r4, [r7, #8]
 8003afc:	6860      	ldr	r0, [r4, #4]
 8003afe:	f020 0903 	bic.w	r9, r0, #3
 8003b02:	45a9      	cmp	r9, r5
 8003b04:	d304      	bcc.n	8003b10 <_malloc_r+0x1dc>
 8003b06:	ebc5 0309 	rsb	r3, r5, r9
 8003b0a:	2b0f      	cmp	r3, #15
 8003b0c:	f300 808d 	bgt.w	8003c2a <_malloc_r+0x2f6>
 8003b10:	4a4d      	ldr	r2, [pc, #308]	; (8003c48 <_malloc_r+0x314>)
 8003b12:	4b4e      	ldr	r3, [pc, #312]	; (8003c4c <_malloc_r+0x318>)
 8003b14:	6811      	ldr	r1, [r2, #0]
 8003b16:	6818      	ldr	r0, [r3, #0]
 8003b18:	3101      	adds	r1, #1
 8003b1a:	eb04 0b09 	add.w	fp, r4, r9
 8003b1e:	eb05 0300 	add.w	r3, r5, r0
 8003b22:	f000 815a 	beq.w	8003dda <_malloc_r+0x4a6>
 8003b26:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 8003b2a:	300f      	adds	r0, #15
 8003b2c:	f420 617f 	bic.w	r1, r0, #4080	; 0xff0
 8003b30:	f021 0c0f 	bic.w	ip, r1, #15
 8003b34:	4661      	mov	r1, ip
 8003b36:	4630      	mov	r0, r6
 8003b38:	e88d 1004 	stmia.w	sp, {r2, ip}
 8003b3c:	f000 fa4e 	bl	8003fdc <_sbrk_r>
 8003b40:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003b44:	4680      	mov	r8, r0
 8003b46:	e89d 1004 	ldmia.w	sp, {r2, ip}
 8003b4a:	f000 8152 	beq.w	8003df2 <_malloc_r+0x4be>
 8003b4e:	4583      	cmp	fp, r0
 8003b50:	f200 810f 	bhi.w	8003d72 <_malloc_r+0x43e>
 8003b54:	f8df a100 	ldr.w	sl, [pc, #256]	; 8003c58 <_malloc_r+0x324>
 8003b58:	f8da 3000 	ldr.w	r3, [sl]
 8003b5c:	45c3      	cmp	fp, r8
 8003b5e:	4463      	add	r3, ip
 8003b60:	f8ca 3000 	str.w	r3, [sl]
 8003b64:	f000 814a 	beq.w	8003dfc <_malloc_r+0x4c8>
 8003b68:	6812      	ldr	r2, [r2, #0]
 8003b6a:	3201      	adds	r2, #1
 8003b6c:	f000 8157 	beq.w	8003e1e <_malloc_r+0x4ea>
 8003b70:	ebcb 0b08 	rsb	fp, fp, r8
 8003b74:	445b      	add	r3, fp
 8003b76:	f8ca 3000 	str.w	r3, [sl]
 8003b7a:	f018 0107 	ands.w	r1, r8, #7
 8003b7e:	f000 810b 	beq.w	8003d98 <_malloc_r+0x464>
 8003b82:	f1c1 0008 	rsb	r0, r1, #8
 8003b86:	f5c1 5380 	rsb	r3, r1, #4096	; 0x1000
 8003b8a:	4480      	add	r8, r0
 8003b8c:	f103 0208 	add.w	r2, r3, #8
 8003b90:	eb08 010c 	add.w	r1, r8, ip
 8003b94:	0508      	lsls	r0, r1, #20
 8003b96:	0d03      	lsrs	r3, r0, #20
 8003b98:	ebc3 0b02 	rsb	fp, r3, r2
 8003b9c:	4630      	mov	r0, r6
 8003b9e:	4659      	mov	r1, fp
 8003ba0:	f000 fa1c 	bl	8003fdc <_sbrk_r>
 8003ba4:	1c43      	adds	r3, r0, #1
 8003ba6:	f000 8146 	beq.w	8003e36 <_malloc_r+0x502>
 8003baa:	ebc8 0200 	rsb	r2, r8, r0
 8003bae:	eb0b 0102 	add.w	r1, fp, r2
 8003bb2:	f041 0001 	orr.w	r0, r1, #1
 8003bb6:	f8da 3000 	ldr.w	r3, [sl]
 8003bba:	f8c7 8008 	str.w	r8, [r7, #8]
 8003bbe:	445b      	add	r3, fp
 8003bc0:	42bc      	cmp	r4, r7
 8003bc2:	f8ca 3000 	str.w	r3, [sl]
 8003bc6:	f8c8 0004 	str.w	r0, [r8, #4]
 8003bca:	d015      	beq.n	8003bf8 <_malloc_r+0x2c4>
 8003bcc:	f1b9 0f0f 	cmp.w	r9, #15
 8003bd0:	f240 80f2 	bls.w	8003db8 <_malloc_r+0x484>
 8003bd4:	6861      	ldr	r1, [r4, #4]
 8003bd6:	f1a9 020c 	sub.w	r2, r9, #12
 8003bda:	f022 0207 	bic.w	r2, r2, #7
 8003bde:	18a0      	adds	r0, r4, r2
 8003be0:	f001 0c01 	and.w	ip, r1, #1
 8003be4:	ea42 0e0c 	orr.w	lr, r2, ip
 8003be8:	2105      	movs	r1, #5
 8003bea:	2a0f      	cmp	r2, #15
 8003bec:	f8c4 e004 	str.w	lr, [r4, #4]
 8003bf0:	6041      	str	r1, [r0, #4]
 8003bf2:	6081      	str	r1, [r0, #8]
 8003bf4:	f200 8117 	bhi.w	8003e26 <_malloc_r+0x4f2>
 8003bf8:	4a15      	ldr	r2, [pc, #84]	; (8003c50 <_malloc_r+0x31c>)
 8003bfa:	68bc      	ldr	r4, [r7, #8]
 8003bfc:	6810      	ldr	r0, [r2, #0]
 8003bfe:	4283      	cmp	r3, r0
 8003c00:	bf88      	it	hi
 8003c02:	6013      	strhi	r3, [r2, #0]
 8003c04:	4a13      	ldr	r2, [pc, #76]	; (8003c54 <_malloc_r+0x320>)
 8003c06:	6811      	ldr	r1, [r2, #0]
 8003c08:	428b      	cmp	r3, r1
 8003c0a:	bf88      	it	hi
 8003c0c:	6013      	strhi	r3, [r2, #0]
 8003c0e:	6863      	ldr	r3, [r4, #4]
 8003c10:	f023 0003 	bic.w	r0, r3, #3
 8003c14:	42a8      	cmp	r0, r5
 8003c16:	ebc5 0300 	rsb	r3, r5, r0
 8003c1a:	d301      	bcc.n	8003c20 <_malloc_r+0x2ec>
 8003c1c:	2b0f      	cmp	r3, #15
 8003c1e:	dc04      	bgt.n	8003c2a <_malloc_r+0x2f6>
 8003c20:	4630      	mov	r0, r6
 8003c22:	f000 f9d9 	bl	8003fd8 <__malloc_unlock>
 8003c26:	2400      	movs	r4, #0
 8003c28:	e6b0      	b.n	800398c <_malloc_r+0x58>
 8003c2a:	1962      	adds	r2, r4, r5
 8003c2c:	f043 0101 	orr.w	r1, r3, #1
 8003c30:	f045 0501 	orr.w	r5, r5, #1
 8003c34:	6065      	str	r5, [r4, #4]
 8003c36:	4630      	mov	r0, r6
 8003c38:	6051      	str	r1, [r2, #4]
 8003c3a:	60ba      	str	r2, [r7, #8]
 8003c3c:	f000 f9cc 	bl	8003fd8 <__malloc_unlock>
 8003c40:	3408      	adds	r4, #8
 8003c42:	e6a3      	b.n	800398c <_malloc_r+0x58>
 8003c44:	20000018 	.word	0x20000018
 8003c48:	20000424 	.word	0x20000424
 8003c4c:	2000089c 	.word	0x2000089c
 8003c50:	20000898 	.word	0x20000898
 8003c54:	20000894 	.word	0x20000894
 8003c58:	200008a0 	.word	0x200008a0
 8003c5c:	f1bc 0f14 	cmp.w	ip, #20
 8003c60:	d97b      	bls.n	8003d5a <_malloc_r+0x426>
 8003c62:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 8003c66:	f200 808d 	bhi.w	8003d84 <_malloc_r+0x450>
 8003c6a:	ea4f 3415 	mov.w	r4, r5, lsr #12
 8003c6e:	f104 0e6e 	add.w	lr, r4, #110	; 0x6e
 8003c72:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8003c76:	e6a2      	b.n	80039be <_malloc_r+0x8a>
 8003c78:	0a48      	lsrs	r0, r1, #9
 8003c7a:	2804      	cmp	r0, #4
 8003c7c:	d972      	bls.n	8003d64 <_malloc_r+0x430>
 8003c7e:	2814      	cmp	r0, #20
 8003c80:	f200 80ae 	bhi.w	8003de0 <_malloc_r+0x4ac>
 8003c84:	f100 095b 	add.w	r9, r0, #91	; 0x5b
 8003c88:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8003c8c:	eb07 0082 	add.w	r0, r7, r2, lsl #2
 8003c90:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 8003e84 <_malloc_r+0x550>
 8003c94:	6883      	ldr	r3, [r0, #8]
 8003c96:	4283      	cmp	r3, r0
 8003c98:	f000 8081 	beq.w	8003d9e <_malloc_r+0x46a>
 8003c9c:	685a      	ldr	r2, [r3, #4]
 8003c9e:	f022 0203 	bic.w	r2, r2, #3
 8003ca2:	4291      	cmp	r1, r2
 8003ca4:	d202      	bcs.n	8003cac <_malloc_r+0x378>
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	4298      	cmp	r0, r3
 8003caa:	d1f7      	bne.n	8003c9c <_malloc_r+0x368>
 8003cac:	68da      	ldr	r2, [r3, #12]
 8003cae:	f8d7 9004 	ldr.w	r9, [r7, #4]
 8003cb2:	60e2      	str	r2, [r4, #12]
 8003cb4:	60a3      	str	r3, [r4, #8]
 8003cb6:	60dc      	str	r4, [r3, #12]
 8003cb8:	6094      	str	r4, [r2, #8]
 8003cba:	e6c0      	b.n	8003a3e <_malloc_r+0x10a>
 8003cbc:	1961      	adds	r1, r4, r5
 8003cbe:	f042 0001 	orr.w	r0, r2, #1
 8003cc2:	f045 0501 	orr.w	r5, r5, #1
 8003cc6:	6065      	str	r5, [r4, #4]
 8003cc8:	6159      	str	r1, [r3, #20]
 8003cca:	6119      	str	r1, [r3, #16]
 8003ccc:	6048      	str	r0, [r1, #4]
 8003cce:	f8c1 e00c 	str.w	lr, [r1, #12]
 8003cd2:	f8c1 e008 	str.w	lr, [r1, #8]
 8003cd6:	508a      	str	r2, [r1, r2]
 8003cd8:	4630      	mov	r0, r6
 8003cda:	f000 f97d 	bl	8003fd8 <__malloc_unlock>
 8003cde:	3408      	adds	r4, #8
 8003ce0:	e654      	b.n	800398c <_malloc_r+0x58>
 8003ce2:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8003ce6:	e6aa      	b.n	8003a3e <_malloc_r+0x10a>
 8003ce8:	f108 0801 	add.w	r8, r8, #1
 8003cec:	3408      	adds	r4, #8
 8003cee:	f018 0f03 	tst.w	r8, #3
 8003cf2:	f47f aeba 	bne.w	8003a6a <_malloc_r+0x136>
 8003cf6:	4649      	mov	r1, r9
 8003cf8:	f01c 0f03 	tst.w	ip, #3
 8003cfc:	f1a1 0408 	sub.w	r4, r1, #8
 8003d00:	f10c 3cff 	add.w	ip, ip, #4294967295
 8003d04:	f000 80b0 	beq.w	8003e68 <_malloc_r+0x534>
 8003d08:	6809      	ldr	r1, [r1, #0]
 8003d0a:	42a1      	cmp	r1, r4
 8003d0c:	d0f4      	beq.n	8003cf8 <_malloc_r+0x3c4>
 8003d0e:	687c      	ldr	r4, [r7, #4]
 8003d10:	0040      	lsls	r0, r0, #1
 8003d12:	42a0      	cmp	r0, r4
 8003d14:	f63f aef1 	bhi.w	8003afa <_malloc_r+0x1c6>
 8003d18:	2800      	cmp	r0, #0
 8003d1a:	f43f aeee 	beq.w	8003afa <_malloc_r+0x1c6>
 8003d1e:	4204      	tst	r4, r0
 8003d20:	f000 80a7 	beq.w	8003e72 <_malloc_r+0x53e>
 8003d24:	46c4      	mov	ip, r8
 8003d26:	e69c      	b.n	8003a62 <_malloc_r+0x12e>
 8003d28:	f104 0308 	add.w	r3, r4, #8
 8003d2c:	6964      	ldr	r4, [r4, #20]
 8003d2e:	42a3      	cmp	r3, r4
 8003d30:	bf08      	it	eq
 8003d32:	f10c 0c02 	addeq.w	ip, ip, #2
 8003d36:	f43f ae58 	beq.w	80039ea <_malloc_r+0xb6>
 8003d3a:	e617      	b.n	800396c <_malloc_r+0x38>
 8003d3c:	1859      	adds	r1, r3, r1
 8003d3e:	461c      	mov	r4, r3
 8003d40:	6848      	ldr	r0, [r1, #4]
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	f854 2f08 	ldr.w	r2, [r4, #8]!
 8003d48:	f040 0001 	orr.w	r0, r0, #1
 8003d4c:	6048      	str	r0, [r1, #4]
 8003d4e:	60d3      	str	r3, [r2, #12]
 8003d50:	609a      	str	r2, [r3, #8]
 8003d52:	4630      	mov	r0, r6
 8003d54:	f000 f940 	bl	8003fd8 <__malloc_unlock>
 8003d58:	e618      	b.n	800398c <_malloc_r+0x58>
 8003d5a:	f10c 0e5b 	add.w	lr, ip, #91	; 0x5b
 8003d5e:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8003d62:	e62c      	b.n	80039be <_malloc_r+0x8a>
 8003d64:	ea4f 1891 	mov.w	r8, r1, lsr #6
 8003d68:	f108 0938 	add.w	r9, r8, #56	; 0x38
 8003d6c:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8003d70:	e78c      	b.n	8003c8c <_malloc_r+0x358>
 8003d72:	42bc      	cmp	r4, r7
 8003d74:	f43f aeee 	beq.w	8003b54 <_malloc_r+0x220>
 8003d78:	4c42      	ldr	r4, [pc, #264]	; (8003e84 <_malloc_r+0x550>)
 8003d7a:	68a4      	ldr	r4, [r4, #8]
 8003d7c:	6862      	ldr	r2, [r4, #4]
 8003d7e:	f022 0003 	bic.w	r0, r2, #3
 8003d82:	e747      	b.n	8003c14 <_malloc_r+0x2e0>
 8003d84:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 8003d88:	d81c      	bhi.n	8003dc4 <_malloc_r+0x490>
 8003d8a:	ea4f 32d5 	mov.w	r2, r5, lsr #15
 8003d8e:	f102 0e77 	add.w	lr, r2, #119	; 0x77
 8003d92:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8003d96:	e612      	b.n	80039be <_malloc_r+0x8a>
 8003d98:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003d9c:	e6f8      	b.n	8003b90 <_malloc_r+0x25c>
 8003d9e:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8003da2:	ea4f 02a9 	mov.w	r2, r9, asr #2
 8003da6:	2101      	movs	r1, #1
 8003da8:	fa01 f202 	lsl.w	r2, r1, r2
 8003dac:	ea42 0900 	orr.w	r9, r2, r0
 8003db0:	f8c8 9004 	str.w	r9, [r8, #4]
 8003db4:	461a      	mov	r2, r3
 8003db6:	e77c      	b.n	8003cb2 <_malloc_r+0x37e>
 8003db8:	2201      	movs	r2, #1
 8003dba:	f8c8 2004 	str.w	r2, [r8, #4]
 8003dbe:	4644      	mov	r4, r8
 8003dc0:	2000      	movs	r0, #0
 8003dc2:	e727      	b.n	8003c14 <_malloc_r+0x2e0>
 8003dc4:	f240 5354 	movw	r3, #1364	; 0x554
 8003dc8:	459c      	cmp	ip, r3
 8003dca:	d824      	bhi.n	8003e16 <_malloc_r+0x4e2>
 8003dcc:	ea4f 4095 	mov.w	r0, r5, lsr #18
 8003dd0:	f100 0e7c 	add.w	lr, r0, #124	; 0x7c
 8003dd4:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8003dd8:	e5f1      	b.n	80039be <_malloc_r+0x8a>
 8003dda:	f103 0c10 	add.w	ip, r3, #16
 8003dde:	e6a9      	b.n	8003b34 <_malloc_r+0x200>
 8003de0:	2854      	cmp	r0, #84	; 0x54
 8003de2:	d82c      	bhi.n	8003e3e <_malloc_r+0x50a>
 8003de4:	ea4f 3211 	mov.w	r2, r1, lsr #12
 8003de8:	f102 096e 	add.w	r9, r2, #110	; 0x6e
 8003dec:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8003df0:	e74c      	b.n	8003c8c <_malloc_r+0x358>
 8003df2:	68bc      	ldr	r4, [r7, #8]
 8003df4:	6861      	ldr	r1, [r4, #4]
 8003df6:	f021 0003 	bic.w	r0, r1, #3
 8003dfa:	e70b      	b.n	8003c14 <_malloc_r+0x2e0>
 8003dfc:	ea4f 500b 	mov.w	r0, fp, lsl #20
 8003e00:	0d01      	lsrs	r1, r0, #20
 8003e02:	2900      	cmp	r1, #0
 8003e04:	f47f aeb0 	bne.w	8003b68 <_malloc_r+0x234>
 8003e08:	68b8      	ldr	r0, [r7, #8]
 8003e0a:	eb0c 0109 	add.w	r1, ip, r9
 8003e0e:	f041 0401 	orr.w	r4, r1, #1
 8003e12:	6044      	str	r4, [r0, #4]
 8003e14:	e6f0      	b.n	8003bf8 <_malloc_r+0x2c4>
 8003e16:	21fc      	movs	r1, #252	; 0xfc
 8003e18:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
 8003e1c:	e5cf      	b.n	80039be <_malloc_r+0x8a>
 8003e1e:	481a      	ldr	r0, [pc, #104]	; (8003e88 <_malloc_r+0x554>)
 8003e20:	f8c0 8000 	str.w	r8, [r0]
 8003e24:	e6a9      	b.n	8003b7a <_malloc_r+0x246>
 8003e26:	f104 0108 	add.w	r1, r4, #8
 8003e2a:	4c18      	ldr	r4, [pc, #96]	; (8003e8c <_malloc_r+0x558>)
 8003e2c:	4630      	mov	r0, r6
 8003e2e:	f000 fe31 	bl	8004a94 <_free_r>
 8003e32:	6823      	ldr	r3, [r4, #0]
 8003e34:	e6e0      	b.n	8003bf8 <_malloc_r+0x2c4>
 8003e36:	2001      	movs	r0, #1
 8003e38:	f04f 0b00 	mov.w	fp, #0
 8003e3c:	e6bb      	b.n	8003bb6 <_malloc_r+0x282>
 8003e3e:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
 8003e42:	d806      	bhi.n	8003e52 <_malloc_r+0x51e>
 8003e44:	ea4f 33d1 	mov.w	r3, r1, lsr #15
 8003e48:	f103 0977 	add.w	r9, r3, #119	; 0x77
 8003e4c:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8003e50:	e71c      	b.n	8003c8c <_malloc_r+0x358>
 8003e52:	f240 5354 	movw	r3, #1364	; 0x554
 8003e56:	4298      	cmp	r0, r3
 8003e58:	d80f      	bhi.n	8003e7a <_malloc_r+0x546>
 8003e5a:	ea4f 4091 	mov.w	r0, r1, lsr #18
 8003e5e:	f100 097c 	add.w	r9, r0, #124	; 0x7c
 8003e62:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8003e66:	e711      	b.n	8003c8c <_malloc_r+0x358>
 8003e68:	687c      	ldr	r4, [r7, #4]
 8003e6a:	ea24 0400 	bic.w	r4, r4, r0
 8003e6e:	607c      	str	r4, [r7, #4]
 8003e70:	e74e      	b.n	8003d10 <_malloc_r+0x3dc>
 8003e72:	0040      	lsls	r0, r0, #1
 8003e74:	f108 0804 	add.w	r8, r8, #4
 8003e78:	e751      	b.n	8003d1e <_malloc_r+0x3ea>
 8003e7a:	22fc      	movs	r2, #252	; 0xfc
 8003e7c:	f04f 097e 	mov.w	r9, #126	; 0x7e
 8003e80:	e704      	b.n	8003c8c <_malloc_r+0x358>
 8003e82:	bf00      	nop
 8003e84:	20000018 	.word	0x20000018
 8003e88:	20000424 	.word	0x20000424
 8003e8c:	200008a0 	.word	0x200008a0

08003e90 <memcpy>:
 8003e90:	2a0f      	cmp	r2, #15
 8003e92:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8003e96:	f240 8095 	bls.w	8003fc4 <memcpy+0x134>
 8003e9a:	ea41 0300 	orr.w	r3, r1, r0
 8003e9e:	079b      	lsls	r3, r3, #30
 8003ea0:	f040 8092 	bne.w	8003fc8 <memcpy+0x138>
 8003ea4:	680c      	ldr	r4, [r1, #0]
 8003ea6:	6004      	str	r4, [r0, #0]
 8003ea8:	684d      	ldr	r5, [r1, #4]
 8003eaa:	6045      	str	r5, [r0, #4]
 8003eac:	688e      	ldr	r6, [r1, #8]
 8003eae:	f1a2 0310 	sub.w	r3, r2, #16
 8003eb2:	6086      	str	r6, [r0, #8]
 8003eb4:	68cc      	ldr	r4, [r1, #12]
 8003eb6:	461d      	mov	r5, r3
 8003eb8:	2d0f      	cmp	r5, #15
 8003eba:	60c4      	str	r4, [r0, #12]
 8003ebc:	f3c3 1600 	ubfx	r6, r3, #4, #1
 8003ec0:	f101 0410 	add.w	r4, r1, #16
 8003ec4:	f100 0310 	add.w	r3, r0, #16
 8003ec8:	d922      	bls.n	8003f10 <memcpy+0x80>
 8003eca:	b166      	cbz	r6, 8003ee6 <memcpy+0x56>
 8003ecc:	6826      	ldr	r6, [r4, #0]
 8003ece:	601e      	str	r6, [r3, #0]
 8003ed0:	6866      	ldr	r6, [r4, #4]
 8003ed2:	605e      	str	r6, [r3, #4]
 8003ed4:	68a6      	ldr	r6, [r4, #8]
 8003ed6:	609e      	str	r6, [r3, #8]
 8003ed8:	68e6      	ldr	r6, [r4, #12]
 8003eda:	3d10      	subs	r5, #16
 8003edc:	60de      	str	r6, [r3, #12]
 8003ede:	3410      	adds	r4, #16
 8003ee0:	3310      	adds	r3, #16
 8003ee2:	2d0f      	cmp	r5, #15
 8003ee4:	d914      	bls.n	8003f10 <memcpy+0x80>
 8003ee6:	6826      	ldr	r6, [r4, #0]
 8003ee8:	601e      	str	r6, [r3, #0]
 8003eea:	6866      	ldr	r6, [r4, #4]
 8003eec:	605e      	str	r6, [r3, #4]
 8003eee:	68a6      	ldr	r6, [r4, #8]
 8003ef0:	609e      	str	r6, [r3, #8]
 8003ef2:	68e6      	ldr	r6, [r4, #12]
 8003ef4:	60de      	str	r6, [r3, #12]
 8003ef6:	6926      	ldr	r6, [r4, #16]
 8003ef8:	611e      	str	r6, [r3, #16]
 8003efa:	6966      	ldr	r6, [r4, #20]
 8003efc:	615e      	str	r6, [r3, #20]
 8003efe:	69a6      	ldr	r6, [r4, #24]
 8003f00:	619e      	str	r6, [r3, #24]
 8003f02:	69e6      	ldr	r6, [r4, #28]
 8003f04:	3d20      	subs	r5, #32
 8003f06:	61de      	str	r6, [r3, #28]
 8003f08:	3420      	adds	r4, #32
 8003f0a:	3320      	adds	r3, #32
 8003f0c:	2d0f      	cmp	r5, #15
 8003f0e:	d8ea      	bhi.n	8003ee6 <memcpy+0x56>
 8003f10:	f1a2 0310 	sub.w	r3, r2, #16
 8003f14:	f023 040f 	bic.w	r4, r3, #15
 8003f18:	f002 030f 	and.w	r3, r2, #15
 8003f1c:	3410      	adds	r4, #16
 8003f1e:	2b03      	cmp	r3, #3
 8003f20:	eb00 0804 	add.w	r8, r0, r4
 8003f24:	4421      	add	r1, r4
 8003f26:	d951      	bls.n	8003fcc <memcpy+0x13c>
 8003f28:	f1a3 0904 	sub.w	r9, r3, #4
 8003f2c:	460b      	mov	r3, r1
 8003f2e:	ea4f 0999 	mov.w	r9, r9, lsr #2
 8003f32:	eb01 0c89 	add.w	ip, r1, r9, lsl #2
 8003f36:	f853 6b04 	ldr.w	r6, [r3], #4
 8003f3a:	ebc1 050c 	rsb	r5, r1, ip
 8003f3e:	4644      	mov	r4, r8
 8003f40:	f10c 0c04 	add.w	ip, ip, #4
 8003f44:	4563      	cmp	r3, ip
 8003f46:	f844 6b04 	str.w	r6, [r4], #4
 8003f4a:	f3c5 0580 	ubfx	r5, r5, #2, #1
 8003f4e:	d012      	beq.n	8003f76 <memcpy+0xe6>
 8003f50:	b12d      	cbz	r5, 8003f5e <memcpy+0xce>
 8003f52:	f853 5b04 	ldr.w	r5, [r3], #4
 8003f56:	4563      	cmp	r3, ip
 8003f58:	f844 5b04 	str.w	r5, [r4], #4
 8003f5c:	d00b      	beq.n	8003f76 <memcpy+0xe6>
 8003f5e:	461e      	mov	r6, r3
 8003f60:	4625      	mov	r5, r4
 8003f62:	f856 7b04 	ldr.w	r7, [r6], #4
 8003f66:	f845 7b04 	str.w	r7, [r5], #4
 8003f6a:	685f      	ldr	r7, [r3, #4]
 8003f6c:	1d33      	adds	r3, r6, #4
 8003f6e:	6067      	str	r7, [r4, #4]
 8003f70:	1d2c      	adds	r4, r5, #4
 8003f72:	4563      	cmp	r3, ip
 8003f74:	d1f3      	bne.n	8003f5e <memcpy+0xce>
 8003f76:	f109 0301 	add.w	r3, r9, #1
 8003f7a:	009c      	lsls	r4, r3, #2
 8003f7c:	1909      	adds	r1, r1, r4
 8003f7e:	f002 0203 	and.w	r2, r2, #3
 8003f82:	4444      	add	r4, r8
 8003f84:	b1da      	cbz	r2, 8003fbe <memcpy+0x12e>
 8003f86:	4623      	mov	r3, r4
 8003f88:	780d      	ldrb	r5, [r1, #0]
 8003f8a:	f803 5b01 	strb.w	r5, [r3], #1
 8003f8e:	18a2      	adds	r2, r4, r2
 8003f90:	43e4      	mvns	r4, r4
 8003f92:	1914      	adds	r4, r2, r4
 8003f94:	4293      	cmp	r3, r2
 8003f96:	f004 0401 	and.w	r4, r4, #1
 8003f9a:	d010      	beq.n	8003fbe <memcpy+0x12e>
 8003f9c:	b12c      	cbz	r4, 8003faa <memcpy+0x11a>
 8003f9e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8003fa2:	f803 4b01 	strb.w	r4, [r3], #1
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d009      	beq.n	8003fbe <memcpy+0x12e>
 8003faa:	784d      	ldrb	r5, [r1, #1]
 8003fac:	461c      	mov	r4, r3
 8003fae:	f804 5b01 	strb.w	r5, [r4], #1
 8003fb2:	788d      	ldrb	r5, [r1, #2]
 8003fb4:	705d      	strb	r5, [r3, #1]
 8003fb6:	1c63      	adds	r3, r4, #1
 8003fb8:	3102      	adds	r1, #2
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d1f5      	bne.n	8003faa <memcpy+0x11a>
 8003fbe:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8003fc2:	4770      	bx	lr
 8003fc4:	4604      	mov	r4, r0
 8003fc6:	e7dd      	b.n	8003f84 <memcpy+0xf4>
 8003fc8:	4604      	mov	r4, r0
 8003fca:	e7dc      	b.n	8003f86 <memcpy+0xf6>
 8003fcc:	4644      	mov	r4, r8
 8003fce:	461a      	mov	r2, r3
 8003fd0:	e7d8      	b.n	8003f84 <memcpy+0xf4>
 8003fd2:	bf00      	nop

08003fd4 <__malloc_lock>:
 8003fd4:	4770      	bx	lr
 8003fd6:	bf00      	nop

08003fd8 <__malloc_unlock>:
 8003fd8:	4770      	bx	lr
 8003fda:	bf00      	nop

08003fdc <_sbrk_r>:
 8003fdc:	b538      	push	{r3, r4, r5, lr}
 8003fde:	4c07      	ldr	r4, [pc, #28]	; (8003ffc <_sbrk_r+0x20>)
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	4605      	mov	r5, r0
 8003fe4:	4608      	mov	r0, r1
 8003fe6:	6023      	str	r3, [r4, #0]
 8003fe8:	f7fd fa8a 	bl	8001500 <_sbrk>
 8003fec:	1c43      	adds	r3, r0, #1
 8003fee:	d000      	beq.n	8003ff2 <_sbrk_r+0x16>
 8003ff0:	bd38      	pop	{r3, r4, r5, pc}
 8003ff2:	6821      	ldr	r1, [r4, #0]
 8003ff4:	2900      	cmp	r1, #0
 8003ff6:	d0fb      	beq.n	8003ff0 <_sbrk_r+0x14>
 8003ff8:	6029      	str	r1, [r5, #0]
 8003ffa:	bd38      	pop	{r3, r4, r5, pc}
 8003ffc:	20001088 	.word	0x20001088

08004000 <strchr>:
 8004000:	b2c9      	uxtb	r1, r1
 8004002:	b4f0      	push	{r4, r5, r6, r7}
 8004004:	2900      	cmp	r1, #0
 8004006:	d04b      	beq.n	80040a0 <strchr+0xa0>
 8004008:	0782      	lsls	r2, r0, #30
 800400a:	d00f      	beq.n	800402c <strchr+0x2c>
 800400c:	7802      	ldrb	r2, [r0, #0]
 800400e:	2a00      	cmp	r2, #0
 8004010:	d071      	beq.n	80040f6 <strchr+0xf6>
 8004012:	4291      	cmp	r1, r2
 8004014:	d042      	beq.n	800409c <strchr+0x9c>
 8004016:	1c43      	adds	r3, r0, #1
 8004018:	e005      	b.n	8004026 <strchr+0x26>
 800401a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800401e:	2a00      	cmp	r2, #0
 8004020:	d03b      	beq.n	800409a <strchr+0x9a>
 8004022:	4291      	cmp	r1, r2
 8004024:	d03a      	beq.n	800409c <strchr+0x9c>
 8004026:	079a      	lsls	r2, r3, #30
 8004028:	4618      	mov	r0, r3
 800402a:	d1f6      	bne.n	800401a <strchr+0x1a>
 800402c:	6803      	ldr	r3, [r0, #0]
 800402e:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 8004032:	ea22 0203 	bic.w	r2, r2, r3
 8004036:	ea41 2701 	orr.w	r7, r1, r1, lsl #8
 800403a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800403e:	ea47 4707 	orr.w	r7, r7, r7, lsl #16
 8004042:	d11c      	bne.n	800407e <strchr+0x7e>
 8004044:	407b      	eors	r3, r7
 8004046:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 800404a:	ea22 0303 	bic.w	r3, r2, r3
 800404e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 8004052:	d114      	bne.n	800407e <strchr+0x7e>
 8004054:	1d02      	adds	r2, r0, #4
 8004056:	e002      	b.n	800405e <strchr+0x5e>
 8004058:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 800405c:	d10f      	bne.n	800407e <strchr+0x7e>
 800405e:	4610      	mov	r0, r2
 8004060:	f852 3b04 	ldr.w	r3, [r2], #4
 8004064:	f1a3 3601 	sub.w	r6, r3, #16843009	; 0x1010101
 8004068:	ea87 0403 	eor.w	r4, r7, r3
 800406c:	ea26 0303 	bic.w	r3, r6, r3
 8004070:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
 8004074:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 8004078:	ea25 0404 	bic.w	r4, r5, r4
 800407c:	d0ec      	beq.n	8004058 <strchr+0x58>
 800407e:	7802      	ldrb	r2, [r0, #0]
 8004080:	2a00      	cmp	r2, #0
 8004082:	d038      	beq.n	80040f6 <strchr+0xf6>
 8004084:	4291      	cmp	r1, r2
 8004086:	d009      	beq.n	800409c <strchr+0x9c>
 8004088:	1c43      	adds	r3, r0, #1
 800408a:	e001      	b.n	8004090 <strchr+0x90>
 800408c:	4291      	cmp	r1, r2
 800408e:	d005      	beq.n	800409c <strchr+0x9c>
 8004090:	4618      	mov	r0, r3
 8004092:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004096:	2a00      	cmp	r2, #0
 8004098:	d1f8      	bne.n	800408c <strchr+0x8c>
 800409a:	4610      	mov	r0, r2
 800409c:	bcf0      	pop	{r4, r5, r6, r7}
 800409e:	4770      	bx	lr
 80040a0:	0783      	lsls	r3, r0, #30
 80040a2:	d00b      	beq.n	80040bc <strchr+0xbc>
 80040a4:	7802      	ldrb	r2, [r0, #0]
 80040a6:	2a00      	cmp	r2, #0
 80040a8:	d0f8      	beq.n	800409c <strchr+0x9c>
 80040aa:	1c43      	adds	r3, r0, #1
 80040ac:	e003      	b.n	80040b6 <strchr+0xb6>
 80040ae:	7801      	ldrb	r1, [r0, #0]
 80040b0:	3301      	adds	r3, #1
 80040b2:	2900      	cmp	r1, #0
 80040b4:	d0f2      	beq.n	800409c <strchr+0x9c>
 80040b6:	0799      	lsls	r1, r3, #30
 80040b8:	4618      	mov	r0, r3
 80040ba:	d1f8      	bne.n	80040ae <strchr+0xae>
 80040bc:	6801      	ldr	r1, [r0, #0]
 80040be:	f1a1 3301 	sub.w	r3, r1, #16843009	; 0x1010101
 80040c2:	ea23 0201 	bic.w	r2, r3, r1
 80040c6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80040ca:	d10a      	bne.n	80040e2 <strchr+0xe2>
 80040cc:	1d03      	adds	r3, r0, #4
 80040ce:	4618      	mov	r0, r3
 80040d0:	f853 1b04 	ldr.w	r1, [r3], #4
 80040d4:	f1a1 3401 	sub.w	r4, r1, #16843009	; 0x1010101
 80040d8:	ea24 0201 	bic.w	r2, r4, r1
 80040dc:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80040e0:	d0f5      	beq.n	80040ce <strchr+0xce>
 80040e2:	7803      	ldrb	r3, [r0, #0]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d0d9      	beq.n	800409c <strchr+0x9c>
 80040e8:	1c41      	adds	r1, r0, #1
 80040ea:	4608      	mov	r0, r1
 80040ec:	3101      	adds	r1, #1
 80040ee:	7802      	ldrb	r2, [r0, #0]
 80040f0:	2a00      	cmp	r2, #0
 80040f2:	d1fa      	bne.n	80040ea <strchr+0xea>
 80040f4:	e7d2      	b.n	800409c <strchr+0x9c>
 80040f6:	4610      	mov	r0, r2
 80040f8:	e7d0      	b.n	800409c <strchr+0x9c>
 80040fa:	bf00      	nop

080040fc <strcmp>:
 80040fc:	ea80 0201 	eor.w	r2, r0, r1
 8004100:	f012 0f03 	tst.w	r2, #3
 8004104:	f040 803a 	bne.w	800417c <strcmp_unaligned>
 8004108:	f010 0203 	ands.w	r2, r0, #3
 800410c:	f020 0003 	bic.w	r0, r0, #3
 8004110:	f021 0103 	bic.w	r1, r1, #3
 8004114:	f850 cb04 	ldr.w	ip, [r0], #4
 8004118:	bf08      	it	eq
 800411a:	f851 3b04 	ldreq.w	r3, [r1], #4
 800411e:	d00d      	beq.n	800413c <strcmp+0x40>
 8004120:	f082 0203 	eor.w	r2, r2, #3
 8004124:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004128:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 800412c:	fa23 f202 	lsr.w	r2, r3, r2
 8004130:	f851 3b04 	ldr.w	r3, [r1], #4
 8004134:	ea4c 0c02 	orr.w	ip, ip, r2
 8004138:	ea43 0302 	orr.w	r3, r3, r2
 800413c:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
 8004140:	459c      	cmp	ip, r3
 8004142:	bf01      	itttt	eq
 8004144:	ea22 020c 	biceq.w	r2, r2, ip
 8004148:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
 800414c:	f850 cb04 	ldreq.w	ip, [r0], #4
 8004150:	f851 3b04 	ldreq.w	r3, [r1], #4
 8004154:	d0f2      	beq.n	800413c <strcmp+0x40>
 8004156:	ea4f 600c 	mov.w	r0, ip, lsl #24
 800415a:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 800415e:	2801      	cmp	r0, #1
 8004160:	bf28      	it	cs
 8004162:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
 8004166:	bf08      	it	eq
 8004168:	0a1b      	lsreq	r3, r3, #8
 800416a:	d0f4      	beq.n	8004156 <strcmp+0x5a>
 800416c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 8004170:	ea4f 6010 	mov.w	r0, r0, lsr #24
 8004174:	eba0 0003 	sub.w	r0, r0, r3
 8004178:	4770      	bx	lr
 800417a:	bf00      	nop

0800417c <strcmp_unaligned>:
 800417c:	f010 0f03 	tst.w	r0, #3
 8004180:	d00a      	beq.n	8004198 <strcmp_unaligned+0x1c>
 8004182:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004186:	f811 3b01 	ldrb.w	r3, [r1], #1
 800418a:	2a01      	cmp	r2, #1
 800418c:	bf28      	it	cs
 800418e:	429a      	cmpcs	r2, r3
 8004190:	d0f4      	beq.n	800417c <strcmp_unaligned>
 8004192:	eba2 0003 	sub.w	r0, r2, r3
 8004196:	4770      	bx	lr
 8004198:	f84d 5d04 	str.w	r5, [sp, #-4]!
 800419c:	f84d 4d04 	str.w	r4, [sp, #-4]!
 80041a0:	f04f 0201 	mov.w	r2, #1
 80041a4:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
 80041a8:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
 80041ac:	f001 0c03 	and.w	ip, r1, #3
 80041b0:	f021 0103 	bic.w	r1, r1, #3
 80041b4:	f850 4b04 	ldr.w	r4, [r0], #4
 80041b8:	f851 5b04 	ldr.w	r5, [r1], #4
 80041bc:	f1bc 0f02 	cmp.w	ip, #2
 80041c0:	d026      	beq.n	8004210 <strcmp_unaligned+0x94>
 80041c2:	d84b      	bhi.n	800425c <strcmp_unaligned+0xe0>
 80041c4:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
 80041c8:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
 80041cc:	eba4 0302 	sub.w	r3, r4, r2
 80041d0:	ea23 0304 	bic.w	r3, r3, r4
 80041d4:	d10d      	bne.n	80041f2 <strcmp_unaligned+0x76>
 80041d6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 80041da:	bf08      	it	eq
 80041dc:	f851 5b04 	ldreq.w	r5, [r1], #4
 80041e0:	d10a      	bne.n	80041f8 <strcmp_unaligned+0x7c>
 80041e2:	ea8c 0c04 	eor.w	ip, ip, r4
 80041e6:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
 80041ea:	d10c      	bne.n	8004206 <strcmp_unaligned+0x8a>
 80041ec:	f850 4b04 	ldr.w	r4, [r0], #4
 80041f0:	e7e8      	b.n	80041c4 <strcmp_unaligned+0x48>
 80041f2:	ea4f 2515 	mov.w	r5, r5, lsr #8
 80041f6:	e05c      	b.n	80042b2 <strcmp_unaligned+0x136>
 80041f8:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
 80041fc:	d152      	bne.n	80042a4 <strcmp_unaligned+0x128>
 80041fe:	780d      	ldrb	r5, [r1, #0]
 8004200:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 8004204:	e055      	b.n	80042b2 <strcmp_unaligned+0x136>
 8004206:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 800420a:	f005 05ff 	and.w	r5, r5, #255	; 0xff
 800420e:	e050      	b.n	80042b2 <strcmp_unaligned+0x136>
 8004210:	ea4f 4c04 	mov.w	ip, r4, lsl #16
 8004214:	eba4 0302 	sub.w	r3, r4, r2
 8004218:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800421c:	ea23 0304 	bic.w	r3, r3, r4
 8004220:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
 8004224:	d117      	bne.n	8004256 <strcmp_unaligned+0xda>
 8004226:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 800422a:	bf08      	it	eq
 800422c:	f851 5b04 	ldreq.w	r5, [r1], #4
 8004230:	d107      	bne.n	8004242 <strcmp_unaligned+0xc6>
 8004232:	ea8c 0c04 	eor.w	ip, ip, r4
 8004236:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
 800423a:	d108      	bne.n	800424e <strcmp_unaligned+0xd2>
 800423c:	f850 4b04 	ldr.w	r4, [r0], #4
 8004240:	e7e6      	b.n	8004210 <strcmp_unaligned+0x94>
 8004242:	041b      	lsls	r3, r3, #16
 8004244:	d12e      	bne.n	80042a4 <strcmp_unaligned+0x128>
 8004246:	880d      	ldrh	r5, [r1, #0]
 8004248:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800424c:	e031      	b.n	80042b2 <strcmp_unaligned+0x136>
 800424e:	ea4f 4505 	mov.w	r5, r5, lsl #16
 8004252:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8004256:	ea4f 4515 	mov.w	r5, r5, lsr #16
 800425a:	e02a      	b.n	80042b2 <strcmp_unaligned+0x136>
 800425c:	f004 0cff 	and.w	ip, r4, #255	; 0xff
 8004260:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
 8004264:	eba4 0302 	sub.w	r3, r4, r2
 8004268:	ea23 0304 	bic.w	r3, r3, r4
 800426c:	d10d      	bne.n	800428a <strcmp_unaligned+0x10e>
 800426e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8004272:	bf08      	it	eq
 8004274:	f851 5b04 	ldreq.w	r5, [r1], #4
 8004278:	d10a      	bne.n	8004290 <strcmp_unaligned+0x114>
 800427a:	ea8c 0c04 	eor.w	ip, ip, r4
 800427e:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
 8004282:	d10a      	bne.n	800429a <strcmp_unaligned+0x11e>
 8004284:	f850 4b04 	ldr.w	r4, [r0], #4
 8004288:	e7e8      	b.n	800425c <strcmp_unaligned+0xe0>
 800428a:	ea4f 6515 	mov.w	r5, r5, lsr #24
 800428e:	e010      	b.n	80042b2 <strcmp_unaligned+0x136>
 8004290:	f014 0fff 	tst.w	r4, #255	; 0xff
 8004294:	d006      	beq.n	80042a4 <strcmp_unaligned+0x128>
 8004296:	f851 5b04 	ldr.w	r5, [r1], #4
 800429a:	ea4f 2c14 	mov.w	ip, r4, lsr #8
 800429e:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 80042a2:	e006      	b.n	80042b2 <strcmp_unaligned+0x136>
 80042a4:	f04f 0000 	mov.w	r0, #0
 80042a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80042ac:	f85d 5b04 	ldr.w	r5, [sp], #4
 80042b0:	4770      	bx	lr
 80042b2:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
 80042b6:	f005 00ff 	and.w	r0, r5, #255	; 0xff
 80042ba:	2801      	cmp	r0, #1
 80042bc:	bf28      	it	cs
 80042be:	4290      	cmpcs	r0, r2
 80042c0:	bf04      	itt	eq
 80042c2:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
 80042c6:	0a2d      	lsreq	r5, r5, #8
 80042c8:	d0f3      	beq.n	80042b2 <strcmp_unaligned+0x136>
 80042ca:	eba2 0000 	sub.w	r0, r2, r0
 80042ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80042d2:	f85d 5b04 	ldr.w	r5, [sp], #4
 80042d6:	4770      	bx	lr

080042d8 <strlen>:
 80042d8:	f020 0103 	bic.w	r1, r0, #3
 80042dc:	f010 0003 	ands.w	r0, r0, #3
 80042e0:	f1c0 0000 	rsb	r0, r0, #0
 80042e4:	f851 3b04 	ldr.w	r3, [r1], #4
 80042e8:	f100 0c04 	add.w	ip, r0, #4
 80042ec:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 80042f0:	f06f 0200 	mvn.w	r2, #0
 80042f4:	bf1c      	itt	ne
 80042f6:	fa22 f20c 	lsrne.w	r2, r2, ip
 80042fa:	4313      	orrne	r3, r2
 80042fc:	f04f 0c01 	mov.w	ip, #1
 8004300:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8004304:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8004308:	eba3 020c 	sub.w	r2, r3, ip
 800430c:	ea22 0203 	bic.w	r2, r2, r3
 8004310:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8004314:	bf04      	itt	eq
 8004316:	f851 3b04 	ldreq.w	r3, [r1], #4
 800431a:	3004      	addeq	r0, #4
 800431c:	d0f4      	beq.n	8004308 <strlen+0x30>
 800431e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004322:	bf1f      	itttt	ne
 8004324:	3001      	addne	r0, #1
 8004326:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 800432a:	3001      	addne	r0, #1
 800432c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 8004330:	bf18      	it	ne
 8004332:	3001      	addne	r0, #1
 8004334:	4770      	bx	lr
 8004336:	bf00      	nop

08004338 <critical_factorization>:
 8004338:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
 800433c:	2701      	movs	r7, #1
 800433e:	463c      	mov	r4, r7
 8004340:	2500      	movs	r5, #0
 8004342:	f04f 36ff 	mov.w	r6, #4294967295
 8004346:	1963      	adds	r3, r4, r5
 8004348:	428b      	cmp	r3, r1
 800434a:	eb00 0c06 	add.w	ip, r0, r6
 800434e:	d20d      	bcs.n	800436c <critical_factorization+0x34>
 8004350:	f81c a004 	ldrb.w	sl, [ip, r4]
 8004354:	f810 8003 	ldrb.w	r8, [r0, r3]
 8004358:	45d0      	cmp	r8, sl
 800435a:	d22e      	bcs.n	80043ba <critical_factorization+0x82>
 800435c:	2401      	movs	r4, #1
 800435e:	461d      	mov	r5, r3
 8004360:	1b9f      	subs	r7, r3, r6
 8004362:	1963      	adds	r3, r4, r5
 8004364:	428b      	cmp	r3, r1
 8004366:	eb00 0c06 	add.w	ip, r0, r6
 800436a:	d3f1      	bcc.n	8004350 <critical_factorization+0x18>
 800436c:	f04f 0a01 	mov.w	sl, #1
 8004370:	6017      	str	r7, [r2, #0]
 8004372:	4654      	mov	r4, sl
 8004374:	2500      	movs	r5, #0
 8004376:	f04f 3cff 	mov.w	ip, #4294967295
 800437a:	1963      	adds	r3, r4, r5
 800437c:	4299      	cmp	r1, r3
 800437e:	eb00 080c 	add.w	r8, r0, ip
 8004382:	d90e      	bls.n	80043a2 <critical_factorization+0x6a>
 8004384:	f818 8004 	ldrb.w	r8, [r8, r4]
 8004388:	f810 9003 	ldrb.w	r9, [r0, r3]
 800438c:	45c1      	cmp	r9, r8
 800438e:	d91a      	bls.n	80043c6 <critical_factorization+0x8e>
 8004390:	2401      	movs	r4, #1
 8004392:	461d      	mov	r5, r3
 8004394:	ebcc 0a03 	rsb	sl, ip, r3
 8004398:	1963      	adds	r3, r4, r5
 800439a:	4299      	cmp	r1, r3
 800439c:	eb00 080c 	add.w	r8, r0, ip
 80043a0:	d8f0      	bhi.n	8004384 <critical_factorization+0x4c>
 80043a2:	f10c 0001 	add.w	r0, ip, #1
 80043a6:	3601      	adds	r6, #1
 80043a8:	42b0      	cmp	r0, r6
 80043aa:	bf3c      	itt	cc
 80043ac:	46ba      	movcc	sl, r7
 80043ae:	4630      	movcc	r0, r6
 80043b0:	f8c2 a000 	str.w	sl, [r2]
 80043b4:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 80043b8:	4770      	bx	lr
 80043ba:	d00b      	beq.n	80043d4 <critical_factorization+0x9c>
 80043bc:	2701      	movs	r7, #1
 80043be:	462e      	mov	r6, r5
 80043c0:	463c      	mov	r4, r7
 80043c2:	19ed      	adds	r5, r5, r7
 80043c4:	e7bf      	b.n	8004346 <critical_factorization+0xe>
 80043c6:	d009      	beq.n	80043dc <critical_factorization+0xa4>
 80043c8:	f04f 0a01 	mov.w	sl, #1
 80043cc:	46ac      	mov	ip, r5
 80043ce:	4654      	mov	r4, sl
 80043d0:	4455      	add	r5, sl
 80043d2:	e7d2      	b.n	800437a <critical_factorization+0x42>
 80043d4:	42bc      	cmp	r4, r7
 80043d6:	d005      	beq.n	80043e4 <critical_factorization+0xac>
 80043d8:	3401      	adds	r4, #1
 80043da:	e7b4      	b.n	8004346 <critical_factorization+0xe>
 80043dc:	4554      	cmp	r4, sl
 80043de:	d005      	beq.n	80043ec <critical_factorization+0xb4>
 80043e0:	3401      	adds	r4, #1
 80043e2:	e7ca      	b.n	800437a <critical_factorization+0x42>
 80043e4:	4627      	mov	r7, r4
 80043e6:	461d      	mov	r5, r3
 80043e8:	2401      	movs	r4, #1
 80043ea:	e7ac      	b.n	8004346 <critical_factorization+0xe>
 80043ec:	46a2      	mov	sl, r4
 80043ee:	461d      	mov	r5, r3
 80043f0:	2401      	movs	r4, #1
 80043f2:	e7c2      	b.n	800437a <critical_factorization+0x42>

080043f4 <two_way_long_needle>:
 80043f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043f8:	f2ad 4d24 	subw	sp, sp, #1060	; 0x424
 80043fc:	4616      	mov	r6, r2
 80043fe:	4607      	mov	r7, r0
 8004400:	460c      	mov	r4, r1
 8004402:	4610      	mov	r0, r2
 8004404:	4619      	mov	r1, r3
 8004406:	aa07      	add	r2, sp, #28
 8004408:	461d      	mov	r5, r3
 800440a:	f7ff ff95 	bl	8004338 <critical_factorization>
 800440e:	ab07      	add	r3, sp, #28
 8004410:	9001      	str	r0, [sp, #4]
 8004412:	f20d 411c 	addw	r1, sp, #1052	; 0x41c
 8004416:	1d1a      	adds	r2, r3, #4
 8004418:	605d      	str	r5, [r3, #4]
 800441a:	3308      	adds	r3, #8
 800441c:	428b      	cmp	r3, r1
 800441e:	6055      	str	r5, [r2, #4]
 8004420:	d1f9      	bne.n	8004416 <two_way_long_needle+0x22>
 8004422:	b31d      	cbz	r5, 800446c <two_way_long_needle+0x78>
 8004424:	7832      	ldrb	r2, [r6, #0]
 8004426:	2301      	movs	r3, #1
 8004428:	a808      	add	r0, sp, #32
 800442a:	1e69      	subs	r1, r5, #1
 800442c:	42ab      	cmp	r3, r5
 800442e:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
 8004432:	ea01 0203 	and.w	r2, r1, r3
 8004436:	d019      	beq.n	800446c <two_way_long_needle+0x78>
 8004438:	b13a      	cbz	r2, 800444a <two_way_long_needle+0x56>
 800443a:	7872      	ldrb	r2, [r6, #1]
 800443c:	2302      	movs	r3, #2
 800443e:	f101 3eff 	add.w	lr, r1, #4294967295
 8004442:	42ab      	cmp	r3, r5
 8004444:	f840 e022 	str.w	lr, [r0, r2, lsl #2]
 8004448:	d010      	beq.n	800446c <two_way_long_needle+0x78>
 800444a:	46a1      	mov	r9, r4
 800444c:	46a8      	mov	r8, r5
 800444e:	1c5c      	adds	r4, r3, #1
 8004450:	f816 c003 	ldrb.w	ip, [r6, r3]
 8004454:	5d32      	ldrb	r2, [r6, r4]
 8004456:	1acd      	subs	r5, r1, r3
 8004458:	3302      	adds	r3, #2
 800445a:	1b0c      	subs	r4, r1, r4
 800445c:	4543      	cmp	r3, r8
 800445e:	f840 502c 	str.w	r5, [r0, ip, lsl #2]
 8004462:	f840 4022 	str.w	r4, [r0, r2, lsl #2]
 8004466:	d1f2      	bne.n	800444e <two_way_long_needle+0x5a>
 8004468:	464c      	mov	r4, r9
 800446a:	4645      	mov	r5, r8
 800446c:	9907      	ldr	r1, [sp, #28]
 800446e:	9a01      	ldr	r2, [sp, #4]
 8004470:	4630      	mov	r0, r6
 8004472:	1871      	adds	r1, r6, r1
 8004474:	f000 fc78 	bl	8004d68 <memcmp>
 8004478:	2800      	cmp	r0, #0
 800447a:	f040 80be 	bne.w	80045fa <two_way_long_needle+0x206>
 800447e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8004482:	f8dd e004 	ldr.w	lr, [sp, #4]
 8004486:	9502      	str	r5, [sp, #8]
 8004488:	f109 3bff 	add.w	fp, r9, #4294967295
 800448c:	eb06 0c0b 	add.w	ip, r6, fp
 8004490:	f8cd b00c 	str.w	fp, [sp, #12]
 8004494:	f1ce 0b01 	rsb	fp, lr, #1
 8004498:	4622      	mov	r2, r4
 800449a:	4682      	mov	sl, r0
 800449c:	f105 39ff 	add.w	r9, r5, #4294967295
 80044a0:	f8cd c010 	str.w	ip, [sp, #16]
 80044a4:	f8cd b014 	str.w	fp, [sp, #20]
 80044a8:	4604      	mov	r4, r0
 80044aa:	e008      	b.n	80044be <two_way_long_needle+0xca>
 80044ac:	b124      	cbz	r4, 80044b8 <two_way_long_needle+0xc4>
 80044ae:	9c07      	ldr	r4, [sp, #28]
 80044b0:	42a3      	cmp	r3, r4
 80044b2:	d201      	bcs.n	80044b8 <two_way_long_needle+0xc4>
 80044b4:	9902      	ldr	r1, [sp, #8]
 80044b6:	1b0b      	subs	r3, r1, r4
 80044b8:	449a      	add	sl, r3
 80044ba:	2400      	movs	r4, #0
 80044bc:	462a      	mov	r2, r5
 80044be:	9d02      	ldr	r5, [sp, #8]
 80044c0:	4455      	add	r5, sl
 80044c2:	18b8      	adds	r0, r7, r2
 80044c4:	2100      	movs	r1, #0
 80044c6:	1aaa      	subs	r2, r5, r2
 80044c8:	f000 fbae 	bl	8004c28 <memchr>
 80044cc:	2800      	cmp	r0, #0
 80044ce:	f040 808e 	bne.w	80045ee <two_way_long_needle+0x1fa>
 80044d2:	2d00      	cmp	r5, #0
 80044d4:	f000 808b 	beq.w	80045ee <two_way_long_needle+0x1fa>
 80044d8:	1979      	adds	r1, r7, r5
 80044da:	a808      	add	r0, sp, #32
 80044dc:	f811 3c01 	ldrb.w	r3, [r1, #-1]
 80044e0:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d1e1      	bne.n	80044ac <two_way_long_needle+0xb8>
 80044e8:	9b01      	ldr	r3, [sp, #4]
 80044ea:	429c      	cmp	r4, r3
 80044ec:	bf28      	it	cs
 80044ee:	4623      	movcs	r3, r4
 80044f0:	454b      	cmp	r3, r9
 80044f2:	d22a      	bcs.n	800454a <two_way_long_needle+0x156>
 80044f4:	eb07 010a 	add.w	r1, r7, sl
 80044f8:	f816 b003 	ldrb.w	fp, [r6, r3]
 80044fc:	5cca      	ldrb	r2, [r1, r3]
 80044fe:	4593      	cmp	fp, r2
 8004500:	eb06 0003 	add.w	r0, r6, r3
 8004504:	d16f      	bne.n	80045e6 <two_way_long_needle+0x1f2>
 8004506:	ea6f 0c03 	mvn.w	ip, r3
 800450a:	eb0c 0e09 	add.w	lr, ip, r9
 800450e:	f01e 0f01 	tst.w	lr, #1
 8004512:	4602      	mov	r2, r0
 8004514:	d016      	beq.n	8004544 <two_way_long_needle+0x150>
 8004516:	3301      	adds	r3, #1
 8004518:	454b      	cmp	r3, r9
 800451a:	d216      	bcs.n	800454a <two_way_long_needle+0x156>
 800451c:	7840      	ldrb	r0, [r0, #1]
 800451e:	f811 b003 	ldrb.w	fp, [r1, r3]
 8004522:	3201      	adds	r2, #1
 8004524:	4583      	cmp	fp, r0
 8004526:	d00d      	beq.n	8004544 <two_way_long_needle+0x150>
 8004528:	e05d      	b.n	80045e6 <two_way_long_needle+0x1f2>
 800452a:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 800452e:	f811 c003 	ldrb.w	ip, [r1, r3]
 8004532:	4584      	cmp	ip, r0
 8004534:	d157      	bne.n	80045e6 <two_way_long_needle+0x1f2>
 8004536:	3301      	adds	r3, #1
 8004538:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 800453c:	f811 e003 	ldrb.w	lr, [r1, r3]
 8004540:	4586      	cmp	lr, r0
 8004542:	d150      	bne.n	80045e6 <two_way_long_needle+0x1f2>
 8004544:	3301      	adds	r3, #1
 8004546:	454b      	cmp	r3, r9
 8004548:	d3ef      	bcc.n	800452a <two_way_long_needle+0x136>
 800454a:	f8dd b004 	ldr.w	fp, [sp, #4]
 800454e:	9b03      	ldr	r3, [sp, #12]
 8004550:	455c      	cmp	r4, fp
 8004552:	bf28      	it	cs
 8004554:	465b      	movcs	r3, fp
 8004556:	d23d      	bcs.n	80045d4 <two_way_long_needle+0x1e0>
 8004558:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800455c:	eb07 0c0a 	add.w	ip, r7, sl
 8004560:	f816 100b 	ldrb.w	r1, [r6, fp]
 8004564:	f81c 000b 	ldrb.w	r0, [ip, fp]
 8004568:	4281      	cmp	r1, r0
 800456a:	f040 80ca 	bne.w	8004702 <two_way_long_needle+0x30e>
 800456e:	f8dd b010 	ldr.w	fp, [sp, #16]
 8004572:	eb06 0804 	add.w	r8, r6, r4
 8004576:	ebc8 010b 	rsb	r1, r8, fp
 800457a:	07c8      	lsls	r0, r1, #31
 800457c:	465a      	mov	r2, fp
 800457e:	d524      	bpl.n	80045ca <two_way_long_needle+0x1d6>
 8004580:	9a04      	ldr	r2, [sp, #16]
 8004582:	f8dd e00c 	ldr.w	lr, [sp, #12]
 8004586:	f812 0c01 	ldrb.w	r0, [r2, #-1]
 800458a:	f8dd b010 	ldr.w	fp, [sp, #16]
 800458e:	9000      	str	r0, [sp, #0]
 8004590:	f10e 31ff 	add.w	r1, lr, #4294967295
 8004594:	f10b 32ff 	add.w	r2, fp, #4294967295
 8004598:	f81c 0001 	ldrb.w	r0, [ip, r1]
 800459c:	f8dd b000 	ldr.w	fp, [sp]
 80045a0:	4583      	cmp	fp, r0
 80045a2:	d117      	bne.n	80045d4 <two_way_long_needle+0x1e0>
 80045a4:	460b      	mov	r3, r1
 80045a6:	e010      	b.n	80045ca <two_way_long_needle+0x1d6>
 80045a8:	f812 bc01 	ldrb.w	fp, [r2, #-1]
 80045ac:	f81c 2000 	ldrb.w	r2, [ip, r0]
 80045b0:	4593      	cmp	fp, r2
 80045b2:	f101 32ff 	add.w	r2, r1, #4294967295
 80045b6:	d10d      	bne.n	80045d4 <two_way_long_needle+0x1e0>
 80045b8:	4603      	mov	r3, r0
 80045ba:	3801      	subs	r0, #1
 80045bc:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 80045c0:	f81c 1000 	ldrb.w	r1, [ip, r0]
 80045c4:	458b      	cmp	fp, r1
 80045c6:	d105      	bne.n	80045d4 <two_way_long_needle+0x1e0>
 80045c8:	4603      	mov	r3, r0
 80045ca:	1e58      	subs	r0, r3, #1
 80045cc:	4542      	cmp	r2, r8
 80045ce:	f102 31ff 	add.w	r1, r2, #4294967295
 80045d2:	d1e9      	bne.n	80045a8 <two_way_long_needle+0x1b4>
 80045d4:	3401      	adds	r4, #1
 80045d6:	429c      	cmp	r4, r3
 80045d8:	f200 8095 	bhi.w	8004706 <two_way_long_needle+0x312>
 80045dc:	9c07      	ldr	r4, [sp, #28]
 80045de:	9a02      	ldr	r2, [sp, #8]
 80045e0:	44a2      	add	sl, r4
 80045e2:	1b14      	subs	r4, r2, r4
 80045e4:	e76a      	b.n	80044bc <two_way_long_needle+0xc8>
 80045e6:	f8dd b014 	ldr.w	fp, [sp, #20]
 80045ea:	44da      	add	sl, fp
 80045ec:	e764      	b.n	80044b8 <two_way_long_needle+0xc4>
 80045ee:	2000      	movs	r0, #0
 80045f0:	b009      	add	sp, #36	; 0x24
 80045f2:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
 80045f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045fa:	f8dd b004 	ldr.w	fp, [sp, #4]
 80045fe:	9a01      	ldr	r2, [sp, #4]
 8004600:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8004604:	ebcb 0005 	rsb	r0, fp, r5
 8004608:	4558      	cmp	r0, fp
 800460a:	bf38      	it	cc
 800460c:	4658      	movcc	r0, fp
 800460e:	1c43      	adds	r3, r0, #1
 8004610:	9801      	ldr	r0, [sp, #4]
 8004612:	9307      	str	r3, [sp, #28]
 8004614:	18b1      	adds	r1, r6, r2
 8004616:	f1c0 0301 	rsb	r3, r0, #1
 800461a:	f105 3bff 	add.w	fp, r5, #4294967295
 800461e:	9302      	str	r3, [sp, #8]
 8004620:	9501      	str	r5, [sp, #4]
 8004622:	f04f 0a00 	mov.w	sl, #0
 8004626:	f102 39ff 	add.w	r9, r2, #4294967295
 800462a:	4623      	mov	r3, r4
 800462c:	460d      	mov	r5, r1
 800462e:	9c01      	ldr	r4, [sp, #4]
 8004630:	4454      	add	r4, sl
 8004632:	18f8      	adds	r0, r7, r3
 8004634:	2100      	movs	r1, #0
 8004636:	1ae2      	subs	r2, r4, r3
 8004638:	f000 faf6 	bl	8004c28 <memchr>
 800463c:	2800      	cmp	r0, #0
 800463e:	d1d6      	bne.n	80045ee <two_way_long_needle+0x1fa>
 8004640:	2c00      	cmp	r4, #0
 8004642:	d0d4      	beq.n	80045ee <two_way_long_needle+0x1fa>
 8004644:	193a      	adds	r2, r7, r4
 8004646:	a908      	add	r1, sp, #32
 8004648:	f812 0c01 	ldrb.w	r0, [r2, #-1]
 800464c:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8004650:	2800      	cmp	r0, #0
 8004652:	d14f      	bne.n	80046f4 <two_way_long_needle+0x300>
 8004654:	45d8      	cmp	r8, fp
 8004656:	eb07 000a 	add.w	r0, r7, sl
 800465a:	d22a      	bcs.n	80046b2 <two_way_long_needle+0x2be>
 800465c:	f810 3008 	ldrb.w	r3, [r0, r8]
 8004660:	782a      	ldrb	r2, [r5, #0]
 8004662:	429a      	cmp	r2, r3
 8004664:	bf18      	it	ne
 8004666:	4643      	movne	r3, r8
 8004668:	d147      	bne.n	80046fa <two_way_long_needle+0x306>
 800466a:	ea6f 0308 	mvn.w	r3, r8
 800466e:	eb03 010b 	add.w	r1, r3, fp
 8004672:	07c9      	lsls	r1, r1, #31
 8004674:	462a      	mov	r2, r5
 8004676:	4643      	mov	r3, r8
 8004678:	d518      	bpl.n	80046ac <two_way_long_needle+0x2b8>
 800467a:	f108 0301 	add.w	r3, r8, #1
 800467e:	455b      	cmp	r3, fp
 8004680:	d217      	bcs.n	80046b2 <two_way_long_needle+0x2be>
 8004682:	462a      	mov	r2, r5
 8004684:	f810 e003 	ldrb.w	lr, [r0, r3]
 8004688:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 800468c:	458e      	cmp	lr, r1
 800468e:	d00d      	beq.n	80046ac <two_way_long_needle+0x2b8>
 8004690:	e033      	b.n	80046fa <two_way_long_needle+0x306>
 8004692:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8004696:	f810 c003 	ldrb.w	ip, [r0, r3]
 800469a:	458c      	cmp	ip, r1
 800469c:	d12d      	bne.n	80046fa <two_way_long_needle+0x306>
 800469e:	3301      	adds	r3, #1
 80046a0:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 80046a4:	f810 e003 	ldrb.w	lr, [r0, r3]
 80046a8:	458e      	cmp	lr, r1
 80046aa:	d126      	bne.n	80046fa <two_way_long_needle+0x306>
 80046ac:	3301      	adds	r3, #1
 80046ae:	455b      	cmp	r3, fp
 80046b0:	d3ef      	bcc.n	8004692 <two_way_long_needle+0x29e>
 80046b2:	f1b9 3fff 	cmp.w	r9, #4294967295
 80046b6:	464b      	mov	r3, r9
 80046b8:	d09a      	beq.n	80045f0 <two_way_long_needle+0x1fc>
 80046ba:	f816 1009 	ldrb.w	r1, [r6, r9]
 80046be:	f810 2009 	ldrb.w	r2, [r0, r9]
 80046c2:	4291      	cmp	r1, r2
 80046c4:	d115      	bne.n	80046f2 <two_way_long_needle+0x2fe>
 80046c6:	f019 0f01 	tst.w	r9, #1
 80046ca:	d00a      	beq.n	80046e2 <two_way_long_needle+0x2ee>
 80046cc:	f109 33ff 	add.w	r3, r9, #4294967295
 80046d0:	5cf1      	ldrb	r1, [r6, r3]
 80046d2:	5cc2      	ldrb	r2, [r0, r3]
 80046d4:	4291      	cmp	r1, r2
 80046d6:	d004      	beq.n	80046e2 <two_way_long_needle+0x2ee>
 80046d8:	e00b      	b.n	80046f2 <two_way_long_needle+0x2fe>
 80046da:	5cf1      	ldrb	r1, [r6, r3]
 80046dc:	5cc2      	ldrb	r2, [r0, r3]
 80046de:	4291      	cmp	r1, r2
 80046e0:	d107      	bne.n	80046f2 <two_way_long_needle+0x2fe>
 80046e2:	1e5a      	subs	r2, r3, #1
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d083      	beq.n	80045f0 <two_way_long_needle+0x1fc>
 80046e8:	5cb1      	ldrb	r1, [r6, r2]
 80046ea:	5c82      	ldrb	r2, [r0, r2]
 80046ec:	3b02      	subs	r3, #2
 80046ee:	4291      	cmp	r1, r2
 80046f0:	d0f3      	beq.n	80046da <two_way_long_needle+0x2e6>
 80046f2:	9807      	ldr	r0, [sp, #28]
 80046f4:	4482      	add	sl, r0
 80046f6:	4623      	mov	r3, r4
 80046f8:	e799      	b.n	800462e <two_way_long_needle+0x23a>
 80046fa:	9a02      	ldr	r2, [sp, #8]
 80046fc:	4492      	add	sl, r2
 80046fe:	449a      	add	sl, r3
 8004700:	e7f9      	b.n	80046f6 <two_way_long_needle+0x302>
 8004702:	9b01      	ldr	r3, [sp, #4]
 8004704:	e766      	b.n	80045d4 <two_way_long_needle+0x1e0>
 8004706:	eb07 000a 	add.w	r0, r7, sl
 800470a:	e771      	b.n	80045f0 <two_way_long_needle+0x1fc>

0800470c <strstr>:
 800470c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004710:	7803      	ldrb	r3, [r0, #0]
 8004712:	b089      	sub	sp, #36	; 0x24
 8004714:	4605      	mov	r5, r0
 8004716:	460f      	mov	r7, r1
 8004718:	2b00      	cmp	r3, #0
 800471a:	f000 8167 	beq.w	80049ec <strstr+0x2e0>
 800471e:	780a      	ldrb	r2, [r1, #0]
 8004720:	b19a      	cbz	r2, 800474a <strstr+0x3e>
 8004722:	4684      	mov	ip, r0
 8004724:	3101      	adds	r1, #1
 8004726:	2401      	movs	r4, #1
 8004728:	e002      	b.n	8004730 <strstr+0x24>
 800472a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800472e:	b15a      	cbz	r2, 8004748 <strstr+0x3c>
 8004730:	4293      	cmp	r3, r2
 8004732:	bf14      	ite	ne
 8004734:	2400      	movne	r4, #0
 8004736:	f004 0401 	andeq.w	r4, r4, #1
 800473a:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 800473e:	460e      	mov	r6, r1
 8004740:	2b00      	cmp	r3, #0
 8004742:	d1f2      	bne.n	800472a <strstr+0x1e>
 8004744:	7830      	ldrb	r0, [r6, #0]
 8004746:	b920      	cbnz	r0, 8004752 <strstr+0x46>
 8004748:	b12c      	cbz	r4, 8004756 <strstr+0x4a>
 800474a:	4628      	mov	r0, r5
 800474c:	b009      	add	sp, #36	; 0x24
 800474e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004752:	2500      	movs	r5, #0
 8004754:	e7f9      	b.n	800474a <strstr+0x3e>
 8004756:	1c68      	adds	r0, r5, #1
 8004758:	7839      	ldrb	r1, [r7, #0]
 800475a:	f7ff fc51 	bl	8004000 <strchr>
 800475e:	1bf6      	subs	r6, r6, r7
 8004760:	4680      	mov	r8, r0
 8004762:	2800      	cmp	r0, #0
 8004764:	d0f5      	beq.n	8004752 <strstr+0x46>
 8004766:	2e01      	cmp	r6, #1
 8004768:	f000 80be 	beq.w	80048e8 <strstr+0x1dc>
 800476c:	19ad      	adds	r5, r5, r6
 800476e:	42a8      	cmp	r0, r5
 8004770:	bf94      	ite	ls
 8004772:	ebc0 0405 	rsbls	r4, r0, r5
 8004776:	2401      	movhi	r4, #1
 8004778:	2e1f      	cmp	r6, #31
 800477a:	d906      	bls.n	800478a <strstr+0x7e>
 800477c:	4621      	mov	r1, r4
 800477e:	463a      	mov	r2, r7
 8004780:	4633      	mov	r3, r6
 8004782:	f7ff fe37 	bl	80043f4 <two_way_long_needle>
 8004786:	4605      	mov	r5, r0
 8004788:	e7df      	b.n	800474a <strstr+0x3e>
 800478a:	4631      	mov	r1, r6
 800478c:	aa07      	add	r2, sp, #28
 800478e:	4638      	mov	r0, r7
 8004790:	f7ff fdd2 	bl	8004338 <critical_factorization>
 8004794:	9907      	ldr	r1, [sp, #28]
 8004796:	4681      	mov	r9, r0
 8004798:	1879      	adds	r1, r7, r1
 800479a:	4638      	mov	r0, r7
 800479c:	464a      	mov	r2, r9
 800479e:	f000 fae3 	bl	8004d68 <memcmp>
 80047a2:	2800      	cmp	r0, #0
 80047a4:	f040 80a2 	bne.w	80048ec <strstr+0x1e0>
 80047a8:	f109 3bff 	add.w	fp, r9, #4294967295
 80047ac:	eb07 0e0b 	add.w	lr, r7, fp
 80047b0:	f8cd b008 	str.w	fp, [sp, #8]
 80047b4:	f1c9 0b01 	rsb	fp, r9, #1
 80047b8:	f8cd 9010 	str.w	r9, [sp, #16]
 80047bc:	4605      	mov	r5, r0
 80047be:	f8cd e00c 	str.w	lr, [sp, #12]
 80047c2:	f8cd b014 	str.w	fp, [sp, #20]
 80047c6:	4622      	mov	r2, r4
 80047c8:	4681      	mov	r9, r0
 80047ca:	19ac      	adds	r4, r5, r6
 80047cc:	eb08 0002 	add.w	r0, r8, r2
 80047d0:	2100      	movs	r1, #0
 80047d2:	1aa2      	subs	r2, r4, r2
 80047d4:	f000 fa28 	bl	8004c28 <memchr>
 80047d8:	2800      	cmp	r0, #0
 80047da:	d1ba      	bne.n	8004752 <strstr+0x46>
 80047dc:	2c00      	cmp	r4, #0
 80047de:	d0b8      	beq.n	8004752 <strstr+0x46>
 80047e0:	9b04      	ldr	r3, [sp, #16]
 80047e2:	4599      	cmp	r9, r3
 80047e4:	bf28      	it	cs
 80047e6:	464b      	movcs	r3, r9
 80047e8:	429e      	cmp	r6, r3
 80047ea:	d92b      	bls.n	8004844 <strstr+0x138>
 80047ec:	eb08 0003 	add.w	r0, r8, r3
 80047f0:	5cf9      	ldrb	r1, [r7, r3]
 80047f2:	5d42      	ldrb	r2, [r0, r5]
 80047f4:	4291      	cmp	r1, r2
 80047f6:	eb07 0003 	add.w	r0, r7, r3
 80047fa:	d16e      	bne.n	80048da <strstr+0x1ce>
 80047fc:	ea6f 0c03 	mvn.w	ip, r3
 8004800:	eb0c 0e06 	add.w	lr, ip, r6
 8004804:	f01e 0f01 	tst.w	lr, #1
 8004808:	4602      	mov	r2, r0
 800480a:	eb08 0105 	add.w	r1, r8, r5
 800480e:	d016      	beq.n	800483e <strstr+0x132>
 8004810:	3301      	adds	r3, #1
 8004812:	429e      	cmp	r6, r3
 8004814:	d916      	bls.n	8004844 <strstr+0x138>
 8004816:	7840      	ldrb	r0, [r0, #1]
 8004818:	f811 c003 	ldrb.w	ip, [r1, r3]
 800481c:	3201      	adds	r2, #1
 800481e:	4584      	cmp	ip, r0
 8004820:	d00d      	beq.n	800483e <strstr+0x132>
 8004822:	e05a      	b.n	80048da <strstr+0x1ce>
 8004824:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 8004828:	f811 e003 	ldrb.w	lr, [r1, r3]
 800482c:	4586      	cmp	lr, r0
 800482e:	d154      	bne.n	80048da <strstr+0x1ce>
 8004830:	3301      	adds	r3, #1
 8004832:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 8004836:	f811 c003 	ldrb.w	ip, [r1, r3]
 800483a:	4584      	cmp	ip, r0
 800483c:	d14d      	bne.n	80048da <strstr+0x1ce>
 800483e:	3301      	adds	r3, #1
 8004840:	429e      	cmp	r6, r3
 8004842:	d8ef      	bhi.n	8004824 <strstr+0x118>
 8004844:	9b04      	ldr	r3, [sp, #16]
 8004846:	9a02      	ldr	r2, [sp, #8]
 8004848:	454b      	cmp	r3, r9
 800484a:	f240 80d2 	bls.w	80049f2 <strstr+0x2e6>
 800484e:	eb08 0e05 	add.w	lr, r8, r5
 8004852:	5cb9      	ldrb	r1, [r7, r2]
 8004854:	f81e 0002 	ldrb.w	r0, [lr, r2]
 8004858:	4281      	cmp	r1, r0
 800485a:	f040 80ca 	bne.w	80049f2 <strstr+0x2e6>
 800485e:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8004862:	eb07 0a09 	add.w	sl, r7, r9
 8004866:	ebca 010b 	rsb	r1, sl, fp
 800486a:	07c9      	lsls	r1, r1, #31
 800486c:	465b      	mov	r3, fp
 800486e:	d524      	bpl.n	80048ba <strstr+0x1ae>
 8004870:	9b03      	ldr	r3, [sp, #12]
 8004872:	f8dd b008 	ldr.w	fp, [sp, #8]
 8004876:	f813 0c01 	ldrb.w	r0, [r3, #-1]
 800487a:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800487e:	9001      	str	r0, [sp, #4]
 8004880:	f10b 31ff 	add.w	r1, fp, #4294967295
 8004884:	f8dd b004 	ldr.w	fp, [sp, #4]
 8004888:	f81e 0001 	ldrb.w	r0, [lr, r1]
 800488c:	4583      	cmp	fp, r0
 800488e:	f10c 33ff 	add.w	r3, ip, #4294967295
 8004892:	d117      	bne.n	80048c4 <strstr+0x1b8>
 8004894:	460a      	mov	r2, r1
 8004896:	e010      	b.n	80048ba <strstr+0x1ae>
 8004898:	f813 bc01 	ldrb.w	fp, [r3, #-1]
 800489c:	f81e 3000 	ldrb.w	r3, [lr, r0]
 80048a0:	459b      	cmp	fp, r3
 80048a2:	f101 33ff 	add.w	r3, r1, #4294967295
 80048a6:	d10d      	bne.n	80048c4 <strstr+0x1b8>
 80048a8:	4602      	mov	r2, r0
 80048aa:	3801      	subs	r0, #1
 80048ac:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 80048b0:	f81e 1000 	ldrb.w	r1, [lr, r0]
 80048b4:	458b      	cmp	fp, r1
 80048b6:	d105      	bne.n	80048c4 <strstr+0x1b8>
 80048b8:	4602      	mov	r2, r0
 80048ba:	1e50      	subs	r0, r2, #1
 80048bc:	4553      	cmp	r3, sl
 80048be:	f103 31ff 	add.w	r1, r3, #4294967295
 80048c2:	d1e9      	bne.n	8004898 <strstr+0x18c>
 80048c4:	f109 0901 	add.w	r9, r9, #1
 80048c8:	4591      	cmp	r9, r2
 80048ca:	f200 8094 	bhi.w	80049f6 <strstr+0x2ea>
 80048ce:	9a07      	ldr	r2, [sp, #28]
 80048d0:	18ad      	adds	r5, r5, r2
 80048d2:	ebc2 0906 	rsb	r9, r2, r6
 80048d6:	4622      	mov	r2, r4
 80048d8:	e777      	b.n	80047ca <strstr+0xbe>
 80048da:	f8dd b014 	ldr.w	fp, [sp, #20]
 80048de:	445d      	add	r5, fp
 80048e0:	18ed      	adds	r5, r5, r3
 80048e2:	f04f 0900 	mov.w	r9, #0
 80048e6:	e7f6      	b.n	80048d6 <strstr+0x1ca>
 80048e8:	4605      	mov	r5, r0
 80048ea:	e72e      	b.n	800474a <strstr+0x3e>
 80048ec:	ebc9 0306 	rsb	r3, r9, r6
 80048f0:	454b      	cmp	r3, r9
 80048f2:	bf38      	it	cc
 80048f4:	464b      	movcc	r3, r9
 80048f6:	1c58      	adds	r0, r3, #1
 80048f8:	f1c9 0b01 	rsb	fp, r9, #1
 80048fc:	eb07 0e09 	add.w	lr, r7, r9
 8004900:	eb08 0209 	add.w	r2, r8, r9
 8004904:	f109 35ff 	add.w	r5, r9, #4294967295
 8004908:	f8cd b00c 	str.w	fp, [sp, #12]
 800490c:	4623      	mov	r3, r4
 800490e:	9007      	str	r0, [sp, #28]
 8004910:	f04f 0a00 	mov.w	sl, #0
 8004914:	9202      	str	r2, [sp, #8]
 8004916:	4674      	mov	r4, lr
 8004918:	46ab      	mov	fp, r5
 800491a:	eb0a 0506 	add.w	r5, sl, r6
 800491e:	eb08 0003 	add.w	r0, r8, r3
 8004922:	2100      	movs	r1, #0
 8004924:	1aea      	subs	r2, r5, r3
 8004926:	f000 f97f 	bl	8004c28 <memchr>
 800492a:	2800      	cmp	r0, #0
 800492c:	f47f af11 	bne.w	8004752 <strstr+0x46>
 8004930:	2d00      	cmp	r5, #0
 8004932:	f43f af0e 	beq.w	8004752 <strstr+0x46>
 8004936:	454e      	cmp	r6, r9
 8004938:	bf98      	it	ls
 800493a:	eb08 000a 	addls.w	r0, r8, sl
 800493e:	d92a      	bls.n	8004996 <strstr+0x28a>
 8004940:	9b02      	ldr	r3, [sp, #8]
 8004942:	7821      	ldrb	r1, [r4, #0]
 8004944:	f813 000a 	ldrb.w	r0, [r3, sl]
 8004948:	4281      	cmp	r1, r0
 800494a:	d14a      	bne.n	80049e2 <strstr+0x2d6>
 800494c:	ea6f 0209 	mvn.w	r2, r9
 8004950:	1993      	adds	r3, r2, r6
 8004952:	07db      	lsls	r3, r3, #31
 8004954:	4621      	mov	r1, r4
 8004956:	464a      	mov	r2, r9
 8004958:	eb08 000a 	add.w	r0, r8, sl
 800495c:	d518      	bpl.n	8004990 <strstr+0x284>
 800495e:	f109 0201 	add.w	r2, r9, #1
 8004962:	4296      	cmp	r6, r2
 8004964:	d917      	bls.n	8004996 <strstr+0x28a>
 8004966:	4621      	mov	r1, r4
 8004968:	f810 c002 	ldrb.w	ip, [r0, r2]
 800496c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8004970:	459c      	cmp	ip, r3
 8004972:	d00d      	beq.n	8004990 <strstr+0x284>
 8004974:	e036      	b.n	80049e4 <strstr+0x2d8>
 8004976:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800497a:	f810 e002 	ldrb.w	lr, [r0, r2]
 800497e:	459e      	cmp	lr, r3
 8004980:	d130      	bne.n	80049e4 <strstr+0x2d8>
 8004982:	3201      	adds	r2, #1
 8004984:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8004988:	f810 c002 	ldrb.w	ip, [r0, r2]
 800498c:	459c      	cmp	ip, r3
 800498e:	d129      	bne.n	80049e4 <strstr+0x2d8>
 8004990:	3201      	adds	r2, #1
 8004992:	4296      	cmp	r6, r2
 8004994:	d8ef      	bhi.n	8004976 <strstr+0x26a>
 8004996:	f1bb 3fff 	cmp.w	fp, #4294967295
 800499a:	465b      	mov	r3, fp
 800499c:	f43f aef3 	beq.w	8004786 <strstr+0x7a>
 80049a0:	f817 100b 	ldrb.w	r1, [r7, fp]
 80049a4:	f810 200b 	ldrb.w	r2, [r0, fp]
 80049a8:	4291      	cmp	r1, r2
 80049aa:	d116      	bne.n	80049da <strstr+0x2ce>
 80049ac:	f01b 0f01 	tst.w	fp, #1
 80049b0:	d00a      	beq.n	80049c8 <strstr+0x2bc>
 80049b2:	f10b 33ff 	add.w	r3, fp, #4294967295
 80049b6:	5cf9      	ldrb	r1, [r7, r3]
 80049b8:	5cc2      	ldrb	r2, [r0, r3]
 80049ba:	4291      	cmp	r1, r2
 80049bc:	d004      	beq.n	80049c8 <strstr+0x2bc>
 80049be:	e00c      	b.n	80049da <strstr+0x2ce>
 80049c0:	5cf9      	ldrb	r1, [r7, r3]
 80049c2:	5cc2      	ldrb	r2, [r0, r3]
 80049c4:	4291      	cmp	r1, r2
 80049c6:	d108      	bne.n	80049da <strstr+0x2ce>
 80049c8:	1e5a      	subs	r2, r3, #1
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	f43f aedb 	beq.w	8004786 <strstr+0x7a>
 80049d0:	5cb9      	ldrb	r1, [r7, r2]
 80049d2:	5c82      	ldrb	r2, [r0, r2]
 80049d4:	3b02      	subs	r3, #2
 80049d6:	4291      	cmp	r1, r2
 80049d8:	d0f2      	beq.n	80049c0 <strstr+0x2b4>
 80049da:	9807      	ldr	r0, [sp, #28]
 80049dc:	4482      	add	sl, r0
 80049de:	462b      	mov	r3, r5
 80049e0:	e79b      	b.n	800491a <strstr+0x20e>
 80049e2:	464a      	mov	r2, r9
 80049e4:	9803      	ldr	r0, [sp, #12]
 80049e6:	4482      	add	sl, r0
 80049e8:	4492      	add	sl, r2
 80049ea:	e7f8      	b.n	80049de <strstr+0x2d2>
 80049ec:	460e      	mov	r6, r1
 80049ee:	2401      	movs	r4, #1
 80049f0:	e6a8      	b.n	8004744 <strstr+0x38>
 80049f2:	9a04      	ldr	r2, [sp, #16]
 80049f4:	e766      	b.n	80048c4 <strstr+0x1b8>
 80049f6:	4445      	add	r5, r8
 80049f8:	e6a7      	b.n	800474a <strstr+0x3e>
 80049fa:	bf00      	nop

080049fc <_malloc_trim_r>:
 80049fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049fe:	4d22      	ldr	r5, [pc, #136]	; (8004a88 <_malloc_trim_r+0x8c>)
 8004a00:	460f      	mov	r7, r1
 8004a02:	4604      	mov	r4, r0
 8004a04:	f7ff fae6 	bl	8003fd4 <__malloc_lock>
 8004a08:	68ab      	ldr	r3, [r5, #8]
 8004a0a:	685e      	ldr	r6, [r3, #4]
 8004a0c:	f026 0603 	bic.w	r6, r6, #3
 8004a10:	f606 70ef 	addw	r0, r6, #4079	; 0xfef
 8004a14:	1bc1      	subs	r1, r0, r7
 8004a16:	0b0a      	lsrs	r2, r1, #12
 8004a18:	1e57      	subs	r7, r2, #1
 8004a1a:	033f      	lsls	r7, r7, #12
 8004a1c:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 8004a20:	db07      	blt.n	8004a32 <_malloc_trim_r+0x36>
 8004a22:	2100      	movs	r1, #0
 8004a24:	4620      	mov	r0, r4
 8004a26:	f7ff fad9 	bl	8003fdc <_sbrk_r>
 8004a2a:	68ab      	ldr	r3, [r5, #8]
 8004a2c:	1999      	adds	r1, r3, r6
 8004a2e:	4288      	cmp	r0, r1
 8004a30:	d004      	beq.n	8004a3c <_malloc_trim_r+0x40>
 8004a32:	4620      	mov	r0, r4
 8004a34:	f7ff fad0 	bl	8003fd8 <__malloc_unlock>
 8004a38:	2000      	movs	r0, #0
 8004a3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a3c:	4279      	negs	r1, r7
 8004a3e:	4620      	mov	r0, r4
 8004a40:	f7ff facc 	bl	8003fdc <_sbrk_r>
 8004a44:	3001      	adds	r0, #1
 8004a46:	d00d      	beq.n	8004a64 <_malloc_trim_r+0x68>
 8004a48:	4b10      	ldr	r3, [pc, #64]	; (8004a8c <_malloc_trim_r+0x90>)
 8004a4a:	68a8      	ldr	r0, [r5, #8]
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	1bf6      	subs	r6, r6, r7
 8004a50:	f046 0601 	orr.w	r6, r6, #1
 8004a54:	1bd7      	subs	r7, r2, r7
 8004a56:	6046      	str	r6, [r0, #4]
 8004a58:	4620      	mov	r0, r4
 8004a5a:	601f      	str	r7, [r3, #0]
 8004a5c:	f7ff fabc 	bl	8003fd8 <__malloc_unlock>
 8004a60:	2001      	movs	r0, #1
 8004a62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a64:	2100      	movs	r1, #0
 8004a66:	4620      	mov	r0, r4
 8004a68:	f7ff fab8 	bl	8003fdc <_sbrk_r>
 8004a6c:	68ab      	ldr	r3, [r5, #8]
 8004a6e:	1ac2      	subs	r2, r0, r3
 8004a70:	2a0f      	cmp	r2, #15
 8004a72:	ddde      	ble.n	8004a32 <_malloc_trim_r+0x36>
 8004a74:	4906      	ldr	r1, [pc, #24]	; (8004a90 <_malloc_trim_r+0x94>)
 8004a76:	6809      	ldr	r1, [r1, #0]
 8004a78:	1a40      	subs	r0, r0, r1
 8004a7a:	4904      	ldr	r1, [pc, #16]	; (8004a8c <_malloc_trim_r+0x90>)
 8004a7c:	f042 0201 	orr.w	r2, r2, #1
 8004a80:	6008      	str	r0, [r1, #0]
 8004a82:	605a      	str	r2, [r3, #4]
 8004a84:	e7d5      	b.n	8004a32 <_malloc_trim_r+0x36>
 8004a86:	bf00      	nop
 8004a88:	20000018 	.word	0x20000018
 8004a8c:	200008a0 	.word	0x200008a0
 8004a90:	20000424 	.word	0x20000424

08004a94 <_free_r>:
 8004a94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a98:	460d      	mov	r5, r1
 8004a9a:	4606      	mov	r6, r0
 8004a9c:	2900      	cmp	r1, #0
 8004a9e:	d055      	beq.n	8004b4c <_free_r+0xb8>
 8004aa0:	f7ff fa98 	bl	8003fd4 <__malloc_lock>
 8004aa4:	f855 1c04 	ldr.w	r1, [r5, #-4]
 8004aa8:	f8df c16c 	ldr.w	ip, [pc, #364]	; 8004c18 <_free_r+0x184>
 8004aac:	f1a5 0408 	sub.w	r4, r5, #8
 8004ab0:	f021 0301 	bic.w	r3, r1, #1
 8004ab4:	18e2      	adds	r2, r4, r3
 8004ab6:	f8dc 0008 	ldr.w	r0, [ip, #8]
 8004aba:	6857      	ldr	r7, [r2, #4]
 8004abc:	4290      	cmp	r0, r2
 8004abe:	f027 0703 	bic.w	r7, r7, #3
 8004ac2:	d065      	beq.n	8004b90 <_free_r+0xfc>
 8004ac4:	f011 0101 	ands.w	r1, r1, #1
 8004ac8:	6057      	str	r7, [r2, #4]
 8004aca:	d032      	beq.n	8004b32 <_free_r+0x9e>
 8004acc:	2100      	movs	r1, #0
 8004ace:	19d0      	adds	r0, r2, r7
 8004ad0:	6840      	ldr	r0, [r0, #4]
 8004ad2:	07c0      	lsls	r0, r0, #31
 8004ad4:	d406      	bmi.n	8004ae4 <_free_r+0x50>
 8004ad6:	19db      	adds	r3, r3, r7
 8004ad8:	6890      	ldr	r0, [r2, #8]
 8004ada:	2900      	cmp	r1, #0
 8004adc:	d04a      	beq.n	8004b74 <_free_r+0xe0>
 8004ade:	68d2      	ldr	r2, [r2, #12]
 8004ae0:	60c2      	str	r2, [r0, #12]
 8004ae2:	6090      	str	r0, [r2, #8]
 8004ae4:	f043 0001 	orr.w	r0, r3, #1
 8004ae8:	6060      	str	r0, [r4, #4]
 8004aea:	50e3      	str	r3, [r4, r3]
 8004aec:	b9e1      	cbnz	r1, 8004b28 <_free_r+0x94>
 8004aee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004af2:	d32d      	bcc.n	8004b50 <_free_r+0xbc>
 8004af4:	0a5a      	lsrs	r2, r3, #9
 8004af6:	2a04      	cmp	r2, #4
 8004af8:	d866      	bhi.n	8004bc8 <_free_r+0x134>
 8004afa:	0998      	lsrs	r0, r3, #6
 8004afc:	3038      	adds	r0, #56	; 0x38
 8004afe:	0042      	lsls	r2, r0, #1
 8004b00:	eb0c 0e82 	add.w	lr, ip, r2, lsl #2
 8004b04:	4944      	ldr	r1, [pc, #272]	; (8004c18 <_free_r+0x184>)
 8004b06:	f8de 2008 	ldr.w	r2, [lr, #8]
 8004b0a:	4572      	cmp	r2, lr
 8004b0c:	d062      	beq.n	8004bd4 <_free_r+0x140>
 8004b0e:	6850      	ldr	r0, [r2, #4]
 8004b10:	f020 0103 	bic.w	r1, r0, #3
 8004b14:	428b      	cmp	r3, r1
 8004b16:	d202      	bcs.n	8004b1e <_free_r+0x8a>
 8004b18:	6892      	ldr	r2, [r2, #8]
 8004b1a:	4596      	cmp	lr, r2
 8004b1c:	d1f7      	bne.n	8004b0e <_free_r+0x7a>
 8004b1e:	68d0      	ldr	r0, [r2, #12]
 8004b20:	60e0      	str	r0, [r4, #12]
 8004b22:	60a2      	str	r2, [r4, #8]
 8004b24:	60d4      	str	r4, [r2, #12]
 8004b26:	6084      	str	r4, [r0, #8]
 8004b28:	4630      	mov	r0, r6
 8004b2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b2e:	f7ff ba53 	b.w	8003fd8 <__malloc_unlock>
 8004b32:	f855 5c08 	ldr.w	r5, [r5, #-8]
 8004b36:	1b64      	subs	r4, r4, r5
 8004b38:	f10c 0808 	add.w	r8, ip, #8
 8004b3c:	68a0      	ldr	r0, [r4, #8]
 8004b3e:	4540      	cmp	r0, r8
 8004b40:	442b      	add	r3, r5
 8004b42:	d03f      	beq.n	8004bc4 <_free_r+0x130>
 8004b44:	68e5      	ldr	r5, [r4, #12]
 8004b46:	60c5      	str	r5, [r0, #12]
 8004b48:	60a8      	str	r0, [r5, #8]
 8004b4a:	e7c0      	b.n	8004ace <_free_r+0x3a>
 8004b4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b50:	08dd      	lsrs	r5, r3, #3
 8004b52:	eb0c 02c5 	add.w	r2, ip, r5, lsl #3
 8004b56:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8004b5a:	6891      	ldr	r1, [r2, #8]
 8004b5c:	60e2      	str	r2, [r4, #12]
 8004b5e:	10ab      	asrs	r3, r5, #2
 8004b60:	2501      	movs	r5, #1
 8004b62:	fa05 f303 	lsl.w	r3, r5, r3
 8004b66:	4318      	orrs	r0, r3
 8004b68:	60a1      	str	r1, [r4, #8]
 8004b6a:	f8cc 0004 	str.w	r0, [ip, #4]
 8004b6e:	6094      	str	r4, [r2, #8]
 8004b70:	60cc      	str	r4, [r1, #12]
 8004b72:	e7d9      	b.n	8004b28 <_free_r+0x94>
 8004b74:	4d29      	ldr	r5, [pc, #164]	; (8004c1c <_free_r+0x188>)
 8004b76:	42a8      	cmp	r0, r5
 8004b78:	d1b1      	bne.n	8004ade <_free_r+0x4a>
 8004b7a:	f043 0201 	orr.w	r2, r3, #1
 8004b7e:	f8cc 4014 	str.w	r4, [ip, #20]
 8004b82:	f8cc 4010 	str.w	r4, [ip, #16]
 8004b86:	60e0      	str	r0, [r4, #12]
 8004b88:	60a0      	str	r0, [r4, #8]
 8004b8a:	6062      	str	r2, [r4, #4]
 8004b8c:	50e3      	str	r3, [r4, r3]
 8004b8e:	e7cb      	b.n	8004b28 <_free_r+0x94>
 8004b90:	18ff      	adds	r7, r7, r3
 8004b92:	07cb      	lsls	r3, r1, #31
 8004b94:	d407      	bmi.n	8004ba6 <_free_r+0x112>
 8004b96:	f855 1c08 	ldr.w	r1, [r5, #-8]
 8004b9a:	1a64      	subs	r4, r4, r1
 8004b9c:	187f      	adds	r7, r7, r1
 8004b9e:	68e3      	ldr	r3, [r4, #12]
 8004ba0:	68a0      	ldr	r0, [r4, #8]
 8004ba2:	60c3      	str	r3, [r0, #12]
 8004ba4:	6098      	str	r0, [r3, #8]
 8004ba6:	4a1e      	ldr	r2, [pc, #120]	; (8004c20 <_free_r+0x18c>)
 8004ba8:	f8cc 4008 	str.w	r4, [ip, #8]
 8004bac:	6811      	ldr	r1, [r2, #0]
 8004bae:	f047 0301 	orr.w	r3, r7, #1
 8004bb2:	428f      	cmp	r7, r1
 8004bb4:	6063      	str	r3, [r4, #4]
 8004bb6:	d3b7      	bcc.n	8004b28 <_free_r+0x94>
 8004bb8:	4a1a      	ldr	r2, [pc, #104]	; (8004c24 <_free_r+0x190>)
 8004bba:	4630      	mov	r0, r6
 8004bbc:	6811      	ldr	r1, [r2, #0]
 8004bbe:	f7ff ff1d 	bl	80049fc <_malloc_trim_r>
 8004bc2:	e7b1      	b.n	8004b28 <_free_r+0x94>
 8004bc4:	2101      	movs	r1, #1
 8004bc6:	e782      	b.n	8004ace <_free_r+0x3a>
 8004bc8:	2a14      	cmp	r2, #20
 8004bca:	d80c      	bhi.n	8004be6 <_free_r+0x152>
 8004bcc:	f102 005b 	add.w	r0, r2, #91	; 0x5b
 8004bd0:	0042      	lsls	r2, r0, #1
 8004bd2:	e795      	b.n	8004b00 <_free_r+0x6c>
 8004bd4:	684b      	ldr	r3, [r1, #4]
 8004bd6:	1080      	asrs	r0, r0, #2
 8004bd8:	2501      	movs	r5, #1
 8004bda:	fa05 f000 	lsl.w	r0, r5, r0
 8004bde:	4303      	orrs	r3, r0
 8004be0:	604b      	str	r3, [r1, #4]
 8004be2:	4610      	mov	r0, r2
 8004be4:	e79c      	b.n	8004b20 <_free_r+0x8c>
 8004be6:	2a54      	cmp	r2, #84	; 0x54
 8004be8:	d803      	bhi.n	8004bf2 <_free_r+0x15e>
 8004bea:	0b18      	lsrs	r0, r3, #12
 8004bec:	306e      	adds	r0, #110	; 0x6e
 8004bee:	0042      	lsls	r2, r0, #1
 8004bf0:	e786      	b.n	8004b00 <_free_r+0x6c>
 8004bf2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8004bf6:	d803      	bhi.n	8004c00 <_free_r+0x16c>
 8004bf8:	0bd8      	lsrs	r0, r3, #15
 8004bfa:	3077      	adds	r0, #119	; 0x77
 8004bfc:	0042      	lsls	r2, r0, #1
 8004bfe:	e77f      	b.n	8004b00 <_free_r+0x6c>
 8004c00:	f240 5154 	movw	r1, #1364	; 0x554
 8004c04:	428a      	cmp	r2, r1
 8004c06:	d803      	bhi.n	8004c10 <_free_r+0x17c>
 8004c08:	0c98      	lsrs	r0, r3, #18
 8004c0a:	307c      	adds	r0, #124	; 0x7c
 8004c0c:	0042      	lsls	r2, r0, #1
 8004c0e:	e777      	b.n	8004b00 <_free_r+0x6c>
 8004c10:	22fc      	movs	r2, #252	; 0xfc
 8004c12:	207e      	movs	r0, #126	; 0x7e
 8004c14:	e774      	b.n	8004b00 <_free_r+0x6c>
 8004c16:	bf00      	nop
 8004c18:	20000018 	.word	0x20000018
 8004c1c:	20000020 	.word	0x20000020
 8004c20:	20000420 	.word	0x20000420
 8004c24:	2000089c 	.word	0x2000089c

08004c28 <memchr>:
 8004c28:	0783      	lsls	r3, r0, #30
 8004c2a:	b4f0      	push	{r4, r5, r6, r7}
 8004c2c:	b2c9      	uxtb	r1, r1
 8004c2e:	f000 8096 	beq.w	8004d5e <memchr+0x136>
 8004c32:	1e53      	subs	r3, r2, #1
 8004c34:	2a00      	cmp	r2, #0
 8004c36:	f000 8094 	beq.w	8004d62 <memchr+0x13a>
 8004c3a:	7802      	ldrb	r2, [r0, #0]
 8004c3c:	428a      	cmp	r2, r1
 8004c3e:	d00b      	beq.n	8004c58 <memchr+0x30>
 8004c40:	1c42      	adds	r2, r0, #1
 8004c42:	07d8      	lsls	r0, r3, #31
 8004c44:	d51a      	bpl.n	8004c7c <memchr+0x54>
 8004c46:	f012 0f03 	tst.w	r2, #3
 8004c4a:	4610      	mov	r0, r2
 8004c4c:	d01c      	beq.n	8004c88 <memchr+0x60>
 8004c4e:	7814      	ldrb	r4, [r2, #0]
 8004c50:	3b01      	subs	r3, #1
 8004c52:	3201      	adds	r2, #1
 8004c54:	428c      	cmp	r4, r1
 8004c56:	d111      	bne.n	8004c7c <memchr+0x54>
 8004c58:	bcf0      	pop	{r4, r5, r6, r7}
 8004c5a:	4770      	bx	lr
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d07c      	beq.n	8004d5a <memchr+0x132>
 8004c60:	7812      	ldrb	r2, [r2, #0]
 8004c62:	3b01      	subs	r3, #1
 8004c64:	428a      	cmp	r2, r1
 8004c66:	d0f7      	beq.n	8004c58 <memchr+0x30>
 8004c68:	f014 0f03 	tst.w	r4, #3
 8004c6c:	4620      	mov	r0, r4
 8004c6e:	f104 0201 	add.w	r2, r4, #1
 8004c72:	d009      	beq.n	8004c88 <memchr+0x60>
 8004c74:	7824      	ldrb	r4, [r4, #0]
 8004c76:	3b01      	subs	r3, #1
 8004c78:	428c      	cmp	r4, r1
 8004c7a:	d0ed      	beq.n	8004c58 <memchr+0x30>
 8004c7c:	f012 0f03 	tst.w	r2, #3
 8004c80:	4610      	mov	r0, r2
 8004c82:	f102 0401 	add.w	r4, r2, #1
 8004c86:	d1e9      	bne.n	8004c5c <memchr+0x34>
 8004c88:	2b03      	cmp	r3, #3
 8004c8a:	d93f      	bls.n	8004d0c <memchr+0xe4>
 8004c8c:	6804      	ldr	r4, [r0, #0]
 8004c8e:	ea41 2501 	orr.w	r5, r1, r1, lsl #8
 8004c92:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8004c96:	ea85 0704 	eor.w	r7, r5, r4
 8004c9a:	f1a7 3201 	sub.w	r2, r7, #16843009	; 0x1010101
 8004c9e:	ea22 0207 	bic.w	r2, r2, r7
 8004ca2:	1f1e      	subs	r6, r3, #4
 8004ca4:	1d04      	adds	r4, r0, #4
 8004ca6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8004caa:	f3c6 0780 	ubfx	r7, r6, #2, #1
 8004cae:	d12d      	bne.n	8004d0c <memchr+0xe4>
 8004cb0:	2e03      	cmp	r6, #3
 8004cb2:	4633      	mov	r3, r6
 8004cb4:	d929      	bls.n	8004d0a <memchr+0xe2>
 8004cb6:	b167      	cbz	r7, 8004cd2 <memchr+0xaa>
 8004cb8:	4620      	mov	r0, r4
 8004cba:	3404      	adds	r4, #4
 8004cbc:	6806      	ldr	r6, [r0, #0]
 8004cbe:	ea85 0206 	eor.w	r2, r5, r6
 8004cc2:	f1a2 3601 	sub.w	r6, r2, #16843009	; 0x1010101
 8004cc6:	ea26 0202 	bic.w	r2, r6, r2
 8004cca:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8004cce:	d019      	beq.n	8004d04 <memchr+0xdc>
 8004cd0:	e01c      	b.n	8004d0c <memchr+0xe4>
 8004cd2:	1d26      	adds	r6, r4, #4
 8004cd4:	4620      	mov	r0, r4
 8004cd6:	6824      	ldr	r4, [r4, #0]
 8004cd8:	ea85 0204 	eor.w	r2, r5, r4
 8004cdc:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 8004ce0:	ea24 0202 	bic.w	r2, r4, r2
 8004ce4:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8004ce8:	d110      	bne.n	8004d0c <memchr+0xe4>
 8004cea:	6834      	ldr	r4, [r6, #0]
 8004cec:	ea85 0204 	eor.w	r2, r5, r4
 8004cf0:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 8004cf4:	ea24 0202 	bic.w	r2, r4, r2
 8004cf8:	3b04      	subs	r3, #4
 8004cfa:	1d34      	adds	r4, r6, #4
 8004cfc:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8004d00:	4630      	mov	r0, r6
 8004d02:	d103      	bne.n	8004d0c <memchr+0xe4>
 8004d04:	3b04      	subs	r3, #4
 8004d06:	2b03      	cmp	r3, #3
 8004d08:	d8e3      	bhi.n	8004cd2 <memchr+0xaa>
 8004d0a:	4620      	mov	r0, r4
 8004d0c:	1e5d      	subs	r5, r3, #1
 8004d0e:	b323      	cbz	r3, 8004d5a <memchr+0x132>
 8004d10:	7803      	ldrb	r3, [r0, #0]
 8004d12:	428b      	cmp	r3, r1
 8004d14:	d0a0      	beq.n	8004c58 <memchr+0x30>
 8004d16:	1c43      	adds	r3, r0, #1
 8004d18:	2200      	movs	r2, #0
 8004d1a:	07e8      	lsls	r0, r5, #31
 8004d1c:	d514      	bpl.n	8004d48 <memchr+0x120>
 8004d1e:	4618      	mov	r0, r3
 8004d20:	2201      	movs	r2, #1
 8004d22:	7804      	ldrb	r4, [r0, #0]
 8004d24:	3301      	adds	r3, #1
 8004d26:	428c      	cmp	r4, r1
 8004d28:	d096      	beq.n	8004c58 <memchr+0x30>
 8004d2a:	4295      	cmp	r5, r2
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f103 0401 	add.w	r4, r3, #1
 8004d32:	f102 0202 	add.w	r2, r2, #2
 8004d36:	d00e      	beq.n	8004d56 <memchr+0x12e>
 8004d38:	781b      	ldrb	r3, [r3, #0]
 8004d3a:	428b      	cmp	r3, r1
 8004d3c:	d08c      	beq.n	8004c58 <memchr+0x30>
 8004d3e:	1c63      	adds	r3, r4, #1
 8004d40:	4620      	mov	r0, r4
 8004d42:	7824      	ldrb	r4, [r4, #0]
 8004d44:	428c      	cmp	r4, r1
 8004d46:	d087      	beq.n	8004c58 <memchr+0x30>
 8004d48:	4295      	cmp	r5, r2
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	f103 0401 	add.w	r4, r3, #1
 8004d50:	f102 0202 	add.w	r2, r2, #2
 8004d54:	d1f0      	bne.n	8004d38 <memchr+0x110>
 8004d56:	2000      	movs	r0, #0
 8004d58:	e77e      	b.n	8004c58 <memchr+0x30>
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	e77c      	b.n	8004c58 <memchr+0x30>
 8004d5e:	4613      	mov	r3, r2
 8004d60:	e792      	b.n	8004c88 <memchr+0x60>
 8004d62:	4610      	mov	r0, r2
 8004d64:	e778      	b.n	8004c58 <memchr+0x30>
 8004d66:	bf00      	nop

08004d68 <memcmp>:
 8004d68:	2a03      	cmp	r2, #3
 8004d6a:	b4f0      	push	{r4, r5, r6, r7}
 8004d6c:	d931      	bls.n	8004dd2 <memcmp+0x6a>
 8004d6e:	ea41 0300 	orr.w	r3, r1, r0
 8004d72:	079c      	lsls	r4, r3, #30
 8004d74:	d12e      	bne.n	8004dd4 <memcmp+0x6c>
 8004d76:	6806      	ldr	r6, [r0, #0]
 8004d78:	680f      	ldr	r7, [r1, #0]
 8004d7a:	1f15      	subs	r5, r2, #4
 8004d7c:	1d03      	adds	r3, r0, #4
 8004d7e:	1d0c      	adds	r4, r1, #4
 8004d80:	42be      	cmp	r6, r7
 8004d82:	f3c5 0c80 	ubfx	ip, r5, #2, #1
 8004d86:	d124      	bne.n	8004dd2 <memcmp+0x6a>
 8004d88:	2d03      	cmp	r5, #3
 8004d8a:	462a      	mov	r2, r5
 8004d8c:	d91f      	bls.n	8004dce <memcmp+0x66>
 8004d8e:	f1bc 0f00 	cmp.w	ip, #0
 8004d92:	d008      	beq.n	8004da6 <memcmp+0x3e>
 8004d94:	6825      	ldr	r5, [r4, #0]
 8004d96:	681e      	ldr	r6, [r3, #0]
 8004d98:	4621      	mov	r1, r4
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3404      	adds	r4, #4
 8004d9e:	3304      	adds	r3, #4
 8004da0:	42ae      	cmp	r6, r5
 8004da2:	d011      	beq.n	8004dc8 <memcmp+0x60>
 8004da4:	e015      	b.n	8004dd2 <memcmp+0x6a>
 8004da6:	4618      	mov	r0, r3
 8004da8:	4621      	mov	r1, r4
 8004daa:	6823      	ldr	r3, [r4, #0]
 8004dac:	6804      	ldr	r4, [r0, #0]
 8004dae:	1d05      	adds	r5, r0, #4
 8004db0:	1d0e      	adds	r6, r1, #4
 8004db2:	429c      	cmp	r4, r3
 8004db4:	d10d      	bne.n	8004dd2 <memcmp+0x6a>
 8004db6:	4628      	mov	r0, r5
 8004db8:	4631      	mov	r1, r6
 8004dba:	6835      	ldr	r5, [r6, #0]
 8004dbc:	6806      	ldr	r6, [r0, #0]
 8004dbe:	3a04      	subs	r2, #4
 8004dc0:	1d03      	adds	r3, r0, #4
 8004dc2:	1d0c      	adds	r4, r1, #4
 8004dc4:	42ae      	cmp	r6, r5
 8004dc6:	d104      	bne.n	8004dd2 <memcmp+0x6a>
 8004dc8:	3a04      	subs	r2, #4
 8004dca:	2a03      	cmp	r2, #3
 8004dcc:	d8eb      	bhi.n	8004da6 <memcmp+0x3e>
 8004dce:	4621      	mov	r1, r4
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	b31a      	cbz	r2, 8004e1c <memcmp+0xb4>
 8004dd4:	7803      	ldrb	r3, [r0, #0]
 8004dd6:	780c      	ldrb	r4, [r1, #0]
 8004dd8:	42a3      	cmp	r3, r4
 8004dda:	d10a      	bne.n	8004df2 <memcmp+0x8a>
 8004ddc:	1e55      	subs	r5, r2, #1
 8004dde:	2200      	movs	r2, #0
 8004de0:	07eb      	lsls	r3, r5, #31
 8004de2:	d514      	bpl.n	8004e0e <memcmp+0xa6>
 8004de4:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8004de8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8004dec:	2201      	movs	r2, #1
 8004dee:	42a3      	cmp	r3, r4
 8004df0:	d00d      	beq.n	8004e0e <memcmp+0xa6>
 8004df2:	1b18      	subs	r0, r3, r4
 8004df4:	e010      	b.n	8004e18 <memcmp+0xb0>
 8004df6:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8004dfa:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8004dfe:	42a3      	cmp	r3, r4
 8004e00:	d1f7      	bne.n	8004df2 <memcmp+0x8a>
 8004e02:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8004e06:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8004e0a:	42a3      	cmp	r3, r4
 8004e0c:	d1f1      	bne.n	8004df2 <memcmp+0x8a>
 8004e0e:	42aa      	cmp	r2, r5
 8004e10:	f102 0202 	add.w	r2, r2, #2
 8004e14:	d1ef      	bne.n	8004df6 <memcmp+0x8e>
 8004e16:	2000      	movs	r0, #0
 8004e18:	bcf0      	pop	{r4, r5, r6, r7}
 8004e1a:	4770      	bx	lr
 8004e1c:	4610      	mov	r0, r2
 8004e1e:	e7fb      	b.n	8004e18 <memcmp+0xb0>

08004e20 <cleanup_glue>:
 8004e20:	b538      	push	{r3, r4, r5, lr}
 8004e22:	460c      	mov	r4, r1
 8004e24:	6809      	ldr	r1, [r1, #0]
 8004e26:	4605      	mov	r5, r0
 8004e28:	b109      	cbz	r1, 8004e2e <cleanup_glue+0xe>
 8004e2a:	f7ff fff9 	bl	8004e20 <cleanup_glue>
 8004e2e:	4628      	mov	r0, r5
 8004e30:	4621      	mov	r1, r4
 8004e32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e36:	f7ff be2d 	b.w	8004a94 <_free_r>
 8004e3a:	bf00      	nop

08004e3c <_reclaim_reent>:
 8004e3c:	4b21      	ldr	r3, [pc, #132]	; (8004ec4 <_reclaim_reent+0x88>)
 8004e3e:	6819      	ldr	r1, [r3, #0]
 8004e40:	4288      	cmp	r0, r1
 8004e42:	b570      	push	{r4, r5, r6, lr}
 8004e44:	4605      	mov	r5, r0
 8004e46:	d030      	beq.n	8004eaa <_reclaim_reent+0x6e>
 8004e48:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8004e4a:	b1a2      	cbz	r2, 8004e76 <_reclaim_reent+0x3a>
 8004e4c:	2000      	movs	r0, #0
 8004e4e:	4606      	mov	r6, r0
 8004e50:	f852 1020 	ldr.w	r1, [r2, r0, lsl #2]
 8004e54:	b139      	cbz	r1, 8004e66 <_reclaim_reent+0x2a>
 8004e56:	680c      	ldr	r4, [r1, #0]
 8004e58:	4628      	mov	r0, r5
 8004e5a:	f7ff fe1b 	bl	8004a94 <_free_r>
 8004e5e:	4621      	mov	r1, r4
 8004e60:	2c00      	cmp	r4, #0
 8004e62:	d1f8      	bne.n	8004e56 <_reclaim_reent+0x1a>
 8004e64:	6cea      	ldr	r2, [r5, #76]	; 0x4c
 8004e66:	3601      	adds	r6, #1
 8004e68:	2e20      	cmp	r6, #32
 8004e6a:	4630      	mov	r0, r6
 8004e6c:	d1f0      	bne.n	8004e50 <_reclaim_reent+0x14>
 8004e6e:	4628      	mov	r0, r5
 8004e70:	4611      	mov	r1, r2
 8004e72:	f7ff fe0f 	bl	8004a94 <_free_r>
 8004e76:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8004e78:	b111      	cbz	r1, 8004e80 <_reclaim_reent+0x44>
 8004e7a:	4628      	mov	r0, r5
 8004e7c:	f7ff fe0a 	bl	8004a94 <_free_r>
 8004e80:	f8d5 1148 	ldr.w	r1, [r5, #328]	; 0x148
 8004e84:	b151      	cbz	r1, 8004e9c <_reclaim_reent+0x60>
 8004e86:	f505 76a6 	add.w	r6, r5, #332	; 0x14c
 8004e8a:	42b1      	cmp	r1, r6
 8004e8c:	d006      	beq.n	8004e9c <_reclaim_reent+0x60>
 8004e8e:	680c      	ldr	r4, [r1, #0]
 8004e90:	4628      	mov	r0, r5
 8004e92:	f7ff fdff 	bl	8004a94 <_free_r>
 8004e96:	42a6      	cmp	r6, r4
 8004e98:	4621      	mov	r1, r4
 8004e9a:	d1f8      	bne.n	8004e8e <_reclaim_reent+0x52>
 8004e9c:	6d69      	ldr	r1, [r5, #84]	; 0x54
 8004e9e:	b111      	cbz	r1, 8004ea6 <_reclaim_reent+0x6a>
 8004ea0:	4628      	mov	r0, r5
 8004ea2:	f7ff fdf7 	bl	8004a94 <_free_r>
 8004ea6:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8004ea8:	b903      	cbnz	r3, 8004eac <_reclaim_reent+0x70>
 8004eaa:	bd70      	pop	{r4, r5, r6, pc}
 8004eac:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 8004eae:	4628      	mov	r0, r5
 8004eb0:	4788      	blx	r1
 8004eb2:	f8d5 12e0 	ldr.w	r1, [r5, #736]	; 0x2e0
 8004eb6:	2900      	cmp	r1, #0
 8004eb8:	d0f7      	beq.n	8004eaa <_reclaim_reent+0x6e>
 8004eba:	4628      	mov	r0, r5
 8004ebc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004ec0:	f7ff bfae 	b.w	8004e20 <cleanup_glue>
 8004ec4:	20000850 	.word	0x20000850

08004ec8 <_wrapup_reent>:
 8004ec8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ecc:	4680      	mov	r8, r0
 8004ece:	2800      	cmp	r0, #0
 8004ed0:	d02e      	beq.n	8004f30 <_wrapup_reent+0x68>
 8004ed2:	f8d8 7148 	ldr.w	r7, [r8, #328]	; 0x148
 8004ed6:	b317      	cbz	r7, 8004f1e <_wrapup_reent+0x56>
 8004ed8:	687c      	ldr	r4, [r7, #4]
 8004eda:	1e65      	subs	r5, r4, #1
 8004edc:	d41c      	bmi.n	8004f18 <_wrapup_reent+0x50>
 8004ede:	3402      	adds	r4, #2
 8004ee0:	eb07 0484 	add.w	r4, r7, r4, lsl #2
 8004ee4:	f005 0901 	and.w	r9, r5, #1
 8004ee8:	f854 0d04 	ldr.w	r0, [r4, #-4]!
 8004eec:	4780      	blx	r0
 8004eee:	1e6e      	subs	r6, r5, #1
 8004ef0:	b195      	cbz	r5, 8004f18 <_wrapup_reent+0x50>
 8004ef2:	f1b9 0f00 	cmp.w	r9, #0
 8004ef6:	d005      	beq.n	8004f04 <_wrapup_reent+0x3c>
 8004ef8:	f854 1d04 	ldr.w	r1, [r4, #-4]!
 8004efc:	3e01      	subs	r6, #1
 8004efe:	4788      	blx	r1
 8004f00:	1c73      	adds	r3, r6, #1
 8004f02:	d009      	beq.n	8004f18 <_wrapup_reent+0x50>
 8004f04:	f854 2d04 	ldr.w	r2, [r4, #-4]!
 8004f08:	4790      	blx	r2
 8004f0a:	1e75      	subs	r5, r6, #1
 8004f0c:	f854 3d04 	ldr.w	r3, [r4, #-4]!
 8004f10:	4798      	blx	r3
 8004f12:	3e02      	subs	r6, #2
 8004f14:	2d00      	cmp	r5, #0
 8004f16:	d1f5      	bne.n	8004f04 <_wrapup_reent+0x3c>
 8004f18:	683f      	ldr	r7, [r7, #0]
 8004f1a:	2f00      	cmp	r7, #0
 8004f1c:	d1dc      	bne.n	8004ed8 <_wrapup_reent+0x10>
 8004f1e:	f8d8 103c 	ldr.w	r1, [r8, #60]	; 0x3c
 8004f22:	b119      	cbz	r1, 8004f2c <_wrapup_reent+0x64>
 8004f24:	4640      	mov	r0, r8
 8004f26:	4788      	blx	r1
 8004f28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f30:	4b01      	ldr	r3, [pc, #4]	; (8004f38 <_wrapup_reent+0x70>)
 8004f32:	f8d3 8000 	ldr.w	r8, [r3]
 8004f36:	e7cc      	b.n	8004ed2 <_wrapup_reent+0xa>
 8004f38:	20000850 	.word	0x20000850
