// Seed: 1186286472
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  inout id_1;
  reg id_3;
  reg id_4 = id_1 ? id_3 : id_4;
  reg id_5;
  always @(posedge id_3, negedge id_3) begin
    id_3 <= (id_3 - 1) ? 1 : id_5;
  end
endmodule
