// Seed: 2245346847
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    input wire id_2,
    output wire id_3,
    input wand id_4,
    output supply0 id_5,
    output tri0 id_6,
    output uwire id_7,
    output wor id_8,
    input uwire id_9,
    input supply1 id_10,
    input wand id_11,
    input wor id_12
);
  logic id_14 = -1, id_15;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output uwire id_2,
    input wire id_3,
    input tri id_4,
    output wand id_5,
    input tri0 id_6,
    output wand id_7,
    input tri0 id_8,
    input tri id_9,
    input wor id_10,
    output supply1 id_11,
    output uwire id_12,
    input tri1 id_13,
    output wire id_14,
    input supply1 id_15,
    input wor id_16
);
  assign id_7 = id_10;
  module_0 modCall_1 (
      id_6,
      id_16,
      id_3,
      id_5,
      id_1,
      id_5,
      id_11,
      id_12,
      id_2,
      id_15,
      id_9,
      id_9,
      id_10
  );
endmodule
