// Seed: 1517803596
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    output tri1 id_0,
    output tri  id_1
);
  assign id_1 = id_3;
  module_0();
endmodule
macromodule module_2 (
    output tri id_0,
    output wand id_1,
    input supply1 id_2,
    input wor id_3
    , id_6,
    output wand id_4
    , id_7
);
  wire id_8;
  module_0();
endmodule
module module_3 ();
  logic [7:0] id_2;
  id_3(
      id_1, 1, 1'h0, id_2[1], id_1
  );
  wire id_4;
  wire id_5;
  module_0();
endmodule
