From 5c0936b94ede1174fb4db312cc44305ff4ff16a2 Mon Sep 17 00:00:00 2001
From: Omri Itach <omrii@marvell.com>
Date: Tue, 19 Jun 2018 17:01:41 +0300
Subject: [PATCH 0661/1051] clk: mvebu: ap806: add AP-DCLK (hclk) to system
 controller driver

Add dynamic AP-DCLK clock (hclk) to system controller driver.
AP-DCLK is half the rate of DDR clock, so its derrived from
Sample At reset configuration.
The clock frequency is required for AP806 AXI monitor profiling feature.

Change-Id: I9d56931aeacefae1edfad7eab7dce34fb4436e0a
Signed-off-by: Omri Itach <omrii@marvell.com>
[Kevin: The original patch got from Marvell sdk10.0_19.06]
Signed-off-by: Kevin Hao <kexin.hao@windriver.com>
---
 drivers/clk/mvebu/ap806-system-controller.c | 48 +++++++++++++++++++--
 1 file changed, 45 insertions(+), 3 deletions(-)

diff --git a/drivers/clk/mvebu/ap806-system-controller.c b/drivers/clk/mvebu/ap806-system-controller.c
index fa2fbd2cef4a..d7ee3e6b55dd 100644
--- a/drivers/clk/mvebu/ap806-system-controller.c
+++ b/drivers/clk/mvebu/ap806-system-controller.c
@@ -23,7 +23,7 @@
 #define AP806_SAR_REG			0x400
 #define AP806_SAR_CLKFREQ_MODE_MASK	0x1f
 
-#define AP806_CLK_NUM			5
+#define AP806_CLK_NUM			6
 
 static struct clk *ap806_clks[AP806_CLK_NUM];
 
@@ -47,7 +47,7 @@ static char *ap806_unique_name(struct device *dev, struct device_node *np,
 static int ap806_syscon_common_probe(struct platform_device *pdev,
 				     struct device_node *syscon_node)
 {
-	unsigned int freq_mode, cpuclk_freq;
+	unsigned int freq_mode, cpuclk_freq, dclk_freq;
 	const char *name, *fixedclk_name;
 	struct device *dev = &pdev->dev;
 	struct device_node *np = dev->of_node;
@@ -103,12 +103,42 @@ static int ap806_syscon_common_probe(struct platform_device *pdev,
 		cpuclk_freq = 600;
 		break;
 	default:
-		dev_err(dev, "invalid SAR value\n");
+		dev_err(dev, "invalid Sample at Reset value\n");
 		return -EINVAL;
 	}
 
+	/* Get DCLK frequency (DCLK = 0.5*DDR_CLK) */
+	switch (freq_mode) {
+	case 0x0:
+	case 0x6:
+		dclk_freq = 600; /* DDR_CLK = 1200Mhz */
+		break;
+	case 0x1:
+	case 0x7:
+	case 0xD:
+		dclk_freq = 525; /* DDR_CLK = 1050Mhz */
+		break;
+	case 0x13:
+	case 0x17:
+		dclk_freq = 325; /* DDR_CLK = 650Mhz */
+		break;
+	case 0x4:
+	case 0x14:
+	case 0x19:
+	case 0x1A:
+	case 0x1B:
+	case 0x1C:
+	case 0x1D:
+		dclk_freq = 400; /* DDR_CLK = 800Mhz */
+		break;
+	default:
+		dclk_freq = 0;
+		pr_err("invalid Sample at Reset value\n");
+	}
+
 	/* Convert to hertz */
 	cpuclk_freq *= 1000 * 1000;
+	dclk_freq *= 1000 * 1000;
 
 	/* CPU clocks depend on the Sample At Reset configuration */
 	name = ap806_unique_name(dev, syscon_node, "cpu-cluster-0");
@@ -155,6 +185,16 @@ static int ap806_syscon_common_probe(struct platform_device *pdev,
 		goto fail4;
 	}
 
+	/* AP-DCLK(HCLK) Clock is DDR clock divided by 2 */
+	name = ap806_unique_name(dev, syscon_node, "ap-dclk");
+	ap806_clks[5] = clk_register_fixed_rate(dev, name, NULL,
+						0, dclk_freq);
+
+	if (IS_ERR(ap806_clks[5])) {
+		ret = PTR_ERR(ap806_clks[5]);
+		goto fail5;
+	}
+
 	of_clk_add_provider(np, of_clk_src_onecell_get, &ap806_clk_data);
 	ret = of_clk_add_provider(np, of_clk_src_onecell_get, &ap806_clk_data);
 	if (ret)
@@ -163,6 +203,8 @@ static int ap806_syscon_common_probe(struct platform_device *pdev,
 	return 0;
 
 fail_clk_add:
+	clk_unregister_fixed_factor(ap806_clks[5]);
+fail5:
 	clk_unregister_fixed_factor(ap806_clks[4]);
 fail4:
 	clk_unregister_fixed_factor(ap806_clks[3]);
-- 
2.17.1

