#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 16 01:29:26 2022
# Process ID: 1675477
# Current directory: /home/anubhav/xilinx_projects
# Command line: vivado
# Log file: /home/anubhav/xilinx_projects/vivado.log
# Journal file: /home/anubhav/xilinx_projects/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo/bram_testip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_bram_test_0_0

INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_bd_design {/home/anubhav/xilinx_projects/bram_iptest/bram_iptest.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/anubhav/xilinx_projects/bram_iptest/bram_iptest.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:hls:bram_test:1.0 - bram_test_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <design_1> from block design file </home/anubhav/xilinx_projects/bram_iptest/bram_iptest.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:bram_test:1.0 [get_ips  design_1_bram_test_0_0] -log ip_upgrade.log
Upgrading '/home/anubhav/xilinx_projects/bram_iptest/bram_iptest.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_bram_test_0_0 (Bram_test 1.0) from revision 2112506802 to revision 2112506848
WARNING: [IP_Flow 19-4706] Upgraded port 'm_axi_gmem_ARADDR' width 32 differs from original width 64
WARNING: [IP_Flow 19-4706] Upgraded port 'm_axi_gmem_AWADDR' width 32 differs from original width 64
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_bram_test_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_bram_test_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/anubhav/xilinx_projects/bram_iptest/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/anubhav/xilinx_projects/bram_iptest/bram_iptest.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/bram_iptest/bram_iptest.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/anubhav/xilinx_projects/bram_iptest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_bram_test_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : </home/anubhav/xilinx_projects/bram_iptest/bram_iptest.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_test_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/bram_iptest/bram_iptest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/bram_iptest/bram_iptest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/bram_iptest/bram_iptest.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.gen/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_bram_test_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 63fe06e46bd5fc87; cache size = 7.999 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
export_ip_user_files -of_objects [get_files /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_bram_test_0_0_synth_1 design_1_auto_pc_1_synth_1 design_1_auto_us_0_synth_1 -jobs 10
[Mon May 16 01:30:49 2022] Launched design_1_bram_test_0_0_synth_1, design_1_auto_pc_1_synth_1, design_1_auto_us_0_synth_1...
Run output will be captured here:
design_1_bram_test_0_0_synth_1: /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.runs/design_1_bram_test_0_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_auto_us_0_synth_1: /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.runs/design_1_auto_us_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.ip_user_files/sim_scripts -ip_user_files_dir /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.ip_user_files -ipstatic_source_dir /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/anubhav/xilinx_projects/bram_iptest/bram_iptest.cache/compile_simlib/modelsim} {questa=/home/anubhav/xilinx_projects/bram_iptest/bram_iptest.cache/compile_simlib/questa} {ies=/home/anubhav/xilinx_projects/bram_iptest/bram_iptest.cache/compile_simlib/ies} {xcelium=/home/anubhav/xilinx_projects/bram_iptest/bram_iptest.cache/compile_simlib/xcelium} {vcs=/home/anubhav/xilinx_projects/bram_iptest/bram_iptest.cache/compile_simlib/vcs} {riviera=/home/anubhav/xilinx_projects/bram_iptest/bram_iptest.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 10
[Mon May 16 01:31:51 2022] Launched synth_1...
Run output will be captured here: /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.runs/synth_1/runme.log
[Mon May 16 01:31:51 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon May 16 01:33:23 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.runs/impl_1/runme.log
file copy -force /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.bit
file copy -force /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.bit
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/xilinx_projects/ip_repo/bram_testip/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo/bram_testip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/anubhav/xilinx_projects/bram_iptest [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/bram_iptest'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property LOCK_UPGRADE 1 [get_bd_cells /bram_test_0]
WARNING: [BD 41-2028] Locking bram_test to version 1.0. If the latest driver for the IP is not backwards compatible, software flow will assign a generic driver or no driver for this IP
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets bram_test_0_m_axi_gmem] [get_bd_cells bram_test_0]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/bram_iptest'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status 
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/anubhav/xilinx_projects/ip_repo/bram_testip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo/bram_testip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:bram_test:1.0 bram_test_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/bram_test_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins bram_test_0/m_axi_gmem]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/bram_test_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/bram_test_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins bram_test_0/s_axi_CTRL]
Slave segment '/bram_test_0/s_axi_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : </home/anubhav/xilinx_projects/bram_iptest/bram_iptest.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/bram_iptest/bram_iptest.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : </home/anubhav/xilinx_projects/bram_iptest/bram_iptest.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_test_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/bram_iptest/bram_iptest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/bram_iptest/bram_iptest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/bram_iptest/bram_iptest.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_bram_test_0_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 63fe06e46bd5fc87; cache size = 13.124 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 51ec1e6237b420f5; cache size = 13.124 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 728c8566e9b913d7; cache size = 13.124 MB.
[Mon May 16 01:47:53 2022] Launched design_1_bram_test_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_bram_test_0_1_synth_1: /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.runs/design_1_bram_test_0_1_synth_1/runme.log
synth_1: /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.runs/synth_1/runme.log
[Mon May 16 01:47:53 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9099.711 ; gain = 5.844 ; free physical = 13415 ; free virtual = 25056
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon May 16 01:50:06 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.runs/impl_1/runme.log
file copy -force /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.bit
close_project
open_project /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
open_bd_design {/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd}
Reading block design file </home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:hls:conv_combined:1.0 - conv_combined_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - conv_dy
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - conv_y
Adding component instance block -- xilinx.com:hls:fcc_combined:1.0 - fcc_combined_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - fcc_dx
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - fcc_dy
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - fcc_x
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - fcc_y
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:hls:relu_combined:1.0 - relu_combined_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - relu_dy
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - relu_y
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:hls:OutputLayer:1.0 - OutputLayer_0
Adding component instance block -- xilinx.com:hls:InputLayer:1.0 - InputLayer_0
Successfully read diagram <nn> from block design file </home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd>
update_compile_order -fileset sources_1
file copy -force /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/nn_wrapper.bit /home/anubhav/xilinx_projects/bram_iptest/bram_iptest.bit
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/xilinx_projects/ip_repo/OutputLayer/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:OutputLayer:1.0 [get_ips  nn_OutputLayer_0_0] -log ip_upgrade.log
Upgrading '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd'
INFO: [IP_Flow 19-3422] Upgraded nn_OutputLayer_0_0 (Outputlayer 1.0) from revision 2112504840 to revision 2112506903
Wrote  : </home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd> 
Wrote  : </home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/ui/bd_34476740.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/anubhav/xilinx_projects/nn_v3/nnv3/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips nn_OutputLayer_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTA(OTHER) and /conv_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTA(OTHER) and /conv_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTA(OTHER) and /conv_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTA(OTHER) and /conv_combined_0/dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_x/BRAM_PORTB(OTHER) and /fcc_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dx/BRAM_PORTB(OTHER) and /fcc_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTB(OTHER) and /fcc_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTB(OTHER) and /fcc_combined_0/dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTB(OTHER) and /relu_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTB(OTHER) and /relu_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTA(OTHER) and /relu_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTA(OTHER) and /relu_combined_0/dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_x/BRAM_PORTA(OTHER) and /InputLayer_0/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dx/BRAM_PORTA(OTHER) and /InputLayer_0/bram_dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTB(OTHER) and /OutputLayer_0/bram_y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTB(OTHER) and /OutputLayer_0/bram_dy_PORTA(BRAM_CTRL)
Wrote  : </home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_x_Dout_A'(16) to pin: '/fcc_x/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/dina'(32) to pin: '/InputLayer_0/bram_x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/addra'(13) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_dy_Dout_A'(16) to pin: '/relu_dy/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/dinb'(32) to pin: '/OutputLayer_0/bram_dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/web'(1) to pin: '/OutputLayer_0/bram_dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addrb'(13) to pin: '/OutputLayer_0/bram_dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_dx_Dout_A'(16) to pin: '/fcc_dx/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/dina'(32) to pin: '/InputLayer_0/bram_dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/addra'(13) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/y_Dout_A'(16) to pin: '/fcc_y/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/dinb'(32) to pin: '/fcc_combined_0/y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/web'(1) to pin: '/fcc_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addrb'(13) to pin: '/fcc_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/y_Dout_A'(16) to pin: '/relu_y/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/dina'(32) to pin: '/relu_combined_0/y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(1) to pin: '/relu_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addra'(13) to pin: '/relu_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addrb'(13) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/dinb'(32) to pin: '/relu_combined_0/dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/dx_Dout_A'(16) to pin: '/conv_dy/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/dy_Dout_A'(16) to pin: '/relu_dy/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/dina'(32) to pin: '/relu_combined_0/dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(1) to pin: '/relu_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addra'(13) to pin: '/relu_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_y_Dout_A'(16) to pin: '/relu_y/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/dinb'(32) to pin: '/OutputLayer_0/bram_y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/web'(1) to pin: '/OutputLayer_0/bram_y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addrb'(13) to pin: '/OutputLayer_0/bram_y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/x_Dout_A'(16) to pin: '/fcc_x/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/dinb'(32) to pin: '/fcc_combined_0/x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/web'(1) to pin: '/fcc_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/addrb'(13) to pin: '/fcc_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_combined_0/y_Dout_A'(16) to pin: '/conv_y/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/dina'(32) to pin: '/conv_combined_0/y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/wea'(1) to pin: '/conv_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addra'(13) to pin: '/conv_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addrb'(13) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/dinb'(32) to pin: '/relu_combined_0/x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/x_Dout_A'(16) to pin: '/conv_y/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/web'(1) to pin: '/relu_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_combined_0/dx_Dout_A'(16) to pin: '/fcc_dy/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/dina'(32) to pin: '/conv_combined_0/dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/wea'(1) to pin: '/conv_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addra'(13) to pin: '/conv_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_combined_0/dy_Dout_A'(16) to pin: '/conv_dy/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/dina'(32) to pin: '/conv_combined_0/dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/wea'(1) to pin: '/conv_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addra'(13) to pin: '/conv_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/dy_Dout_A'(16) to pin: '/fcc_dy/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/dinb'(32) to pin: '/fcc_combined_0/dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/web'(1) to pin: '/fcc_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addrb'(13) to pin: '/fcc_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_combined_0/x_Dout_A'(16) to pin: '/fcc_y/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/dina'(32) to pin: '/conv_combined_0/x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/wea'(1) to pin: '/conv_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addra'(13) to pin: '/conv_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/dx_Dout_A'(16) to pin: '/fcc_dx/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/dinb'(32) to pin: '/fcc_combined_0/dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/web'(1) to pin: '/fcc_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/addrb'(13) to pin: '/fcc_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/synth/nn.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_x_Dout_A'(16) to pin: '/fcc_x/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/dina'(32) to pin: '/InputLayer_0/bram_x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/addra'(13) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_dy_Dout_A'(16) to pin: '/relu_dy/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/dinb'(32) to pin: '/OutputLayer_0/bram_dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/web'(1) to pin: '/OutputLayer_0/bram_dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addrb'(13) to pin: '/OutputLayer_0/bram_dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_dx_Dout_A'(16) to pin: '/fcc_dx/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/dina'(32) to pin: '/InputLayer_0/bram_dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/addra'(13) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/y_Dout_A'(16) to pin: '/fcc_y/doutb'(32) - Only lower order bits will be connected.
INFO: [Common 17-14] Message 'BD 41-2384' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
VHDL Output written to : /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/sim/nn.v
VHDL Output written to : /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/hdl/nn_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block OutputLayer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_0/nn_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_1/nn_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_2/nn_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_3/nn_auto_us_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_pc_0/nn_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_pc_1/nn_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/hw_handoff/nn.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/hw_handoff/nn_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/synth/nn.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 9472.871 ; gain = 0.000 ; free physical = 13500 ; free virtual = 25079
catch { config_ip_cache -export [get_ips -all nn_OutputLayer_0_0] }
catch { config_ip_cache -export [get_ips -all nn_auto_us_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP nn_auto_us_0, cache-ID = d0f923f3e1090939; cache size = 60.554 MB.
catch { config_ip_cache -export [get_ips -all nn_auto_us_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP nn_auto_us_1, cache-ID = d0f923f3e1090939; cache size = 60.554 MB.
catch { config_ip_cache -export [get_ips -all nn_auto_us_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP nn_auto_us_2, cache-ID = d0f923f3e1090939; cache size = 60.554 MB.
catch { config_ip_cache -export [get_ips -all nn_auto_us_3] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP nn_auto_us_3, cache-ID = d0f923f3e1090939; cache size = 60.554 MB.
catch { config_ip_cache -export [get_ips -all nn_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP nn_auto_pc_0, cache-ID = 1819076c0c5cdde7; cache size = 60.554 MB.
catch { config_ip_cache -export [get_ips -all nn_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP nn_auto_pc_1, cache-ID = 63fe06e46bd5fc87; cache size = 60.554 MB.
export_ip_user_files -of_objects [get_files /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd]
launch_runs nn_OutputLayer_0_0_synth_1 -jobs 10
[Mon May 16 02:25:29 2022] Launched nn_OutputLayer_0_0_synth_1...
Run output will be captured here: /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/nn_OutputLayer_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd] -directory /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.ip_user_files/sim_scripts -ip_user_files_dir /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.ip_user_files -ipstatic_source_dir /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/modelsim} {questa=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/questa} {ies=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/ies} {xcelium=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/xcelium} {vcs=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/vcs} {riviera=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 10
[Mon May 16 02:26:25 2022] Launched synth_1...
Run output will be captured here: /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/synth_1/runme.log
[Mon May 16 02:26:25 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon May 16 02:30:05 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/runme.log
file copy -force /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/nn_wrapper.bit /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.bit
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/xilinx_projects/ip_repo/conv_combined/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:conv_combined:1.0 [get_ips  nn_conv_combined_0_0] -log ip_upgrade.log
Upgrading '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd'
INFO: [IP_Flow 19-3422] Upgraded nn_conv_combined_0_0 (Conv_combined 1.0) from revision 2112503150 to revision 2112506958
Wrote  : </home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd> 
Wrote  : </home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/ui/bd_34476740.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/anubhav/xilinx_projects/nn_v3/nnv3/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips nn_conv_combined_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_x/BRAM_PORTB(OTHER) and /fcc_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dx/BRAM_PORTB(OTHER) and /fcc_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTB(OTHER) and /fcc_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTB(OTHER) and /fcc_combined_0/dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTB(OTHER) and /relu_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTB(OTHER) and /relu_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTA(OTHER) and /relu_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTA(OTHER) and /relu_combined_0/dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_x/BRAM_PORTA(OTHER) and /InputLayer_0/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dx/BRAM_PORTA(OTHER) and /InputLayer_0/bram_dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTB(OTHER) and /OutputLayer_0/bram_y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTB(OTHER) and /OutputLayer_0/bram_dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTA(OTHER) and /conv_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTA(OTHER) and /conv_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTA(OTHER) and /conv_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTA(OTHER) and /conv_combined_0/dy_PORTA(BRAM_CTRL)
Wrote  : </home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_x_Dout_A'(16) to pin: '/fcc_x/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/dina'(32) to pin: '/InputLayer_0/bram_x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/addra'(13) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_dy_Dout_A'(16) to pin: '/relu_dy/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/dinb'(32) to pin: '/OutputLayer_0/bram_dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/web'(1) to pin: '/OutputLayer_0/bram_dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addrb'(13) to pin: '/OutputLayer_0/bram_dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_dx_Dout_A'(16) to pin: '/fcc_dx/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/dina'(32) to pin: '/InputLayer_0/bram_dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/addra'(13) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/y_Dout_A'(16) to pin: '/fcc_y/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/dinb'(32) to pin: '/fcc_combined_0/y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/web'(1) to pin: '/fcc_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addrb'(13) to pin: '/fcc_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/y_Dout_A'(16) to pin: '/relu_y/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/dina'(32) to pin: '/relu_combined_0/y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(1) to pin: '/relu_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addra'(13) to pin: '/relu_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addrb'(13) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/dinb'(32) to pin: '/relu_combined_0/dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/dx_Dout_A'(16) to pin: '/conv_dy/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/dy_Dout_A'(16) to pin: '/relu_dy/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/dina'(32) to pin: '/relu_combined_0/dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(1) to pin: '/relu_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addra'(13) to pin: '/relu_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_y_Dout_A'(16) to pin: '/relu_y/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/dinb'(32) to pin: '/OutputLayer_0/bram_y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/web'(1) to pin: '/OutputLayer_0/bram_y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addrb'(13) to pin: '/OutputLayer_0/bram_y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/x_Dout_A'(16) to pin: '/fcc_x/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/dinb'(32) to pin: '/fcc_combined_0/x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/web'(1) to pin: '/fcc_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/addrb'(13) to pin: '/fcc_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_combined_0/y_Dout_A'(16) to pin: '/conv_y/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/dina'(32) to pin: '/conv_combined_0/y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/wea'(1) to pin: '/conv_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addra'(13) to pin: '/conv_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addrb'(13) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/dinb'(32) to pin: '/relu_combined_0/x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/x_Dout_A'(16) to pin: '/conv_y/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/web'(1) to pin: '/relu_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_combined_0/dx_Dout_A'(16) to pin: '/fcc_dy/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/dina'(32) to pin: '/conv_combined_0/dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/wea'(1) to pin: '/conv_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addra'(13) to pin: '/conv_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_combined_0/dy_Dout_A'(16) to pin: '/conv_dy/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/dina'(32) to pin: '/conv_combined_0/dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/wea'(1) to pin: '/conv_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addra'(13) to pin: '/conv_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/dy_Dout_A'(16) to pin: '/fcc_dy/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/dinb'(32) to pin: '/fcc_combined_0/dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/web'(1) to pin: '/fcc_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addrb'(13) to pin: '/fcc_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_combined_0/x_Dout_A'(16) to pin: '/fcc_y/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/dina'(32) to pin: '/conv_combined_0/x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/wea'(1) to pin: '/conv_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addra'(13) to pin: '/conv_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/dx_Dout_A'(16) to pin: '/fcc_dx/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/dinb'(32) to pin: '/fcc_combined_0/dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/web'(1) to pin: '/fcc_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/addrb'(13) to pin: '/fcc_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/synth/nn.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_x_Dout_A'(16) to pin: '/fcc_x/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/dina'(32) to pin: '/InputLayer_0/bram_x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/addra'(13) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_dy_Dout_A'(16) to pin: '/relu_dy/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/dinb'(32) to pin: '/OutputLayer_0/bram_dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/web'(1) to pin: '/OutputLayer_0/bram_dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addrb'(13) to pin: '/OutputLayer_0/bram_dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_dx_Dout_A'(16) to pin: '/fcc_dx/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/dina'(32) to pin: '/InputLayer_0/bram_dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/addra'(13) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/y_Dout_A'(16) to pin: '/fcc_y/doutb'(32) - Only lower order bits will be connected.
INFO: [Common 17-14] Message 'BD 41-2384' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
VHDL Output written to : /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/sim/nn.v
VHDL Output written to : /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/hdl/nn_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_combined_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_0/nn_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_1/nn_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_2/nn_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_3/nn_auto_us_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_pc_0/nn_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_pc_1/nn_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/hw_handoff/nn.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/hw_handoff/nn_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/synth/nn.hwdef
generate_target: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 9598.031 ; gain = 0.000 ; free physical = 12451 ; free virtual = 23966
catch { config_ip_cache -export [get_ips -all nn_conv_combined_0_0] }
catch { config_ip_cache -export [get_ips -all nn_auto_us_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP nn_auto_us_0, cache-ID = d0f923f3e1090939; cache size = 50.526 MB.
catch { config_ip_cache -export [get_ips -all nn_auto_us_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP nn_auto_us_1, cache-ID = d0f923f3e1090939; cache size = 50.526 MB.
catch { config_ip_cache -export [get_ips -all nn_auto_us_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP nn_auto_us_2, cache-ID = d0f923f3e1090939; cache size = 50.526 MB.
catch { config_ip_cache -export [get_ips -all nn_auto_us_3] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP nn_auto_us_3, cache-ID = d0f923f3e1090939; cache size = 50.526 MB.
catch { config_ip_cache -export [get_ips -all nn_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP nn_auto_pc_0, cache-ID = 1819076c0c5cdde7; cache size = 50.526 MB.
catch { config_ip_cache -export [get_ips -all nn_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP nn_auto_pc_1, cache-ID = 63fe06e46bd5fc87; cache size = 50.526 MB.
export_ip_user_files -of_objects [get_files /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd]
launch_runs nn_conv_combined_0_0_synth_1 -jobs 10
[Mon May 16 03:20:52 2022] Launched nn_conv_combined_0_0_synth_1...
Run output will be captured here: /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/nn_conv_combined_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd] -directory /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.ip_user_files/sim_scripts -ip_user_files_dir /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.ip_user_files -ipstatic_source_dir /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/modelsim} {questa=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/questa} {ies=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/ies} {xcelium=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/xcelium} {vcs=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/vcs} {riviera=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
write_bd_tcl -force /home/anubhav/Desktop/nn.tcl
INFO: [BD 5-148] Tcl file written out </home/anubhav/Desktop/nn.tcl>.

reset_run synth_1
launch_runs impl_1 -jobs 10
[Mon May 16 03:33:31 2022] Launched synth_1...
Run output will be captured here: /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/synth_1/runme.log
[Mon May 16 03:33:31 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon May 16 03:37:38 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 16 03:38:52 2022...
