Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_dataGenConsume_behav xil_defaultlib.tb_dataGenConsume -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value -1 is out of target constraint range 0 to 499 [C:/Users/jenni/OneDrive - University of Bristol/Documents/CSE/Digital Design/groupProject/dataProcSim/dataProcSim.srcs/sources_1/new/dataConsume.vhd:92]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
