

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
32a7305302a29aa7ec772f3b744d6b36  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_Sm15DI"
Parsing file _cuobjdump_complete_output_Sm15DI
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401370, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_1JnxQa"
Running: cat _ptx_1JnxQa | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_O7k82C
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_O7k82C --output-file  /dev/null 2> _ptx_1JnxQainfo"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_1JnxQa _ptx2_O7k82C _ptx_1JnxQainfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401380, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x4043e0, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (_3.ptx:337) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd10 (_3.ptx:362) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xde0 (_3.ptx:391) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_BMjWy5"
Running: cat _ptx_BMjWy5 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ql4u5x
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ql4u5x --output-file  /dev/null 2> _ptx_BMjWy5info"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_BMjWy5 _ptx2_ql4u5x _ptx_BMjWy5info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x4043d0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402be0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402cd0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402dc0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x404bb0, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe30 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xee0 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfd8 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xff8 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1018 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1050 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1080 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10b0 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x10c8 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1118 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11c8 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12c0 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12e0 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12f0 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1300 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1338 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1368 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1398 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13b0 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_YZl7O0"
Running: cat _ptx_YZl7O0 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_T58Lyt
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_T58Lyt --output-file  /dev/null 2> _ptx_YZl7O0info"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_YZl7O0 _ptx2_T58Lyt _ptx_YZl7O0info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x404bc0, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x405b60, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1400 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14a8 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14c8 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14f0 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1518 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1550 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1610 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1678 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16b0 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16c8 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1700 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1750 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1828 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18f8 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1950 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1980 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1998 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19e8 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_uJotBW"
Running: cat _ptx_uJotBW | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_YjzeEp
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_YjzeEp --output-file  /dev/null 2> _ptx_uJotBWinfo"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_uJotBW _ptx2_YjzeEp _ptx_uJotBWinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x405b50, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x406590, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a38 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a98 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ab8 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1af8 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b48 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1be0 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c30 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1cc0 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1df0 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e10 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e28 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e40 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f08 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2038 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_HvrcZS"
Running: cat _ptx_HvrcZS | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_3HZckm
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_3HZckm --output-file  /dev/null 2> _ptx_HvrcZSinfo"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_HvrcZS _ptx2_3HZckm _ptx_HvrcZSinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x406510, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x406480, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 2048 (ipc= 4.1) sim_rate=2048 (inst/sec) elapsed = 0:0:00:01 / Sat Jul 28 11:31:48 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 112000 (ipc=28.0) sim_rate=56000 (inst/sec) elapsed = 0:0:00:02 / Sat Jul 28 11:31:49 2018
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6883,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9159,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 1.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 9160
gpu_sim_insn = 314944
gpu_ipc =      34.3825
gpu_tot_sim_cycle = 9160
gpu_tot_sim_insn = 314944
gpu_tot_ipc =      34.3825
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1
gpu_total_sim_rate=157472

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6712
	L1I_total_cache_misses = 166
	L1I_total_cache_miss_rate = 0.0247
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1227, Miss = 423, Miss_rate = 0.345, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 150, Miss = 57, Miss_rate = 0.380, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1377
	L1D_total_cache_misses = 480
	L1D_total_cache_miss_rate = 0.3486
	L1D_total_cache_pending_hits = 15
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.055
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 194
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.1649
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 162
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6546
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 166
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 377728
gpgpu_n_tot_w_icount = 11804
gpgpu_n_stall_shd_mem = 477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30
gpgpu_n_mem_write_global = 450
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 2
gpgpu_n_load_insn  = 14400
gpgpu_n_store_insn = 14400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 477
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:385	W0_Idle:8694	W0_Scoreboard:11231	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11804
traffic_breakdown_coretomem[CONST_ACC_R] = 16 {8:2,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61200 {136:450,}
traffic_breakdown_coretomem[INST_ACC_R] = 112 {8:14,}
traffic_breakdown_memtocore[CONST_ACC_R] = 144 {72:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4080 {136:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3600 {8:450,}
traffic_breakdown_memtocore[INST_ACC_R] = 1904 {136:14,}
maxmrqlatency = 35 
maxdqlatency = 0 
maxmflatency = 345 
averagemflatency = 258 
max_icnt2mem_latency = 35 
max_icnt2sh_latency = 9159 
mrq_lat_table:420 	345 	36 	80 	49 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	278 	204 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	350 	145 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12 	9 	3 	8 	0 	0 	0 	0 	102 	333 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      3000      3244      2660      2635         0         0         0         0         0         0         0         0 
dram[1]:       232         0         0         0      2951      3232      2666      2631         0         0         0         0         0         0         0         0 
dram[2]:       516         0         0         0      3028      2944      2613      2643         0         0         0         0         0         0         0         0 
dram[3]:      1622         0         0         0      2969      2963      2612      2641         0         0         0         0         0         0         0         0 
dram[4]:      1104         0         0         0      2897      2976      3856      2654         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      3235      2932      2637      2657         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan 20.000000 20.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000      -nan      -nan      -nan 20.000000 20.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 20.000000 24.000000 55.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 933/28 = 33.321430
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0        10        10        30        28         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0        10        10        30        28         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[4]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        29        28         0         0         0         0         0         0         0         0 
total reads: 483
min_bank_accesses = 0!
chip skew: 82/79 = 1.04
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:        530    none      none      none         129       131       133       133    none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         132       133       133       134    none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none         131       128       139       134    none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none         130       130       136       133    none      none      none      none      none      none      none      none  
dram[4]:          0    none      none      none         130       130       134       134    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         128       129       138       135    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        266         0         0         0       285       278       339       317         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       301       295       341       332         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       290       265       277       324         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       273       277       268       332         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       273       274       267       327         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       264       271       345       332         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11779 n_act=5 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.05062
n_activity=2231 dram_eff=0.2743
bk0: 2a 12074i bk1: 0a 12091i bk2: 0a 12092i bk3: 0a 12093i bk4: 20a 11883i bk5: 20a 11871i bk6: 60a 11511i bk7: 56a 11526i bk8: 0a 12086i bk9: 0a 12088i bk10: 0a 12089i bk11: 0a 12089i bk12: 0a 12089i bk13: 0a 12089i bk14: 0a 12090i bk15: 0a 12090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0453267
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11779 n_act=5 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.05062
n_activity=2188 dram_eff=0.2797
bk0: 2a 12075i bk1: 0a 12092i bk2: 0a 12093i bk3: 0a 12093i bk4: 20a 11862i bk5: 20a 11860i bk6: 60a 11472i bk7: 56a 11487i bk8: 0a 12086i bk9: 0a 12087i bk10: 0a 12088i bk11: 0a 12088i bk12: 0a 12088i bk13: 0a 12089i bk14: 0a 12090i bk15: 0a 12091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0671629
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11769 n_act=5 n_pre=0 n_req=158 n_rd=164 n_write=152 bw_util=0.05227
n_activity=2251 dram_eff=0.2808
bk0: 4a 12071i bk1: 0a 12091i bk2: 0a 12092i bk3: 0a 12093i bk4: 20a 11893i bk5: 24a 11845i bk6: 60a 11465i bk7: 56a 11496i bk8: 0a 12086i bk9: 0a 12087i bk10: 0a 12089i bk11: 0a 12090i bk12: 0a 12090i bk13: 0a 12090i bk14: 0a 12090i bk15: 0a 12090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0403639
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x8000df80, atomic=0 1 entries : 0x7f562c6c0290 :  mf: uid=  8733, sid01:w15, part=3, addr=0x8000df80, load , size=128, unknown  status = IN_PARTITION_DRAM (9157), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11769 n_act=5 n_pre=0 n_req=158 n_rd=164 n_write=152 bw_util=0.05227
n_activity=2240 dram_eff=0.2821
bk0: 4a 12070i bk1: 0a 12090i bk2: 0a 12091i bk3: 0a 12093i bk4: 20a 11861i bk5: 24a 11803i bk6: 60a 11507i bk7: 56a 11522i bk8: 0a 12088i bk9: 0a 12088i bk10: 0a 12089i bk11: 0a 12090i bk12: 0a 12090i bk13: 0a 12090i bk14: 0a 12090i bk15: 0a 12090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0387924
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11769 n_act=5 n_pre=0 n_req=158 n_rd=164 n_write=152 bw_util=0.05227
n_activity=2276 dram_eff=0.2777
bk0: 4a 12071i bk1: 0a 12091i bk2: 0a 12091i bk3: 0a 12093i bk4: 20a 11868i bk5: 24a 11799i bk6: 60a 11498i bk7: 56a 11492i bk8: 0a 12086i bk9: 0a 12087i bk10: 0a 12089i bk11: 0a 12089i bk12: 0a 12089i bk13: 0a 12090i bk14: 0a 12090i bk15: 0a 12090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0549214
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11780 n_act=4 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.05062
n_activity=2199 dram_eff=0.2783
bk0: 0a 12091i bk1: 0a 12092i bk2: 0a 12093i bk3: 0a 12093i bk4: 20a 11905i bk5: 24a 11840i bk6: 58a 11502i bk7: 56a 11507i bk8: 0a 12086i bk9: 0a 12087i bk10: 0a 12089i bk11: 0a 12089i bk12: 0a 12089i bk13: 0a 12090i bk14: 0a 12090i bk15: 0a 12090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0474773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42, Miss = 41, Miss_rate = 0.976, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 38, Miss = 38, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 42, Miss = 41, Miss_rate = 0.976, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 38, Miss = 38, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 46, Miss = 42, Miss_rate = 0.913, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 46, Miss = 42, Miss_rate = 0.913, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 39, Miss = 39, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 496
L2_total_cache_misses = 483
L2_total_cache_miss_rate = 0.9738
L2_total_cache_pending_hits = 8
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=676
icnt_total_pkts_simt_to_mem=2296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.71573
	minimum = 6
	maximum = 88
Network latency average = 9.1744
	minimum = 6
	maximum = 88
Slowest packet = 63
Flit latency average = 7.80518
	minimum = 6
	maximum = 84
Slowest flit = 163
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.004011
	minimum = 0 (at node 0)
	maximum = 0.0470524 (at node 1)
Accepted packet rate average = 0.004011
	minimum = 0 (at node 0)
	maximum = 0.0470524 (at node 1)
Injected flit rate average = 0.0120168
	minimum = 0 (at node 0)
	maximum = 0.221725 (at node 1)
Accepted flit rate average= 0.0120168
	minimum = 0 (at node 0)
	maximum = 0.0603712 (at node 1)
Injected packet length average = 2.99597
Accepted packet length average = 2.99597
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.71573 (1 samples)
	minimum = 6 (1 samples)
	maximum = 88 (1 samples)
Network latency average = 9.1744 (1 samples)
	minimum = 6 (1 samples)
	maximum = 88 (1 samples)
Flit latency average = 7.80518 (1 samples)
	minimum = 6 (1 samples)
	maximum = 84 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.004011 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0470524 (1 samples)
Accepted packet rate average = 0.004011 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0470524 (1 samples)
Injected flit rate average = 0.0120168 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.221725 (1 samples)
Accepted flit rate average = 0.0120168 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0603712 (1 samples)
Injected packet size average = 2.99597 (1 samples)
Accepted packet size average = 2.99597 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 157472 (inst/sec)
gpgpu_simulation_rate = 4580 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,9160)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,10,0) tid=(7,7,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(2,33,0) tid=(7,3,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(1,36,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 10160  inst.: 532544 (ipc=217.6) sim_rate=177514 (inst/sec) elapsed = 0:0:00:03 / Sat Jul 28 11:31:50 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,33,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 11660  inst.: 684848 (ipc=148.0) sim_rate=171212 (inst/sec) elapsed = 0:0:00:04 / Sat Jul 28 11:31:51 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(2,22,0) tid=(3,7,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(1,10,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 13160  inst.: 835552 (ipc=130.2) sim_rate=167110 (inst/sec) elapsed = 0:0:00:05 / Sat Jul 28 11:31:52 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,19,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 14660  inst.: 994064 (ipc=123.5) sim_rate=165677 (inst/sec) elapsed = 0:0:00:06 / Sat Jul 28 11:31:53 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(1,9,0) tid=(7,1,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(2,36,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 16160  inst.: 1155680 (ipc=120.1) sim_rate=165097 (inst/sec) elapsed = 0:0:00:07 / Sat Jul 28 11:31:54 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,21,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 17660  inst.: 1312560 (ipc=117.4) sim_rate=164070 (inst/sec) elapsed = 0:0:00:08 / Sat Jul 28 11:31:55 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,12,0) tid=(7,1,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,13,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 19160  inst.: 1472016 (ipc=115.7) sim_rate=163557 (inst/sec) elapsed = 0:0:00:09 / Sat Jul 28 11:31:56 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10169,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10170,9160)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10187,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(10188,9160)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10313,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10314,9160)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10367,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(10368,9160)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(1,27,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10501,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10502,9160)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10591,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10592,9160)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10870,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(10871,9160)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11101,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11102,9160)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11234,9160), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11235,9160)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(2,42,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11303,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11304,9160)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11329,9160), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11330,9160)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (11391,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(11392,9160)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11434,9160), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11435,9160)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (11447,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(11448,9160)
GPGPU-Sim uArch: cycles simulated: 20660  inst.: 1652736 (ipc=116.3) sim_rate=165273 (inst/sec) elapsed = 0:0:00:10 / Sat Jul 28 11:31:57 2018
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11715,9160), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(11716,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11727,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11728,9160)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11952,9160), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11953,9160)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (11983,9160), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(11984,9160)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(1,1,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12021,9160), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(12022,9160)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12194,9160), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(12195,9160)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12546,9160), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(12547,9160)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,39,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12781,9160), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12782,9160)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12791,9160), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(12792,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12985,9160), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(12986,9160)
GPGPU-Sim uArch: cycles simulated: 22160  inst.: 1850896 (ipc=118.2) sim_rate=168263 (inst/sec) elapsed = 0:0:00:11 / Sat Jul 28 11:31:58 2018
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13229,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13230,9160)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13449,9160), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13450,9160)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,32,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (13471,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(13472,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13473,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (13473,9160), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(13474,9160)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13474,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13503,9160), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13504,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13507,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(13508,9160)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13518,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(13519,9160)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13548,9160), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13549,9160)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13650,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13651,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (13731,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(13732,9160)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13765,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13766,9160)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13908,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(13909,9160)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (14052,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(14053,9160)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (14055,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(14056,9160)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14056,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(14057,9160)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (14064,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(14065,9160)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(2,52,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (14107,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(14108,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14180,9160), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(14181,9160)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14232,9160), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(14233,9160)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14254,9160), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14255,9160)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14263,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14264,9160)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14285,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(14286,9160)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (14307,9160), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(14308,9160)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (14410,9160), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(14411,9160)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14443,9160), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(14444,9160)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14447,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(14448,9160)
GPGPU-Sim uArch: cycles simulated: 23660  inst.: 2083504 (ipc=122.0) sim_rate=173625 (inst/sec) elapsed = 0:0:00:12 / Sat Jul 28 11:31:59 2018
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14520,9160), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(14521,9160)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,48,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14701,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(14702,9160)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15048,9160), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(15049,9160)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (15107,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(15108,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (15118,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(15119,9160)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15126,9160), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(15127,9160)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15217,9160), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(15218,9160)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,55,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (15386,9160), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(15387,9160)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15473,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(15474,9160)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (15662,9160), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(15663,9160)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (15726,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(15727,9160)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15918,9160), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(15919,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (15957,9160), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(15958,9160)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15979,9160), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(15980,9160)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (15987,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(15988,9160)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (15997,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(15998,9160)
GPGPU-Sim uArch: cycles simulated: 25160  inst.: 2305056 (ipc=124.4) sim_rate=177312 (inst/sec) elapsed = 0:0:00:13 / Sat Jul 28 11:32:00 2018
GPGPU-Sim uArch: Shader 7 finished CTA #4 (16008,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(16009,9160)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(1,47,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16127,9160), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(16128,9160)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16170,9160), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(16171,9160)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16216,9160), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(16217,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (16322,9160), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(16323,9160)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (16357,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(16358,9160)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (16442,9160), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(16443,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (16444,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(16445,9160)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16599,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(16600,9160)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(1,55,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (16642,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(16643,9160)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (16843,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(16844,9160)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (16848,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(16849,9160)
GPGPU-Sim uArch: cycles simulated: 26160  inst.: 2463712 (ipc=126.4) sim_rate=175979 (inst/sec) elapsed = 0:0:00:14 / Sat Jul 28 11:32:01 2018
GPGPU-Sim uArch: Shader 5 finished CTA #5 (17157,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(17158,9160)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (17249,9160), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(17250,9160)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(1,53,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (17355,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(17356,9160)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (17566,9160), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(17567,9160)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17580,9160), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(17581,9160)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (17708,9160), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(17709,9160)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (17885,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(17886,9160)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (17907,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(17908,9160)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(2,64,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (17991,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(17992,9160)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (18013,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(18014,9160)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (18234,9160), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(18235,9160)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (18349,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(18350,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (18379,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(18380,9160)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (18400,9160), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(18401,9160)
GPGPU-Sim uArch: cycles simulated: 27660  inst.: 2689456 (ipc=128.4) sim_rate=179297 (inst/sec) elapsed = 0:0:00:15 / Sat Jul 28 11:32:02 2018
GPGPU-Sim uArch: Shader 7 finished CTA #6 (18540,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(18541,9160)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,62,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18673,9160), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(18674,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (18875,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(18876,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (18906,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18976,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (19034,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (19092,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19093,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (19105,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (19136,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (19247,9160), 7 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,36,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (19421,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (19429,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (19521,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (19630,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (19654,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (19777,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (19842,9160), 7 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,64,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 29160  inst.: 2908192 (ipc=129.7) sim_rate=181762 (inst/sec) elapsed = 0:0:00:16 / Sat Jul 28 11:32:03 2018
GPGPU-Sim uArch: Shader 7 finished CTA #7 (20041,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (20071,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20130,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (20213,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (20297,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (20307,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (20342,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20360,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20368,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (20412,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (20462,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (20483,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (20486,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (20506,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (20513,9160), 5 CTAs running
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,46,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (20705,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (20748,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (20786,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (20914,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (20933,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (21079,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21216,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21416,9160), 5 CTAs running
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(1,56,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (21486,9160), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 30660  inst.: 3111952 (ipc=130.1) sim_rate=183056 (inst/sec) elapsed = 0:0:00:17 / Sat Jul 28 11:32:04 2018
GPGPU-Sim uArch: Shader 13 finished CTA #2 (21578,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21662,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21742,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21751,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (21809,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (22065,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (22070,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (22172,9160), 3 CTAs running
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,60,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (22263,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22268,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (22270,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (22356,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (22383,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22438,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22474,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (22527,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (22600,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22657,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (22661,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (22662,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (22741,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (22831,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (22909,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (22934,9160), 1 CTAs running
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,67,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 32160  inst.: 3303328 (ipc=129.9) sim_rate=183518 (inst/sec) elapsed = 0:0:00:18 / Sat Jul 28 11:32:05 2018
GPGPU-Sim uArch: Shader 0 finished CTA #3 (23016,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23022,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23028,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (23057,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23072,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (23096,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #7 (23175,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (23259,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (23270,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (23279,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (23443,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23457,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (23458,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (23470,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (23473,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (23490,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (23542,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (23553,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23608,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (23676,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (23766,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (23791,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (23802,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (23803,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (23885,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,65,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (23895,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (23899,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (23922,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (23933,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (23962,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (23967,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (24000,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24054,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (24130,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (24207,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (24229,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (24263,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24294,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (24312,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (24321,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #7 (24331,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (24333,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #6 (24346,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (24510,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (24607,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (24676,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (24678,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (24781,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (24820,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (24951,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (24990,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (25005,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (25063,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (25074,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (25249,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (25272,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #6 (25326,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 5.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 25327
gpu_sim_insn = 3147264
gpu_ipc =     124.2652
gpu_tot_sim_cycle = 34487
gpu_tot_sim_insn = 3462208
gpu_tot_ipc =     100.3917
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2687
gpu_stall_icnt2sh    = 22891
gpu_total_sim_rate=192344

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 71453
	L1I_total_cache_misses = 971
	L1I_total_cache_miss_rate = 0.0136
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4816, Miss = 2432, Miss_rate = 0.505, Pending_hits = 58, Reservation_fails = 16563
	L1D_cache_core[1]: Access = 5733, Miss = 2690, Miss_rate = 0.469, Pending_hits = 64, Reservation_fails = 16225
	L1D_cache_core[2]: Access = 5488, Miss = 2537, Miss_rate = 0.462, Pending_hits = 65, Reservation_fails = 16717
	L1D_cache_core[3]: Access = 4868, Miss = 2479, Miss_rate = 0.509, Pending_hits = 97, Reservation_fails = 17645
	L1D_cache_core[4]: Access = 4826, Miss = 2456, Miss_rate = 0.509, Pending_hits = 60, Reservation_fails = 17592
	L1D_cache_core[5]: Access = 5402, Miss = 2654, Miss_rate = 0.491, Pending_hits = 69, Reservation_fails = 18070
	L1D_cache_core[6]: Access = 5188, Miss = 2733, Miss_rate = 0.527, Pending_hits = 82, Reservation_fails = 16707
	L1D_cache_core[7]: Access = 5638, Miss = 2941, Miss_rate = 0.522, Pending_hits = 104, Reservation_fails = 17528
	L1D_cache_core[8]: Access = 5338, Miss = 2746, Miss_rate = 0.514, Pending_hits = 121, Reservation_fails = 17102
	L1D_cache_core[9]: Access = 5636, Miss = 2660, Miss_rate = 0.472, Pending_hits = 76, Reservation_fails = 16990
	L1D_cache_core[10]: Access = 5284, Miss = 2527, Miss_rate = 0.478, Pending_hits = 56, Reservation_fails = 16674
	L1D_cache_core[11]: Access = 5744, Miss = 2804, Miss_rate = 0.488, Pending_hits = 74, Reservation_fails = 17784
	L1D_cache_core[12]: Access = 5978, Miss = 2573, Miss_rate = 0.430, Pending_hits = 104, Reservation_fails = 16625
	L1D_cache_core[13]: Access = 5274, Miss = 2420, Miss_rate = 0.459, Pending_hits = 97, Reservation_fails = 15767
	L1D_cache_core[14]: Access = 5724, Miss = 2473, Miss_rate = 0.432, Pending_hits = 137, Reservation_fails = 15462
	L1D_total_cache_accesses = 80937
	L1D_total_cache_misses = 39125
	L1D_total_cache_miss_rate = 0.4834
	L1D_total_cache_pending_hits = 1264
	L1D_total_cache_reservation_fails = 253451
	L1D_cache_data_port_util = 0.108
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 2786
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.1608
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 107953
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2338
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29908
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 145498
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 70482
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 971
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
816, 816, 544, 544, 544, 544, 544, 544, 272, 272, 272, 272, 272, 272, 272, 272, 
gpgpu_n_tot_thrd_icount = 4137856
gpgpu_n_tot_w_icount = 129308
gpgpu_n_stall_shd_mem = 300656
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9217
gpgpu_n_mem_write_global = 31050
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 601920
gpgpu_n_store_insn = 302400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 79936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 300656
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:470411	W0_Idle:66885	W0_Scoreboard:87080	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:36144	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:93164
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 73736 {8:9217,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3243600 {40:9000,72:1800,136:20250,}
traffic_breakdown_coretomem[INST_ACC_R] = 592 {8:74,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1253512 {136:9217,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248400 {8:31050,}
traffic_breakdown_memtocore[INST_ACC_R] = 10064 {136:74,}
maxmrqlatency = 63 
maxdqlatency = 0 
maxmflatency = 641 
averagemflatency = 238 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 34486 
mrq_lat_table:1040 	438 	83 	128 	66 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29482 	10726 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1767 	2128 	4597 	25897 	5891 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2839 	4794 	1568 	31 	0 	0 	0 	0 	102 	333 	6426 	22948 	1241 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0       232         0         0      3000      3244      2660      2635      1344      1353      1360      1359      1425      1487      2640      9194 
dram[1]:       232       609         0         0      2951      3232      2666      2631      1341      1385      1356      1376      1416      1479      3854         0 
dram[2]:       516      1341         0         0      3028      2944      2613      2643      1344      1469      1357      1472      1416      1531      4840         0 
dram[3]:      1622         0         0         0      2969      2963      2612      2641      1334      1385      1351      1382      1638      1410      5907         0 
dram[4]:      1104         0         0         0      2897      2976      3856      2654      1332      1401      1347      1393      1471      1404      6966         0 
dram[5]:         0         0         0         0      3235      2932      2637      2657      1357      1397      1365      1494      1656      1346      8060         0 
average row accesses per activate:
dram[0]:       inf  1.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000  2.000000 
dram[1]:  1.000000  2.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan 20.000000 24.000000 55.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
average row locality = 1763/74 = 23.824324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         0        10        10        30        28         2         4        32        32        32        32         2         2 
dram[1]:         1         2         0         0        10        10        30        28         2         4        32        32        32        32         2         0 
dram[2]:         2         1         0         0        10        12        30        28         4         4        32        32        32        32         2         0 
dram[3]:         2         0         0         0        10        12        30        28         4         4        32        32        32        32         2         0 
dram[4]:         2         0         0         0        10        12        30        28         4         4        32        32        32        32         2         0 
dram[5]:         0         0         0         0        10        12        29        28         4         4        32        32        32        32         2         0 
total reads: 1313
min_bank_accesses = 0!
chip skew: 221/217 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:       2363         0    none      none         129       131       133       133     17566     21110     18792     20358      3872      2838      9496      9532
dram[1]:          0         0    none      none         132       133       133       134     24536     18198     18669     18868      5200      2951      9256    none  
dram[2]:          0         0    none      none         131       128       139       134     17157     24464     19318     16630      2440      3340     11853    none  
dram[3]:          0    none      none      none         130       130       136       133     23398     18176     17787     17941      2921      4121      8914    none  
dram[4]:          0    none      none      none         130       130       134       134     18545     21606     17770     18447      4261      2802      8283    none  
dram[5]:     none      none      none      none         128       129       138       135     20202     22816     17488     18745      4700      3411      6308    none  
maximum mf latency per bank:
dram[0]:        266         0         0         0       285       278       339       317       389       351       466       541       462       541       384       368
dram[1]:          0         0         0         0       301       295       341       332       346       505       429       490       504       521       356         0
dram[2]:          0         0         0         0       290       265       277       324       429       521       574       626       547       641       356         0
dram[3]:          0         0         0         0       273       277       268       332       398       472       532       540       524       511       364         0
dram[4]:          0         0         0         0       273       274       267       327       456       472       515       527       589       514       392         0
dram[5]:          0         0         0         0       264       271       345       332       371       561       499       583       564       581       396         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45521 n_nop=44923 n_act=14 n_pre=0 n_req=292 n_rd=436 n_write=148 bw_util=0.02566
n_activity=3876 dram_eff=0.3013
bk0: 2a 45502i bk1: 2a 45502i bk2: 0a 45518i bk3: 0a 45522i bk4: 20a 45312i bk5: 20a 45301i bk6: 60a 44943i bk7: 56a 44960i bk8: 4a 45497i bk9: 8a 45486i bk10: 64a 45347i bk11: 64a 45278i bk12: 64a 45312i bk13: 64a 45354i bk14: 4a 45500i bk15: 4a 45499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0178379
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45521 n_nop=44926 n_act=13 n_pre=0 n_req=291 n_rd=434 n_write=148 bw_util=0.02557
n_activity=3810 dram_eff=0.3055
bk0: 2a 45504i bk1: 4a 45503i bk2: 0a 45524i bk3: 0a 45524i bk4: 20a 45294i bk5: 20a 45292i bk6: 60a 44904i bk7: 56a 44920i bk8: 4a 45496i bk9: 8a 45484i bk10: 64a 45335i bk11: 64a 45304i bk12: 64a 45270i bk13: 64a 45320i bk14: 4a 45499i bk15: 0a 45520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0300521
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45521 n_nop=44914 n_act=13 n_pre=0 n_req=297 n_rd=442 n_write=152 bw_util=0.0261
n_activity=3802 dram_eff=0.3125
bk0: 4a 45500i bk1: 2a 45503i bk2: 0a 45519i bk3: 0a 45523i bk4: 20a 45323i bk5: 24a 45275i bk6: 60a 44898i bk7: 56a 44930i bk8: 8a 45485i bk9: 8a 45489i bk10: 64a 45348i bk11: 64a 45348i bk12: 64a 45339i bk13: 64a 45328i bk14: 4a 45499i bk15: 0a 45519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.017069
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45521 n_nop=44917 n_act=12 n_pre=0 n_req=296 n_rd=440 n_write=152 bw_util=0.02601
n_activity=3759 dram_eff=0.315
bk0: 4a 45499i bk1: 0a 45519i bk2: 0a 45522i bk3: 0a 45524i bk4: 20a 45292i bk5: 24a 45235i bk6: 60a 44940i bk7: 56a 44956i bk8: 8a 45488i bk9: 8a 45477i bk10: 64a 45335i bk11: 64a 45312i bk12: 64a 45336i bk13: 64a 45302i bk14: 4a 45498i bk15: 0a 45518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0176622
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45521 n_nop=44917 n_act=12 n_pre=0 n_req=296 n_rd=440 n_write=152 bw_util=0.02601
n_activity=3819 dram_eff=0.31
bk0: 4a 45499i bk1: 0a 45520i bk2: 0a 45520i bk3: 0a 45525i bk4: 20a 45300i bk5: 24a 45232i bk6: 60a 44932i bk7: 56a 44927i bk8: 8a 45490i bk9: 8a 45485i bk10: 64a 45333i bk11: 64a 45283i bk12: 64a 45292i bk13: 64a 45284i bk14: 4a 45497i bk15: 0a 45517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0203642
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45521 n_nop=44928 n_act=11 n_pre=0 n_req=291 n_rd=434 n_write=148 bw_util=0.02557
n_activity=3785 dram_eff=0.3075
bk0: 0a 45517i bk1: 0a 45521i bk2: 0a 45522i bk3: 0a 45524i bk4: 20a 45337i bk5: 24a 45272i bk6: 58a 44937i bk7: 56a 44943i bk8: 8a 45487i bk9: 8a 45487i bk10: 64a 45330i bk11: 64a 45349i bk12: 64a 45335i bk13: 64a 45318i bk14: 4a 45496i bk15: 0a 45516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.019178

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3328, Miss = 109, Miss_rate = 0.033, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[1]: Access = 3513, Miss = 109, Miss_rate = 0.031, Pending_hits = 58, Reservation_fails = 116
L2_cache_bank[2]: Access = 3493, Miss = 109, Miss_rate = 0.031, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[3]: Access = 3330, Miss = 108, Miss_rate = 0.032, Pending_hits = 44, Reservation_fails = 85
L2_cache_bank[4]: Access = 3391, Miss = 112, Miss_rate = 0.033, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[5]: Access = 3174, Miss = 109, Miss_rate = 0.034, Pending_hits = 53, Reservation_fails = 79
L2_cache_bank[6]: Access = 3274, Miss = 112, Miss_rate = 0.034, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[7]: Access = 3339, Miss = 108, Miss_rate = 0.032, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[8]: Access = 3382, Miss = 112, Miss_rate = 0.033, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[9]: Access = 3335, Miss = 108, Miss_rate = 0.032, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[10]: Access = 3472, Miss = 109, Miss_rate = 0.031, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[11]: Access = 3325, Miss = 108, Miss_rate = 0.032, Pending_hits = 49, Reservation_fails = 145
L2_total_cache_accesses = 40356
L2_total_cache_misses = 1313
L2_total_cache_miss_rate = 0.0325
L2_total_cache_pending_hits = 600
L2_total_cache_reservation_fails = 425
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 583
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 145
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 280
L2_cache_data_port_util = 0.298
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=77550
icnt_total_pkts_simt_to_mem=133956
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.6211
	minimum = 6
	maximum = 317
Network latency average = 17.9944
	minimum = 6
	maximum = 266
Slowest packet = 3103
Flit latency average = 16.5879
	minimum = 6
	maximum = 266
Slowest flit = 8712
Fragmentation average = 0.005858
	minimum = 0
	maximum = 232
Injected packet rate average = 0.116579
	minimum = 0.0923915 (at node 1)
	maximum = 0.137205 (at node 16)
Accepted packet rate average = 0.116579
	minimum = 0.0923915 (at node 1)
	maximum = 0.137205 (at node 16)
Injected flit rate average = 0.304951
	minimum = 0.215975 (at node 20)
	maximum = 0.390808 (at node 7)
Accepted flit rate average= 0.304951
	minimum = 0.158842 (at node 12)
	maximum = 0.439255 (at node 16)
Injected packet length average = 2.61583
Accepted packet length average = 2.61583
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.6684 (2 samples)
	minimum = 6 (2 samples)
	maximum = 202.5 (2 samples)
Network latency average = 13.5844 (2 samples)
	minimum = 6 (2 samples)
	maximum = 177 (2 samples)
Flit latency average = 12.1965 (2 samples)
	minimum = 6 (2 samples)
	maximum = 175 (2 samples)
Fragmentation average = 0.002929 (2 samples)
	minimum = 0 (2 samples)
	maximum = 116 (2 samples)
Injected packet rate average = 0.0602949 (2 samples)
	minimum = 0.0461958 (2 samples)
	maximum = 0.0921289 (2 samples)
Accepted packet rate average = 0.0602949 (2 samples)
	minimum = 0.0461958 (2 samples)
	maximum = 0.0921289 (2 samples)
Injected flit rate average = 0.158484 (2 samples)
	minimum = 0.107988 (2 samples)
	maximum = 0.306267 (2 samples)
Accepted flit rate average = 0.158484 (2 samples)
	minimum = 0.0794212 (2 samples)
	maximum = 0.249813 (2 samples)
Injected packet size average = 2.62847 (2 samples)
Accepted packet size average = 2.62847 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 192344 (inst/sec)
gpgpu_simulation_rate = 1915 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,34487)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,39,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 34987  inst.: 3539008 (ipc=153.6) sim_rate=186263 (inst/sec) elapsed = 0:0:00:19 / Sat Jul 28 11:32:06 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(0,36,0) tid=(7,5,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(2,23,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1719,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1720,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1722,34487), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1723,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1733,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1734,34487)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1735,34487), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1736,34487)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1753,34487), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1754,34487)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1762,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1763,34487)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1778,34487), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1779,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1787,34487), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1788,34487)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1803,34487), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1804,34487)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1806,34487), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1807,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1811,34487), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1812,34487)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1816,34487), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1817,34487)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1821,34487), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1822,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1825,34487), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1826,34487)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1842,34487), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1843,34487)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1856,34487), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1857,34487)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1868,34487), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1869,34487)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1869,34487), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1870,34487)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1873,34487), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1874,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1882,34487), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1883,34487)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1888,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1889,34487)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1903,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1904,34487)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1912,34487), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1913,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1929,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1929,34487), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1930,34487)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1930,34487)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1933,34487), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1934,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1935,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1935,34487), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1936,34487)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1936,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1937,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1938,34487)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1943,34487), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1944,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1952,34487), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1953,34487)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1954,34487), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1955,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1959,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1960,34487)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1971,34487), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1972,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1972,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (1972,34487), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(1973,34487)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1973,34487)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1973,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1973,34487), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1974,34487)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1974,34487)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1977,34487), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1978,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1981,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1982,34487)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1982,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1983,34487)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1990,34487), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1991,34487)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1992,34487), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1993,34487)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1997,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1997,34487), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1998,34487)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1998,34487)
GPGPU-Sim uArch: cycles simulated: 36487  inst.: 3751024 (ipc=144.4) sim_rate=187551 (inst/sec) elapsed = 0:0:00:20 / Sat Jul 28 11:32:07 2018
GPGPU-Sim uArch: Shader 2 finished CTA #6 (2001,34487), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(2002,34487)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2012,34487), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2013,34487)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2014,34487), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(2015,34487)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2022,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (2022,34487), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2023,34487)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(2023,34487)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2023,34487), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2024,34487)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2034,34487), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(2035,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (2041,34487), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(2042,34487)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2042,34487), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2043,34487)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2043,34487), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(2044,34487)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2046,34487), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2047,34487)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2049,34487), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(2050,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2053,34487), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(2054,34487)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (2057,34487), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(2058,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2059,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(2060,34487)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2062,34487), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(2063,34487)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2063,34487), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2064,34487)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2064,34487), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2065,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2070,34487), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(2071,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (2075,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(2076,34487)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2078,34487), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(2079,34487)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2080,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2080,34487), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(2081,34487)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2081,34487)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(1,61,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2089,34487), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(2090,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2097,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(2098,34487)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2098,34487), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(2099,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (2109,34487), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(2110,34487)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2114,34487), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2115,34487)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2116,34487), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(2117,34487)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2120,34487), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2121,34487)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2121,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2121,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2121,34487), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(2122,34487)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(2122,34487)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2122,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2127,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2127,34487), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(2128,34487)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2128,34487)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2128,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2128,34487), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(2129,34487)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(2129,34487)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2134,34487), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(2135,34487)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2141,34487), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(2142,34487)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2142,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (2142,34487), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(2143,34487)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(2143,34487)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2144,34487), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2145,34487)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2148,34487), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(2149,34487)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2152,34487), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(2153,34487)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2155,34487), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(2156,34487)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2160,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2160,34487), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2161,34487)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(2161,34487)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (2163,34487), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(2164,34487)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2173,34487), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(2174,34487)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2176,34487), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(2177,34487)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2186,34487), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(2187,34487)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (2190,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2202,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (2223,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2232,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (2238,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (2240,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (2244,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2252,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (2254,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (2255,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (2256,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (2258,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (2281,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (2314,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (2320,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (2334,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (2383,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (2384,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (2386,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (2392,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (2393,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (2422,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (2430,34487), 6 CTAs running
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,51,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (2468,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2478,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2484,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2506,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2506,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2508,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2510,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2520,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2520,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2536,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2552,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2554,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2566,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2572,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2604,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2670,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2718,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2718,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2722,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2722,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2730,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2732,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2732,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2738,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2743,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2752,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2758,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2760,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2762,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2764,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2764,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2766,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2770,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2771,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2772,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2772,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2774,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2775,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2778,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2779,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2780,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2782,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2782,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2783,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2785,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2790,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (2792,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2795,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2799,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2808,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2813,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2816,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (2819,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2823,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (2827,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2829,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2841,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2844,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2848,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2848,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2852,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2852,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2856,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2857,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2858,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2862,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2862,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (2863,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #7 (2864,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2867,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2873,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (2875,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2877,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (2881,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2883,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2896,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2898,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2900,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2901,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2904,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2913,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2916,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2925,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2934,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2934,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2934,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2937,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2937,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2952,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (2953,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2956,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2970,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2982,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2989,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2991,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2991,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #6 (2995,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 10.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 2996
gpu_sim_insn = 440064
gpu_ipc =     146.8839
gpu_tot_sim_cycle = 37483
gpu_tot_sim_insn = 3902272
gpu_tot_ipc =     104.1078
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4389
gpu_stall_icnt2sh    = 30156
gpu_total_sim_rate=185822

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 79949
	L1I_total_cache_misses = 1691
	L1I_total_cache_miss_rate = 0.0212
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5028, Miss = 2524, Miss_rate = 0.502, Pending_hits = 71, Reservation_fails = 17358
	L1D_cache_core[1]: Access = 5963, Miss = 2782, Miss_rate = 0.467, Pending_hits = 87, Reservation_fails = 16946
	L1D_cache_core[2]: Access = 5722, Miss = 2635, Miss_rate = 0.461, Pending_hits = 91, Reservation_fails = 17323
	L1D_cache_core[3]: Access = 5052, Miss = 2559, Miss_rate = 0.507, Pending_hits = 113, Reservation_fails = 18466
	L1D_cache_core[4]: Access = 5040, Miss = 2542, Miss_rate = 0.504, Pending_hits = 83, Reservation_fails = 18274
	L1D_cache_core[5]: Access = 5586, Miss = 2734, Miss_rate = 0.489, Pending_hits = 91, Reservation_fails = 18910
	L1D_cache_core[6]: Access = 5390, Miss = 2819, Miss_rate = 0.523, Pending_hits = 101, Reservation_fails = 17494
	L1D_cache_core[7]: Access = 5854, Miss = 3027, Miss_rate = 0.517, Pending_hits = 125, Reservation_fails = 18237
	L1D_cache_core[8]: Access = 5556, Miss = 2838, Miss_rate = 0.511, Pending_hits = 145, Reservation_fails = 17973
	L1D_cache_core[9]: Access = 5822, Miss = 2740, Miss_rate = 0.471, Pending_hits = 94, Reservation_fails = 17822
	L1D_cache_core[10]: Access = 5512, Miss = 2619, Miss_rate = 0.475, Pending_hits = 78, Reservation_fails = 17421
	L1D_cache_core[11]: Access = 5942, Miss = 2890, Miss_rate = 0.486, Pending_hits = 91, Reservation_fails = 18563
	L1D_cache_core[12]: Access = 6192, Miss = 2665, Miss_rate = 0.430, Pending_hits = 120, Reservation_fails = 17270
	L1D_cache_core[13]: Access = 5506, Miss = 2512, Miss_rate = 0.456, Pending_hits = 119, Reservation_fails = 16458
	L1D_cache_core[14]: Access = 5940, Miss = 2565, Miss_rate = 0.432, Pending_hits = 159, Reservation_fails = 16086
	L1D_total_cache_accesses = 84105
	L1D_total_cache_misses = 40451
	L1D_total_cache_miss_rate = 0.4810
	L1D_total_cache_pending_hits = 1568
	L1D_total_cache_reservation_fails = 264601
	L1D_cache_data_port_util = 0.100
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 4514
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0992
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39877
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10402
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 116458
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4066
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 148143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 78258
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1691
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
886, 886, 614, 614, 614, 614, 614, 614, 342, 342, 342, 342, 342, 342, 307, 307, 
gpgpu_n_tot_thrd_icount = 4621696
gpgpu_n_tot_w_icount = 144428
gpgpu_n_stall_shd_mem = 313678
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10402
gpgpu_n_mem_write_global = 32346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 624960
gpgpu_n_store_insn = 313920
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 130624
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 313678
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:487529	W0_Idle:98999	W0_Scoreboard:110458	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:38160	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:106268
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 83216 {8:10402,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3366864 {40:9504,72:1872,136:20970,}
traffic_breakdown_coretomem[INST_ACC_R] = 952 {8:119,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1414672 {136:10402,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 258768 {8:32346,}
traffic_breakdown_memtocore[INST_ACC_R] = 16184 {136:119,}
maxmrqlatency = 63 
maxdqlatency = 0 
maxmflatency = 641 
averagemflatency = 239 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 37482 
mrq_lat_table:1267 	472 	104 	161 	105 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30729 	11923 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2361 	2671 	5254 	26571 	5949 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2945 	5550 	1873 	49 	0 	0 	0 	0 	102 	333 	6426 	22948 	2537 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       702       996         0         0      3000      3244      2660      2635      1344      1353      1360      1359      1425      1487      2640      9194 
dram[1]:      1058       617         0         0      2951      3232      2666      2631      1341      1385      1356      1376      1416      1479      3854         0 
dram[2]:       778      1341         0         0      3028      2944      2613      2643      1344      1469      1357      1472      1416      1531      4840         0 
dram[3]:      1622      1257         0         0      2969      2963      2612      2641      1334      1385      1351      1382      1638      1410      5907         0 
dram[4]:      1104      1256         0         0      2897      2976      3856      2654      1332      1401      1347      1393      1471      1404      6966         0 
dram[5]:      1219      1034         0         0      3235      2932      2637      2657      1357      1397      1365      1494      1656      1346      8060         0 
average row accesses per activate:
dram[0]: 16.500000 15.500000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000  2.000000 
dram[1]: 15.500000 16.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[2]: 16.000000 15.500000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[3]: 16.500000 30.000000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[4]: 16.000000 10.333333      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[5]: 30.000000  8.000000      -nan      -nan 20.000000 24.000000 55.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
average row locality = 2129/92 = 23.141304
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        33        31         0         0        10        10        30        28         2         4        32        32        32        32         2         2 
dram[1]:        31        32         0         0        10        10        30        28         2         4        32        32        32        32         2         0 
dram[2]:        32        31         0         0        10        12        30        28         4         4        32        32        32        32         2         0 
dram[3]:        33        30         0         0        10        12        30        28         4         4        32        32        32        32         2         0 
dram[4]:        32        31         0         0        10        12        30        28         4         4        32        32        32        32         2         0 
dram[5]:        30        32         0         0        10        12        29        28         4         4        32        32        32        32         2         0 
total reads: 1679
min_bank_accesses = 0!
chip skew: 281/277 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:       1841      1775    none      none         129       131       133       133     17566     21110     18792     20358      3872      2838      9496      9532
dram[1]:       1727      1636    none      none         132       133       133       134     24536     18198     18669     18868      5200      2951      9256    none  
dram[2]:       1817      1788    none      none         131       128       139       134     17157     24464     19318     16630      2440      3340     11853    none  
dram[3]:       1668      1843    none      none         130       130       136       133     23398     18176     17787     17941      2921      4121      8914    none  
dram[4]:       1666      2064    none      none         130       130       134       134     18545     21606     17770     18447      4261      2802      8283    none  
dram[5]:       1817      2080    none      none         128       129       138       135     20202     22816     17488     18745      4700      3411      6308    none  
maximum mf latency per bank:
dram[0]:        514       515         0         0       285       278       339       317       389       351       466       541       462       541       384       368
dram[1]:        539       472         0         0       301       295       341       332       346       505       429       490       504       521       356         0
dram[2]:        538       531         0         0       290       265       277       324       429       521       574       626       547       641       356         0
dram[3]:        468       530         0         0       273       277       268       332       398       472       532       540       524       511       364         0
dram[4]:        490       591         0         0       273       274       267       327       456       472       515       527       589       514       392         0
dram[5]:        466       633         0         0       264       271       345       332       371       561       499       583       564       581       396         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49475 n_nop=48747 n_act=17 n_pre=3 n_req=354 n_rd=560 n_write=148 bw_util=0.02862
n_activity=4529 dram_eff=0.3127
bk0: 66a 49254i bk1: 62a 49210i bk2: 0a 49469i bk3: 0a 49475i bk4: 20a 49265i bk5: 20a 49254i bk6: 60a 48896i bk7: 56a 48913i bk8: 4a 49450i bk9: 8a 49441i bk10: 64a 49302i bk11: 64a 49233i bk12: 64a 49267i bk13: 64a 49309i bk14: 4a 49455i bk15: 4a 49455i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0246387
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49475 n_nop=48756 n_act=15 n_pre=2 n_req=351 n_rd=554 n_write=148 bw_util=0.02838
n_activity=4435 dram_eff=0.3166
bk0: 62a 49287i bk1: 64a 49214i bk2: 0a 49475i bk3: 0a 49476i bk4: 20a 49247i bk5: 20a 49246i bk6: 60a 48858i bk7: 56a 48874i bk8: 4a 49450i bk9: 8a 49438i bk10: 64a 49289i bk11: 64a 49258i bk12: 64a 49224i bk13: 64a 49275i bk14: 4a 49454i bk15: 0a 49476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0338151
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49475 n_nop=48744 n_act=15 n_pre=2 n_req=357 n_rd=562 n_write=152 bw_util=0.02886
n_activity=4350 dram_eff=0.3283
bk0: 64a 49274i bk1: 62a 49184i bk2: 0a 49470i bk3: 0a 49475i bk4: 20a 49275i bk5: 24a 49228i bk6: 60a 48851i bk7: 56a 48884i bk8: 8a 49439i bk9: 8a 49443i bk10: 64a 49302i bk11: 64a 49303i bk12: 64a 49294i bk13: 64a 49283i bk14: 4a 49454i bk15: 0a 49476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0249217
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49475 n_nop=48746 n_act=14 n_pre=1 n_req=357 n_rd=562 n_write=152 bw_util=0.02886
n_activity=4359 dram_eff=0.3276
bk0: 66a 49280i bk1: 60a 49234i bk2: 0a 49475i bk3: 0a 49477i bk4: 20a 49245i bk5: 24a 49189i bk6: 60a 48894i bk7: 56a 48910i bk8: 8a 49442i bk9: 8a 49431i bk10: 64a 49289i bk11: 64a 49266i bk12: 64a 49290i bk13: 64a 49257i bk14: 4a 49453i bk15: 0a 49473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0252249
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49475 n_nop=48742 n_act=16 n_pre=3 n_req=357 n_rd=562 n_write=152 bw_util=0.02886
n_activity=4481 dram_eff=0.3187
bk0: 64a 49292i bk1: 62a 49195i bk2: 0a 49470i bk3: 0a 49475i bk4: 20a 49250i bk5: 24a 49184i bk6: 60a 48885i bk7: 56a 48880i bk8: 8a 49444i bk9: 8a 49439i bk10: 64a 49287i bk11: 64a 49237i bk12: 64a 49247i bk13: 64a 49240i bk14: 4a 49454i bk15: 0a 49475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0234058
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49475 n_nop=48750 n_act=16 n_pre=3 n_req=353 n_rd=558 n_write=148 bw_util=0.02854
n_activity=4499 dram_eff=0.3138
bk0: 60a 49323i bk1: 64a 49209i bk2: 0a 49470i bk3: 0a 49474i bk4: 20a 49287i bk5: 24a 49223i bk6: 58a 48888i bk7: 56a 48894i bk8: 8a 49441i bk9: 8a 49441i bk10: 64a 49284i bk11: 64a 49303i bk12: 64a 49292i bk13: 64a 49275i bk14: 4a 49453i bk15: 0a 49475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0275695

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3561, Miss = 141, Miss_rate = 0.040, Pending_hits = 105, Reservation_fails = 199
L2_cache_bank[1]: Access = 3720, Miss = 139, Miss_rate = 0.037, Pending_hits = 112, Reservation_fails = 116
L2_cache_bank[2]: Access = 3697, Miss = 139, Miss_rate = 0.038, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[3]: Access = 3534, Miss = 138, Miss_rate = 0.039, Pending_hits = 97, Reservation_fails = 85
L2_cache_bank[4]: Access = 3593, Miss = 142, Miss_rate = 0.040, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[5]: Access = 3380, Miss = 139, Miss_rate = 0.041, Pending_hits = 108, Reservation_fails = 79
L2_cache_bank[6]: Access = 3477, Miss = 143, Miss_rate = 0.041, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[7]: Access = 3543, Miss = 138, Miss_rate = 0.039, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[8]: Access = 3588, Miss = 142, Miss_rate = 0.040, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[9]: Access = 3553, Miss = 139, Miss_rate = 0.039, Pending_hits = 104, Reservation_fails = 56
L2_cache_bank[10]: Access = 3676, Miss = 139, Miss_rate = 0.038, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[11]: Access = 3560, Miss = 140, Miss_rate = 0.039, Pending_hits = 106, Reservation_fails = 335
L2_total_cache_accesses = 42882
L2_total_cache_misses = 1679
L2_total_cache_miss_rate = 0.0392
L2_total_cache_pending_hits = 1253
L2_total_cache_reservation_fails = 870
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7961
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 275
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 80
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 595
L2_cache_data_port_util = 0.284
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=84996
icnt_total_pkts_simt_to_mem=140010
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.1873
	minimum = 6
	maximum = 163
Network latency average = 17.5934
	minimum = 6
	maximum = 159
Slowest packet = 84765
Flit latency average = 15.0739
	minimum = 6
	maximum = 155
Slowest flit = 222385
Fragmentation average = 0.050673
	minimum = 0
	maximum = 130
Injected packet rate average = 0.0624536
	minimum = 0.0504005 (at node 5)
	maximum = 0.0784379 (at node 26)
Accepted packet rate average = 0.0624536
	minimum = 0.0504005 (at node 5)
	maximum = 0.0784379 (at node 26)
Injected flit rate average = 0.166889
	minimum = 0.110814 (at node 5)
	maximum = 0.247997 (at node 26)
Accepted flit rate average= 0.166889
	minimum = 0.147864 (at node 5)
	maximum = 0.183578 (at node 0)
Injected packet length average = 2.67221
Accepted packet length average = 2.67221
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.8413 (3 samples)
	minimum = 6 (3 samples)
	maximum = 189.333 (3 samples)
Network latency average = 14.9207 (3 samples)
	minimum = 6 (3 samples)
	maximum = 171 (3 samples)
Flit latency average = 13.1557 (3 samples)
	minimum = 6 (3 samples)
	maximum = 168.333 (3 samples)
Fragmentation average = 0.0188437 (3 samples)
	minimum = 0 (3 samples)
	maximum = 120.667 (3 samples)
Injected packet rate average = 0.0610145 (3 samples)
	minimum = 0.0475974 (3 samples)
	maximum = 0.0875652 (3 samples)
Accepted packet rate average = 0.0610145 (3 samples)
	minimum = 0.0475974 (3 samples)
	maximum = 0.0875652 (3 samples)
Injected flit rate average = 0.161286 (3 samples)
	minimum = 0.10893 (3 samples)
	maximum = 0.286843 (3 samples)
Accepted flit rate average = 0.161286 (3 samples)
	minimum = 0.102235 (3 samples)
	maximum = 0.227735 (3 samples)
Injected packet size average = 2.6434 (3 samples)
Accepted packet size average = 2.6434 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 185822 (inst/sec)
gpgpu_simulation_rate = 1784 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_in memcpy success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,37483)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,37483)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,37483)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,37483)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,37483)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,37483)
GPGPU-Sim uArch: cycles simulated: 37983  inst.: 3941440 (ipc=78.3) sim_rate=187687 (inst/sec) elapsed = 0:0:00:21 / Sat Jul 28 11:32:08 2018
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(5,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(4,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3471,37483), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: cycles simulated: 40983  inst.: 4231408 (ipc=94.0) sim_rate=192336 (inst/sec) elapsed = 0:0:00:22 / Sat Jul 28 11:32:09 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3797,37483), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3896,37483), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3937,37483), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3959,37483), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3971,37483), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 10.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 4 
gpu_sim_cycle = 3972
gpu_sim_insn = 334884
gpu_ipc =      84.3112
gpu_tot_sim_cycle = 41455
gpu_tot_sim_insn = 4237156
gpu_tot_ipc =     102.2110
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4389
gpu_stall_icnt2sh    = 33735
gpu_total_sim_rate=192598

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 86607
	L1I_total_cache_misses = 2193
	L1I_total_cache_miss_rate = 0.0253
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5234, Miss = 2585, Miss_rate = 0.494, Pending_hits = 77, Reservation_fails = 17679
	L1D_cache_core[1]: Access = 5963, Miss = 2782, Miss_rate = 0.467, Pending_hits = 87, Reservation_fails = 16946
	L1D_cache_core[2]: Access = 5722, Miss = 2635, Miss_rate = 0.461, Pending_hits = 91, Reservation_fails = 17323
	L1D_cache_core[3]: Access = 5052, Miss = 2559, Miss_rate = 0.507, Pending_hits = 113, Reservation_fails = 18466
	L1D_cache_core[4]: Access = 5040, Miss = 2542, Miss_rate = 0.504, Pending_hits = 83, Reservation_fails = 18274
	L1D_cache_core[5]: Access = 5586, Miss = 2734, Miss_rate = 0.489, Pending_hits = 91, Reservation_fails = 18910
	L1D_cache_core[6]: Access = 5390, Miss = 2819, Miss_rate = 0.523, Pending_hits = 101, Reservation_fails = 17494
	L1D_cache_core[7]: Access = 5854, Miss = 3027, Miss_rate = 0.517, Pending_hits = 125, Reservation_fails = 18237
	L1D_cache_core[8]: Access = 5556, Miss = 2838, Miss_rate = 0.511, Pending_hits = 145, Reservation_fails = 17973
	L1D_cache_core[9]: Access = 5822, Miss = 2740, Miss_rate = 0.471, Pending_hits = 94, Reservation_fails = 17822
	L1D_cache_core[10]: Access = 5842, Miss = 2716, Miss_rate = 0.465, Pending_hits = 88, Reservation_fails = 17916
	L1D_cache_core[11]: Access = 6274, Miss = 2988, Miss_rate = 0.476, Pending_hits = 101, Reservation_fails = 19011
	L1D_cache_core[12]: Access = 6522, Miss = 2762, Miss_rate = 0.423, Pending_hits = 128, Reservation_fails = 17794
	L1D_cache_core[13]: Access = 5836, Miss = 2609, Miss_rate = 0.447, Pending_hits = 128, Reservation_fails = 16996
	L1D_cache_core[14]: Access = 6272, Miss = 2663, Miss_rate = 0.425, Pending_hits = 167, Reservation_fails = 16619
	L1D_total_cache_accesses = 85965
	L1D_total_cache_misses = 40999
	L1D_total_cache_miss_rate = 0.4769
	L1D_total_cache_pending_hits = 1619
	L1D_total_cache_reservation_fails = 267460
	L1D_cache_data_port_util = 0.098
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 5600
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0800
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10770
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 119317
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5152
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 148143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 84414
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2193
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1016, 1016, 744, 744, 744, 744, 744, 744, 472, 472, 352, 352, 352, 352, 317, 317, 
gpgpu_n_tot_thrd_icount = 4997824
gpgpu_n_tot_w_icount = 156182
gpgpu_n_stall_shd_mem = 317857
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10770
gpgpu_n_mem_write_global = 32526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 636480
gpgpu_n_store_insn = 319680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 165376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 317857
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:490822	W0_Idle:115418	W0_Scoreboard:125084	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:50	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:117488
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 86160 {8:10770,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3391344 {40:9504,72:1872,136:21150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1240 {8:155,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1464720 {136:10770,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 260208 {8:32526,}
traffic_breakdown_memtocore[INST_ACC_R] = 21080 {136:155,}
maxmrqlatency = 89 
maxdqlatency = 0 
maxmflatency = 641 
averagemflatency = 241 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 41454 
mrq_lat_table:1596 	578 	163 	237 	192 	76 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30767 	12400 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2664 	2854 	5352 	26571 	5949 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2995 	5639 	2009 	141 	1 	0 	0 	0 	102 	333 	6426 	22948 	2717 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        30        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        30        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        31        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        30        17         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        30        22         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1397      1276         0         0      3000      3244      2660      2635      1344      1353      1360      1359      1425      1487      2640      9194 
dram[1]:      1891      1293         0         0      2951      3232      2666      2631      1341      1385      1356      1376      1416      1479      3854      2503 
dram[2]:      1178      1341         0         0      3028      2944      2613      2643      1344      1469      1357      1472      1416      1531      4840      2466 
dram[3]:      1622      1257         0         0      2969      2963      2612      2641      1334      1385      1351      1382      1638      1410      5907      2462 
dram[4]:      1300      1256         0         0      2897      2976      3856      2654      1332      1401      1347      1393      1471      1404      6966      2457 
dram[5]:      1292      2267         0         0      3235      2932      2637      2657      1357      1397      1365      1494      1656      1346      8060      2509 
average row accesses per activate:
dram[0]: 14.750000 17.666666      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000 
dram[1]: 14.250000 18.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 36.000000 
dram[2]: 17.333334 17.666666      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 40.000000 
dram[3]: 17.666666 26.000000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 40.000000 
dram[4]: 17.333334 13.250000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 40.000000 
dram[5]: 26.000000  9.333333      -nan      -nan 20.000000 24.000000 55.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 38.000000 40.000000 
average row locality = 2855/112 = 25.491072
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        51        45         0         0        10        10        30        28         2         4        32        32        32        32        32        32 
dram[1]:        49        46         0         0        10        10        30        28         2         4        32        32        32        32        32        30 
dram[2]:        46        45         0         0        10        12        30        28         4         4        32        32        32        32        32        32 
dram[3]:        47        44         0         0        10        12        30        28         4         4        32        32        32        32        32        32 
dram[4]:        46        45         0         0        10        12        30        28         4         4        32        32        32        32        32        32 
dram[5]:        44        48         0         0        10        12        29        28         4         4        32        32        32        32        32        32 
total reads: 2225
min_bank_accesses = 0!
chip skew: 372/369 = 1.01
number of total write accesses:
dram[0]:         8         8         0         0        10        10        28        26         0         0         0         0         0         0         8         6 
dram[1]:         8         8         0         0        10        10        28        26         0         0         0         0         0         0         8         6 
dram[2]:         6         8         0         0        10        12        28        26         0         0         0         0         0         0         8         8 
dram[3]:         6         8         0         0        10        12        28        26         0         0         0         0         0         0         8         8 
dram[4]:         6         8         0         0        10        12        28        26         0         0         0         0         0         0         8         8 
dram[5]:         8         8         0         0        10        12        26        26         0         0         0         0         0         0         6         8 
total reads: 630
min_bank_accesses = 0!
chip skew: 106/104 = 1.02
average mf latency per bank:
dram[0]:       1104      1121    none      none         129       131       133       133     17566     21110     18792     20358      3872      2838       704       805
dram[1]:       1039      1048    none      none         132       133       133       134     24536     18198     18669     18868      5200      2951       741       289
dram[2]:       1207      1122    none      none         131       128       139       134     17157     24464     19318     16630      2440      3340       833       271
dram[3]:       1117      1157    none      none         130       130       136       133     23398     18176     17787     17941      2921      4121       670       292
dram[4]:       1109      1299    none      none         130       130       134       134     18545     21606     17770     18447      4261      2802       668       309
dram[5]:       1139      1258    none      none         128       129       138       135     20202     22816     17488     18745      4700      3411       572       261
maximum mf latency per bank:
dram[0]:        514       515         0         0       285       278       339       317       389       351       466       541       462       541       402       568
dram[1]:        547       472         0         0       301       295       341       332       346       505       429       490       504       521       569       531
dram[2]:        538       531         0         0       290       265       277       324       429       521       574       626       547       641       523       521
dram[3]:        468       530         0         0       273       277       268       332       398       472       532       540       524       511       459       586
dram[4]:        535       591         0         0       273       274       267       327       456       472       515       527       589       514       535       594
dram[5]:        466       633         0         0       264       271       345       332       371       561       499       583       564       581       417       499

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80043080, atomic=0 1 entries : 0x7f562f380590 :  mf: uid=446262, sid10:w15, part=0, addr=0x80043080, load , size=128, unknown  status = IN_PARTITION_DRAM (41452), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54717 n_nop=53739 n_act=20 n_pre=6 n_req=476 n_rd=744 n_write=208 bw_util=0.0348
n_activity=5708 dram_eff=0.3336
bk0: 102a 54217i bk1: 90a 54115i bk2: 0a 54706i bk3: 0a 54713i bk4: 20a 54505i bk5: 20a 54494i bk6: 60a 54137i bk7: 56a 54154i bk8: 4a 54692i bk9: 8a 54683i bk10: 64a 54545i bk11: 64a 54476i bk12: 64a 54510i bk13: 64a 54552i bk14: 64a 54377i bk15: 64a 54281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0456531
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54717 n_nop=53747 n_act=19 n_pre=5 n_req=473 n_rd=738 n_write=208 bw_util=0.03458
n_activity=5594 dram_eff=0.3382
bk0: 98a 54148i bk1: 92a 54094i bk2: 0a 54713i bk3: 0a 54714i bk4: 20a 54485i bk5: 20a 54487i bk6: 60a 54100i bk7: 56a 54116i bk8: 4a 54692i bk9: 8a 54680i bk10: 64a 54532i bk11: 64a 54501i bk12: 64a 54467i bk13: 64a 54519i bk14: 64a 54332i bk15: 60a 54310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0584462
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54717 n_nop=53741 n_act=18 n_pre=4 n_req=477 n_rd=742 n_write=212 bw_util=0.03487
n_activity=5417 dram_eff=0.3522
bk0: 92a 54211i bk1: 90a 54079i bk2: 0a 54708i bk3: 0a 54715i bk4: 20a 54517i bk5: 24a 54470i bk6: 60a 54093i bk7: 56a 54126i bk8: 8a 54681i bk9: 8a 54685i bk10: 64a 54544i bk11: 64a 54545i bk12: 64a 54537i bk13: 64a 54526i bk14: 64a 54360i bk15: 64a 54191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0593052
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x80034f80, atomic=0 1 entries : 0x7f562f283230 :  mf: uid=446261, sid10:w15, part=3, addr=0x80034f80, load , size=128, unknown  status = IN_PARTITION_DRAM (41446), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54717 n_nop=53743 n_act=17 n_pre=3 n_req=477 n_rd=742 n_write=212 bw_util=0.03487
n_activity=5506 dram_eff=0.3465
bk0: 94a 54292i bk1: 88a 54180i bk2: 0a 54714i bk3: 0a 54718i bk4: 20a 54487i bk5: 24a 54431i bk6: 60a 54136i bk7: 56a 54152i bk8: 8a 54684i bk9: 8a 54673i bk10: 64a 54531i bk11: 64a 54508i bk12: 64a 54532i bk13: 64a 54499i bk14: 64a 54393i bk15: 64a 54210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0398596
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54717 n_nop=53739 n_act=19 n_pre=5 n_req=477 n_rd=742 n_write=212 bw_util=0.03487
n_activity=5499 dram_eff=0.347
bk0: 92a 54264i bk1: 90a 54082i bk2: 0a 54709i bk3: 0a 54717i bk4: 20a 54492i bk5: 24a 54426i bk6: 60a 54127i bk7: 56a 54122i bk8: 8a 54686i bk9: 8a 54681i bk10: 64a 54529i bk11: 64a 54479i bk12: 64a 54489i bk13: 64a 54482i bk14: 64a 54307i bk15: 64a 54208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0494727
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54717 n_nop=53741 n_act=20 n_pre=6 n_req=475 n_rd=742 n_write=208 bw_util=0.03472
n_activity=5702 dram_eff=0.3332
bk0: 88a 54193i bk1: 96a 54172i bk2: 0a 54707i bk3: 0a 54713i bk4: 20a 54526i bk5: 24a 54463i bk6: 58a 54128i bk7: 56a 54134i bk8: 8a 54682i bk9: 8a 54682i bk10: 64a 54527i bk11: 64a 54546i bk12: 64a 54536i bk13: 64a 54520i bk14: 64a 54381i bk15: 64a 54317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0542976

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3621, Miss = 189, Miss_rate = 0.052, Pending_hits = 111, Reservation_fails = 384
L2_cache_bank[1]: Access = 3764, Miss = 183, Miss_rate = 0.049, Pending_hits = 112, Reservation_fails = 116
L2_cache_bank[2]: Access = 3757, Miss = 187, Miss_rate = 0.050, Pending_hits = 103, Reservation_fails = 96
L2_cache_bank[3]: Access = 3578, Miss = 182, Miss_rate = 0.051, Pending_hits = 97, Reservation_fails = 85
L2_cache_bank[4]: Access = 3637, Miss = 186, Miss_rate = 0.051, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[5]: Access = 3428, Miss = 185, Miss_rate = 0.054, Pending_hits = 108, Reservation_fails = 79
L2_cache_bank[6]: Access = 3521, Miss = 187, Miss_rate = 0.053, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[7]: Access = 3591, Miss = 184, Miss_rate = 0.051, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[8]: Access = 3632, Miss = 186, Miss_rate = 0.051, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[9]: Access = 3599, Miss = 185, Miss_rate = 0.051, Pending_hits = 104, Reservation_fails = 56
L2_cache_bank[10]: Access = 3720, Miss = 183, Miss_rate = 0.049, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[11]: Access = 3618, Miss = 188, Miss_rate = 0.052, Pending_hits = 112, Reservation_fails = 553
L2_total_cache_accesses = 43466
L2_total_cache_misses = 2225
L2_total_cache_miss_rate = 0.0512
L2_total_cache_pending_hits = 1268
L2_total_cache_reservation_fails = 1369
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7969
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1574
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 275
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 95
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1094
L2_cache_data_port_util = 0.257
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=87196
icnt_total_pkts_simt_to_mem=141314
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.7568
	minimum = 6
	maximum = 127
Network latency average = 17.4675
	minimum = 6
	maximum = 111
Slowest packet = 86049
Flit latency average = 17.1478
	minimum = 6
	maximum = 107
Slowest flit = 225515
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0108911
	minimum = 0 (at node 1)
	maximum = 0.0261833 (at node 11)
Accepted packet rate average = 0.0108911
	minimum = 0 (at node 1)
	maximum = 0.0261833 (at node 11)
Injected flit rate average = 0.0326732
	minimum = 0 (at node 1)
	maximum = 0.0594159 (at node 15)
Accepted flit rate average= 0.0326732
	minimum = 0 (at node 1)
	maximum = 0.0986908 (at node 11)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.5702 (4 samples)
	minimum = 6 (4 samples)
	maximum = 173.75 (4 samples)
Network latency average = 15.5574 (4 samples)
	minimum = 6 (4 samples)
	maximum = 156 (4 samples)
Flit latency average = 14.1537 (4 samples)
	minimum = 6 (4 samples)
	maximum = 153 (4 samples)
Fragmentation average = 0.0141328 (4 samples)
	minimum = 0 (4 samples)
	maximum = 90.5 (4 samples)
Injected packet rate average = 0.0484836 (4 samples)
	minimum = 0.035698 (4 samples)
	maximum = 0.0722197 (4 samples)
Accepted packet rate average = 0.0484836 (4 samples)
	minimum = 0.035698 (4 samples)
	maximum = 0.0722197 (4 samples)
Injected flit rate average = 0.129132 (4 samples)
	minimum = 0.0816974 (4 samples)
	maximum = 0.229987 (4 samples)
Accepted flit rate average = 0.129132 (4 samples)
	minimum = 0.0766765 (4 samples)
	maximum = 0.195474 (4 samples)
Injected packet size average = 2.66342 (4 samples)
Accepted packet size average = 2.66342 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 192598 (inst/sec)
gpgpu_simulation_rate = 1884 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,41455)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,41455)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,41455)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(2,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(1,0,0) tid=(471,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(0,0,0) tid=(311,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(2,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(2,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 44955  inst.: 4608452 (ipc=106.1) sim_rate=200367 (inst/sec) elapsed = 0:0:00:23 / Sat Jul 28 11:32:10 2018
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(0,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(1,0,0) tid=(471,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(1,0,0) tid=(471,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5684,41455), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(0,0,0) tid=(471,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7087,41455), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7203,41455), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 2.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 7204
gpu_sim_insn = 692480
gpu_ipc =      96.1244
gpu_tot_sim_cycle = 48659
gpu_tot_sim_insn = 4929636
gpu_tot_ipc =     101.3099
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4389
gpu_stall_icnt2sh    = 33735
gpu_total_sim_rate=214332

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101087
	L1I_total_cache_misses = 2265
	L1I_total_cache_miss_rate = 0.0224
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5234, Miss = 2585, Miss_rate = 0.494, Pending_hits = 77, Reservation_fails = 17679
	L1D_cache_core[1]: Access = 7267, Miss = 3218, Miss_rate = 0.443, Pending_hits = 91, Reservation_fails = 16946
	L1D_cache_core[2]: Access = 7026, Miss = 3071, Miss_rate = 0.437, Pending_hits = 95, Reservation_fails = 17323
	L1D_cache_core[3]: Access = 5704, Miss = 2777, Miss_rate = 0.487, Pending_hits = 115, Reservation_fails = 18466
	L1D_cache_core[4]: Access = 5040, Miss = 2542, Miss_rate = 0.504, Pending_hits = 83, Reservation_fails = 18274
	L1D_cache_core[5]: Access = 5586, Miss = 2734, Miss_rate = 0.489, Pending_hits = 91, Reservation_fails = 18910
	L1D_cache_core[6]: Access = 5390, Miss = 2819, Miss_rate = 0.523, Pending_hits = 101, Reservation_fails = 17494
	L1D_cache_core[7]: Access = 5854, Miss = 3027, Miss_rate = 0.517, Pending_hits = 125, Reservation_fails = 18237
	L1D_cache_core[8]: Access = 5556, Miss = 2838, Miss_rate = 0.511, Pending_hits = 145, Reservation_fails = 17973
	L1D_cache_core[9]: Access = 5822, Miss = 2740, Miss_rate = 0.471, Pending_hits = 94, Reservation_fails = 17822
	L1D_cache_core[10]: Access = 5842, Miss = 2716, Miss_rate = 0.465, Pending_hits = 88, Reservation_fails = 17916
	L1D_cache_core[11]: Access = 6274, Miss = 2988, Miss_rate = 0.476, Pending_hits = 101, Reservation_fails = 19011
	L1D_cache_core[12]: Access = 6522, Miss = 2762, Miss_rate = 0.423, Pending_hits = 128, Reservation_fails = 17794
	L1D_cache_core[13]: Access = 5836, Miss = 2609, Miss_rate = 0.447, Pending_hits = 128, Reservation_fails = 16996
	L1D_cache_core[14]: Access = 6272, Miss = 2663, Miss_rate = 0.425, Pending_hits = 167, Reservation_fails = 16619
	L1D_total_cache_accesses = 89225
	L1D_total_cache_misses = 42089
	L1D_total_cache_miss_rate = 0.4717
	L1D_total_cache_pending_hits = 1629
	L1D_total_cache_reservation_fails = 267460
	L1D_cache_data_port_util = 0.098
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 6008
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0746
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10860
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 119317
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5560
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 148143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 98822
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2265
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1016, 1016, 744, 744, 744, 744, 744, 744, 472, 472, 352, 352, 352, 352, 317, 317, 
gpgpu_n_tot_thrd_icount = 5829824
gpgpu_n_tot_w_icount = 182182
gpgpu_n_stall_shd_mem = 319117
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10860
gpgpu_n_mem_write_global = 33526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 668480
gpgpu_n_store_insn = 351680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 178432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 319117
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:491420	W0_Idle:118865	W0_Scoreboard:135017	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:50	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:143488
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 86880 {8:10860,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3527344 {40:9504,72:1872,136:22150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1476960 {136:10860,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 268208 {8:33526,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 89 
maxdqlatency = 0 
maxmflatency = 641 
averagemflatency = 241 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 48658 
mrq_lat_table:2524 	1155 	310 	462 	366 	115 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31277 	12980 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3503 	3112 	5352 	26571 	5949 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3058 	5658 	2015 	143 	1 	0 	0 	0 	102 	333 	6426 	22948 	3717 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30         0         0        20        20        58        54         0         0         0         0         0         0         0         0 
dram[1]:        30        30         0         0        20        20        58        54         0         0         0         0         0         0         0         0 
dram[2]:        30        30         0         0        20        24        58        54         0         0         0         0         0         0         0         0 
dram[3]:        31        30         0         0        20        24        58        54         0         0         0         0         0         0         0         0 
dram[4]:        30        17         0         0        20        24        58        54         0         0         0         0         0         0         0         0 
dram[5]:        30        22         0         0        20        24        55        54         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1397      1276      1363      2347      3000      3244      2660      2635      1344      1353      1360      1359      1425      1487      2640      9194 
dram[1]:      1891      1293      1412      1482      2951      3232      2666      2631      1341      1385      1356      1376      1416      1479      3854      2503 
dram[2]:      1178      1341      1554      1515      3028      2944      2613      2643      1344      1469      1357      1472      1416      1531      4840      2466 
dram[3]:      1622      1257      1722      1606      2969      2963      2612      2641      1334      1385      1351      1382      1638      1410      5907      2462 
dram[4]:      1300      1256      1907      1307      2897      2976      3856      2654      1332      1401      1347      1393      1471      1404      6966      2457 
dram[5]:      1292      2267      2088      1382      3235      2932      2637      2657      1357      1397      1365      1494      1656      1346      8060      2509 
average row accesses per activate:
dram[0]: 22.750000 29.666666 64.000000 64.000000 42.000000 42.000000 35.000000 33.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000 
dram[1]: 22.250000 30.000000 64.000000 64.000000 42.000000 42.000000 35.000000 32.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 36.000000 
dram[2]: 29.333334 29.666666 64.000000 64.000000 42.000000 44.000000 35.000000 32.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 40.000000 
dram[3]: 29.666666 44.000000 64.000000 64.000000 42.000000 44.000000 35.000000 32.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 40.000000 
dram[4]: 29.333334 22.250000 64.000000 64.000000 42.000000 44.000000 35.000000 31.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 40.000000 
dram[5]: 44.000000 15.333333 64.000000 64.000000 42.000000 44.000000 33.500000 31.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 38.000000 40.000000 
average row locality = 4945/148 = 33.412163
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        67        63        32        32        42        42        40        38         2         4        32        32        32        32        32        32 
dram[1]:        65        64        32        32        42        42        40        36         2         4        32        32        32        32        32        30 
dram[2]:        64        63        32        32        42        44        40        36         4         4        32        32        32        32        32        32 
dram[3]:        65        62        32        32        42        44        40        36         4         4        32        32        32        32        32        32 
dram[4]:        64        63        32        32        42        44        40        36         4         4        32        32        32        32        32        32 
dram[5]:        62        66        32        32        42        44        39        36         4         4        32        32        32        32        32        32 
total reads: 3315
bank skew: 67/2 = 33.50
chip skew: 554/549 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        42        44        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        42        44        28        26         0         0         0         0         0         0         6         8 
total reads: 1630
min_bank_accesses = 0!
chip skew: 274/270 = 1.01
average mf latency per bank:
dram[0]:        761       720       129       128       129       131       149       150     17566     21110     18792     20358      3872      2838       704       805
dram[1]:        712       680       131       128       130       132       149       147     24536     18198     18669     18868      5200      2951       741       289
dram[2]:        766       720       129       129       130       130       153       146     17157     24464     19318     16630      2440      3340       833       271
dram[3]:        716       736       131       129       129       129       152       145     23398     18176     17787     17941      2921      4121       670       292
dram[4]:        707       825       129       128       128       129       149       153     18545     21606     17770     18447      4261      2802       668       309
dram[5]:        727       816       129       129       129       129       154       152     20202     22816     17488     18745      4700      3411       572       261
maximum mf latency per bank:
dram[0]:        514       515       295       273       285       300       339       317       389       351       466       541       462       541       402       568
dram[1]:        547       472       300       272       301       304       341       332       346       505       429       490       504       521       569       531
dram[2]:        538       531       293       290       311       305       319       324       429       521       574       626       547       641       523       521
dram[3]:        468       530       303       292       285       283       324       332       398       472       532       540       524       511       459       586
dram[4]:        535       591       295       275       292       282       283       327       456       472       515       527       589       514       535       594
dram[5]:        466       633       303       281       295       283       345       332       371       561       499       583       564       581       417       499

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64225 n_nop=62541 n_act=26 n_pre=10 n_req=824 n_rd=1108 n_write=540 bw_util=0.05132
n_activity=10109 dram_eff=0.326
bk0: 134a 63312i bk1: 126a 63183i bk2: 64a 63385i bk3: 64a 63411i bk4: 84a 63159i bk5: 84a 63020i bk6: 80a 63507i bk7: 76a 63430i bk8: 4a 64196i bk9: 8a 64189i bk10: 64a 64051i bk11: 64a 63982i bk12: 64a 64018i bk13: 64a 64060i bk14: 64a 63885i bk15: 64a 63789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0696458
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64225 n_nop=62553 n_act=25 n_pre=9 n_req=819 n_rd=1098 n_write=540 bw_util=0.05101
n_activity=10010 dram_eff=0.3273
bk0: 130a 63239i bk1: 128a 63174i bk2: 64a 63338i bk3: 64a 63409i bk4: 84a 63051i bk5: 84a 63014i bk6: 80a 63500i bk7: 72a 63492i bk8: 4a 64197i bk9: 8a 64186i bk10: 64a 64040i bk11: 64a 64009i bk12: 64a 63975i bk13: 64a 64027i bk14: 64a 63840i bk15: 60a 63818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.085325
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64225 n_nop=62539 n_act=24 n_pre=8 n_req=827 n_rd=1106 n_write=548 bw_util=0.05151
n_activity=9844 dram_eff=0.336
bk0: 128a 63281i bk1: 126a 63172i bk2: 64a 63396i bk3: 64a 63325i bk4: 84a 63064i bk5: 88a 63081i bk6: 80a 63442i bk7: 72a 63521i bk8: 8a 64185i bk9: 8a 64191i bk10: 64a 64051i bk11: 64a 64052i bk12: 64a 64045i bk13: 64a 64034i bk14: 64a 63868i bk15: 64a 63700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0840016
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64225 n_nop=62541 n_act=23 n_pre=7 n_req=827 n_rd=1106 n_write=548 bw_util=0.05151
n_activity=9829 dram_eff=0.3366
bk0: 130a 63403i bk1: 124a 63202i bk2: 64a 63316i bk3: 64a 63283i bk4: 84a 62997i bk5: 88a 63110i bk6: 80a 63469i bk7: 72a 63543i bk8: 8a 64189i bk9: 8a 64179i bk10: 64a 64038i bk11: 64a 64016i bk12: 64a 64041i bk13: 64a 64009i bk14: 64a 63903i bk15: 64a 63720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0650058
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64225 n_nop=62541 n_act=25 n_pre=9 n_req=825 n_rd=1106 n_write=544 bw_util=0.05138
n_activity=9864 dram_eff=0.3345
bk0: 128a 63349i bk1: 126a 63146i bk2: 64a 63365i bk3: 64a 63407i bk4: 84a 63188i bk5: 88a 63052i bk6: 80a 63510i bk7: 72a 63525i bk8: 8a 64191i bk9: 8a 64188i bk10: 64a 64036i bk11: 64a 63986i bk12: 64a 63997i bk13: 64a 63990i bk14: 64a 63817i bk15: 64a 63718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0707357
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0x8005e580, atomic=0 1 entries : 0x7f562f794f30 :  mf: uid=465410, sid02:w15, part=5, addr=0x8005e580, load , size=128, unknown  status = IN_PARTITION_DRAM (48656), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64225 n_nop=62543 n_act=26 n_pre=10 n_req=823 n_rd=1106 n_write=540 bw_util=0.05126
n_activity=10089 dram_eff=0.3263
bk0: 124a 63219i bk1: 132a 63228i bk2: 64a 63342i bk3: 64a 63261i bk4: 84a 63188i bk5: 88a 63146i bk6: 78a 63480i bk7: 72a 63555i bk8: 8a 64186i bk9: 8a 64187i bk10: 64a 64034i bk11: 64a 64053i bk12: 64a 64044i bk13: 64a 64028i bk14: 64a 63890i bk15: 64a 63826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0751888

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3711, Miss = 279, Miss_rate = 0.075, Pending_hits = 111, Reservation_fails = 384
L2_cache_bank[1]: Access = 3856, Miss = 275, Miss_rate = 0.071, Pending_hits = 112, Reservation_fails = 116
L2_cache_bank[2]: Access = 3848, Miss = 277, Miss_rate = 0.072, Pending_hits = 103, Reservation_fails = 96
L2_cache_bank[3]: Access = 3668, Miss = 272, Miss_rate = 0.074, Pending_hits = 97, Reservation_fails = 85
L2_cache_bank[4]: Access = 3731, Miss = 278, Miss_rate = 0.075, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[5]: Access = 3518, Miss = 275, Miss_rate = 0.078, Pending_hits = 108, Reservation_fails = 79
L2_cache_bank[6]: Access = 3615, Miss = 279, Miss_rate = 0.077, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[7]: Access = 3681, Miss = 274, Miss_rate = 0.074, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[8]: Access = 3726, Miss = 278, Miss_rate = 0.075, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[9]: Access = 3689, Miss = 275, Miss_rate = 0.075, Pending_hits = 104, Reservation_fails = 56
L2_cache_bank[10]: Access = 3812, Miss = 275, Miss_rate = 0.072, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[11]: Access = 3708, Miss = 278, Miss_rate = 0.075, Pending_hits = 112, Reservation_fails = 553
L2_total_cache_accesses = 44563
L2_total_cache_misses = 3315
L2_total_cache_miss_rate = 0.0744
L2_total_cache_pending_hits = 1268
L2_total_cache_reservation_fails = 1369
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7969
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 275
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1094
L2_cache_data_port_util = 0.219
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=88681
icnt_total_pkts_simt_to_mem=146411
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.1062
	minimum = 6
	maximum = 67
Network latency average = 8.74886
	minimum = 6
	maximum = 67
Slowest packet = 87250
Flit latency average = 6.97675
	minimum = 6
	maximum = 63
Slowest flit = 229536
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0112797
	minimum = 0 (at node 0)
	maximum = 0.0605219 (at node 1)
Accepted packet rate average = 0.0112797
	minimum = 0 (at node 0)
	maximum = 0.0605219 (at node 1)
Injected flit rate average = 0.0338392
	minimum = 0 (at node 0)
	maximum = 0.282621 (at node 1)
Accepted flit rate average= 0.0338392
	minimum = 0 (at node 0)
	maximum = 0.0805108 (at node 1)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.2774 (5 samples)
	minimum = 6 (5 samples)
	maximum = 152.4 (5 samples)
Network latency average = 14.1957 (5 samples)
	minimum = 6 (5 samples)
	maximum = 138.2 (5 samples)
Flit latency average = 12.7183 (5 samples)
	minimum = 6 (5 samples)
	maximum = 135 (5 samples)
Fragmentation average = 0.0113062 (5 samples)
	minimum = 0 (5 samples)
	maximum = 72.4 (5 samples)
Injected packet rate average = 0.0410429 (5 samples)
	minimum = 0.0285584 (5 samples)
	maximum = 0.0698802 (5 samples)
Accepted packet rate average = 0.0410429 (5 samples)
	minimum = 0.0285584 (5 samples)
	maximum = 0.0698802 (5 samples)
Injected flit rate average = 0.110074 (5 samples)
	minimum = 0.0653579 (5 samples)
	maximum = 0.240513 (5 samples)
Accepted flit rate average = 0.110074 (5 samples)
	minimum = 0.0613412 (5 samples)
	maximum = 0.172481 (5 samples)
Injected packet size average = 2.68192 (5 samples)
Accepted packet size average = 2.68192 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 214332 (inst/sec)
gpgpu_simulation_rate = 2115 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,48659)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,48659)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,48659)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,48659)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,48659)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,48659)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,48659)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,48659)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,48659)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,48659)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,48659)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,48659)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,48659)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,48659)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,48659)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,48659)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,48659)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,48659)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,48659)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,48659)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,48659)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,48659)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,48659)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,48659)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,48659)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,48659)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,48659)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,48659)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,48659)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,48659)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,48659)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,48659)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,48659)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,48659)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,48659)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,48659)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,48659)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,48659)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,48659)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,48659)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,48659)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,48659)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,48659)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,48659)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,48659)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,48659)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,48659)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,48659)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,48659)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,48659)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,48659)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,48659)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,48659)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,48659)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,48659)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,48659)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 49159  inst.: 5072556 (ipc=285.8) sim_rate=211356 (inst/sec) elapsed = 0:0:00:24 / Sat Jul 28 11:32:11 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(1,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 50659  inst.: 5179252 (ipc=124.8) sim_rate=207170 (inst/sec) elapsed = 0:0:00:25 / Sat Jul 28 11:32:12 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 52159  inst.: 5311732 (ipc=109.2) sim_rate=204297 (inst/sec) elapsed = 0:0:00:26 / Sat Jul 28 11:32:13 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(4,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(0,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 54159  inst.: 5493156 (ipc=102.5) sim_rate=203450 (inst/sec) elapsed = 0:0:00:27 / Sat Jul 28 11:32:14 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(1,0,0) tid=(7,7,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(2,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 55659  inst.: 5629948 (ipc=100.0) sim_rate=201069 (inst/sec) elapsed = 0:0:00:28 / Sat Jul 28 11:32:15 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(1,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 57659  inst.: 5807188 (ipc=97.5) sim_rate=200247 (inst/sec) elapsed = 0:0:00:29 / Sat Jul 28 11:32:16 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(5,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(3,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 59159  inst.: 5943436 (ipc=96.6) sim_rate=198114 (inst/sec) elapsed = 0:0:00:30 / Sat Jul 28 11:32:17 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(1,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(2,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 61159  inst.: 6120452 (ipc=95.3) sim_rate=197433 (inst/sec) elapsed = 0:0:00:31 / Sat Jul 28 11:32:18 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(4,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 62659  inst.: 6257228 (ipc=94.8) sim_rate=195538 (inst/sec) elapsed = 0:0:00:32 / Sat Jul 28 11:32:19 2018
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(5,5,0) tid=(7,6,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(4,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 64659  inst.: 6442124 (ipc=94.5) sim_rate=195215 (inst/sec) elapsed = 0:0:00:33 / Sat Jul 28 11:32:20 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(5,7,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 66159  inst.: 6577052 (ipc=94.1) sim_rate=193442 (inst/sec) elapsed = 0:0:00:34 / Sat Jul 28 11:32:21 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(1,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(3,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 68159  inst.: 6759004 (ipc=93.8) sim_rate=193114 (inst/sec) elapsed = 0:0:00:35 / Sat Jul 28 11:32:22 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(2,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 69659  inst.: 6899620 (ipc=93.8) sim_rate=191656 (inst/sec) elapsed = 0:0:00:36 / Sat Jul 28 11:32:23 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(1,7,0) tid=(7,4,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(0,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 71659  inst.: 7084916 (ipc=93.7) sim_rate=191484 (inst/sec) elapsed = 0:0:00:37 / Sat Jul 28 11:32:24 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(5,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(2,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 73659  inst.: 7261564 (ipc=93.3) sim_rate=191093 (inst/sec) elapsed = 0:0:00:38 / Sat Jul 28 11:32:25 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(3,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 75159  inst.: 7394508 (ipc=93.0) sim_rate=189602 (inst/sec) elapsed = 0:0:00:39 / Sat Jul 28 11:32:26 2018
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(0,2,0) tid=(7,7,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(5,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 77159  inst.: 7570676 (ipc=92.7) sim_rate=189266 (inst/sec) elapsed = 0:0:00:40 / Sat Jul 28 11:32:27 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(1,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 78659  inst.: 7703516 (ipc=92.5) sim_rate=187890 (inst/sec) elapsed = 0:0:00:41 / Sat Jul 28 11:32:28 2018
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(2,2,0) tid=(7,2,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(2,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 80659  inst.: 7881692 (ipc=92.3) sim_rate=187659 (inst/sec) elapsed = 0:0:00:42 / Sat Jul 28 11:32:29 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(1,6,0) tid=(7,2,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(5,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 82159  inst.: 8021284 (ipc=92.3) sim_rate=186541 (inst/sec) elapsed = 0:0:00:43 / Sat Jul 28 11:32:30 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(4,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 84159  inst.: 8198396 (ipc=92.1) sim_rate=186327 (inst/sec) elapsed = 0:0:00:44 / Sat Jul 28 11:32:31 2018
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(0,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(2,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 86159  inst.: 8374924 (ipc=91.9) sim_rate=186109 (inst/sec) elapsed = 0:0:00:45 / Sat Jul 28 11:32:32 2018
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(5,7,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 87659  inst.: 8510284 (ipc=91.8) sim_rate=185006 (inst/sec) elapsed = 0:0:00:46 / Sat Jul 28 11:32:33 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(4,6,0) tid=(7,4,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(1,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 89159  inst.: 8648716 (ipc=91.8) sim_rate=184015 (inst/sec) elapsed = 0:0:00:47 / Sat Jul 28 11:32:34 2018
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(3,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 90659  inst.: 8774548 (ipc=91.5) sim_rate=182803 (inst/sec) elapsed = 0:0:00:48 / Sat Jul 28 11:32:35 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(0,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 92659  inst.: 8958756 (ipc=91.6) sim_rate=182831 (inst/sec) elapsed = 0:0:00:49 / Sat Jul 28 11:32:36 2018
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(2,0,0) tid=(7,7,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(1,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 94659  inst.: 9128212 (ipc=91.3) sim_rate=182564 (inst/sec) elapsed = 0:0:00:50 / Sat Jul 28 11:32:37 2018
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(1,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 96159  inst.: 9261204 (ipc=91.2) sim_rate=181592 (inst/sec) elapsed = 0:0:00:51 / Sat Jul 28 11:32:38 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(1,3,0) tid=(7,2,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(4,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 98159  inst.: 9444428 (ipc=91.2) sim_rate=181623 (inst/sec) elapsed = 0:0:00:52 / Sat Jul 28 11:32:39 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(2,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 99659  inst.: 9577252 (ipc=91.1) sim_rate=180702 (inst/sec) elapsed = 0:0:00:53 / Sat Jul 28 11:32:40 2018
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(2,5,0) tid=(7,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(4,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 101659  inst.: 9762172 (ipc=91.2) sim_rate=180780 (inst/sec) elapsed = 0:0:00:54 / Sat Jul 28 11:32:41 2018
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(2,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 103159  inst.: 9900052 (ipc=91.2) sim_rate=180000 (inst/sec) elapsed = 0:0:00:55 / Sat Jul 28 11:32:42 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(1,6,0) tid=(7,1,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(1,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 105159  inst.: 10077636 (ipc=91.1) sim_rate=179957 (inst/sec) elapsed = 0:0:00:56 / Sat Jul 28 11:32:43 2018
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(0,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 106659  inst.: 10210540 (ipc=91.1) sim_rate=179132 (inst/sec) elapsed = 0:0:00:57 / Sat Jul 28 11:32:44 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(5,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 108659  inst.: 10389292 (ipc=91.0) sim_rate=179125 (inst/sec) elapsed = 0:0:00:58 / Sat Jul 28 11:32:45 2018
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(0,4,0) tid=(7,7,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(3,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 110159  inst.: 10518852 (ipc=90.9) sim_rate=178285 (inst/sec) elapsed = 0:0:00:59 / Sat Jul 28 11:32:46 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(1,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 112159  inst.: 10696324 (ipc=90.8) sim_rate=178272 (inst/sec) elapsed = 0:0:01:00 / Sat Jul 28 11:32:47 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(5,4,0) tid=(7,1,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(0,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 114159  inst.: 10866892 (ipc=90.6) sim_rate=178145 (inst/sec) elapsed = 0:0:01:01 / Sat Jul 28 11:32:48 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(6,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 115659  inst.: 10997596 (ipc=90.6) sim_rate=177380 (inst/sec) elapsed = 0:0:01:02 / Sat Jul 28 11:32:49 2018
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(0,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 117659  inst.: 11182044 (ipc=90.6) sim_rate=177492 (inst/sec) elapsed = 0:0:01:03 / Sat Jul 28 11:32:50 2018
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(2,5,0) tid=(7,4,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(0,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 119159  inst.: 11316804 (ipc=90.6) sim_rate=176825 (inst/sec) elapsed = 0:0:01:04 / Sat Jul 28 11:32:51 2018
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(2,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 121159  inst.: 11491748 (ipc=90.5) sim_rate=176796 (inst/sec) elapsed = 0:0:01:05 / Sat Jul 28 11:32:52 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(1,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 123159  inst.: 11673756 (ipc=90.5) sim_rate=176875 (inst/sec) elapsed = 0:0:01:06 / Sat Jul 28 11:32:53 2018
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(2,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 124659  inst.: 11804100 (ipc=90.5) sim_rate=176180 (inst/sec) elapsed = 0:0:01:07 / Sat Jul 28 11:32:54 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(4,3,0) tid=(7,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(2,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 126659  inst.: 11979924 (ipc=90.4) sim_rate=176175 (inst/sec) elapsed = 0:0:01:08 / Sat Jul 28 11:32:55 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(5,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 128159  inst.: 12110828 (ipc=90.3) sim_rate=175519 (inst/sec) elapsed = 0:0:01:09 / Sat Jul 28 11:32:56 2018
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(3,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(1,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 130159  inst.: 12284868 (ipc=90.2) sim_rate=175498 (inst/sec) elapsed = 0:0:01:10 / Sat Jul 28 11:32:57 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(5,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(3,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 132159  inst.: 12464188 (ipc=90.2) sim_rate=175551 (inst/sec) elapsed = 0:0:01:11 / Sat Jul 28 11:32:58 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(5,7,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 133659  inst.: 12585244 (ipc=90.1) sim_rate=174795 (inst/sec) elapsed = 0:0:01:12 / Sat Jul 28 11:32:59 2018
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(1,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 135659  inst.: 12770836 (ipc=90.1) sim_rate=174942 (inst/sec) elapsed = 0:0:01:13 / Sat Jul 28 11:33:00 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(4,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 137159  inst.: 12904012 (ipc=90.1) sim_rate=174378 (inst/sec) elapsed = 0:0:01:14 / Sat Jul 28 11:33:01 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(6,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(1,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 139159  inst.: 13084892 (ipc=90.1) sim_rate=174465 (inst/sec) elapsed = 0:0:01:15 / Sat Jul 28 11:33:02 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(3,6,0) tid=(7,6,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(5,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 140659  inst.: 13222996 (ipc=90.1) sim_rate=173986 (inst/sec) elapsed = 0:0:01:16 / Sat Jul 28 11:33:03 2018
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(0,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 142659  inst.: 13403116 (ipc=90.1) sim_rate=174066 (inst/sec) elapsed = 0:0:01:17 / Sat Jul 28 11:33:04 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(1,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(3,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 144159  inst.: 13533300 (ipc=90.1) sim_rate=173503 (inst/sec) elapsed = 0:0:01:18 / Sat Jul 28 11:33:05 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(0,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 145659  inst.: 13670332 (ipc=90.1) sim_rate=173042 (inst/sec) elapsed = 0:0:01:19 / Sat Jul 28 11:33:06 2018
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(4,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(1,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 147659  inst.: 13852324 (ipc=90.1) sim_rate=173154 (inst/sec) elapsed = 0:0:01:20 / Sat Jul 28 11:33:07 2018
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(2,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 149159  inst.: 13985308 (ipc=90.1) sim_rate=172658 (inst/sec) elapsed = 0:0:01:21 / Sat Jul 28 11:33:08 2018
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(0,0,0) tid=(7,3,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(4,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 151159  inst.: 14164452 (ipc=90.1) sim_rate=172737 (inst/sec) elapsed = 0:0:01:22 / Sat Jul 28 11:33:09 2018
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(4,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 152659  inst.: 14296708 (ipc=90.1) sim_rate=172249 (inst/sec) elapsed = 0:0:01:23 / Sat Jul 28 11:33:10 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(5,4,0) tid=(7,4,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(2,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 154659  inst.: 14463044 (ipc=89.9) sim_rate=172179 (inst/sec) elapsed = 0:0:01:24 / Sat Jul 28 11:33:11 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(2,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(5,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 156659  inst.: 14643524 (ipc=89.9) sim_rate=172276 (inst/sec) elapsed = 0:0:01:25 / Sat Jul 28 11:33:12 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(1,7,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 158159  inst.: 14781052 (ipc=90.0) sim_rate=171872 (inst/sec) elapsed = 0:0:01:26 / Sat Jul 28 11:33:13 2018
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(2,5,0) tid=(7,7,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(5,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 160159  inst.: 14964204 (ipc=90.0) sim_rate=172002 (inst/sec) elapsed = 0:0:01:27 / Sat Jul 28 11:33:14 2018
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(0,7,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 161659  inst.: 15095420 (ipc=90.0) sim_rate=171538 (inst/sec) elapsed = 0:0:01:28 / Sat Jul 28 11:33:15 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(5,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(2,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 163659  inst.: 15275284 (ipc=90.0) sim_rate=171632 (inst/sec) elapsed = 0:0:01:29 / Sat Jul 28 11:33:16 2018
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(3,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 165159  inst.: 15411012 (ipc=90.0) sim_rate=171233 (inst/sec) elapsed = 0:0:01:30 / Sat Jul 28 11:33:17 2018
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(5,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(1,7,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 167159  inst.: 15586412 (ipc=89.9) sim_rate=171279 (inst/sec) elapsed = 0:0:01:31 / Sat Jul 28 11:33:18 2018
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(1,2,0) tid=(7,1,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(2,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 169159  inst.: 15770300 (ipc=90.0) sim_rate=171416 (inst/sec) elapsed = 0:0:01:32 / Sat Jul 28 11:33:19 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(1,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 170659  inst.: 15903572 (ipc=90.0) sim_rate=171006 (inst/sec) elapsed = 0:0:01:33 / Sat Jul 28 11:33:20 2018
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(2,2,0) tid=(7,5,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(1,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 172659  inst.: 16081084 (ipc=89.9) sim_rate=171075 (inst/sec) elapsed = 0:0:01:34 / Sat Jul 28 11:33:21 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(3,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 174159  inst.: 16211244 (ipc=89.9) sim_rate=170644 (inst/sec) elapsed = 0:0:01:35 / Sat Jul 28 11:33:22 2018
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(4,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(4,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 176159  inst.: 16388484 (ipc=89.9) sim_rate=170713 (inst/sec) elapsed = 0:0:01:36 / Sat Jul 28 11:33:23 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(2,4,0) tid=(7,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(2,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 177659  inst.: 16526804 (ipc=89.9) sim_rate=170379 (inst/sec) elapsed = 0:0:01:37 / Sat Jul 28 11:33:24 2018
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(3,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 179659  inst.: 16707020 (ipc=89.9) sim_rate=170479 (inst/sec) elapsed = 0:0:01:38 / Sat Jul 28 11:33:25 2018
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(6,1,0) tid=(1,7,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(2,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 181159  inst.: 16840540 (ipc=89.9) sim_rate=170106 (inst/sec) elapsed = 0:0:01:39 / Sat Jul 28 11:33:26 2018
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(4,3,0) tid=(7,2,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(3,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 183159  inst.: 17021148 (ipc=89.9) sim_rate=170211 (inst/sec) elapsed = 0:0:01:40 / Sat Jul 28 11:33:27 2018
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(0,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 185159  inst.: 17193412 (ipc=89.8) sim_rate=170231 (inst/sec) elapsed = 0:0:01:41 / Sat Jul 28 11:33:28 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(3,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(4,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 186659  inst.: 17331244 (ipc=89.9) sim_rate=169914 (inst/sec) elapsed = 0:0:01:42 / Sat Jul 28 11:33:29 2018
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(2,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 188659  inst.: 17508148 (ipc=89.8) sim_rate=169982 (inst/sec) elapsed = 0:0:01:43 / Sat Jul 28 11:33:30 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(5,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(5,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 190159  inst.: 17646364 (ipc=89.9) sim_rate=169676 (inst/sec) elapsed = 0:0:01:44 / Sat Jul 28 11:33:31 2018
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(1,4,0) tid=(7,4,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(0,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 192159  inst.: 17820812 (ipc=89.8) sim_rate=169722 (inst/sec) elapsed = 0:0:01:45 / Sat Jul 28 11:33:32 2018
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 193659  inst.: 17960500 (ipc=89.9) sim_rate=169438 (inst/sec) elapsed = 0:0:01:46 / Sat Jul 28 11:33:33 2018
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(3,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(4,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 195659  inst.: 18142004 (ipc=89.9) sim_rate=169551 (inst/sec) elapsed = 0:0:01:47 / Sat Jul 28 11:33:34 2018
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(4,7,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 197159  inst.: 18271564 (ipc=89.8) sim_rate=169181 (inst/sec) elapsed = 0:0:01:48 / Sat Jul 28 11:33:35 2018
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(1,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 199159  inst.: 18454900 (ipc=89.9) sim_rate=169311 (inst/sec) elapsed = 0:0:01:49 / Sat Jul 28 11:33:36 2018
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(3,6,0) tid=(7,4,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(1,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 201159  inst.: 18629268 (ipc=89.8) sim_rate=169356 (inst/sec) elapsed = 0:0:01:50 / Sat Jul 28 11:33:37 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(4,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 202659  inst.: 18759460 (ipc=89.8) sim_rate=169004 (inst/sec) elapsed = 0:0:01:51 / Sat Jul 28 11:33:38 2018
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(0,1,0) tid=(7,1,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(4,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 204659  inst.: 18940092 (ipc=89.8) sim_rate=169107 (inst/sec) elapsed = 0:0:01:52 / Sat Jul 28 11:33:39 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(4,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 206159  inst.: 19075980 (ipc=89.8) sim_rate=168813 (inst/sec) elapsed = 0:0:01:53 / Sat Jul 28 11:33:40 2018
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(0,2,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (158742,48659), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (158761,48659), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (158791,48659), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (158793,48659), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (158801,48659), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (158825,48659), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (158829,48659), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (158869,48659), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (158887,48659), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (158893,48659), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (158914,48659), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (158932,48659), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (158953,48659), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (158976,48659), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (158988,48659), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (159010,48659), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (159013,48659), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (159024,48659), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (159039,48659), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (159039,48659), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (159060,48659), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (159063,48659), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (159086,48659), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (159086,48659), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (159097,48659), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (159115,48659), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (159120,48659), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (159126,48659), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (159156,48659), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (159170,48659), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (159178,48659), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (159191,48659), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (159201,48659), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (159211,48659), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (159216,48659), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (159220,48659), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (159223,48659), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (159249,48659), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (159266,48659), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (159302,48659), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(5,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 208159  inst.: 19217828 (ipc=89.6) sim_rate=168577 (inst/sec) elapsed = 0:0:01:54 / Sat Jul 28 11:33:41 2018
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(4,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 214159  inst.: 19375692 (ipc=87.3) sim_rate=168484 (inst/sec) elapsed = 0:0:01:55 / Sat Jul 28 11:33:42 2018
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(3,1,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (167334,48659), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (167536,48659), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (167589,48659), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (167613,48659), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (169504,48659), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (169525,48659), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (169561,48659), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (169585,48659), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (169745,48659), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (169808,48659), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (170015,48659), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (170027,48659), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (171250,48659), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (171301,48659), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (171322,48659), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (171358,48659), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 7.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 171359
gpu_sim_insn = 14548864
gpu_ipc =      84.9028
gpu_tot_sim_cycle = 220018
gpu_tot_sim_insn = 19478500
gpu_tot_ipc =      88.5314
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 18381
gpu_stall_icnt2sh    = 68079
gpu_total_sim_rate=169378

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 383663
	L1I_total_cache_misses = 2265
	L1I_total_cache_miss_rate = 0.0059
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33636, Miss = 16746, Miss_rate = 0.498, Pending_hits = 2695, Reservation_fails = 41876
	L1D_cache_core[1]: Access = 36170, Miss = 17897, Miss_rate = 0.495, Pending_hits = 2708, Reservation_fails = 39460
	L1D_cache_core[2]: Access = 36430, Miss = 18226, Miss_rate = 0.500, Pending_hits = 2706, Reservation_fails = 33062
	L1D_cache_core[3]: Access = 35795, Miss = 18492, Miss_rate = 0.517, Pending_hits = 2845, Reservation_fails = 44917
	L1D_cache_core[4]: Access = 44828, Miss = 22935, Miss_rate = 0.512, Pending_hits = 3432, Reservation_fails = 66112
	L1D_cache_core[5]: Access = 45374, Miss = 23122, Miss_rate = 0.510, Pending_hits = 3599, Reservation_fails = 63409
	L1D_cache_core[6]: Access = 45178, Miss = 23199, Miss_rate = 0.514, Pending_hits = 3634, Reservation_fails = 59950
	L1D_cache_core[7]: Access = 44955, Miss = 22913, Miss_rate = 0.510, Pending_hits = 3707, Reservation_fails = 64084
	L1D_cache_core[8]: Access = 44655, Miss = 23241, Miss_rate = 0.520, Pending_hits = 3637, Reservation_fails = 70640
	L1D_cache_core[9]: Access = 44424, Miss = 22532, Miss_rate = 0.507, Pending_hits = 3623, Reservation_fails = 70122
	L1D_cache_core[10]: Access = 44440, Miss = 22692, Miss_rate = 0.511, Pending_hits = 3616, Reservation_fails = 58695
	L1D_cache_core[11]: Access = 46062, Miss = 23402, Miss_rate = 0.508, Pending_hits = 3833, Reservation_fails = 57906
	L1D_cache_core[12]: Access = 46310, Miss = 23172, Miss_rate = 0.500, Pending_hits = 3693, Reservation_fails = 62359
	L1D_cache_core[13]: Access = 45624, Miss = 23025, Miss_rate = 0.505, Pending_hits = 3565, Reservation_fails = 63925
	L1D_cache_core[14]: Access = 44872, Miss = 22076, Miss_rate = 0.492, Pending_hits = 3751, Reservation_fails = 61287
	L1D_total_cache_accesses = 638753
	L1D_total_cache_misses = 323670
	L1D_total_cache_miss_rate = 0.5067
	L1D_total_cache_pending_hits = 51044
	L1D_total_cache_reservation_fails = 857804
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 6680
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0671
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50956
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32938
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 251332
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2706
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 606472
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 381398
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2265
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5563, 5563, 5291, 5291, 5291, 5291, 744, 744, 472, 472, 352, 352, 352, 352, 317, 317, 
gpgpu_n_tot_thrd_icount = 22126272
gpgpu_n_tot_w_icount = 691446
gpgpu_n_stall_shd_mem = 1290877
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32937
gpgpu_n_mem_write_global = 293526
gpgpu_n_mem_texture = 0

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3871680
gpgpu_n_store_insn = 1951680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 198400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1290877
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1722541	W0_Idle:125493	W0_Scoreboard:3245982	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:72466	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:580336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263496 {8:32937,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19687344 {40:161504,72:73872,136:58150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4479432 {136:32937,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2348208 {8:293526,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 89 
maxdqlatency = 0 
maxmflatency = 784 
averagemflatency = 201 
max_icnt2mem_latency = 418 
max_icnt2sh_latency = 220017 
mrq_lat_table:4355 	1166 	311 	468 	390 	124 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	303195 	22958 	325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17633 	38342 	103434 	159736 	7351 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12586 	16961 	3257 	147 	1 	0 	0 	0 	102 	333 	6426 	22948 	29376 	105365 	128976 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	397 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         0         0        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:      1397      1276     42078     43613    118985    122000      2660      2635      1344      1353      1360      1359      1425      1487      2640      9194 
dram[1]:      2728      1293     42425     44871    119244    122328      2666      2631      1341      1385      1356      1376      1416      1479      3854      2503 
dram[2]:      1178      1341     42725     45201    120721    122681      2613      2643      1344      1469      1357      1472      1416      1531      4840      2466 
dram[3]:      1622      1257     43032     45543    121093    123094      2612      2641      1334      1385      1351      1382      1638      1410      5907      2462 
dram[4]:      1300      1256     43209     46218    121522    123406      3856      2654      1332      1401      1347      1393      1471      1404      6966      2457 
dram[5]:      1292      2267     43441     46515    121861    123688      2637      2657      1357      1397      1365      1494      1656      1346      8060      2509 
average row accesses per activate:
dram[0]: 24.600000 30.250000 48.000000 48.000000 33.333332 33.333332 35.000000 33.000000  2.000000  4.000000 22.000000 23.000000 32.000000 32.000000 36.000000 35.000000 
dram[1]: 24.200001 30.500000 48.000000 48.000000 33.333332 33.333332 35.000000 32.000000  2.000000  4.000000 22.000000 23.000000 32.000000 32.000000 36.000000 34.000000 
dram[2]: 30.000000 30.250000 48.000000 48.000000 33.333332 34.666668 35.000000 32.000000  4.000000  4.000000 22.000000 23.000000 32.000000 32.000000 36.000000 36.000000 
dram[3]: 30.250000 40.000000 48.000000 48.000000 33.333332 34.000000 35.000000 32.000000  4.000000  4.000000 22.000000 23.000000 32.000000 32.000000 36.000000 36.000000 
dram[4]: 30.000000 24.200001 48.000000 48.000000 33.333332 34.000000 35.000000 31.000000  4.000000  4.000000 23.000000 23.000000 32.000000 32.000000 36.000000 36.000000 
dram[5]: 40.000000 17.714285 48.000000 48.000000 33.333332 34.000000 33.500000 31.000000  4.000000  4.000000 23.000000 23.000000 32.000000 32.000000 35.000000 36.000000 
average row locality = 6827/220 = 31.031818
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        99        95        64        64        58        58        40        38         2         4        44        46        64        64        64        64 
dram[1]:        97        96        64        64        58        58        40        36         2         4        44        46        64        64        64        62 
dram[2]:        96        95        64        64        58        60        40        36         4         4        44        46        64        64        64        64 
dram[3]:        97        94        64        64        58        58        40        36         4         4        44        46        64        64        64        64 
dram[4]:        96        95        64        64        58        58        40        36         4         4        46        46        64        64        64        64 
dram[5]:        94        98        64        64        58        58        39        36         4         4        46        46        64        64        64        64 
total reads: 5197
bank skew: 99/2 = 49.50
chip skew: 868/863 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        42        44        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        42        44        28        26         0         0         0         0         0         0         6         8 
total reads: 1630
min_bank_accesses = 0!
chip skew: 274/270 = 1.01
average mf latency per bank:
dram[0]:       1335      1531      1268      1267       667       675       149       150     17566     21110    102106    103173      3149      2338      1272      1193
dram[1]:       1331      1432      1306      1271       679       695       149       147     24536     18198    102661    101412      3690      2404      1278      1189
dram[2]:       1469      1296      1254      1281       667       636       153       146     17157     24464    103455    100097      2115      2783      1299       918
dram[3]:       1494      1354      1276      1267       670       589       152       145     23398     18176    108924    109067      2374      3168      1460      1019
dram[4]:       1376      1527      1270      1262       670       599       149       153     18545     21606    121823    102489      3268      2240      1224       951
dram[5]:       1393      1511      1274      1271       668       592       154       152     20202     22816    116411     92856      3416      2646      1135      1250
maximum mf latency per bank:
dram[0]:        547       566       359       373       339       355       339       317       389       351       754       637       688       670       725       568
dram[1]:        547       523       368       365       335       357       341       332       346       505       698       548       671       594       569       579
dram[2]:        582       531       372       370       356       348       319       324       429       521       681       626       622       641       523       521
dram[3]:        500       530       365       374       350       362       324       332       398       472       532       645       524       636       459       664
dram[4]:        535       591       379       346       364       373       283       327       456       472       640       527       589       514       581       594
dram[5]:        466       633       409       345       350       348       345       332       371       561       738       674       756       671       784       680

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=290418 n_nop=288082 n_act=38 n_pre=22 n_req=1138 n_rd=1736 n_write=540 bw_util=0.01567
n_activity=14933 dram_eff=0.3048
bk0: 198a 289351i bk1: 190a 289222i bk2: 128a 289426i bk3: 128a 289451i bk4: 116a 289263i bk5: 116a 289121i bk6: 80a 289699i bk7: 76a 289622i bk8: 4a 290390i bk9: 8a 290383i bk10: 88a 290164i bk11: 92a 290071i bk12: 128a 290055i bk13: 128a 290086i bk14: 128a 289915i bk15: 128a 289825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.016125
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=290418 n_nop=288094 n_act=37 n_pre=21 n_req=1133 n_rd=1726 n_write=540 bw_util=0.01561
n_activity=14833 dram_eff=0.3055
bk0: 194a 289278i bk1: 192a 289212i bk2: 128a 289371i bk3: 128a 289449i bk4: 116a 289153i bk5: 116a 289115i bk6: 80a 289688i bk7: 72a 289682i bk8: 4a 290390i bk9: 8a 290382i bk10: 88a 290157i bk11: 92a 290109i bk12: 128a 290017i bk13: 128a 290047i bk14: 128a 289876i bk15: 124a 289857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0193824
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=290418 n_nop=288080 n_act=36 n_pre=20 n_req=1141 n_rd=1734 n_write=548 bw_util=0.01572
n_activity=14626 dram_eff=0.312
bk0: 192a 289313i bk1: 190a 289208i bk2: 128a 289435i bk3: 128a 289363i bk4: 116a 289166i bk5: 120a 289184i bk6: 80a 289634i bk7: 72a 289714i bk8: 8a 290379i bk9: 8a 290388i bk10: 88a 290168i bk11: 92a 290147i bk12: 128a 290067i bk13: 128a 290071i bk14: 128a 289904i bk15: 128a 289738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0193721
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=290418 n_nop=288086 n_act=35 n_pre=19 n_req=1139 n_rd=1730 n_write=548 bw_util=0.01569
n_activity=14613 dram_eff=0.3118
bk0: 194a 289441i bk1: 188a 289236i bk2: 128a 289356i bk3: 128a 289324i bk4: 116a 289100i bk5: 116a 289217i bk6: 80a 289658i bk7: 72a 289733i bk8: 8a 290379i bk9: 8a 290374i bk10: 88a 290153i bk11: 92a 290105i bk12: 128a 290077i bk13: 128a 290049i bk14: 128a 289942i bk15: 128a 289761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0154088
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=290418 n_nop=288082 n_act=37 n_pre=21 n_req=1139 n_rd=1734 n_write=544 bw_util=0.01569
n_activity=14604 dram_eff=0.312
bk0: 192a 289385i bk1: 190a 289182i bk2: 128a 289403i bk3: 128a 289444i bk4: 116a 289291i bk5: 116a 289162i bk6: 80a 289702i bk7: 72a 289717i bk8: 8a 290384i bk9: 8a 290382i bk10: 92a 290134i bk11: 92a 290054i bk12: 128a 289995i bk13: 128a 290021i bk14: 128a 289851i bk15: 128a 289746i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0163695
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=290418 n_nop=288084 n_act=38 n_pre=22 n_req=1137 n_rd=1734 n_write=540 bw_util=0.01566
n_activity=14833 dram_eff=0.3066
bk0: 188a 289249i bk1: 196a 289264i bk2: 128a 289379i bk3: 128a 289302i bk4: 116a 289291i bk5: 116a 289253i bk6: 78a 289671i bk7: 72a 289749i bk8: 8a 290381i bk9: 8a 290384i bk10: 92a 290133i bk11: 92a 290131i bk12: 128a 290078i bk13: 128a 290066i bk14: 128a 289922i bk15: 128a 289852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0171133

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26556, Miss = 435, Miss_rate = 0.016, Pending_hits = 391, Reservation_fails = 2290
L2_cache_bank[1]: Access = 27778, Miss = 433, Miss_rate = 0.016, Pending_hits = 395, Reservation_fails = 2064
L2_cache_bank[2]: Access = 26659, Miss = 433, Miss_rate = 0.016, Pending_hits = 383, Reservation_fails = 2399
L2_cache_bank[3]: Access = 27050, Miss = 430, Miss_rate = 0.016, Pending_hits = 374, Reservation_fails = 1899
L2_cache_bank[4]: Access = 25541, Miss = 434, Miss_rate = 0.017, Pending_hits = 362, Reservation_fails = 1506
L2_cache_bank[5]: Access = 25804, Miss = 433, Miss_rate = 0.017, Pending_hits = 381, Reservation_fails = 1585
L2_cache_bank[6]: Access = 26557, Miss = 435, Miss_rate = 0.016, Pending_hits = 348, Reservation_fails = 1418
L2_cache_bank[7]: Access = 27470, Miss = 430, Miss_rate = 0.016, Pending_hits = 372, Reservation_fails = 1623
L2_cache_bank[8]: Access = 31064, Miss = 436, Miss_rate = 0.014, Pending_hits = 387, Reservation_fails = 1373
L2_cache_bank[9]: Access = 26503, Miss = 431, Miss_rate = 0.016, Pending_hits = 388, Reservation_fails = 1556
L2_cache_bank[10]: Access = 30583, Miss = 433, Miss_rate = 0.014, Pending_hits = 389, Reservation_fails = 1936
L2_cache_bank[11]: Access = 25075, Miss = 434, Miss_rate = 0.017, Pending_hits = 386, Reservation_fails = 2767
L2_total_cache_accesses = 326640
L2_total_cache_misses = 5197
L2_total_cache_miss_rate = 0.0159
L2_total_cache_pending_hits = 4556
L2_total_cache_reservation_fails = 22416
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24876
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4515
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21322
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 291896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1094
L2_cache_data_port_util = 0.241
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=459066
icnt_total_pkts_simt_to_mem=868488
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.5781
	minimum = 6
	maximum = 388
Network latency average = 13.2016
	minimum = 6
	maximum = 216
Slowest packet = 90772
Flit latency average = 13.4669
	minimum = 6
	maximum = 216
Slowest flit = 239567
Fragmentation average = 0.00247096
	minimum = 0
	maximum = 95
Injected packet rate average = 0.121935
	minimum = 0.0827853 (at node 0)
	maximum = 0.159536 (at node 23)
Accepted packet rate average = 0.121935
	minimum = 0.0827853 (at node 0)
	maximum = 0.159536 (at node 23)
Injected flit rate average = 0.236122
	minimum = 0.168272 (at node 26)
	maximum = 0.317777 (at node 13)
Accepted flit rate average= 0.236122
	minimum = 0.11047 (at node 0)
	maximum = 0.413389 (at node 23)
Injected packet length average = 1.93646
Accepted packet length average = 1.93646
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.4942 (6 samples)
	minimum = 6 (6 samples)
	maximum = 191.667 (6 samples)
Network latency average = 14.03 (6 samples)
	minimum = 6 (6 samples)
	maximum = 151.167 (6 samples)
Flit latency average = 12.8431 (6 samples)
	minimum = 6 (6 samples)
	maximum = 148.5 (6 samples)
Fragmentation average = 0.00983366 (6 samples)
	minimum = 0 (6 samples)
	maximum = 76.1667 (6 samples)
Injected packet rate average = 0.0545248 (6 samples)
	minimum = 0.0375962 (6 samples)
	maximum = 0.0848229 (6 samples)
Accepted packet rate average = 0.0545248 (6 samples)
	minimum = 0.0375962 (6 samples)
	maximum = 0.0848229 (6 samples)
Injected flit rate average = 0.131082 (6 samples)
	minimum = 0.0825103 (6 samples)
	maximum = 0.253391 (6 samples)
Accepted flit rate average = 0.131082 (6 samples)
	minimum = 0.0695293 (6 samples)
	maximum = 0.212632 (6 samples)
Injected packet size average = 2.40407 (6 samples)
Accepted packet size average = 2.40407 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 55 sec (115 sec)
gpgpu_simulation_rate = 169378 (inst/sec)
gpgpu_simulation_rate = 1913 (cycle/sec)
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,220018)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,220018)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,220018)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,220018)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,220018)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,220018)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,220018)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,220018)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,220018)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,220018)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,220018)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,220018)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,220018)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,220018)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,220018)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,220018)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,220018)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,220018)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,220018)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,220018)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,220018)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,220018)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,220018)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,220018)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,220018)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,220018)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,220018)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,220018)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,220018)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,220018)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,220018)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,220018)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,220018)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,220018)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,220018)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,220018)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,220018)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,220018)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,220018)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,220018)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,220018)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,220018)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,220018)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,220018)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,220018)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,220018)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,220018)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,220018)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,220018)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,220018)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,220018)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,220018)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,220018)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,220018)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,220018)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,220018)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(6,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 220518  inst.: 19578484 (ipc=200.0) sim_rate=168780 (inst/sec) elapsed = 0:0:01:56 / Sat Jul 28 11:33:43 2018
GPGPU-Sim uArch: Shader 14 finished CTA #1 (896,220018), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (945,220018), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (949,220018), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (957,220018), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (966,220018), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (972,220018), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (974,220018), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (974,220018), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (977,220018), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (978,220018), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (979,220018), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (980,220018), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (981,220018), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (987,220018), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (991,220018), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (991,220018), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (993,220018), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (999,220018), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1003,220018), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1008,220018), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1008,220018), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1012,220018), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1013,220018), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1015,220018), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1015,220018), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1017,220018), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1021,220018), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1023,220018), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1027,220018), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1029,220018), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1031,220018), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1050,220018), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1053,220018), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1066,220018), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1067,220018), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1067,220018), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1071,220018), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1085,220018), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1088,220018), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1094,220018), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1095,220018), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1100,220018), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1103,220018), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1106,220018), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1107,220018), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1113,220018), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1113,220018), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1125,220018), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1126,220018), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1133,220018), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1133,220018), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1136,220018), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1149,220018), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1150,220018), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1152,220018), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1159,220018), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 9.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 1160
gpu_sim_insn = 116864
gpu_ipc =     100.7448
gpu_tot_sim_cycle = 221178
gpu_tot_sim_insn = 19595364
gpu_tot_ipc =      88.5955
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 21344
gpu_stall_icnt2sh    = 71531
gpu_total_sim_rate=168925

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 385679
	L1I_total_cache_misses = 2265
	L1I_total_cache_miss_rate = 0.0059
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33720, Miss = 16786, Miss_rate = 0.498, Pending_hits = 2701, Reservation_fails = 42240
	L1D_cache_core[1]: Access = 36254, Miss = 17937, Miss_rate = 0.495, Pending_hits = 2714, Reservation_fails = 39825
	L1D_cache_core[2]: Access = 36514, Miss = 18265, Miss_rate = 0.500, Pending_hits = 2713, Reservation_fails = 33423
	L1D_cache_core[3]: Access = 35875, Miss = 18530, Miss_rate = 0.517, Pending_hits = 2851, Reservation_fails = 45331
	L1D_cache_core[4]: Access = 44910, Miss = 22975, Miss_rate = 0.512, Pending_hits = 3437, Reservation_fails = 66468
	L1D_cache_core[5]: Access = 45456, Miss = 23162, Miss_rate = 0.510, Pending_hits = 3604, Reservation_fails = 63728
	L1D_cache_core[6]: Access = 45258, Miss = 23238, Miss_rate = 0.513, Pending_hits = 3639, Reservation_fails = 60329
	L1D_cache_core[7]: Access = 45039, Miss = 22953, Miss_rate = 0.510, Pending_hits = 3713, Reservation_fails = 64382
	L1D_cache_core[8]: Access = 44739, Miss = 23281, Miss_rate = 0.520, Pending_hits = 3643, Reservation_fails = 71011
	L1D_cache_core[9]: Access = 44508, Miss = 22571, Miss_rate = 0.507, Pending_hits = 3630, Reservation_fails = 70459
	L1D_cache_core[10]: Access = 44522, Miss = 22731, Miss_rate = 0.511, Pending_hits = 3622, Reservation_fails = 59022
	L1D_cache_core[11]: Access = 46122, Miss = 23431, Miss_rate = 0.508, Pending_hits = 3837, Reservation_fails = 57913
	L1D_cache_core[12]: Access = 46368, Miss = 23201, Miss_rate = 0.500, Pending_hits = 3696, Reservation_fails = 62363
	L1D_cache_core[13]: Access = 45684, Miss = 23054, Miss_rate = 0.505, Pending_hits = 3569, Reservation_fails = 63925
	L1D_cache_core[14]: Access = 44936, Miss = 22107, Miss_rate = 0.492, Pending_hits = 3755, Reservation_fails = 61287
	L1D_total_cache_accesses = 639905
	L1D_total_cache_misses = 324222
	L1D_total_cache_miss_rate = 0.5067
	L1D_total_cache_pending_hits = 51124
	L1D_total_cache_reservation_fails = 861706
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 7128
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0629
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254785
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6680
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 606921
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 383414
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2265
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5598, 5598, 5326, 5326, 5326, 5326, 779, 779, 472, 472, 352, 352, 352, 352, 317, 317, 
gpgpu_n_tot_thrd_icount = 22251712
gpgpu_n_tot_w_icount = 695366
gpgpu_n_stall_shd_mem = 1295595
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33489
gpgpu_n_mem_write_global = 294046
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3878080
gpgpu_n_store_insn = 1954880
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 211968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1295595
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1727967	W0_Idle:132635	W0_Scoreboard:3262608	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:72690	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:584032
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 267912 {8:33489,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19719664 {40:161808,72:74016,136:58222,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4554504 {136:33489,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2352368 {8:294046,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 89 
maxdqlatency = 0 
maxmflatency = 784 
averagemflatency = 202 
max_icnt2mem_latency = 459 
max_icnt2sh_latency = 221177 
mrq_lat_table:4401 	1172 	312 	478 	425 	130 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	303692 	23417 	441 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17713 	38517 	103827 	160132 	7378 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12604 	17360 	3392 	147 	1 	0 	0 	0 	102 	333 	6426 	22948 	29376 	105365 	129496 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	398 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         0         0        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:      1397      1276     42078     43613    118985    122000      2660      2635      1344      1353      1360      1359      1425      1487      2640      9194 
dram[1]:      2728      1293     42425     44871    119244    122328      2666      2631      1341      1385      1356      1376      1416      1479      3854      2503 
dram[2]:      1178      1341     42725     45201    120721    122681      2613      2643      1344      1469      1357      1472      1416      1531      4840      2466 
dram[3]:      1622      1257     43032     45543    121093    123094      2612      2641      1334      1385      1351      1382      1638      1410      5907      2462 
dram[4]:      1300      1256     43209     46218    121522    123406      3856      2654      1332      1401      1347      1393      1471      1404      6966      2457 
dram[5]:      1292      2267     43441     46515    121861    123688      2637      2657      1357      1397      1365      1494      1656      1346      8060      2509 
average row accesses per activate:
dram[0]: 24.600000 30.250000 48.000000 48.000000 33.333332 33.333332 35.000000 33.000000  2.000000  4.000000 22.000000 23.000000 23.333334 24.000000 24.666666 35.000000 
dram[1]: 24.200001 30.500000 48.000000 48.000000 33.333332 33.333332 35.000000 32.000000  2.000000  4.000000 22.000000 23.000000 23.333334 24.000000 24.666666 34.000000 
dram[2]: 30.000000 30.250000 48.000000 48.000000 33.333332 34.666668 35.000000 32.000000  4.000000  4.000000 22.000000 23.000000 23.333334 24.000000 24.666666 36.000000 
dram[3]: 30.250000 40.000000 32.666668 48.000000 33.333332 34.000000 35.000000 32.000000  4.000000  4.000000 22.000000 23.000000 23.666666 24.000000 24.666666 36.000000 
dram[4]: 30.000000 24.200001 32.333332 48.000000 33.333332 34.000000 35.000000 31.000000  4.000000  4.000000 23.000000 23.000000 24.000000 24.000000 24.666666 36.000000 
dram[5]: 40.000000 17.714285 48.000000 48.000000 33.333332 34.000000 33.500000 31.000000  4.000000  4.000000 23.000000 23.000000 24.000000 24.000000 24.000000 36.000000 
average row locality = 6931/240 = 28.879168
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        99        95        64        64        58        58        40        38         2         4        44        46        70        72        66        64 
dram[1]:        97        96        64        64        58        58        40        36         2         4        44        46        70        72        66        62 
dram[2]:        96        95        64        64        58        60        40        36         4         4        44        46        70        72        66        64 
dram[3]:        97        94        66        64        58        58        40        36         4         4        44        46        71        72        66        64 
dram[4]:        96        95        65        64        58        58        40        36         4         4        46        46        72        72        66        64 
dram[5]:        94        98        64        64        58        58        39        36         4         4        46        46        72        72        66        64 
total reads: 5301
bank skew: 99/2 = 49.50
chip skew: 886/879 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        42        44        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        42        44        28        26         0         0         0         0         0         0         6         8 
total reads: 1630
min_bank_accesses = 0!
chip skew: 274/270 = 1.01
average mf latency per bank:
dram[0]:       1335      1531      1268      1267       667       675       149       150     17566     21110    102106    103173      3168      2463      1340      1193
dram[1]:       1331      1432      1306      1271       679       695       149       147     24536     18198    102661    101412      3612      2477      1357      1189
dram[2]:       1469      1296      1254      1281       667       636       153       146     17157     24464    103455    100097      2174      2786      1349       918
dram[3]:       1494      1354      1357      1267       670       589       152       145     23398     18176    108924    109067      2455      3196      1495      1019
dram[4]:       1376      1527      1299      1262       670       599       149       153     18545     21606    121823    102489      3281      2330      1274       951
dram[5]:       1393      1511      1274      1271       668       592       154       152     20202     22816    116411     92856      3366      2711      1177      1250
maximum mf latency per bank:
dram[0]:        547       566       359       373       339       355       339       317       389       351       754       637       688       670       725       568
dram[1]:        547       523       368       365       335       357       341       332       346       505       698       548       671       594       569       579
dram[2]:        582       531       372       370       356       348       319       324       429       521       681       626       622       641       540       521
dram[3]:        500       530       534       374       350       362       324       332       398       472       532       645       592       636       472       664
dram[4]:        535       591       642       346       364       373       283       327       456       472       640       527       600       518       581       594
dram[5]:        466       633       409       345       350       348       345       332       371       561       738       674       756       671       784       680

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=291948 n_nop=289574 n_act=41 n_pre=25 n_req=1154 n_rd=1768 n_write=540 bw_util=0.01581
n_activity=15147 dram_eff=0.3047
bk0: 198a 290880i bk1: 190a 290751i bk2: 128a 290955i bk3: 128a 290980i bk4: 116a 290793i bk5: 116a 290651i bk6: 80a 291229i bk7: 76a 291152i bk8: 4a 291920i bk9: 8a 291913i bk10: 88a 291695i bk11: 92a 291603i bk12: 140a 291529i bk13: 144a 291529i bk14: 132a 291408i bk15: 128a 291354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0165988
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=291948 n_nop=289586 n_act=40 n_pre=24 n_req=1149 n_rd=1758 n_write=540 bw_util=0.01574
n_activity=15003 dram_eff=0.3063
bk0: 194a 290807i bk1: 192a 290741i bk2: 128a 290900i bk3: 128a 290979i bk4: 116a 290683i bk5: 116a 290645i bk6: 80a 291218i bk7: 72a 291212i bk8: 4a 291920i bk9: 8a 291912i bk10: 88a 291688i bk11: 92a 291641i bk12: 140a 291493i bk13: 144a 291483i bk14: 132a 291371i bk15: 124a 291385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.020031
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=291948 n_nop=289572 n_act=39 n_pre=23 n_req=1157 n_rd=1766 n_write=548 bw_util=0.01585
n_activity=14764 dram_eff=0.3135
bk0: 192a 290841i bk1: 190a 290737i bk2: 128a 290964i bk3: 128a 290892i bk4: 116a 290696i bk5: 120a 290714i bk6: 80a 291164i bk7: 72a 291244i bk8: 8a 291909i bk9: 8a 291918i bk10: 88a 291699i bk11: 92a 291679i bk12: 140a 291539i bk13: 144a 291501i bk14: 132a 291387i bk15: 128a 291266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0204797
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=291948 n_nop=289570 n_act=39 n_pre=23 n_req=1158 n_rd=1768 n_write=548 bw_util=0.01587
n_activity=14860 dram_eff=0.3117
bk0: 194a 290971i bk1: 188a 290766i bk2: 132a 290851i bk3: 128a 290852i bk4: 116a 290628i bk5: 116a 290745i bk6: 80a 291187i bk7: 72a 291262i bk8: 8a 291909i bk9: 8a 291905i bk10: 88a 291684i bk11: 92a 291637i bk12: 142a 291548i bk13: 144a 291485i bk14: 132a 291437i bk15: 128a 291291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0163968
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=291948 n_nop=289566 n_act=41 n_pre=25 n_req=1158 n_rd=1772 n_write=544 bw_util=0.01587
n_activity=14849 dram_eff=0.3119
bk0: 192a 290914i bk1: 190a 290711i bk2: 130a 290904i bk3: 128a 290972i bk4: 116a 290820i bk5: 116a 290691i bk6: 80a 291231i bk7: 72a 291246i bk8: 8a 291913i bk9: 8a 291911i bk10: 92a 291666i bk11: 92a 291587i bk12: 144a 291454i bk13: 144a 291450i bk14: 132a 291347i bk15: 128a 291275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0168866
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=291948 n_nop=289572 n_act=41 n_pre=25 n_req=1155 n_rd=1770 n_write=540 bw_util=0.01582
n_activity=15050 dram_eff=0.307
bk0: 188a 290778i bk1: 196a 290794i bk2: 128a 290909i bk3: 128a 290832i bk4: 116a 290821i bk5: 116a 290783i bk6: 78a 291201i bk7: 72a 291279i bk8: 8a 291911i bk9: 8a 291914i bk10: 92a 291664i bk11: 92a 291662i bk12: 144a 291542i bk13: 144a 291497i bk14: 132a 291416i bk15: 128a 291380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0177908

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26644, Miss = 443, Miss_rate = 0.017, Pending_hits = 410, Reservation_fails = 2592
L2_cache_bank[1]: Access = 27866, Miss = 441, Miss_rate = 0.016, Pending_hits = 410, Reservation_fails = 2258
L2_cache_bank[2]: Access = 26743, Miss = 441, Miss_rate = 0.016, Pending_hits = 401, Reservation_fails = 2546
L2_cache_bank[3]: Access = 27130, Miss = 438, Miss_rate = 0.016, Pending_hits = 394, Reservation_fails = 1976
L2_cache_bank[4]: Access = 25619, Miss = 442, Miss_rate = 0.017, Pending_hits = 377, Reservation_fails = 1588
L2_cache_bank[5]: Access = 25882, Miss = 441, Miss_rate = 0.017, Pending_hits = 401, Reservation_fails = 1668
L2_cache_bank[6]: Access = 26667, Miss = 446, Miss_rate = 0.017, Pending_hits = 376, Reservation_fails = 1654
L2_cache_bank[7]: Access = 27558, Miss = 438, Miss_rate = 0.016, Pending_hits = 383, Reservation_fails = 1708
L2_cache_bank[8]: Access = 31174, Miss = 447, Miss_rate = 0.014, Pending_hits = 412, Reservation_fails = 1740
L2_cache_bank[9]: Access = 26589, Miss = 439, Miss_rate = 0.017, Pending_hits = 404, Reservation_fails = 1750
L2_cache_bank[10]: Access = 30683, Miss = 443, Miss_rate = 0.014, Pending_hits = 406, Reservation_fails = 2272
L2_cache_bank[11]: Access = 25157, Miss = 442, Miss_rate = 0.018, Pending_hits = 399, Reservation_fails = 3018
L2_total_cache_accesses = 327712
L2_total_cache_misses = 5301
L2_total_cache_miss_rate = 0.0162
L2_total_cache_pending_hits = 4773
L2_total_cache_reservation_fails = 24770
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4732
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3650
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23676
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1094
L2_cache_data_port_util = 0.240
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=462346
icnt_total_pkts_simt_to_mem=870440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.8857
	minimum = 6
	maximum = 103
Network latency average = 18.0914
	minimum = 6
	maximum = 103
Slowest packet = 653948
Flit latency average = 14.9736
	minimum = 6
	maximum = 103
Slowest flit = 1328754
Fragmentation average = 0.0130597
	minimum = 0
	maximum = 15
Injected packet rate average = 0.0684547
	minimum = 0.0474138 (at node 12)
	maximum = 0.0948276 (at node 21)
Accepted packet rate average = 0.0684547
	minimum = 0.0474138 (at node 12)
	maximum = 0.0948276 (at node 21)
Injected flit rate average = 0.16705
	minimum = 0.0844828 (at node 11)
	maximum = 0.325862 (at node 21)
Accepted flit rate average= 0.16705
	minimum = 0.119828 (at node 19)
	maximum = 0.205172 (at node 0)
Injected packet length average = 2.4403
Accepted packet length average = 2.4403
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.693 (7 samples)
	minimum = 6 (7 samples)
	maximum = 179 (7 samples)
Network latency average = 14.6102 (7 samples)
	minimum = 6 (7 samples)
	maximum = 144.286 (7 samples)
Flit latency average = 13.1474 (7 samples)
	minimum = 6 (7 samples)
	maximum = 142 (7 samples)
Fragmentation average = 0.0102945 (7 samples)
	minimum = 0 (7 samples)
	maximum = 67.4286 (7 samples)
Injected packet rate average = 0.0565148 (7 samples)
	minimum = 0.0389987 (7 samples)
	maximum = 0.0862521 (7 samples)
Accepted packet rate average = 0.0565148 (7 samples)
	minimum = 0.0389987 (7 samples)
	maximum = 0.0862521 (7 samples)
Injected flit rate average = 0.13622 (7 samples)
	minimum = 0.0827921 (7 samples)
	maximum = 0.263744 (7 samples)
Accepted flit rate average = 0.13622 (7 samples)
	minimum = 0.0767148 (7 samples)
	maximum = 0.211567 (7 samples)
Injected packet size average = 2.41034 (7 samples)
Accepted packet size average = 2.41034 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 56 sec (116 sec)
gpgpu_simulation_rate = 168925 (inst/sec)
gpgpu_simulation_rate = 1906 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_in memcpy success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,221178)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,221178)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(0,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1975,221178), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2283,221178), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 11.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 8 
gpu_sim_cycle = 2284
gpu_sim_insn = 94721
gpu_ipc =      41.4715
gpu_tot_sim_cycle = 223462
gpu_tot_sim_insn = 19690085
gpu_tot_ipc =      88.1138
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 21344
gpu_stall_icnt2sh    = 71780
gpu_total_sim_rate=169742

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 387421
	L1I_total_cache_misses = 2265
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33720, Miss = 16786, Miss_rate = 0.498, Pending_hits = 2701, Reservation_fails = 42240
	L1D_cache_core[1]: Access = 36254, Miss = 17937, Miss_rate = 0.495, Pending_hits = 2714, Reservation_fails = 39825
	L1D_cache_core[2]: Access = 36514, Miss = 18265, Miss_rate = 0.500, Pending_hits = 2713, Reservation_fails = 33423
	L1D_cache_core[3]: Access = 35875, Miss = 18530, Miss_rate = 0.517, Pending_hits = 2851, Reservation_fails = 45331
	L1D_cache_core[4]: Access = 44910, Miss = 22975, Miss_rate = 0.512, Pending_hits = 3437, Reservation_fails = 66468
	L1D_cache_core[5]: Access = 45456, Miss = 23162, Miss_rate = 0.510, Pending_hits = 3604, Reservation_fails = 63728
	L1D_cache_core[6]: Access = 45258, Miss = 23238, Miss_rate = 0.513, Pending_hits = 3639, Reservation_fails = 60329
	L1D_cache_core[7]: Access = 45039, Miss = 22953, Miss_rate = 0.510, Pending_hits = 3713, Reservation_fails = 64382
	L1D_cache_core[8]: Access = 44739, Miss = 23281, Miss_rate = 0.520, Pending_hits = 3643, Reservation_fails = 71011
	L1D_cache_core[9]: Access = 44508, Miss = 22571, Miss_rate = 0.507, Pending_hits = 3630, Reservation_fails = 70459
	L1D_cache_core[10]: Access = 44522, Miss = 22731, Miss_rate = 0.511, Pending_hits = 3622, Reservation_fails = 59022
	L1D_cache_core[11]: Access = 46410, Miss = 23527, Miss_rate = 0.507, Pending_hits = 3837, Reservation_fails = 58246
	L1D_cache_core[12]: Access = 46530, Miss = 23255, Miss_rate = 0.500, Pending_hits = 3696, Reservation_fails = 62562
	L1D_cache_core[13]: Access = 45684, Miss = 23054, Miss_rate = 0.505, Pending_hits = 3569, Reservation_fails = 63925
	L1D_cache_core[14]: Access = 44936, Miss = 22107, Miss_rate = 0.492, Pending_hits = 3755, Reservation_fails = 61287
	L1D_total_cache_accesses = 640355
	L1D_total_cache_misses = 324372
	L1D_total_cache_miss_rate = 0.5066
	L1D_total_cache_pending_hits = 51124
	L1D_total_cache_reservation_fails = 862238
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 7435
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0603
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 255317
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6987
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290782
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 606921
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 385156
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2265
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5598, 5598, 5326, 5326, 5326, 5326, 779, 779, 472, 472, 352, 352, 352, 352, 317, 317, 
gpgpu_n_tot_thrd_icount = 22357952
gpgpu_n_tot_w_icount = 698686
gpgpu_n_stall_shd_mem = 1296427
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33589
gpgpu_n_mem_write_global = 294096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3881280
gpgpu_n_store_insn = 1956480
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 221792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1296427
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1728405	W0_Idle:133802	W0_Scoreboard:3266229	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:72702	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:587202
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 268712 {8:33589,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19726464 {40:161808,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4568104 {136:33589,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2352768 {8:294096,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 89 
maxdqlatency = 0 
maxmflatency = 784 
averagemflatency = 202 
max_icnt2mem_latency = 459 
max_icnt2sh_latency = 223461 
mrq_lat_table:4524 	1238 	316 	482 	428 	130 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	303712 	23547 	441 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17822 	38557 	103828 	160132 	7378 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12646 	17373 	3401 	182 	2 	0 	0 	0 	102 	333 	6426 	22948 	29376 	105365 	129546 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	399 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         0         0        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:      1397      1276     42078     43613    118985    122000      2660      2635      1344      1353      1360      1359      1425      1487      2640      9194 
dram[1]:      2728      1293     42425     44871    119244    122328      2666      2631      1341      1385      1356      1376      1416      1479      3854      2503 
dram[2]:      1178      1341     42725     45201    120721    122681      2613      2643      1344      1469      1357      1472      1416      1531      4840      2466 
dram[3]:      1622      1257     43032     45543    121093    123094      2612      2641      1334      1385      1351      1382      1638      1410      5907      2462 
dram[4]:      1300      1256     43209     46218    121522    123406      3856      2654      1332      1401      1347      1393      1471      1404      6966      2457 
dram[5]:      1292      2267     43441     46515    121861    123688      2637      2657      1357      1397      1365      1494      1656      1346      8060      2509 
average row accesses per activate:
dram[0]: 24.600000 30.250000 48.000000 48.000000 39.333332 38.666668 35.000000 33.000000  2.000000  4.000000 22.000000 23.000000 23.333334 24.000000 24.666666 35.000000 
dram[1]: 24.200001 30.500000 48.000000 48.000000 39.333332 38.666668 35.000000 32.000000  2.000000  4.000000 22.000000 23.000000 23.333334 24.000000 24.666666 34.000000 
dram[2]: 30.000000 30.250000 48.000000 48.000000 38.666668 40.000000 35.000000 32.000000  4.000000  4.000000 22.000000 23.000000 23.333334 24.000000 24.666666 36.000000 
dram[3]: 30.250000 40.000000 32.666668 48.000000 38.666668 39.333332 35.000000 32.000000  4.000000  4.000000 22.000000 23.000000 23.666666 24.000000 24.666666 36.000000 
dram[4]: 30.000000 24.200001 32.333332 48.000000 38.666668 40.000000 35.000000 31.000000  4.000000  4.000000 23.000000 23.000000 24.000000 24.000000 24.666666 36.000000 
dram[5]: 40.000000 17.714285 48.000000 48.000000 38.666668 40.000000 33.500000 31.000000  4.000000  4.000000 23.000000 23.000000 24.000000 24.000000 24.000000 36.000000 
average row locality = 7131/240 = 29.712500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        99        95        64        64        72        70        40        38         2         4        44        46        70        72        66        64 
dram[1]:        97        96        64        64        71        70        40        36         2         4        44        46        70        72        66        62 
dram[2]:        96        95        64        64        70        72        40        36         4         4        44        46        70        72        66        64 
dram[3]:        97        94        66        64        70        70        40        36         4         4        44        46        71        72        66        64 
dram[4]:        96        95        65        64        70        71        40        36         4         4        46        46        72        72        66        64 
dram[5]:        94        98        64        64        70        72        39        36         4         4        46        46        72        72        66        64 
total reads: 5451
bank skew: 99/2 = 49.50
chip skew: 911/904 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        46        46        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        47        46        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        46        48        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        46        48        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        46        49        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        46        48        28        26         0         0         0         0         0         0         6         8 
total reads: 1680
min_bank_accesses = 0!
chip skew: 282/278 = 1.01
average mf latency per bank:
dram[0]:       1335      1531      1268      1267       598       612       149       150     17566     21110    102106    103173      3168      2463      1340      1193
dram[1]:       1331      1432      1306      1271       610       630       149       147     24536     18198    102661    101412      3612      2477      1357      1189
dram[2]:       1469      1296      1254      1281       605       582       153       146     17157     24464    103455    100097      2174      2786      1349       918
dram[3]:       1494      1354      1357      1267       605       538       152       145     23398     18176    108924    109067      2455      3196      1495      1019
dram[4]:       1376      1527      1299      1262       605       539       149       153     18545     21606    121823    102489      3281      2330      1274       951
dram[5]:       1393      1511      1274      1271       605       535       154       152     20202     22816    116411     92856      3366      2711      1177      1250
maximum mf latency per bank:
dram[0]:        547       566       359       373       339       396       339       317       389       351       754       637       688       670       725       568
dram[1]:        547       523       368       365       404       393       341       332       346       505       698       548       671       594       569       579
dram[2]:        582       531       372       370       360       407       319       324       429       521       681       626       622       641       540       521
dram[3]:        500       530       534       374       350       372       324       332       398       472       532       645       592       636       472       664
dram[4]:        535       591       642       346       364       373       283       327       456       472       640       527       600       518       581       594
dram[5]:        466       633       409       345       388       348       345       332       371       561       738       674       756       671       784       680

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=294962 n_nop=292520 n_act=41 n_pre=25 n_req=1188 n_rd=1820 n_write=556 bw_util=0.01611
n_activity=15564 dram_eff=0.3053
bk0: 198a 293894i bk1: 190a 293765i bk2: 128a 293969i bk3: 128a 293994i bk4: 144a 293689i bk5: 140a 293555i bk6: 80a 294243i bk7: 76a 294166i bk8: 4a 294934i bk9: 8a 294927i bk10: 88a 294709i bk11: 92a 294617i bk12: 140a 294543i bk13: 144a 294543i bk14: 132a 294422i bk15: 128a 294368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0165208
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=294962 n_nop=292532 n_act=40 n_pre=24 n_req=1183 n_rd=1808 n_write=558 bw_util=0.01604
n_activity=15421 dram_eff=0.3069
bk0: 194a 293821i bk1: 192a 293755i bk2: 128a 293914i bk3: 128a 293993i bk4: 142a 293546i bk5: 140a 293535i bk6: 80a 294232i bk7: 72a 294226i bk8: 4a 294934i bk9: 8a 294926i bk10: 88a 294702i bk11: 92a 294655i bk12: 140a 294507i bk13: 144a 294497i bk14: 132a 294385i bk15: 124a 294399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0201958
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x800c2480, atomic=0 1 entries : 0x7f562f555f10 :  mf: uid=1899129, sid11:w15, part=2, addr=0x800c2480, load , size=128, unknown  status = IN_PARTITION_DRAM (223459), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=294962 n_nop=292522 n_act=39 n_pre=23 n_req=1189 n_rd=1814 n_write=564 bw_util=0.01612
n_activity=15145 dram_eff=0.314
bk0: 192a 293855i bk1: 190a 293751i bk2: 128a 293978i bk3: 128a 293906i bk4: 140a 293589i bk5: 144a 293618i bk6: 80a 294178i bk7: 72a 294258i bk8: 8a 294923i bk9: 8a 294932i bk10: 88a 294713i bk11: 92a 294693i bk12: 140a 294553i bk13: 144a 294515i bk14: 132a 294401i bk15: 128a 294280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0204264
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=294962 n_nop=292520 n_act=39 n_pre=23 n_req=1190 n_rd=1816 n_write=564 bw_util=0.01614
n_activity=15264 dram_eff=0.3118
bk0: 194a 293985i bk1: 188a 293780i bk2: 132a 293865i bk3: 128a 293866i bk4: 140a 293532i bk5: 140a 293651i bk6: 80a 294201i bk7: 72a 294276i bk8: 8a 294923i bk9: 8a 294919i bk10: 88a 294698i bk11: 92a 294651i bk12: 142a 294562i bk13: 144a 294499i bk14: 132a 294451i bk15: 128a 294305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0163207
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=294962 n_nop=292512 n_act=41 n_pre=25 n_req=1192 n_rd=1822 n_write=562 bw_util=0.01616
n_activity=15282 dram_eff=0.312
bk0: 192a 293928i bk1: 190a 293725i bk2: 130a 293918i bk3: 128a 293986i bk4: 140a 293714i bk5: 142a 293579i bk6: 80a 294245i bk7: 72a 294260i bk8: 8a 294927i bk9: 8a 294925i bk10: 92a 294680i bk11: 92a 294601i bk12: 144a 294468i bk13: 144a 294464i bk14: 132a 294361i bk15: 128a 294289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0168564
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0x800be580, atomic=0 1 entries : 0x7f562e0c1ee0 :  mf: uid=1899128, sid11:w15, part=5, addr=0x800be580, load , size=128, unknown  status = IN_PARTITION_DRAM (223453), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=294962 n_nop=292518 n_act=41 n_pre=25 n_req=1189 n_rd=1822 n_write=556 bw_util=0.01612
n_activity=15467 dram_eff=0.3075
bk0: 188a 293792i bk1: 196a 293808i bk2: 128a 293923i bk3: 128a 293846i bk4: 140a 293727i bk5: 144a 293668i bk6: 78a 294215i bk7: 72a 294293i bk8: 8a 294925i bk9: 8a 294928i bk10: 92a 294678i bk11: 92a 294676i bk12: 144a 294556i bk13: 144a 294511i bk14: 132a 294430i bk15: 128a 294394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0178091

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26658, Miss = 457, Miss_rate = 0.017, Pending_hits = 410, Reservation_fails = 2592
L2_cache_bank[1]: Access = 27878, Miss = 453, Miss_rate = 0.016, Pending_hits = 410, Reservation_fails = 2258
L2_cache_bank[2]: Access = 26756, Miss = 454, Miss_rate = 0.017, Pending_hits = 401, Reservation_fails = 2546
L2_cache_bank[3]: Access = 27142, Miss = 450, Miss_rate = 0.017, Pending_hits = 394, Reservation_fails = 1976
L2_cache_bank[4]: Access = 25631, Miss = 454, Miss_rate = 0.018, Pending_hits = 377, Reservation_fails = 1588
L2_cache_bank[5]: Access = 25894, Miss = 453, Miss_rate = 0.017, Pending_hits = 401, Reservation_fails = 1668
L2_cache_bank[6]: Access = 26679, Miss = 458, Miss_rate = 0.017, Pending_hits = 376, Reservation_fails = 1654
L2_cache_bank[7]: Access = 27570, Miss = 450, Miss_rate = 0.016, Pending_hits = 383, Reservation_fails = 1708
L2_cache_bank[8]: Access = 31186, Miss = 459, Miss_rate = 0.015, Pending_hits = 412, Reservation_fails = 1740
L2_cache_bank[9]: Access = 26602, Miss = 452, Miss_rate = 0.017, Pending_hits = 404, Reservation_fails = 1750
L2_cache_bank[10]: Access = 30695, Miss = 455, Miss_rate = 0.015, Pending_hits = 406, Reservation_fails = 2272
L2_cache_bank[11]: Access = 25171, Miss = 456, Miss_rate = 0.018, Pending_hits = 399, Reservation_fails = 3018
L2_total_cache_accesses = 327862
L2_total_cache_misses = 5451
L2_total_cache_miss_rate = 0.0166
L2_total_cache_pending_hits = 4773
L2_total_cache_reservation_fails = 24770
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4732
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3750
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23676
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1094
L2_cache_data_port_util = 0.238
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=462896
icnt_total_pkts_simt_to_mem=870790
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.7233
	minimum = 6
	maximum = 130
Network latency average = 17.7267
	minimum = 6
	maximum = 111
Slowest packet = 655520
Flit latency average = 18.9111
	minimum = 6
	maximum = 107
Slowest flit = 1332978
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00486476
	minimum = 0 (at node 0)
	maximum = 0.0420315 (at node 11)
Accepted packet rate average = 0.00486476
	minimum = 0 (at node 0)
	maximum = 0.0420315 (at node 11)
Injected flit rate average = 0.0145943
	minimum = 0 (at node 0)
	maximum = 0.0980736 (at node 11)
Accepted flit rate average= 0.0145943
	minimum = 0 (at node 0)
	maximum = 0.154116 (at node 11)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.8218 (8 samples)
	minimum = 6 (8 samples)
	maximum = 172.875 (8 samples)
Network latency average = 14.9998 (8 samples)
	minimum = 6 (8 samples)
	maximum = 140.125 (8 samples)
Flit latency average = 13.8679 (8 samples)
	minimum = 6 (8 samples)
	maximum = 137.625 (8 samples)
Fragmentation average = 0.00900771 (8 samples)
	minimum = 0 (8 samples)
	maximum = 59 (8 samples)
Injected packet rate average = 0.0500585 (8 samples)
	minimum = 0.0341239 (8 samples)
	maximum = 0.0807246 (8 samples)
Accepted packet rate average = 0.0500585 (8 samples)
	minimum = 0.0341239 (8 samples)
	maximum = 0.0807246 (8 samples)
Injected flit rate average = 0.121017 (8 samples)
	minimum = 0.0724431 (8 samples)
	maximum = 0.243035 (8 samples)
Accepted flit rate average = 0.121017 (8 samples)
	minimum = 0.0671254 (8 samples)
	maximum = 0.204385 (8 samples)
Injected packet size average = 2.41751 (8 samples)
Accepted packet size average = 2.41751 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 56 sec (116 sec)
gpgpu_simulation_rate = 169742 (inst/sec)
gpgpu_simulation_rate = 1926 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,223462)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,223462)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,223462)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,223462)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,223462)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,223462)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,223462)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,223462)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,223462)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,223462)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,223462)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,223462)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,223462)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,223462)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,223462)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,223462)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,223462)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,223462)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,223462)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,223462)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,223462)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,223462)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,223462)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,223462)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,223462)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,223462)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,223462)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,223462)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,223462)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,223462)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,223462)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,223462)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,223462)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,223462)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,223462)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,223462)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,223462)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,223462)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,223462)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,223462)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,223462)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,223462)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,223462)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,223462)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,223462)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,223462)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,223462)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,223462)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,223462)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,223462)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,223462)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,223462)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,223462)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,223462)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,223462)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,223462)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,223462)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,223462)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,223462)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,223462)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,223462)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,223462)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,223462)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(0,53,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (109,223462), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (109,223462), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (113,223462), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (113,223462), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (113,223462), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (113,223462), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (113,223462), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (113,223462), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (113,223462), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (113,223462), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (113,223462), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (113,223462), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (113,223462), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (113,223462), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (115,223462), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (116,223462), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (116,223462), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (116,223462), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (116,223462), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (116,223462), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (117,223462), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (117,223462), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (117,223462), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (117,223462), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (117,223462), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (117,223462), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (117,223462), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (118,223462), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (118,223462), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (118,223462), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (118,223462), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (118,223462), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (118,223462), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (120,223462), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (120,223462), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (120,223462), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (122,223462), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (122,223462), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (122,223462), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (122,223462), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (122,223462), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (123,223462), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (123,223462), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (124,223462), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (124,223462), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (125,223462), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (125,223462), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (125,223462), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (126,223462), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (126,223462), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (129,223462), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (129,223462), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (130,223462), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (130,223462), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (132,223462), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (132,223462), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (136,223462), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (136,223462), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (137,223462), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (139,223462), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (141,223462), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (141,223462), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 223962  inst.: 19774933 (ipc=169.7) sim_rate=169016 (inst/sec) elapsed = 0:0:01:57 / Sat Jul 28 11:33:44 2018
GPGPU-Sim uArch: cycles simulated: 235462  inst.: 19777661 (ipc= 7.3) sim_rate=167607 (inst/sec) elapsed = 0:0:01:58 / Sat Jul 28 11:33:45 2018
GPGPU-Sim uArch: cycles simulated: 250462  inst.: 19781173 (ipc= 3.4) sim_rate=166228 (inst/sec) elapsed = 0:0:01:59 / Sat Jul 28 11:33:46 2018
GPGPU-Sim uArch: cycles simulated: 265462  inst.: 19784645 (ipc= 2.3) sim_rate=164872 (inst/sec) elapsed = 0:0:02:00 / Sat Jul 28 11:33:47 2018
GPGPU-Sim uArch: cycles simulated: 280462  inst.: 19788173 (ipc= 1.7) sim_rate=163538 (inst/sec) elapsed = 0:0:02:01 / Sat Jul 28 11:33:48 2018
GPGPU-Sim uArch: cycles simulated: 295462  inst.: 19791701 (ipc= 1.4) sim_rate=162227 (inst/sec) elapsed = 0:0:02:02 / Sat Jul 28 11:33:49 2018
GPGPU-Sim uArch: cycles simulated: 310962  inst.: 19795301 (ipc= 1.2) sim_rate=160937 (inst/sec) elapsed = 0:0:02:03 / Sat Jul 28 11:33:50 2018
GPGPU-Sim uArch: cycles simulated: 325962  inst.: 19798829 (ipc= 1.1) sim_rate=159667 (inst/sec) elapsed = 0:0:02:04 / Sat Jul 28 11:33:51 2018
GPGPU-Sim uArch: cycles simulated: 340962  inst.: 19802357 (ipc= 1.0) sim_rate=158418 (inst/sec) elapsed = 0:0:02:05 / Sat Jul 28 11:33:52 2018
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 355962  inst.: 19805885 (ipc= 0.9) sim_rate=157189 (inst/sec) elapsed = 0:0:02:06 / Sat Jul 28 11:33:53 2018
GPGPU-Sim uArch: cycles simulated: 370962  inst.: 19809341 (ipc= 0.8) sim_rate=155979 (inst/sec) elapsed = 0:0:02:07 / Sat Jul 28 11:33:54 2018
GPGPU-Sim uArch: cycles simulated: 385962  inst.: 19812869 (ipc= 0.8) sim_rate=154788 (inst/sec) elapsed = 0:0:02:08 / Sat Jul 28 11:33:55 2018
GPGPU-Sim uArch: cycles simulated: 400962  inst.: 19816389 (ipc= 0.7) sim_rate=153615 (inst/sec) elapsed = 0:0:02:09 / Sat Jul 28 11:33:56 2018
GPGPU-Sim uArch: cycles simulated: 415962  inst.: 19819925 (ipc= 0.7) sim_rate=152460 (inst/sec) elapsed = 0:0:02:10 / Sat Jul 28 11:33:57 2018
GPGPU-Sim uArch: cycles simulated: 430962  inst.: 19823397 (ipc= 0.6) sim_rate=151323 (inst/sec) elapsed = 0:0:02:11 / Sat Jul 28 11:33:58 2018
GPGPU-Sim uArch: cycles simulated: 445962  inst.: 19826909 (ipc= 0.6) sim_rate=150203 (inst/sec) elapsed = 0:0:02:12 / Sat Jul 28 11:33:59 2018
GPGPU-Sim uArch: cycles simulated: 460962  inst.: 19830437 (ipc= 0.6) sim_rate=149101 (inst/sec) elapsed = 0:0:02:13 / Sat Jul 28 11:34:00 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (246442,223462), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 13.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 246443
gpu_sim_insn = 142456
gpu_ipc =       0.5780
gpu_tot_sim_cycle = 469905
gpu_tot_sim_insn = 19832541
gpu_tot_ipc =      42.2054
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 21344
gpu_stall_icnt2sh    = 71780
gpu_total_sim_rate=149116

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 392944
	L1I_total_cache_misses = 2265
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33720, Miss = 16786, Miss_rate = 0.498, Pending_hits = 2701, Reservation_fails = 42240
	L1D_cache_core[1]: Access = 36254, Miss = 17937, Miss_rate = 0.495, Pending_hits = 2714, Reservation_fails = 39825
	L1D_cache_core[2]: Access = 36514, Miss = 18265, Miss_rate = 0.500, Pending_hits = 2713, Reservation_fails = 33423
	L1D_cache_core[3]: Access = 35875, Miss = 18530, Miss_rate = 0.517, Pending_hits = 2851, Reservation_fails = 45331
	L1D_cache_core[4]: Access = 44910, Miss = 22975, Miss_rate = 0.512, Pending_hits = 3437, Reservation_fails = 66468
	L1D_cache_core[5]: Access = 45456, Miss = 23162, Miss_rate = 0.510, Pending_hits = 3604, Reservation_fails = 63728
	L1D_cache_core[6]: Access = 45258, Miss = 23238, Miss_rate = 0.513, Pending_hits = 3639, Reservation_fails = 60329
	L1D_cache_core[7]: Access = 45039, Miss = 22953, Miss_rate = 0.510, Pending_hits = 3713, Reservation_fails = 64382
	L1D_cache_core[8]: Access = 44739, Miss = 23281, Miss_rate = 0.520, Pending_hits = 3643, Reservation_fails = 71011
	L1D_cache_core[9]: Access = 44508, Miss = 22571, Miss_rate = 0.507, Pending_hits = 3630, Reservation_fails = 70459
	L1D_cache_core[10]: Access = 44522, Miss = 22731, Miss_rate = 0.511, Pending_hits = 3622, Reservation_fails = 59022
	L1D_cache_core[11]: Access = 46410, Miss = 23527, Miss_rate = 0.507, Pending_hits = 3837, Reservation_fails = 58246
	L1D_cache_core[12]: Access = 46530, Miss = 23255, Miss_rate = 0.500, Pending_hits = 3696, Reservation_fails = 62562
	L1D_cache_core[13]: Access = 48185, Miss = 24779, Miss_rate = 0.514, Pending_hits = 3569, Reservation_fails = 63925
	L1D_cache_core[14]: Access = 44936, Miss = 22107, Miss_rate = 0.492, Pending_hits = 3755, Reservation_fails = 61287
	L1D_total_cache_accesses = 642856
	L1D_total_cache_misses = 326097
	L1D_total_cache_miss_rate = 0.5073
	L1D_total_cache_pending_hits = 51124
	L1D_total_cache_reservation_fails = 862238
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 7691
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0582
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34516
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 255317
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7243
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 606921
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 390679
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2265
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5619, 5619, 5347, 5347, 5347, 5347, 800, 800, 493, 493, 352, 352, 352, 352, 317, 317, 
gpgpu_n_tot_thrd_icount = 22673856
gpgpu_n_tot_w_icount = 708558
gpgpu_n_stall_shd_mem = 1296527
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34515
gpgpu_n_mem_write_global = 294896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894088
gpgpu_n_store_insn = 1962880
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1296527
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1728478	W0_Idle:385463	W0_Scoreboard:3501047	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79928	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:589848
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 276120 {8:34515,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19758464 {40:162608,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4694040 {136:34515,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359168 {8:294896,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 89 
maxdqlatency = 0 
maxmflatency = 784 
averagemflatency = 202 
max_icnt2mem_latency = 459 
max_icnt2sh_latency = 469904 
mrq_lat_table:5452 	1251 	316 	482 	475 	130 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	304512 	24473 	441 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19548 	38557 	103828 	160132 	7378 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13545 	17400 	3401 	182 	2 	0 	0 	0 	102 	333 	6426 	22948 	29376 	105365 	129670 	676 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	891 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         2         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         5         4        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         4         5        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         4         5        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     64328     59960     59058     65266    118985    122000     59982     66130     65250     58127     66163     59050     64284     59961     65248     65214 
dram[1]:     59052     66152     65265     59076    119244    122328     64342     59985     59067     59029     65230     59975     64312     65257     59047     65236 
dram[2]:     65192     59069     64318     60012    120721    122681     64291     59978     59062     59020     59050     65216     59052     66140     66162     64301 
dram[3]:     64294     59961     65263     65264    121093    123094     59085     66121     39660     59920     65212     65224     64309     64311     65236     59047 
dram[4]:     59050     66139     59057     64319    121522    123406     59978     65181     59965     59062     59922     59050     65232     59962     65255     65214 
dram[5]:     59960     65204     65263     64315    121861    123688     64343     59985     54771     59044     65229     66160     59083     65186     59047     64288 
average row accesses per activate:
dram[0]: 11.166667 14.666667 17.500000 17.500000 18.571428 16.000000 13.166667 11.000000  2.333333  2.125000  8.833333  9.166667 11.428572 11.714286 11.714286 13.000000 
dram[1]: 13.200000 14.777778 17.666666 17.333334 16.125000 15.875000 11.714286 10.571428  1.625000  2.142857  8.833333  9.333333 11.285714 11.571428 11.857142 13.000000 
dram[2]: 14.555555 14.555555 17.666666 17.333334 15.875000 16.500000 11.714286 12.166667  2.428571  2.250000  8.666667  9.333333 11.428572 11.571428 12.000000 13.500000 
dram[3]: 14.666667 16.375000 15.285714 17.500000 15.750000 16.250000 11.428572 10.571428  2.250000  2.250000  6.111111  9.000000 11.571428 11.571428 11.714286 13.500000 
dram[4]: 11.818182 13.100000 15.285714 17.666666 15.875000 16.500000 13.333333 10.428572  2.142857  1.888889  6.444445  9.166667 11.571428 11.571428 12.000000 13.666667 
dram[5]: 14.555555 11.083333 17.500000 17.500000 15.875000 18.857143 11.285714 10.142858  2.125000  2.833333  8.142858  9.333333 11.428572 11.571428 11.571428 13.666667 
average row locality = 8119/697 = 11.648494
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       108       105        73        73        84        82        49        49        12        13        53        55        80        82        74        72 
dram[1]:       106       106        74        72        82        81        52        46        11        12        53        56        79        81        75        72 
dram[2]:       105       104        74        72        81        84        52        45        13        14        52        56        80        81        76        73 
dram[3]:       107       104        75        73        80        82        50        46        14        14        53        54        81        81        74        73 
dram[4]:       104       104        75        74        81        83        50        47        12        13        56        55        81        81        76        74 
dram[5]:       104       106        73        73        81        84        51        45        13        14        56        56        80        81        75        74 
total reads: 6377
bank skew: 108/11 = 9.82
chip skew: 1066/1058 = 1.01
number of total write accesses:
dram[0]:        26        27        32        32        46        46        30        28         2         4         0         0         0         0         8         6 
dram[1]:        26        27        32        32        47        46        30        28         2         3         0         0         0         0         8         6 
dram[2]:        26        27        32        32        46        48        30        28         4         4         0         0         0         0         8         8 
dram[3]:        25        27        32        32        46        48        30        28         4         4         2         0         0         0         8         8 
dram[4]:        26        27        32        32        46        49        30        26         3         4         2         0         0         0         8         8 
dram[5]:        27        27        32        32        46        48        28        26         4         3         1         0         0         0         6         8 
total reads: 1742
min_bank_accesses = 0!
chip skew: 294/287 = 1.02
average mf latency per bank:
dram[0]:       1243      1424      1183      1181       567       579       162       167      2699      5108     84813     86336      2805      2195      1235      1098
dram[1]:       1238      1334      1208      1194       581       599       166       163      3966      4995     85273     83351      3231      2232      1239      1071
dram[2]:       1364      1215      1161      1203      1458       553       170       161      4178      5588     87580     82270      1936      2506      1220       846
dram[3]:       1390      1261      1265      1182       578       513       168       162      5347      4187     87183     92949      2185      2871      1375       937
dram[4]:       1287      1428      1202      1168       575       514       164       170      5088      5226     96664     85762      2947      2101      1155       868
dram[5]:       1297      1425      1188      1185       576       511       171       167      4895      5525     93993     76323      3056      2440      1076      1130
maximum mf latency per bank:
dram[0]:        547       566       359       373       339       396       339       317       389       351       754       637       688       670       725       568
dram[1]:        547       523       368       365       404       393       341       332       346       505       698       548       671       594       569       579
dram[2]:        582       531       372       370       360       407       319       324       429       521       681       626       622       641       540       521
dram[3]:        500       530       534       374       350       372       324       332       398       472       532       645       592       636       472       664
dram[4]:        535       591       642       346       364       373       283       327       456       472       640       527       600       518       581       594
dram[5]:        466       633       409       345       388       348       345       332       371       561       738       674       756       671       784       680

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620266 n_nop=617350 n_act=115 n_pre=99 n_req=1351 n_rd=2128 n_write=574 bw_util=0.008712
n_activity=20503 dram_eff=0.2636
bk0: 216a 618982i bk1: 210a 618905i bk2: 146a 619130i bk3: 146a 619163i bk4: 168a 618848i bk5: 164a 618688i bk6: 98a 619408i bk7: 98a 619303i bk8: 24a 620058i bk9: 26a 619984i bk10: 106a 619872i bk11: 110a 619775i bk12: 160a 619704i bk13: 164a 619707i bk14: 148a 619596i bk15: 144a 619545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00823195
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620266 n_nop=617362 n_act=115 n_pre=99 n_req=1345 n_rd=2116 n_write=574 bw_util=0.008674
n_activity=20387 dram_eff=0.2639
bk0: 212a 618959i bk1: 212a 618885i bk2: 148a 619077i bk3: 144a 619169i bk4: 164a 618687i bk5: 162a 618674i bk6: 104a 619364i bk7: 92a 619368i bk8: 22a 620009i bk9: 24a 620028i bk10: 106a 619859i bk11: 112a 619817i bk12: 158a 619674i bk13: 162a 619666i bk14: 150a 619553i bk15: 144a 619565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00989737
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620266 n_nop=617346 n_act=113 n_pre=97 n_req=1355 n_rd=2124 n_write=586 bw_util=0.008738
n_activity=20147 dram_eff=0.269
bk0: 210a 618980i bk1: 208a 618896i bk2: 148a 619142i bk3: 144a 619082i bk4: 162a 618731i bk5: 168a 618756i bk6: 104a 619312i bk7: 90a 619427i bk8: 26a 620009i bk9: 28a 619979i bk10: 104a 619875i bk11: 112a 619853i bk12: 160a 619715i bk13: 162a 619682i bk14: 152a 619561i bk15: 146a 619447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0099683
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620266 n_nop=617336 n_act=118 n_pre=102 n_req=1355 n_rd=2122 n_write=588 bw_util=0.008738
n_activity=20226 dram_eff=0.268
bk0: 214a 619108i bk1: 208a 618924i bk2: 150a 619037i bk3: 146a 619037i bk4: 160a 618676i bk5: 164a 618780i bk6: 100a 619325i bk7: 92a 619413i bk8: 28a 620007i bk9: 28a 619969i bk10: 106a 619757i bk11: 108a 619816i bk12: 162a 619728i bk13: 162a 619672i bk14: 148a 619627i bk15: 146a 619472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00818036
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620266 n_nop=617322 n_act=121 n_pre=105 n_req=1359 n_rd=2132 n_write=586 bw_util=0.008764
n_activity=20432 dram_eff=0.2661
bk0: 208a 619018i bk1: 208a 618866i bk2: 150a 619083i bk3: 148a 619152i bk4: 162a 618854i bk5: 166a 618705i bk6: 100a 619411i bk7: 94a 619398i bk8: 24a 620037i bk9: 26a 619960i bk10: 112a 619734i bk11: 110a 619762i bk12: 162a 619627i bk13: 162a 619632i bk14: 152a 619525i bk15: 148a 619455i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00840123
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620266 n_nop=617342 n_act=116 n_pre=100 n_req=1354 n_rd=2132 n_write=576 bw_util=0.008732
n_activity=20414 dram_eff=0.2653
bk0: 208a 618909i bk1: 212a 618956i bk2: 146a 619087i bk3: 146a 619018i bk4: 162a 618860i bk5: 168a 618825i bk6: 102a 619349i bk7: 90a 619439i bk8: 26a 619985i bk9: 28a 620026i bk10: 112a 619797i bk11: 112a 619830i bk12: 160a 619722i bk13: 162a 619676i bk14: 150a 619598i bk15: 148a 619558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00872045

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26734, Miss = 533, Miss_rate = 0.020, Pending_hits = 410, Reservation_fails = 2592
L2_cache_bank[1]: Access = 27956, Miss = 531, Miss_rate = 0.019, Pending_hits = 410, Reservation_fails = 2258
L2_cache_bank[2]: Access = 26834, Miss = 532, Miss_rate = 0.020, Pending_hits = 401, Reservation_fails = 2546
L2_cache_bank[3]: Access = 27218, Miss = 526, Miss_rate = 0.019, Pending_hits = 394, Reservation_fails = 1976
L2_cache_bank[4]: Access = 26510, Miss = 533, Miss_rate = 0.020, Pending_hits = 377, Reservation_fails = 1588
L2_cache_bank[5]: Access = 25970, Miss = 529, Miss_rate = 0.020, Pending_hits = 401, Reservation_fails = 1668
L2_cache_bank[6]: Access = 26755, Miss = 534, Miss_rate = 0.020, Pending_hits = 376, Reservation_fails = 1654
L2_cache_bank[7]: Access = 27647, Miss = 527, Miss_rate = 0.019, Pending_hits = 383, Reservation_fails = 1708
L2_cache_bank[8]: Access = 31262, Miss = 535, Miss_rate = 0.017, Pending_hits = 412, Reservation_fails = 1740
L2_cache_bank[9]: Access = 26681, Miss = 531, Miss_rate = 0.020, Pending_hits = 404, Reservation_fails = 1750
L2_cache_bank[10]: Access = 30773, Miss = 533, Miss_rate = 0.017, Pending_hits = 406, Reservation_fails = 2272
L2_cache_bank[11]: Access = 25248, Miss = 533, Miss_rate = 0.021, Pending_hits = 399, Reservation_fails = 3018
L2_total_cache_accesses = 329588
L2_total_cache_misses = 6377
L2_total_cache_miss_rate = 0.0193
L2_total_cache_pending_hits = 4773
L2_total_cache_reservation_fails = 24770
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4732
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4676
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23676
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1094
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=468326
icnt_total_pkts_simt_to_mem=873316
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.40295
	minimum = 6
	maximum = 15
Network latency average = 7.39455
	minimum = 6
	maximum = 15
Slowest packet = 658903
Flit latency average = 6.13198
	minimum = 6
	maximum = 11
Slowest flit = 1341013
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000518789
	minimum = 0 (at node 0)
	maximum = 0.00700365 (at node 13)
Accepted packet rate average = 0.000518789
	minimum = 0 (at node 0)
	maximum = 0.00700365 (at node 13)
Injected flit rate average = 0.00119568
	minimum = 0 (at node 0)
	maximum = 0.0102498 (at node 13)
Accepted flit rate average= 0.00119568
	minimum = 0 (at node 0)
	maximum = 0.0220335 (at node 13)
Injected packet length average = 2.30475
Accepted packet length average = 2.30475
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.4419 (9 samples)
	minimum = 6 (9 samples)
	maximum = 155.333 (9 samples)
Network latency average = 14.1547 (9 samples)
	minimum = 6 (9 samples)
	maximum = 126.222 (9 samples)
Flit latency average = 13.0084 (9 samples)
	minimum = 6 (9 samples)
	maximum = 123.556 (9 samples)
Fragmentation average = 0.00800685 (9 samples)
	minimum = 0 (9 samples)
	maximum = 52.4444 (9 samples)
Injected packet rate average = 0.0445541 (9 samples)
	minimum = 0.0303323 (9 samples)
	maximum = 0.0725333 (9 samples)
Accepted packet rate average = 0.0445541 (9 samples)
	minimum = 0.0303323 (9 samples)
	maximum = 0.0725333 (9 samples)
Injected flit rate average = 0.107703 (9 samples)
	minimum = 0.0643939 (9 samples)
	maximum = 0.21717 (9 samples)
Accepted flit rate average = 0.107703 (9 samples)
	minimum = 0.0596671 (9 samples)
	maximum = 0.184124 (9 samples)
Injected packet size average = 2.41736 (9 samples)
Accepted packet size average = 2.41736 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 13 sec (133 sec)
gpgpu_simulation_rate = 149116 (inst/sec)
gpgpu_simulation_rate = 3533 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,469905)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,469905)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,469905)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,469905)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,469905)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,469905)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,469905)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,469905)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,469905)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,469905)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,469905)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,469905)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,469905)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,469905)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,469905)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,469905)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,469905)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,469905)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,469905)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,469905)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,469905)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,469905)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,469905)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,469905)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,469905)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,469905)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,469905)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,469905)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,469905)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,469905)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,469905)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,469905)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,469905)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,469905)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,469905)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,469905)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,469905)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,469905)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,469905)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,469905)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,469905)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,469905)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,469905)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,469905)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,469905)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,469905)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,469905)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,469905)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,469905)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,469905)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,469905)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,469905)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,469905)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,469905)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,469905)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,469905)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,469905)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,469905)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,469905)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,469905)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,469905)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,469905)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,469905)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(0,50,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (109,469905), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (109,469905), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (110,469905), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (110,469905), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (113,469905), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (113,469905), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (114,469905), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (114,469905), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (114,469905), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (114,469905), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (115,469905), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (115,469905), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (115,469905), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (115,469905), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (116,469905), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (116,469905), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (116,469905), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (116,469905), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (116,469905), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (116,469905), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (117,469905), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (117,469905), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (117,469905), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (117,469905), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (117,469905), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (117,469905), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (117,469905), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (117,469905), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (118,469905), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (118,469905), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (118,469905), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (118,469905), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (120,469905), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (120,469905), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (120,469905), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (122,469905), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (122,469905), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (122,469905), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (123,469905), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (123,469905), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (123,469905), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (124,469905), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (124,469905), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (124,469905), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (124,469905), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (124,469905), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (124,469905), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (125,469905), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (125,469905), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (126,469905), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (129,469905), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (130,469905), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (130,469905), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (130,469905), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (130,469905), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (131,469905), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (136,469905), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (138,469905), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (139,469905), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (139,469905), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (139,469905), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (143,469905), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (599,469905), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 1.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 600
gpu_sim_insn = 84776
gpu_ipc =     141.2933
gpu_tot_sim_cycle = 470505
gpu_tot_sim_insn = 19917317
gpu_tot_ipc =      42.3318
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 21344
gpu_stall_icnt2sh    = 71780
gpu_total_sim_rate=149754

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 394462
	L1I_total_cache_misses = 2265
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33720, Miss = 16786, Miss_rate = 0.498, Pending_hits = 2701, Reservation_fails = 42240
	L1D_cache_core[1]: Access = 36257, Miss = 17939, Miss_rate = 0.495, Pending_hits = 2714, Reservation_fails = 39825
	L1D_cache_core[2]: Access = 36514, Miss = 18265, Miss_rate = 0.500, Pending_hits = 2713, Reservation_fails = 33423
	L1D_cache_core[3]: Access = 35875, Miss = 18530, Miss_rate = 0.517, Pending_hits = 2851, Reservation_fails = 45331
	L1D_cache_core[4]: Access = 44910, Miss = 22975, Miss_rate = 0.512, Pending_hits = 3437, Reservation_fails = 66468
	L1D_cache_core[5]: Access = 45456, Miss = 23162, Miss_rate = 0.510, Pending_hits = 3604, Reservation_fails = 63728
	L1D_cache_core[6]: Access = 45258, Miss = 23238, Miss_rate = 0.513, Pending_hits = 3639, Reservation_fails = 60329
	L1D_cache_core[7]: Access = 45039, Miss = 22953, Miss_rate = 0.510, Pending_hits = 3713, Reservation_fails = 64382
	L1D_cache_core[8]: Access = 44739, Miss = 23281, Miss_rate = 0.520, Pending_hits = 3643, Reservation_fails = 71011
	L1D_cache_core[9]: Access = 44508, Miss = 22571, Miss_rate = 0.507, Pending_hits = 3630, Reservation_fails = 70459
	L1D_cache_core[10]: Access = 44522, Miss = 22731, Miss_rate = 0.511, Pending_hits = 3622, Reservation_fails = 59022
	L1D_cache_core[11]: Access = 46410, Miss = 23527, Miss_rate = 0.507, Pending_hits = 3837, Reservation_fails = 58246
	L1D_cache_core[12]: Access = 46530, Miss = 23255, Miss_rate = 0.500, Pending_hits = 3696, Reservation_fails = 62562
	L1D_cache_core[13]: Access = 48185, Miss = 24779, Miss_rate = 0.514, Pending_hits = 3569, Reservation_fails = 63925
	L1D_cache_core[14]: Access = 44936, Miss = 22107, Miss_rate = 0.492, Pending_hits = 3755, Reservation_fails = 61287
	L1D_total_cache_accesses = 642859
	L1D_total_cache_misses = 326099
	L1D_total_cache_miss_rate = 0.5073
	L1D_total_cache_pending_hits = 51124
	L1D_total_cache_reservation_fails = 862238
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 7945
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0564
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34518
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 255317
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7497
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 606921
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 392197
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2265
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5640, 5640, 5368, 5368, 5368, 5368, 821, 821, 493, 493, 352, 352, 352, 352, 317, 317, 
gpgpu_n_tot_thrd_icount = 22758976
gpgpu_n_tot_w_icount = 711218
gpgpu_n_stall_shd_mem = 1296527
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34517
gpgpu_n_mem_write_global = 294897
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894104
gpgpu_n_store_insn = 1962888
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 237968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1296527
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1728549	W0_Idle:386491	W0_Scoreboard:3502034	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79942	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:592494
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 276136 {8:34517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19758504 {40:162609,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4694312 {136:34517,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359176 {8:294897,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 89 
maxdqlatency = 0 
maxmflatency = 784 
averagemflatency = 202 
max_icnt2mem_latency = 459 
max_icnt2sh_latency = 470504 
mrq_lat_table:5453 	1251 	316 	482 	475 	130 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	304514 	24474 	441 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19551 	38557 	103828 	160132 	7378 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13547 	17400 	3401 	182 	2 	0 	0 	0 	102 	333 	6426 	22948 	29376 	105365 	129670 	677 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	893 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         2         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         5         4        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         4         5        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         4         5        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     64328     59960     59058     65266    118985    122000     59982     66130     65250     58127     66163     59050     64284     59961     65248     65214 
dram[1]:     59052     66152     65265     59076    119244    122328     64342     59985     59067     59029     65230     59975     64312     65257     59047     65236 
dram[2]:     65192     59069     64318     60012    120721    122681     64291     59978     59062     59020     59050     65216     59052     66140     66162     64301 
dram[3]:     64294     59961     65263     65264    121093    123094     59085     66121     39660     59920     65212     65224     64309     64311     65236     59047 
dram[4]:     59050     66139     59057     64319    121522    123406     59978     65181     59965     59062     59922     59050     65232     59962     65255     65214 
dram[5]:     59960     65204     65263     64315    121861    123688     64343     59985     54771     59044     65229     66160     59083     65186     59047     64288 
average row accesses per activate:
dram[0]: 11.166667 14.666667 17.500000 17.500000 18.571428 16.000000 13.166667 11.000000  2.333333  2.125000  8.833333  9.166667 11.428572 11.714286 11.714286 13.000000 
dram[1]: 13.200000 14.777778 17.666666 17.333334 16.125000 15.875000 11.714286 10.571428  1.625000  2.142857  8.833333  9.333333 11.285714 11.571428 11.857142 13.000000 
dram[2]: 14.555555 14.555555 17.666666 17.333334 15.875000 16.500000 11.714286 12.166667  2.428571  2.250000  8.666667  9.333333 11.428572 11.571428 12.000000 13.500000 
dram[3]: 14.666667 16.375000 15.285714 17.500000 15.750000 16.250000 11.428572 10.714286  2.250000  2.250000  6.111111  9.000000 11.571428 11.571428 11.714286 13.500000 
dram[4]: 11.818182 13.100000 15.285714 17.666666 15.875000 16.500000 13.333333 10.428572  2.142857  1.888889  6.444445  9.166667 11.571428 11.571428 12.000000 13.666667 
dram[5]: 14.555555 11.083333 17.500000 17.500000 15.875000 18.857143 11.285714 10.142858  2.125000  2.833333  8.142858  9.333333 11.428572 11.571428 11.571428 13.666667 
average row locality = 8120/697 = 11.649928
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       108       105        73        73        84        82        49        49        12        13        53        55        80        82        74        72 
dram[1]:       106       106        74        72        82        81        52        46        11        12        53        56        79        81        75        72 
dram[2]:       105       104        74        72        81        84        52        45        13        14        52        56        80        81        76        73 
dram[3]:       107       104        75        73        80        82        50        47        14        14        53        54        81        81        74        73 
dram[4]:       104       104        75        74        81        83        50        47        12        13        56        55        81        81        76        74 
dram[5]:       104       106        73        73        81        84        51        45        13        14        56        56        80        81        75        74 
total reads: 6378
bank skew: 108/11 = 9.82
chip skew: 1066/1058 = 1.01
number of total write accesses:
dram[0]:        26        27        32        32        46        46        30        28         2         4         0         0         0         0         8         6 
dram[1]:        26        27        32        32        47        46        30        28         2         3         0         0         0         0         8         6 
dram[2]:        26        27        32        32        46        48        30        28         4         4         0         0         0         0         8         8 
dram[3]:        25        27        32        32        46        48        30        28         4         4         2         0         0         0         8         8 
dram[4]:        26        27        32        32        46        49        30        26         3         4         2         0         0         0         8         8 
dram[5]:        27        27        32        32        46        48        28        26         4         3         1         0         0         0         6         8 
total reads: 1742
min_bank_accesses = 0!
chip skew: 294/287 = 1.02
average mf latency per bank:
dram[0]:       1243      1424      1183      1181       567       579       162       167      2699      5108     84813     86336      2805      2195      1235      1098
dram[1]:       1238      1334      1208      1194       581       599       166       163      3966      4995     85273     83351      3231      2232      1239      1071
dram[2]:       1364      1215      1161      1203      1460       553       170       161      4178      5588     87580     82270      1936      2506      1220       846
dram[3]:       1390      1261      1265      1182       578       513       168       163      5347      4187     87183     92949      2185      2871      1375       937
dram[4]:       1287      1428      1202      1168       575       514       164       170      5088      5226     96664     85762      2947      2101      1155       868
dram[5]:       1297      1425      1188      1185       576       511       171       167      4895      5525     93993     76323      3056      2440      1076      1130
maximum mf latency per bank:
dram[0]:        547       566       359       373       339       396       339       317       389       351       754       637       688       670       725       568
dram[1]:        547       523       368       365       404       393       341       332       346       505       698       548       671       594       569       579
dram[2]:        582       531       372       370       360       407       319       324       429       521       681       626       622       641       540       521
dram[3]:        500       530       534       374       350       372       324       332       398       472       532       645       592       636       472       664
dram[4]:        535       591       642       346       364       373       283       327       456       472       640       527       600       518       581       594
dram[5]:        466       633       409       345       388       348       345       332       371       561       738       674       756       671       784       680

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=621057 n_nop=618141 n_act=115 n_pre=99 n_req=1351 n_rd=2128 n_write=574 bw_util=0.008701
n_activity=20503 dram_eff=0.2636
bk0: 216a 619773i bk1: 210a 619696i bk2: 146a 619921i bk3: 146a 619954i bk4: 168a 619639i bk5: 164a 619479i bk6: 98a 620199i bk7: 98a 620094i bk8: 24a 620849i bk9: 26a 620775i bk10: 106a 620663i bk11: 110a 620566i bk12: 160a 620495i bk13: 164a 620498i bk14: 148a 620387i bk15: 144a 620336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00822147
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=621057 n_nop=618153 n_act=115 n_pre=99 n_req=1345 n_rd=2116 n_write=574 bw_util=0.008663
n_activity=20387 dram_eff=0.2639
bk0: 212a 619750i bk1: 212a 619676i bk2: 148a 619868i bk3: 144a 619960i bk4: 164a 619478i bk5: 162a 619465i bk6: 104a 620155i bk7: 92a 620159i bk8: 22a 620800i bk9: 24a 620819i bk10: 106a 620650i bk11: 112a 620608i bk12: 158a 620465i bk13: 162a 620457i bk14: 150a 620344i bk15: 144a 620356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00988476
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=621057 n_nop=618137 n_act=113 n_pre=97 n_req=1355 n_rd=2124 n_write=586 bw_util=0.008727
n_activity=20147 dram_eff=0.269
bk0: 210a 619771i bk1: 208a 619687i bk2: 148a 619933i bk3: 144a 619873i bk4: 162a 619522i bk5: 168a 619547i bk6: 104a 620103i bk7: 90a 620218i bk8: 26a 620800i bk9: 28a 620770i bk10: 104a 620666i bk11: 112a 620644i bk12: 160a 620506i bk13: 162a 620473i bk14: 152a 620352i bk15: 146a 620238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00995561
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=621057 n_nop=618125 n_act=118 n_pre=102 n_req=1356 n_rd=2124 n_write=588 bw_util=0.008733
n_activity=20241 dram_eff=0.268
bk0: 214a 619899i bk1: 208a 619715i bk2: 150a 619828i bk3: 146a 619828i bk4: 160a 619467i bk5: 164a 619571i bk6: 100a 620116i bk7: 94a 620200i bk8: 28a 620798i bk9: 28a 620760i bk10: 106a 620548i bk11: 108a 620607i bk12: 162a 620519i bk13: 162a 620463i bk14: 148a 620418i bk15: 146a 620263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00816994
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=621057 n_nop=618113 n_act=121 n_pre=105 n_req=1359 n_rd=2132 n_write=586 bw_util=0.008753
n_activity=20432 dram_eff=0.2661
bk0: 208a 619809i bk1: 208a 619657i bk2: 150a 619874i bk3: 148a 619943i bk4: 162a 619645i bk5: 166a 619496i bk6: 100a 620202i bk7: 94a 620189i bk8: 24a 620828i bk9: 26a 620751i bk10: 112a 620525i bk11: 110a 620553i bk12: 162a 620418i bk13: 162a 620423i bk14: 152a 620316i bk15: 148a 620246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00839053
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=621057 n_nop=618133 n_act=116 n_pre=100 n_req=1354 n_rd=2132 n_write=576 bw_util=0.008721
n_activity=20414 dram_eff=0.2653
bk0: 208a 619700i bk1: 212a 619747i bk2: 146a 619878i bk3: 146a 619809i bk4: 162a 619651i bk5: 168a 619616i bk6: 102a 620140i bk7: 90a 620230i bk8: 26a 620776i bk9: 28a 620817i bk10: 112a 620588i bk11: 112a 620621i bk12: 160a 620513i bk13: 162a 620467i bk14: 150a 620389i bk15: 148a 620349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00870935

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26734, Miss = 533, Miss_rate = 0.020, Pending_hits = 410, Reservation_fails = 2592
L2_cache_bank[1]: Access = 27956, Miss = 531, Miss_rate = 0.019, Pending_hits = 410, Reservation_fails = 2258
L2_cache_bank[2]: Access = 26834, Miss = 532, Miss_rate = 0.020, Pending_hits = 401, Reservation_fails = 2546
L2_cache_bank[3]: Access = 27218, Miss = 526, Miss_rate = 0.019, Pending_hits = 394, Reservation_fails = 1976
L2_cache_bank[4]: Access = 26512, Miss = 533, Miss_rate = 0.020, Pending_hits = 377, Reservation_fails = 1588
L2_cache_bank[5]: Access = 25970, Miss = 529, Miss_rate = 0.020, Pending_hits = 401, Reservation_fails = 1668
L2_cache_bank[6]: Access = 26755, Miss = 534, Miss_rate = 0.020, Pending_hits = 376, Reservation_fails = 1654
L2_cache_bank[7]: Access = 27648, Miss = 528, Miss_rate = 0.019, Pending_hits = 383, Reservation_fails = 1708
L2_cache_bank[8]: Access = 31262, Miss = 535, Miss_rate = 0.017, Pending_hits = 412, Reservation_fails = 1740
L2_cache_bank[9]: Access = 26681, Miss = 531, Miss_rate = 0.020, Pending_hits = 404, Reservation_fails = 1750
L2_cache_bank[10]: Access = 30773, Miss = 533, Miss_rate = 0.017, Pending_hits = 406, Reservation_fails = 2272
L2_cache_bank[11]: Access = 25248, Miss = 533, Miss_rate = 0.021, Pending_hits = 399, Reservation_fails = 3018
L2_total_cache_accesses = 329591
L2_total_cache_misses = 6378
L2_total_cache_miss_rate = 0.0194
L2_total_cache_pending_hits = 4773
L2_total_cache_reservation_fails = 24770
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4732
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4677
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23676
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1094
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=468337
icnt_total_pkts_simt_to_mem=873320
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5
	minimum = 6
	maximum = 10
Network latency average = 7.5
	minimum = 6
	maximum = 10
Slowest packet = 659178
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1341642
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00037037
	minimum = 0 (at node 0)
	maximum = 0.005 (at node 1)
Accepted packet rate average = 0.00037037
	minimum = 0 (at node 0)
	maximum = 0.005 (at node 1)
Injected flit rate average = 0.000925926
	minimum = 0 (at node 0)
	maximum = 0.01 (at node 19)
Accepted flit rate average= 0.000925926
	minimum = 0 (at node 0)
	maximum = 0.0183333 (at node 1)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.3477 (10 samples)
	minimum = 6 (10 samples)
	maximum = 140.8 (10 samples)
Network latency average = 13.4893 (10 samples)
	minimum = 6 (10 samples)
	maximum = 114.6 (10 samples)
Flit latency average = 12.3075 (10 samples)
	minimum = 6 (10 samples)
	maximum = 111.8 (10 samples)
Fragmentation average = 0.00720617 (10 samples)
	minimum = 0 (10 samples)
	maximum = 47.2 (10 samples)
Injected packet rate average = 0.0401357 (10 samples)
	minimum = 0.0272991 (10 samples)
	maximum = 0.06578 (10 samples)
Accepted packet rate average = 0.0401357 (10 samples)
	minimum = 0.0272991 (10 samples)
	maximum = 0.06578 (10 samples)
Injected flit rate average = 0.0970256 (10 samples)
	minimum = 0.0579545 (10 samples)
	maximum = 0.196453 (10 samples)
Accepted flit rate average = 0.0970256 (10 samples)
	minimum = 0.0537004 (10 samples)
	maximum = 0.167545 (10 samples)
Injected packet size average = 2.41744 (10 samples)
Accepted packet size average = 2.41744 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 13 sec (133 sec)
gpgpu_simulation_rate = 149754 (inst/sec)
gpgpu_simulation_rate = 3537 (cycle/sec)
dev out malloc success
dev in malloc success
data im memcpy success

GPGPU-Sim PTX: cudaLaunch for 0x0x406510 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11ReLUForwardIfEviPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z11ReLUForwardIfEviPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z11ReLUForwardIfEviPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,470505)
GPGPU-Sim uArch: cycles simulated: 471005  inst.: 19924925 (ipc=15.2) sim_rate=148693 (inst/sec) elapsed = 0:0:02:14 / Sat Jul 28 11:34:01 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1310,470505), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z11ReLUForwardIfEviPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z11ReLUForwardIfEviPKT_PS0_' finished on shader 4.
kernel_name = _Z11ReLUForwardIfEviPKT_PS0_ 
kernel_launch_uid = 11 
gpu_sim_cycle = 1311
gpu_sim_insn = 13620
gpu_ipc =      10.3890
gpu_tot_sim_cycle = 471816
gpu_tot_sim_insn = 19930937
gpu_tot_ipc =      42.2430
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 21344
gpu_stall_icnt2sh    = 71780
gpu_total_sim_rate=148738

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 394734
	L1I_total_cache_misses = 2297
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33720, Miss = 16786, Miss_rate = 0.498, Pending_hits = 2701, Reservation_fails = 42240
	L1D_cache_core[1]: Access = 36257, Miss = 17939, Miss_rate = 0.495, Pending_hits = 2714, Reservation_fails = 39825
	L1D_cache_core[2]: Access = 36514, Miss = 18265, Miss_rate = 0.500, Pending_hits = 2713, Reservation_fails = 33423
	L1D_cache_core[3]: Access = 35875, Miss = 18530, Miss_rate = 0.517, Pending_hits = 2851, Reservation_fails = 45331
	L1D_cache_core[4]: Access = 44942, Miss = 23007, Miss_rate = 0.512, Pending_hits = 3437, Reservation_fails = 66468
	L1D_cache_core[5]: Access = 45456, Miss = 23162, Miss_rate = 0.510, Pending_hits = 3604, Reservation_fails = 63728
	L1D_cache_core[6]: Access = 45258, Miss = 23238, Miss_rate = 0.513, Pending_hits = 3639, Reservation_fails = 60329
	L1D_cache_core[7]: Access = 45039, Miss = 22953, Miss_rate = 0.510, Pending_hits = 3713, Reservation_fails = 64382
	L1D_cache_core[8]: Access = 44739, Miss = 23281, Miss_rate = 0.520, Pending_hits = 3643, Reservation_fails = 71011
	L1D_cache_core[9]: Access = 44508, Miss = 22571, Miss_rate = 0.507, Pending_hits = 3630, Reservation_fails = 70459
	L1D_cache_core[10]: Access = 44522, Miss = 22731, Miss_rate = 0.511, Pending_hits = 3622, Reservation_fails = 59022
	L1D_cache_core[11]: Access = 46410, Miss = 23527, Miss_rate = 0.507, Pending_hits = 3837, Reservation_fails = 58246
	L1D_cache_core[12]: Access = 46530, Miss = 23255, Miss_rate = 0.500, Pending_hits = 3696, Reservation_fails = 62562
	L1D_cache_core[13]: Access = 48185, Miss = 24779, Miss_rate = 0.514, Pending_hits = 3569, Reservation_fails = 63925
	L1D_cache_core[14]: Access = 44936, Miss = 22107, Miss_rate = 0.492, Pending_hits = 3755, Reservation_fails = 61287
	L1D_total_cache_accesses = 642891
	L1D_total_cache_misses = 326131
	L1D_total_cache_miss_rate = 0.5073
	L1D_total_cache_pending_hits = 51124
	L1D_total_cache_reservation_fails = 862238
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 7993
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34534
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 255317
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7545
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291597
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 606921
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 392437
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2297
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5640, 5640, 5368, 5368, 5368, 5368, 821, 821, 493, 493, 352, 352, 352, 352, 317, 317, 
gpgpu_n_tot_thrd_icount = 22773824
gpgpu_n_tot_w_icount = 711682
gpgpu_n_stall_shd_mem = 1296527
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34533
gpgpu_n_mem_write_global = 294913
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894604
gpgpu_n_store_insn = 1963388
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 239480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1296527
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1728553	W0_Idle:388042	W0_Scoreboard:3502665	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79942	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:592939
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 276264 {8:34533,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19760680 {40:162609,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4696488 {136:34533,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359304 {8:294913,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 89 
maxdqlatency = 0 
maxmflatency = 784 
averagemflatency = 202 
max_icnt2mem_latency = 459 
max_icnt2sh_latency = 471815 
mrq_lat_table:5487 	1266 	316 	484 	479 	130 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	304525 	24495 	441 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19579 	38563 	103828 	160132 	7378 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13550 	17407 	3407 	182 	2 	0 	0 	0 	102 	333 	6426 	22948 	29376 	105365 	129670 	693 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	894 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         2         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         5         4        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         4         5        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         4         5        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     64328     59960     59058     65266    118985    122000     59982     66130     65250     58127     66163     59050     64284     59961     65248     65214 
dram[1]:     59052     66152     65265     59076    119244    122328     64342     59985     59067     59029     65230     59975     64312     65257     59047     65236 
dram[2]:     65192     59069     64318     60012    120721    122681     64291     59978     59062     59020     59050     65216     59052     66140     66162     64301 
dram[3]:     64294     59961     65263     65264    121093    123094     59085     66121     39660     59920     65212     65224     64309     64311     65236     59047 
dram[4]:     59050     66139     59057     64319    121522    123406     59978     65181     59965     59062     59922     59050     65232     59962     65255     65214 
dram[5]:     59960     65204     65263     64315    121861    123688     64343     59985     54771     59044     65229     66160     59083     65186     59047     64288 
average row accesses per activate:
dram[0]: 11.166667 14.666667 17.500000 17.500000 18.571428 16.000000 11.857142 11.857142  2.333333  2.125000  7.714286  9.166667 11.428572 11.714286 11.714286 13.000000 
dram[1]: 13.200000 14.777778 17.666666 17.333334 16.125000 15.875000 12.000000 11.428572  1.625000  2.142857  7.714286  8.142858 11.285714 11.571428 11.857142 13.000000 
dram[2]: 14.555555 14.555555 17.666666 17.333334 15.875000 16.500000 12.000000 11.285714  2.428571  2.250000  8.666667  8.142858 11.428572 11.571428 12.000000 13.500000 
dram[3]: 13.400000 16.375000 15.285714 17.500000 15.750000 16.250000 11.714286 11.285714  2.250000  2.250000  6.111111  9.000000 11.571428 11.571428 11.714286 13.500000 
dram[4]: 11.818182 13.100000 15.285714 17.666666 15.875000 16.500000 11.714286 11.000000  2.142857  1.888889  6.555555  9.166667 11.571428 11.571428 12.000000 13.666667 
dram[5]: 14.555555 11.083333 17.500000 17.500000 15.875000 18.857143 12.142858 10.714286  2.125000  2.833333  8.142858  9.333333 11.428572 11.571428 11.571428 13.666667 
average row locality = 8175/705 = 11.595745
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       108       105        73        73        84        82        51        53        12        13        53        55        80        82        74        72 
dram[1]:       106       106        74        72        82        81        54        50        11        12        53        56        79        81        75        72 
dram[2]:       105       104        74        72        81        84        54        49        13        14        52        56        80        81        76        73 
dram[3]:       109       104        75        73        80        82        52        49        14        14        53        54        81        81        74        73 
dram[4]:       104       104        75        74        81        83        52        49        12        13        56        55        81        81        76        74 
dram[5]:       104       106        73        73        81        84        55        47        13        14        56        56        80        81        75        74 
total reads: 6412
bank skew: 109/11 = 9.91
chip skew: 1072/1064 = 1.01
number of total write accesses:
dram[0]:        26        27        32        32        46        46        32        30         2         4         1         0         0         0         8         6 
dram[1]:        26        27        32        32        47        46        30        30         2         3         1         1         0         0         8         6 
dram[2]:        26        27        32        32        46        48        30        30         4         4         0         1         0         0         8         8 
dram[3]:        25        27        32        32        46        48        30        30         4         4         2         0         0         0         8         8 
dram[4]:        26        27        32        32        46        49        30        28         3         4         3         0         0         0         8         8 
dram[5]:        27        27        32        32        46        48        30        28         4         3         1         0         0         0         6         8 
total reads: 1763
min_bank_accesses = 0!
chip skew: 296/291 = 1.02
average mf latency per bank:
dram[0]:       1243      1424      1183      1181       567       579       161       168      2699      5108     83242     86336      2805      2195      1235      1098
dram[1]:       1238      1334      1208      1194       581       599       169       165      3966      4995     83694     81888      3231      2232      1239      1071
dram[2]:       1364      1215      1161      1203      1460       553       172       163      4178      5588     87580     80826      1936      2506      1220       846
dram[3]:       1369      1261      1265      1182       578       513       170       161      5347      4187     87183     92949      2185      2871      1375       937
dram[4]:       1287      1428      1202      1168       575       514       167       168      5088      5226     95026     85762      2947      2101      1155       868
dram[5]:       1297      1425      1188      1185       576       511       171       165      4895      5525     93993     76323      3056      2440      1076      1130
maximum mf latency per bank:
dram[0]:        547       566       359       373       339       396       339       317       389       351       754       637       688       670       725       568
dram[1]:        547       523       368       365       404       393       341       332       346       505       698       548       671       594       569       579
dram[2]:        582       531       372       370       360       407       319       324       429       521       681       626       622       641       540       521
dram[3]:        500       530       534       374       350       372       324       332       398       472       532       645       592       636       472       664
dram[4]:        535       591       642       346       364       373       309       327       456       472       640       527       600       518       581       594
dram[5]:        466       633       409       345       388       348       345       332       371       561       738       674       756       671       784       680

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x8024b880, atomic=0 1 entries : 0x7f562dda5ae0 :  mf: uid=1909619, sid04:w15, part=0, addr=0x8024b880, load , size=128, unknown  status = IN_PARTITION_DRAM (471813), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=622787 n_nop=619845 n_act=117 n_pre=101 n_req=1362 n_rd=2140 n_write=584 bw_util=0.008748
n_activity=20657 dram_eff=0.2637
bk0: 216a 621504i bk1: 210a 621427i bk2: 146a 621652i bk3: 146a 621686i bk4: 168a 621371i bk5: 164a 621211i bk6: 102a 621857i bk7: 106a 621777i bk8: 24a 622579i bk9: 26a 622505i bk10: 106a 622366i bk11: 110a 622293i bk12: 160a 622222i bk13: 164a 622225i bk14: 148a 622116i bk15: 144a 622066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00832548
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=622787 n_nop=619859 n_act=117 n_pre=101 n_req=1355 n_rd=2128 n_write=582 bw_util=0.008703
n_activity=20540 dram_eff=0.2639
bk0: 212a 621479i bk1: 212a 621405i bk2: 148a 621598i bk3: 144a 621690i bk4: 164a 621208i bk5: 162a 621195i bk6: 108a 621878i bk7: 100a 621832i bk8: 22a 622531i bk9: 24a 622550i bk10: 106a 622345i bk11: 112a 622306i bk12: 158a 622193i bk13: 162a 622186i bk14: 150a 622073i bk15: 144a 622085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00988621
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=622787 n_nop=619845 n_act=115 n_pre=99 n_req=1364 n_rd=2136 n_write=592 bw_util=0.008761
n_activity=20307 dram_eff=0.2687
bk0: 210a 621501i bk1: 208a 621417i bk2: 148a 621663i bk3: 144a 621603i bk4: 162a 621252i bk5: 168a 621278i bk6: 108a 621826i bk7: 98a 621878i bk8: 26a 622529i bk9: 28a 622499i bk10: 104a 622395i bk11: 112a 622343i bk12: 160a 622234i bk13: 162a 622203i bk14: 152a 622082i bk15: 146a 621968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00997933
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=622787 n_nop=619837 n_act=119 n_pre=103 n_req=1364 n_rd=2136 n_write=592 bw_util=0.008761
n_activity=20396 dram_eff=0.2675
bk0: 218a 621597i bk1: 208a 621444i bk2: 150a 621557i bk3: 146a 621557i bk4: 160a 621196i bk5: 164a 621300i bk6: 104a 621837i bk7: 98a 621893i bk8: 28a 622528i bk9: 28a 622490i bk10: 106a 622279i bk11: 108a 622338i bk12: 162a 622250i bk13: 162a 622194i bk14: 148a 622149i bk15: 146a 621994i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00815688
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=622787 n_nop=619827 n_act=122 n_pre=106 n_req=1366 n_rd=2140 n_write=592 bw_util=0.008773
n_activity=20542 dram_eff=0.266
bk0: 208a 621539i bk1: 208a 621387i bk2: 150a 621604i bk3: 148a 621673i bk4: 162a 621376i bk5: 166a 621227i bk6: 104a 621898i bk7: 98a 621881i bk8: 24a 622557i bk9: 26a 622480i bk10: 112a 622251i bk11: 110a 622283i bk12: 162a 622148i bk13: 162a 622153i bk14: 152a 622046i bk15: 148a 621976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00841219
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=622787 n_nop=619843 n_act=116 n_pre=100 n_req=1364 n_rd=2144 n_write=584 bw_util=0.008761
n_activity=20560 dram_eff=0.2654
bk0: 208a 621430i bk1: 212a 621477i bk2: 146a 621608i bk3: 146a 621539i bk4: 162a 621381i bk5: 168a 621346i bk6: 110a 621826i bk7: 94a 621924i bk8: 26a 622506i bk9: 28a 622547i bk10: 112a 622318i bk11: 112a 622351i bk12: 160a 622243i bk13: 162a 622197i bk14: 150a 622119i bk15: 148a 622079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00870281

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26736, Miss = 535, Miss_rate = 0.020, Pending_hits = 410, Reservation_fails = 2592
L2_cache_bank[1]: Access = 27960, Miss = 535, Miss_rate = 0.019, Pending_hits = 410, Reservation_fails = 2258
L2_cache_bank[2]: Access = 26836, Miss = 534, Miss_rate = 0.020, Pending_hits = 401, Reservation_fails = 2546
L2_cache_bank[3]: Access = 27222, Miss = 530, Miss_rate = 0.019, Pending_hits = 394, Reservation_fails = 1976
L2_cache_bank[4]: Access = 26514, Miss = 535, Miss_rate = 0.020, Pending_hits = 377, Reservation_fails = 1588
L2_cache_bank[5]: Access = 25974, Miss = 533, Miss_rate = 0.021, Pending_hits = 401, Reservation_fails = 1668
L2_cache_bank[6]: Access = 26759, Miss = 538, Miss_rate = 0.020, Pending_hits = 376, Reservation_fails = 1654
L2_cache_bank[7]: Access = 27650, Miss = 530, Miss_rate = 0.019, Pending_hits = 383, Reservation_fails = 1708
L2_cache_bank[8]: Access = 31264, Miss = 537, Miss_rate = 0.017, Pending_hits = 412, Reservation_fails = 1740
L2_cache_bank[9]: Access = 26683, Miss = 533, Miss_rate = 0.020, Pending_hits = 404, Reservation_fails = 1750
L2_cache_bank[10]: Access = 30777, Miss = 537, Miss_rate = 0.017, Pending_hits = 406, Reservation_fails = 2272
L2_cache_bank[11]: Access = 25250, Miss = 535, Miss_rate = 0.021, Pending_hits = 399, Reservation_fails = 3018
L2_total_cache_accesses = 329625
L2_total_cache_misses = 6412
L2_total_cache_miss_rate = 0.0195
L2_total_cache_pending_hits = 4773
L2_total_cache_reservation_fails = 24770
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4732
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4693
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23676
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1094
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=468443
icnt_total_pkts_simt_to_mem=873418
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.3529
	minimum = 6
	maximum = 59
Network latency average = 13.0294
	minimum = 6
	maximum = 58
Slowest packet = 659210
Flit latency average = 13.1961
	minimum = 6
	maximum = 54
Slowest flit = 1341725
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00192107
	minimum = 0 (at node 0)
	maximum = 0.0259344 (at node 4)
Accepted packet rate average = 0.00192107
	minimum = 0 (at node 0)
	maximum = 0.0259344 (at node 4)
Injected flit rate average = 0.0057632
	minimum = 0 (at node 0)
	maximum = 0.0747521 (at node 4)
Accepted flit rate average= 0.0057632
	minimum = 0 (at node 0)
	maximum = 0.0808543 (at node 4)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.9846 (11 samples)
	minimum = 6 (11 samples)
	maximum = 133.364 (11 samples)
Network latency average = 13.4475 (11 samples)
	minimum = 6 (11 samples)
	maximum = 109.455 (11 samples)
Flit latency average = 12.3883 (11 samples)
	minimum = 6 (11 samples)
	maximum = 106.545 (11 samples)
Fragmentation average = 0.00655106 (11 samples)
	minimum = 0 (11 samples)
	maximum = 42.9091 (11 samples)
Injected packet rate average = 0.0366617 (11 samples)
	minimum = 0.0248174 (11 samples)
	maximum = 0.0621577 (11 samples)
Accepted packet rate average = 0.0366617 (11 samples)
	minimum = 0.0248174 (11 samples)
	maximum = 0.0621577 (11 samples)
Injected flit rate average = 0.088729 (11 samples)
	minimum = 0.0526859 (11 samples)
	maximum = 0.185389 (11 samples)
Accepted flit rate average = 0.088729 (11 samples)
	minimum = 0.0488185 (11 samples)
	maximum = 0.159664 (11 samples)
Injected packet size average = 2.42021 (11 samples)
Accepted packet size average = 2.42021 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 14 sec (134 sec)
gpgpu_simulation_rate = 148738 (inst/sec)
gpgpu_simulation_rate = 3521 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,2,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,471816)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,471816)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (98,471816), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 483816  inst.: 19940921 (ipc= 0.8) sim_rate=147710 (inst/sec) elapsed = 0:0:02:15 / Sat Jul 28 11:34:02 2018
GPGPU-Sim uArch: cycles simulated: 497316  inst.: 19948985 (ipc= 0.7) sim_rate=146683 (inst/sec) elapsed = 0:0:02:16 / Sat Jul 28 11:34:03 2018
GPGPU-Sim uArch: cycles simulated: 512316  inst.: 19958201 (ipc= 0.7) sim_rate=145680 (inst/sec) elapsed = 0:0:02:17 / Sat Jul 28 11:34:04 2018
GPGPU-Sim uArch: cycles simulated: 527316  inst.: 19967201 (ipc= 0.7) sim_rate=144689 (inst/sec) elapsed = 0:0:02:18 / Sat Jul 28 11:34:05 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (60077,471816), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 5.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 60078
gpu_sim_insn = 38872
gpu_ipc =       0.6470
gpu_tot_sim_cycle = 531894
gpu_tot_sim_insn = 19969809
gpu_tot_ipc =      37.5447
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 21344
gpu_stall_icnt2sh    = 71780
gpu_total_sim_rate=144708

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 397293
	L1I_total_cache_misses = 2297
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33720, Miss = 16786, Miss_rate = 0.498, Pending_hits = 2701, Reservation_fails = 42240
	L1D_cache_core[1]: Access = 36257, Miss = 17939, Miss_rate = 0.495, Pending_hits = 2714, Reservation_fails = 39825
	L1D_cache_core[2]: Access = 36514, Miss = 18265, Miss_rate = 0.500, Pending_hits = 2713, Reservation_fails = 33423
	L1D_cache_core[3]: Access = 35875, Miss = 18530, Miss_rate = 0.517, Pending_hits = 2851, Reservation_fails = 45331
	L1D_cache_core[4]: Access = 44942, Miss = 23007, Miss_rate = 0.512, Pending_hits = 3437, Reservation_fails = 66468
	L1D_cache_core[5]: Access = 47051, Miss = 23835, Miss_rate = 0.507, Pending_hits = 3604, Reservation_fails = 63728
	L1D_cache_core[6]: Access = 45258, Miss = 23238, Miss_rate = 0.513, Pending_hits = 3639, Reservation_fails = 60329
	L1D_cache_core[7]: Access = 45039, Miss = 22953, Miss_rate = 0.510, Pending_hits = 3713, Reservation_fails = 64382
	L1D_cache_core[8]: Access = 44739, Miss = 23281, Miss_rate = 0.520, Pending_hits = 3643, Reservation_fails = 71011
	L1D_cache_core[9]: Access = 44508, Miss = 22571, Miss_rate = 0.507, Pending_hits = 3630, Reservation_fails = 70459
	L1D_cache_core[10]: Access = 44522, Miss = 22731, Miss_rate = 0.511, Pending_hits = 3622, Reservation_fails = 59022
	L1D_cache_core[11]: Access = 46410, Miss = 23527, Miss_rate = 0.507, Pending_hits = 3837, Reservation_fails = 58246
	L1D_cache_core[12]: Access = 46530, Miss = 23255, Miss_rate = 0.500, Pending_hits = 3696, Reservation_fails = 62562
	L1D_cache_core[13]: Access = 48185, Miss = 24779, Miss_rate = 0.514, Pending_hits = 3569, Reservation_fails = 63925
	L1D_cache_core[14]: Access = 44936, Miss = 22107, Miss_rate = 0.492, Pending_hits = 3755, Reservation_fails = 61287
	L1D_total_cache_accesses = 644486
	L1D_total_cache_misses = 326804
	L1D_total_cache_miss_rate = 0.5071
	L1D_total_cache_pending_hits = 51124
	L1D_total_cache_reservation_fails = 862238
	L1D_cache_data_port_util = 0.083
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 8005
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34708
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 255317
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7557
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 606921
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 394996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2297
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5640, 5640, 5368, 5368, 5368, 5368, 821, 821, 493, 493, 352, 352, 352, 352, 317, 317, 
gpgpu_n_tot_thrd_icount = 22921344
gpgpu_n_tot_w_icount = 716292
gpgpu_n_stall_shd_mem = 1296621
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34707
gpgpu_n_mem_write_global = 295413
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3902612
gpgpu_n_store_insn = 1967388
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 239768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1296621
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1728555	W0_Idle:451261	W0_Scoreboard:3555214	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84468	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:593023
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 277656 {8:34707,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19780680 {40:163109,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4720152 {136:34707,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363304 {8:295413,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 89 
maxdqlatency = 0 
maxmflatency = 784 
averagemflatency = 202 
max_icnt2mem_latency = 459 
max_icnt2sh_latency = 531893 
mrq_lat_table:5691 	1266 	316 	484 	479 	130 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	305025 	24669 	441 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20253 	38563 	103828 	160132 	7378 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13714 	17417 	3407 	182 	2 	0 	0 	0 	102 	333 	6426 	22948 	29376 	105365 	129670 	1128 	65 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1013 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         2         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         5         4        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         4         5        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         4         5        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     64328     59960     59058     65266    118985    122000     59982     66130     65250     58127     66163     59050     64284     59961     65248     65214 
dram[1]:     59052     66152     65265     59076    119244    122328     64342     59985     59067     59029     65230     59975     64312     65257     59047     65236 
dram[2]:     65192     59069     64318     60012    120721    122681     64291     59978     59062     59020     59050     65216     59052     66140     66162     64301 
dram[3]:     64294     59961     65263     65264    121093    123094     59085     66121     39660     59920     65212     65224     64309     64311     65236     59047 
dram[4]:     59050     66139     59057     64319    121522    123406     59978     65181     59965     59062     59922     59050     65232     59962     65255     65214 
dram[5]:     59960     65204     65263     64315    121861    123688     64343     59985     54771     59044     65229     66160     59083     65186     59047     64288 
average row accesses per activate:
dram[0]: 11.250000 13.300000 17.500000 17.500000 18.571428 16.000000 13.285714 13.285714  2.714286  2.333333  7.714286  8.142858 11.428572 11.714286 11.714286 13.000000 
dram[1]: 12.090909 13.400000 17.666666 17.333334 16.125000 15.875000 13.428572 12.857142  1.888889  2.375000  7.857143  8.285714 11.285714 11.571428 11.857142 13.000000 
dram[2]: 13.200000 14.777778 17.666666 17.333334 15.875000 16.500000 13.428572 12.714286  2.625000  2.444444  7.714286  8.142858 11.428572 11.571428 12.000000 13.500000 
dram[3]: 12.272727 16.500000 15.285714 17.500000 15.750000 16.250000 13.142858 12.857142  2.444444  2.444444  5.700000  7.857143 11.571428 11.571428 11.714286 13.500000 
dram[4]: 10.916667 12.000000 15.285714 17.666666 15.875000 16.500000 13.142858 12.714286  2.375000  2.100000  6.555555  8.142858 11.571428 11.571428 12.000000 13.666667 
dram[5]: 13.300000 11.250000 17.500000 17.500000 15.875000 18.857143 13.571428 12.428572  2.333333  3.000000  8.428572  8.285714 11.428572 11.571428 11.571428 13.666667 
average row locality = 8379/731 = 11.462380
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       108       105        73        73        84        82        61        63        17        17        53        55        80        82        74        72 
dram[1]:       106       106        74        72        82        81        64        60        15        16        53        56        79        81        75        72 
dram[2]:       105       104        74        72        81        84        64        59        17        18        52        56        80        81        76        73 
dram[3]:       109       104        75        73        80        82        62        60        18        18        53        54        81        81        74        73 
dram[4]:       104       104        75        74        81        83        62        61        16        17        56        55        81        81        76        74 
dram[5]:       104       106        73        73        81        84        65        59        17        18        56        56        80        81        75        74 
total reads: 6586
bank skew: 109/15 = 7.27
chip skew: 1102/1092 = 1.01
number of total write accesses:
dram[0]:        27        28        32        32        46        46        32        30         2         4         1         2         0         0         8         6 
dram[1]:        27        28        32        32        47        46        30        30         2         3         2         2         0         0         8         6 
dram[2]:        27        29        32        32        46        48        30        30         4         4         2         1         0         0         8         8 
dram[3]:        26        28        32        32        46        48        30        30         4         4         4         1         0         0         8         8 
dram[4]:        27        28        32        32        46        49        30        28         3         4         3         2         0         0         8         8 
dram[5]:        29        29        32        32        46        48        30        28         4         3         3         2         0         0         6         8 
total reads: 1793
min_bank_accesses = 0!
chip skew: 301/295 = 1.02
average mf latency per bank:
dram[0]:       1234      1413      1183      1181       567       579       172       178      2058      4185     83242     83306      2805      2195      1235      1098
dram[1]:       1229      1324      1208      1194       581       599       178       175      3095      3999     82173     80477      3231      2232      1239      1071
dram[2]:       1354      1197      1161      1203      1460       553       181       174      3432      4620     84336     80826      1936      2506      1220       846
dram[3]:       1359      1251      1265      1182       578       513       180       951      4423      3474     84124     91259      2185      2871      1375       937
dram[4]:       1277      1418      1202      1168       575       514       177       180      4072      4281     95026     82753      2947      2101      1155       868
dram[5]:       1277      1404      1188      1185       576       511       181       178      4012      4522     90806     73691      3056      2440      1076      1130
maximum mf latency per bank:
dram[0]:        547       566       359       373       339       396       339       317       389       351       754       637       688       670       725       568
dram[1]:        547       523       368       365       404       393       341       332       346       505       698       548       671       594       569       579
dram[2]:        582       531       372       370       360       407       319       324       429       521       681       626       622       641       540       521
dram[3]:        500       530       534       374       350       372       324       332       398       472       532       645       592       636       472       664
dram[4]:        535       591       642       346       364       373       309       327       456       472       640       527       600       518       581       594
dram[5]:        466       633       409       345       388       348       345       332       371       561       738       674       756       671       784       680

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702089 n_nop=699073 n_act=121 n_pre=105 n_req=1395 n_rd=2198 n_write=592 bw_util=0.007948
n_activity=21279 dram_eff=0.2622
bk0: 216a 700789i bk1: 210a 700707i bk2: 146a 700954i bk3: 146a 700988i bk4: 168a 700673i bk5: 164a 700514i bk6: 122a 701120i bk7: 126a 701040i bk8: 34a 701838i bk9: 34a 701767i bk10: 106a 701667i bk11: 110a 701553i bk12: 160a 701522i bk13: 164a 701525i bk14: 148a 701416i bk15: 144a 701367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0073851
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702089 n_nop=699089 n_act=121 n_pre=105 n_req=1387 n_rd=2184 n_write=590 bw_util=0.007902
n_activity=21138 dram_eff=0.2625
bk0: 212a 700759i bk1: 212a 700683i bk2: 148a 700898i bk3: 144a 700991i bk4: 164a 700509i bk5: 162a 700497i bk6: 128a 701140i bk7: 120a 701094i bk8: 30a 701793i bk9: 32a 701811i bk10: 106a 701627i bk11: 112a 701589i bk12: 158a 701495i bk13: 162a 701489i bk14: 150a 701376i bk15: 144a 701389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00876954
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702089 n_nop=699073 n_act=119 n_pre=103 n_req=1397 n_rd=2192 n_write=602 bw_util=0.007959
n_activity=20905 dram_eff=0.2673
bk0: 210a 700779i bk1: 208a 700695i bk2: 148a 700964i bk3: 144a 700904i bk4: 162a 700556i bk5: 168a 700582i bk6: 128a 701089i bk7: 118a 701142i bk8: 34a 701792i bk9: 36a 701761i bk10: 104a 701653i bk11: 112a 701643i bk12: 160a 701534i bk13: 162a 701503i bk14: 152a 701384i bk15: 146a 701270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00885215
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702089 n_nop=699061 n_act=124 n_pre=108 n_req=1398 n_rd=2194 n_write=602 bw_util=0.007965
n_activity=21033 dram_eff=0.2659
bk0: 218a 700876i bk1: 208a 700741i bk2: 150a 700858i bk3: 146a 700858i bk4: 160a 700498i bk5: 164a 700603i bk6: 124a 701100i bk7: 120a 701153i bk8: 36a 701791i bk9: 36a 701752i bk10: 106a 701538i bk11: 108a 701615i bk12: 162a 701549i bk13: 162a 701494i bk14: 148a 701451i bk15: 146a 701296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00723555
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702089 n_nop=699051 n_act=127 n_pre=111 n_req=1400 n_rd=2200 n_write=600 bw_util=0.007976
n_activity=21164 dram_eff=0.2646
bk0: 208a 700818i bk1: 208a 700646i bk2: 150a 700904i bk3: 148a 700973i bk4: 162a 700677i bk5: 166a 700528i bk6: 124a 701160i bk7: 122a 701135i bk8: 32a 701820i bk9: 34a 701742i bk10: 112a 701552i bk11: 110a 701543i bk12: 162a 701450i bk13: 162a 701455i bk14: 152a 701349i bk15: 148a 701279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00746202
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702089 n_nop=699061 n_act=120 n_pre=104 n_req=1402 n_rd=2204 n_write=600 bw_util=0.007988
n_activity=21244 dram_eff=0.264
bk0: 208a 700691i bk1: 212a 700744i bk2: 146a 700909i bk3: 146a 700841i bk4: 162a 700683i bk5: 168a 700648i bk6: 130a 701088i bk7: 118a 701179i bk8: 34a 701768i bk9: 36a 701808i bk10: 112a 701584i bk11: 112a 701612i bk12: 160a 701544i bk13: 162a 701498i bk14: 150a 701421i bk15: 148a 701382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00771982

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26751, Miss = 550, Miss_rate = 0.021, Pending_hits = 410, Reservation_fails = 2592
L2_cache_bank[1]: Access = 27974, Miss = 549, Miss_rate = 0.020, Pending_hits = 410, Reservation_fails = 2258
L2_cache_bank[2]: Access = 26850, Miss = 548, Miss_rate = 0.020, Pending_hits = 401, Reservation_fails = 2546
L2_cache_bank[3]: Access = 27236, Miss = 544, Miss_rate = 0.020, Pending_hits = 394, Reservation_fails = 1976
L2_cache_bank[4]: Access = 26528, Miss = 549, Miss_rate = 0.021, Pending_hits = 377, Reservation_fails = 1588
L2_cache_bank[5]: Access = 25988, Miss = 547, Miss_rate = 0.021, Pending_hits = 401, Reservation_fails = 1668
L2_cache_bank[6]: Access = 26773, Miss = 552, Miss_rate = 0.021, Pending_hits = 376, Reservation_fails = 1654
L2_cache_bank[7]: Access = 28165, Miss = 545, Miss_rate = 0.019, Pending_hits = 383, Reservation_fails = 1708
L2_cache_bank[8]: Access = 31278, Miss = 551, Miss_rate = 0.018, Pending_hits = 412, Reservation_fails = 1740
L2_cache_bank[9]: Access = 26699, Miss = 549, Miss_rate = 0.021, Pending_hits = 404, Reservation_fails = 1750
L2_cache_bank[10]: Access = 30791, Miss = 551, Miss_rate = 0.018, Pending_hits = 406, Reservation_fails = 2272
L2_cache_bank[11]: Access = 25266, Miss = 551, Miss_rate = 0.022, Pending_hits = 399, Reservation_fails = 3018
L2_total_cache_accesses = 330299
L2_total_cache_misses = 6586
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 4773
L2_total_cache_reservation_fails = 24770
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4732
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23676
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1094
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=469813
icnt_total_pkts_simt_to_mem=874592
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.93769
	minimum = 6
	maximum = 15
Network latency average = 6.93769
	minimum = 6
	maximum = 15
Slowest packet = 659427
Flit latency average = 6.10849
	minimum = 6
	maximum = 11
Slowest flit = 1342198
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000831018
	minimum = 0 (at node 0)
	maximum = 0.0112187 (at node 5)
Accepted packet rate average = 0.000831018
	minimum = 0 (at node 0)
	maximum = 0.0112187 (at node 5)
Injected flit rate average = 0.00156833
	minimum = 0 (at node 0)
	maximum = 0.0195413 (at node 5)
Accepted flit rate average= 0.00156833
	minimum = 0 (at node 0)
	maximum = 0.0228037 (at node 5)
Injected packet length average = 1.88724
Accepted packet length average = 1.88724
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.1473 (12 samples)
	minimum = 6 (12 samples)
	maximum = 123.5 (12 samples)
Network latency average = 12.905 (12 samples)
	minimum = 6 (12 samples)
	maximum = 101.583 (12 samples)
Flit latency average = 11.865 (12 samples)
	minimum = 6 (12 samples)
	maximum = 98.5833 (12 samples)
Fragmentation average = 0.00600514 (12 samples)
	minimum = 0 (12 samples)
	maximum = 39.3333 (12 samples)
Injected packet rate average = 0.0336758 (12 samples)
	minimum = 0.0227493 (12 samples)
	maximum = 0.0579128 (12 samples)
Accepted packet rate average = 0.0336758 (12 samples)
	minimum = 0.0227493 (12 samples)
	maximum = 0.0579128 (12 samples)
Injected flit rate average = 0.0814656 (12 samples)
	minimum = 0.0482954 (12 samples)
	maximum = 0.171569 (12 samples)
Accepted flit rate average = 0.0814656 (12 samples)
	minimum = 0.0447503 (12 samples)
	maximum = 0.148259 (12 samples)
Injected packet size average = 2.41912 (12 samples)
Accepted packet size average = 2.41912 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 18 sec (138 sec)
gpgpu_simulation_rate = 144708 (inst/sec)
gpgpu_simulation_rate = 3854 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (1,2,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,531894)
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,531894)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (98,531894), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 13 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (581,531894), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 13 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 7.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 582
gpu_sim_insn = 2792
gpu_ipc =       4.7973
gpu_tot_sim_cycle = 532476
gpu_tot_sim_insn = 19972601
gpu_tot_ipc =      37.5089
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 21344
gpu_stall_icnt2sh    = 71780
gpu_total_sim_rate=144728

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 397347
	L1I_total_cache_misses = 2297
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33720, Miss = 16786, Miss_rate = 0.498, Pending_hits = 2701, Reservation_fails = 42240
	L1D_cache_core[1]: Access = 36257, Miss = 17939, Miss_rate = 0.495, Pending_hits = 2714, Reservation_fails = 39825
	L1D_cache_core[2]: Access = 36514, Miss = 18265, Miss_rate = 0.500, Pending_hits = 2713, Reservation_fails = 33423
	L1D_cache_core[3]: Access = 35875, Miss = 18530, Miss_rate = 0.517, Pending_hits = 2851, Reservation_fails = 45331
	L1D_cache_core[4]: Access = 44942, Miss = 23007, Miss_rate = 0.512, Pending_hits = 3437, Reservation_fails = 66468
	L1D_cache_core[5]: Access = 47051, Miss = 23835, Miss_rate = 0.507, Pending_hits = 3604, Reservation_fails = 63728
	L1D_cache_core[6]: Access = 45258, Miss = 23238, Miss_rate = 0.513, Pending_hits = 3639, Reservation_fails = 60329
	L1D_cache_core[7]: Access = 45042, Miss = 22955, Miss_rate = 0.510, Pending_hits = 3713, Reservation_fails = 64382
	L1D_cache_core[8]: Access = 44739, Miss = 23281, Miss_rate = 0.520, Pending_hits = 3643, Reservation_fails = 71011
	L1D_cache_core[9]: Access = 44508, Miss = 22571, Miss_rate = 0.507, Pending_hits = 3630, Reservation_fails = 70459
	L1D_cache_core[10]: Access = 44522, Miss = 22731, Miss_rate = 0.511, Pending_hits = 3622, Reservation_fails = 59022
	L1D_cache_core[11]: Access = 46410, Miss = 23527, Miss_rate = 0.507, Pending_hits = 3837, Reservation_fails = 58246
	L1D_cache_core[12]: Access = 46530, Miss = 23255, Miss_rate = 0.500, Pending_hits = 3696, Reservation_fails = 62562
	L1D_cache_core[13]: Access = 48185, Miss = 24779, Miss_rate = 0.514, Pending_hits = 3569, Reservation_fails = 63925
	L1D_cache_core[14]: Access = 44936, Miss = 22107, Miss_rate = 0.492, Pending_hits = 3755, Reservation_fails = 61287
	L1D_total_cache_accesses = 644489
	L1D_total_cache_misses = 326806
	L1D_total_cache_miss_rate = 0.5071
	L1D_total_cache_pending_hits = 51124
	L1D_total_cache_reservation_fails = 862238
	L1D_cache_data_port_util = 0.083
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 8015
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0559
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34710
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 255317
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7567
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3230
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 606921
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 395050
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2297
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5640, 5640, 5368, 5368, 5368, 5368, 821, 821, 493, 493, 352, 352, 352, 352, 317, 317, 
gpgpu_n_tot_thrd_icount = 22924480
gpgpu_n_tot_w_icount = 716390
gpgpu_n_stall_shd_mem = 1296621
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34709
gpgpu_n_mem_write_global = 295414
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3902628
gpgpu_n_store_insn = 1967396
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 240040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1296621
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1728557	W0_Idle:451999	W0_Scoreboard:3555764	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:593107
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 277672 {8:34709,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19780720 {40:163110,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4720424 {136:34709,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363312 {8:295414,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 89 
maxdqlatency = 0 
maxmflatency = 784 
averagemflatency = 202 
max_icnt2mem_latency = 459 
max_icnt2sh_latency = 532475 
mrq_lat_table:5693 	1266 	316 	484 	479 	130 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	305027 	24670 	441 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20256 	38563 	103828 	160132 	7378 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13716 	17417 	3407 	182 	2 	0 	0 	0 	102 	333 	6426 	22948 	29376 	105365 	129670 	1128 	66 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1015 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         2         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         5         4        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         4         5        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         4         5        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     64328     59960     59058     65266    118985    122000     59982     66130     65250     58127     66163     59050     64284     59961     65248     65214 
dram[1]:     59052     66152     65265     59076    119244    122328     64342     59985     59067     59029     65230     59975     64312     65257     59047     65236 
dram[2]:     65192     59069     64318     60012    120721    122681     64291     59978     59062     59020     59050     65216     59052     66140     66162     64301 
dram[3]:     64294     59961     65263     65264    121093    123094     59085     66121     39660     59920     65212     65224     64309     64311     65236     59047 
dram[4]:     59050     66139     59057     64319    121522    123406     59978     65181     59965     59062     59922     59050     65232     59962     65255     65214 
dram[5]:     59960     65204     65263     64315    121861    123688     64343     59985     54771     59044     65229     66160     59083     65186     59047     64288 
average row accesses per activate:
dram[0]: 11.250000 13.300000 17.500000 17.500000 18.571428 16.000000 13.285714 13.285714  2.714286  2.333333  7.714286  8.142858 11.428572 11.714286 11.714286 13.000000 
dram[1]: 12.181818 13.400000 17.666666 17.333334 16.125000 15.875000 13.428572 12.857142  2.000000  2.375000  7.857143  8.285714 11.285714 11.571428 11.857142 13.000000 
dram[2]: 13.200000 14.777778 17.666666 17.333334 15.875000 16.500000 13.428572 12.714286  2.625000  2.444444  7.714286  8.142858 11.428572 11.571428 12.000000 13.500000 
dram[3]: 12.272727 16.500000 15.285714 17.500000 15.750000 16.250000 13.142858 12.857142  2.444444  2.444444  5.700000  7.857143 11.571428 11.571428 11.714286 13.500000 
dram[4]: 10.916667 12.000000 15.285714 17.666666 15.875000 16.500000 13.142858 12.714286  2.375000  2.100000  6.555555  8.142858 11.571428 11.571428 12.000000 13.666667 
dram[5]: 13.300000 11.250000 17.500000 17.500000 15.875000 18.857143 13.571428 12.428572  2.333333  3.000000  8.428572  8.285714 11.428572 11.571428 11.571428 13.666667 
average row locality = 8381/731 = 11.465117
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       108       105        73        73        84        82        61        63        17        17        53        55        80        82        74        72 
dram[1]:       106       106        74        72        82        81        64        60        16        16        53        56        79        81        75        72 
dram[2]:       105       104        74        72        81        84        64        59        17        18        52        56        80        81        76        73 
dram[3]:       109       104        75        73        80        82        62        60        18        18        53        54        81        81        74        73 
dram[4]:       104       104        75        74        81        83        62        61        16        17        56        55        81        81        76        74 
dram[5]:       104       106        73        73        81        84        65        59        17        18        56        56        80        81        75        74 
total reads: 6587
bank skew: 109/16 = 6.81
chip skew: 1102/1093 = 1.01
number of total write accesses:
dram[0]:        27        28        32        32        46        46        32        30         2         4         1         2         0         0         8         6 
dram[1]:        28        28        32        32        47        46        30        30         2         3         2         2         0         0         8         6 
dram[2]:        27        29        32        32        46        48        30        30         4         4         2         1         0         0         8         8 
dram[3]:        26        28        32        32        46        48        30        30         4         4         4         1         0         0         8         8 
dram[4]:        27        28        32        32        46        49        30        28         3         4         3         2         0         0         8         8 
dram[5]:        29        29        32        32        46        48        30        28         4         3         3         2         0         0         6         8 
total reads: 1794
min_bank_accesses = 0!
chip skew: 301/296 = 1.02
average mf latency per bank:
dram[0]:       1234      1413      1183      1181       567       579       172       178      2058      4185     83242     83306      2805      2195      1235      1098
dram[1]:       1220      1324      1208      1194       581       599       178       175      2937      3999     82173     80477      3231      2232      1239      1071
dram[2]:       1354      1197      1161      1203      1460       553       181       174      3432      4620     84336     80826      1936      2506      1220       846
dram[3]:       1359      1251      1265      1182       578       513       180       954      4423      3474     84124     91259      2185      2871      1375       937
dram[4]:       1277      1418      1202      1168       575       514       177       180      4072      4281     95026     82753      2947      2101      1155       868
dram[5]:       1277      1404      1188      1185       576       511       181       178      4012      4522     90806     73691      3056      2440      1076      1130
maximum mf latency per bank:
dram[0]:        547       566       359       373       339       396       339       317       389       351       754       637       688       670       725       568
dram[1]:        547       523       368       365       404       393       341       332       346       505       698       548       671       594       569       579
dram[2]:        582       531       372       370       360       407       319       324       429       521       681       626       622       641       540       521
dram[3]:        500       530       534       374       350       372       324       332       398       472       532       645       592       636       472       664
dram[4]:        535       591       642       346       364       373       309       327       456       472       640       527       600       518       581       594
dram[5]:        466       633       409       345       388       348       345       332       371       561       738       674       756       671       784       680

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702856 n_nop=699840 n_act=121 n_pre=105 n_req=1395 n_rd=2198 n_write=592 bw_util=0.007939
n_activity=21279 dram_eff=0.2622
bk0: 216a 701556i bk1: 210a 701474i bk2: 146a 701721i bk3: 146a 701755i bk4: 168a 701440i bk5: 164a 701281i bk6: 122a 701887i bk7: 126a 701807i bk8: 34a 702605i bk9: 34a 702534i bk10: 106a 702434i bk11: 110a 702320i bk12: 160a 702289i bk13: 164a 702292i bk14: 148a 702183i bk15: 144a 702134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00737704
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702856 n_nop=699852 n_act=121 n_pre=105 n_req=1389 n_rd=2186 n_write=592 bw_util=0.007905
n_activity=21167 dram_eff=0.2625
bk0: 212a 701508i bk1: 212a 701450i bk2: 148a 701665i bk3: 144a 701758i bk4: 164a 701276i bk5: 162a 701264i bk6: 128a 701907i bk7: 120a 701861i bk8: 32a 702556i bk9: 32a 702578i bk10: 106a 702394i bk11: 112a 702356i bk12: 158a 702262i bk13: 162a 702256i bk14: 150a 702143i bk15: 144a 702156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00875997
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702856 n_nop=699840 n_act=119 n_pre=103 n_req=1397 n_rd=2192 n_write=602 bw_util=0.00795
n_activity=20905 dram_eff=0.2673
bk0: 210a 701546i bk1: 208a 701462i bk2: 148a 701731i bk3: 144a 701671i bk4: 162a 701323i bk5: 168a 701349i bk6: 128a 701856i bk7: 118a 701909i bk8: 34a 702559i bk9: 36a 702528i bk10: 104a 702420i bk11: 112a 702410i bk12: 160a 702301i bk13: 162a 702270i bk14: 152a 702151i bk15: 146a 702037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00884249
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702856 n_nop=699828 n_act=124 n_pre=108 n_req=1398 n_rd=2194 n_write=602 bw_util=0.007956
n_activity=21033 dram_eff=0.2659
bk0: 218a 701643i bk1: 208a 701508i bk2: 150a 701625i bk3: 146a 701625i bk4: 160a 701265i bk5: 164a 701370i bk6: 124a 701867i bk7: 120a 701920i bk8: 36a 702558i bk9: 36a 702519i bk10: 106a 702305i bk11: 108a 702382i bk12: 162a 702316i bk13: 162a 702261i bk14: 148a 702218i bk15: 146a 702063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00722765
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702856 n_nop=699818 n_act=127 n_pre=111 n_req=1400 n_rd=2200 n_write=600 bw_util=0.007967
n_activity=21164 dram_eff=0.2646
bk0: 208a 701585i bk1: 208a 701413i bk2: 150a 701671i bk3: 148a 701740i bk4: 162a 701444i bk5: 166a 701295i bk6: 124a 701927i bk7: 122a 701902i bk8: 32a 702587i bk9: 34a 702509i bk10: 112a 702319i bk11: 110a 702310i bk12: 162a 702217i bk13: 162a 702222i bk14: 152a 702116i bk15: 148a 702046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00745387
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702856 n_nop=699828 n_act=120 n_pre=104 n_req=1402 n_rd=2204 n_write=600 bw_util=0.007979
n_activity=21244 dram_eff=0.264
bk0: 208a 701458i bk1: 212a 701511i bk2: 146a 701676i bk3: 146a 701608i bk4: 162a 701450i bk5: 168a 701415i bk6: 130a 701855i bk7: 118a 701946i bk8: 34a 702535i bk9: 36a 702575i bk10: 112a 702351i bk11: 112a 702379i bk12: 160a 702311i bk13: 162a 702265i bk14: 150a 702188i bk15: 148a 702149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00771139

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26751, Miss = 550, Miss_rate = 0.021, Pending_hits = 410, Reservation_fails = 2592
L2_cache_bank[1]: Access = 27974, Miss = 549, Miss_rate = 0.020, Pending_hits = 410, Reservation_fails = 2258
L2_cache_bank[2]: Access = 26851, Miss = 549, Miss_rate = 0.020, Pending_hits = 401, Reservation_fails = 2546
L2_cache_bank[3]: Access = 27236, Miss = 544, Miss_rate = 0.020, Pending_hits = 394, Reservation_fails = 1976
L2_cache_bank[4]: Access = 26528, Miss = 549, Miss_rate = 0.021, Pending_hits = 377, Reservation_fails = 1588
L2_cache_bank[5]: Access = 25988, Miss = 547, Miss_rate = 0.021, Pending_hits = 401, Reservation_fails = 1668
L2_cache_bank[6]: Access = 26773, Miss = 552, Miss_rate = 0.021, Pending_hits = 376, Reservation_fails = 1654
L2_cache_bank[7]: Access = 28167, Miss = 545, Miss_rate = 0.019, Pending_hits = 383, Reservation_fails = 1708
L2_cache_bank[8]: Access = 31278, Miss = 551, Miss_rate = 0.018, Pending_hits = 412, Reservation_fails = 1740
L2_cache_bank[9]: Access = 26699, Miss = 549, Miss_rate = 0.021, Pending_hits = 404, Reservation_fails = 1750
L2_cache_bank[10]: Access = 30791, Miss = 551, Miss_rate = 0.018, Pending_hits = 406, Reservation_fails = 2272
L2_cache_bank[11]: Access = 25266, Miss = 551, Miss_rate = 0.022, Pending_hits = 399, Reservation_fails = 3018
L2_total_cache_accesses = 330302
L2_total_cache_misses = 6587
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 4773
L2_total_cache_reservation_fails = 24770
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4732
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23676
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293718
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1094
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=469824
icnt_total_pkts_simt_to_mem=874596
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5
	minimum = 6
	maximum = 10
Network latency average = 7.5
	minimum = 6
	maximum = 10
Slowest packet = 660600
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1344405
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000381825
	minimum = 0 (at node 0)
	maximum = 0.00515464 (at node 7)
Accepted packet rate average = 0.000381825
	minimum = 0 (at node 0)
	maximum = 0.00515464 (at node 7)
Injected flit rate average = 0.000954563
	minimum = 0 (at node 0)
	maximum = 0.0103093 (at node 22)
Accepted flit rate average= 0.000954563
	minimum = 0 (at node 0)
	maximum = 0.0189003 (at node 7)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.4821 (13 samples)
	minimum = 6 (13 samples)
	maximum = 114.769 (13 samples)
Network latency average = 12.4892 (13 samples)
	minimum = 6 (13 samples)
	maximum = 94.5385 (13 samples)
Flit latency average = 11.4138 (13 samples)
	minimum = 6 (13 samples)
	maximum = 91.4615 (13 samples)
Fragmentation average = 0.0055432 (13 samples)
	minimum = 0 (13 samples)
	maximum = 36.3077 (13 samples)
Injected packet rate average = 0.0311147 (13 samples)
	minimum = 0.0209993 (13 samples)
	maximum = 0.0538544 (13 samples)
Accepted packet rate average = 0.0311147 (13 samples)
	minimum = 0.0209993 (13 samples)
	maximum = 0.0538544 (13 samples)
Injected flit rate average = 0.0752725 (13 samples)
	minimum = 0.0445804 (13 samples)
	maximum = 0.159164 (13 samples)
Accepted flit rate average = 0.0752725 (13 samples)
	minimum = 0.041308 (13 samples)
	maximum = 0.138308 (13 samples)
Injected packet size average = 2.41919 (13 samples)
Accepted packet size average = 2.41919 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 18 sec (138 sec)
gpgpu_simulation_rate = 144728 (inst/sec)
gpgpu_simulation_rate = 3858 (cycle/sec)
