INFO: [VRFC 10-2263] Analyzing Verilog file "/home/trk/git_fpga/new_git/projects/Vivado/verilog/Lab6/Lab6.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/trk/git_fpga/new_git/projects/Vivado/verilog/Lab6/Lab6.srcs/sim_1/new/ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/trk/git_fpga/new_git/projects/Vivado/verilog/Lab6/Lab6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
