# Homework 3: Synchronizer VHDL

## Overview
I modeled the first fundamental part of the a asynchronous signal cinditioner (the synchronizer) in VHDL and used the supplied testbench 
to confirm the functionallity in questa simulator

## Deliverables
![Screenshot of the ouput transcript showing 'all tests passed!'](https://s3.amazonaws.com/i.snag.gy/TGXmRz.jpg)