VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN register ;
UNITS DISTANCE MICRONS 1000 ;
DIEAREA ( 0 0 ) ( 34165 54885 ) ;
ROW ROW_0 unithd 5520 10880 FS DO 50 BY 1 STEP 460 0 ;
ROW ROW_1 unithd 5520 13600 N DO 50 BY 1 STEP 460 0 ;
ROW ROW_2 unithd 5520 16320 FS DO 50 BY 1 STEP 460 0 ;
ROW ROW_3 unithd 5520 19040 N DO 50 BY 1 STEP 460 0 ;
ROW ROW_4 unithd 5520 21760 FS DO 50 BY 1 STEP 460 0 ;
ROW ROW_5 unithd 5520 24480 N DO 50 BY 1 STEP 460 0 ;
ROW ROW_6 unithd 5520 27200 FS DO 50 BY 1 STEP 460 0 ;
ROW ROW_7 unithd 5520 29920 N DO 50 BY 1 STEP 460 0 ;
ROW ROW_8 unithd 5520 32640 FS DO 50 BY 1 STEP 460 0 ;
ROW ROW_9 unithd 5520 35360 N DO 50 BY 1 STEP 460 0 ;
ROW ROW_10 unithd 5520 38080 FS DO 50 BY 1 STEP 460 0 ;
ROW ROW_11 unithd 5520 40800 N DO 50 BY 1 STEP 460 0 ;
TRACKS X 230 DO 74 STEP 460 LAYER li1 ;
TRACKS Y 170 DO 161 STEP 340 LAYER li1 ;
TRACKS X 170 DO 100 STEP 340 LAYER met1 ;
TRACKS Y 170 DO 161 STEP 340 LAYER met1 ;
TRACKS X 230 DO 74 STEP 460 LAYER met2 ;
TRACKS Y 230 DO 119 STEP 460 LAYER met2 ;
TRACKS X 340 DO 50 STEP 680 LAYER met3 ;
TRACKS Y 340 DO 81 STEP 680 LAYER met3 ;
TRACKS X 460 DO 37 STEP 920 LAYER met4 ;
TRACKS Y 460 DO 60 STEP 920 LAYER met4 ;
TRACKS X 1700 DO 10 STEP 3400 LAYER met5 ;
TRACKS Y 1700 DO 16 STEP 3400 LAYER met5 ;
COMPONENTS 2 ;
    - _1_ sky130_fd_sc_hd__mux2_2 ;
    - _2_ sky130_fd_sc_hd__dfxtp_2 ;
END COMPONENTS
PINS 4 ;
    - clk + NET clk + DIRECTION INPUT + USE SIGNAL ;
    - d + NET d + DIRECTION INPUT + USE SIGNAL ;
    - q + NET q + DIRECTION OUTPUT + USE SIGNAL ;
    - wrenable + NET wrenable + DIRECTION INPUT + USE SIGNAL ;
END PINS
NETS 5 ;
    - _0_ ( _2_ D ) ( _1_ X ) + USE SIGNAL ;
    - clk ( PIN clk ) ( _2_ CLK ) + USE SIGNAL ;
    - d ( PIN d ) ( _1_ A1 ) + USE SIGNAL ;
    - q ( PIN q ) ( _2_ Q ) ( _1_ A0 ) + USE SIGNAL ;
    - wrenable ( PIN wrenable ) ( _1_ S ) + USE SIGNAL ;
END NETS
END DESIGN
