$comment
	File created using the following command:
		vcd file 7segdecode.msim.vcd -direction
$end
$date
	Sun Apr 07 15:20:55 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module hex7segdecode_vlg_vec_tst $end
$var reg 4 ! x [3:0] $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & e $end
$var wire 1 ' f $end
$var wire 1 ( g $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 a~0_combout $end
$var wire 1 1 b~0_combout $end
$var wire 1 2 c~0_combout $end
$var wire 1 3 d~0_combout $end
$var wire 1 4 e~0_combout $end
$var wire 1 5 f~0_combout $end
$var wire 1 6 g~0_combout $end
$var wire 1 7 x~combout [3] $end
$var wire 1 8 x~combout [2] $end
$var wire 1 9 x~combout [1] $end
$var wire 1 : x~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 !
0"
0#
1$
0%
0&
1'
0(
x)
0*
1+
x,
1-
1.
1/
00
01
12
03
04
15
06
0:
19
08
07
$end
#1000000
