<profile>
  <RunData>
    <RUN_TYPE>impl</RUN_TYPE>
    <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>2.790</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>2.790</CP_FINAL>
    <CP_ROUTE>2.790</CP_ROUTE>
    <CP_SYNTH>1.860</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>7.210</SLACK_FINAL>
    <SLACK_ROUTE>7.210</SLACK_ROUTE>
    <SLACK_SYNTH>8.140</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>0.000</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>7.210</WNS_FINAL>
    <WNS_ROUTE>7.210</WNS_ROUTE>
    <WNS_SYNTH>8.140</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>0</BRAM>
      <CLB>41</CLB>
      <DSP>3</DSP>
      <FF>145</FF>
      <LATCH>0</LATCH>
      <LUT>206</LUT>
      <SRL>2</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>288</BRAM>
      <CLB>14640</CLB>
      <DSP>1248</DSP>
      <FF>234240</FF>
      <LUT>117120</LUT>
      <URAM>64</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="fir" DISPNAME="inst" RTLNAME="fir">
      <SubModules count="4">fir_io_s_axi_U grp_fir_Pipeline_loop_fu_80 mac_muladd_16s_10s_31s_31_4_1_U8 shift_reg_U</SubModules>
      <Resources DSP="3" FF="145" LUT="206"/>
      <LocalResources DSP="1" FF="23"/>
    </RtlModule>
    <RtlModule CELL="inst/fir_io_s_axi_U" DEPTH="1" TYPE="rtl" MODULENAME="fir_io_s_axi" DISPNAME="io_s_axi_U" RTLNAME="fir_fir_io_s_axi">
      <Resources FF="70" LUT="55"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fir_Pipeline_loop_fu_80" DEPTH="1" TYPE="function" MODULENAME="fir_Pipeline_loop" DISPNAME="grp_fir_Pipeline_loop_fu_80" RTLNAME="fir_fir_Pipeline_loop">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_37s_37_4_1_U1</SubModules>
      <Resources DSP="1" FF="20" LUT="65"/>
      <LocalResources FF="18" LUT="9"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="fir_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="56"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_37s_37_4_1" DISPNAME="mac_muladd_16s_16s_37s_37_4_1_U1" RTLNAME="fir_mac_muladd_16s_16s_37s_37_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_37s_37_4_1_U1" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_16s_37s_37_4_1_U1" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:49" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln49_2" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_37s_37_4_1_U1" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:49" STORAGESUBTYPE="" URAM="0" VARIABLE="acc" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/mac_muladd_16s_10s_31s_31_4_1_U8" DEPTH="1" TYPE="resource" MODULENAME="mac_muladd_16s_10s_31s_31_4_1" DISPNAME="mac_muladd_16s_10s_31s_31_4_1_U8" RTLNAME="fir_mac_muladd_16s_10s_31s_31_4_1">
      <Resources DSP="1" FF="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_31s_31_4_1_U8" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:52" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln52" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_31s_31_4_1_U8" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:52" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln52_1" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_31s_31_4_1_U8" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:52" STORAGESUBTYPE="" URAM="0" VARIABLE="acc" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/shift_reg_U" DEPTH="1" TYPE="resource" MODULENAME="shift_reg_RAM_AUTO_1R1W" DISPNAME="shift_reg_U" RTLNAME="fir_shift_reg_RAM_AUTO_1R1W">
      <Resources FF="16" LUT="89"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="shift_reg_U" SOURCE="" STORAGESIZE="16 58 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="shift_reg" VISIBLE="true"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="2.460" DATAPATH_LOGIC_DELAY="0.648" DATAPATH_NET_DELAY="1.812" ENDPOINT_PIN="grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[4]" LOGIC_LEVELS="3" MAX_FANOUT="84" SLACK="7.210" STARTPOINT_PIN="grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/C">
      <CELL NAME="grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="fir.v" LINE_NUMBER="239"/>
      <CELL NAME="grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ram_reg_0_31_0_0_i_8" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="fir_fir_io_s_axi.v" LINE_NUMBER="136" MODULE_INSTNAME="grp_fir_Pipeline_loop_fu_80" IS_FUNCINST="0"/>
      <CELL NAME="shift_reg_U/ram_reg_0_15_0_0__7/DP" PRIMITIVE_TYPE="CLB.LUTRAM.RAM32X1D" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="shift_reg_U" IS_FUNCINST="0"/>
      <CELL NAME="shift_reg_U/q1[4]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="fir_shift_reg_RAM_AUTO_1R1W.v" LINE_NUMBER="54" MODULE_INSTNAME="shift_reg_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mac_muladd_16s_16s_37s_37_4_1_U1" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_fir_Pipeline_loop_fu_80 shift_reg_U mac_muladd_16s_16s_37s_37_4_1_U1</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.445" DATAPATH_LOGIC_DELAY="0.555" DATAPATH_NET_DELAY="1.890" ENDPOINT_PIN="grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[12]" LOGIC_LEVELS="3" MAX_FANOUT="84" SLACK="7.230" STARTPOINT_PIN="grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/C">
      <CELL NAME="grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="fir.v" LINE_NUMBER="239"/>
      <CELL NAME="grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ram_reg_0_31_0_0_i_8" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="fir_fir_io_s_axi.v" LINE_NUMBER="136" MODULE_INSTNAME="grp_fir_Pipeline_loop_fu_80" IS_FUNCINST="0"/>
      <CELL NAME="shift_reg_U/ram_reg_0_15_0_0__24/DP" PRIMITIVE_TYPE="CLB.LUTRAM.RAM32X1D" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="shift_reg_U" IS_FUNCINST="0"/>
      <CELL NAME="shift_reg_U/q1[12]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="fir_shift_reg_RAM_AUTO_1R1W.v" LINE_NUMBER="54" MODULE_INSTNAME="shift_reg_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mac_muladd_16s_16s_37s_37_4_1_U1" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_fir_Pipeline_loop_fu_80 shift_reg_U mac_muladd_16s_16s_37s_37_4_1_U1</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.435" DATAPATH_LOGIC_DELAY="0.589" DATAPATH_NET_DELAY="1.846" ENDPOINT_PIN="grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[10]" LOGIC_LEVELS="3" MAX_FANOUT="53" SLACK="7.240" STARTPOINT_PIN="grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C">
      <CELL NAME="grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="fir_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="70" MODULE_INSTNAME="grp_fir_Pipeline_loop_fu_80" IS_FUNCINST="0"/>
      <CELL NAME="grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_55" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="fir_fir_io_s_axi.v" LINE_NUMBER="136" MODULE_INSTNAME="grp_fir_Pipeline_loop_fu_80" IS_FUNCINST="0"/>
      <CELL NAME="grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/i2_fu_38[5]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="fir_fir_io_s_axi.v" LINE_NUMBER="136" MODULE_INSTNAME="grp_fir_Pipeline_loop_fu_80" IS_FUNCINST="0"/>
      <CELL NAME="shift_reg_U/q1[10]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="fir_shift_reg_RAM_AUTO_1R1W.v" LINE_NUMBER="54" MODULE_INSTNAME="shift_reg_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mac_muladd_16s_16s_37s_37_4_1_U1" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_fir_Pipeline_loop_fu_80 shift_reg_U mac_muladd_16s_16s_37s_37_4_1_U1</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.421" DATAPATH_LOGIC_DELAY="0.669" DATAPATH_NET_DELAY="1.752" ENDPOINT_PIN="grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[5]" LOGIC_LEVELS="3" MAX_FANOUT="84" SLACK="7.253" STARTPOINT_PIN="grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/C">
      <CELL NAME="grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="fir.v" LINE_NUMBER="239"/>
      <CELL NAME="grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ram_reg_0_31_0_0_i_8" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="fir_fir_io_s_axi.v" LINE_NUMBER="136" MODULE_INSTNAME="grp_fir_Pipeline_loop_fu_80" IS_FUNCINST="0"/>
      <CELL NAME="shift_reg_U/ram_reg_0_15_0_0__9/DP" PRIMITIVE_TYPE="CLB.LUTRAM.RAM32X1D" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="shift_reg_U" IS_FUNCINST="0"/>
      <CELL NAME="shift_reg_U/q1[5]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="fir_shift_reg_RAM_AUTO_1R1W.v" LINE_NUMBER="54" MODULE_INSTNAME="shift_reg_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mac_muladd_16s_16s_37s_37_4_1_U1" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_fir_Pipeline_loop_fu_80 shift_reg_U mac_muladd_16s_16s_37s_37_4_1_U1</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.392" DATAPATH_LOGIC_DELAY="0.572" DATAPATH_NET_DELAY="1.820" ENDPOINT_PIN="grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[6]" LOGIC_LEVELS="3" MAX_FANOUT="53" SLACK="7.282" STARTPOINT_PIN="grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C">
      <CELL NAME="grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="fir_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="70" MODULE_INSTNAME="grp_fir_Pipeline_loop_fu_80" IS_FUNCINST="0"/>
      <CELL NAME="grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_55" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="fir_fir_io_s_axi.v" LINE_NUMBER="136" MODULE_INSTNAME="grp_fir_Pipeline_loop_fu_80" IS_FUNCINST="0"/>
      <CELL NAME="grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/i2_fu_38[5]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="fir_fir_io_s_axi.v" LINE_NUMBER="136" MODULE_INSTNAME="grp_fir_Pipeline_loop_fu_80" IS_FUNCINST="0"/>
      <CELL NAME="shift_reg_U/q1[6]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="fir_shift_reg_RAM_AUTO_1R1W.v" LINE_NUMBER="54" MODULE_INSTNAME="shift_reg_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mac_muladd_16s_16s_37s_37_4_1_U1" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_fir_Pipeline_loop_fu_80 shift_reg_U mac_muladd_16s_16s_37s_37_4_1_U1</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/fir_design_analysis_routed.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/fir_failfast_routed.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/fir_power_routed.rpt"/>
    <ReportFile TYPE="status" PATH="verilog/report/fir_status_routed.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/fir_timing_routed.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/fir_timing_paths_routed.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/fir_utilization_routed.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/fir_utilization_hierarchical_routed.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Sun Feb 16 18:57:11 +0800 2025"/>
    <item NAME="Version" VALUE="2024.2 (Build 5238294 on Nov  8 2024)"/>
    <item NAME="Project" VALUE="fir"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynquplus"/>
    <item NAME="Target device" VALUE="xczu5eg-sfvc784-1-e"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="Place &amp; Route target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE=""/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Impl NAME="Place &amp; Route Options">
      <item NAME="config_export -vivado_impl_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_phys_opt" VALUE="auto"/>
      <item NAME="config_export -vivado_pblock" VALUE=""/>
    </Impl>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

