[globcfg]
base_address = 0
data_width = 32
address_width = 8
register_reset = sync_pos
address_increment = none
address_alignment = data_width
force_name_case = none
regmap_path = DmaRegs.yaml

[v_module]
path = hw/DmaRegs.v
read_filler = 0
interface = axil
generator = Verilog

[v_header]
path = hw/DmaRegs.vh
prefix = DMA_CSR
generator = VerilogHeader

[sv_pkg]
path = hw/DmaRegs_pkg.sv
prefix = DMA_CSR
generator = SystemVerilogPackage

[c_header]
path = sw/DmaRegs.h
prefix = DMA_CSR
generator = CHeader

[md_doc]
path = doc/DmaRegs.md
title = Register map
print_images = True
image_dir = md_img
print_conventions = True
generator = Markdown
