Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May 30 21:04:24 2024
| Host         : nehemias-dell running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    840         
TIMING-16  Warning           Large setup violation          2           
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5574)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1666)
5. checking no_input_delay (2)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5574)
---------------------------
 There are 840 register/latch pins with no clock driven by root clock pin: baud_gen/tick_reg[0]/Q (HIGH)

 There are 789 register/latch pins with no clock driven by root clock pin: receptor/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 789 register/latch pins with no clock driven by root clock pin: receptor/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 789 register/latch pins with no clock driven by root clock pin: receptor/tick_counter_reg[0]/Q (HIGH)

 There are 789 register/latch pins with no clock driven by root clock pin: receptor/tick_counter_reg[1]/Q (HIGH)

 There are 789 register/latch pins with no clock driven by root clock pin: receptor/tick_counter_reg[2]/Q (HIGH)

 There are 789 register/latch pins with no clock driven by root clock pin: receptor/tick_counter_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1666)
---------------------------------------------------
 There are 1666 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.098      -55.285                    153                 2711        0.055        0.000                      0                 2711        4.500        0.000                       0                  1592  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.098      -55.285                    153                 2711        0.055        0.000                      0                 2711        4.500        0.000                       0                  1592  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          153  Failing Endpoints,  Worst Slack       -1.098ns,  Total Violation      -55.285ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.098ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 1.324ns (22.102%)  route 4.666ns (77.898%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 10.265 - 5.000 ) 
    Source Clock Delay      (SCD):    5.848ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.300 r  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        1.548     5.848    ex/i_clk
    SLICE_X37Y63         FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     6.304 r  ex/op_tmp_reg[3]/Q
                         net (fo=13, routed)          0.730     7.034    ex/alu/alu_tmp_reg[2][3]
    SLICE_X37Y62         LUT3 (Prop_lut3_I1_O)        0.124     7.158 r  ex/alu/o_res_inferred_i_523/O
                         net (fo=1, routed)           0.650     7.808    ex/alu/o_res_inferred_i_523_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.124     7.932 r  ex/alu/o_res_inferred_i_359/O
                         net (fo=1, routed)           0.433     8.366    ex/alu/o_res_inferred_i_359_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I1_O)        0.124     8.490 r  ex/alu/o_res_inferred_i_165/O
                         net (fo=146, routed)         1.103     9.592    ex/alu/o_res_inferred_i_165_n_0
    SLICE_X34Y56         LUT4 (Prop_lut4_I1_O)        0.124     9.716 r  ex/alu/o_res_inferred_i_301/O
                         net (fo=1, routed)           0.670    10.386    ex/alu/o_res_inferred_i_301_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.510 r  ex/alu/o_res_inferred_i_124/O
                         net (fo=1, routed)           0.646    11.157    ex/alu/o_res_inferred_i_124_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124    11.281 r  ex/alu/o_res_inferred_i_23/O
                         net (fo=3, routed)           0.434    11.715    ex/o_res_orig[9]
    SLICE_X32Y56         LUT6 (Prop_lut6_I5_O)        0.124    11.839 r  ex/o_res_inferred__1_i_23/O
                         net (fo=1, routed)           0.000    11.839    exmem/res_tmp_reg[31]_0[9]
    SLICE_X32Y56         FDRE                                         r  exmem/res_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        1.435    10.265    exmem/i_clk
    SLICE_X32Y56         FDRE                                         r  exmem/res_tmp_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.477    10.742    
                         clock uncertainty           -0.035    10.707    
    SLICE_X32Y56         FDRE (Setup_fdre_C_D)        0.034    10.741    exmem/res_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         10.741    
                         arrival time                         -11.839    
  -------------------------------------------------------------------
                         slack                                 -1.098    

Slack (VIOLATED) :        -1.021ns  (required time - arrival time)
  Source:                 ex/rt_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.903ns  (logic 1.587ns (26.886%)  route 4.316ns (73.114%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.263ns = ( 10.263 - 5.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.300 r  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        1.555     5.855    ex/i_clk
    SLICE_X44Y55         FDRE                                         r  ex/rt_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.456     6.311 f  ex/rt_tmp_reg[15]/Q
                         net (fo=10, routed)          1.037     7.349    ex/alu/Q[15]
    SLICE_X45Y56         LUT4 (Prop_lut4_I0_O)        0.124     7.473 f  ex/alu/o_res_inferred_i_528/O
                         net (fo=1, routed)           0.421     7.894    ex/alu/o_res_inferred_i_528_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.018 f  ex/alu/o_res_inferred_i_375/O
                         net (fo=1, routed)           0.580     8.597    ex/alu/o_res_inferred_i_375_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.721 r  ex/alu/o_res_inferred_i_178/O
                         net (fo=49, routed)          1.036     9.758    ex/alu/o_res_inferred_i_178_n_0
    SLICE_X41Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.882 r  ex/alu/o_res_inferred_i_347/O
                         net (fo=1, routed)           0.000     9.882    ex/alu/o_res_inferred_i_347_n_0
    SLICE_X41Y59         MUXF7 (Prop_muxf7_I0_O)      0.212    10.094 r  ex/alu/o_res_inferred_i_162/O
                         net (fo=1, routed)           1.075    11.168    ex/alu/o_res_inferred_i_162_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I5_O)        0.299    11.467 r  ex/alu/o_res_inferred_i_32/O
                         net (fo=3, routed)           0.167    11.634    ex/o_res_orig[0]
    SLICE_X35Y57         LUT4 (Prop_lut4_I0_O)        0.124    11.758 r  ex/o_res_inferred__1_i_32/O
                         net (fo=1, routed)           0.000    11.758    exmem/res_tmp_reg[31]_0[0]
    SLICE_X35Y57         FDRE                                         r  exmem/res_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        1.433    10.263    exmem/i_clk
    SLICE_X35Y57         FDRE                                         r  exmem/res_tmp_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.477    10.740    
                         clock uncertainty           -0.035    10.705    
    SLICE_X35Y57         FDRE (Setup_fdre_C_D)        0.032    10.737    exmem/res_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.737    
                         arrival time                         -11.758    
  -------------------------------------------------------------------
                         slack                                 -1.021    

Slack (VIOLATED) :        -0.994ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 1.319ns (22.250%)  route 4.609ns (77.750%))
  Logic Levels:           7  (LUT3=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.263ns = ( 10.263 - 5.000 ) 
    Source Clock Delay      (SCD):    5.848ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.300 r  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        1.548     5.848    ex/i_clk
    SLICE_X37Y63         FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     6.304 r  ex/op_tmp_reg[3]/Q
                         net (fo=13, routed)          0.730     7.034    ex/alu/alu_tmp_reg[2][3]
    SLICE_X37Y62         LUT3 (Prop_lut3_I1_O)        0.124     7.158 r  ex/alu/o_res_inferred_i_523/O
                         net (fo=1, routed)           0.650     7.808    ex/alu/o_res_inferred_i_523_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.124     7.932 r  ex/alu/o_res_inferred_i_359/O
                         net (fo=1, routed)           0.433     8.366    ex/alu/o_res_inferred_i_359_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I1_O)        0.124     8.490 r  ex/alu/o_res_inferred_i_165/O
                         net (fo=146, routed)         0.882     9.372    ex/alu/o_res_inferred_i_165_n_0
    SLICE_X34Y60         LUT3 (Prop_lut3_I1_O)        0.124     9.496 r  ex/alu/o_res_inferred_i_170/O
                         net (fo=32, routed)          1.041    10.536    ex/alu/o_res_inferred_i_170_n_0
    SLICE_X34Y59         LUT6 (Prop_lut6_I4_O)        0.124    10.660 r  ex/alu/o_res_inferred_i_112/O
                         net (fo=1, routed)           0.594    11.254    ex/alu/o_res_inferred_i_112_n_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I1_O)        0.124    11.378 r  ex/alu/o_res_inferred_i_20/O
                         net (fo=1, routed)           0.279    11.657    ex/o_res_orig[12]
    SLICE_X32Y59         LUT3 (Prop_lut3_I2_O)        0.119    11.776 r  ex/o_res_inferred__1_i_20/O
                         net (fo=1, routed)           0.000    11.776    exmem/res_tmp_reg[31]_0[12]
    SLICE_X32Y59         FDRE                                         r  exmem/res_tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        1.433    10.263    exmem/i_clk
    SLICE_X32Y59         FDRE                                         r  exmem/res_tmp_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.477    10.740    
                         clock uncertainty           -0.035    10.705    
    SLICE_X32Y59         FDRE (Setup_fdre_C_D)        0.078    10.783    exmem/res_tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         10.783    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                 -0.994    

Slack (VIOLATED) :        -0.985ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 1.324ns (22.333%)  route 4.604ns (77.667%))
  Logic Levels:           7  (LUT3=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns = ( 10.264 - 5.000 ) 
    Source Clock Delay      (SCD):    5.848ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.300 r  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        1.548     5.848    ex/i_clk
    SLICE_X37Y63         FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     6.304 r  ex/op_tmp_reg[3]/Q
                         net (fo=13, routed)          0.730     7.034    ex/alu/alu_tmp_reg[2][3]
    SLICE_X37Y62         LUT3 (Prop_lut3_I1_O)        0.124     7.158 r  ex/alu/o_res_inferred_i_523/O
                         net (fo=1, routed)           0.650     7.808    ex/alu/o_res_inferred_i_523_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.124     7.932 r  ex/alu/o_res_inferred_i_359/O
                         net (fo=1, routed)           0.433     8.366    ex/alu/o_res_inferred_i_359_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I1_O)        0.124     8.490 r  ex/alu/o_res_inferred_i_165/O
                         net (fo=146, routed)         0.882     9.372    ex/alu/o_res_inferred_i_165_n_0
    SLICE_X34Y60         LUT3 (Prop_lut3_I1_O)        0.124     9.496 r  ex/alu/o_res_inferred_i_170/O
                         net (fo=32, routed)          1.143    10.639    ex/alu/o_res_inferred_i_170_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.763 r  ex/alu/o_res_inferred_i_64/O
                         net (fo=1, routed)           0.604    11.367    ex/alu/o_res_inferred_i_64_n_0
    SLICE_X34Y55         LUT6 (Prop_lut6_I1_O)        0.124    11.491 r  ex/alu/o_res_inferred_i_8/O
                         net (fo=1, routed)           0.162    11.653    ex/o_res_orig[24]
    SLICE_X34Y55         LUT3 (Prop_lut3_I2_O)        0.124    11.777 r  ex/o_res_inferred__1_i_8/O
                         net (fo=1, routed)           0.000    11.777    exmem/res_tmp_reg[31]_0[24]
    SLICE_X34Y55         FDRE                                         r  exmem/res_tmp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        1.434    10.264    exmem/i_clk
    SLICE_X34Y55         FDRE                                         r  exmem/res_tmp_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.477    10.741    
                         clock uncertainty           -0.035    10.706    
    SLICE_X34Y55         FDRE (Setup_fdre_C_D)        0.086    10.792    exmem/res_tmp_reg[24]
  -------------------------------------------------------------------
                         required time                         10.792    
                         arrival time                         -11.777    
  -------------------------------------------------------------------
                         slack                                 -0.985    

Slack (VIOLATED) :        -0.947ns  (required time - arrival time)
  Source:                 ex/rt_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 1.592ns (26.963%)  route 4.312ns (73.037%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 10.266 - 5.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.300 r  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        1.555     5.855    ex/i_clk
    SLICE_X44Y55         FDRE                                         r  ex/rt_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.456     6.311 f  ex/rt_tmp_reg[15]/Q
                         net (fo=10, routed)          1.037     7.349    ex/alu/Q[15]
    SLICE_X45Y56         LUT4 (Prop_lut4_I0_O)        0.124     7.473 f  ex/alu/o_res_inferred_i_528/O
                         net (fo=1, routed)           0.421     7.894    ex/alu/o_res_inferred_i_528_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.018 f  ex/alu/o_res_inferred_i_375/O
                         net (fo=1, routed)           0.580     8.597    ex/alu/o_res_inferred_i_375_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.721 r  ex/alu/o_res_inferred_i_178/O
                         net (fo=49, routed)          1.144     9.866    ex/alu/o_res_inferred_i_178_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I3_O)        0.124     9.990 r  ex/alu/o_res_inferred_i_309/O
                         net (fo=1, routed)           0.000     9.990    ex/alu/o_res_inferred_i_309_n_0
    SLICE_X36Y51         MUXF7 (Prop_muxf7_I1_O)      0.217    10.207 r  ex/alu/o_res_inferred_i_130/O
                         net (fo=1, routed)           0.825    11.031    ex/alu/o_res_inferred_i_130_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I5_O)        0.299    11.330 r  ex/alu/o_res_inferred_i_24/O
                         net (fo=3, routed)           0.305    11.636    ex/o_res_orig[8]
    SLICE_X37Y51         LUT5 (Prop_lut5_I4_O)        0.124    11.760 r  ex/o_res_inferred__1_i_24/O
                         net (fo=1, routed)           0.000    11.760    exmem/res_tmp_reg[31]_0[8]
    SLICE_X37Y51         FDRE                                         r  exmem/res_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        1.436    10.266    exmem/i_clk
    SLICE_X37Y51         FDRE                                         r  exmem/res_tmp_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.549    10.814    
                         clock uncertainty           -0.035    10.779    
    SLICE_X37Y51         FDRE (Setup_fdre_C_D)        0.034    10.813    exmem/res_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                         -11.760    
  -------------------------------------------------------------------
                         slack                                 -0.947    

Slack (VIOLATED) :        -0.925ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 1.324ns (22.424%)  route 4.580ns (77.576%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 10.266 - 5.000 ) 
    Source Clock Delay      (SCD):    5.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.300 r  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        1.548     5.848    ex/i_clk
    SLICE_X37Y63         FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     6.304 r  ex/op_tmp_reg[3]/Q
                         net (fo=13, routed)          0.621     6.925    ex/alu/alu_tmp_reg[2][3]
    SLICE_X37Y64         LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=20, routed)          0.546     7.595    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.719 f  ex/alu/o_ins_type_inferred_i_10/O
                         net (fo=8, routed)           0.747     8.466    ex/alu/sel0[1]
    SLICE_X37Y60         LUT3 (Prop_lut3_I1_O)        0.124     8.590 r  ex/alu/o_res_inferred_i_176/O
                         net (fo=2, routed)           0.648     9.238    ex/alu/o_res_inferred_i_176_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I0_O)        0.124     9.362 r  ex/alu/o_res_inferred_i_171/O
                         net (fo=1, routed)           0.263     9.625    ex/alu/o_res_inferred_i_171_n_0
    SLICE_X37Y58         LUT2 (Prop_lut2_I0_O)        0.124     9.749 r  ex/alu/o_res_inferred_i_35/O
                         net (fo=38, routed)          1.304    11.052    ex/alu/o_res_inferred_i_35_n_0
    SLICE_X37Y51         LUT4 (Prop_lut4_I3_O)        0.124    11.176 r  ex/alu/o_res_inferred_i_4_comp/O
                         net (fo=1, routed)           0.452    11.629    ex/o_res_orig[28]
    SLICE_X37Y50         LUT6 (Prop_lut6_I4_O)        0.124    11.753 r  ex/o_res_inferred__1_i_4_comp/O
                         net (fo=1, routed)           0.000    11.753    exmem/res_tmp_reg[31]_0[28]
    SLICE_X37Y50         FDRE                                         r  exmem/res_tmp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        1.436    10.266    exmem/i_clk
    SLICE_X37Y50         FDRE                                         r  exmem/res_tmp_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.564    10.829    
                         clock uncertainty           -0.035    10.794    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.034    10.828    exmem/res_tmp_reg[28]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                 -0.925    

Slack (VIOLATED) :        -0.924ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 1.324ns (22.768%)  route 4.491ns (77.232%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.263ns = ( 10.263 - 5.000 ) 
    Source Clock Delay      (SCD):    5.848ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.300 r  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        1.548     5.848    ex/i_clk
    SLICE_X37Y63         FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     6.304 r  ex/op_tmp_reg[3]/Q
                         net (fo=13, routed)          0.621     6.925    ex/alu/alu_tmp_reg[2][3]
    SLICE_X37Y64         LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=20, routed)          0.546     7.595    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.719 f  ex/alu/o_ins_type_inferred_i_10/O
                         net (fo=8, routed)           0.747     8.466    ex/alu/sel0[1]
    SLICE_X37Y60         LUT3 (Prop_lut3_I1_O)        0.124     8.590 r  ex/alu/o_res_inferred_i_176/O
                         net (fo=2, routed)           0.648     9.238    ex/alu/o_res_inferred_i_176_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I0_O)        0.124     9.362 r  ex/alu/o_res_inferred_i_171/O
                         net (fo=1, routed)           0.263     9.625    ex/alu/o_res_inferred_i_171_n_0
    SLICE_X37Y58         LUT2 (Prop_lut2_I0_O)        0.124     9.749 r  ex/alu/o_res_inferred_i_35/O
                         net (fo=38, routed)          1.250    10.998    ex/alu/o_res_inferred_i_35_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.122 r  ex/alu/o_res_inferred_i_22/O
                         net (fo=2, routed)           0.417    11.539    ex/o_res_orig[10]
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.124    11.663 r  ex/o_res_inferred__1_i_22/O
                         net (fo=1, routed)           0.000    11.663    exmem/res_tmp_reg[31]_0[10]
    SLICE_X35Y58         FDRE                                         r  exmem/res_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        1.433    10.263    exmem/i_clk
    SLICE_X35Y58         FDRE                                         r  exmem/res_tmp_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.477    10.740    
                         clock uncertainty           -0.035    10.705    
    SLICE_X35Y58         FDRE (Setup_fdre_C_D)        0.035    10.740    exmem/res_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         10.740    
                         arrival time                         -11.663    
  -------------------------------------------------------------------
                         slack                                 -0.924    

Slack (VIOLATED) :        -0.890ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 1.200ns (20.756%)  route 4.582ns (79.244%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns = ( 10.264 - 5.000 ) 
    Source Clock Delay      (SCD):    5.848ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.300 r  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        1.548     5.848    ex/i_clk
    SLICE_X37Y63         FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     6.304 f  ex/op_tmp_reg[3]/Q
                         net (fo=13, routed)          0.621     6.925    ex/alu/alu_tmp_reg[2][3]
    SLICE_X37Y64         LUT3 (Prop_lut3_I0_O)        0.124     7.049 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=20, routed)          0.869     7.918    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.042 f  ex/alu/o_res_inferred_i_372/O
                         net (fo=1, routed)           0.921     8.963    ex/alu/o_res_inferred_i_372_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I4_O)        0.124     9.087 r  ex/alu/o_res_inferred_i_172/O
                         net (fo=2, routed)           0.425     9.512    ex/alu/o_res_inferred_i_172_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I4_O)        0.124     9.636 r  ex/alu/o_res_inferred_i_37/O
                         net (fo=37, routed)          1.449    11.085    ex/alu/o_res_inferred_i_37_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I4_O)        0.124    11.209 r  ex/alu/o_res_inferred_i_28/O
                         net (fo=3, routed)           0.297    11.506    ex/o_res_orig[4]
    SLICE_X31Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.630 r  ex/o_res_inferred__1_i_28/O
                         net (fo=1, routed)           0.000    11.630    exmem/res_tmp_reg[31]_0[4]
    SLICE_X31Y57         FDRE                                         r  exmem/res_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        1.434    10.264    exmem/i_clk
    SLICE_X31Y57         FDRE                                         r  exmem/res_tmp_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.477    10.741    
                         clock uncertainty           -0.035    10.706    
    SLICE_X31Y57         FDRE (Setup_fdre_C_D)        0.034    10.740    exmem/res_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         10.740    
                         arrival time                         -11.630    
  -------------------------------------------------------------------
                         slack                                 -0.890    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 ex/rt_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.744ns  (logic 1.592ns (27.716%)  route 4.152ns (72.284%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.263ns = ( 10.263 - 5.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.300 r  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        1.555     5.855    ex/i_clk
    SLICE_X44Y55         FDRE                                         r  ex/rt_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.456     6.311 f  ex/rt_tmp_reg[15]/Q
                         net (fo=10, routed)          1.037     7.349    ex/alu/Q[15]
    SLICE_X45Y56         LUT4 (Prop_lut4_I0_O)        0.124     7.473 f  ex/alu/o_res_inferred_i_528/O
                         net (fo=1, routed)           0.421     7.894    ex/alu/o_res_inferred_i_528_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.018 f  ex/alu/o_res_inferred_i_375/O
                         net (fo=1, routed)           0.580     8.597    ex/alu/o_res_inferred_i_375_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.721 r  ex/alu/o_res_inferred_i_178/O
                         net (fo=49, routed)          1.198     9.920    ex/alu/o_res_inferred_i_178_n_0
    SLICE_X35Y62         LUT5 (Prop_lut5_I3_O)        0.124    10.044 r  ex/alu/o_res_inferred_i_319/O
                         net (fo=1, routed)           0.000    10.044    ex/alu/o_res_inferred_i_319_n_0
    SLICE_X35Y62         MUXF7 (Prop_muxf7_I1_O)      0.217    10.261 r  ex/alu/o_res_inferred_i_138/O
                         net (fo=1, routed)           0.459    10.719    ex/alu/o_res_inferred_i_138_n_0
    SLICE_X33Y60         LUT6 (Prop_lut6_I5_O)        0.299    11.018 r  ex/alu/o_res_inferred_i_26/O
                         net (fo=3, routed)           0.457    11.475    ex/o_res_orig[6]
    SLICE_X33Y60         LUT6 (Prop_lut6_I5_O)        0.124    11.599 r  ex/o_res_inferred__1_i_26/O
                         net (fo=1, routed)           0.000    11.599    exmem/res_tmp_reg[31]_0[6]
    SLICE_X33Y60         FDRE                                         r  exmem/res_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        1.433    10.263    exmem/i_clk
    SLICE_X33Y60         FDRE                                         r  exmem/res_tmp_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.477    10.740    
                         clock uncertainty           -0.035    10.705    
    SLICE_X33Y60         FDRE (Setup_fdre_C_D)        0.032    10.737    exmem/res_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.737    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.821ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 1.324ns (22.963%)  route 4.442ns (77.037%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 10.265 - 5.000 ) 
    Source Clock Delay      (SCD):    5.848ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.300 r  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        1.548     5.848    ex/i_clk
    SLICE_X37Y63         FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     6.304 r  ex/op_tmp_reg[3]/Q
                         net (fo=13, routed)          0.621     6.925    ex/alu/alu_tmp_reg[2][3]
    SLICE_X37Y64         LUT3 (Prop_lut3_I0_O)        0.124     7.049 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=20, routed)          0.546     7.595    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.719 f  ex/alu/o_ins_type_inferred_i_10/O
                         net (fo=8, routed)           0.747     8.466    ex/alu/sel0[1]
    SLICE_X37Y60         LUT3 (Prop_lut3_I1_O)        0.124     8.590 r  ex/alu/o_res_inferred_i_176/O
                         net (fo=2, routed)           0.648     9.238    ex/alu/o_res_inferred_i_176_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I0_O)        0.124     9.362 r  ex/alu/o_res_inferred_i_171/O
                         net (fo=1, routed)           0.263     9.625    ex/alu/o_res_inferred_i_171_n_0
    SLICE_X37Y58         LUT2 (Prop_lut2_I0_O)        0.124     9.749 r  ex/alu/o_res_inferred_i_35/O
                         net (fo=38, routed)          1.455    11.204    ex/alu/o_res_inferred_i_35_n_0
    SLICE_X30Y56         LUT6 (Prop_lut6_I2_O)        0.124    11.328 r  ex/alu/o_res_inferred_i_11/O
                         net (fo=1, routed)           0.162    11.490    ex/o_res_orig[21]
    SLICE_X30Y56         LUT3 (Prop_lut3_I2_O)        0.124    11.614 r  ex/o_res_inferred__1_i_11/O
                         net (fo=1, routed)           0.000    11.614    exmem/res_tmp_reg[31]_0[21]
    SLICE_X30Y56         FDRE                                         r  exmem/res_tmp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        1.435    10.265    exmem/i_clk
    SLICE_X30Y56         FDRE                                         r  exmem/res_tmp_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.477    10.742    
                         clock uncertainty           -0.035    10.707    
    SLICE_X30Y56         FDRE (Setup_fdre_C_D)        0.086    10.793    exmem/res_tmp_reg[21]
  -------------------------------------------------------------------
                         required time                         10.793    
                         arrival time                         -11.614    
  -------------------------------------------------------------------
                         slack                                 -0.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.386ns  (logic 0.167ns (43.299%)  route 0.219ns (56.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 7.536 - 5.000 ) 
    Source Clock Delay      (SCD):    1.897ns = ( 6.897 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.775     6.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.046 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     6.312    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.338 f  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        0.559     6.897    exmem/i_clk
    SLICE_X34Y58         FDRE                                         r  exmem/res_tmp_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.167     7.064 r  exmem/res_tmp_reg[26]/Q
                         net (fo=3, routed)           0.219     7.283    memwb/res_tmp_reg[31]_0[26]
    SLICE_X36Y58         FDRE                                         r  memwb/res_tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.324    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     6.380 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     6.679    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.708 f  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        0.828     7.536    memwb/i_clk
    SLICE_X36Y58         FDRE                                         r  memwb/res_tmp_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.375     7.162    
    SLICE_X36Y58         FDRE (Hold_fdre_C_D)         0.066     7.228    memwb/res_tmp_reg[26]
  -------------------------------------------------------------------
                         required time                         -7.228    
                         arrival time                           7.283    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.416ns  (logic 0.146ns (35.121%)  route 0.270ns (64.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 7.538 - 5.000 ) 
    Source Clock Delay      (SCD):    1.898ns = ( 6.898 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.775     6.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.046 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     6.312    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.338 f  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        0.560     6.898    exmem/i_clk
    SLICE_X31Y57         FDRE                                         r  exmem/res_tmp_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.146     7.044 r  exmem/res_tmp_reg[16]/Q
                         net (fo=3, routed)           0.270     7.314    memwb/res_tmp_reg[31]_0[16]
    SLICE_X43Y53         FDRE                                         r  memwb/res_tmp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.324    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     6.380 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     6.679    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.708 f  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        0.831     7.538    memwb/i_clk
    SLICE_X43Y53         FDRE                                         r  memwb/res_tmp_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.375     7.164    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.073     7.237    memwb/res_tmp_reg[16]
  -------------------------------------------------------------------
                         required time                         -7.237    
                         arrival time                           7.314    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.409ns  (logic 0.146ns (35.733%)  route 0.263ns (64.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns = ( 7.537 - 5.000 ) 
    Source Clock Delay      (SCD):    1.899ns = ( 6.899 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.775     6.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.046 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     6.312    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.338 f  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        0.561     6.899    exmem/i_clk
    SLICE_X33Y55         FDRE                                         r  exmem/res_tmp_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.146     7.045 r  exmem/res_tmp_reg[25]/Q
                         net (fo=3, routed)           0.263     7.308    memwb/res_tmp_reg[31]_0[25]
    SLICE_X36Y56         FDRE                                         r  memwb/res_tmp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.324    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     6.380 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     6.679    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.708 f  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        0.829     7.537    memwb/i_clk
    SLICE_X36Y56         FDRE                                         r  memwb/res_tmp_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.375     7.163    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.066     7.229    memwb/res_tmp_reg[25]
  -------------------------------------------------------------------
                         required time                         -7.229    
                         arrival time                           7.308    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 baud_gen/contador_flancos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/contador_flancos_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.564     1.447    baud_gen/CLK
    SLICE_X28Y49         FDRE                                         r  baud_gen/contador_flancos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  baud_gen/contador_flancos_reg[11]/Q
                         net (fo=2, routed)           0.133     1.721    baud_gen/contador_flancos[11]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  baud_gen/contador_flancos_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    baud_gen/contador_flancos_reg[12]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  baud_gen/contador_flancos_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.936    baud_gen/p_1_in__0[13]
    SLICE_X28Y50         FDRE                                         r  baud_gen/contador_flancos_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.832     1.959    baud_gen/CLK
    SLICE_X28Y50         FDRE                                         r  baud_gen/contador_flancos_reg[13]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    baud_gen/contador_flancos_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.461ns  (logic 0.146ns (31.654%)  route 0.315ns (68.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 7.538 - 5.000 ) 
    Source Clock Delay      (SCD):    1.897ns = ( 6.897 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.775     6.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.046 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     6.312    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.338 f  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        0.559     6.897    exmem/i_clk
    SLICE_X35Y57         FDRE                                         r  exmem/res_tmp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.146     7.043 r  exmem/res_tmp_reg[0]/Q
                         net (fo=3, routed)           0.315     7.358    memwb/res_tmp_reg[31]_0[0]
    SLICE_X43Y53         FDRE                                         r  memwb/res_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.324    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     6.380 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     6.679    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.708 f  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        0.831     7.538    memwb/i_clk
    SLICE_X43Y53         FDRE                                         r  memwb/res_tmp_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.375     7.164    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.077     7.241    memwb/res_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.241    
                         arrival time                           7.358    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 baud_gen/contador_flancos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/contador_flancos_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.254%)  route 0.134ns (26.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.564     1.447    baud_gen/CLK
    SLICE_X28Y49         FDRE                                         r  baud_gen/contador_flancos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  baud_gen/contador_flancos_reg[11]/Q
                         net (fo=2, routed)           0.133     1.721    baud_gen/contador_flancos[11]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  baud_gen/contador_flancos_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    baud_gen/contador_flancos_reg[12]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  baud_gen/contador_flancos_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.947    baud_gen/p_1_in__0[15]
    SLICE_X28Y50         FDRE                                         r  baud_gen/contador_flancos_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.832     1.959    baud_gen/CLK
    SLICE_X28Y50         FDRE                                         r  baud_gen/contador_flancos_reg[15]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    baud_gen/contador_flancos_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 baud_gen/contador_flancos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/contador_flancos_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.564     1.447    baud_gen/CLK
    SLICE_X28Y49         FDRE                                         r  baud_gen/contador_flancos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  baud_gen/contador_flancos_reg[11]/Q
                         net (fo=2, routed)           0.133     1.721    baud_gen/contador_flancos[11]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  baud_gen/contador_flancos_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    baud_gen/contador_flancos_reg[12]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.972 r  baud_gen/contador_flancos_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.972    baud_gen/p_1_in__0[14]
    SLICE_X28Y50         FDRE                                         r  baud_gen/contador_flancos_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.832     1.959    baud_gen/CLK
    SLICE_X28Y50         FDRE                                         r  baud_gen/contador_flancos_reg[14]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    baud_gen/contador_flancos_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.488ns  (logic 0.146ns (29.931%)  route 0.342ns (70.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 7.539 - 5.000 ) 
    Source Clock Delay      (SCD):    1.897ns = ( 6.897 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.775     6.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.046 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     6.312    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.338 f  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        0.559     6.897    exmem/i_clk
    SLICE_X33Y60         FDRE                                         r  exmem/res_tmp_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.146     7.043 r  exmem/res_tmp_reg[6]/Q
                         net (fo=3, routed)           0.342     7.385    memwb/res_tmp_reg[31]_0[6]
    SLICE_X42Y51         FDRE                                         r  memwb/res_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.324    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     6.380 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     6.679    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.708 f  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        0.832     7.539    memwb/i_clk
    SLICE_X42Y51         FDRE                                         r  memwb/res_tmp_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.375     7.165    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.063     7.228    memwb/res_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         -7.228    
                         arrival time                           7.385    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 receptor/data_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/data_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.189ns (62.518%)  route 0.113ns (37.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.562     1.445    receptor/CLK
    SLICE_X35Y46         FDRE                                         r  receptor/data_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  receptor/data_counter_reg[0]/Q
                         net (fo=4, routed)           0.113     1.699    receptor/data_counter[0]
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.048     1.747 r  receptor/data_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.747    receptor/data_counter[2]_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  receptor/data_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.831     1.958    receptor/CLK
    SLICE_X34Y46         FDRE                                         r  receptor/data_counter_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.131     1.589    receptor/data_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[27]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.492ns  (logic 0.146ns (29.660%)  route 0.346ns (70.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 7.536 - 5.000 ) 
    Source Clock Delay      (SCD):    1.898ns = ( 6.898 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.775     6.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.046 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     6.312    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.338 f  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        0.560     6.898    exmem/i_clk
    SLICE_X33Y58         FDRE                                         r  exmem/res_tmp_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.146     7.044 r  exmem/res_tmp_reg[27]/Q
                         net (fo=3, routed)           0.346     7.390    memwb/res_tmp_reg[31]_0[27]
    SLICE_X36Y57         FDRE                                         r  memwb/res_tmp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.324    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     6.380 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     6.679    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.708 f  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        0.828     7.536    memwb/i_clk
    SLICE_X36Y57         FDRE                                         r  memwb/res_tmp_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.375     7.162    
    SLICE_X36Y57         FDRE (Hold_fdre_C_D)         0.070     7.232    memwb/res_tmp_reg[27]
  -------------------------------------------------------------------
                         required time                         -7.232    
                         arrival time                           7.390    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  p_2_out_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y66   FSM_sequential_present_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y66   FSM_sequential_present_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y66   FSM_sequential_present_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y48   baud_gen/contador_flancos_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y49   baud_gen/contador_flancos_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y49   baud_gen/contador_flancos_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y49   baud_gen/contador_flancos_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y50   baud_gen/contador_flancos_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y66   FSM_sequential_present_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y66   FSM_sequential_present_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y66   FSM_sequential_present_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y66   FSM_sequential_present_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y66   FSM_sequential_present_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y66   FSM_sequential_present_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   baud_gen/contador_flancos_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   baud_gen/contador_flancos_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y49   baud_gen/contador_flancos_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y49   baud_gen/contador_flancos_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y66   FSM_sequential_present_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y66   FSM_sequential_present_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y66   FSM_sequential_present_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y66   FSM_sequential_present_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y66   FSM_sequential_present_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y66   FSM_sequential_present_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   baud_gen/contador_flancos_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   baud_gen/contador_flancos_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y49   baud_gen/contador_flancos_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y49   baud_gen/contador_flancos_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1411 Endpoints
Min Delay          1411 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 salida_op_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.065ns  (logic 3.960ns (39.345%)  route 6.105ns (60.655%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE                         0.000     0.000 r  salida_op_reg[0]/C
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  salida_op_reg[0]/Q
                         net (fo=2, routed)           6.105     6.561    salida_operadores_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504    10.065 r  salida_operadores_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.065    salida_operadores[0]
    V13                                                               r  salida_operadores[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/salida_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.939ns  (logic 3.974ns (50.056%)  route 3.965ns (49.944%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDRE                         0.000     0.000 r  transmisor/salida_reg/C
    SLICE_X45Y67         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmisor/salida_reg/Q
                         net (fo=1, routed)           3.965     4.421    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     7.939 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     7.939    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 salida_op_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.504ns  (logic 3.960ns (52.767%)  route 3.544ns (47.233%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE                         0.000     0.000 r  salida_op_reg[3]/C
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  salida_op_reg[3]/Q
                         net (fo=2, routed)           3.544     4.000    salida_operadores_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         3.504     7.504 r  salida_operadores_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.504    salida_operadores[3]
    U3                                                                r  salida_operadores[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 salida_op_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.229ns  (logic 3.981ns (55.073%)  route 3.248ns (44.927%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE                         0.000     0.000 r  salida_op_reg[2]/C
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  salida_op_reg[2]/Q
                         net (fo=2, routed)           3.248     3.704    salida_operadores_OBUF[2]
    W3                   OBUF (Prop_obuf_I_O)         3.525     7.229 r  salida_operadores_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.229    salida_operadores[2]
    W3                                                                r  salida_operadores[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 salida_op_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.178ns  (logic 4.115ns (57.333%)  route 3.063ns (42.667%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE                         0.000     0.000 r  salida_op_reg[7]/C
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  salida_op_reg[7]/Q
                         net (fo=2, routed)           3.063     3.482    salida_operadores_OBUF[7]
    L1                   OBUF (Prop_obuf_I_O)         3.696     7.178 r  salida_operadores_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.178    salida_operadores[7]
    L1                                                                r  salida_operadores[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 salida_op_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.062ns  (logic 3.964ns (56.138%)  route 3.097ns (43.862%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE                         0.000     0.000 r  salida_op_reg[1]/C
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  salida_op_reg[1]/Q
                         net (fo=2, routed)           3.097     3.553    salida_operadores_OBUF[1]
    V3                   OBUF (Prop_obuf_I_O)         3.508     7.062 r  salida_operadores_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.062    salida_operadores[1]
    V3                                                                r  salida_operadores[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 salida_op_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.942ns  (logic 4.112ns (59.236%)  route 2.830ns (40.764%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE                         0.000     0.000 r  salida_op_reg[4]/C
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  salida_op_reg[4]/Q
                         net (fo=2, routed)           2.830     3.249    salida_operadores_OBUF[4]
    P3                   OBUF (Prop_obuf_I_O)         3.693     6.942 r  salida_operadores_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.942    salida_operadores[4]
    P3                                                                r  salida_operadores[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 salida_op_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.939ns  (logic 4.098ns (59.065%)  route 2.840ns (40.935%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE                         0.000     0.000 r  salida_op_reg[5]/C
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  salida_op_reg[5]/Q
                         net (fo=2, routed)           2.840     3.259    salida_operadores_OBUF[5]
    N3                   OBUF (Prop_obuf_I_O)         3.679     6.939 r  salida_operadores_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.939    salida_operadores[5]
    N3                                                                r  salida_operadores[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 salida_op_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.681ns  (logic 4.107ns (61.482%)  route 2.573ns (38.518%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE                         0.000     0.000 r  salida_op_reg[6]/C
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  salida_op_reg[6]/Q
                         net (fo=2, routed)           2.573     2.992    salida_operadores_OBUF[6]
    P1                   OBUF (Prop_obuf_I_O)         3.688     6.681 r  salida_operadores_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.681    salida_operadores[6]
    P1                                                                r  salida_operadores[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.635ns  (logic 4.181ns (63.023%)  route 2.453ns (36.977%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[6]/C
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.478     0.478 r  basys3_7SegmentMultiplexing/seg_reg_reg[6]/Q
                         net (fo=1, routed)           2.453     2.931    display1_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.703     6.635 r  display1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.635    display1[6]
    U7                                                                r  display1[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/rs_dir_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.128ns (44.489%)  route 0.160ns (55.511%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[1]/C
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmisor/rs_dir_reg[1]/Q
                         net (fo=6, routed)           0.160     0.288    transmisor/rs_dir_reg[1]
    SLICE_X48Y60         FDRE                                         r  transmisor/next_instruction_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTRUCCION_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_array_reg[9][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.128ns (44.237%)  route 0.161ns (55.763%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE                         0.000     0.000 r  INSTRUCCION_reg[14]/C
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  INSTRUCCION_reg[14]/Q
                         net (fo=23, routed)          0.161     0.289    INSTRUCCION_reg_n_0_[14]
    SLICE_X47Y69         FDRE                                         r  my_array_reg[9][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTRUCCION_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_array_reg[8][24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.164ns (56.480%)  route 0.126ns (43.520%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE                         0.000     0.000 r  INSTRUCCION_reg[24]/C
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  INSTRUCCION_reg[24]/Q
                         net (fo=23, routed)          0.126     0.290    INSTRUCCION_reg_n_0_[24]
    SLICE_X43Y71         FDRE                                         r  my_array_reg[8][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.141ns (48.415%)  route 0.150ns (51.585%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[0]/C
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/rs_dir_reg[0]/Q
                         net (fo=7, routed)           0.150     0.291    transmisor/rs_dir_reg[0]
    SLICE_X49Y60         FDRE                                         r  transmisor/next_instruction_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTRUCCION_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_array_reg[5][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.193%)  route 0.152ns (51.807%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE                         0.000     0.000 r  INSTRUCCION_reg[12]/C
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  INSTRUCCION_reg[12]/Q
                         net (fo=23, routed)          0.152     0.293    INSTRUCCION_reg_n_0_[12]
    SLICE_X42Y68         FDRE                                         r  my_array_reg[5][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTRUCCION_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_array_reg[8][26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.164ns (52.466%)  route 0.149ns (47.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE                         0.000     0.000 r  INSTRUCCION_reg[26]/C
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  INSTRUCCION_reg[26]/Q
                         net (fo=23, routed)          0.149     0.313    INSTRUCCION_reg_n_0_[26]
    SLICE_X43Y71         FDRE                                         r  my_array_reg[8][26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/contador_ticks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/contador_ticks_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE                         0.000     0.000 r  transmisor/contador_ticks_reg[0]/C
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/contador_ticks_reg[0]/Q
                         net (fo=7, routed)           0.132     0.273    transmisor/contador_ticks_reg_n_0_[0]
    SLICE_X46Y62         LUT3 (Prop_lut3_I1_O)        0.045     0.318 r  transmisor/contador_ticks[2]_i_1/O
                         net (fo=1, routed)           0.000     0.318    transmisor/contador_ticks[2]_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  transmisor/contador_ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/contador_ticks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/contador_ticks_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE                         0.000     0.000 r  transmisor/contador_ticks_reg[0]/C
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/contador_ticks_reg[0]/Q
                         net (fo=7, routed)           0.132     0.273    transmisor/contador_ticks_reg_n_0_[0]
    SLICE_X46Y62         LUT4 (Prop_lut4_I2_O)        0.048     0.321 r  transmisor/contador_ticks[3]_i_2/O
                         net (fo=1, routed)           0.000     0.321    transmisor/contador_ticks[3]_i_2_n_0
    SLICE_X46Y62         FDRE                                         r  transmisor/contador_ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTRUCCION_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_array_reg[10][13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.370%)  route 0.184ns (56.630%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE                         0.000     0.000 r  INSTRUCCION_reg[13]/C
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  INSTRUCCION_reg[13]/Q
                         net (fo=23, routed)          0.184     0.325    INSTRUCCION_reg_n_0_[13]
    SLICE_X42Y70         FDRE                                         r  my_array_reg[10][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTRUCCION_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_array_reg[10][26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.164ns (49.337%)  route 0.168ns (50.663%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE                         0.000     0.000 r  INSTRUCCION_reg[26]/C
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  INSTRUCCION_reg[26]/Q
                         net (fo=23, routed)          0.168     0.332    INSTRUCCION_reg_n_0_[26]
    SLICE_X42Y70         FDRE                                         r  my_array_reg[10][26]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          1053 Endpoints
Min Delay          1053 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receptor/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[7][18]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.464ns  (logic 0.828ns (11.093%)  route 6.636ns (88.907%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.550     5.071    receptor/CLK
    SLICE_X40Y62         FDRE                                         r  receptor/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  receptor/shiftreg_reg[7]/Q
                         net (fo=29, routed)          1.820     7.347    receptor/o_dato_recibido[7]
    SLICE_X39Y64         LUT4 (Prop_lut4_I2_O)        0.124     7.471 r  receptor/FSM_sequential_next_state[2]_i_3/O
                         net (fo=1, routed)           0.433     7.904    receptor/FSM_sequential_next_state[2]_i_3_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124     8.028 r  receptor/FSM_sequential_next_state[2]_i_2/O
                         net (fo=29, routed)          1.180     9.208    receptor/FSM_sequential_next_state[2]_i_2_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.332 r  receptor/my_array[7][31]_i_1/O
                         net (fo=32, routed)          3.203    12.535    receptor_n_7
    SLICE_X50Y72         FDRE                                         r  my_array_reg[7][18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[7][25]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.464ns  (logic 0.828ns (11.093%)  route 6.636ns (88.907%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.550     5.071    receptor/CLK
    SLICE_X40Y62         FDRE                                         r  receptor/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  receptor/shiftreg_reg[7]/Q
                         net (fo=29, routed)          1.820     7.347    receptor/o_dato_recibido[7]
    SLICE_X39Y64         LUT4 (Prop_lut4_I2_O)        0.124     7.471 r  receptor/FSM_sequential_next_state[2]_i_3/O
                         net (fo=1, routed)           0.433     7.904    receptor/FSM_sequential_next_state[2]_i_3_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124     8.028 r  receptor/FSM_sequential_next_state[2]_i_2/O
                         net (fo=29, routed)          1.180     9.208    receptor/FSM_sequential_next_state[2]_i_2_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.332 r  receptor/my_array[7][31]_i_1/O
                         net (fo=32, routed)          3.203    12.535    receptor_n_7
    SLICE_X50Y72         FDRE                                         r  my_array_reg[7][25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[9][19]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.181ns  (logic 0.828ns (11.531%)  route 6.353ns (88.469%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.550     5.071    receptor/CLK
    SLICE_X40Y62         FDRE                                         r  receptor/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  receptor/shiftreg_reg[7]/Q
                         net (fo=29, routed)          1.820     7.347    receptor/o_dato_recibido[7]
    SLICE_X39Y64         LUT4 (Prop_lut4_I2_O)        0.124     7.471 r  receptor/FSM_sequential_next_state[2]_i_3/O
                         net (fo=1, routed)           0.433     7.904    receptor/FSM_sequential_next_state[2]_i_3_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124     8.028 r  receptor/FSM_sequential_next_state[2]_i_2/O
                         net (fo=29, routed)          1.182     9.210    receptor/FSM_sequential_next_state[2]_i_2_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  receptor/my_array[9][31]_i_1/O
                         net (fo=32, routed)          2.918    12.252    receptor_n_20
    SLICE_X52Y63         FDRE                                         r  my_array_reg[9][19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[7][10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.154ns  (logic 0.828ns (11.573%)  route 6.326ns (88.427%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.550     5.071    receptor/CLK
    SLICE_X40Y62         FDRE                                         r  receptor/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  receptor/shiftreg_reg[7]/Q
                         net (fo=29, routed)          1.820     7.347    receptor/o_dato_recibido[7]
    SLICE_X39Y64         LUT4 (Prop_lut4_I2_O)        0.124     7.471 r  receptor/FSM_sequential_next_state[2]_i_3/O
                         net (fo=1, routed)           0.433     7.904    receptor/FSM_sequential_next_state[2]_i_3_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124     8.028 r  receptor/FSM_sequential_next_state[2]_i_2/O
                         net (fo=29, routed)          1.180     9.208    receptor/FSM_sequential_next_state[2]_i_2_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.332 r  receptor/my_array[7][31]_i_1/O
                         net (fo=32, routed)          2.893    12.225    receptor_n_7
    SLICE_X54Y73         FDRE                                         r  my_array_reg[7][10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[11][21]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.089ns  (logic 0.828ns (11.681%)  route 6.261ns (88.319%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.550     5.071    receptor/CLK
    SLICE_X40Y62         FDRE                                         r  receptor/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  receptor/shiftreg_reg[7]/Q
                         net (fo=29, routed)          1.820     7.347    receptor/o_dato_recibido[7]
    SLICE_X39Y64         LUT4 (Prop_lut4_I2_O)        0.124     7.471 r  receptor/FSM_sequential_next_state[2]_i_3/O
                         net (fo=1, routed)           0.433     7.904    receptor/FSM_sequential_next_state[2]_i_3_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124     8.028 r  receptor/FSM_sequential_next_state[2]_i_2/O
                         net (fo=29, routed)          1.358     9.387    receptor/FSM_sequential_next_state[2]_i_2_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.124     9.511 r  receptor/my_array[11][31]_i_1/O
                         net (fo=32, routed)          2.649    12.160    receptor_n_4
    SLICE_X54Y63         FDRE                                         r  my_array_reg[11][21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[7][19]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.061ns  (logic 0.828ns (11.726%)  route 6.233ns (88.274%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.550     5.071    receptor/CLK
    SLICE_X40Y62         FDRE                                         r  receptor/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  receptor/shiftreg_reg[7]/Q
                         net (fo=29, routed)          1.820     7.347    receptor/o_dato_recibido[7]
    SLICE_X39Y64         LUT4 (Prop_lut4_I2_O)        0.124     7.471 r  receptor/FSM_sequential_next_state[2]_i_3/O
                         net (fo=1, routed)           0.433     7.904    receptor/FSM_sequential_next_state[2]_i_3_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124     8.028 r  receptor/FSM_sequential_next_state[2]_i_2/O
                         net (fo=29, routed)          1.180     9.208    receptor/FSM_sequential_next_state[2]_i_2_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.332 r  receptor/my_array[7][31]_i_1/O
                         net (fo=32, routed)          2.800    12.132    receptor_n_7
    SLICE_X53Y63         FDRE                                         r  my_array_reg[7][19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[7][21]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.061ns  (logic 0.828ns (11.726%)  route 6.233ns (88.274%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.550     5.071    receptor/CLK
    SLICE_X40Y62         FDRE                                         r  receptor/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  receptor/shiftreg_reg[7]/Q
                         net (fo=29, routed)          1.820     7.347    receptor/o_dato_recibido[7]
    SLICE_X39Y64         LUT4 (Prop_lut4_I2_O)        0.124     7.471 r  receptor/FSM_sequential_next_state[2]_i_3/O
                         net (fo=1, routed)           0.433     7.904    receptor/FSM_sequential_next_state[2]_i_3_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124     8.028 r  receptor/FSM_sequential_next_state[2]_i_2/O
                         net (fo=29, routed)          1.180     9.208    receptor/FSM_sequential_next_state[2]_i_2_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.332 r  receptor/my_array[7][31]_i_1/O
                         net (fo=32, routed)          2.800    12.132    receptor_n_7
    SLICE_X53Y63         FDRE                                         r  my_array_reg[7][21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[9][23]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.026ns  (logic 0.828ns (11.785%)  route 6.198ns (88.215%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.550     5.071    receptor/CLK
    SLICE_X40Y62         FDRE                                         r  receptor/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  receptor/shiftreg_reg[7]/Q
                         net (fo=29, routed)          1.820     7.347    receptor/o_dato_recibido[7]
    SLICE_X39Y64         LUT4 (Prop_lut4_I2_O)        0.124     7.471 r  receptor/FSM_sequential_next_state[2]_i_3/O
                         net (fo=1, routed)           0.433     7.904    receptor/FSM_sequential_next_state[2]_i_3_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124     8.028 r  receptor/FSM_sequential_next_state[2]_i_2/O
                         net (fo=29, routed)          1.182     9.210    receptor/FSM_sequential_next_state[2]_i_2_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  receptor/my_array[9][31]_i_1/O
                         net (fo=32, routed)          2.763    12.097    receptor_n_20
    SLICE_X51Y66         FDRE                                         r  my_array_reg[9][23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[9][27]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.026ns  (logic 0.828ns (11.785%)  route 6.198ns (88.215%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.550     5.071    receptor/CLK
    SLICE_X40Y62         FDRE                                         r  receptor/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  receptor/shiftreg_reg[7]/Q
                         net (fo=29, routed)          1.820     7.347    receptor/o_dato_recibido[7]
    SLICE_X39Y64         LUT4 (Prop_lut4_I2_O)        0.124     7.471 r  receptor/FSM_sequential_next_state[2]_i_3/O
                         net (fo=1, routed)           0.433     7.904    receptor/FSM_sequential_next_state[2]_i_3_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124     8.028 r  receptor/FSM_sequential_next_state[2]_i_2/O
                         net (fo=29, routed)          1.182     9.210    receptor/FSM_sequential_next_state[2]_i_2_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  receptor/my_array[9][31]_i_1/O
                         net (fo=32, routed)          2.763    12.097    receptor_n_20
    SLICE_X51Y66         FDRE                                         r  my_array_reg[9][27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[9][11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.963ns  (logic 0.828ns (11.891%)  route 6.135ns (88.109%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.550     5.071    receptor/CLK
    SLICE_X40Y62         FDRE                                         r  receptor/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  receptor/shiftreg_reg[7]/Q
                         net (fo=29, routed)          1.820     7.347    receptor/o_dato_recibido[7]
    SLICE_X39Y64         LUT4 (Prop_lut4_I2_O)        0.124     7.471 r  receptor/FSM_sequential_next_state[2]_i_3/O
                         net (fo=1, routed)           0.433     7.904    receptor/FSM_sequential_next_state[2]_i_3_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124     8.028 r  receptor/FSM_sequential_next_state[2]_i_2/O
                         net (fo=29, routed)          1.182     9.210    receptor/FSM_sequential_next_state[2]_i_2_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  receptor/my_array[9][31]_i_1/O
                         net (fo=32, routed)          2.701    12.034    receptor_n_20
    SLICE_X44Y63         FDRE                                         r  my_array_reg[9][11]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receptor/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[7][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.074%)  route 0.115ns (44.926%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.558     1.441    receptor/CLK
    SLICE_X40Y62         FDRE                                         r  receptor/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  receptor/shiftreg_reg[7]/Q
                         net (fo=29, routed)          0.115     1.697    rec_data[7]
    SLICE_X43Y63         FDRE                                         r  my_array_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.128ns (47.949%)  route 0.139ns (52.051%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.556     1.439    transmisor/CLK
    SLICE_X44Y67         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.128     1.567 r  transmisor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.139     1.706    transmisor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X45Y66         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.171%)  route 0.135ns (48.829%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.556     1.439    transmisor/CLK
    SLICE_X44Y67         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  transmisor/FSM_onehot_present_state_reg[2]/Q
                         net (fo=3, routed)           0.135     1.715    transmisor/FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X44Y66         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/shiftreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[8][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.128ns (45.468%)  route 0.154ns (54.532%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.557     1.440    receptor/CLK
    SLICE_X39Y64         FDRE                                         r  receptor/shiftreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  receptor/shiftreg_reg[5]/Q
                         net (fo=29, routed)          0.154     1.722    rec_data[5]
    SLICE_X41Y64         FDRE                                         r  my_array_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/shiftreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[12][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.513%)  route 0.162ns (53.488%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.557     1.440    receptor/CLK
    SLICE_X39Y64         FDRE                                         r  receptor/shiftreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  receptor/shiftreg_reg[0]/Q
                         net (fo=28, routed)          0.162     1.743    rec_data[0]
    SLICE_X41Y65         FDRE                                         r  my_array_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.128ns (41.345%)  route 0.182ns (58.655%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.556     1.439    transmisor/CLK
    SLICE_X41Y66         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.128     1.567 r  transmisor/FSM_onehot_present_state_reg[7]/Q
                         net (fo=3, routed)           0.182     1.749    transmisor/FSM_onehot_present_state_reg_n_0_[7]
    SLICE_X44Y66         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[5][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.610%)  route 0.168ns (54.390%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.558     1.441    receptor/CLK
    SLICE_X40Y62         FDRE                                         r  receptor/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  receptor/shiftreg_reg[7]/Q
                         net (fo=29, routed)          0.168     1.750    rec_data[7]
    SLICE_X44Y62         FDRE                                         r  my_array_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/shiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[16][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.563%)  route 0.183ns (56.437%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.557     1.440    receptor/CLK
    SLICE_X39Y64         FDRE                                         r  receptor/shiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  receptor/shiftreg_reg[3]/Q
                         net (fo=29, routed)          0.183     1.764    rec_data[3]
    SLICE_X38Y65         FDRE                                         r  my_array_reg[16][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/shiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[9][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.535%)  route 0.190ns (57.465%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.557     1.440    receptor/CLK
    SLICE_X39Y64         FDRE                                         r  receptor/shiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  receptor/shiftreg_reg[3]/Q
                         net (fo=29, routed)          0.190     1.772    rec_data[3]
    SLICE_X39Y65         FDRE                                         r  my_array_reg[9][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/shiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[13][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.493%)  route 0.191ns (57.507%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.557     1.440    receptor/CLK
    SLICE_X39Y64         FDRE                                         r  receptor/shiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  receptor/shiftreg_reg[3]/Q
                         net (fo=29, routed)          0.191     1.772    rec_data[3]
    SLICE_X38Y64         FDRE                                         r  my_array_reg[13][3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1210 Endpoints
Min Delay          1210 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.027ns  (logic 1.565ns (14.195%)  route 9.462ns (85.805%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=1025, routed)        6.958     8.400    transmisor/SS[0]
    SLICE_X45Y66         LUT1 (Prop_lut1_I0_O)        0.124     8.524 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          2.503    11.027    transmisor/reg_instruccion[31]_i_1_n_0
    SLICE_X50Y64         FDRE                                         r  transmisor/reg_instruccion_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.437     4.778    transmisor/CLK
    SLICE_X50Y64         FDRE                                         r  transmisor/reg_instruccion_reg[19]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.547ns  (logic 1.565ns (14.841%)  route 8.981ns (85.159%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=1025, routed)        6.958     8.400    transmisor/SS[0]
    SLICE_X45Y66         LUT1 (Prop_lut1_I0_O)        0.124     8.524 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          2.023    10.547    transmisor/reg_instruccion[31]_i_1_n_0
    SLICE_X53Y66         FDRE                                         r  transmisor/reg_instruccion_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.435     4.776    transmisor/CLK
    SLICE_X53Y66         FDRE                                         r  transmisor/reg_instruccion_reg[21]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.547ns  (logic 1.565ns (14.841%)  route 8.981ns (85.159%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=1025, routed)        6.958     8.400    transmisor/SS[0]
    SLICE_X45Y66         LUT1 (Prop_lut1_I0_O)        0.124     8.524 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          2.023    10.547    transmisor/reg_instruccion[31]_i_1_n_0
    SLICE_X53Y66         FDRE                                         r  transmisor/reg_instruccion_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.435     4.776    transmisor/CLK
    SLICE_X53Y66         FDRE                                         r  transmisor/reg_instruccion_reg[31]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.247ns  (logic 1.565ns (15.275%)  route 8.682ns (84.725%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=1025, routed)        6.958     8.400    transmisor/SS[0]
    SLICE_X45Y66         LUT1 (Prop_lut1_I0_O)        0.124     8.524 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          1.724    10.247    transmisor/reg_instruccion[31]_i_1_n_0
    SLICE_X52Y68         FDRE                                         r  transmisor/reg_instruccion_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.432     4.773    transmisor/CLK
    SLICE_X52Y68         FDRE                                         r  transmisor/reg_instruccion_reg[22]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.247ns  (logic 1.565ns (15.275%)  route 8.682ns (84.725%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=1025, routed)        6.958     8.400    transmisor/SS[0]
    SLICE_X45Y66         LUT1 (Prop_lut1_I0_O)        0.124     8.524 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          1.724    10.247    transmisor/reg_instruccion[31]_i_1_n_0
    SLICE_X52Y68         FDRE                                         r  transmisor/reg_instruccion_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.432     4.773    transmisor/CLK
    SLICE_X52Y68         FDRE                                         r  transmisor/reg_instruccion_reg[30]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.235ns  (logic 1.565ns (15.293%)  route 8.670ns (84.707%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=1025, routed)        6.958     8.400    transmisor/SS[0]
    SLICE_X45Y66         LUT1 (Prop_lut1_I0_O)        0.124     8.524 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          1.712    10.235    transmisor/reg_instruccion[31]_i_1_n_0
    SLICE_X50Y69         FDRE                                         r  transmisor/reg_instruccion_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.431     4.772    transmisor/CLK
    SLICE_X50Y69         FDRE                                         r  transmisor/reg_instruccion_reg[28]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.235ns  (logic 1.565ns (15.293%)  route 8.670ns (84.707%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=1025, routed)        6.958     8.400    transmisor/SS[0]
    SLICE_X45Y66         LUT1 (Prop_lut1_I0_O)        0.124     8.524 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          1.712    10.235    transmisor/reg_instruccion[31]_i_1_n_0
    SLICE_X50Y69         FDRE                                         r  transmisor/reg_instruccion_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.431     4.772    transmisor/CLK
    SLICE_X50Y69         FDRE                                         r  transmisor/reg_instruccion_reg[29]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.235ns  (logic 1.565ns (15.293%)  route 8.670ns (84.707%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=1025, routed)        6.958     8.400    transmisor/SS[0]
    SLICE_X45Y66         LUT1 (Prop_lut1_I0_O)        0.124     8.524 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          1.712    10.235    transmisor/reg_instruccion[31]_i_1_n_0
    SLICE_X50Y69         FDRE                                         r  transmisor/reg_instruccion_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.431     4.772    transmisor/CLK
    SLICE_X50Y69         FDRE                                         r  transmisor/reg_instruccion_reg[9]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.106ns  (logic 1.565ns (15.488%)  route 8.541ns (84.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=1025, routed)        6.958     8.400    transmisor/SS[0]
    SLICE_X45Y66         LUT1 (Prop_lut1_I0_O)        0.124     8.524 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          1.583    10.106    transmisor/reg_instruccion[31]_i_1_n_0
    SLICE_X39Y69         FDRE                                         r  transmisor/reg_instruccion_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.424     4.765    transmisor/CLK
    SLICE_X39Y69         FDRE                                         r  transmisor/reg_instruccion_reg[1]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[25][6]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.941ns  (logic 1.441ns (14.498%)  route 8.500ns (85.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.274ns = ( 10.274 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1025, routed)        8.500     9.941    etapa_id/gp/SS[0]
    SLICE_X52Y32         FDRE                                         r  etapa_id/gp/registros_reg[25][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1473, routed)        1.444    10.274    etapa_id/gp/i_clk
    SLICE_X52Y32         FDRE                                         r  etapa_id/gp/registros_reg[25][6]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.571%)  route 0.117ns (45.429%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[3]/C
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.117     0.258    transmisor/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X44Y67         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.823     1.951    transmisor/CLK
    SLICE_X44Y67         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[3]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.291%)  route 0.119ns (45.709%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[4]/C
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.119     0.260    transmisor/FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X44Y67         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.823     1.951    transmisor/CLK
    SLICE_X44Y67         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[4]/C

Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.002%)  route 0.120ns (45.998%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE                         0.000     0.000 r  FSM_sequential_next_state_reg[1]/C
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_next_state_reg[1]/Q
                         net (fo=2, routed)           0.120     0.261    next_state__0[1]
    SLICE_X41Y66         FDRE                                         r  FSM_sequential_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.824     1.951    i_clk_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  FSM_sequential_present_state_reg[1]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.637%)  route 0.172ns (57.363%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[9]/C
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmisor/FSM_onehot_next_state_reg[9]/Q
                         net (fo=1, routed)           0.172     0.300    transmisor/FSM_onehot_next_state_reg_n_0_[9]
    SLICE_X44Y67         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.823     1.951    transmisor/CLK
    SLICE_X44Y67         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.789%)  route 0.160ns (53.211%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[7]/C
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/FSM_onehot_next_state_reg[7]/Q
                         net (fo=1, routed)           0.160     0.301    transmisor/FSM_onehot_next_state_reg_n_0_[7]
    SLICE_X41Y66         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.824     1.951    transmisor/CLK
    SLICE_X41Y66         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[7]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.890%)  route 0.178ns (58.110%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[6]/C
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmisor/FSM_onehot_next_state_reg[6]/Q
                         net (fo=1, routed)           0.178     0.306    transmisor/FSM_onehot_next_state_reg_n_0_[6]
    SLICE_X44Y67         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.823     1.951    transmisor/CLK
    SLICE_X44Y67         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[6]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.271%)  route 0.182ns (58.729%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[0]/C
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmisor/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.182     0.310    transmisor/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X41Y66         FDSE                                         r  transmisor/FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.824     1.951    transmisor/CLK
    SLICE_X41Y66         FDSE                                         r  transmisor/FSM_onehot_present_state_reg[0]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.924%)  route 0.173ns (55.076%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[10]/C
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/FSM_onehot_next_state_reg[10]/Q
                         net (fo=1, routed)           0.173     0.314    transmisor/FSM_onehot_next_state_reg_n_0_[10]
    SLICE_X44Y67         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.823     1.951    transmisor/CLK
    SLICE_X44Y67         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[10]/C

Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_present_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.902%)  route 0.180ns (56.097%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE                         0.000     0.000 r  FSM_sequential_next_state_reg[0]/C
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_next_state_reg[0]/Q
                         net (fo=2, routed)           0.180     0.321    next_state__0[0]
    SLICE_X41Y66         FDRE                                         r  FSM_sequential_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.824     1.951    i_clk_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  FSM_sequential_present_state_reg[0]/C

Slack:                    inf
  Source:                 reception_end_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            etapa_if/program_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.563%)  route 0.183ns (56.437%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE                         0.000     0.000 r  reception_end_reg/C
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reception_end_reg/Q
                         net (fo=14, routed)          0.183     0.324    etapa_if/program_counter_reg[0]_0
    SLICE_X38Y62         FDRE                                         r  etapa_if/program_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.825     1.953    etapa_if/CLK
    SLICE_X38Y62         FDRE                                         r  etapa_if/program_counter_reg[5]/C





