AArch64 Y011
(* IRG GCR_EL1 RRND=0, RGSR_EL1 tag and seed, but all tags are excluded *)
{
  int x=100;
  0:X0=x;
  0:X2=0x0F0F;
  0:GCR_EL1=0x0F0F0;   (* Exclude=0xF0F0 *)
  0:RGSR_EL1=0x12C907; (* SEED=0x12C9 TAG=0x7 *)
}

(* Next seed calculation: *)
(* SEED before | lfsr <5:0>      | top | SEED after *)
(* 0x12C9      | 0 _0 1 0 _0 1   | 0   | 0x0964     *)
(* 0x0964      | 1 _0 0 1 _0 0   | 0   | 0x04B2     *)
(* 0x04B2      | 1 _1 0 0 _1 0   | 1   | 0x8259     *)
(* 0x8259      | 0 _1 1 0 _0 1   | 0   | 0x412C     *)

P0           ;
IRG X1,X0,X2 ;

(* After IRG, RGSR_EL1 TAG=0x0, SEED=0x412C *)

forall (0:X1=x:t0 /\ 0:RGSR_EL1=0x412C00)

