/**
 *   Copyright (c) Texas Instruments Incorporated 2018
 *   All rights reserved.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */

/**
 *  \file csl_msc.c
 *
 *  \brief MSC CSL file, contains implementation of API, configuring MSC module.
 *
 */

/* ========================================================================== */
/*                             Include Files                                  */
/* ========================================================================== */

#include <ti/drv/vhwa/src/csl/include/csl_msc.h>


/* ========================================================================== */
/*                           Macros & Typedefs                                */
/* ========================================================================== */

#define MSC_MAX_PHASE           (32U)

/** \brief Maximum frame width support by MSC */
#define MSC_MAX_WIDTH           (\
    CSL_MSC_FILT_OUT_SIZE_WIDTH_MASK >> \
    CSL_MSC_FILT_OUT_SIZE_WIDTH_SHIFT)

/** \brief Maximum frame height support by MSC */
#define MSC_MAX_HEIGHT          (\
    CSL_MSC_FILT_OUT_SIZE_HEIGHT_MASK >> \
    CSL_MSC_FILT_OUT_SIZE_HEIGHT_SHIFT)

/** \brief Multiplication for calculating Scaling factor/AccInc */
#define MSC_SC_FACTOR_MULT      (4096U)


/* ========================================================================== */
/*                         Structure Declarations                             */
/* ========================================================================== */



/* ========================================================================== */
/*                          Function Declarations                             */
/* ========================================================================== */

static void CSL_mscSetSpCoeff(CSL_mscRegs_coef_sp *coefBase,
                              const int32_t *coeff);
static void CSL_mscSetMpCoeff(CSL_mscRegs_coef_mp *coefBase,
                              const int32_t *coeff);
static int32_t CSL_mscCheckCfg(const CSL_MscConfig *cfg);
static void CSL_mscSetScCfg(CSL_mscRegs_filt *mscFilt,
                            const Msc_ScConfig *scCfg,
                            uint32_t isInterlvFmt,
                            const CSL_MscScFactorInfo *scFact);
static void CSL_mscCalcScFactor(const CSL_MscConfig *cfg,
                            const Msc_ScConfig *scCfg,
                            CSL_MscScFactorInfo *scFact);

/* ========================================================================== */
/*                            Global Variables                                */
/* ========================================================================== */
/* None */

/* ========================================================================== */
/*                          Function Definitions                              */
/* ========================================================================== */

int32_t CSL_mscCheckConfig(const CSL_MscConfig *cfg)
{
    int32_t  status = CSL_PASS;

    /* Check for NULL pointer */
    if (NULL == cfg)
    {
        status = CSL_EBADARGS;
    }
    else
    {
        /* Check for Error */
        status = CSL_mscCheckCfg(cfg);
    }

    return (status);
}

int32_t CSL_mscSetConfig(CSL_mscRegs *mscRegs, CSL_MscConfig *cfg)
{
    int32_t  status = CSL_PASS;
    uint32_t cnt;

    /* Check for NULL pointer */
    if ((NULL == mscRegs) || (NULL == cfg))
    {
        status = CSL_EBADARGS;
    }
    else
    {
        /* Check for Error */
        status = CSL_mscCheckCfg(cfg);
    }

    if (CSL_PASS == status)
    {
        for (cnt = 0U; cnt < MSC_MAX_OUTPUT; cnt ++)
        {
            /* If enable, set the individual scalar configuration */
            if(TRUE == cfg->mscCfg.scCfg[cnt].enable)
            {
                /* Calculate the scaling factor, based on the input/output
                   frame size */
                CSL_mscCalcScFactor(cfg, &cfg->mscCfg.scCfg[cnt],
                    &cfg->scFact[cnt]);

                CSL_mscSetScCfg(&mscRegs->FILT[cnt], &cfg->mscCfg.scCfg[cnt],
                                cfg->mscCfg.scCfg[cnt].isInterleaveFormat,
                                &cfg->scFact[cnt]);
            }
        }
    }

    return (status);
}

int32_t CSL_mscSetFrameSize(CSL_mscRegs *mscRegs, CSL_MscConfig *cfg)
{
    int32_t              status = CSL_PASS;
    uint32_t             cnt;
    CSL_mscRegs_filt    *mscFilt = NULL;
    Msc_ScConfig        *scCfg = NULL;
    volatile uint32_t    regVal;
    CSL_MscScFactorInfo *scFact = NULL;

    /* Check for NULL pointer */
    if ((NULL == mscRegs) || (NULL == cfg))
    {
        status = CSL_EBADARGS;
    }

    if (CSL_PASS == status)
    {
        for (cnt = 0U; cnt < MSC_MAX_OUTPUT; cnt ++)
        {
            /* If enable, set the individual scalar configuration,
             * No need to recalculate scaling factor, as it remains
             * same between luma and chroma  */
            if(TRUE == cfg->mscCfg.scCfg[cnt].enable)
            {
                mscFilt = &mscRegs->FILT[cnt];
                scCfg = &cfg->mscCfg.scCfg[cnt];
                scFact = &cfg->scFact[cnt];

                /* Set the Start Offset */
                regVal = CSL_REG32_RD(&mscFilt->SRC_ROI);
                CSL_FINS(regVal, MSC_FILT_SRC_ROI_X_OFFSET,
                    scCfg->inRoi.cropStartX);
                CSL_FINS(regVal, MSC_FILT_SRC_ROI_Y_OFFSET,
                    scCfg->inRoi.cropStartY);
                CSL_REG32_WR(&mscFilt->SRC_ROI, regVal);

                /* Set the Frame Size */
                regVal = CSL_REG32_RD(&mscFilt->OUT_SIZE);
                CSL_FINS(regVal, MSC_FILT_OUT_SIZE_WIDTH, scCfg->outWidth);
                CSL_FINS(regVal, MSC_FILT_OUT_SIZE_HEIGHT, scCfg->outHeight);
                CSL_REG32_WR(&mscFilt->OUT_SIZE, regVal);

                /* And Interleave mode */
                regVal = CSL_REG32_RD(&mscFilt->CFG);
                regVal &= ~CSL_MSC_FILT_CFG_UV_MODE_MASK;
                if ((uint32_t)TRUE == cfg->mscCfg.scCfg[cnt].isInterleaveFormat)
                {
                    regVal |= CSL_MSC_FILT_CFG_UV_MODE_MASK;
                }
                CSL_REG32_WR(&mscFilt->CFG, regVal);

                regVal = CSL_REG32_RD(&mscFilt->FIRINC);
                CSL_FINS(regVal, MSC_FILT_FIRINC_HS, scFact->hsFirInc);
                CSL_FINS(regVal, MSC_FILT_FIRINC_VS, scFact->vsFirInc);
                CSL_REG32_WR(&mscFilt->FIRINC, regVal);
            }
        }
    }

    return (status);
}

int32_t CSL_mscUpdateUVPrms(CSL_MscConfig *cfg)
{
    int32_t  status = CSL_PASS;
    uint32_t cnt;

    /* Check for NULL pointer */
    if (NULL == cfg)
    {
        status = CSL_EBADARGS;
    }
    else
    {
        /* Check for Error */
        status = CSL_mscCheckCfg(cfg);
    }

    if (CSL_PASS == status)
    {
        for (cnt = 0U; cnt < MSC_MAX_OUTPUT; cnt ++)
        {
            /* If enable, set the individual scalar configuration */
            if(TRUE == cfg->mscCfg.scCfg[cnt].enable)
            {
                /* Calculate the scaling factor, based on the input/output
                   frame size */
                CSL_mscCalcScFactor(cfg, &cfg->mscCfg.scCfg[cnt],
                    &cfg->scFact[cnt]);

                /*CSL_mscUpdateScCfg(&mscRegs->FILT[cnt], &cfg->mscCfg.scCfg[cnt],
                     cfg->mscCfg.scCfg[cnt].isInterleaveFormat, *vsSchFactor);*/
            }
        }
    }

    return (status);
}

int32_t CSL_mscSetCoeff(CSL_mscRegs *mscRegs, const Msc_Coeff *coeff)
{
    int32_t  status = CSL_PASS;
    uint32_t cnt;

    if ((NULL == mscRegs) || (NULL == coeff))
    {
        status = CSL_EBADARGS;
    }
    else
    {
        /* Set the single phase coefficients */
        for (cnt = 0U; cnt < MSC_MAX_SP_COEFF_SET; cnt ++)
        {
            if (NULL != coeff->spCoeffSet[cnt])
            {
                CSL_mscSetSpCoeff(&mscRegs->COEF_SP[cnt],
                                            coeff->spCoeffSet[cnt]);
            }
        }

        /* Set the multi phase coefficients */
        for (cnt = 0U; cnt < MSC_MAX_MP_COEFF_SET; cnt ++)
        {
            if (NULL != coeff->mpCoeffSet[cnt])
            {
                CSL_mscSetMpCoeff(&mscRegs->COEF_MP[cnt],
                                            coeff->mpCoeffSet[cnt]);
            }
        }
    }

    return (status);
}

void CSL_mscEnable(CSL_mscRegs *mscRegs)
{
    CSL_REG32_FINS(&mscRegs->CONTROL,
          MSC_CONTROL_MSC_ENABLE, 1U);
}

void CSL_mscDisable(CSL_mscRegs *mscRegs)
{
    CSL_REG32_FINS(&mscRegs->CONTROL,
          MSC_CONTROL_MSC_ENABLE, 0U);
}

/* ========================================================================== */
/*                       Static Function Definitions                          */
/* ========================================================================== */

static void CSL_mscSetScCfg(CSL_mscRegs_filt *mscFilt,
                            const Msc_ScConfig *scCfg,
                            uint32_t isInterlvFmt,
                            const CSL_MscScFactorInfo *scFact)
{
    volatile uint32_t regVal;

    if ((NULL != mscFilt) && (NULL != scCfg) && (NULL != scFact))
    {
        regVal = CSL_REG32_RD(&mscFilt->CFG);

        regVal &= ~(CSL_MSC_FILT_CFG_FILTER_MODE_MASK|
                    CSL_MSC_FILT_CFG_SP_HS_COEF_SEL_MASK|
                    CSL_MSC_FILT_CFG_VS_COEF_SEL_MASK);
        if (MSC_FILTER_MODE_MULTI_PHASE == scCfg->filtMode)
        {
            regVal |= CSL_MSC_FILT_CFG_FILTER_MODE_MASK;

            CSL_FINS(regVal, MSC_FILT_CFG_HS_COEF_SEL,
                (uint32_t)scCfg->hsMpCoeffSel);
            CSL_FINS(regVal, MSC_FILT_CFG_VS_COEF_SEL,
                (uint32_t)scCfg->vsMpCoeffSel);
        }
        else
        {
            regVal &= ~CSL_MSC_FILT_CFG_SP_HS_COEF_SRC_MASK;
            regVal &= ~CSL_MSC_FILT_CFG_SP_HS_COEF_SEL_MASK;
            if (MSC_SINGLE_PHASE_SP_COEFF_0 == scCfg->hsSpCoeffSel)
            {
                CSL_FINS(regVal, MSC_FILT_CFG_SP_HS_COEF_SEL, 0U);
            }
            else if (MSC_SINGLE_PHASE_SP_COEFF_1 == scCfg->hsSpCoeffSel)
            {
                CSL_FINS(regVal, MSC_FILT_CFG_SP_HS_COEF_SEL, 1U);
            }
            else
            {
                regVal |= CSL_MSC_FILT_CFG_SP_HS_COEF_SRC_MASK;
                CSL_FINS(regVal, MSC_FILT_CFG_SP_HS_COEF_SEL,
                    (uint32_t)(scCfg->hsSpCoeffSel -
                        MSC_SINGLE_PHASE_MP_COEFF0_0));
            }


            regVal &= ~CSL_MSC_FILT_CFG_SP_VS_COEF_SRC_MASK;
            regVal &= ~CSL_MSC_FILT_CFG_SP_VS_COEF_SEL_MASK;
            if (MSC_SINGLE_PHASE_SP_COEFF_0 == scCfg->vsSpCoeffSel)
            {
                CSL_FINS(regVal, MSC_FILT_CFG_SP_VS_COEF_SEL, (uint32_t)0U);
            }
            else if (MSC_SINGLE_PHASE_SP_COEFF_1 == scCfg->vsSpCoeffSel)
            {
                CSL_FINS(regVal, MSC_FILT_CFG_SP_VS_COEF_SEL, (uint32_t)1U);
            }
            else
            {
                regVal |= CSL_MSC_FILT_CFG_SP_VS_COEF_SRC_MASK;
                CSL_FINS(regVal, MSC_FILT_CFG_SP_VS_COEF_SEL,
                    (uint32_t)(scCfg->vsSpCoeffSel -
                    MSC_SINGLE_PHASE_MP_COEFF0_0));
            }
        }

        regVal &= ~CSL_MSC_FILT_CFG_SAT_MODE_MASK;
        if ((uint32_t)TRUE == scCfg->isEnableFiltSatMode)
        {
            regVal |= CSL_MSC_FILT_CFG_SAT_MODE_MASK;
        }

        regVal &= ~CSL_MSC_FILT_CFG_SIGNED_DATA_MASK;
        if ((uint32_t)TRUE == scCfg->isSignedData)
        {
            regVal |= CSL_MSC_FILT_CFG_SIGNED_DATA_MASK;
        }

        regVal &= ~CSL_MSC_FILT_CFG_COEF_SHIFT_MASK;
        CSL_FINS(regVal, MSC_FILT_CFG_COEF_SHIFT,
            (uint32_t)scCfg->coeffShift);

        regVal &= ~CSL_MSC_FILT_CFG_UV_MODE_MASK;
        if ((uint32_t)TRUE == isInterlvFmt)
        {
            regVal |= CSL_MSC_FILT_CFG_UV_MODE_MASK;
        }

        regVal &= ~CSL_MSC_FILT_CFG_PHASE_MODE_MASK;
        if (MSC_PHASE_MODE_32PHASE == scCfg->phaseMode)
        {
            regVal |= CSL_MSC_FILT_CFG_PHASE_MODE_MASK;
        }

        CSL_REG32_WR(&mscFilt->CFG, regVal);

        regVal = CSL_REG32_RD(&mscFilt->SRC_ROI);
        CSL_FINS(regVal, MSC_FILT_SRC_ROI_X_OFFSET, scCfg->inRoi.cropStartX);
        CSL_FINS(regVal, MSC_FILT_SRC_ROI_Y_OFFSET, scCfg->inRoi.cropStartY);
        CSL_REG32_WR(&mscFilt->SRC_ROI, regVal);

        regVal = CSL_REG32_RD(&mscFilt->OUT_SIZE);
        CSL_FINS(regVal, MSC_FILT_OUT_SIZE_WIDTH, scCfg->outWidth);
        CSL_FINS(regVal, MSC_FILT_OUT_SIZE_HEIGHT, scCfg->outHeight);
        CSL_REG32_WR(&mscFilt->OUT_SIZE, regVal);

        regVal = CSL_REG32_RD(&mscFilt->ACC_INIT);
        CSL_FINS(regVal, MSC_FILT_ACC_INIT_HS, scCfg->horzAccInit);
        CSL_FINS(regVal, MSC_FILT_ACC_INIT_VS, scCfg->vertAccInit);
        CSL_REG32_WR(&mscFilt->ACC_INIT, regVal);

        regVal = CSL_REG32_RD(&mscFilt->FIRINC);
        CSL_FINS(regVal, MSC_FILT_FIRINC_HS, scFact->hsFirInc);
        CSL_FINS(regVal, MSC_FILT_FIRINC_VS, scFact->vsFirInc);
        CSL_REG32_WR(&mscFilt->FIRINC, regVal);
    }
}

/** \brief Function to check/validate input configuration */
static int32_t CSL_mscCheckCfg(const CSL_MscConfig *cfg)
{
    int32_t status = CSL_PASS;
    uint32_t cnt;
    const Msc_ScConfig *scCfg = NULL;

    if ((cfg->inWidth > MSC_MAX_WIDTH) ||
        (cfg->inHeight > MSC_MAX_HEIGHT))
    {
        status = CSL_EINVALID_PARAMS;
    }

    for (cnt = 0U; cnt < MSC_MAX_OUTPUT; cnt ++)
    {
        scCfg = &cfg->mscCfg.scCfg[cnt];
        if ((uint32_t)TRUE == scCfg->enable)
        {
            if (((uint32_t)TRUE == scCfg->isSignedData) &&
                ((uint32_t)TRUE == scCfg->isEnableFiltSatMode))
            {
                status = CSL_EINVALID_PARAMS;
            }
            if ((MSC_FILTER_MODE_MULTI_PHASE == scCfg->filtMode) &&
                (MSC_PHASE_MODE_64PHASE == scCfg->phaseMode))
            {
                if ((MSC_MULTI_32PHASE_COEFF_SET_1 ==
                        scCfg->hsMpCoeffSel) ||
                    (MSC_MULTI_32PHASE_COEFF_SET_3 ==
                            scCfg->hsMpCoeffSel))
                {
                    status = CSL_EINVALID_PARAMS;
                }
                if ((MSC_MULTI_32PHASE_COEFF_SET_1 ==
                        scCfg->vsMpCoeffSel) ||
                    (MSC_MULTI_32PHASE_COEFF_SET_3 ==
                        scCfg->vsMpCoeffSel))
                {
                    status = CSL_EINVALID_PARAMS;
                }
            }

            if (MSC_FILTER_MODE_SINGLE_PHASE == scCfg->filtMode)
            {
                if ((cfg->inWidth != scCfg->outWidth) &&
                    (cfg->inWidth != (2U * scCfg->outWidth)) &&
                    (cfg->inWidth != (4U * scCfg->outWidth)))
                {
                    status = CSL_EINVALID_PARAMS;
                }
                if ((cfg->inHeight != scCfg->outHeight) &&
                    (cfg->inHeight != (2U * scCfg->outHeight)) &&
                    (cfg->inHeight != (4U * scCfg->outHeight)))
                {
                    status = CSL_EINVALID_PARAMS;
                }
            }
            if ((cfg->inWidth < (scCfg->inRoi.cropStartX + scCfg->outWidth)) ||
                (cfg->inHeight < (scCfg->inRoi.cropStartY + scCfg->outHeight)))
            {
                status = CSL_EINVALID_PARAMS;
            }
        }
    }

    return (status);
}

/** \brief Function to set the single phase coefficients in the MSC registers */
static void CSL_mscSetSpCoeff(CSL_mscRegs_coef_sp *coefBase,
                              const int32_t *coeff)
{
    volatile uint32_t regVal;
    const int32_t *pCoeff = NULL;

    if ((NULL != coefBase) && (NULL != coeff))
    {
        pCoeff = coeff;

        /* Set the coefficient 0, 1 and 2 in PH00 register */
        regVal = CSL_REG32_RD(&coefBase->C210);
        CSL_FINS(regVal, MSC_COEF_SP_C210_FIR_C0, (uint32_t)*pCoeff);
        pCoeff ++;
        CSL_FINS(regVal, MSC_COEF_SP_C210_FIR_C1, (uint32_t)*pCoeff);
        pCoeff ++;
        CSL_FINS(regVal, MSC_COEF_SP_C210_FIR_C2, (uint32_t)*pCoeff);
        pCoeff ++;
        CSL_REG32_WR(&coefBase->C210, regVal);

        /* Set the coefficient 3 and 4 in PH01 register */
        regVal = CSL_REG32_RD(&coefBase->C43);
        CSL_FINS(regVal, MSC_COEF_SP_C43_FIR_C3, (uint32_t)*pCoeff);
        pCoeff ++;
        CSL_FINS(regVal, MSC_COEF_SP_C43_FIR_C4, (uint32_t)*pCoeff);
        CSL_REG32_WR(&coefBase->C43, regVal);
    }
}

/** \brief Function to set the multi phase coefficients in the MSC registers */
static void CSL_mscSetMpCoeff(CSL_mscRegs_coef_mp *coefBase,
                              const int32_t *coeff)
{
    uint32_t cnt;
    volatile uint32_t regVal;
    const int32_t *pCoeff = NULL;

    if ((NULL != coefBase) && (NULL != coeff))
    {
        pCoeff = coeff;

        for (cnt = 0U; cnt < MSC_MAX_PHASE; cnt ++)
        {
            /* Set the coefficient 0, 1 and 2 in PH00 register */
            regVal = CSL_REG32_RD(&coefBase->PH[cnt].C210);
            CSL_FINS(regVal, MSC_COEF_MP_PH_C210_FIR_C0, (uint32_t)*pCoeff);
            pCoeff ++;
            CSL_FINS(regVal, MSC_COEF_MP_PH_C210_FIR_C1, (uint32_t)*pCoeff);
            pCoeff ++;
            CSL_FINS(regVal, MSC_COEF_MP_PH_C210_FIR_C2, (uint32_t)*pCoeff);
            pCoeff ++;
            CSL_REG32_WR(&coefBase->PH[cnt].C210, regVal);

            /* Set the coefficient 3 and 4 in PH01 register */
            regVal = CSL_REG32_RD(&coefBase->PH[cnt].C43);
            CSL_FINS(regVal, MSC_COEF_MP_PH_C43_FIR_C3, (uint32_t)*pCoeff);
            pCoeff ++;
            CSL_FINS(regVal, MSC_COEF_MP_PH_C43_FIR_C4, (uint32_t)*pCoeff);
            pCoeff ++;
            CSL_REG32_WR(&coefBase->PH[cnt].C43, regVal);
        }
    }
}

static void CSL_mscCalcScFactor(const CSL_MscConfig *cfg,
                                const Msc_ScConfig *scCfg,
                                CSL_MscScFactorInfo *scFact)
{
    if ((NULL != cfg) && (NULL != scCfg) && (NULL != scFact))
    {
        if (scCfg->outWidth == scCfg->inRoi.cropWidth)
        {
            scFact->hsFirInc = 0x1000U;
        }
        else if (scCfg->outWidth  == (scCfg->inRoi.cropWidth >> 1U))
        {
            scFact->hsFirInc = 0x2000U;
        }
        else if (scCfg->outWidth  == (scCfg->inRoi.cropWidth >> 2U))
        {
            scFact->hsFirInc = 0x4000U;
        }
        else
        {
            scFact->hsFirInc = ((MSC_SC_FACTOR_MULT * scCfg->inRoi.cropWidth) + (scCfg->outWidth>>1)) /
                            scCfg->outWidth;
        }

        if (scCfg->outHeight == scCfg->inRoi.cropHeight)
        {
            scFact->vsFirInc = 0x1000U;
        }
        else if (scCfg->outHeight  == (scCfg->inRoi.cropHeight >> 1U))
        {
            scFact->vsFirInc = 0x2000U;
        }
        else if (scCfg->outHeight  == (scCfg->inRoi.cropHeight >> 2U))
        {
            scFact->vsFirInc = 0x4000U;
        }
        else
        {
            scFact->vsFirInc = ((MSC_SC_FACTOR_MULT * scCfg->inRoi.cropHeight) + (scCfg->outHeight>>1)) /
                                scCfg->outHeight;
        }
    }
}
