#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Dec 24 02:19:31 2016
# Process ID: 7836
# Log file: G:/Project_Clock/VGA_test/vivado.log
# Journal file: G:/Project_Clock/VGA_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/Project_Clock/VGA_test/project_1.xpr
INFO: [Project 1-313] Project file moved from 'G:/Project_Clock/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Windows_Application/Vivado/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 738.457 ; gain = 171.539
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream
[Sat Dec 24 02:24:00 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/VGA_test/project_1.runs/synth_1/runme.log
[Sat Dec 24 02:24:00 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/VGA_test/project_1.runs/impl_2/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "G:/Project_Clock/VGA_test/project_1.srcs/sources_1/new/project_clock.v" into library work [G:/Project_Clock/VGA_test/project_1.srcs/sources_1/new/project_clock.v:1]
[Sat Dec 24 02:24:10 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/VGA_test/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "G:/Project_Clock/VGA_test/project_1.srcs/sources_1/new/project_clock.v" into library work [G:/Project_Clock/VGA_test/project_1.srcs/sources_1/new/project_clock.v:1]
[Sat Dec 24 02:24:51 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/VGA_test/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "G:/Project_Clock/VGA_test/project_1.srcs/sources_1/new/project_clock.v" into library work [G:/Project_Clock/VGA_test/project_1.srcs/sources_1/new/project_clock.v:1]
[Sat Dec 24 02:27:24 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/VGA_test/project_1.runs/synth_1/runme.log
launch_runs impl_2
[Sat Dec 24 02:29:47 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/VGA_test/project_1.runs/impl_2/runme.log
reset_run impl_2 -noclean_dir 
launch_runs impl_2
[Sat Dec 24 02:30:04 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/VGA_test/project_1.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [G:/Project_Clock/VGA_test/.Xil/Vivado-7836-Abner-PC/dcp/vga_controller.xdc]
Finished Parsing XDC File [G:/Project_Clock/VGA_test/.Xil/Vivado-7836-Abner-PC/dcp/vga_controller.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 968.531 ; gain = 0.023
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 968.531 ; gain = 0.023
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1070.227 ; gain = 309.781
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list rst_n]]
set_property IOSTANDARD {} [get_ports [list VGA_B]]
set_property IOSTANDARD {} [get_ports [list VGA_G]]
set_property IOSTANDARD {} [get_ports [list VGA_HS]]
set_property IOSTANDARD LVCMOS33 [get_ports [list VGA_B]]
set_property IOSTANDARD LVCMOS33 [get_ports [list VGA_G]]
set_property IOSTANDARD LVCMOS33 [get_ports [list VGA_HS]]
set_property IOSTANDARD LVCMOS33 [get_ports [list VGA_R]]
set_property IOSTANDARD LVCMOS33 [get_ports [list VGA_VS]]
place_ports VGA_VS R19
place_ports VGA_HS P19
place_ports VGA_R G19
place_ports VGA_G J17
place_ports VGA_B N18
save_constraints
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream
[Sat Dec 24 02:34:12 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/VGA_test/project_1.runs/impl_2/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 24 02:37:13 2016...
