{
	"cts__timing__setup__tns__pre_repair": -2106.45,
	"cts__timing__setup__ws__pre_repair": -139.395,
	"cts__clock__skew__setup__pre_repair": 201.796,
	"cts__clock__skew__hold__pre_repair": 201.796,
	"cts__timing__drv__max_slew_limit__pre_repair": -0.0213656,
	"cts__timing__drv__max_slew__pre_repair": 14,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.0528072,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 17,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.0487193,
	"cts__power__switching__total__pre_repair": 0.0143906,
	"cts__power__leakage__total__pre_repair": 6.7011e-06,
	"cts__power__total__pre_repair": 0.0631165,
	"cts__design__io__pre_repair": 216,
	"cts__design__die__area__pre_repair": 20594,
	"cts__design__core__area__pre_repair": 19425.1,
	"cts__design__instance__count__pre_repair": 61428,
	"cts__design__instance__area__pre_repair": 8312.2,
	"cts__design__instance__count__stdcell__pre_repair": 61428,
	"cts__design__instance__area__stdcell__pre_repair": 8312.2,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.42791,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.42791,
	"cts__timing__setup__tns__post_repair": -2106.45,
	"cts__timing__setup__ws__post_repair": -139.395,
	"cts__clock__skew__setup__post_repair": 201.796,
	"cts__clock__skew__hold__post_repair": 201.796,
	"cts__timing__drv__max_slew_limit__post_repair": -0.0213656,
	"cts__timing__drv__max_slew__post_repair": 14,
	"cts__timing__drv__max_cap_limit__post_repair": 0.0528072,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 17,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.0487193,
	"cts__power__switching__total__post_repair": 0.0143906,
	"cts__power__leakage__total__post_repair": 6.7011e-06,
	"cts__power__total__post_repair": 0.0631165,
	"cts__design__io__post_repair": 216,
	"cts__design__die__area__post_repair": 20594,
	"cts__design__core__area__post_repair": 19425.1,
	"cts__design__instance__count__post_repair": 61428,
	"cts__design__instance__area__post_repair": 8312.2,
	"cts__design__instance__count__stdcell__post_repair": 61428,
	"cts__design__instance__area__stdcell__post_repair": 8312.2,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.42791,
	"cts__design__instance__utilization__stdcell__post_repair": 0.42791,
	"cts__design__instance__displacement__total": 901.545,
	"cts__design__instance__displacement__mean": 0.014,
	"cts__design__instance__displacement__max": 1.944,
	"cts__route__wirelength__estimated": 157623,
	"cts__design__instance__count__setup_buffer": 22,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 24.541,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 1.512,
	"cts__route__wirelength__estimated": 157735,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -409.934,
	"cts__timing__setup__ws": -30.6867,
	"cts__clock__skew__setup": 201.578,
	"cts__clock__skew__hold": 201.578,
	"cts__timing__drv__max_slew_limit": -0.0118725,
	"cts__timing__drv__max_slew": 9,
	"cts__timing__drv__max_cap_limit": 0.0521399,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 17,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0487204,
	"cts__power__switching__total": 0.0144244,
	"cts__power__leakage__total": 6.70382e-06,
	"cts__power__total": 0.0631515,
	"cts__design__io": 216,
	"cts__design__die__area": 20594,
	"cts__design__core__area": 19425.1,
	"cts__design__instance__count": 61454,
	"cts__design__instance__area": 8314.9,
	"cts__design__instance__count__stdcell": 61454,
	"cts__design__instance__area__stdcell": 8314.9,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.428049,
	"cts__design__instance__utilization__stdcell": 0.428049
}