#Start recording tcl command: 11/7/2025 14:40:57
#Project Location: C:/Users/reinh/Documents/GitHub/DIP-FPGA/XO2-DIP20/examples/VGA; Project name: TestPicture
prj_project open "C:/Users/reinh/Documents/GitHub/DIP-FPGA/XO2-DIP20/examples/VGA/TestPicture.ldf"
prj_run Export -impl impl1 -task Jedecgen
#Stop recording: 11/7/2025 15:18:48
