FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"VCC\G";
2"ECAL_ACTIVE";
3"UN$1$LEDL$I3$A";
4"VCC\G";
5"GND\G";
6"VEE\G";
7"GT";
8"VTT\G";
9"ECAL_ACTIVE_ECL_N";
10"ECAL_ACTIVE_ECL_P";
11"EXT_PED_IN";
12"VCC\G";
13"EXT_PED_OUT";
14"GND\G";
15"GND\G";
%"MC10H124"
"1","(-2875,3025)","0","ecl","I1";
;
$LOCATION"U31"
CDS_LOCATION"U31"
$SEC"1"
CDS_SEC"1"
ROOM"ECAL_CONTROL"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200"
CDS_LIB"ecl";
"COMMON"
$PN"8"1;
"GND"
$PN"20"5;
"VCC"
$PN"12"4;
"VEE"
$PN"10"6;
"D_OUT* \B"
$PN"17"0;
"C_OUT* \B"
$PN"15"0;
"B_OUT* \B"
$PN"4"0;
"A_OUT* \B"
$PN"5"9;
"D_OUT"
$PN"18"0;
"C_OUT"
$PN"19"0;
"B_OUT"
$PN"2"0;
"A_OUT"
$PN"3"10;
"D_IN"
$PN"14"0;
"C_IN"
$PN"13"0;
"B_IN"
$PN"9"0;
"A_IN"
$PN"7"2;
%"INPORT"
"1","(-3900,3275)","0","standard","I10";
;
ROOM"ECAL_CONTROL"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"2;
%"INPORT"
"1","(-2400,3175)","0","standard","I11";
;
ROOM"ECAL_CONTROL"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"7;
%"INPORT"
"1","(-2450,3100)","0","standard","I12";
;
ROOM"ECAL_CONTROL"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"11;
%"OUTPORT"
"1","(-175,3150)","0","standard","I13";
;
ROOM"ECAL_CONTROL"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"13;
%"CSMD0603"
"1","(-3100,2625)","0","capacitors","I14";
;
$LOCATION"C38"
CDS_LOCATION"C38"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
VALUE"0.1UF"
ROOM"ECAL_CONTROL"
POSTOL"10%"
IC"UNDEF"
DIST"FLAT"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%"
SLOPE"CSMAX"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"
$PN"2"5;
"A<0>"
$PN"1"4;
%"CSMD0603"
"1","(-2625,2625)","0","capacitors","I15";
;
$LOCATION"C39"
CDS_LOCATION"C39"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
ROOM"ECAL_CONTROL"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"
$PN"2"6;
"A<0>"
$PN"1"5;
%"CSMD0603"
"1","(-1325,3575)","0","capacitors","I16";
;
$LOCATION"C40"
CDS_LOCATION"C40"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
ROOM"ECAL_CONTROL"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
POSTOL"10%";
"B<0>"
$PN"2"12;
"A<0>"
$PN"1"14;
%"RSMD0805"
"1","(-1775,1775)","1","resistors","I17";
;
$LOCATION"R31"
CDS_LOCATION"R31"
$SEC"1"
CDS_SEC"1"
VALUE"50"
ROOM"ECAL_CONTROL"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
POSTOL"5%"
CDS_LIB"resistors";
"A<0>"
$PN"1"8;
"B<0>"
$PN"2"11;
%"MC10H104"
"1","(-1350,3025)","0","ecl","I2";
;
$LOCATION"U32"
CDS_LOCATION"U32"
$SEC"1"
CDS_SEC"1"
ROOM"ECAL_CONTROL"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-200";
"VEE"
$PN"10"12;
"GND2"
$PN"20"14;
"GND1"
$PN"2"14;
"Q4* \B"
$PN"12"0;
"Q4"
$PN"19"0;
"Q3"
$PN"18"0;
"Q2"
$PN"4"13;
"Q1"
$PN"3"13;
"B4"
$PN"17"0;
"B3"
$PN"14"0;
"B2"
$PN"9"11;
"B1"
$PN"7"7;
"A4"
$PN"15"0;
"A3"
$PN"13"0;
"A2"
$PN"8"9;
"A1"
$PN"5"10;
%"LED_L"
"1","(-3225,3700)","0","misc","I3";
;
$LOCATION"D4"
CDS_LOCATION"D4"
$SEC"1"
CDS_SEC"1"
ROOM"ECAL_CONTROL"
CDS_LIB"misc"
NEEDS_NO_SIZE"TRUE"
TITLE"LED"
ABBREV"LED";
"A\NAC"
$PN"2"3;
"B\NAC"
$PN"1"15;
%"RSMD0805"
"1","(-3225,3500)","1","resistors","I4";
;
$LOCATION"R28"
CDS_LOCATION"R28"
$SEC"1"
CDS_SEC"1"
VALUE"100"
ROOM"ECAL_CONTROL"
CDS_LIB"resistors"
SLOPE"RSMAX"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POSTOL"5%"
PACKTYPE"0805";
"A<0>"
$PN"1"2;
"B<0>"
$PN"2"3;
%"RSMD0805"
"1","(-1850,2250)","1","resistors","I5";
;
$LOCATION"R29"
CDS_LOCATION"R29"
$SEC"1"
CDS_SEC"1"
VALUE"50"
ROOM"ECAL_CONTROL"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805"
POSTOL"5%";
"A<0>"
$PN"1"8;
"B<0>"
$PN"2"9;
%"RSMD0805"
"1","(-1825,2075)","1","resistors","I6";
;
$LOCATION"R30"
CDS_LOCATION"R30"
$SEC"1"
CDS_SEC"1"
VALUE"50"
ROOM"ECAL_CONTROL"
PACKTYPE"0805"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"5%";
"A<0>"
$PN"1"8;
"B<0>"
$PN"2"10;
END.
