/*!
    \page TIOVX_PERFORMANCE TIOVX Performance

    <TABLE frame="box" rules="all" cellspacing="0" width="50%" border="1" cellpadding="3">
        <TR>
            <TD> \subpage TIOVX_PERFORMANCE_TDA2x_BIOS </TD>
        </TR>
        <TR>
            <TD> \subpage TIOVX_PERFORMANCE_TDA2x_LINUX </TD>
        </TR>
        <TR>
            <TD> \subpage TIOVX_PERFORMANCE_TDA2Ex_BIOS </TD>
        </TR>
        <TR>
            <TD> \subpage TIOVX_PERFORMANCE_TDA2Ex_LINUX </TD>
        </TR>
        <TR>
            <TD> \subpage TIOVX_PERFORMANCE_TDA3x_BIOS </TD>
        </TR>
        <TR>
            <TD> \subpage TIOVX_PERFORMANCE_AM57xx_LINUX </TD>
        </TR>
    </TABLE>
 */

 /*!
    \page TIOVX_PERFORMANCE_TDA3x_BIOS TDA3x BIOS ONLY Performance Report

    <TABLE frame="box" rules="all" cellspacing="0" width="50%" border="1" cellpadding="3">
        <TR>
            <TD> <b> SoC </b></TD>
            <TD> TDA3x </TD>
        </TR>
        <TR>
            <TD> <b> Test EVM </b></TD>
            <TD> TDA3x TI EVM </TD>
        </TR>
        <TR>
            <TD> <b> HOST </b></TD>
            <TD> ARM M4 @ 212Mhz running BIOS, L1 Cache Enabled </TD>
        </TR>
        <TR>
            <TD> <b> Target </b></TD>
            <TD> DSP C66x @ 500Mhz running BIOS, L1/L2 Cache Enabled </TD>
        </TR>
    </TABLE>

    <BR><HR><BR>

    \htmlinclude tiovx_performance_TDA3x_BIOS.html
 */

 /*!
    \page TIOVX_PERFORMANCE_TDA2x_BIOS TDA2x BIOS ONLY Performance Report

    <TABLE frame="box" rules="all" cellspacing="0" width="50%" border="1" cellpadding="3">
        <TR>
            <TD> <b> SoC </b></TD>
            <TD> TDA2x </TD>
        </TR>
        <TR>
            <TD> <b> Test EVM </b></TD>
            <TD> TDA2x TI EVM </TD>
        </TR>
        <TR>
            <TD> <b> HOST </b></TD>
            <TD> ARM M4 @ 212Mhz running BIOS, L1 Cache Enabled </TD>
        </TR>
        <TR>
            <TD> <b> Target </b></TD>
            <TD> DSP C66x @ 600Mhz running BIOS, L1/L2 Cache Enabled </TD>
        </TR>
    </TABLE>

    <BR><HR><BR>

    \htmlinclude tiovx_performance_TDA2x_BIOS.html
 */

 /*!
    \page TIOVX_PERFORMANCE_TDA2Ex_BIOS TDA2Ex BIOS ONLY Performance Report

    <TABLE frame="box" rules="all" cellspacing="0" width="50%" border="1" cellpadding="3">
        <TR>
            <TD> <b> SoC </b></TD>
            <TD> TDA2Ex </TD>
        </TR>
        <TR>
            <TD> <b> Test EVM </b></TD>
            <TD> TDA2Ex TI EVM </TD>
        </TR>
        <TR>
            <TD> <b> HOST </b></TD>
            <TD> ARM M4 @ 212Mhz running BIOS, L1 Cache Enabled </TD>
        </TR>
        <TR>
            <TD> <b> Target </b></TD>
            <TD> DSP C66x @ 600Mhz running BIOS, L1/L2 Cache Enabled </TD>
        </TR>
    </TABLE>

    <BR><HR><BR>

    \htmlinclude tiovx_performance_TDA2Ex_BIOS.html
 */

/*!
    \page TIOVX_PERFORMANCE_TDA2x_LINUX TDA2x LINUX+BIOS Performance Report

    <TABLE frame="box" rules="all" cellspacing="0" width="50%" border="1" cellpadding="3">
        <TR>
            <TD> <b> SoC </b></TD>
            <TD> TDA2x </TD>
        </TR>
        <TR>
            <TD> <b> Test EVM </b></TD>
            <TD> TDA2x TI EVM </TD>
        </TR>
        <TR>
            <TD> <b> HOST </b></TD>
            <TD> ARM A15 @ 1Ghz running LINUX, L1/L2 Cache Enabled </TD>
        </TR>
        <TR>
            <TD> <b> Target </b></TD>
            <TD> DSP C66x @ 750Mhz running BIOS, L1/L2 Cache Enabled </TD>
        </TR>
    </TABLE>

    <BR><HR><BR>

    \htmlinclude tiovx_performance_TDA2x_LINUX.html
 */

 /*!
    \page TIOVX_PERFORMANCE_TDA2Ex_LINUX TDA2Ex LINUX+BIOS Performance Report

    <TABLE frame="box" rules="all" cellspacing="0" width="50%" border="1" cellpadding="3">
        <TR>
            <TD> <b> SoC </b></TD>
            <TD> TDA2Ex </TD>
        </TR>
        <TR>
            <TD> <b> Test EVM </b></TD>
            <TD> TDA2Ex TI EVM </TD>
        </TR>
        <TR>
            <TD> <b> HOST </b></TD>
            <TD> ARM A15 @ 1Ghz running LINUX, L1/L2 Cache Enabled </TD>
        </TR>
        <TR>
            <TD> <b> Target </b></TD>
            <TD> DSP C66x @ 600Mhz running BIOS, L1/L2 Cache Enabled </TD>
        </TR>
    </TABLE>

    <BR><HR><BR>

    \htmlinclude tiovx_performance_TDA2Ex_LINUX.html
 */

 /*!
    \page TIOVX_PERFORMANCE_AM57xx_LINUX AM57xx LINUX+BIOS Performance Report

    <TABLE frame="box" rules="all" cellspacing="0" width="50%" border="1" cellpadding="3">
        <TR>
            <TD> <b> SoC </b></TD>
            <TD> AM57xx </TD>
        </TR>
        <TR>
            <TD> <b> Test EVM </b></TD>
            <TD> AM57xx TI EVM </TD>
        </TR>
        <TR>
            <TD> <b> HOST </b></TD>
            <TD> ARM A15 @ 1Ghz running LINUX, L1/L2 Cache Enabled </TD>
        </TR>
        <TR>
            <TD> <b> Target </b></TD>
            <TD> DSP C66x @ 750Mhz running BIOS, L1/L2 Cache Enabled </TD>
        </TR>
    </TABLE>

    <BR><HR><BR>

    \htmlinclude tiovx_performance_AM57xx_LINUX.html
 */
