// Seed: 347322878
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input wor id_2,
    input wor id_3,
    input wor id_4,
    output supply0 id_5,
    output tri1 id_6,
    output supply1 id_7,
    input wire id_8
);
  assign id_6 = 1 ^ 1 ^ 1;
  integer id_10;
  wire id_11;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input tri1 id_2,
    input uwire id_3,
    output supply0 id_4,
    input wire id_5,
    output tri0 id_6,
    input tri id_7,
    output tri id_8,
    output wor id_9,
    output tri1 id_10,
    output supply1 id_11,
    input tri1 id_12,
    output uwire id_13,
    output supply1 id_14,
    output tri1 id_15,
    input tri1 id_16
);
  assign id_8 = id_2;
  module_0(
      id_0, id_5, id_3, id_5, id_1, id_4, id_8, id_11, id_16
  );
  always begin
    id_10 = 0;
  end
endmodule
