// Generated by CIRCT unknown git version
module alu181(	// file.cleaned.mlir:2:3
  input  [3:0] a,	// file.cleaned.mlir:2:24
               b,	// file.cleaned.mlir:2:36
  input        m,	// file.cleaned.mlir:2:48
               c_,	// file.cleaned.mlir:2:60
  input  [3:0] s,	// file.cleaned.mlir:2:73
  output [3:0] f,	// file.cleaned.mlir:2:86
  output       g,	// file.cleaned.mlir:2:98
               p,	// file.cleaned.mlir:2:110
               co_,	// file.cleaned.mlir:2:122
               eq	// file.cleaned.mlir:2:136
);

  wire       _GEN;	// file.cleaned.mlir:60:11
  wire       _GEN_0;	// file.cleaned.mlir:52:11
  wire       _GEN_1;	// file.cleaned.mlir:45:11
  wire       _GEN_2;	// file.cleaned.mlir:39:11
  wire [3:0] u = ~(a | b & {4{s[0]}} | ~b & {4{s[1]}});	// file.cleaned.mlir:11:10, :12:10, :13:10, :14:10, :19:10, :20:10, :21:11, :22:11, :23:11
  wire [3:0] _GEN_3 = ~b & {4{s[2]}} & a | b & {4{s[3]}} & a;	// file.cleaned.mlir:15:10, :16:10, :17:10, :18:10, :20:10, :24:11, :25:11, :26:11
  wire [3:0] v = ~_GEN_3;	// file.cleaned.mlir:26:11, :27:11
  assign _GEN_2 = ~(~m & c_);	// file.cleaned.mlir:37:11, :38:11, :39:11
  assign _GEN_1 = ~(~m & (u[0] | v[0] & c_));	// file.cleaned.mlir:23:11, :27:11, :37:11, :40:11, :41:11, :42:11, :43:11, :44:11, :45:11
  wire       _GEN_4 = u[0] & v[1];	// file.cleaned.mlir:23:11, :27:11, :40:11, :47:11, :48:11
  assign _GEN_0 = ~(~m & (u[1] | _GEN_4 | v[1] & v[0] & c_));	// file.cleaned.mlir:23:11, :27:11, :37:11, :41:11, :46:11, :47:11, :48:11, :49:11, :50:11, :51:11, :52:11
  wire       _GEN_5 = v[2] & u[1];	// file.cleaned.mlir:23:11, :27:11, :46:11, :54:11, :55:11
  assign _GEN = ~(~m & (u[2] | _GEN_5 | v[2] & u[0] & v[1] | v[2] & v[1] & v[0] & c_));	// file.cleaned.mlir:23:11, :27:11, :37:11, :40:11, :41:11, :47:11, :53:11, :54:11, :55:11, :56:11, :57:11, :58:11, :59:11, :60:11
  wire       _GEN_6 = _GEN_4 & v[2] & v[3] | _GEN_5 & v[3] | u[2] & v[3] | u[3];	// file.cleaned.mlir:23:11, :27:11, :48:11, :53:11, :54:11, :55:11, :61:11, :62:11, :63:11, :64:11, :65:11, :66:11
  wire       _GEN_7 = _GEN_3 == 4'h0;	// file.cleaned.mlir:6:14, :26:11, :68:11
  wire [3:0] _GEN_8 =
    u ^ v
    ^ ({_GEN, 3'h0}
       | ({1'h0, _GEN_0, 2'h0} | ({2'h0, _GEN_1, 1'h0} | {3'h0, _GEN_2}) & 4'hB) & 4'h7);	// file.cleaned.mlir:3:14, :4:14, :5:14, :8:14, :9:15, :23:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :39:11, :45:11, :52:11, :60:11, :72:11
  assign f = _GEN_8;	// file.cleaned.mlir:72:11, :74:5
  assign g = ~_GEN_6;	// file.cleaned.mlir:66:11, :67:11, :74:5
  assign p = ~_GEN_7;	// file.cleaned.mlir:68:11, :69:11, :74:5
  assign co_ = _GEN_7 & c_ | _GEN_6;	// file.cleaned.mlir:66:11, :68:11, :70:11, :71:11, :74:5
  assign eq = &_GEN_8;	// file.cleaned.mlir:72:11, :73:11, :74:5
endmodule

