// Seed: 742989845
module module_0;
  specify
    (id_1 => id_2) = (-1'h0 : 1'b0 : 1 == id_1, -1);
  endspecify
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    inout wire id_0,
    input tri0 id_1,
    input tri id_2,
    output wand id_3,
    input wor id_4,
    output wor id_5,
    input supply0 id_6,
    output supply1 id_7
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    output uwire id_1,
    input tri0 id_2,
    input supply0 id_3,
    output tri1 id_4,
    input wor id_5,
    output tri1 id_6
);
  logic [1  ==  1 : -1] id_8;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
