// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _calcHaarPattern_xy_HH_
#define _calcHaarPattern_xy_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "p_hls_fptosi_float_i.h"
#include "surfDetector_faddbkb.h"
#include "surfDetector_fmulcud.h"
#include "surfDetector_sitodEe.h"
#include "surfDetector_mux_eOg.h"

namespace ap_rtl {

struct calcHaarPattern_xy : public sc_module {
    // Port declarations 163
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > ap_ce;
    sc_out< sc_lv<10> > sumBuf_0_address0;
    sc_out< sc_logic > sumBuf_0_ce0;
    sc_in< sc_lv<32> > sumBuf_0_q0;
    sc_out< sc_lv<10> > sumBuf_0_address1;
    sc_out< sc_logic > sumBuf_0_ce1;
    sc_in< sc_lv<32> > sumBuf_0_q1;
    sc_out< sc_lv<10> > sumBuf_1_address0;
    sc_out< sc_logic > sumBuf_1_ce0;
    sc_in< sc_lv<32> > sumBuf_1_q0;
    sc_out< sc_lv<10> > sumBuf_1_address1;
    sc_out< sc_logic > sumBuf_1_ce1;
    sc_in< sc_lv<32> > sumBuf_1_q1;
    sc_out< sc_lv<10> > sumBuf_2_address0;
    sc_out< sc_logic > sumBuf_2_ce0;
    sc_in< sc_lv<32> > sumBuf_2_q0;
    sc_out< sc_lv<10> > sumBuf_2_address1;
    sc_out< sc_logic > sumBuf_2_ce1;
    sc_in< sc_lv<32> > sumBuf_2_q1;
    sc_out< sc_lv<10> > sumBuf_3_address0;
    sc_out< sc_logic > sumBuf_3_ce0;
    sc_in< sc_lv<32> > sumBuf_3_q0;
    sc_out< sc_lv<10> > sumBuf_3_address1;
    sc_out< sc_logic > sumBuf_3_ce1;
    sc_in< sc_lv<32> > sumBuf_3_q1;
    sc_out< sc_lv<10> > sumBuf_4_address0;
    sc_out< sc_logic > sumBuf_4_ce0;
    sc_in< sc_lv<32> > sumBuf_4_q0;
    sc_out< sc_lv<10> > sumBuf_4_address1;
    sc_out< sc_logic > sumBuf_4_ce1;
    sc_in< sc_lv<32> > sumBuf_4_q1;
    sc_out< sc_lv<10> > sumBuf_5_address0;
    sc_out< sc_logic > sumBuf_5_ce0;
    sc_in< sc_lv<32> > sumBuf_5_q0;
    sc_out< sc_lv<10> > sumBuf_5_address1;
    sc_out< sc_logic > sumBuf_5_ce1;
    sc_in< sc_lv<32> > sumBuf_5_q1;
    sc_out< sc_lv<10> > sumBuf_6_address0;
    sc_out< sc_logic > sumBuf_6_ce0;
    sc_in< sc_lv<32> > sumBuf_6_q0;
    sc_out< sc_lv<10> > sumBuf_6_address1;
    sc_out< sc_logic > sumBuf_6_ce1;
    sc_in< sc_lv<32> > sumBuf_6_q1;
    sc_out< sc_lv<10> > sumBuf_7_address0;
    sc_out< sc_logic > sumBuf_7_ce0;
    sc_in< sc_lv<32> > sumBuf_7_q0;
    sc_out< sc_lv<10> > sumBuf_7_address1;
    sc_out< sc_logic > sumBuf_7_ce1;
    sc_in< sc_lv<32> > sumBuf_7_q1;
    sc_out< sc_lv<10> > sumBuf_8_address0;
    sc_out< sc_logic > sumBuf_8_ce0;
    sc_in< sc_lv<32> > sumBuf_8_q0;
    sc_out< sc_lv<10> > sumBuf_8_address1;
    sc_out< sc_logic > sumBuf_8_ce1;
    sc_in< sc_lv<32> > sumBuf_8_q1;
    sc_out< sc_lv<10> > sumBuf_9_address0;
    sc_out< sc_logic > sumBuf_9_ce0;
    sc_in< sc_lv<32> > sumBuf_9_q0;
    sc_out< sc_lv<10> > sumBuf_9_address1;
    sc_out< sc_logic > sumBuf_9_ce1;
    sc_in< sc_lv<32> > sumBuf_9_q1;
    sc_out< sc_lv<10> > sumBuf_10_address0;
    sc_out< sc_logic > sumBuf_10_ce0;
    sc_in< sc_lv<32> > sumBuf_10_q0;
    sc_out< sc_lv<10> > sumBuf_10_address1;
    sc_out< sc_logic > sumBuf_10_ce1;
    sc_in< sc_lv<32> > sumBuf_10_q1;
    sc_out< sc_lv<10> > sumBuf_11_address0;
    sc_out< sc_logic > sumBuf_11_ce0;
    sc_in< sc_lv<32> > sumBuf_11_q0;
    sc_out< sc_lv<10> > sumBuf_11_address1;
    sc_out< sc_logic > sumBuf_11_ce1;
    sc_in< sc_lv<32> > sumBuf_11_q1;
    sc_out< sc_lv<10> > sumBuf_12_address0;
    sc_out< sc_logic > sumBuf_12_ce0;
    sc_in< sc_lv<32> > sumBuf_12_q0;
    sc_out< sc_lv<10> > sumBuf_12_address1;
    sc_out< sc_logic > sumBuf_12_ce1;
    sc_in< sc_lv<32> > sumBuf_12_q1;
    sc_out< sc_lv<10> > sumBuf_13_address0;
    sc_out< sc_logic > sumBuf_13_ce0;
    sc_in< sc_lv<32> > sumBuf_13_q0;
    sc_out< sc_lv<10> > sumBuf_13_address1;
    sc_out< sc_logic > sumBuf_13_ce1;
    sc_in< sc_lv<32> > sumBuf_13_q1;
    sc_out< sc_lv<10> > sumBuf_14_address0;
    sc_out< sc_logic > sumBuf_14_ce0;
    sc_in< sc_lv<32> > sumBuf_14_q0;
    sc_out< sc_lv<10> > sumBuf_14_address1;
    sc_out< sc_logic > sumBuf_14_ce1;
    sc_in< sc_lv<32> > sumBuf_14_q1;
    sc_out< sc_lv<10> > sumBuf_15_address0;
    sc_out< sc_logic > sumBuf_15_ce0;
    sc_in< sc_lv<32> > sumBuf_15_q0;
    sc_out< sc_lv<10> > sumBuf_15_address1;
    sc_out< sc_logic > sumBuf_15_ce1;
    sc_in< sc_lv<32> > sumBuf_15_q1;
    sc_out< sc_lv<10> > sumBuf_16_address0;
    sc_out< sc_logic > sumBuf_16_ce0;
    sc_in< sc_lv<32> > sumBuf_16_q0;
    sc_out< sc_lv<10> > sumBuf_16_address1;
    sc_out< sc_logic > sumBuf_16_ce1;
    sc_in< sc_lv<32> > sumBuf_16_q1;
    sc_out< sc_lv<10> > sumBuf_17_address0;
    sc_out< sc_logic > sumBuf_17_ce0;
    sc_in< sc_lv<32> > sumBuf_17_q0;
    sc_out< sc_lv<10> > sumBuf_17_address1;
    sc_out< sc_logic > sumBuf_17_ce1;
    sc_in< sc_lv<32> > sumBuf_17_q1;
    sc_out< sc_lv<10> > sumBuf_18_address0;
    sc_out< sc_logic > sumBuf_18_ce0;
    sc_in< sc_lv<32> > sumBuf_18_q0;
    sc_out< sc_lv<10> > sumBuf_18_address1;
    sc_out< sc_logic > sumBuf_18_ce1;
    sc_in< sc_lv<32> > sumBuf_18_q1;
    sc_out< sc_lv<10> > sumBuf_19_address0;
    sc_out< sc_logic > sumBuf_19_ce0;
    sc_in< sc_lv<32> > sumBuf_19_q0;
    sc_out< sc_lv<10> > sumBuf_19_address1;
    sc_out< sc_logic > sumBuf_19_ce1;
    sc_in< sc_lv<32> > sumBuf_19_q1;
    sc_out< sc_lv<10> > sumBuf_20_address0;
    sc_out< sc_logic > sumBuf_20_ce0;
    sc_in< sc_lv<32> > sumBuf_20_q0;
    sc_out< sc_lv<10> > sumBuf_20_address1;
    sc_out< sc_logic > sumBuf_20_ce1;
    sc_in< sc_lv<32> > sumBuf_20_q1;
    sc_out< sc_lv<10> > sumBuf_21_address0;
    sc_out< sc_logic > sumBuf_21_ce0;
    sc_in< sc_lv<32> > sumBuf_21_q0;
    sc_out< sc_lv<10> > sumBuf_21_address1;
    sc_out< sc_logic > sumBuf_21_ce1;
    sc_in< sc_lv<32> > sumBuf_21_q1;
    sc_in< sc_lv<32> > box_0_0_read;
    sc_in< sc_lv<32> > box_0_1_read;
    sc_in< sc_lv<32> > box_0_2_read;
    sc_in< sc_lv<32> > box_0_3_read;
    sc_in< sc_lv<32> > box_0_4_read;
    sc_in< sc_lv<32> > box_1_0_read;
    sc_in< sc_lv<32> > box_1_1_read;
    sc_in< sc_lv<32> > box_1_2_read;
    sc_in< sc_lv<32> > box_1_3_read;
    sc_in< sc_lv<32> > box_1_4_read;
    sc_in< sc_lv<32> > box_2_0_read;
    sc_in< sc_lv<32> > box_2_1_read;
    sc_in< sc_lv<32> > box_2_2_read;
    sc_in< sc_lv<32> > box_2_3_read;
    sc_in< sc_lv<32> > box_2_4_read;
    sc_in< sc_lv<32> > box_3_0_read;
    sc_in< sc_lv<32> > box_3_1_read;
    sc_in< sc_lv<32> > box_3_2_read;
    sc_in< sc_lv<32> > box_3_3_read;
    sc_in< sc_lv<32> > box_3_4_read;
    sc_in< sc_lv<176> > sumBufIndex_V;
    sc_in< sc_lv<5> > rOffset;
    sc_in< sc_lv<11> > cOffset;
    sc_out< sc_lv<32> > ap_return;


    // Module declarations
    calcHaarPattern_xy(sc_module_name name);
    SC_HAS_PROCESS(calcHaarPattern_xy);

    ~calcHaarPattern_xy();

    sc_trace_file* mVcdFile;

    p_hls_fptosi_float_i* grp_p_hls_fptosi_float_i_fu_1876;
    p_hls_fptosi_float_i* grp_p_hls_fptosi_float_i_fu_1882;
    p_hls_fptosi_float_i* grp_p_hls_fptosi_float_i_fu_1888;
    p_hls_fptosi_float_i* grp_p_hls_fptosi_float_i_fu_1894;
    surfDetector_faddbkb<1,4,32,32,32>* surfDetector_faddbkb_U70;
    surfDetector_fmulcud<1,3,32,32,32>* surfDetector_fmulcud_U71;
    surfDetector_sitodEe<1,4,32,32>* surfDetector_sitodEe_U72;
    surfDetector_mux_eOg<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,5,32>* surfDetector_mux_eOg_U73;
    surfDetector_mux_eOg<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,5,32>* surfDetector_mux_eOg_U74;
    surfDetector_mux_eOg<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,5,32>* surfDetector_mux_eOg_U75;
    surfDetector_mux_eOg<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,5,32>* surfDetector_mux_eOg_U76;
    surfDetector_mux_eOg<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,5,32>* surfDetector_mux_eOg_U77;
    surfDetector_mux_eOg<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,5,32>* surfDetector_mux_eOg_U78;
    surfDetector_mux_eOg<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,5,32>* surfDetector_mux_eOg_U79;
    surfDetector_mux_eOg<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,5,32>* surfDetector_mux_eOg_U80;
    surfDetector_mux_eOg<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,5,32>* surfDetector_mux_eOg_U81;
    surfDetector_mux_eOg<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,5,32>* surfDetector_mux_eOg_U82;
    surfDetector_mux_eOg<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,5,32>* surfDetector_mux_eOg_U83;
    surfDetector_mux_eOg<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,5,32>* surfDetector_mux_eOg_U84;
    surfDetector_mux_eOg<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,5,32>* surfDetector_mux_eOg_U85;
    surfDetector_mux_eOg<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,5,32>* surfDetector_mux_eOg_U86;
    surfDetector_mux_eOg<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,5,32>* surfDetector_mux_eOg_U87;
    surfDetector_mux_eOg<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,5,32>* surfDetector_mux_eOg_U88;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state16_pp0_stage3_iter3;
    sc_signal< bool > ap_block_state20_pp0_stage3_iter4;
    sc_signal< bool > ap_block_state24_pp0_stage3_iter5;
    sc_signal< bool > ap_block_state28_pp0_stage3_iter6;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<32> > grp_p_hls_fptosi_float_i_fu_1876_ap_return;
    sc_signal< sc_lv<32> > reg_1924;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter7;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state10_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state14_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state18_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state22_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state26_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state30_pp0_stage1_iter7;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state15_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state19_pp0_stage2_iter4;
    sc_signal< bool > ap_block_state23_pp0_stage2_iter5;
    sc_signal< bool > ap_block_state27_pp0_stage2_iter6;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<32> > grp_p_hls_fptosi_float_i_fu_1888_ap_return;
    sc_signal< sc_lv<32> > reg_1928;
    sc_signal< sc_lv<29> > tmp_248_fu_1942_p1;
    sc_signal< sc_lv<29> > tmp_248_reg_4106;
    sc_signal< sc_lv<29> > tmp_267_fu_1946_p1;
    sc_signal< sc_lv<29> > tmp_267_reg_4112;
    sc_signal< sc_lv<32> > cOffset_cast_fu_1954_p1;
    sc_signal< sc_lv<32> > cOffset_cast_reg_4118;
    sc_signal< sc_lv<29> > tmp_fu_1960_p1;
    sc_signal< sc_lv<29> > tmp_reg_4124;
    sc_signal< sc_lv<29> > tmp_49_cast_fu_2000_p1;
    sc_signal< sc_lv<29> > tmp_49_cast_reg_4134;
    sc_signal< sc_lv<1> > tmp_250_fu_2040_p2;
    sc_signal< sc_lv<1> > tmp_250_reg_4144;
    sc_signal< sc_lv<8> > tmp_251_fu_2046_p3;
    sc_signal< sc_lv<8> > tmp_251_reg_4151;
    sc_signal< sc_lv<8> > tmp_252_fu_2054_p1;
    sc_signal< sc_lv<8> > tmp_252_reg_4158;
    sc_signal< sc_lv<8> > tmp_255_fu_2058_p2;
    sc_signal< sc_lv<8> > tmp_255_reg_4164;
    sc_signal< sc_lv<1> > tmp_269_fu_2126_p2;
    sc_signal< sc_lv<1> > tmp_269_reg_4389;
    sc_signal< sc_lv<8> > tmp_270_fu_2132_p3;
    sc_signal< sc_lv<8> > tmp_270_reg_4396;
    sc_signal< sc_lv<8> > tmp_271_fu_2140_p1;
    sc_signal< sc_lv<8> > tmp_271_reg_4403;
    sc_signal< sc_lv<8> > tmp_274_fu_2144_p2;
    sc_signal< sc_lv<8> > tmp_274_reg_4409;
    sc_signal< sc_lv<29> > tmp_286_fu_2150_p1;
    sc_signal< sc_lv<29> > tmp_286_reg_4414;
    sc_signal< sc_lv<29> > tmp_305_fu_2154_p1;
    sc_signal< sc_lv<29> > tmp_305_reg_4420;
    sc_signal< sc_lv<176> > sumBufIndex_V_read_reg_4426;
    sc_signal< sc_lv<32> > tmp_203_fu_2231_p24;
    sc_signal< sc_lv<32> > tmp_203_reg_4442;
    sc_signal< sc_lv<32> > tmp_204_fu_2281_p24;
    sc_signal< sc_lv<32> > tmp_204_reg_4447;
    sc_signal< sc_lv<32> > tmp_205_fu_2404_p24;
    sc_signal< sc_lv<32> > tmp_205_reg_4452;
    sc_signal< sc_lv<32> > tmp_206_fu_2454_p24;
    sc_signal< sc_lv<32> > tmp_206_reg_4457;
    sc_signal< sc_lv<1> > tmp_288_fu_2564_p2;
    sc_signal< sc_lv<1> > tmp_288_reg_4462;
    sc_signal< sc_lv<8> > tmp_289_fu_2570_p3;
    sc_signal< sc_lv<8> > tmp_289_reg_4469;
    sc_signal< sc_lv<8> > tmp_290_fu_2578_p1;
    sc_signal< sc_lv<8> > tmp_290_reg_4476;
    sc_signal< sc_lv<8> > tmp_293_fu_2582_p2;
    sc_signal< sc_lv<8> > tmp_293_reg_4482;
    sc_signal< sc_lv<1> > tmp_307_fu_2648_p2;
    sc_signal< sc_lv<1> > tmp_307_reg_4707;
    sc_signal< sc_lv<8> > tmp_308_fu_2654_p3;
    sc_signal< sc_lv<8> > tmp_308_reg_4714;
    sc_signal< sc_lv<8> > tmp_309_fu_2662_p1;
    sc_signal< sc_lv<8> > tmp_309_reg_4721;
    sc_signal< sc_lv<8> > tmp_312_fu_2666_p2;
    sc_signal< sc_lv<8> > tmp_312_reg_4727;
    sc_signal< sc_lv<29> > tmp_324_fu_2672_p1;
    sc_signal< sc_lv<29> > tmp_324_reg_4732;
    sc_signal< sc_lv<29> > tmp_343_fu_2676_p1;
    sc_signal< sc_lv<29> > tmp_343_reg_4738;
    sc_signal< sc_lv<32> > box_3_4_read_1_reg_4744;
    sc_signal< sc_lv<32> > box_3_4_read_1_reg_4744_pp0_iter1_reg;
    sc_signal< sc_lv<32> > box_2_4_read_1_reg_4749;
    sc_signal< sc_lv<32> > box_2_4_read_1_reg_4749_pp0_iter1_reg;
    sc_signal< sc_lv<32> > box_1_4_read_1_reg_4754;
    sc_signal< sc_lv<32> > box_1_4_read_1_reg_4754_pp0_iter1_reg;
    sc_signal< sc_lv<32> > box_0_4_read_1_reg_4759;
    sc_signal< sc_lv<32> > box_0_4_read_1_reg_4759_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_70_fu_2689_p2;
    sc_signal< sc_lv<32> > tmp_70_reg_4764;
    sc_signal< sc_lv<32> > tmp_207_fu_2765_p24;
    sc_signal< sc_lv<32> > tmp_207_reg_4769;
    sc_signal< sc_lv<32> > tmp_208_fu_2815_p24;
    sc_signal< sc_lv<32> > tmp_208_reg_4774;
    sc_signal< sc_lv<32> > tmp_209_fu_2936_p24;
    sc_signal< sc_lv<32> > tmp_209_reg_4779;
    sc_signal< sc_lv<32> > tmp_210_fu_2986_p24;
    sc_signal< sc_lv<32> > tmp_210_reg_4784;
    sc_signal< sc_lv<1> > tmp_326_fu_3096_p2;
    sc_signal< sc_lv<1> > tmp_326_reg_4789;
    sc_signal< sc_lv<8> > tmp_327_fu_3102_p3;
    sc_signal< sc_lv<8> > tmp_327_reg_4796;
    sc_signal< sc_lv<8> > tmp_328_fu_3110_p1;
    sc_signal< sc_lv<8> > tmp_328_reg_4803;
    sc_signal< sc_lv<8> > tmp_331_fu_3114_p2;
    sc_signal< sc_lv<8> > tmp_331_reg_4809;
    sc_signal< sc_lv<1> > tmp_345_fu_3180_p2;
    sc_signal< sc_lv<1> > tmp_345_reg_5034;
    sc_signal< sc_lv<8> > tmp_346_fu_3186_p3;
    sc_signal< sc_lv<8> > tmp_346_reg_5041;
    sc_signal< sc_lv<8> > tmp_347_fu_3194_p1;
    sc_signal< sc_lv<8> > tmp_347_reg_5048;
    sc_signal< sc_lv<8> > tmp_350_fu_3198_p2;
    sc_signal< sc_lv<8> > tmp_350_reg_5054;
    sc_signal< sc_lv<29> > tmp_362_fu_3204_p1;
    sc_signal< sc_lv<29> > tmp_362_reg_5059;
    sc_signal< sc_lv<29> > tmp_381_fu_3208_p1;
    sc_signal< sc_lv<29> > tmp_381_reg_5065;
    sc_signal< sc_lv<32> > tmp_148_1_fu_3221_p2;
    sc_signal< sc_lv<32> > tmp_148_1_reg_5071;
    sc_signal< sc_lv<32> > tmp_211_fu_3297_p24;
    sc_signal< sc_lv<32> > tmp_211_reg_5076;
    sc_signal< sc_lv<32> > tmp_212_fu_3347_p24;
    sc_signal< sc_lv<32> > tmp_212_reg_5081;
    sc_signal< sc_lv<32> > tmp_213_fu_3468_p24;
    sc_signal< sc_lv<32> > tmp_213_reg_5086;
    sc_signal< sc_lv<32> > tmp_214_fu_3518_p24;
    sc_signal< sc_lv<32> > tmp_214_reg_5091;
    sc_signal< sc_lv<1> > tmp_364_fu_3628_p2;
    sc_signal< sc_lv<1> > tmp_364_reg_5096;
    sc_signal< sc_lv<8> > tmp_365_fu_3634_p3;
    sc_signal< sc_lv<8> > tmp_365_reg_5103;
    sc_signal< sc_lv<8> > tmp_366_fu_3642_p1;
    sc_signal< sc_lv<8> > tmp_366_reg_5110;
    sc_signal< sc_lv<8> > tmp_369_fu_3646_p2;
    sc_signal< sc_lv<8> > tmp_369_reg_5116;
    sc_signal< sc_lv<1> > tmp_383_fu_3712_p2;
    sc_signal< sc_lv<1> > tmp_383_reg_5341;
    sc_signal< sc_lv<8> > tmp_384_fu_3718_p3;
    sc_signal< sc_lv<8> > tmp_384_reg_5348;
    sc_signal< sc_lv<8> > tmp_385_fu_3726_p1;
    sc_signal< sc_lv<8> > tmp_385_reg_5355;
    sc_signal< sc_lv<8> > tmp_388_fu_3730_p2;
    sc_signal< sc_lv<8> > tmp_388_reg_5361;
    sc_signal< sc_lv<32> > tmp_148_2_fu_3745_p2;
    sc_signal< sc_lv<32> > tmp_148_2_reg_5366;
    sc_signal< sc_lv<32> > tmp_215_fu_3821_p24;
    sc_signal< sc_lv<32> > tmp_215_reg_5371;
    sc_signal< sc_lv<32> > tmp_216_fu_3871_p24;
    sc_signal< sc_lv<32> > tmp_216_reg_5376;
    sc_signal< sc_lv<32> > tmp_217_fu_3992_p24;
    sc_signal< sc_lv<32> > tmp_217_reg_5381;
    sc_signal< sc_lv<32> > tmp_218_fu_4042_p24;
    sc_signal< sc_lv<32> > tmp_218_reg_5386;
    sc_signal< sc_lv<32> > tmp_148_3_fu_4101_p2;
    sc_signal< sc_lv<32> > tmp_148_3_reg_5391;
    sc_signal< sc_lv<32> > grp_fu_1921_p1;
    sc_signal< sc_lv<32> > tmp_71_reg_5396;
    sc_signal< sc_lv<32> > tmp_149_1_reg_5401;
    sc_signal< sc_lv<32> > tmp_149_2_reg_5406;
    sc_signal< sc_lv<32> > grp_fu_1917_p2;
    sc_signal< sc_lv<32> > tmp_72_reg_5411;
    sc_signal< sc_lv<32> > tmp_149_3_reg_5416;
    sc_signal< sc_lv<32> > tmp_150_1_reg_5421;
    sc_signal< sc_lv<32> > tmp_150_1_reg_5421_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_150_2_reg_5426;
    sc_signal< sc_lv<32> > tmp_150_2_reg_5426_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_150_2_reg_5426_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_150_3_reg_5431;
    sc_signal< sc_lv<32> > tmp_150_3_reg_5431_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_150_3_reg_5431_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_150_3_reg_5431_pp0_iter6_reg;
    sc_signal< sc_lv<32> > grp_fu_1912_p2;
    sc_signal< sc_lv<32> > d_1_reg_5436;
    sc_signal< sc_lv<32> > d_1_1_reg_5441;
    sc_signal< sc_lv<32> > d_1_2_reg_5446;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<32> > ap_port_reg_box_0_4_read;
    sc_signal< sc_lv<32> > ap_port_reg_box_1_0_read;
    sc_signal< sc_lv<32> > ap_port_reg_box_1_1_read;
    sc_signal< sc_lv<32> > ap_port_reg_box_1_2_read;
    sc_signal< sc_lv<32> > ap_port_reg_box_1_3_read;
    sc_signal< sc_lv<32> > ap_port_reg_box_1_4_read;
    sc_signal< sc_lv<32> > ap_port_reg_box_2_0_read;
    sc_signal< sc_lv<32> > ap_port_reg_box_2_1_read;
    sc_signal< sc_lv<32> > ap_port_reg_box_2_2_read;
    sc_signal< sc_lv<32> > ap_port_reg_box_2_3_read;
    sc_signal< sc_lv<32> > ap_port_reg_box_2_4_read;
    sc_signal< sc_lv<32> > ap_port_reg_box_3_0_read;
    sc_signal< sc_lv<32> > ap_port_reg_box_3_1_read;
    sc_signal< sc_lv<32> > ap_port_reg_box_3_2_read;
    sc_signal< sc_lv<32> > ap_port_reg_box_3_3_read;
    sc_signal< sc_lv<32> > ap_port_reg_box_3_4_read;
    sc_signal< sc_lv<176> > ap_port_reg_sumBufIndex_V;
    sc_signal< sc_lv<5> > ap_port_reg_rOffset;
    sc_signal< sc_lv<11> > ap_port_reg_cOffset;
    sc_signal< sc_logic > grp_p_hls_fptosi_float_i_fu_1876_ap_ready;
    sc_signal< sc_lv<32> > grp_p_hls_fptosi_float_i_fu_1876_x;
    sc_signal< sc_logic > grp_p_hls_fptosi_float_i_fu_1882_ap_ready;
    sc_signal< sc_lv<32> > grp_p_hls_fptosi_float_i_fu_1882_x;
    sc_signal< sc_lv<32> > grp_p_hls_fptosi_float_i_fu_1882_ap_return;
    sc_signal< sc_logic > grp_p_hls_fptosi_float_i_fu_1888_ap_ready;
    sc_signal< sc_lv<32> > grp_p_hls_fptosi_float_i_fu_1888_x;
    sc_signal< sc_logic > grp_p_hls_fptosi_float_i_fu_1894_ap_ready;
    sc_signal< sc_lv<32> > grp_p_hls_fptosi_float_i_fu_1894_x;
    sc_signal< sc_lv<32> > grp_p_hls_fptosi_float_i_fu_1894_ap_return;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > tmp_51_fu_1968_p1;
    sc_signal< sc_lv<64> > tmp_60_fu_2064_p1;
    sc_signal< sc_lv<64> > tmp_112_1_fu_2504_p1;
    sc_signal< sc_lv<64> > tmp_121_1_fu_2588_p1;
    sc_signal< sc_lv<64> > tmp_112_2_fu_3036_p1;
    sc_signal< sc_lv<64> > tmp_121_2_fu_3120_p1;
    sc_signal< sc_lv<64> > tmp_112_3_fu_3568_p1;
    sc_signal< sc_lv<64> > tmp_121_3_fu_3652_p1;
    sc_signal< sc_lv<32> > grp_fu_1912_p0;
    sc_signal< sc_lv<32> > grp_fu_1912_p1;
    sc_signal< sc_lv<32> > grp_fu_1917_p0;
    sc_signal< sc_lv<32> > grp_fu_1917_p1;
    sc_signal< sc_lv<32> > grp_fu_1921_p0;
    sc_signal< sc_lv<32> > grp_fu_1932_p0;
    sc_signal< sc_lv<32> > grp_fu_1937_p0;
    sc_signal< sc_lv<10> > rOffset_cast_fu_1950_p1;
    sc_signal< sc_lv<32> > grp_fu_1932_p2;
    sc_signal< sc_lv<11> > tmp_cast_fu_1964_p1;
    sc_signal< sc_lv<11> > tmp_49_fu_1994_p2;
    sc_signal< sc_lv<29> > tmp_53_fu_2004_p2;
    sc_signal< sc_lv<32> > tmp_55_fu_2009_p3;
    sc_signal< sc_lv<29> > tmp_56_fu_2023_p2;
    sc_signal< sc_lv<32> > Lo_assign_fu_2032_p3;
    sc_signal< sc_lv<32> > Hi_assign_fu_2017_p2;
    sc_signal< sc_lv<5> > tmp_249_fu_2028_p1;
    sc_signal< sc_lv<32> > grp_fu_1937_p2;
    sc_signal< sc_lv<29> > tmp_63_fu_2090_p2;
    sc_signal< sc_lv<32> > tmp_65_fu_2095_p3;
    sc_signal< sc_lv<29> > tmp_66_fu_2109_p2;
    sc_signal< sc_lv<32> > Lo_assign_2_fu_2118_p3;
    sc_signal< sc_lv<32> > Hi_assign_2_fu_2103_p2;
    sc_signal< sc_lv<5> > tmp_268_fu_2114_p1;
    sc_signal< sc_lv<8> > tmp_254_fu_2168_p2;
    sc_signal< sc_lv<8> > tmp_256_fu_2172_p2;
    sc_signal< sc_lv<176> > tmp_253_fu_2158_p4;
    sc_signal< sc_lv<8> > tmp_257_fu_2176_p3;
    sc_signal< sc_lv<8> > tmp_259_fu_2190_p3;
    sc_signal< sc_lv<8> > tmp_260_fu_2195_p2;
    sc_signal< sc_lv<176> > tmp_258_fu_2183_p3;
    sc_signal< sc_lv<176> > tmp_261_fu_2201_p1;
    sc_signal< sc_lv<176> > tmp_262_fu_2205_p1;
    sc_signal< sc_lv<176> > tmp_263_fu_2209_p2;
    sc_signal< sc_lv<176> > tmp_264_fu_2215_p2;
    sc_signal< sc_lv<176> > tmp_265_fu_2221_p2;
    sc_signal< sc_lv<5> > tmp_266_fu_2227_p1;
    sc_signal< sc_lv<8> > tmp_273_fu_2341_p2;
    sc_signal< sc_lv<8> > tmp_275_fu_2345_p2;
    sc_signal< sc_lv<176> > tmp_272_fu_2331_p4;
    sc_signal< sc_lv<8> > tmp_276_fu_2349_p3;
    sc_signal< sc_lv<8> > tmp_278_fu_2363_p3;
    sc_signal< sc_lv<8> > tmp_279_fu_2368_p2;
    sc_signal< sc_lv<176> > tmp_277_fu_2356_p3;
    sc_signal< sc_lv<176> > tmp_280_fu_2374_p1;
    sc_signal< sc_lv<176> > tmp_281_fu_2378_p1;
    sc_signal< sc_lv<176> > tmp_282_fu_2382_p2;
    sc_signal< sc_lv<176> > tmp_283_fu_2388_p2;
    sc_signal< sc_lv<176> > tmp_284_fu_2394_p2;
    sc_signal< sc_lv<5> > tmp_285_fu_2400_p1;
    sc_signal< sc_lv<29> > tmp_11425_1_fu_2530_p2;
    sc_signal< sc_lv<32> > tmp_115_1_fu_2534_p3;
    sc_signal< sc_lv<29> > tmp_11723_1_fu_2548_p2;
    sc_signal< sc_lv<32> > Lo_assign_s_fu_2556_p3;
    sc_signal< sc_lv<32> > Hi_assign_s_fu_2542_p2;
    sc_signal< sc_lv<5> > tmp_287_fu_2552_p1;
    sc_signal< sc_lv<29> > tmp_13217_1_fu_2614_p2;
    sc_signal< sc_lv<32> > tmp_133_1_fu_2618_p3;
    sc_signal< sc_lv<29> > tmp_13515_1_fu_2632_p2;
    sc_signal< sc_lv<32> > Lo_assign_2_1_fu_2640_p3;
    sc_signal< sc_lv<32> > Hi_assign_2_1_fu_2626_p2;
    sc_signal< sc_lv<5> > tmp_306_fu_2636_p1;
    sc_signal< sc_lv<32> > tmp_68_fu_2680_p2;
    sc_signal< sc_lv<32> > tmp_69_fu_2684_p2;
    sc_signal< sc_lv<8> > tmp_292_fu_2703_p2;
    sc_signal< sc_lv<8> > tmp_294_fu_2707_p2;
    sc_signal< sc_lv<176> > tmp_291_fu_2694_p4;
    sc_signal< sc_lv<8> > tmp_295_fu_2711_p3;
    sc_signal< sc_lv<8> > tmp_297_fu_2724_p3;
    sc_signal< sc_lv<8> > tmp_298_fu_2729_p2;
    sc_signal< sc_lv<176> > tmp_296_fu_2718_p3;
    sc_signal< sc_lv<176> > tmp_299_fu_2735_p1;
    sc_signal< sc_lv<176> > tmp_300_fu_2739_p1;
    sc_signal< sc_lv<176> > tmp_301_fu_2743_p2;
    sc_signal< sc_lv<176> > tmp_302_fu_2749_p2;
    sc_signal< sc_lv<176> > tmp_303_fu_2755_p2;
    sc_signal< sc_lv<5> > tmp_304_fu_2761_p1;
    sc_signal< sc_lv<8> > tmp_311_fu_2874_p2;
    sc_signal< sc_lv<8> > tmp_313_fu_2878_p2;
    sc_signal< sc_lv<176> > tmp_310_fu_2865_p4;
    sc_signal< sc_lv<8> > tmp_314_fu_2882_p3;
    sc_signal< sc_lv<8> > tmp_316_fu_2895_p3;
    sc_signal< sc_lv<8> > tmp_317_fu_2900_p2;
    sc_signal< sc_lv<176> > tmp_315_fu_2889_p3;
    sc_signal< sc_lv<176> > tmp_318_fu_2906_p1;
    sc_signal< sc_lv<176> > tmp_319_fu_2910_p1;
    sc_signal< sc_lv<176> > tmp_320_fu_2914_p2;
    sc_signal< sc_lv<176> > tmp_321_fu_2920_p2;
    sc_signal< sc_lv<176> > tmp_322_fu_2926_p2;
    sc_signal< sc_lv<5> > tmp_323_fu_2932_p1;
    sc_signal< sc_lv<29> > tmp_11425_2_fu_3062_p2;
    sc_signal< sc_lv<32> > tmp_115_2_fu_3066_p3;
    sc_signal< sc_lv<29> > tmp_11723_2_fu_3080_p2;
    sc_signal< sc_lv<32> > Lo_assign_4_fu_3088_p3;
    sc_signal< sc_lv<32> > Hi_assign_4_fu_3074_p2;
    sc_signal< sc_lv<5> > tmp_325_fu_3084_p1;
    sc_signal< sc_lv<29> > tmp_13217_2_fu_3146_p2;
    sc_signal< sc_lv<32> > tmp_133_2_fu_3150_p3;
    sc_signal< sc_lv<29> > tmp_13515_2_fu_3164_p2;
    sc_signal< sc_lv<32> > Lo_assign_2_2_fu_3172_p3;
    sc_signal< sc_lv<32> > Hi_assign_2_2_fu_3158_p2;
    sc_signal< sc_lv<5> > tmp_344_fu_3168_p1;
    sc_signal< sc_lv<32> > tmp_146_1_fu_3212_p2;
    sc_signal< sc_lv<32> > tmp_147_1_fu_3216_p2;
    sc_signal< sc_lv<8> > tmp_330_fu_3235_p2;
    sc_signal< sc_lv<8> > tmp_332_fu_3239_p2;
    sc_signal< sc_lv<176> > tmp_329_fu_3226_p4;
    sc_signal< sc_lv<8> > tmp_333_fu_3243_p3;
    sc_signal< sc_lv<8> > tmp_335_fu_3256_p3;
    sc_signal< sc_lv<8> > tmp_336_fu_3261_p2;
    sc_signal< sc_lv<176> > tmp_334_fu_3250_p3;
    sc_signal< sc_lv<176> > tmp_337_fu_3267_p1;
    sc_signal< sc_lv<176> > tmp_338_fu_3271_p1;
    sc_signal< sc_lv<176> > tmp_339_fu_3275_p2;
    sc_signal< sc_lv<176> > tmp_340_fu_3281_p2;
    sc_signal< sc_lv<176> > tmp_341_fu_3287_p2;
    sc_signal< sc_lv<5> > tmp_342_fu_3293_p1;
    sc_signal< sc_lv<8> > tmp_349_fu_3406_p2;
    sc_signal< sc_lv<8> > tmp_351_fu_3410_p2;
    sc_signal< sc_lv<176> > tmp_348_fu_3397_p4;
    sc_signal< sc_lv<8> > tmp_352_fu_3414_p3;
    sc_signal< sc_lv<8> > tmp_354_fu_3427_p3;
    sc_signal< sc_lv<8> > tmp_355_fu_3432_p2;
    sc_signal< sc_lv<176> > tmp_353_fu_3421_p3;
    sc_signal< sc_lv<176> > tmp_356_fu_3438_p1;
    sc_signal< sc_lv<176> > tmp_357_fu_3442_p1;
    sc_signal< sc_lv<176> > tmp_358_fu_3446_p2;
    sc_signal< sc_lv<176> > tmp_359_fu_3452_p2;
    sc_signal< sc_lv<176> > tmp_360_fu_3458_p2;
    sc_signal< sc_lv<5> > tmp_361_fu_3464_p1;
    sc_signal< sc_lv<29> > tmp_11425_3_fu_3594_p2;
    sc_signal< sc_lv<32> > tmp_115_3_fu_3598_p3;
    sc_signal< sc_lv<29> > tmp_11723_3_fu_3612_p2;
    sc_signal< sc_lv<32> > Lo_assign_5_fu_3620_p3;
    sc_signal< sc_lv<32> > Hi_assign_5_fu_3606_p2;
    sc_signal< sc_lv<5> > tmp_363_fu_3616_p1;
    sc_signal< sc_lv<29> > tmp_13217_3_fu_3678_p2;
    sc_signal< sc_lv<32> > tmp_133_3_fu_3682_p3;
    sc_signal< sc_lv<29> > tmp_13515_3_fu_3696_p2;
    sc_signal< sc_lv<32> > Lo_assign_2_3_fu_3704_p3;
    sc_signal< sc_lv<32> > Hi_assign_2_3_fu_3690_p2;
    sc_signal< sc_lv<5> > tmp_382_fu_3700_p1;
    sc_signal< sc_lv<32> > tmp_146_2_fu_3736_p2;
    sc_signal< sc_lv<32> > tmp_147_2_fu_3740_p2;
    sc_signal< sc_lv<8> > tmp_368_fu_3759_p2;
    sc_signal< sc_lv<8> > tmp_370_fu_3763_p2;
    sc_signal< sc_lv<176> > tmp_367_fu_3750_p4;
    sc_signal< sc_lv<8> > tmp_371_fu_3767_p3;
    sc_signal< sc_lv<8> > tmp_373_fu_3780_p3;
    sc_signal< sc_lv<8> > tmp_374_fu_3785_p2;
    sc_signal< sc_lv<176> > tmp_372_fu_3774_p3;
    sc_signal< sc_lv<176> > tmp_375_fu_3791_p1;
    sc_signal< sc_lv<176> > tmp_376_fu_3795_p1;
    sc_signal< sc_lv<176> > tmp_377_fu_3799_p2;
    sc_signal< sc_lv<176> > tmp_378_fu_3805_p2;
    sc_signal< sc_lv<176> > tmp_379_fu_3811_p2;
    sc_signal< sc_lv<5> > tmp_380_fu_3817_p1;
    sc_signal< sc_lv<8> > tmp_387_fu_3930_p2;
    sc_signal< sc_lv<8> > tmp_389_fu_3934_p2;
    sc_signal< sc_lv<176> > tmp_386_fu_3921_p4;
    sc_signal< sc_lv<8> > tmp_390_fu_3938_p3;
    sc_signal< sc_lv<8> > tmp_392_fu_3951_p3;
    sc_signal< sc_lv<8> > tmp_393_fu_3956_p2;
    sc_signal< sc_lv<176> > tmp_391_fu_3945_p3;
    sc_signal< sc_lv<176> > tmp_394_fu_3962_p1;
    sc_signal< sc_lv<176> > tmp_395_fu_3966_p1;
    sc_signal< sc_lv<176> > tmp_396_fu_3970_p2;
    sc_signal< sc_lv<176> > tmp_397_fu_3976_p2;
    sc_signal< sc_lv<176> > tmp_398_fu_3982_p2;
    sc_signal< sc_lv<5> > tmp_399_fu_3988_p1;
    sc_signal< sc_lv<32> > tmp_146_3_fu_4092_p2;
    sc_signal< sc_lv<32> > tmp_147_3_fu_4096_p2;
    sc_signal< sc_logic > grp_fu_1912_ce;
    sc_signal< sc_logic > grp_fu_1917_ce;
    sc_signal< sc_logic > grp_fu_1921_ce;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_idle_pp0_1to7;
    sc_signal< sc_logic > ap_idle_pp0_0to6;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage3;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<8> ap_const_lv8_AF;
    static const sc_lv<32> ap_const_lv32_AF;
    static const sc_lv<176> ap_const_lv176_lc_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Hi_assign_2_1_fu_2626_p2();
    void thread_Hi_assign_2_2_fu_3158_p2();
    void thread_Hi_assign_2_3_fu_3690_p2();
    void thread_Hi_assign_2_fu_2103_p2();
    void thread_Hi_assign_4_fu_3074_p2();
    void thread_Hi_assign_5_fu_3606_p2();
    void thread_Hi_assign_fu_2017_p2();
    void thread_Hi_assign_s_fu_2542_p2();
    void thread_Lo_assign_2_1_fu_2640_p3();
    void thread_Lo_assign_2_2_fu_3172_p3();
    void thread_Lo_assign_2_3_fu_3704_p3();
    void thread_Lo_assign_2_fu_2118_p3();
    void thread_Lo_assign_4_fu_3088_p3();
    void thread_Lo_assign_5_fu_3620_p3();
    void thread_Lo_assign_fu_2032_p3();
    void thread_Lo_assign_s_fu_2556_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state10_pp0_stage1_iter2();
    void thread_ap_block_state11_pp0_stage2_iter2();
    void thread_ap_block_state12_pp0_stage3_iter2();
    void thread_ap_block_state13_pp0_stage0_iter3();
    void thread_ap_block_state14_pp0_stage1_iter3();
    void thread_ap_block_state15_pp0_stage2_iter3();
    void thread_ap_block_state16_pp0_stage3_iter3();
    void thread_ap_block_state17_pp0_stage0_iter4();
    void thread_ap_block_state18_pp0_stage1_iter4();
    void thread_ap_block_state19_pp0_stage2_iter4();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state20_pp0_stage3_iter4();
    void thread_ap_block_state21_pp0_stage0_iter5();
    void thread_ap_block_state22_pp0_stage1_iter5();
    void thread_ap_block_state23_pp0_stage2_iter5();
    void thread_ap_block_state24_pp0_stage3_iter5();
    void thread_ap_block_state25_pp0_stage0_iter6();
    void thread_ap_block_state26_pp0_stage1_iter6();
    void thread_ap_block_state27_pp0_stage2_iter6();
    void thread_ap_block_state28_pp0_stage3_iter6();
    void thread_ap_block_state29_pp0_stage0_iter7();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state30_pp0_stage1_iter7();
    void thread_ap_block_state3_pp0_stage2_iter0();
    void thread_ap_block_state4_pp0_stage3_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage1_iter1();
    void thread_ap_block_state7_pp0_stage2_iter1();
    void thread_ap_block_state8_pp0_stage3_iter1();
    void thread_ap_block_state9_pp0_stage0_iter2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to6();
    void thread_ap_idle_pp0_1to7();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return();
    void thread_cOffset_cast_fu_1954_p1();
    void thread_grp_fu_1912_ce();
    void thread_grp_fu_1912_p0();
    void thread_grp_fu_1912_p1();
    void thread_grp_fu_1917_ce();
    void thread_grp_fu_1917_p0();
    void thread_grp_fu_1917_p1();
    void thread_grp_fu_1921_ce();
    void thread_grp_fu_1921_p0();
    void thread_grp_fu_1932_p0();
    void thread_grp_fu_1932_p2();
    void thread_grp_fu_1937_p0();
    void thread_grp_fu_1937_p2();
    void thread_grp_p_hls_fptosi_float_i_fu_1876_x();
    void thread_grp_p_hls_fptosi_float_i_fu_1882_x();
    void thread_grp_p_hls_fptosi_float_i_fu_1888_x();
    void thread_grp_p_hls_fptosi_float_i_fu_1894_x();
    void thread_rOffset_cast_fu_1950_p1();
    void thread_sumBuf_0_address0();
    void thread_sumBuf_0_address1();
    void thread_sumBuf_0_ce0();
    void thread_sumBuf_0_ce1();
    void thread_sumBuf_10_address0();
    void thread_sumBuf_10_address1();
    void thread_sumBuf_10_ce0();
    void thread_sumBuf_10_ce1();
    void thread_sumBuf_11_address0();
    void thread_sumBuf_11_address1();
    void thread_sumBuf_11_ce0();
    void thread_sumBuf_11_ce1();
    void thread_sumBuf_12_address0();
    void thread_sumBuf_12_address1();
    void thread_sumBuf_12_ce0();
    void thread_sumBuf_12_ce1();
    void thread_sumBuf_13_address0();
    void thread_sumBuf_13_address1();
    void thread_sumBuf_13_ce0();
    void thread_sumBuf_13_ce1();
    void thread_sumBuf_14_address0();
    void thread_sumBuf_14_address1();
    void thread_sumBuf_14_ce0();
    void thread_sumBuf_14_ce1();
    void thread_sumBuf_15_address0();
    void thread_sumBuf_15_address1();
    void thread_sumBuf_15_ce0();
    void thread_sumBuf_15_ce1();
    void thread_sumBuf_16_address0();
    void thread_sumBuf_16_address1();
    void thread_sumBuf_16_ce0();
    void thread_sumBuf_16_ce1();
    void thread_sumBuf_17_address0();
    void thread_sumBuf_17_address1();
    void thread_sumBuf_17_ce0();
    void thread_sumBuf_17_ce1();
    void thread_sumBuf_18_address0();
    void thread_sumBuf_18_address1();
    void thread_sumBuf_18_ce0();
    void thread_sumBuf_18_ce1();
    void thread_sumBuf_19_address0();
    void thread_sumBuf_19_address1();
    void thread_sumBuf_19_ce0();
    void thread_sumBuf_19_ce1();
    void thread_sumBuf_1_address0();
    void thread_sumBuf_1_address1();
    void thread_sumBuf_1_ce0();
    void thread_sumBuf_1_ce1();
    void thread_sumBuf_20_address0();
    void thread_sumBuf_20_address1();
    void thread_sumBuf_20_ce0();
    void thread_sumBuf_20_ce1();
    void thread_sumBuf_21_address0();
    void thread_sumBuf_21_address1();
    void thread_sumBuf_21_ce0();
    void thread_sumBuf_21_ce1();
    void thread_sumBuf_2_address0();
    void thread_sumBuf_2_address1();
    void thread_sumBuf_2_ce0();
    void thread_sumBuf_2_ce1();
    void thread_sumBuf_3_address0();
    void thread_sumBuf_3_address1();
    void thread_sumBuf_3_ce0();
    void thread_sumBuf_3_ce1();
    void thread_sumBuf_4_address0();
    void thread_sumBuf_4_address1();
    void thread_sumBuf_4_ce0();
    void thread_sumBuf_4_ce1();
    void thread_sumBuf_5_address0();
    void thread_sumBuf_5_address1();
    void thread_sumBuf_5_ce0();
    void thread_sumBuf_5_ce1();
    void thread_sumBuf_6_address0();
    void thread_sumBuf_6_address1();
    void thread_sumBuf_6_ce0();
    void thread_sumBuf_6_ce1();
    void thread_sumBuf_7_address0();
    void thread_sumBuf_7_address1();
    void thread_sumBuf_7_ce0();
    void thread_sumBuf_7_ce1();
    void thread_sumBuf_8_address0();
    void thread_sumBuf_8_address1();
    void thread_sumBuf_8_ce0();
    void thread_sumBuf_8_ce1();
    void thread_sumBuf_9_address0();
    void thread_sumBuf_9_address1();
    void thread_sumBuf_9_ce0();
    void thread_sumBuf_9_ce1();
    void thread_tmp_112_1_fu_2504_p1();
    void thread_tmp_112_2_fu_3036_p1();
    void thread_tmp_112_3_fu_3568_p1();
    void thread_tmp_11425_1_fu_2530_p2();
    void thread_tmp_11425_2_fu_3062_p2();
    void thread_tmp_11425_3_fu_3594_p2();
    void thread_tmp_115_1_fu_2534_p3();
    void thread_tmp_115_2_fu_3066_p3();
    void thread_tmp_115_3_fu_3598_p3();
    void thread_tmp_11723_1_fu_2548_p2();
    void thread_tmp_11723_2_fu_3080_p2();
    void thread_tmp_11723_3_fu_3612_p2();
    void thread_tmp_121_1_fu_2588_p1();
    void thread_tmp_121_2_fu_3120_p1();
    void thread_tmp_121_3_fu_3652_p1();
    void thread_tmp_13217_1_fu_2614_p2();
    void thread_tmp_13217_2_fu_3146_p2();
    void thread_tmp_13217_3_fu_3678_p2();
    void thread_tmp_133_1_fu_2618_p3();
    void thread_tmp_133_2_fu_3150_p3();
    void thread_tmp_133_3_fu_3682_p3();
    void thread_tmp_13515_1_fu_2632_p2();
    void thread_tmp_13515_2_fu_3164_p2();
    void thread_tmp_13515_3_fu_3696_p2();
    void thread_tmp_146_1_fu_3212_p2();
    void thread_tmp_146_2_fu_3736_p2();
    void thread_tmp_146_3_fu_4092_p2();
    void thread_tmp_147_1_fu_3216_p2();
    void thread_tmp_147_2_fu_3740_p2();
    void thread_tmp_147_3_fu_4096_p2();
    void thread_tmp_148_1_fu_3221_p2();
    void thread_tmp_148_2_fu_3745_p2();
    void thread_tmp_148_3_fu_4101_p2();
    void thread_tmp_248_fu_1942_p1();
    void thread_tmp_249_fu_2028_p1();
    void thread_tmp_250_fu_2040_p2();
    void thread_tmp_251_fu_2046_p3();
    void thread_tmp_252_fu_2054_p1();
    void thread_tmp_253_fu_2158_p4();
    void thread_tmp_254_fu_2168_p2();
    void thread_tmp_255_fu_2058_p2();
    void thread_tmp_256_fu_2172_p2();
    void thread_tmp_257_fu_2176_p3();
    void thread_tmp_258_fu_2183_p3();
    void thread_tmp_259_fu_2190_p3();
    void thread_tmp_260_fu_2195_p2();
    void thread_tmp_261_fu_2201_p1();
    void thread_tmp_262_fu_2205_p1();
    void thread_tmp_263_fu_2209_p2();
    void thread_tmp_264_fu_2215_p2();
    void thread_tmp_265_fu_2221_p2();
    void thread_tmp_266_fu_2227_p1();
    void thread_tmp_267_fu_1946_p1();
    void thread_tmp_268_fu_2114_p1();
    void thread_tmp_269_fu_2126_p2();
    void thread_tmp_270_fu_2132_p3();
    void thread_tmp_271_fu_2140_p1();
    void thread_tmp_272_fu_2331_p4();
    void thread_tmp_273_fu_2341_p2();
    void thread_tmp_274_fu_2144_p2();
    void thread_tmp_275_fu_2345_p2();
    void thread_tmp_276_fu_2349_p3();
    void thread_tmp_277_fu_2356_p3();
    void thread_tmp_278_fu_2363_p3();
    void thread_tmp_279_fu_2368_p2();
    void thread_tmp_280_fu_2374_p1();
    void thread_tmp_281_fu_2378_p1();
    void thread_tmp_282_fu_2382_p2();
    void thread_tmp_283_fu_2388_p2();
    void thread_tmp_284_fu_2394_p2();
    void thread_tmp_285_fu_2400_p1();
    void thread_tmp_286_fu_2150_p1();
    void thread_tmp_287_fu_2552_p1();
    void thread_tmp_288_fu_2564_p2();
    void thread_tmp_289_fu_2570_p3();
    void thread_tmp_290_fu_2578_p1();
    void thread_tmp_291_fu_2694_p4();
    void thread_tmp_292_fu_2703_p2();
    void thread_tmp_293_fu_2582_p2();
    void thread_tmp_294_fu_2707_p2();
    void thread_tmp_295_fu_2711_p3();
    void thread_tmp_296_fu_2718_p3();
    void thread_tmp_297_fu_2724_p3();
    void thread_tmp_298_fu_2729_p2();
    void thread_tmp_299_fu_2735_p1();
    void thread_tmp_300_fu_2739_p1();
    void thread_tmp_301_fu_2743_p2();
    void thread_tmp_302_fu_2749_p2();
    void thread_tmp_303_fu_2755_p2();
    void thread_tmp_304_fu_2761_p1();
    void thread_tmp_305_fu_2154_p1();
    void thread_tmp_306_fu_2636_p1();
    void thread_tmp_307_fu_2648_p2();
    void thread_tmp_308_fu_2654_p3();
    void thread_tmp_309_fu_2662_p1();
    void thread_tmp_310_fu_2865_p4();
    void thread_tmp_311_fu_2874_p2();
    void thread_tmp_312_fu_2666_p2();
    void thread_tmp_313_fu_2878_p2();
    void thread_tmp_314_fu_2882_p3();
    void thread_tmp_315_fu_2889_p3();
    void thread_tmp_316_fu_2895_p3();
    void thread_tmp_317_fu_2900_p2();
    void thread_tmp_318_fu_2906_p1();
    void thread_tmp_319_fu_2910_p1();
    void thread_tmp_320_fu_2914_p2();
    void thread_tmp_321_fu_2920_p2();
    void thread_tmp_322_fu_2926_p2();
    void thread_tmp_323_fu_2932_p1();
    void thread_tmp_324_fu_2672_p1();
    void thread_tmp_325_fu_3084_p1();
    void thread_tmp_326_fu_3096_p2();
    void thread_tmp_327_fu_3102_p3();
    void thread_tmp_328_fu_3110_p1();
    void thread_tmp_329_fu_3226_p4();
    void thread_tmp_330_fu_3235_p2();
    void thread_tmp_331_fu_3114_p2();
    void thread_tmp_332_fu_3239_p2();
    void thread_tmp_333_fu_3243_p3();
    void thread_tmp_334_fu_3250_p3();
    void thread_tmp_335_fu_3256_p3();
    void thread_tmp_336_fu_3261_p2();
    void thread_tmp_337_fu_3267_p1();
    void thread_tmp_338_fu_3271_p1();
    void thread_tmp_339_fu_3275_p2();
    void thread_tmp_340_fu_3281_p2();
    void thread_tmp_341_fu_3287_p2();
    void thread_tmp_342_fu_3293_p1();
    void thread_tmp_343_fu_2676_p1();
    void thread_tmp_344_fu_3168_p1();
    void thread_tmp_345_fu_3180_p2();
    void thread_tmp_346_fu_3186_p3();
    void thread_tmp_347_fu_3194_p1();
    void thread_tmp_348_fu_3397_p4();
    void thread_tmp_349_fu_3406_p2();
    void thread_tmp_350_fu_3198_p2();
    void thread_tmp_351_fu_3410_p2();
    void thread_tmp_352_fu_3414_p3();
    void thread_tmp_353_fu_3421_p3();
    void thread_tmp_354_fu_3427_p3();
    void thread_tmp_355_fu_3432_p2();
    void thread_tmp_356_fu_3438_p1();
    void thread_tmp_357_fu_3442_p1();
    void thread_tmp_358_fu_3446_p2();
    void thread_tmp_359_fu_3452_p2();
    void thread_tmp_360_fu_3458_p2();
    void thread_tmp_361_fu_3464_p1();
    void thread_tmp_362_fu_3204_p1();
    void thread_tmp_363_fu_3616_p1();
    void thread_tmp_364_fu_3628_p2();
    void thread_tmp_365_fu_3634_p3();
    void thread_tmp_366_fu_3642_p1();
    void thread_tmp_367_fu_3750_p4();
    void thread_tmp_368_fu_3759_p2();
    void thread_tmp_369_fu_3646_p2();
    void thread_tmp_370_fu_3763_p2();
    void thread_tmp_371_fu_3767_p3();
    void thread_tmp_372_fu_3774_p3();
    void thread_tmp_373_fu_3780_p3();
    void thread_tmp_374_fu_3785_p2();
    void thread_tmp_375_fu_3791_p1();
    void thread_tmp_376_fu_3795_p1();
    void thread_tmp_377_fu_3799_p2();
    void thread_tmp_378_fu_3805_p2();
    void thread_tmp_379_fu_3811_p2();
    void thread_tmp_380_fu_3817_p1();
    void thread_tmp_381_fu_3208_p1();
    void thread_tmp_382_fu_3700_p1();
    void thread_tmp_383_fu_3712_p2();
    void thread_tmp_384_fu_3718_p3();
    void thread_tmp_385_fu_3726_p1();
    void thread_tmp_386_fu_3921_p4();
    void thread_tmp_387_fu_3930_p2();
    void thread_tmp_388_fu_3730_p2();
    void thread_tmp_389_fu_3934_p2();
    void thread_tmp_390_fu_3938_p3();
    void thread_tmp_391_fu_3945_p3();
    void thread_tmp_392_fu_3951_p3();
    void thread_tmp_393_fu_3956_p2();
    void thread_tmp_394_fu_3962_p1();
    void thread_tmp_395_fu_3966_p1();
    void thread_tmp_396_fu_3970_p2();
    void thread_tmp_397_fu_3976_p2();
    void thread_tmp_398_fu_3982_p2();
    void thread_tmp_399_fu_3988_p1();
    void thread_tmp_49_cast_fu_2000_p1();
    void thread_tmp_49_fu_1994_p2();
    void thread_tmp_51_fu_1968_p1();
    void thread_tmp_53_fu_2004_p2();
    void thread_tmp_55_fu_2009_p3();
    void thread_tmp_56_fu_2023_p2();
    void thread_tmp_60_fu_2064_p1();
    void thread_tmp_63_fu_2090_p2();
    void thread_tmp_65_fu_2095_p3();
    void thread_tmp_66_fu_2109_p2();
    void thread_tmp_68_fu_2680_p2();
    void thread_tmp_69_fu_2684_p2();
    void thread_tmp_70_fu_2689_p2();
    void thread_tmp_cast_fu_1964_p1();
    void thread_tmp_fu_1960_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
