// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.2 Build 209 09/17/2014 SJ Full Version"

// DATE "03/06/2022 22:00:31"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module data_path (
	Clk,
	mClk,
	WEN,
	EN,
	Clr_A,
	Ld_A,
	Clr_B,
	Ld_B,
	Clr_C,
	Ld_C,
	Clr_Z,
	Ld_Z,
	ClrPC,
	Ld_PC,
	ClrIR,
	Ld_IR,
	Out_A,
	Out_B,
	Out_C,
	Out_Z,
	Out_PC,
	Out_IR,
	Inc_PC,
	ADDR_OUT,
	DATA_IN,
	DATA_BUS,
	MEM_OUT,
	MEM_IN,
	MEM_ADDR,
	DATA_MUX,
	REG_MUX,
	A_MUX,
	B_MUX,
	IM_MUX1,
	IM_MUX2,
	ALU_Op);
input 	Clk;
input 	mClk;
input 	WEN;
input 	EN;
input 	Clr_A;
input 	Ld_A;
input 	Clr_B;
input 	Ld_B;
input 	Clr_C;
input 	Ld_C;
input 	Clr_Z;
input 	Ld_Z;
input 	ClrPC;
input 	Ld_PC;
input 	ClrIR;
input 	Ld_IR;
output 	[31:0] Out_A;
output 	[31:0] Out_B;
output 	Out_C;
output 	Out_Z;
output 	[31:0] Out_PC;
output 	[31:0] Out_IR;
input 	Inc_PC;
output 	[31:0] ADDR_OUT;
input 	[31:0] DATA_IN;
output 	[31:0] DATA_BUS;
output 	[31:0] MEM_OUT;
output 	[31:0] MEM_IN;
output 	[7:0] MEM_ADDR;
input 	[1:0] DATA_MUX;
input 	REG_MUX;
input 	A_MUX;
input 	B_MUX;
input 	IM_MUX1;
input 	[1:0] IM_MUX2;
input 	[2:0] ALU_Op;

// Design Ports Information
// Clr_C	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ld_C	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clr_Z	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ld_Z	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[0]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[1]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[2]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[3]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[4]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[5]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[6]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[7]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[8]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[9]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[10]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[11]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[12]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[13]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[14]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[15]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[16]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[17]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[18]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[19]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[20]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[21]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[22]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[23]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[24]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[25]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[26]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[27]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[28]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[29]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[30]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[31]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[0]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[2]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[4]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[5]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[6]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[7]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[8]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[9]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[10]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[11]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[12]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[13]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[14]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[15]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[16]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[17]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[18]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[19]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[20]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[21]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[22]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[23]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[24]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[25]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[26]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[27]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[28]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[29]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[30]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[31]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_C	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_Z	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[0]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[1]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[2]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[3]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[4]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[5]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[6]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[7]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[8]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[9]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[10]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[11]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[12]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[13]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[14]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[15]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[16]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[17]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[18]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[19]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[20]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[21]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[22]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[23]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[24]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[25]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[26]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[27]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[28]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[29]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[30]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[31]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[0]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[1]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[2]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[3]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[4]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[5]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[6]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[7]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[8]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[9]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[10]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[11]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[12]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[13]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[14]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[15]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[16]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[17]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[18]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[19]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[20]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[21]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[22]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[23]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[24]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[25]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[26]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[27]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[28]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[29]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[30]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[31]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[0]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[1]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[2]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[3]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[4]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[5]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[6]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[7]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[9]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[10]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[11]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[12]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[13]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[14]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[15]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[16]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[17]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[18]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[19]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[20]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[21]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[22]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[23]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[24]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[25]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[26]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[27]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[28]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[29]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[30]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[31]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[0]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[1]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[2]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[3]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[4]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[5]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[6]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[7]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[8]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[9]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[10]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[11]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[13]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[14]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[15]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[16]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[17]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[18]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[19]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[20]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[21]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[22]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[23]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[24]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[25]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[26]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[27]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[28]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[29]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[30]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_BUS[31]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[0]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[1]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[2]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[3]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[4]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[5]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[6]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[7]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[8]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[9]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[10]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[11]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[12]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[13]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[14]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[15]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[16]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[17]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[18]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[19]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[20]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[21]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[22]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[23]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[24]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[25]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[26]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[27]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[28]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[29]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[30]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[31]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[0]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[1]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[2]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[3]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[5]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[6]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[8]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[9]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[10]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[11]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[12]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[13]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[14]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[15]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[16]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[17]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[18]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[19]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[20]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[21]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[22]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[23]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[24]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[25]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[26]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[27]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[28]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[29]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[30]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[31]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[0]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[1]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[2]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[3]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[4]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[5]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[6]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[7]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_MUX[0]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_MUX[1]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Op[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IM_MUX1	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Op[2]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Op[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IM_MUX2[1]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IM_MUX2[0]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[0]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[1]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[3]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[4]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[5]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[6]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[7]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[8]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[9]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[10]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[11]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[12]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[13]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[14]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[15]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[16]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[17]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[18]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[19]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[20]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[21]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[22]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[23]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[24]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[25]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[26]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[27]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[28]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[29]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[30]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[31]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_MUX	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_MUX	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clr_A	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ld_A	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_MUX	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clr_B	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ld_B	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ClrPC	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ld_PC	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inc_PC	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ClrIR	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ld_IR	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WEN	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EN	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mClk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Lab4b_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \Clr_C~input_o ;
wire \Ld_C~input_o ;
wire \Clr_Z~input_o ;
wire \Ld_Z~input_o ;
wire \Out_A[0]~output_o ;
wire \Out_A[1]~output_o ;
wire \Out_A[2]~output_o ;
wire \Out_A[3]~output_o ;
wire \Out_A[4]~output_o ;
wire \Out_A[5]~output_o ;
wire \Out_A[6]~output_o ;
wire \Out_A[7]~output_o ;
wire \Out_A[8]~output_o ;
wire \Out_A[9]~output_o ;
wire \Out_A[10]~output_o ;
wire \Out_A[11]~output_o ;
wire \Out_A[12]~output_o ;
wire \Out_A[13]~output_o ;
wire \Out_A[14]~output_o ;
wire \Out_A[15]~output_o ;
wire \Out_A[16]~output_o ;
wire \Out_A[17]~output_o ;
wire \Out_A[18]~output_o ;
wire \Out_A[19]~output_o ;
wire \Out_A[20]~output_o ;
wire \Out_A[21]~output_o ;
wire \Out_A[22]~output_o ;
wire \Out_A[23]~output_o ;
wire \Out_A[24]~output_o ;
wire \Out_A[25]~output_o ;
wire \Out_A[26]~output_o ;
wire \Out_A[27]~output_o ;
wire \Out_A[28]~output_o ;
wire \Out_A[29]~output_o ;
wire \Out_A[30]~output_o ;
wire \Out_A[31]~output_o ;
wire \Out_B[0]~output_o ;
wire \Out_B[1]~output_o ;
wire \Out_B[2]~output_o ;
wire \Out_B[3]~output_o ;
wire \Out_B[4]~output_o ;
wire \Out_B[5]~output_o ;
wire \Out_B[6]~output_o ;
wire \Out_B[7]~output_o ;
wire \Out_B[8]~output_o ;
wire \Out_B[9]~output_o ;
wire \Out_B[10]~output_o ;
wire \Out_B[11]~output_o ;
wire \Out_B[12]~output_o ;
wire \Out_B[13]~output_o ;
wire \Out_B[14]~output_o ;
wire \Out_B[15]~output_o ;
wire \Out_B[16]~output_o ;
wire \Out_B[17]~output_o ;
wire \Out_B[18]~output_o ;
wire \Out_B[19]~output_o ;
wire \Out_B[20]~output_o ;
wire \Out_B[21]~output_o ;
wire \Out_B[22]~output_o ;
wire \Out_B[23]~output_o ;
wire \Out_B[24]~output_o ;
wire \Out_B[25]~output_o ;
wire \Out_B[26]~output_o ;
wire \Out_B[27]~output_o ;
wire \Out_B[28]~output_o ;
wire \Out_B[29]~output_o ;
wire \Out_B[30]~output_o ;
wire \Out_B[31]~output_o ;
wire \Out_C~output_o ;
wire \Out_Z~output_o ;
wire \Out_PC[0]~output_o ;
wire \Out_PC[1]~output_o ;
wire \Out_PC[2]~output_o ;
wire \Out_PC[3]~output_o ;
wire \Out_PC[4]~output_o ;
wire \Out_PC[5]~output_o ;
wire \Out_PC[6]~output_o ;
wire \Out_PC[7]~output_o ;
wire \Out_PC[8]~output_o ;
wire \Out_PC[9]~output_o ;
wire \Out_PC[10]~output_o ;
wire \Out_PC[11]~output_o ;
wire \Out_PC[12]~output_o ;
wire \Out_PC[13]~output_o ;
wire \Out_PC[14]~output_o ;
wire \Out_PC[15]~output_o ;
wire \Out_PC[16]~output_o ;
wire \Out_PC[17]~output_o ;
wire \Out_PC[18]~output_o ;
wire \Out_PC[19]~output_o ;
wire \Out_PC[20]~output_o ;
wire \Out_PC[21]~output_o ;
wire \Out_PC[22]~output_o ;
wire \Out_PC[23]~output_o ;
wire \Out_PC[24]~output_o ;
wire \Out_PC[25]~output_o ;
wire \Out_PC[26]~output_o ;
wire \Out_PC[27]~output_o ;
wire \Out_PC[28]~output_o ;
wire \Out_PC[29]~output_o ;
wire \Out_PC[30]~output_o ;
wire \Out_PC[31]~output_o ;
wire \Out_IR[0]~output_o ;
wire \Out_IR[1]~output_o ;
wire \Out_IR[2]~output_o ;
wire \Out_IR[3]~output_o ;
wire \Out_IR[4]~output_o ;
wire \Out_IR[5]~output_o ;
wire \Out_IR[6]~output_o ;
wire \Out_IR[7]~output_o ;
wire \Out_IR[8]~output_o ;
wire \Out_IR[9]~output_o ;
wire \Out_IR[10]~output_o ;
wire \Out_IR[11]~output_o ;
wire \Out_IR[12]~output_o ;
wire \Out_IR[13]~output_o ;
wire \Out_IR[14]~output_o ;
wire \Out_IR[15]~output_o ;
wire \Out_IR[16]~output_o ;
wire \Out_IR[17]~output_o ;
wire \Out_IR[18]~output_o ;
wire \Out_IR[19]~output_o ;
wire \Out_IR[20]~output_o ;
wire \Out_IR[21]~output_o ;
wire \Out_IR[22]~output_o ;
wire \Out_IR[23]~output_o ;
wire \Out_IR[24]~output_o ;
wire \Out_IR[25]~output_o ;
wire \Out_IR[26]~output_o ;
wire \Out_IR[27]~output_o ;
wire \Out_IR[28]~output_o ;
wire \Out_IR[29]~output_o ;
wire \Out_IR[30]~output_o ;
wire \Out_IR[31]~output_o ;
wire \ADDR_OUT[0]~output_o ;
wire \ADDR_OUT[1]~output_o ;
wire \ADDR_OUT[2]~output_o ;
wire \ADDR_OUT[3]~output_o ;
wire \ADDR_OUT[4]~output_o ;
wire \ADDR_OUT[5]~output_o ;
wire \ADDR_OUT[6]~output_o ;
wire \ADDR_OUT[7]~output_o ;
wire \ADDR_OUT[8]~output_o ;
wire \ADDR_OUT[9]~output_o ;
wire \ADDR_OUT[10]~output_o ;
wire \ADDR_OUT[11]~output_o ;
wire \ADDR_OUT[12]~output_o ;
wire \ADDR_OUT[13]~output_o ;
wire \ADDR_OUT[14]~output_o ;
wire \ADDR_OUT[15]~output_o ;
wire \ADDR_OUT[16]~output_o ;
wire \ADDR_OUT[17]~output_o ;
wire \ADDR_OUT[18]~output_o ;
wire \ADDR_OUT[19]~output_o ;
wire \ADDR_OUT[20]~output_o ;
wire \ADDR_OUT[21]~output_o ;
wire \ADDR_OUT[22]~output_o ;
wire \ADDR_OUT[23]~output_o ;
wire \ADDR_OUT[24]~output_o ;
wire \ADDR_OUT[25]~output_o ;
wire \ADDR_OUT[26]~output_o ;
wire \ADDR_OUT[27]~output_o ;
wire \ADDR_OUT[28]~output_o ;
wire \ADDR_OUT[29]~output_o ;
wire \ADDR_OUT[30]~output_o ;
wire \ADDR_OUT[31]~output_o ;
wire \DATA_BUS[0]~output_o ;
wire \DATA_BUS[1]~output_o ;
wire \DATA_BUS[2]~output_o ;
wire \DATA_BUS[3]~output_o ;
wire \DATA_BUS[4]~output_o ;
wire \DATA_BUS[5]~output_o ;
wire \DATA_BUS[6]~output_o ;
wire \DATA_BUS[7]~output_o ;
wire \DATA_BUS[8]~output_o ;
wire \DATA_BUS[9]~output_o ;
wire \DATA_BUS[10]~output_o ;
wire \DATA_BUS[11]~output_o ;
wire \DATA_BUS[12]~output_o ;
wire \DATA_BUS[13]~output_o ;
wire \DATA_BUS[14]~output_o ;
wire \DATA_BUS[15]~output_o ;
wire \DATA_BUS[16]~output_o ;
wire \DATA_BUS[17]~output_o ;
wire \DATA_BUS[18]~output_o ;
wire \DATA_BUS[19]~output_o ;
wire \DATA_BUS[20]~output_o ;
wire \DATA_BUS[21]~output_o ;
wire \DATA_BUS[22]~output_o ;
wire \DATA_BUS[23]~output_o ;
wire \DATA_BUS[24]~output_o ;
wire \DATA_BUS[25]~output_o ;
wire \DATA_BUS[26]~output_o ;
wire \DATA_BUS[27]~output_o ;
wire \DATA_BUS[28]~output_o ;
wire \DATA_BUS[29]~output_o ;
wire \DATA_BUS[30]~output_o ;
wire \DATA_BUS[31]~output_o ;
wire \MEM_OUT[0]~output_o ;
wire \MEM_OUT[1]~output_o ;
wire \MEM_OUT[2]~output_o ;
wire \MEM_OUT[3]~output_o ;
wire \MEM_OUT[4]~output_o ;
wire \MEM_OUT[5]~output_o ;
wire \MEM_OUT[6]~output_o ;
wire \MEM_OUT[7]~output_o ;
wire \MEM_OUT[8]~output_o ;
wire \MEM_OUT[9]~output_o ;
wire \MEM_OUT[10]~output_o ;
wire \MEM_OUT[11]~output_o ;
wire \MEM_OUT[12]~output_o ;
wire \MEM_OUT[13]~output_o ;
wire \MEM_OUT[14]~output_o ;
wire \MEM_OUT[15]~output_o ;
wire \MEM_OUT[16]~output_o ;
wire \MEM_OUT[17]~output_o ;
wire \MEM_OUT[18]~output_o ;
wire \MEM_OUT[19]~output_o ;
wire \MEM_OUT[20]~output_o ;
wire \MEM_OUT[21]~output_o ;
wire \MEM_OUT[22]~output_o ;
wire \MEM_OUT[23]~output_o ;
wire \MEM_OUT[24]~output_o ;
wire \MEM_OUT[25]~output_o ;
wire \MEM_OUT[26]~output_o ;
wire \MEM_OUT[27]~output_o ;
wire \MEM_OUT[28]~output_o ;
wire \MEM_OUT[29]~output_o ;
wire \MEM_OUT[30]~output_o ;
wire \MEM_OUT[31]~output_o ;
wire \MEM_IN[0]~output_o ;
wire \MEM_IN[1]~output_o ;
wire \MEM_IN[2]~output_o ;
wire \MEM_IN[3]~output_o ;
wire \MEM_IN[4]~output_o ;
wire \MEM_IN[5]~output_o ;
wire \MEM_IN[6]~output_o ;
wire \MEM_IN[7]~output_o ;
wire \MEM_IN[8]~output_o ;
wire \MEM_IN[9]~output_o ;
wire \MEM_IN[10]~output_o ;
wire \MEM_IN[11]~output_o ;
wire \MEM_IN[12]~output_o ;
wire \MEM_IN[13]~output_o ;
wire \MEM_IN[14]~output_o ;
wire \MEM_IN[15]~output_o ;
wire \MEM_IN[16]~output_o ;
wire \MEM_IN[17]~output_o ;
wire \MEM_IN[18]~output_o ;
wire \MEM_IN[19]~output_o ;
wire \MEM_IN[20]~output_o ;
wire \MEM_IN[21]~output_o ;
wire \MEM_IN[22]~output_o ;
wire \MEM_IN[23]~output_o ;
wire \MEM_IN[24]~output_o ;
wire \MEM_IN[25]~output_o ;
wire \MEM_IN[26]~output_o ;
wire \MEM_IN[27]~output_o ;
wire \MEM_IN[28]~output_o ;
wire \MEM_IN[29]~output_o ;
wire \MEM_IN[30]~output_o ;
wire \MEM_IN[31]~output_o ;
wire \MEM_ADDR[0]~output_o ;
wire \MEM_ADDR[1]~output_o ;
wire \MEM_ADDR[2]~output_o ;
wire \MEM_ADDR[3]~output_o ;
wire \MEM_ADDR[4]~output_o ;
wire \MEM_ADDR[5]~output_o ;
wire \MEM_ADDR[6]~output_o ;
wire \MEM_ADDR[7]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \A_MUX~input_o ;
wire \DATA_MUX[0]~input_o ;
wire \DATA_MUX[1]~input_o ;
wire \DATA_MUX0|Mux31~2_combout ;
wire \ALU_Op[1]~input_o ;
wire \IM_MUX1~input_o ;
wire \IM_MUX1a|f[0]~0_combout ;
wire \ALU_Op[2]~input_o ;
wire \IM_MUX2[0]~input_o ;
wire \IM_MUX2[1]~input_o ;
wire \B_MUX~input_o ;
wire \ClrIR~input_o ;
wire \ClrIR~inputclkctrl_outclk ;
wire \Ld_IR~input_o ;
wire \B_Mux0|f[0]~24_combout ;
wire \Clr_B~input_o ;
wire \Clr_B~inputclkctrl_outclk ;
wire \Ld_B~input_o ;
wire \DATA_MUX0|Mux31~3_combout ;
wire \DATA_MUX0|Mux31~4_combout ;
wire \ALU_Op[0]~input_o ;
wire \DATA_MUX0|Mux7~3_combout ;
wire \DATA_IN[1]~input_o ;
wire \DATA_MUX0|Mux7~2_combout ;
wire \IM_MUX1a|f[1]~1_combout ;
wire \mClk~input_o ;
wire \mClk~inputclkctrl_outclk ;
wire \EN~input_o ;
wire \WEN~input_o ;
wire \Data_Mem0|DATAMEM~74_combout ;
wire \REG_MUX~input_o ;
wire \Reg_Mux0|f[0]~0_combout ;
wire \DATA_IN[3]~input_o ;
wire \B_Mux0|f[4]~30_combout ;
wire \IM_MUX2a|Mux27~0_combout ;
wire \A_Mux0|f[3]~29_combout ;
wire \Clr_A~input_o ;
wire \Clr_A~inputclkctrl_outclk ;
wire \Ld_A~input_o ;
wire \ALU0|sub0|stage0|stage0|stage3|Cout~0_combout ;
wire \ALU0|sub0|stage0|stage1|stage0|s~combout ;
wire \Data_Mem0|data_out[2]~0_combout ;
wire \Data_Mem0|DATAMEM~41feeder_combout ;
wire \Data_Mem0|DATAMEM~41_q ;
wire \DATA_IN[8]~input_o ;
wire \DATA_IN[9]~input_o ;
wire \B_Mux0|f[9]~35_combout ;
wire \DATA_MUX0|Mux22~4_combout ;
wire \DATA_IN[10]~input_o ;
wire \B_Mux0|f[7]~33_combout ;
wire \IM_MUX2a|Mux24~0_combout ;
wire \ALU0|add0|stage0|stage0|stage3|Cout~0_combout ;
wire \ALU0|add0|stage0|stage1|stage3|Cout~0_combout ;
wire \DATA_MUX0|Mux21~7_combout ;
wire \B_Mux0|f[11]~37_combout ;
wire \IM_MUX2a|Mux20~0_combout ;
wire \DATA_MUX0|Mux20~10_combout ;
wire \DATA_MUX0|Mux20~4_combout ;
wire \DATA_MUX0|Mux20~5_combout ;
wire \DATA_IN[12]~input_o ;
wire \ALU0|add0|stage0|stage2|stage3|Cout~0_combout ;
wire \DATA_MUX0|Mux19~7_combout ;
wire \DATA_MUX0|Mux19~9_combout ;
wire \DATA_MUX0|Mux19~10_combout ;
wire \Reg_Mux0|f[1]~1_combout ;
wire \Reg_Mux0|f[2]~2_combout ;
wire \Reg_Mux0|f[3]~3_combout ;
wire \Reg_Mux0|f[4]~4_combout ;
wire \B_Mux0|f[5]~31_combout ;
wire \Reg_Mux0|f[5]~5_combout ;
wire \B_Mux0|f[6]~32_combout ;
wire \DATA_IN[6]~input_o ;
wire \IM_MUX2a|Mux25~0_combout ;
wire \DATA_MUX0|Mux25~7_combout ;
wire \DATA_MUX0|Mux25~9_combout ;
wire \DATA_MUX0|Mux25~10_combout ;
wire \Reg_Mux0|f[7]~7_combout ;
wire \Reg_Mux0|f[8]~8_combout ;
wire \Reg_Mux0|f[9]~9_combout ;
wire \Reg_Mux0|f[10]~10_combout ;
wire \Reg_Mux0|f[11]~11_combout ;
wire \Reg_Mux0|f[12]~12_combout ;
wire \DATA_MUX0|Mux18~20_combout ;
wire \B_Mux0|f[13]~40_combout ;
wire \IM_MUX2a|Mux18~0_combout ;
wire \DATA_MUX0|Mux18~12_combout ;
wire \IM_MUX1a|f[13]~13_combout ;
wire \DATA_MUX0|Mux18~16_combout ;
wire \ALU0|sub0|stage0|stage2|stage3|Cout~0_combout ;
wire \IM_MUX1a|f[14]~14_combout ;
wire \ALU0|sub0|stage0|stage2|stage3|Cout~1_combout ;
wire \ALU0|sub0|stage0|stage2|stage3|Cout~2_combout ;
wire \DATA_MUX0|Mux17~11_combout ;
wire \IR|Q[14]~feeder_combout ;
wire \B_Mux0|f[14]~41_combout ;
wire \IM_MUX2a|Mux17~0_combout ;
wire \ALU0|sub0|stage0|stage3|stage2|s~combout ;
wire \B_Mux0|f[15]~42_combout ;
wire \IM_MUX2a|Mux16~0_combout ;
wire \DATA_MUX0|Mux16~10_combout ;
wire \DATA_MUX0|Mux16~4_combout ;
wire \DATA_MUX0|Mux16~5_combout ;
wire \ALU0|sub0|stage0|stage3|stage3|s~combout ;
wire \DATA_IN[16]~input_o ;
wire \B_Mux0|f[19]~52_combout ;
wire \IM_MUX2a|Mux12~0_combout ;
wire \DATA_MUX0|Mux12~7_combout ;
wire \ALU0|add0|stage0|stage3|stage3|Cout~0_combout ;
wire \DATA_MUX0|Mux12~8_combout ;
wire \B_Mux0|f[25]~56_combout ;
wire \B_Mux0|f[23]~55_combout ;
wire \IM_MUX2a|Mux8~0_combout ;
wire \ALU0|sub0|stage0|stage3|stage3|Cout~0_combout ;
wire \ALU0|sub0|stage1|stage0|stage3|Cout~0_combout ;
wire \ALU0|sub0|stage1|stage1|stage3|Cout~0_combout ;
wire \DATA_MUX0|Mux6~5_combout ;
wire \ALU0|add0|stage1|stage0|stage3|Cout~0_combout ;
wire \ALU0|add0|stage1|stage1|stage3|Cout~0_combout ;
wire \DATA_MUX0|Mux4~2_combout ;
wire \DATA_MUX0|Mux4~3_combout ;
wire \DATA_IN[27]~input_o ;
wire \Reg_Mux0|f[14]~14_combout ;
wire \Reg_Mux0|f[15]~15_combout ;
wire \Reg_Mux0|f[16]~16_combout ;
wire \B_Mux0|f[17]~51_combout ;
wire \Reg_Mux0|f[17]~17_combout ;
wire \Data_Mem0|DATAMEM~75_combout ;
wire \Data_Mem0|DATAMEM~76_combout ;
wire \Data_Mem0|DATAMEM~77_combout ;
wire \Data_Mem0|DATAMEM~60_q ;
wire \Reg_Mux0|f[19]~19_combout ;
wire \B_Mux0|f[20]~53_combout ;
wire \Reg_Mux0|f[20]~20_combout ;
wire \B_Mux0|f[21]~54_combout ;
wire \Reg_Mux0|f[21]~21_combout ;
wire \Reg_Mux0|f[23]~23_combout ;
wire \DATA_IN[24]~input_o ;
wire \IM_MUX2a|Mux7~0_combout ;
wire \DATA_MUX0|Mux7~4_combout ;
wire \DATA_MUX0|Mux7~9_combout ;
wire \DATA_MUX0|Mux7~10_combout ;
wire \B_Mux0|f[24]~47_combout ;
wire \Data_Mem0|DATAMEM~66_q ;
wire \Reg_Mux0|f[25]~25_combout ;
wire \B_Mux0|f[26]~57_combout ;
wire \Reg_Mux0|f[26]~26_combout ;
wire \Reg_Mux0|f[27]~27_combout ;
wire \B_Mux0|f[28]~59_combout ;
wire \Reg_Mux0|f[28]~28_combout ;
wire \A_Mux0|f[29]~63_combout ;
wire \IM_MUX1a|f[29]~29_combout ;
wire \DATA_MUX0|Mux0~6_combout ;
wire \DATA_MUX0|Mux0~9_combout ;
wire \ALU0|result_s~11_combout ;
wire \DATA_MUX0|Mux0~2_combout ;
wire \DATA_MUX0|Mux0~10_combout ;
wire \DATA_IN[31]~input_o ;
wire \Reg_Mux0|f[31]~31_combout ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a31 ;
wire \Data_Mem0|DATAMEM~73feeder_combout ;
wire \Data_Mem0|DATAMEM~73_q ;
wire \Data_Mem0|data_out~32_combout ;
wire \DATA_MUX0|Mux0~8_combout ;
wire \DATA_MUX0|Mux0~3_combout ;
wire \B_Mux0|f[31]~49_combout ;
wire \IM_MUX2a|Mux0~0_combout ;
wire \ALU0|sub0|stage1|stage3|stage3|s~0_combout ;
wire \ALU0|sub0|stage1|stage2|stage3|Cout~0_combout ;
wire \DATA_MUX0|Mux0~4_combout ;
wire \DATA_MUX0|Mux0~5_combout ;
wire \A_Mux0|f[31]~50_combout ;
wire \IM_MUX1a|f[31]~31_combout ;
wire \DATA_MUX0|Mux1~5_combout ;
wire \ALU0|sub0|stage1|stage3|stage2|s~0_combout ;
wire \ALU0|sub0|stage1|stage3|stage2|s~combout ;
wire \DATA_MUX0|Mux1~6_combout ;
wire \DATA_IN[30]~input_o ;
wire \IM_MUX2a|Mux1~0_combout ;
wire \ALU0|result_s~10_combout ;
wire \ALU0|add0|stage1|stage3|stage2|s~combout ;
wire \DATA_MUX0|Mux1~2_combout ;
wire \DATA_MUX0|Mux1~3_combout ;
wire \DATA_MUX0|Mux1~4_combout ;
wire \DATA_MUX0|Mux1~7_combout ;
wire \B_Mux0|f[30]~61_combout ;
wire \Reg_Mux0|f[30]~30_combout ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a30 ;
wire \Data_Mem0|DATAMEM~72feeder_combout ;
wire \Data_Mem0|DATAMEM~72_q ;
wire \Data_Mem0|data_out~31_combout ;
wire \A_Mux0|f[30]~48_combout ;
wire \A_Mux0|f[30]~49_combout ;
wire \IM_MUX1a|f[30]~30_combout ;
wire \DATA_MUX0|Mux2~5_combout ;
wire \IM_MUX2a|Mux2~0_combout ;
wire \ALU0|sub0|stage1|stage3|stage1|s~0_combout ;
wire \ALU0|sub0|stage1|stage3|stage1|s~combout ;
wire \DATA_MUX0|Mux2~6_combout ;
wire \ALU0|result_s~9_combout ;
wire \ALU0|add0|stage1|stage3|stage1|s~combout ;
wire \DATA_MUX0|Mux2~2_combout ;
wire \DATA_MUX0|Mux2~3_combout ;
wire \DATA_IN[29]~input_o ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a29 ;
wire \Data_Mem0|DATAMEM~71feeder_combout ;
wire \Data_Mem0|DATAMEM~71_q ;
wire \Data_Mem0|data_out~30_combout ;
wire \DATA_MUX0|Mux2~4_combout ;
wire \DATA_MUX0|Mux2~7_combout ;
wire \B_Mux0|f[29]~60_combout ;
wire \Reg_Mux0|f[29]~29_combout ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a24 ;
wire \Data_Mem0|data_out~25_combout ;
wire \B_Mux0|f[24]~48_combout ;
wire \Reg_Mux0|f[24]~24_combout ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a22 ;
wire \Data_Mem0|DATAMEM~64feeder_combout ;
wire \Data_Mem0|DATAMEM~64_q ;
wire \Data_Mem0|data_out~23_combout ;
wire \DATA_IN[22]~input_o ;
wire \IM_MUX2a|Mux9~0_combout ;
wire \DATA_MUX0|Mux9~2_combout ;
wire \DATA_MUX0|Mux9~7_combout ;
wire \DATA_MUX0|Mux9~8_combout ;
wire \B_Mux0|f[22]~45_combout ;
wire \B_Mux0|f[22]~46_combout ;
wire \Reg_Mux0|f[22]~22_combout ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a18 ;
wire \Data_Mem0|data_out~19_combout ;
wire \DATA_IN[18]~input_o ;
wire \IM_MUX2a|Mux13~0_combout ;
wire \DATA_MUX0|Mux13~2_combout ;
wire \DATA_MUX0|Mux13~7_combout ;
wire \DATA_MUX0|Mux13~8_combout ;
wire \B_Mux0|f[18]~43_combout ;
wire \B_Mux0|f[18]~44_combout ;
wire \Reg_Mux0|f[18]~18_combout ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a27 ;
wire \Data_Mem0|DATAMEM~69feeder_combout ;
wire \Data_Mem0|DATAMEM~69_q ;
wire \Data_Mem0|data_out~28_combout ;
wire \DATA_MUX0|Mux4~4_combout ;
wire \DATA_MUX0|Mux4~7_combout ;
wire \B_Mux0|f[27]~58_combout ;
wire \IM_MUX2a|Mux4~0_combout ;
wire \IM_MUX2a|Mux3~0_combout ;
wire \ALU0|sub0|stage1|stage3|stage0|s~0_combout ;
wire \ALU0|sub0|stage1|stage3|stage0|s~combout ;
wire \DATA_MUX0|Mux3~3_combout ;
wire \DATA_MUX0|Mux3~4_combout ;
wire \DATA_IN[28]~input_o ;
wire \ALU0|result_s~8_combout ;
wire \ALU0|add0|stage1|stage3|stage0|s~combout ;
wire \DATA_MUX0|Mux3~0_combout ;
wire \DATA_MUX0|Mux3~1_combout ;
wire \DATA_MUX0|Mux3~2_combout ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a28 ;
wire \Data_Mem0|DATAMEM~70feeder_combout ;
wire \Data_Mem0|DATAMEM~70_q ;
wire \Data_Mem0|data_out~29_combout ;
wire \DATA_MUX0|Mux3~7_combout ;
wire \A_Mux0|f[28]~62_combout ;
wire \IM_MUX1a|f[28]~28_combout ;
wire \DATA_MUX0|Mux4~5_combout ;
wire \ALU0|sub0|stage1|stage2|stage3|s~combout ;
wire \DATA_MUX0|Mux4~6_combout ;
wire \A_Mux0|f[27]~47_combout ;
wire \A_Mux0|f[27]~61_combout ;
wire \IM_MUX1a|f[27]~27_combout ;
wire \DATA_MUX0|Mux5~3_combout ;
wire \IM_MUX2a|Mux5~0_combout ;
wire \ALU0|sub0|stage1|stage2|stage2|s~0_combout ;
wire \ALU0|sub0|stage1|stage2|stage2|s~combout ;
wire \DATA_MUX0|Mux5~4_combout ;
wire \DATA_IN[26]~input_o ;
wire \ALU0|result_s~7_combout ;
wire \ALU0|add0|stage1|stage2|stage2|s~combout ;
wire \DATA_MUX0|Mux5~0_combout ;
wire \DATA_MUX0|Mux5~1_combout ;
wire \DATA_MUX0|Mux5~2_combout ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a26 ;
wire \Data_Mem0|DATAMEM~68_q ;
wire \Data_Mem0|data_out~27_combout ;
wire \DATA_MUX0|Mux5~7_combout ;
wire \A_Mux0|f[26]~60_combout ;
wire \IM_MUX1a|f[26]~26_combout ;
wire \DATA_MUX0|Mux6~6_combout ;
wire \DATA_MUX0|Mux6~7_combout ;
wire \IM_MUX2a|Mux6~0_combout ;
wire \ALU0|result_s~6_combout ;
wire \ALU0|add0|stage1|stage2|stage1|s~combout ;
wire \DATA_MUX0|Mux6~2_combout ;
wire \DATA_MUX0|Mux6~3_combout ;
wire \DATA_IN[25]~input_o ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a25 ;
wire \Data_Mem0|DATAMEM~67feeder_combout ;
wire \Data_Mem0|DATAMEM~67_q ;
wire \Data_Mem0|data_out~26_combout ;
wire \DATA_MUX0|Mux6~4_combout ;
wire \DATA_MUX0|Mux6~8_combout ;
wire \A_Mux0|f[25]~59_combout ;
wire \IM_MUX1a|f[25]~25_combout ;
wire \DATA_MUX0|Mux7~5_combout ;
wire \ALU0|sub0|stage1|stage2|stage0|s~combout ;
wire \DATA_MUX0|Mux7~6_combout ;
wire \DATA_MUX0|Mux7~7_combout ;
wire \A_Mux0|f[24]~58_combout ;
wire \IM_MUX1a|f[24]~24_combout ;
wire \DATA_MUX0|Mux8~3_combout ;
wire \ALU0|sub0|stage1|stage1|stage3|s~combout ;
wire \DATA_MUX0|Mux8~4_combout ;
wire \DATA_MUX0|Mux8~7_combout ;
wire \DATA_MUX0|Mux8~8_combout ;
wire \DATA_IN[23]~input_o ;
wire \Data_Mem0|DATAMEM~65_q ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a23 ;
wire \Data_Mem0|data_out~24_combout ;
wire \DATA_MUX0|Mux8~2_combout ;
wire \DATA_MUX0|Mux8~5_combout ;
wire \A_Mux0|f[23]~57_combout ;
wire \IM_MUX1a|f[23]~23_combout ;
wire \DATA_MUX0|Mux9~3_combout ;
wire \ALU0|sub0|stage1|stage1|stage2|s~combout ;
wire \DATA_MUX0|Mux9~4_combout ;
wire \DATA_MUX0|Mux9~5_combout ;
wire \A_Mux0|f[22]~56_combout ;
wire \IM_MUX1a|f[22]~22_combout ;
wire \DATA_MUX0|Mux10~6_combout ;
wire \DATA_MUX0|Mux10~5_combout ;
wire \DATA_MUX0|Mux10~7_combout ;
wire \IM_MUX2a|Mux10~0_combout ;
wire \ALU0|result_s~5_combout ;
wire \ALU0|add0|stage1|stage1|stage1|s~combout ;
wire \DATA_MUX0|Mux10~2_combout ;
wire \DATA_MUX0|Mux10~3_combout ;
wire \DATA_IN[21]~input_o ;
wire \Data_Mem0|DATAMEM~63feeder_combout ;
wire \Data_Mem0|DATAMEM~63_q ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a21 ;
wire \Data_Mem0|data_out~22_combout ;
wire \DATA_MUX0|Mux10~4_combout ;
wire \DATA_MUX0|Mux10~8_combout ;
wire \A_Mux0|f[21]~55_combout ;
wire \IM_MUX1a|f[21]~21_combout ;
wire \DATA_MUX0|Mux11~1_combout ;
wire \IM_MUX2a|Mux11~0_combout ;
wire \ALU0|sub0|stage1|stage1|stage0|s~combout ;
wire \DATA_MUX0|Mux11~2_combout ;
wire \DATA_IN[20]~input_o ;
wire \DATA_MUX0|Mux11~0_combout ;
wire \DATA_MUX0|Mux11~6_combout ;
wire \DATA_MUX0|Mux11~7_combout ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a20 ;
wire \Data_Mem0|DATAMEM~62feeder_combout ;
wire \Data_Mem0|DATAMEM~62_q ;
wire \Data_Mem0|data_out~21_combout ;
wire \DATA_MUX0|Mux11~5_combout ;
wire \A_Mux0|f[20]~54_combout ;
wire \IM_MUX1a|f[20]~20_combout ;
wire \DATA_MUX0|Mux12~3_combout ;
wire \ALU0|sub0|stage1|stage0|stage3|s~combout ;
wire \DATA_MUX0|Mux12~4_combout ;
wire \DATA_IN[19]~input_o ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a19 ;
wire \Data_Mem0|DATAMEM~61feeder_combout ;
wire \Data_Mem0|DATAMEM~61_q ;
wire \Data_Mem0|data_out~20_combout ;
wire \DATA_MUX0|Mux12~2_combout ;
wire \DATA_MUX0|Mux12~5_combout ;
wire \A_Mux0|f[19]~53_combout ;
wire \IM_MUX1a|f[19]~19_combout ;
wire \DATA_MUX0|Mux13~3_combout ;
wire \ALU0|sub0|stage1|stage0|stage2|s~combout ;
wire \DATA_MUX0|Mux13~4_combout ;
wire \DATA_MUX0|Mux13~5_combout ;
wire \A_Mux0|f[18]~52_combout ;
wire \IM_MUX1a|f[18]~18_combout ;
wire \DATA_MUX0|Mux14~6_combout ;
wire \DATA_MUX0|Mux14~5_combout ;
wire \DATA_MUX0|Mux14~7_combout ;
wire \IM_MUX2a|Mux14~0_combout ;
wire \ALU0|result_s~4_combout ;
wire \ALU0|add0|stage1|stage0|stage1|s~combout ;
wire \DATA_MUX0|Mux14~2_combout ;
wire \DATA_MUX0|Mux14~3_combout ;
wire \DATA_IN[17]~input_o ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a17 ;
wire \Data_Mem0|DATAMEM~59feeder_combout ;
wire \Data_Mem0|DATAMEM~59_q ;
wire \Data_Mem0|data_out~18_combout ;
wire \DATA_MUX0|Mux14~4_combout ;
wire \DATA_MUX0|Mux14~8_combout ;
wire \A_Mux0|f[17]~51_combout ;
wire \IM_MUX1a|f[17]~17_combout ;
wire \DATA_MUX0|Mux15~3_combout ;
wire \ALU0|sub0|stage1|stage0|stage0|s~combout ;
wire \DATA_MUX0|Mux15~4_combout ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a16 ;
wire \Data_Mem0|DATAMEM~58_q ;
wire \Data_Mem0|data_out~17_combout ;
wire \DATA_MUX0|Mux15~5_combout ;
wire \B_Mux0|f[16]~50_combout ;
wire \IM_MUX2a|Mux15~0_combout ;
wire \DATA_MUX0|Mux15~2_combout ;
wire \DATA_MUX0|Mux15~7_combout ;
wire \DATA_MUX0|Mux15~8_combout ;
wire \A_Mux0|f[16]~45_combout ;
wire \A_Mux0|f[16]~46_combout ;
wire \IM_MUX1a|f[16]~16_combout ;
wire \DATA_MUX0|Mux16~7_combout ;
wire \DATA_MUX0|Mux16~8_combout ;
wire \DATA_IN[15]~input_o ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a15 ;
wire \Data_Mem0|DATAMEM~57_q ;
wire \Data_Mem0|data_out~16_combout ;
wire \DATA_MUX0|Mux16~6_combout ;
wire \DATA_MUX0|Mux16~9_combout ;
wire \DATA_MUX0|Mux16~11_combout ;
wire \A_Mux0|f[15]~44_combout ;
wire \IM_MUX1a|f[15]~15_combout ;
wire \DATA_MUX0|Mux17~7_combout ;
wire \DATA_MUX0|Mux17~8_combout ;
wire \DATA_IN[14]~input_o ;
wire \DATA_MUX0|Mux17~10_combout ;
wire \DATA_MUX0|Mux17~4_combout ;
wire \DATA_MUX0|Mux17~5_combout ;
wire \DATA_MUX0|Mux17~6_combout ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a14 ;
wire \Data_Mem0|DATAMEM~56feeder_combout ;
wire \Data_Mem0|DATAMEM~56_q ;
wire \Data_Mem0|data_out~15_combout ;
wire \DATA_MUX0|Mux17~9_combout ;
wire \A_Mux0|f[14]~43_combout ;
wire \DATA_MUX0|Mux18~22_combout ;
wire \DATA_MUX0|Mux18~13_combout ;
wire \DATA_MUX0|Mux18~14_combout ;
wire \DATA_MUX0|Mux18~15_combout ;
wire \DATA_MUX0|Mux18~17_combout ;
wire \DATA_IN[13]~input_o ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a13 ;
wire \Data_Mem0|DATAMEM~55_q ;
wire \Data_Mem0|data_out~14_combout ;
wire \DATA_MUX0|Mux18~18_combout ;
wire \DATA_MUX0|Mux18~19_combout ;
wire \DATA_MUX0|Mux18~21_combout ;
wire \A_Mux0|f[13]~42_combout ;
wire \Reg_Mux0|f[13]~13_combout ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a6 ;
wire \Data_Mem0|DATAMEM~48feeder_combout ;
wire \Data_Mem0|DATAMEM~48_q ;
wire \Data_Mem0|data_out~7_combout ;
wire \A_Mux0|f[6]~33_combout ;
wire \A_Mux0|f[6]~34_combout ;
wire \Reg_Mux0|f[6]~6_combout ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a12 ;
wire \Data_Mem0|DATAMEM~54feeder_combout ;
wire \Data_Mem0|DATAMEM~54_q ;
wire \Data_Mem0|data_out~13_combout ;
wire \B_Mux0|f[12]~38_combout ;
wire \B_Mux0|f[12]~39_combout ;
wire \IM_MUX2a|Mux19~0_combout ;
wire \ALU0|sub0|stage0|stage3|stage0|s~combout ;
wire \DATA_MUX0|Mux19~4_combout ;
wire \DATA_MUX0|Mux19~5_combout ;
wire \DATA_MUX0|Mux19~6_combout ;
wire \DATA_MUX0|Mux19~8_combout ;
wire \IR|Q[12]~feeder_combout ;
wire \A_Mux0|f[12]~41_combout ;
wire \IM_MUX1a|f[12]~12_combout ;
wire \DATA_MUX0|Mux20~7_combout ;
wire \ALU0|sub0|stage0|stage1|stage3|Cout~2_combout ;
wire \ALU0|sub0|stage0|stage2|stage3|s~combout ;
wire \DATA_MUX0|Mux20~8_combout ;
wire \DATA_IN[11]~input_o ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a11 ;
wire \Data_Mem0|DATAMEM~53_q ;
wire \Data_Mem0|data_out~12_combout ;
wire \DATA_MUX0|Mux20~6_combout ;
wire \DATA_MUX0|Mux20~9_combout ;
wire \DATA_MUX0|Mux20~11_combout ;
wire \A_Mux0|f[11]~40_combout ;
wire \IM_MUX1a|f[11]~11_combout ;
wire \DATA_MUX0|Mux21~4_combout ;
wire \ALU0|sub0|stage0|stage2|stage2|s~combout ;
wire \DATA_MUX0|Mux21~5_combout ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a10 ;
wire \Data_Mem0|DATAMEM~52_q ;
wire \Data_Mem0|data_out~11_combout ;
wire \DATA_MUX0|Mux21~6_combout ;
wire \DATA_MUX0|Mux21~8_combout ;
wire \B_Mux0|f[10]~36_combout ;
wire \IM_MUX2a|Mux21~0_combout ;
wire \DATA_MUX0|Mux21~9_combout ;
wire \DATA_MUX0|Mux21~10_combout ;
wire \A_Mux0|f[10]~38_combout ;
wire \A_Mux0|f[10]~39_combout ;
wire \IM_MUX1a|f[10]~10_combout ;
wire \DATA_MUX0|Mux22~8_combout ;
wire \DATA_MUX0|Mux22~9_combout ;
wire \DATA_MUX0|Mux22~13_combout ;
wire \DATA_MUX0|Mux22~5_combout ;
wire \DATA_MUX0|Mux22~6_combout ;
wire \DATA_MUX0|Mux22~7_combout ;
wire \DATA_MUX0|Mux22~10_combout ;
wire \DATA_MUX0|Mux22~11_combout ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a9 ;
wire \Data_Mem0|DATAMEM~51feeder_combout ;
wire \Data_Mem0|DATAMEM~51_q ;
wire \Data_Mem0|data_out~10_combout ;
wire \DATA_MUX0|Mux22~12_combout ;
wire \DATA_MUX0|Mux22~14_combout ;
wire \A_Mux0|f[9]~37_combout ;
wire \IM_MUX1a|f[9]~9_combout ;
wire \DATA_MUX0|Mux23~2_combout ;
wire \ALU0|sub0|stage0|stage2|stage0|s~combout ;
wire \DATA_MUX0|Mux23~3_combout ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a8 ;
wire \Data_Mem0|DATAMEM~50_q ;
wire \Data_Mem0|data_out~9_combout ;
wire \DATA_MUX0|Mux23~6_combout ;
wire \B_Mux0|f[8]~34_combout ;
wire \IM_MUX2a|Mux23~0_combout ;
wire \DATA_MUX0|Mux23~7_combout ;
wire \DATA_MUX0|Mux23~8_combout ;
wire \DATA_MUX0|Mux23~9_combout ;
wire \DATA_MUX0|Mux23~4_combout ;
wire \DATA_MUX0|Mux23~5_combout ;
wire \A_Mux0|f[8]~36_combout ;
wire \IM_MUX1a|f[8]~8_combout ;
wire \IM_MUX1a|f[6]~6_combout ;
wire \DATA_MUX0|Mux24~7_combout ;
wire \ALU0|sub0|stage0|stage1|stage3|s~combout ;
wire \DATA_MUX0|Mux24~8_combout ;
wire \DATA_MUX0|Mux24~10_combout ;
wire \DATA_MUX0|Mux24~4_combout ;
wire \DATA_MUX0|Mux24~5_combout ;
wire \DATA_IN[7]~input_o ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a7 ;
wire \Data_Mem0|DATAMEM~49_q ;
wire \Data_Mem0|data_out~8_combout ;
wire \DATA_MUX0|Mux24~6_combout ;
wire \DATA_MUX0|Mux24~9_combout ;
wire \DATA_MUX0|Mux24~11_combout ;
wire \IR|Q[7]~feeder_combout ;
wire \A_Mux0|f[7]~35_combout ;
wire \IM_MUX1a|f[7]~7_combout ;
wire \DATA_MUX0|Mux25~4_combout ;
wire \ALU0|sub0|stage0|stage1|stage2|s~combout ;
wire \DATA_MUX0|Mux25~5_combout ;
wire \DATA_MUX0|Mux25~6_combout ;
wire \DATA_MUX0|Mux25~8_combout ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a5 ;
wire \Data_Mem0|DATAMEM~47feeder_combout ;
wire \Data_Mem0|DATAMEM~47_q ;
wire \Data_Mem0|data_out~6_combout ;
wire \DATA_IN[5]~input_o ;
wire \DATA_MUX0|Mux26~4_combout ;
wire \DATA_MUX0|Mux26~13_combout ;
wire \DATA_MUX0|Mux26~5_combout ;
wire \DATA_MUX0|Mux26~8_combout ;
wire \DATA_MUX0|Mux26~9_combout ;
wire \DATA_MUX0|Mux26~6_combout ;
wire \DATA_MUX0|Mux26~7_combout ;
wire \DATA_MUX0|Mux26~10_combout ;
wire \DATA_MUX0|Mux26~11_combout ;
wire \DATA_MUX0|Mux26~12_combout ;
wire \DATA_MUX0|Mux26~14_combout ;
wire \A_Mux0|f[5]~32_combout ;
wire \IM_MUX1a|f[5]~5_combout ;
wire \IM_MUX1a|f[3]~3_combout ;
wire \DATA_MUX0|Mux27~4_combout ;
wire \DATA_MUX0|Mux27~5_combout ;
wire \DATA_IN[4]~input_o ;
wire \DATA_MUX0|Mux27~7_combout ;
wire \DATA_MUX0|Mux27~9_combout ;
wire \DATA_MUX0|Mux27~10_combout ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a4 ;
wire \Data_Mem0|DATAMEM~46feeder_combout ;
wire \Data_Mem0|DATAMEM~46_q ;
wire \Data_Mem0|data_out~5_combout ;
wire \DATA_MUX0|Mux27~6_combout ;
wire \DATA_MUX0|Mux27~8_combout ;
wire \A_Mux0|f[4]~30_combout ;
wire \A_Mux0|f[4]~31_combout ;
wire \IM_MUX1a|f[4]~4_combout ;
wire \DATA_MUX0|Mux28~3_combout ;
wire \ALU0|add0|stage0|stage0|stage3|s~combout ;
wire \DATA_MUX0|Mux28~4_combout ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a3 ;
wire \Data_Mem0|DATAMEM~45_q ;
wire \Data_Mem0|data_out~4_combout ;
wire \DATA_MUX0|Mux28~7_combout ;
wire \B_Mux0|f[3]~29_combout ;
wire \IM_MUX2a|Mux28~0_combout ;
wire \ALU0|result_s~13_combout ;
wire \DATA_MUX0|Mux28~0_combout ;
wire \DATA_MUX0|Mux28~1_combout ;
wire \DATA_MUX0|Mux28~2_combout ;
wire \DATA_MUX0|Mux28~5_combout ;
wire \DATA_MUX0|Mux28~6_combout ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a2 ;
wire \Data_Mem0|DATAMEM~44_q ;
wire \Data_Mem0|data_out~3_combout ;
wire \DATA_IN[2]~input_o ;
wire \ALU0|result_s~12_combout ;
wire \DATA_MUX0|Mux29~2_combout ;
wire \DATA_MUX0|Mux29~3_combout ;
wire \DATA_MUX0|Mux29~4_combout ;
wire \B_Mux0|f[2]~27_combout ;
wire \B_Mux0|f[2]~28_combout ;
wire \IM_MUX2a|Mux29~0_combout ;
wire \ALU0|add0|stage0|stage0|stage2|s~combout ;
wire \DATA_MUX0|Mux29~5_combout ;
wire \DATA_MUX0|Mux29~6_combout ;
wire \DATA_MUX0|Mux29~7_combout ;
wire \DATA_MUX0|Mux29~8_combout ;
wire \A_Mux0|f[2]~28_combout ;
wire \IM_MUX1a|f[2]~2_combout ;
wire \DATA_MUX0|Mux30~5_combout ;
wire \DATA_MUX0|Mux30~6_combout ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a1 ;
wire \Data_Mem0|DATAMEM~43_q ;
wire \Data_Mem0|data_out~2_combout ;
wire \B_Mux0|f[1]~25_combout ;
wire \B_Mux0|f[1]~26_combout ;
wire \IM_MUX2a|Mux30~0_combout ;
wire \ALU0|add0|stage0|stage0|stage1|s~combout ;
wire \DATA_MUX0|Mux30~2_combout ;
wire \DATA_MUX0|Mux30~3_combout ;
wire \DATA_MUX0|Mux30~4_combout ;
wire \DATA_MUX0|Mux30~7_combout ;
wire \DATA_MUX0|Mux30~8_combout ;
wire \A_Mux0|f[1]~27_combout ;
wire \DATA_MUX0|Mux31~9_combout ;
wire \DATA_MUX0|Mux31~5_combout ;
wire \DATA_MUX0|Mux31~6_combout ;
wire \DATA_IN[0]~input_o ;
wire \DATA_MUX0|Mux31~7_combout ;
wire \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \Data_Mem0|DATAMEM~42feeder_combout ;
wire \Data_Mem0|DATAMEM~42_q ;
wire \Data_Mem0|data_out~1_combout ;
wire \DATA_MUX0|Mux31~8_combout ;
wire \A_Mux0|f[0]~26_combout ;
wire \ClrPC~input_o ;
wire \ClrPC~inputclkctrl_outclk ;
wire \Ld_PC~input_o ;
wire \Inc_PC~input_o ;
wire \PC0|reg0|Q[0]~30_combout ;
wire \PC0|reg0|Q[1]~feeder_combout ;
wire \PC0|reg0|Q[2]~31_combout ;
wire \PC0|reg0|Q[2]~32 ;
wire \PC0|reg0|Q[3]~33_combout ;
wire \PC0|reg0|Q[3]~34 ;
wire \PC0|reg0|Q[4]~35_combout ;
wire \PC0|reg0|Q[4]~36 ;
wire \PC0|reg0|Q[5]~37_combout ;
wire \PC0|reg0|Q[5]~38 ;
wire \PC0|reg0|Q[6]~39_combout ;
wire \PC0|reg0|Q[6]~40 ;
wire \PC0|reg0|Q[7]~41_combout ;
wire \PC0|reg0|Q[7]~42 ;
wire \PC0|reg0|Q[8]~43_combout ;
wire \PC0|reg0|Q[8]~44 ;
wire \PC0|reg0|Q[9]~45_combout ;
wire \PC0|reg0|Q[9]~46 ;
wire \PC0|reg0|Q[10]~47_combout ;
wire \PC0|reg0|Q[10]~48 ;
wire \PC0|reg0|Q[11]~49_combout ;
wire \PC0|reg0|Q[11]~50 ;
wire \PC0|reg0|Q[12]~51_combout ;
wire \PC0|reg0|Q[12]~52 ;
wire \PC0|reg0|Q[13]~53_combout ;
wire \PC0|reg0|Q[13]~54 ;
wire \PC0|reg0|Q[14]~55_combout ;
wire \PC0|reg0|Q[14]~56 ;
wire \PC0|reg0|Q[15]~57_combout ;
wire \PC0|reg0|Q[15]~58 ;
wire \PC0|reg0|Q[16]~59_combout ;
wire \~GND~combout ;
wire \PC0|reg0|Q[16]~60 ;
wire \PC0|reg0|Q[17]~61_combout ;
wire \PC0|reg0|Q[17]~62 ;
wire \PC0|reg0|Q[18]~63_combout ;
wire \PC0|reg0|Q[18]~64 ;
wire \PC0|reg0|Q[19]~65_combout ;
wire \PC0|reg0|Q[19]~66 ;
wire \PC0|reg0|Q[20]~67_combout ;
wire \PC0|reg0|Q[20]~68 ;
wire \PC0|reg0|Q[21]~69_combout ;
wire \PC0|reg0|Q[21]~70 ;
wire \PC0|reg0|Q[22]~71_combout ;
wire \PC0|reg0|Q[22]~72 ;
wire \PC0|reg0|Q[23]~73_combout ;
wire \PC0|reg0|Q[23]~74 ;
wire \PC0|reg0|Q[24]~75_combout ;
wire \PC0|reg0|Q[24]~76 ;
wire \PC0|reg0|Q[25]~77_combout ;
wire \PC0|reg0|Q[25]~78 ;
wire \PC0|reg0|Q[26]~79_combout ;
wire \PC0|reg0|Q[26]~80 ;
wire \PC0|reg0|Q[27]~81_combout ;
wire \PC0|reg0|Q[27]~82 ;
wire \PC0|reg0|Q[28]~83_combout ;
wire \PC0|reg0|Q[28]~84 ;
wire \PC0|reg0|Q[29]~85_combout ;
wire \PC0|reg0|Q[29]~86 ;
wire \PC0|reg0|Q[30]~87_combout ;
wire \PC0|reg0|Q[30]~88 ;
wire \PC0|reg0|Q[31]~89_combout ;
wire \DATA_MUX0|Mux15~6_combout ;
wire \DATA_MUX0|Mux14~9_combout ;
wire \DATA_MUX0|Mux13~6_combout ;
wire \DATA_MUX0|Mux12~6_combout ;
wire \DATA_MUX0|Mux11~3_combout ;
wire \DATA_MUX0|Mux11~4_combout ;
wire \DATA_MUX0|Mux10~9_combout ;
wire \DATA_MUX0|Mux9~6_combout ;
wire \DATA_MUX0|Mux8~6_combout ;
wire \DATA_MUX0|Mux7~8_combout ;
wire \DATA_MUX0|Mux6~9_combout ;
wire \DATA_MUX0|Mux5~5_combout ;
wire \DATA_MUX0|Mux5~6_combout ;
wire \DATA_MUX0|Mux4~8_combout ;
wire \DATA_MUX0|Mux3~5_combout ;
wire \DATA_MUX0|Mux3~6_combout ;
wire \DATA_MUX0|Mux2~8_combout ;
wire \DATA_MUX0|Mux1~8_combout ;
wire \DATA_MUX0|Mux0~7_combout ;
wire [31:0] \PC0|reg0|Q ;
wire [31:0] \Reg_A|Q ;
wire [31:0] \Reg_B|Q ;
wire [31:0] \IR|Q ;
wire [31:0] \Data_Mem0|data_out ;

wire [35:0] \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0~portbdataout  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a1  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a2  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a3  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a4  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a5  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a6  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a7  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a8  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a9  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a10  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a11  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a12  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a13  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a14  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a15  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a16  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a17  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a18  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a19  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a20  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a21  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a22  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a23  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a24  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a25  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a26  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a27  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a28  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a29  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a30  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a31  = \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \Out_A[0]~output (
	.i(\Reg_A|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[0]~output .bus_hold = "false";
defparam \Out_A[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \Out_A[1]~output (
	.i(\Reg_A|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[1]~output .bus_hold = "false";
defparam \Out_A[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \Out_A[2]~output (
	.i(\Reg_A|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[2]~output .bus_hold = "false";
defparam \Out_A[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \Out_A[3]~output (
	.i(\Reg_A|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[3]~output .bus_hold = "false";
defparam \Out_A[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \Out_A[4]~output (
	.i(\Reg_A|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[4]~output .bus_hold = "false";
defparam \Out_A[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \Out_A[5]~output (
	.i(\Reg_A|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[5]~output .bus_hold = "false";
defparam \Out_A[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \Out_A[6]~output (
	.i(\Reg_A|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[6]~output .bus_hold = "false";
defparam \Out_A[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \Out_A[7]~output (
	.i(\Reg_A|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[7]~output .bus_hold = "false";
defparam \Out_A[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \Out_A[8]~output (
	.i(\Reg_A|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[8]~output .bus_hold = "false";
defparam \Out_A[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \Out_A[9]~output (
	.i(\Reg_A|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[9]~output .bus_hold = "false";
defparam \Out_A[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \Out_A[10]~output (
	.i(\Reg_A|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[10]~output .bus_hold = "false";
defparam \Out_A[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \Out_A[11]~output (
	.i(\Reg_A|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[11]~output .bus_hold = "false";
defparam \Out_A[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \Out_A[12]~output (
	.i(\Reg_A|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[12]~output .bus_hold = "false";
defparam \Out_A[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \Out_A[13]~output (
	.i(\Reg_A|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[13]~output .bus_hold = "false";
defparam \Out_A[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \Out_A[14]~output (
	.i(\Reg_A|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[14]~output .bus_hold = "false";
defparam \Out_A[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \Out_A[15]~output (
	.i(\Reg_A|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[15]~output .bus_hold = "false";
defparam \Out_A[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \Out_A[16]~output (
	.i(\Reg_A|Q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[16]~output .bus_hold = "false";
defparam \Out_A[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \Out_A[17]~output (
	.i(\Reg_A|Q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[17]~output .bus_hold = "false";
defparam \Out_A[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \Out_A[18]~output (
	.i(\Reg_A|Q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[18]~output .bus_hold = "false";
defparam \Out_A[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \Out_A[19]~output (
	.i(\Reg_A|Q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[19]~output .bus_hold = "false";
defparam \Out_A[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \Out_A[20]~output (
	.i(\Reg_A|Q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[20]~output .bus_hold = "false";
defparam \Out_A[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \Out_A[21]~output (
	.i(\Reg_A|Q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[21]~output .bus_hold = "false";
defparam \Out_A[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \Out_A[22]~output (
	.i(\Reg_A|Q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[22]~output .bus_hold = "false";
defparam \Out_A[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \Out_A[23]~output (
	.i(\Reg_A|Q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[23]~output .bus_hold = "false";
defparam \Out_A[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \Out_A[24]~output (
	.i(\Reg_A|Q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[24]~output .bus_hold = "false";
defparam \Out_A[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \Out_A[25]~output (
	.i(\Reg_A|Q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[25]~output .bus_hold = "false";
defparam \Out_A[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \Out_A[26]~output (
	.i(\Reg_A|Q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[26]~output .bus_hold = "false";
defparam \Out_A[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N9
cycloneive_io_obuf \Out_A[27]~output (
	.i(\Reg_A|Q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[27]~output .bus_hold = "false";
defparam \Out_A[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \Out_A[28]~output (
	.i(\Reg_A|Q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[28]~output .bus_hold = "false";
defparam \Out_A[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \Out_A[29]~output (
	.i(\Reg_A|Q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[29]~output .bus_hold = "false";
defparam \Out_A[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \Out_A[30]~output (
	.i(\Reg_A|Q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[30]~output .bus_hold = "false";
defparam \Out_A[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \Out_A[31]~output (
	.i(\Reg_A|Q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[31]~output .bus_hold = "false";
defparam \Out_A[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \Out_B[0]~output (
	.i(\Reg_B|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[0]~output .bus_hold = "false";
defparam \Out_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N2
cycloneive_io_obuf \Out_B[1]~output (
	.i(\Reg_B|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[1]~output .bus_hold = "false";
defparam \Out_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \Out_B[2]~output (
	.i(\Reg_B|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[2]~output .bus_hold = "false";
defparam \Out_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \Out_B[3]~output (
	.i(\Reg_B|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[3]~output .bus_hold = "false";
defparam \Out_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \Out_B[4]~output (
	.i(\Reg_B|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[4]~output .bus_hold = "false";
defparam \Out_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \Out_B[5]~output (
	.i(\Reg_B|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[5]~output .bus_hold = "false";
defparam \Out_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \Out_B[6]~output (
	.i(\Reg_B|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[6]~output .bus_hold = "false";
defparam \Out_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \Out_B[7]~output (
	.i(\Reg_B|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[7]~output .bus_hold = "false";
defparam \Out_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \Out_B[8]~output (
	.i(\Reg_B|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[8]~output .bus_hold = "false";
defparam \Out_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \Out_B[9]~output (
	.i(\Reg_B|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[9]~output .bus_hold = "false";
defparam \Out_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \Out_B[10]~output (
	.i(\Reg_B|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[10]~output .bus_hold = "false";
defparam \Out_B[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \Out_B[11]~output (
	.i(\Reg_B|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[11]~output .bus_hold = "false";
defparam \Out_B[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \Out_B[12]~output (
	.i(\Reg_B|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[12]~output .bus_hold = "false";
defparam \Out_B[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \Out_B[13]~output (
	.i(\Reg_B|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[13]~output .bus_hold = "false";
defparam \Out_B[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \Out_B[14]~output (
	.i(\Reg_B|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[14]~output .bus_hold = "false";
defparam \Out_B[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \Out_B[15]~output (
	.i(\Reg_B|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[15]~output .bus_hold = "false";
defparam \Out_B[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \Out_B[16]~output (
	.i(\Reg_B|Q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[16]~output .bus_hold = "false";
defparam \Out_B[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \Out_B[17]~output (
	.i(\Reg_B|Q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[17]~output .bus_hold = "false";
defparam \Out_B[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \Out_B[18]~output (
	.i(\Reg_B|Q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[18]~output .bus_hold = "false";
defparam \Out_B[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \Out_B[19]~output (
	.i(\Reg_B|Q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[19]~output .bus_hold = "false";
defparam \Out_B[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \Out_B[20]~output (
	.i(\Reg_B|Q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[20]~output .bus_hold = "false";
defparam \Out_B[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \Out_B[21]~output (
	.i(\Reg_B|Q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[21]~output .bus_hold = "false";
defparam \Out_B[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \Out_B[22]~output (
	.i(\Reg_B|Q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[22]~output .bus_hold = "false";
defparam \Out_B[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \Out_B[23]~output (
	.i(\Reg_B|Q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[23]~output .bus_hold = "false";
defparam \Out_B[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N23
cycloneive_io_obuf \Out_B[24]~output (
	.i(\Reg_B|Q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[24]~output .bus_hold = "false";
defparam \Out_B[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \Out_B[25]~output (
	.i(\Reg_B|Q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[25]~output .bus_hold = "false";
defparam \Out_B[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \Out_B[26]~output (
	.i(\Reg_B|Q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[26]~output .bus_hold = "false";
defparam \Out_B[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \Out_B[27]~output (
	.i(\Reg_B|Q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[27]~output .bus_hold = "false";
defparam \Out_B[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \Out_B[28]~output (
	.i(\Reg_B|Q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[28]~output .bus_hold = "false";
defparam \Out_B[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \Out_B[29]~output (
	.i(\Reg_B|Q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[29]~output .bus_hold = "false";
defparam \Out_B[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \Out_B[30]~output (
	.i(\Reg_B|Q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[30]~output .bus_hold = "false";
defparam \Out_B[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \Out_B[31]~output (
	.i(\Reg_B|Q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[31]~output .bus_hold = "false";
defparam \Out_B[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \Out_C~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_C~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_C~output .bus_hold = "false";
defparam \Out_C~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \Out_Z~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_Z~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_Z~output .bus_hold = "false";
defparam \Out_Z~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \Out_PC[0]~output (
	.i(\PC0|reg0|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[0]~output .bus_hold = "false";
defparam \Out_PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \Out_PC[1]~output (
	.i(\PC0|reg0|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[1]~output .bus_hold = "false";
defparam \Out_PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \Out_PC[2]~output (
	.i(\PC0|reg0|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[2]~output .bus_hold = "false";
defparam \Out_PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \Out_PC[3]~output (
	.i(\PC0|reg0|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[3]~output .bus_hold = "false";
defparam \Out_PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \Out_PC[4]~output (
	.i(\PC0|reg0|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[4]~output .bus_hold = "false";
defparam \Out_PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \Out_PC[5]~output (
	.i(\PC0|reg0|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[5]~output .bus_hold = "false";
defparam \Out_PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \Out_PC[6]~output (
	.i(\PC0|reg0|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[6]~output .bus_hold = "false";
defparam \Out_PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \Out_PC[7]~output (
	.i(\PC0|reg0|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[7]~output .bus_hold = "false";
defparam \Out_PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \Out_PC[8]~output (
	.i(\PC0|reg0|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[8]~output .bus_hold = "false";
defparam \Out_PC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \Out_PC[9]~output (
	.i(\PC0|reg0|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[9]~output .bus_hold = "false";
defparam \Out_PC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \Out_PC[10]~output (
	.i(\PC0|reg0|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[10]~output .bus_hold = "false";
defparam \Out_PC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \Out_PC[11]~output (
	.i(\PC0|reg0|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[11]~output .bus_hold = "false";
defparam \Out_PC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \Out_PC[12]~output (
	.i(\PC0|reg0|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[12]~output .bus_hold = "false";
defparam \Out_PC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \Out_PC[13]~output (
	.i(\PC0|reg0|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[13]~output .bus_hold = "false";
defparam \Out_PC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \Out_PC[14]~output (
	.i(\PC0|reg0|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[14]~output .bus_hold = "false";
defparam \Out_PC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \Out_PC[15]~output (
	.i(\PC0|reg0|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[15]~output .bus_hold = "false";
defparam \Out_PC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \Out_PC[16]~output (
	.i(\PC0|reg0|Q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[16]~output .bus_hold = "false";
defparam \Out_PC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \Out_PC[17]~output (
	.i(\PC0|reg0|Q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[17]~output .bus_hold = "false";
defparam \Out_PC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \Out_PC[18]~output (
	.i(\PC0|reg0|Q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[18]~output .bus_hold = "false";
defparam \Out_PC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \Out_PC[19]~output (
	.i(\PC0|reg0|Q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[19]~output .bus_hold = "false";
defparam \Out_PC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \Out_PC[20]~output (
	.i(\PC0|reg0|Q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[20]~output .bus_hold = "false";
defparam \Out_PC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \Out_PC[21]~output (
	.i(\PC0|reg0|Q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[21]~output .bus_hold = "false";
defparam \Out_PC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \Out_PC[22]~output (
	.i(\PC0|reg0|Q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[22]~output .bus_hold = "false";
defparam \Out_PC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \Out_PC[23]~output (
	.i(\PC0|reg0|Q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[23]~output .bus_hold = "false";
defparam \Out_PC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \Out_PC[24]~output (
	.i(\PC0|reg0|Q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[24]~output .bus_hold = "false";
defparam \Out_PC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \Out_PC[25]~output (
	.i(\PC0|reg0|Q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[25]~output .bus_hold = "false";
defparam \Out_PC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \Out_PC[26]~output (
	.i(\PC0|reg0|Q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[26]~output .bus_hold = "false";
defparam \Out_PC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \Out_PC[27]~output (
	.i(\PC0|reg0|Q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[27]~output .bus_hold = "false";
defparam \Out_PC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \Out_PC[28]~output (
	.i(\PC0|reg0|Q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[28]~output .bus_hold = "false";
defparam \Out_PC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \Out_PC[29]~output (
	.i(\PC0|reg0|Q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[29]~output .bus_hold = "false";
defparam \Out_PC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \Out_PC[30]~output (
	.i(\PC0|reg0|Q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[30]~output .bus_hold = "false";
defparam \Out_PC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \Out_PC[31]~output (
	.i(\PC0|reg0|Q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[31]~output .bus_hold = "false";
defparam \Out_PC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \Out_IR[0]~output (
	.i(\IR|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[0]~output .bus_hold = "false";
defparam \Out_IR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \Out_IR[1]~output (
	.i(\IR|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[1]~output .bus_hold = "false";
defparam \Out_IR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \Out_IR[2]~output (
	.i(\IR|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[2]~output .bus_hold = "false";
defparam \Out_IR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \Out_IR[3]~output (
	.i(\IR|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[3]~output .bus_hold = "false";
defparam \Out_IR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \Out_IR[4]~output (
	.i(\IR|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[4]~output .bus_hold = "false";
defparam \Out_IR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \Out_IR[5]~output (
	.i(\IR|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[5]~output .bus_hold = "false";
defparam \Out_IR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \Out_IR[6]~output (
	.i(\IR|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[6]~output .bus_hold = "false";
defparam \Out_IR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \Out_IR[7]~output (
	.i(\IR|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[7]~output .bus_hold = "false";
defparam \Out_IR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \Out_IR[8]~output (
	.i(\IR|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[8]~output .bus_hold = "false";
defparam \Out_IR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \Out_IR[9]~output (
	.i(\IR|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[9]~output .bus_hold = "false";
defparam \Out_IR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \Out_IR[10]~output (
	.i(\IR|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[10]~output .bus_hold = "false";
defparam \Out_IR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \Out_IR[11]~output (
	.i(\IR|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[11]~output .bus_hold = "false";
defparam \Out_IR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \Out_IR[12]~output (
	.i(\IR|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[12]~output .bus_hold = "false";
defparam \Out_IR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \Out_IR[13]~output (
	.i(\IR|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[13]~output .bus_hold = "false";
defparam \Out_IR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \Out_IR[14]~output (
	.i(\IR|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[14]~output .bus_hold = "false";
defparam \Out_IR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \Out_IR[15]~output (
	.i(\IR|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[15]~output .bus_hold = "false";
defparam \Out_IR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \Out_IR[16]~output (
	.i(\IR|Q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[16]~output .bus_hold = "false";
defparam \Out_IR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N16
cycloneive_io_obuf \Out_IR[17]~output (
	.i(\IR|Q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[17]~output .bus_hold = "false";
defparam \Out_IR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \Out_IR[18]~output (
	.i(\IR|Q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[18]~output .bus_hold = "false";
defparam \Out_IR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \Out_IR[19]~output (
	.i(\IR|Q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[19]~output .bus_hold = "false";
defparam \Out_IR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \Out_IR[20]~output (
	.i(\IR|Q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[20]~output .bus_hold = "false";
defparam \Out_IR[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \Out_IR[21]~output (
	.i(\IR|Q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[21]~output .bus_hold = "false";
defparam \Out_IR[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \Out_IR[22]~output (
	.i(\IR|Q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[22]~output .bus_hold = "false";
defparam \Out_IR[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \Out_IR[23]~output (
	.i(\IR|Q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[23]~output .bus_hold = "false";
defparam \Out_IR[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \Out_IR[24]~output (
	.i(\IR|Q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[24]~output .bus_hold = "false";
defparam \Out_IR[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \Out_IR[25]~output (
	.i(\IR|Q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[25]~output .bus_hold = "false";
defparam \Out_IR[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \Out_IR[26]~output (
	.i(\IR|Q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[26]~output .bus_hold = "false";
defparam \Out_IR[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \Out_IR[27]~output (
	.i(\IR|Q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[27]~output .bus_hold = "false";
defparam \Out_IR[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \Out_IR[28]~output (
	.i(\IR|Q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[28]~output .bus_hold = "false";
defparam \Out_IR[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \Out_IR[29]~output (
	.i(\IR|Q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[29]~output .bus_hold = "false";
defparam \Out_IR[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \Out_IR[30]~output (
	.i(\IR|Q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[30]~output .bus_hold = "false";
defparam \Out_IR[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N2
cycloneive_io_obuf \Out_IR[31]~output (
	.i(\IR|Q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[31]~output .bus_hold = "false";
defparam \Out_IR[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \ADDR_OUT[0]~output (
	.i(\PC0|reg0|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[0]~output .bus_hold = "false";
defparam \ADDR_OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \ADDR_OUT[1]~output (
	.i(\PC0|reg0|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[1]~output .bus_hold = "false";
defparam \ADDR_OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \ADDR_OUT[2]~output (
	.i(\PC0|reg0|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[2]~output .bus_hold = "false";
defparam \ADDR_OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \ADDR_OUT[3]~output (
	.i(\PC0|reg0|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[3]~output .bus_hold = "false";
defparam \ADDR_OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \ADDR_OUT[4]~output (
	.i(\PC0|reg0|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[4]~output .bus_hold = "false";
defparam \ADDR_OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \ADDR_OUT[5]~output (
	.i(\PC0|reg0|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[5]~output .bus_hold = "false";
defparam \ADDR_OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \ADDR_OUT[6]~output (
	.i(\PC0|reg0|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[6]~output .bus_hold = "false";
defparam \ADDR_OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \ADDR_OUT[7]~output (
	.i(\PC0|reg0|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[7]~output .bus_hold = "false";
defparam \ADDR_OUT[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \ADDR_OUT[8]~output (
	.i(\PC0|reg0|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[8]~output .bus_hold = "false";
defparam \ADDR_OUT[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \ADDR_OUT[9]~output (
	.i(\PC0|reg0|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[9]~output .bus_hold = "false";
defparam \ADDR_OUT[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \ADDR_OUT[10]~output (
	.i(\PC0|reg0|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[10]~output .bus_hold = "false";
defparam \ADDR_OUT[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \ADDR_OUT[11]~output (
	.i(\PC0|reg0|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[11]~output .bus_hold = "false";
defparam \ADDR_OUT[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \ADDR_OUT[12]~output (
	.i(\PC0|reg0|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[12]~output .bus_hold = "false";
defparam \ADDR_OUT[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \ADDR_OUT[13]~output (
	.i(\PC0|reg0|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[13]~output .bus_hold = "false";
defparam \ADDR_OUT[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \ADDR_OUT[14]~output (
	.i(\PC0|reg0|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[14]~output .bus_hold = "false";
defparam \ADDR_OUT[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \ADDR_OUT[15]~output (
	.i(\PC0|reg0|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[15]~output .bus_hold = "false";
defparam \ADDR_OUT[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \ADDR_OUT[16]~output (
	.i(\PC0|reg0|Q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[16]~output .bus_hold = "false";
defparam \ADDR_OUT[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \ADDR_OUT[17]~output (
	.i(\PC0|reg0|Q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[17]~output .bus_hold = "false";
defparam \ADDR_OUT[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \ADDR_OUT[18]~output (
	.i(\PC0|reg0|Q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[18]~output .bus_hold = "false";
defparam \ADDR_OUT[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \ADDR_OUT[19]~output (
	.i(\PC0|reg0|Q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[19]~output .bus_hold = "false";
defparam \ADDR_OUT[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \ADDR_OUT[20]~output (
	.i(\PC0|reg0|Q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[20]~output .bus_hold = "false";
defparam \ADDR_OUT[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \ADDR_OUT[21]~output (
	.i(\PC0|reg0|Q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[21]~output .bus_hold = "false";
defparam \ADDR_OUT[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \ADDR_OUT[22]~output (
	.i(\PC0|reg0|Q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[22]~output .bus_hold = "false";
defparam \ADDR_OUT[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \ADDR_OUT[23]~output (
	.i(\PC0|reg0|Q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[23]~output .bus_hold = "false";
defparam \ADDR_OUT[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \ADDR_OUT[24]~output (
	.i(\PC0|reg0|Q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[24]~output .bus_hold = "false";
defparam \ADDR_OUT[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \ADDR_OUT[25]~output (
	.i(\PC0|reg0|Q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[25]~output .bus_hold = "false";
defparam \ADDR_OUT[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \ADDR_OUT[26]~output (
	.i(\PC0|reg0|Q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[26]~output .bus_hold = "false";
defparam \ADDR_OUT[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \ADDR_OUT[27]~output (
	.i(\PC0|reg0|Q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[27]~output .bus_hold = "false";
defparam \ADDR_OUT[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \ADDR_OUT[28]~output (
	.i(\PC0|reg0|Q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[28]~output .bus_hold = "false";
defparam \ADDR_OUT[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \ADDR_OUT[29]~output (
	.i(\PC0|reg0|Q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[29]~output .bus_hold = "false";
defparam \ADDR_OUT[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \ADDR_OUT[30]~output (
	.i(\PC0|reg0|Q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[30]~output .bus_hold = "false";
defparam \ADDR_OUT[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \ADDR_OUT[31]~output (
	.i(\PC0|reg0|Q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[31]~output .bus_hold = "false";
defparam \ADDR_OUT[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \DATA_BUS[0]~output (
	.i(\DATA_MUX0|Mux31~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[0]~output .bus_hold = "false";
defparam \DATA_BUS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \DATA_BUS[1]~output (
	.i(\DATA_MUX0|Mux30~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[1]~output .bus_hold = "false";
defparam \DATA_BUS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \DATA_BUS[2]~output (
	.i(\DATA_MUX0|Mux29~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[2]~output .bus_hold = "false";
defparam \DATA_BUS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \DATA_BUS[3]~output (
	.i(\DATA_MUX0|Mux28~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[3]~output .bus_hold = "false";
defparam \DATA_BUS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \DATA_BUS[4]~output (
	.i(\DATA_MUX0|Mux27~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[4]~output .bus_hold = "false";
defparam \DATA_BUS[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \DATA_BUS[5]~output (
	.i(\DATA_MUX0|Mux26~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[5]~output .bus_hold = "false";
defparam \DATA_BUS[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \DATA_BUS[6]~output (
	.i(\DATA_MUX0|Mux25~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[6]~output .bus_hold = "false";
defparam \DATA_BUS[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \DATA_BUS[7]~output (
	.i(\DATA_MUX0|Mux24~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[7]~output .bus_hold = "false";
defparam \DATA_BUS[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \DATA_BUS[8]~output (
	.i(\DATA_MUX0|Mux23~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[8]~output .bus_hold = "false";
defparam \DATA_BUS[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \DATA_BUS[9]~output (
	.i(\DATA_MUX0|Mux22~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[9]~output .bus_hold = "false";
defparam \DATA_BUS[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N9
cycloneive_io_obuf \DATA_BUS[10]~output (
	.i(\DATA_MUX0|Mux21~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[10]~output .bus_hold = "false";
defparam \DATA_BUS[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \DATA_BUS[11]~output (
	.i(\DATA_MUX0|Mux20~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[11]~output .bus_hold = "false";
defparam \DATA_BUS[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y7_N16
cycloneive_io_obuf \DATA_BUS[12]~output (
	.i(\DATA_MUX0|Mux19~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[12]~output .bus_hold = "false";
defparam \DATA_BUS[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \DATA_BUS[13]~output (
	.i(\DATA_MUX0|Mux18~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[13]~output .bus_hold = "false";
defparam \DATA_BUS[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \DATA_BUS[14]~output (
	.i(\DATA_MUX0|Mux17~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[14]~output .bus_hold = "false";
defparam \DATA_BUS[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \DATA_BUS[15]~output (
	.i(\DATA_MUX0|Mux16~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[15]~output .bus_hold = "false";
defparam \DATA_BUS[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \DATA_BUS[16]~output (
	.i(\DATA_MUX0|Mux15~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[16]~output .bus_hold = "false";
defparam \DATA_BUS[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \DATA_BUS[17]~output (
	.i(\DATA_MUX0|Mux14~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[17]~output .bus_hold = "false";
defparam \DATA_BUS[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \DATA_BUS[18]~output (
	.i(\DATA_MUX0|Mux13~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[18]~output .bus_hold = "false";
defparam \DATA_BUS[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \DATA_BUS[19]~output (
	.i(\DATA_MUX0|Mux12~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[19]~output .bus_hold = "false";
defparam \DATA_BUS[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \DATA_BUS[20]~output (
	.i(\DATA_MUX0|Mux11~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[20]~output .bus_hold = "false";
defparam \DATA_BUS[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \DATA_BUS[21]~output (
	.i(\DATA_MUX0|Mux10~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[21]~output .bus_hold = "false";
defparam \DATA_BUS[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \DATA_BUS[22]~output (
	.i(\DATA_MUX0|Mux9~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[22]~output .bus_hold = "false";
defparam \DATA_BUS[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \DATA_BUS[23]~output (
	.i(\DATA_MUX0|Mux8~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[23]~output .bus_hold = "false";
defparam \DATA_BUS[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \DATA_BUS[24]~output (
	.i(\DATA_MUX0|Mux7~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[24]~output .bus_hold = "false";
defparam \DATA_BUS[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N2
cycloneive_io_obuf \DATA_BUS[25]~output (
	.i(\DATA_MUX0|Mux6~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[25]~output .bus_hold = "false";
defparam \DATA_BUS[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \DATA_BUS[26]~output (
	.i(\DATA_MUX0|Mux5~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[26]~output .bus_hold = "false";
defparam \DATA_BUS[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \DATA_BUS[27]~output (
	.i(\DATA_MUX0|Mux4~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[27]~output .bus_hold = "false";
defparam \DATA_BUS[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \DATA_BUS[28]~output (
	.i(\DATA_MUX0|Mux3~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[28]~output .bus_hold = "false";
defparam \DATA_BUS[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \DATA_BUS[29]~output (
	.i(\DATA_MUX0|Mux2~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[29]~output .bus_hold = "false";
defparam \DATA_BUS[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N2
cycloneive_io_obuf \DATA_BUS[30]~output (
	.i(\DATA_MUX0|Mux1~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[30]~output .bus_hold = "false";
defparam \DATA_BUS[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \DATA_BUS[31]~output (
	.i(\DATA_MUX0|Mux0~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_BUS[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_BUS[31]~output .bus_hold = "false";
defparam \DATA_BUS[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \MEM_OUT[0]~output (
	.i(\Data_Mem0|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[0]~output .bus_hold = "false";
defparam \MEM_OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \MEM_OUT[1]~output (
	.i(\Data_Mem0|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[1]~output .bus_hold = "false";
defparam \MEM_OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \MEM_OUT[2]~output (
	.i(\Data_Mem0|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[2]~output .bus_hold = "false";
defparam \MEM_OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \MEM_OUT[3]~output (
	.i(\Data_Mem0|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[3]~output .bus_hold = "false";
defparam \MEM_OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \MEM_OUT[4]~output (
	.i(\Data_Mem0|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[4]~output .bus_hold = "false";
defparam \MEM_OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \MEM_OUT[5]~output (
	.i(\Data_Mem0|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[5]~output .bus_hold = "false";
defparam \MEM_OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \MEM_OUT[6]~output (
	.i(\Data_Mem0|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[6]~output .bus_hold = "false";
defparam \MEM_OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y9_N23
cycloneive_io_obuf \MEM_OUT[7]~output (
	.i(\Data_Mem0|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[7]~output .bus_hold = "false";
defparam \MEM_OUT[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \MEM_OUT[8]~output (
	.i(\Data_Mem0|data_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[8]~output .bus_hold = "false";
defparam \MEM_OUT[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \MEM_OUT[9]~output (
	.i(\Data_Mem0|data_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[9]~output .bus_hold = "false";
defparam \MEM_OUT[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \MEM_OUT[10]~output (
	.i(\Data_Mem0|data_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[10]~output .bus_hold = "false";
defparam \MEM_OUT[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \MEM_OUT[11]~output (
	.i(\Data_Mem0|data_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[11]~output .bus_hold = "false";
defparam \MEM_OUT[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \MEM_OUT[12]~output (
	.i(\Data_Mem0|data_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[12]~output .bus_hold = "false";
defparam \MEM_OUT[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \MEM_OUT[13]~output (
	.i(\Data_Mem0|data_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[13]~output .bus_hold = "false";
defparam \MEM_OUT[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \MEM_OUT[14]~output (
	.i(\Data_Mem0|data_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[14]~output .bus_hold = "false";
defparam \MEM_OUT[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \MEM_OUT[15]~output (
	.i(\Data_Mem0|data_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[15]~output .bus_hold = "false";
defparam \MEM_OUT[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \MEM_OUT[16]~output (
	.i(\Data_Mem0|data_out [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[16]~output .bus_hold = "false";
defparam \MEM_OUT[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N2
cycloneive_io_obuf \MEM_OUT[17]~output (
	.i(\Data_Mem0|data_out [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[17]~output .bus_hold = "false";
defparam \MEM_OUT[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \MEM_OUT[18]~output (
	.i(\Data_Mem0|data_out [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[18]~output .bus_hold = "false";
defparam \MEM_OUT[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \MEM_OUT[19]~output (
	.i(\Data_Mem0|data_out [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[19]~output .bus_hold = "false";
defparam \MEM_OUT[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \MEM_OUT[20]~output (
	.i(\Data_Mem0|data_out [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[20]~output .bus_hold = "false";
defparam \MEM_OUT[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \MEM_OUT[21]~output (
	.i(\Data_Mem0|data_out [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[21]~output .bus_hold = "false";
defparam \MEM_OUT[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \MEM_OUT[22]~output (
	.i(\Data_Mem0|data_out [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[22]~output .bus_hold = "false";
defparam \MEM_OUT[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \MEM_OUT[23]~output (
	.i(\Data_Mem0|data_out [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[23]~output .bus_hold = "false";
defparam \MEM_OUT[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \MEM_OUT[24]~output (
	.i(\Data_Mem0|data_out [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[24]~output .bus_hold = "false";
defparam \MEM_OUT[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \MEM_OUT[25]~output (
	.i(\Data_Mem0|data_out [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[25]~output .bus_hold = "false";
defparam \MEM_OUT[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \MEM_OUT[26]~output (
	.i(\Data_Mem0|data_out [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[26]~output .bus_hold = "false";
defparam \MEM_OUT[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \MEM_OUT[27]~output (
	.i(\Data_Mem0|data_out [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[27]~output .bus_hold = "false";
defparam \MEM_OUT[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \MEM_OUT[28]~output (
	.i(\Data_Mem0|data_out [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[28]~output .bus_hold = "false";
defparam \MEM_OUT[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \MEM_OUT[29]~output (
	.i(\Data_Mem0|data_out [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[29]~output .bus_hold = "false";
defparam \MEM_OUT[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \MEM_OUT[30]~output (
	.i(\Data_Mem0|data_out [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[30]~output .bus_hold = "false";
defparam \MEM_OUT[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \MEM_OUT[31]~output (
	.i(\Data_Mem0|data_out [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[31]~output .bus_hold = "false";
defparam \MEM_OUT[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \MEM_IN[0]~output (
	.i(\Reg_Mux0|f[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[0]~output .bus_hold = "false";
defparam \MEM_IN[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \MEM_IN[1]~output (
	.i(\Reg_Mux0|f[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[1]~output .bus_hold = "false";
defparam \MEM_IN[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \MEM_IN[2]~output (
	.i(\Reg_Mux0|f[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[2]~output .bus_hold = "false";
defparam \MEM_IN[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \MEM_IN[3]~output (
	.i(\Reg_Mux0|f[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[3]~output .bus_hold = "false";
defparam \MEM_IN[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \MEM_IN[4]~output (
	.i(\Reg_Mux0|f[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[4]~output .bus_hold = "false";
defparam \MEM_IN[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \MEM_IN[5]~output (
	.i(\Reg_Mux0|f[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[5]~output .bus_hold = "false";
defparam \MEM_IN[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \MEM_IN[6]~output (
	.i(\Reg_Mux0|f[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[6]~output .bus_hold = "false";
defparam \MEM_IN[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \MEM_IN[7]~output (
	.i(\Reg_Mux0|f[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[7]~output .bus_hold = "false";
defparam \MEM_IN[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \MEM_IN[8]~output (
	.i(\Reg_Mux0|f[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[8]~output .bus_hold = "false";
defparam \MEM_IN[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \MEM_IN[9]~output (
	.i(\Reg_Mux0|f[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[9]~output .bus_hold = "false";
defparam \MEM_IN[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \MEM_IN[10]~output (
	.i(\Reg_Mux0|f[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[10]~output .bus_hold = "false";
defparam \MEM_IN[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \MEM_IN[11]~output (
	.i(\Reg_Mux0|f[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[11]~output .bus_hold = "false";
defparam \MEM_IN[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \MEM_IN[12]~output (
	.i(\Reg_Mux0|f[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[12]~output .bus_hold = "false";
defparam \MEM_IN[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \MEM_IN[13]~output (
	.i(\Reg_Mux0|f[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[13]~output .bus_hold = "false";
defparam \MEM_IN[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \MEM_IN[14]~output (
	.i(\Reg_Mux0|f[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[14]~output .bus_hold = "false";
defparam \MEM_IN[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \MEM_IN[15]~output (
	.i(\Reg_Mux0|f[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[15]~output .bus_hold = "false";
defparam \MEM_IN[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \MEM_IN[16]~output (
	.i(\Reg_Mux0|f[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[16]~output .bus_hold = "false";
defparam \MEM_IN[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \MEM_IN[17]~output (
	.i(\Reg_Mux0|f[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[17]~output .bus_hold = "false";
defparam \MEM_IN[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \MEM_IN[18]~output (
	.i(\Reg_Mux0|f[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[18]~output .bus_hold = "false";
defparam \MEM_IN[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N9
cycloneive_io_obuf \MEM_IN[19]~output (
	.i(\Reg_Mux0|f[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[19]~output .bus_hold = "false";
defparam \MEM_IN[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \MEM_IN[20]~output (
	.i(\Reg_Mux0|f[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[20]~output .bus_hold = "false";
defparam \MEM_IN[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \MEM_IN[21]~output (
	.i(\Reg_Mux0|f[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[21]~output .bus_hold = "false";
defparam \MEM_IN[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \MEM_IN[22]~output (
	.i(\Reg_Mux0|f[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[22]~output .bus_hold = "false";
defparam \MEM_IN[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N9
cycloneive_io_obuf \MEM_IN[23]~output (
	.i(\Reg_Mux0|f[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[23]~output .bus_hold = "false";
defparam \MEM_IN[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \MEM_IN[24]~output (
	.i(\Reg_Mux0|f[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[24]~output .bus_hold = "false";
defparam \MEM_IN[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \MEM_IN[25]~output (
	.i(\Reg_Mux0|f[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[25]~output .bus_hold = "false";
defparam \MEM_IN[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \MEM_IN[26]~output (
	.i(\Reg_Mux0|f[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[26]~output .bus_hold = "false";
defparam \MEM_IN[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \MEM_IN[27]~output (
	.i(\Reg_Mux0|f[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[27]~output .bus_hold = "false";
defparam \MEM_IN[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \MEM_IN[28]~output (
	.i(\Reg_Mux0|f[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[28]~output .bus_hold = "false";
defparam \MEM_IN[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \MEM_IN[29]~output (
	.i(\Reg_Mux0|f[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[29]~output .bus_hold = "false";
defparam \MEM_IN[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \MEM_IN[30]~output (
	.i(\Reg_Mux0|f[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[30]~output .bus_hold = "false";
defparam \MEM_IN[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \MEM_IN[31]~output (
	.i(\Reg_Mux0|f[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[31]~output .bus_hold = "false";
defparam \MEM_IN[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \MEM_ADDR[0]~output (
	.i(\IR|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_ADDR[0]~output .bus_hold = "false";
defparam \MEM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \MEM_ADDR[1]~output (
	.i(\IR|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_ADDR[1]~output .bus_hold = "false";
defparam \MEM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \MEM_ADDR[2]~output (
	.i(\IR|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_ADDR[2]~output .bus_hold = "false";
defparam \MEM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \MEM_ADDR[3]~output (
	.i(\IR|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_ADDR[3]~output .bus_hold = "false";
defparam \MEM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \MEM_ADDR[4]~output (
	.i(\IR|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_ADDR[4]~output .bus_hold = "false";
defparam \MEM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \MEM_ADDR[5]~output (
	.i(\IR|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_ADDR[5]~output .bus_hold = "false";
defparam \MEM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \MEM_ADDR[6]~output (
	.i(\IR|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_ADDR[6]~output .bus_hold = "false";
defparam \MEM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \MEM_ADDR[7]~output (
	.i(\IR|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_ADDR[7]~output .bus_hold = "false";
defparam \MEM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y46_N1
cycloneive_io_ibuf \A_MUX~input (
	.i(A_MUX),
	.ibar(gnd),
	.o(\A_MUX~input_o ));
// synopsys translate_off
defparam \A_MUX~input .bus_hold = "false";
defparam \A_MUX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N8
cycloneive_io_ibuf \DATA_MUX[0]~input (
	.i(DATA_MUX[0]),
	.ibar(gnd),
	.o(\DATA_MUX[0]~input_o ));
// synopsys translate_off
defparam \DATA_MUX[0]~input .bus_hold = "false";
defparam \DATA_MUX[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N8
cycloneive_io_ibuf \DATA_MUX[1]~input (
	.i(DATA_MUX[1]),
	.ibar(gnd),
	.o(\DATA_MUX[1]~input_o ));
// synopsys translate_off
defparam \DATA_MUX[1]~input .bus_hold = "false";
defparam \DATA_MUX[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N26
cycloneive_lcell_comb \DATA_MUX0|Mux31~2 (
// Equation(s):
// \DATA_MUX0|Mux31~2_combout  = (!\DATA_MUX[0]~input_o  & \DATA_MUX[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DATA_MUX[0]~input_o ),
	.datad(\DATA_MUX[1]~input_o ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux31~2 .lut_mask = 16'h0F00;
defparam \DATA_MUX0|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X87_Y0_N15
cycloneive_io_ibuf \ALU_Op[1]~input (
	.i(ALU_Op[1]),
	.ibar(gnd),
	.o(\ALU_Op[1]~input_o ));
// synopsys translate_off
defparam \ALU_Op[1]~input .bus_hold = "false";
defparam \ALU_Op[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N1
cycloneive_io_ibuf \IM_MUX1~input (
	.i(IM_MUX1),
	.ibar(gnd),
	.o(\IM_MUX1~input_o ));
// synopsys translate_off
defparam \IM_MUX1~input .bus_hold = "false";
defparam \IM_MUX1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N16
cycloneive_lcell_comb \IM_MUX1a|f[0]~0 (
// Equation(s):
// \IM_MUX1a|f[0]~0_combout  = (!\IM_MUX1~input_o  & \Reg_A|Q [0])

	.dataa(\IM_MUX1~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reg_A|Q [0]),
	.cin(gnd),
	.combout(\IM_MUX1a|f[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[0]~0 .lut_mask = 16'h5500;
defparam \IM_MUX1a|f[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y47_N22
cycloneive_io_ibuf \ALU_Op[2]~input (
	.i(ALU_Op[2]),
	.ibar(gnd),
	.o(\ALU_Op[2]~input_o ));
// synopsys translate_off
defparam \ALU_Op[2]~input .bus_hold = "false";
defparam \ALU_Op[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N15
cycloneive_io_ibuf \IM_MUX2[0]~input (
	.i(IM_MUX2[0]),
	.ibar(gnd),
	.o(\IM_MUX2[0]~input_o ));
// synopsys translate_off
defparam \IM_MUX2[0]~input .bus_hold = "false";
defparam \IM_MUX2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N1
cycloneive_io_ibuf \IM_MUX2[1]~input (
	.i(IM_MUX2[1]),
	.ibar(gnd),
	.o(\IM_MUX2[1]~input_o ));
// synopsys translate_off
defparam \IM_MUX2[1]~input .bus_hold = "false";
defparam \IM_MUX2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y45_N15
cycloneive_io_ibuf \B_MUX~input (
	.i(B_MUX),
	.ibar(gnd),
	.o(\B_MUX~input_o ));
// synopsys translate_off
defparam \B_MUX~input .bus_hold = "false";
defparam \B_MUX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N22
cycloneive_io_ibuf \ClrIR~input (
	.i(ClrIR),
	.ibar(gnd),
	.o(\ClrIR~input_o ));
// synopsys translate_off
defparam \ClrIR~input .bus_hold = "false";
defparam \ClrIR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \ClrIR~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ClrIR~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ClrIR~inputclkctrl_outclk ));
// synopsys translate_off
defparam \ClrIR~inputclkctrl .clock_type = "global clock";
defparam \ClrIR~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y45_N22
cycloneive_io_ibuf \Ld_IR~input (
	.i(Ld_IR),
	.ibar(gnd),
	.o(\Ld_IR~input_o ));
// synopsys translate_off
defparam \Ld_IR~input .bus_hold = "false";
defparam \Ld_IR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y40_N25
dffeas \IR|Q[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_MUX0|Mux31~8_combout ),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[0] .is_wysiwyg = "true";
defparam \IR|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N14
cycloneive_lcell_comb \B_Mux0|f[0]~24 (
// Equation(s):
// \B_Mux0|f[0]~24_combout  = (\B_MUX~input_o  & ((\IR|Q [0]))) # (!\B_MUX~input_o  & (\DATA_MUX0|Mux31~8_combout ))

	.dataa(gnd),
	.datab(\B_MUX~input_o ),
	.datac(\DATA_MUX0|Mux31~8_combout ),
	.datad(\IR|Q [0]),
	.cin(gnd),
	.combout(\B_Mux0|f[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[0]~24 .lut_mask = 16'hFC30;
defparam \B_Mux0|f[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
cycloneive_io_ibuf \Clr_B~input (
	.i(Clr_B),
	.ibar(gnd),
	.o(\Clr_B~input_o ));
// synopsys translate_off
defparam \Clr_B~input .bus_hold = "false";
defparam \Clr_B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \Clr_B~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clr_B~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clr_B~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clr_B~inputclkctrl .clock_type = "global clock";
defparam \Clr_B~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y46_N8
cycloneive_io_ibuf \Ld_B~input (
	.i(Ld_B),
	.ibar(gnd),
	.o(\Ld_B~input_o ));
// synopsys translate_off
defparam \Ld_B~input .bus_hold = "false";
defparam \Ld_B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y40_N15
dffeas \Reg_B|Q[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[0]~24_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[0] .is_wysiwyg = "true";
defparam \Reg_B|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N18
cycloneive_lcell_comb \DATA_MUX0|Mux31~3 (
// Equation(s):
// \DATA_MUX0|Mux31~3_combout  = (\IM_MUX2[0]~input_o  & (!\IM_MUX2[1]~input_o  & ((\IR|Q [0])))) # (!\IM_MUX2[0]~input_o  & ((\IM_MUX2[1]~input_o ) # ((\Reg_B|Q [0]))))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\Reg_B|Q [0]),
	.datad(\IR|Q [0]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux31~3 .lut_mask = 16'h7654;
defparam \DATA_MUX0|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N4
cycloneive_lcell_comb \DATA_MUX0|Mux31~4 (
// Equation(s):
// \DATA_MUX0|Mux31~4_combout  = (\ALU_Op[1]~input_o  & (\IM_MUX1a|f[0]~0_combout  $ (((\DATA_MUX0|Mux31~3_combout ))))) # (!\ALU_Op[1]~input_o  & (\IM_MUX1a|f[0]~0_combout  & (!\ALU_Op[2]~input_o  & \DATA_MUX0|Mux31~3_combout )))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\IM_MUX1a|f[0]~0_combout ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\DATA_MUX0|Mux31~3_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux31~4 .lut_mask = 16'h2688;
defparam \DATA_MUX0|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \ALU_Op[0]~input (
	.i(ALU_Op[0]),
	.ibar(gnd),
	.o(\ALU_Op[0]~input_o ));
// synopsys translate_off
defparam \ALU_Op[0]~input .bus_hold = "false";
defparam \ALU_Op[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N30
cycloneive_lcell_comb \DATA_MUX0|Mux7~3 (
// Equation(s):
// \DATA_MUX0|Mux7~3_combout  = (\DATA_MUX[0]~input_o  & \DATA_MUX[1]~input_o )

	.dataa(\DATA_MUX[0]~input_o ),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux7~3 .lut_mask = 16'h8888;
defparam \DATA_MUX0|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y8_N22
cycloneive_io_ibuf \DATA_IN[1]~input (
	.i(DATA_IN[1]),
	.ibar(gnd),
	.o(\DATA_IN[1]~input_o ));
// synopsys translate_off
defparam \DATA_IN[1]~input .bus_hold = "false";
defparam \DATA_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N22
cycloneive_lcell_comb \DATA_MUX0|Mux7~2 (
// Equation(s):
// \DATA_MUX0|Mux7~2_combout  = (\DATA_MUX[1]~input_o  & ((\ALU_Op[2]~input_o ))) # (!\DATA_MUX[1]~input_o  & (\DATA_MUX[0]~input_o ))

	.dataa(gnd),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX[0]~input_o ),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux7~2 .lut_mask = 16'hFC30;
defparam \DATA_MUX0|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N6
cycloneive_lcell_comb \IM_MUX1a|f[1]~1 (
// Equation(s):
// \IM_MUX1a|f[1]~1_combout  = (!\IM_MUX1~input_o  & \Reg_A|Q [1])

	.dataa(gnd),
	.datab(\IM_MUX1~input_o ),
	.datac(gnd),
	.datad(\Reg_A|Q [1]),
	.cin(gnd),
	.combout(\IM_MUX1a|f[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[1]~1 .lut_mask = 16'h3300;
defparam \IM_MUX1a|f[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \mClk~input (
	.i(mClk),
	.ibar(gnd),
	.o(\mClk~input_o ));
// synopsys translate_off
defparam \mClk~input .bus_hold = "false";
defparam \mClk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \mClk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\mClk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mClk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \mClk~inputclkctrl .clock_type = "global clock";
defparam \mClk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N22
cycloneive_io_ibuf \EN~input (
	.i(EN),
	.ibar(gnd),
	.o(\EN~input_o ));
// synopsys translate_off
defparam \EN~input .bus_hold = "false";
defparam \EN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N22
cycloneive_io_ibuf \WEN~input (
	.i(WEN),
	.ibar(gnd),
	.o(\WEN~input_o ));
// synopsys translate_off
defparam \WEN~input .bus_hold = "false";
defparam \WEN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N14
cycloneive_lcell_comb \Data_Mem0|DATAMEM~74 (
// Equation(s):
// \Data_Mem0|DATAMEM~74_combout  = (\EN~input_o  & \WEN~input_o )

	.dataa(gnd),
	.datab(\EN~input_o ),
	.datac(gnd),
	.datad(\WEN~input_o ),
	.cin(gnd),
	.combout(\Data_Mem0|DATAMEM~74_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~74 .lut_mask = 16'hCC00;
defparam \Data_Mem0|DATAMEM~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N8
cycloneive_io_ibuf \REG_MUX~input (
	.i(REG_MUX),
	.ibar(gnd),
	.o(\REG_MUX~input_o ));
// synopsys translate_off
defparam \REG_MUX~input .bus_hold = "false";
defparam \REG_MUX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N2
cycloneive_lcell_comb \Reg_Mux0|f[0]~0 (
// Equation(s):
// \Reg_Mux0|f[0]~0_combout  = (\REG_MUX~input_o  & ((\Reg_B|Q [0]))) # (!\REG_MUX~input_o  & (\Reg_A|Q [0]))

	.dataa(\REG_MUX~input_o ),
	.datab(\Reg_A|Q [0]),
	.datac(gnd),
	.datad(\Reg_B|Q [0]),
	.cin(gnd),
	.combout(\Reg_Mux0|f[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[0]~0 .lut_mask = 16'hEE44;
defparam \Reg_Mux0|f[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N15
cycloneive_io_ibuf \DATA_IN[3]~input (
	.i(DATA_IN[3]),
	.ibar(gnd),
	.o(\DATA_IN[3]~input_o ));
// synopsys translate_off
defparam \DATA_IN[3]~input .bus_hold = "false";
defparam \DATA_IN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N28
cycloneive_lcell_comb \B_Mux0|f[4]~30 (
// Equation(s):
// \B_Mux0|f[4]~30_combout  = (\B_MUX~input_o  & (((\IR|Q [4])))) # (!\B_MUX~input_o  & (!\DATA_MUX0|Mux7~3_combout  & ((\DATA_MUX0|Mux27~6_combout ))))

	.dataa(\DATA_MUX0|Mux7~3_combout ),
	.datab(\B_MUX~input_o ),
	.datac(\IR|Q [4]),
	.datad(\DATA_MUX0|Mux27~6_combout ),
	.cin(gnd),
	.combout(\B_Mux0|f[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[4]~30 .lut_mask = 16'hD1C0;
defparam \B_Mux0|f[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y43_N29
dffeas \Reg_B|Q[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[4]~30_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[4] .is_wysiwyg = "true";
defparam \Reg_B|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N24
cycloneive_lcell_comb \IM_MUX2a|Mux27~0 (
// Equation(s):
// \IM_MUX2a|Mux27~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & (\IR|Q [4])) # (!\IM_MUX2[0]~input_o  & ((\Reg_B|Q [4])))))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\IR|Q [4]),
	.datad(\Reg_B|Q [4]),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux27~0 .lut_mask = 16'h3120;
defparam \IM_MUX2a|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N8
cycloneive_lcell_comb \A_Mux0|f[3]~29 (
// Equation(s):
// \A_Mux0|f[3]~29_combout  = (\A_MUX~input_o  & (\IR|Q [3])) # (!\A_MUX~input_o  & (((!\DATA_MUX0|Mux7~3_combout  & \DATA_MUX0|Mux28~7_combout ))))

	.dataa(\A_MUX~input_o ),
	.datab(\IR|Q [3]),
	.datac(\DATA_MUX0|Mux7~3_combout ),
	.datad(\DATA_MUX0|Mux28~7_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[3]~29 .lut_mask = 16'h8D88;
defparam \A_Mux0|f[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
cycloneive_io_ibuf \Clr_A~input (
	.i(Clr_A),
	.ibar(gnd),
	.o(\Clr_A~input_o ));
// synopsys translate_off
defparam \Clr_A~input .bus_hold = "false";
defparam \Clr_A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \Clr_A~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clr_A~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clr_A~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clr_A~inputclkctrl .clock_type = "global clock";
defparam \Clr_A~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N22
cycloneive_io_ibuf \Ld_A~input (
	.i(Ld_A),
	.ibar(gnd),
	.o(\Ld_A~input_o ));
// synopsys translate_off
defparam \Ld_A~input .bus_hold = "false";
defparam \Ld_A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y42_N9
dffeas \Reg_A|Q[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[3] .is_wysiwyg = "true";
defparam \Reg_A|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N2
cycloneive_lcell_comb \ALU0|sub0|stage0|stage0|stage3|Cout~0 (
// Equation(s):
// \ALU0|sub0|stage0|stage0|stage3|Cout~0_combout  = (\ALU_Op[2]~input_o  & (((!\IM_MUX1~input_o  & \Reg_A|Q [3])) # (!\IM_MUX2a|Mux28~0_combout ))) # (!\ALU_Op[2]~input_o  & (!\IM_MUX1~input_o  & (\Reg_A|Q [3] & !\IM_MUX2a|Mux28~0_combout )))

	.dataa(\IM_MUX1~input_o ),
	.datab(\ALU_Op[2]~input_o ),
	.datac(\Reg_A|Q [3]),
	.datad(\IM_MUX2a|Mux28~0_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage0|stage0|stage3|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage0|stage0|stage3|Cout~0 .lut_mask = 16'h40DC;
defparam \ALU0|sub0|stage0|stage0|stage3|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N18
cycloneive_lcell_comb \ALU0|sub0|stage0|stage1|stage0|s (
// Equation(s):
// \ALU0|sub0|stage0|stage1|stage0|s~combout  = \IM_MUX2a|Mux27~0_combout  $ (\ALU0|sub0|stage0|stage0|stage3|Cout~0_combout  $ (((\Reg_A|Q [4] & !\IM_MUX1~input_o ))))

	.dataa(\Reg_A|Q [4]),
	.datab(\IM_MUX2a|Mux27~0_combout ),
	.datac(\IM_MUX1~input_o ),
	.datad(\ALU0|sub0|stage0|stage0|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage0|stage1|stage0|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage0|stage1|stage0|s .lut_mask = 16'h39C6;
defparam \ALU0|sub0|stage0|stage1|stage0|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N16
cycloneive_lcell_comb \Data_Mem0|data_out[2]~0 (
// Equation(s):
// \Data_Mem0|data_out[2]~0_combout  = (\WEN~input_o ) # (!\EN~input_o )

	.dataa(gnd),
	.datab(\EN~input_o ),
	.datac(gnd),
	.datad(\WEN~input_o ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out[2]~0 .lut_mask = 16'hFF33;
defparam \Data_Mem0|data_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N16
cycloneive_lcell_comb \Data_Mem0|DATAMEM~41feeder (
// Equation(s):
// \Data_Mem0|DATAMEM~41feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem0|DATAMEM~41feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~41feeder .lut_mask = 16'hFFFF;
defparam \Data_Mem0|DATAMEM~41feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y43_N17
dffeas \Data_Mem0|DATAMEM~41 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Data_Mem0|DATAMEM~41feeder_combout ),
	.asdata(vcc),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~41 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~41 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N1
cycloneive_io_ibuf \DATA_IN[8]~input (
	.i(DATA_IN[8]),
	.ibar(gnd),
	.o(\DATA_IN[8]~input_o ));
// synopsys translate_off
defparam \DATA_IN[8]~input .bus_hold = "false";
defparam \DATA_IN[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \DATA_IN[9]~input (
	.i(DATA_IN[9]),
	.ibar(gnd),
	.o(\DATA_IN[9]~input_o ));
// synopsys translate_off
defparam \DATA_IN[9]~input .bus_hold = "false";
defparam \DATA_IN[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N20
cycloneive_lcell_comb \B_Mux0|f[9]~35 (
// Equation(s):
// \B_Mux0|f[9]~35_combout  = (\B_MUX~input_o  & (\IR|Q [9])) # (!\B_MUX~input_o  & (((!\DATA_MUX0|Mux7~3_combout  & \DATA_MUX0|Mux22~12_combout ))))

	.dataa(\IR|Q [9]),
	.datab(\DATA_MUX0|Mux7~3_combout ),
	.datac(\B_MUX~input_o ),
	.datad(\DATA_MUX0|Mux22~12_combout ),
	.cin(gnd),
	.combout(\B_Mux0|f[9]~35_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[9]~35 .lut_mask = 16'hA3A0;
defparam \B_Mux0|f[9]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N21
dffeas \Reg_B|Q[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[9]~35_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[9] .is_wysiwyg = "true";
defparam \Reg_B|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N12
cycloneive_lcell_comb \DATA_MUX0|Mux22~4 (
// Equation(s):
// \DATA_MUX0|Mux22~4_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & ((\IR|Q [9]))) # (!\IM_MUX2[0]~input_o  & (\Reg_B|Q [9]))))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\Reg_B|Q [9]),
	.datac(\IM_MUX2[1]~input_o ),
	.datad(\IR|Q [9]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux22~4 .lut_mask = 16'h0E04;
defparam \DATA_MUX0|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N15
cycloneive_io_ibuf \DATA_IN[10]~input (
	.i(DATA_IN[10]),
	.ibar(gnd),
	.o(\DATA_IN[10]~input_o ));
// synopsys translate_off
defparam \DATA_IN[10]~input .bus_hold = "false";
defparam \DATA_IN[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N16
cycloneive_lcell_comb \B_Mux0|f[7]~33 (
// Equation(s):
// \B_Mux0|f[7]~33_combout  = (\B_MUX~input_o  & (((\IR|Q [7])))) # (!\B_MUX~input_o  & (!\DATA_MUX0|Mux7~3_combout  & ((\DATA_MUX0|Mux24~9_combout ))))

	.dataa(\DATA_MUX0|Mux7~3_combout ),
	.datab(\IR|Q [7]),
	.datac(\B_MUX~input_o ),
	.datad(\DATA_MUX0|Mux24~9_combout ),
	.cin(gnd),
	.combout(\B_Mux0|f[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[7]~33 .lut_mask = 16'hC5C0;
defparam \B_Mux0|f[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y42_N17
dffeas \Reg_B|Q[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[7]~33_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[7] .is_wysiwyg = "true";
defparam \Reg_B|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N20
cycloneive_lcell_comb \IM_MUX2a|Mux24~0 (
// Equation(s):
// \IM_MUX2a|Mux24~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & ((\IR|Q [7]))) # (!\IM_MUX2[0]~input_o  & (\Reg_B|Q [7]))))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\Reg_B|Q [7]),
	.datad(\IR|Q [7]),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux24~0 .lut_mask = 16'h3210;
defparam \IM_MUX2a|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N12
cycloneive_lcell_comb \ALU0|add0|stage0|stage0|stage3|Cout~0 (
// Equation(s):
// \ALU0|add0|stage0|stage0|stage3|Cout~0_combout  = (\ALU_Op[2]~input_o  & ((\IM_MUX2a|Mux28~0_combout ) # ((!\IM_MUX1~input_o  & \Reg_A|Q [3])))) # (!\ALU_Op[2]~input_o  & (!\IM_MUX1~input_o  & (\Reg_A|Q [3] & \IM_MUX2a|Mux28~0_combout )))

	.dataa(\IM_MUX1~input_o ),
	.datab(\ALU_Op[2]~input_o ),
	.datac(\Reg_A|Q [3]),
	.datad(\IM_MUX2a|Mux28~0_combout ),
	.cin(gnd),
	.combout(\ALU0|add0|stage0|stage0|stage3|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|add0|stage0|stage0|stage3|Cout~0 .lut_mask = 16'hDC40;
defparam \ALU0|add0|stage0|stage0|stage3|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N6
cycloneive_lcell_comb \ALU0|add0|stage0|stage1|stage3|Cout~0 (
// Equation(s):
// \ALU0|add0|stage0|stage1|stage3|Cout~0_combout  = (\IM_MUX2a|Mux24~0_combout  & ((\ALU0|add0|stage0|stage0|stage3|Cout~0_combout ) # ((!\IM_MUX1~input_o  & \Reg_A|Q [7])))) # (!\IM_MUX2a|Mux24~0_combout  & (!\IM_MUX1~input_o  & (\Reg_A|Q [7] & 
// \ALU0|add0|stage0|stage0|stage3|Cout~0_combout )))

	.dataa(\IM_MUX1~input_o ),
	.datab(\IM_MUX2a|Mux24~0_combout ),
	.datac(\Reg_A|Q [7]),
	.datad(\ALU0|add0|stage0|stage0|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALU0|add0|stage0|stage1|stage3|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|add0|stage0|stage1|stage3|Cout~0 .lut_mask = 16'hDC40;
defparam \ALU0|add0|stage0|stage1|stage3|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N0
cycloneive_lcell_comb \DATA_MUX0|Mux21~7 (
// Equation(s):
// \DATA_MUX0|Mux21~7_combout  = (\ALU_Op[1]~input_o  & (\ALU0|add0|stage0|stage1|stage3|Cout~0_combout  $ (((\Reg_A|Q [10] & !\IM_MUX1~input_o ))))) # (!\ALU_Op[1]~input_o  & (\Reg_A|Q [10] & (!\IM_MUX1~input_o )))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\Reg_A|Q [10]),
	.datac(\IM_MUX1~input_o ),
	.datad(\ALU0|add0|stage0|stage1|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux21~7 .lut_mask = 16'hA60C;
defparam \DATA_MUX0|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N28
cycloneive_lcell_comb \B_Mux0|f[11]~37 (
// Equation(s):
// \B_Mux0|f[11]~37_combout  = (\B_MUX~input_o  & (\IR|Q [11])) # (!\B_MUX~input_o  & (((!\DATA_MUX0|Mux7~3_combout  & \DATA_MUX0|Mux20~9_combout ))))

	.dataa(\IR|Q [11]),
	.datab(\B_MUX~input_o ),
	.datac(\DATA_MUX0|Mux7~3_combout ),
	.datad(\DATA_MUX0|Mux20~9_combout ),
	.cin(gnd),
	.combout(\B_Mux0|f[11]~37_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[11]~37 .lut_mask = 16'h8B88;
defparam \B_Mux0|f[11]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y42_N29
dffeas \Reg_B|Q[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[11]~37_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[11] .is_wysiwyg = "true";
defparam \Reg_B|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N4
cycloneive_lcell_comb \IM_MUX2a|Mux20~0 (
// Equation(s):
// \IM_MUX2a|Mux20~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & (\IR|Q [11])) # (!\IM_MUX2[0]~input_o  & ((\Reg_B|Q [11])))))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\IR|Q [11]),
	.datad(\Reg_B|Q [11]),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux20~0 .lut_mask = 16'h3120;
defparam \IM_MUX2a|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y42_N22
cycloneive_lcell_comb \DATA_MUX0|Mux20~10 (
// Equation(s):
// \DATA_MUX0|Mux20~10_combout  = (\ALU_Op[1]~input_o  & (\IM_MUX2a|Mux20~0_combout  $ (((!\IM_MUX1~input_o  & \Reg_A|Q [11]))))) # (!\ALU_Op[1]~input_o  & (!\IM_MUX1~input_o  & (\Reg_A|Q [11] & \IM_MUX2a|Mux20~0_combout )))

	.dataa(\IM_MUX1~input_o ),
	.datab(\Reg_A|Q [11]),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\IM_MUX2a|Mux20~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux20~10 .lut_mask = 16'hB440;
defparam \DATA_MUX0|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N26
cycloneive_lcell_comb \DATA_MUX0|Mux20~4 (
// Equation(s):
// \DATA_MUX0|Mux20~4_combout  = (\ALU_Op[0]~input_o  & (((\ALU_Op[1]~input_o )))) # (!\ALU_Op[0]~input_o  & (\DATA_MUX0|Mux20~10_combout  $ (((\ALU0|add0|stage0|stage1|stage3|Cout~0_combout  & \ALU_Op[1]~input_o )))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\ALU0|add0|stage0|stage1|stage3|Cout~0_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\DATA_MUX0|Mux20~10_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux20~4 .lut_mask = 16'hB5E0;
defparam \DATA_MUX0|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N16
cycloneive_lcell_comb \DATA_MUX0|Mux20~5 (
// Equation(s):
// \DATA_MUX0|Mux20~5_combout  = (\ALU_Op[0]~input_o  & ((\IM_MUX2a|Mux20~0_combout ) # ((\IM_MUX1a|f[11]~11_combout  & !\DATA_MUX0|Mux20~4_combout )))) # (!\ALU_Op[0]~input_o  & (((\DATA_MUX0|Mux20~4_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\IM_MUX1a|f[11]~11_combout ),
	.datac(\DATA_MUX0|Mux20~4_combout ),
	.datad(\IM_MUX2a|Mux20~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux20~5 .lut_mask = 16'hFA58;
defparam \DATA_MUX0|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y12_N8
cycloneive_io_ibuf \DATA_IN[12]~input (
	.i(DATA_IN[12]),
	.ibar(gnd),
	.o(\DATA_IN[12]~input_o ));
// synopsys translate_off
defparam \DATA_IN[12]~input .bus_hold = "false";
defparam \DATA_IN[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N18
cycloneive_lcell_comb \ALU0|add0|stage0|stage2|stage3|Cout~0 (
// Equation(s):
// \ALU0|add0|stage0|stage2|stage3|Cout~0_combout  = (\IM_MUX2a|Mux20~0_combout  & ((\ALU0|add0|stage0|stage1|stage3|Cout~0_combout ) # ((\Reg_A|Q [11] & !\IM_MUX1~input_o )))) # (!\IM_MUX2a|Mux20~0_combout  & (\Reg_A|Q [11] & (!\IM_MUX1~input_o  & 
// \ALU0|add0|stage0|stage1|stage3|Cout~0_combout )))

	.dataa(\Reg_A|Q [11]),
	.datab(\IM_MUX1~input_o ),
	.datac(\IM_MUX2a|Mux20~0_combout ),
	.datad(\ALU0|add0|stage0|stage1|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALU0|add0|stage0|stage2|stage3|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|add0|stage0|stage2|stage3|Cout~0 .lut_mask = 16'hF220;
defparam \ALU0|add0|stage0|stage2|stage3|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N20
cycloneive_lcell_comb \DATA_MUX0|Mux19~7 (
// Equation(s):
// \DATA_MUX0|Mux19~7_combout  = (\ALU_Op[1]~input_o  & (\ALU0|add0|stage0|stage2|stage3|Cout~0_combout  $ (((\Reg_A|Q [12] & !\IM_MUX1~input_o ))))) # (!\ALU_Op[1]~input_o  & (\Reg_A|Q [12] & (!\IM_MUX1~input_o )))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\Reg_A|Q [12]),
	.datac(\IM_MUX1~input_o ),
	.datad(\ALU0|add0|stage0|stage2|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux19~7 .lut_mask = 16'hA60C;
defparam \DATA_MUX0|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N12
cycloneive_lcell_comb \DATA_MUX0|Mux19~9 (
// Equation(s):
// \DATA_MUX0|Mux19~9_combout  = (\IM_MUX2a|Mux19~0_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o  $ (\DATA_MUX0|Mux19~7_combout )))) # (!\IM_MUX2a|Mux19~0_combout  & (\DATA_MUX0|Mux19~7_combout  & (\ALU_Op[1]~input_o  $ (\ALU_Op[0]~input_o ))))

	.dataa(\IM_MUX2a|Mux19~0_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\DATA_MUX0|Mux19~7_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux19~9 .lut_mask = 16'hB6A8;
defparam \DATA_MUX0|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N22
cycloneive_lcell_comb \DATA_MUX0|Mux19~10 (
// Equation(s):
// \DATA_MUX0|Mux19~10_combout  = (\DATA_MUX[1]~input_o  & (((\DATA_MUX0|Mux7~2_combout ) # (\DATA_MUX0|Mux19~9_combout )))) # (!\DATA_MUX[1]~input_o  & (\DATA_IN[12]~input_o  & (!\DATA_MUX0|Mux7~2_combout )))

	.dataa(\DATA_IN[12]~input_o ),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX0|Mux7~2_combout ),
	.datad(\DATA_MUX0|Mux19~9_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux19~10 .lut_mask = 16'hCEC2;
defparam \DATA_MUX0|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N24
cycloneive_lcell_comb \Reg_Mux0|f[1]~1 (
// Equation(s):
// \Reg_Mux0|f[1]~1_combout  = (\REG_MUX~input_o  & (\Reg_B|Q [1])) # (!\REG_MUX~input_o  & ((\Reg_A|Q [1])))

	.dataa(\Reg_B|Q [1]),
	.datab(\REG_MUX~input_o ),
	.datac(gnd),
	.datad(\Reg_A|Q [1]),
	.cin(gnd),
	.combout(\Reg_Mux0|f[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[1]~1 .lut_mask = 16'hBB88;
defparam \Reg_Mux0|f[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N12
cycloneive_lcell_comb \Reg_Mux0|f[2]~2 (
// Equation(s):
// \Reg_Mux0|f[2]~2_combout  = (\REG_MUX~input_o  & ((\Reg_B|Q [2]))) # (!\REG_MUX~input_o  & (\Reg_A|Q [2]))

	.dataa(\REG_MUX~input_o ),
	.datab(gnd),
	.datac(\Reg_A|Q [2]),
	.datad(\Reg_B|Q [2]),
	.cin(gnd),
	.combout(\Reg_Mux0|f[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[2]~2 .lut_mask = 16'hFA50;
defparam \Reg_Mux0|f[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N24
cycloneive_lcell_comb \Reg_Mux0|f[3]~3 (
// Equation(s):
// \Reg_Mux0|f[3]~3_combout  = (\REG_MUX~input_o  & (\Reg_B|Q [3])) # (!\REG_MUX~input_o  & ((\Reg_A|Q [3])))

	.dataa(\Reg_B|Q [3]),
	.datab(\REG_MUX~input_o ),
	.datac(gnd),
	.datad(\Reg_A|Q [3]),
	.cin(gnd),
	.combout(\Reg_Mux0|f[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[3]~3 .lut_mask = 16'hBB88;
defparam \Reg_Mux0|f[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N22
cycloneive_lcell_comb \Reg_Mux0|f[4]~4 (
// Equation(s):
// \Reg_Mux0|f[4]~4_combout  = (\REG_MUX~input_o  & (\Reg_B|Q [4])) # (!\REG_MUX~input_o  & ((\Reg_A|Q [4])))

	.dataa(\Reg_B|Q [4]),
	.datab(\REG_MUX~input_o ),
	.datac(gnd),
	.datad(\Reg_A|Q [4]),
	.cin(gnd),
	.combout(\Reg_Mux0|f[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[4]~4 .lut_mask = 16'hBB88;
defparam \Reg_Mux0|f[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N30
cycloneive_lcell_comb \B_Mux0|f[5]~31 (
// Equation(s):
// \B_Mux0|f[5]~31_combout  = (\B_MUX~input_o  & (((\IR|Q [5])))) # (!\B_MUX~input_o  & (!\DATA_MUX0|Mux7~3_combout  & ((\DATA_MUX0|Mux26~12_combout ))))

	.dataa(\DATA_MUX0|Mux7~3_combout ),
	.datab(\B_MUX~input_o ),
	.datac(\IR|Q [5]),
	.datad(\DATA_MUX0|Mux26~12_combout ),
	.cin(gnd),
	.combout(\B_Mux0|f[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[5]~31 .lut_mask = 16'hD1C0;
defparam \B_Mux0|f[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y42_N31
dffeas \Reg_B|Q[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[5]~31_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[5] .is_wysiwyg = "true";
defparam \Reg_B|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N12
cycloneive_lcell_comb \Reg_Mux0|f[5]~5 (
// Equation(s):
// \Reg_Mux0|f[5]~5_combout  = (\REG_MUX~input_o  & (\Reg_B|Q [5])) # (!\REG_MUX~input_o  & ((\Reg_A|Q [5])))

	.dataa(gnd),
	.datab(\REG_MUX~input_o ),
	.datac(\Reg_B|Q [5]),
	.datad(\Reg_A|Q [5]),
	.cin(gnd),
	.combout(\Reg_Mux0|f[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[5]~5 .lut_mask = 16'hF3C0;
defparam \Reg_Mux0|f[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N28
cycloneive_lcell_comb \B_Mux0|f[6]~32 (
// Equation(s):
// \B_Mux0|f[6]~32_combout  = (\B_MUX~input_o  & (\IR|Q [6])) # (!\B_MUX~input_o  & (((!\DATA_MUX0|Mux7~3_combout  & \DATA_MUX0|Mux25~6_combout ))))

	.dataa(\IR|Q [6]),
	.datab(\B_MUX~input_o ),
	.datac(\DATA_MUX0|Mux7~3_combout ),
	.datad(\DATA_MUX0|Mux25~6_combout ),
	.cin(gnd),
	.combout(\B_Mux0|f[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[6]~32 .lut_mask = 16'h8B88;
defparam \B_Mux0|f[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y42_N29
dffeas \Reg_B|Q[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[6]~32_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[6] .is_wysiwyg = "true";
defparam \Reg_B|Q[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y23_N8
cycloneive_io_ibuf \DATA_IN[6]~input (
	.i(DATA_IN[6]),
	.ibar(gnd),
	.o(\DATA_IN[6]~input_o ));
// synopsys translate_off
defparam \DATA_IN[6]~input .bus_hold = "false";
defparam \DATA_IN[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N30
cycloneive_lcell_comb \IM_MUX2a|Mux25~0 (
// Equation(s):
// \IM_MUX2a|Mux25~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & ((\IR|Q [6]))) # (!\IM_MUX2[0]~input_o  & (\Reg_B|Q [6]))))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\Reg_B|Q [6]),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\IR|Q [6]),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux25~0 .lut_mask = 16'h5404;
defparam \IM_MUX2a|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N18
cycloneive_lcell_comb \DATA_MUX0|Mux25~7 (
// Equation(s):
// \DATA_MUX0|Mux25~7_combout  = (\IM_MUX1~input_o  & (\ALU_Op[1]~input_o  & (\ALU0|add0|stage0|stage0|stage3|Cout~0_combout ))) # (!\IM_MUX1~input_o  & (\Reg_A|Q [6] $ (((\ALU_Op[1]~input_o  & \ALU0|add0|stage0|stage0|stage3|Cout~0_combout )))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\ALU0|add0|stage0|stage0|stage3|Cout~0_combout ),
	.datad(\Reg_A|Q [6]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux25~7 .lut_mask = 16'h95C0;
defparam \DATA_MUX0|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N16
cycloneive_lcell_comb \DATA_MUX0|Mux25~9 (
// Equation(s):
// \DATA_MUX0|Mux25~9_combout  = (\IM_MUX2a|Mux25~0_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o  $ (\DATA_MUX0|Mux25~7_combout )))) # (!\IM_MUX2a|Mux25~0_combout  & (\DATA_MUX0|Mux25~7_combout  & (\ALU_Op[1]~input_o  $ (\ALU_Op[0]~input_o ))))

	.dataa(\IM_MUX2a|Mux25~0_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\DATA_MUX0|Mux25~7_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux25~9 .lut_mask = 16'hB6A8;
defparam \DATA_MUX0|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N14
cycloneive_lcell_comb \DATA_MUX0|Mux25~10 (
// Equation(s):
// \DATA_MUX0|Mux25~10_combout  = (\DATA_MUX0|Mux7~2_combout  & (\DATA_MUX[1]~input_o )) # (!\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux25~9_combout ))) # (!\DATA_MUX[1]~input_o  & (\DATA_IN[6]~input_o ))))

	.dataa(\DATA_MUX0|Mux7~2_combout ),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_IN[6]~input_o ),
	.datad(\DATA_MUX0|Mux25~9_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux25~10 .lut_mask = 16'hDC98;
defparam \DATA_MUX0|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N6
cycloneive_lcell_comb \Reg_Mux0|f[7]~7 (
// Equation(s):
// \Reg_Mux0|f[7]~7_combout  = (\REG_MUX~input_o  & ((\Reg_B|Q [7]))) # (!\REG_MUX~input_o  & (\Reg_A|Q [7]))

	.dataa(\REG_MUX~input_o ),
	.datab(\Reg_A|Q [7]),
	.datac(gnd),
	.datad(\Reg_B|Q [7]),
	.cin(gnd),
	.combout(\Reg_Mux0|f[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[7]~7 .lut_mask = 16'hEE44;
defparam \Reg_Mux0|f[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N20
cycloneive_lcell_comb \Reg_Mux0|f[8]~8 (
// Equation(s):
// \Reg_Mux0|f[8]~8_combout  = (\REG_MUX~input_o  & (\Reg_B|Q [8])) # (!\REG_MUX~input_o  & ((\Reg_A|Q [8])))

	.dataa(\REG_MUX~input_o ),
	.datab(\Reg_B|Q [8]),
	.datac(gnd),
	.datad(\Reg_A|Q [8]),
	.cin(gnd),
	.combout(\Reg_Mux0|f[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[8]~8 .lut_mask = 16'hDD88;
defparam \Reg_Mux0|f[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N8
cycloneive_lcell_comb \Reg_Mux0|f[9]~9 (
// Equation(s):
// \Reg_Mux0|f[9]~9_combout  = (\REG_MUX~input_o  & (\Reg_B|Q [9])) # (!\REG_MUX~input_o  & ((\Reg_A|Q [9])))

	.dataa(gnd),
	.datab(\REG_MUX~input_o ),
	.datac(\Reg_B|Q [9]),
	.datad(\Reg_A|Q [9]),
	.cin(gnd),
	.combout(\Reg_Mux0|f[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[9]~9 .lut_mask = 16'hF3C0;
defparam \Reg_Mux0|f[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N26
cycloneive_lcell_comb \Reg_Mux0|f[10]~10 (
// Equation(s):
// \Reg_Mux0|f[10]~10_combout  = (\REG_MUX~input_o  & ((\Reg_B|Q [10]))) # (!\REG_MUX~input_o  & (\Reg_A|Q [10]))

	.dataa(\Reg_A|Q [10]),
	.datab(\REG_MUX~input_o ),
	.datac(gnd),
	.datad(\Reg_B|Q [10]),
	.cin(gnd),
	.combout(\Reg_Mux0|f[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[10]~10 .lut_mask = 16'hEE22;
defparam \Reg_Mux0|f[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y42_N30
cycloneive_lcell_comb \Reg_Mux0|f[11]~11 (
// Equation(s):
// \Reg_Mux0|f[11]~11_combout  = (\REG_MUX~input_o  & ((\Reg_B|Q [11]))) # (!\REG_MUX~input_o  & (\Reg_A|Q [11]))

	.dataa(\REG_MUX~input_o ),
	.datab(gnd),
	.datac(\Reg_A|Q [11]),
	.datad(\Reg_B|Q [11]),
	.cin(gnd),
	.combout(\Reg_Mux0|f[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[11]~11 .lut_mask = 16'hFA50;
defparam \Reg_Mux0|f[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N4
cycloneive_lcell_comb \Reg_Mux0|f[12]~12 (
// Equation(s):
// \Reg_Mux0|f[12]~12_combout  = (\REG_MUX~input_o  & ((\Reg_B|Q [12]))) # (!\REG_MUX~input_o  & (\Reg_A|Q [12]))

	.dataa(\REG_MUX~input_o ),
	.datab(\Reg_A|Q [12]),
	.datac(\Reg_B|Q [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Reg_Mux0|f[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[12]~12 .lut_mask = 16'hE4E4;
defparam \Reg_Mux0|f[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N26
cycloneive_lcell_comb \DATA_MUX0|Mux18~20 (
// Equation(s):
// \DATA_MUX0|Mux18~20_combout  = (\ALU_Op[1]~input_o  & (((!\ALU_Op[0]~input_o )))) # (!\ALU_Op[1]~input_o  & (!\IM_MUX1~input_o  & (\Reg_A|Q [13] & \ALU_Op[0]~input_o )))

	.dataa(\IM_MUX1~input_o ),
	.datab(\Reg_A|Q [13]),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\ALU_Op[0]~input_o ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux18~20_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux18~20 .lut_mask = 16'h04F0;
defparam \DATA_MUX0|Mux18~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N0
cycloneive_lcell_comb \B_Mux0|f[13]~40 (
// Equation(s):
// \B_Mux0|f[13]~40_combout  = (\B_MUX~input_o  & (\IR|Q [13])) # (!\B_MUX~input_o  & (((!\DATA_MUX0|Mux7~3_combout  & \DATA_MUX0|Mux18~19_combout ))))

	.dataa(\IR|Q [13]),
	.datab(\B_MUX~input_o ),
	.datac(\DATA_MUX0|Mux7~3_combout ),
	.datad(\DATA_MUX0|Mux18~19_combout ),
	.cin(gnd),
	.combout(\B_Mux0|f[13]~40_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[13]~40 .lut_mask = 16'h8B88;
defparam \B_Mux0|f[13]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y42_N1
dffeas \Reg_B|Q[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[13]~40_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[13] .is_wysiwyg = "true";
defparam \Reg_B|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N12
cycloneive_lcell_comb \IM_MUX2a|Mux18~0 (
// Equation(s):
// \IM_MUX2a|Mux18~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & ((\IR|Q [13]))) # (!\IM_MUX2[0]~input_o  & (\Reg_B|Q [13]))))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\Reg_B|Q [13]),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\IR|Q [13]),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux18~0 .lut_mask = 16'h5404;
defparam \IM_MUX2a|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N14
cycloneive_lcell_comb \DATA_MUX0|Mux18~12 (
// Equation(s):
// \DATA_MUX0|Mux18~12_combout  = (\DATA_MUX0|Mux7~2_combout ) # ((\DATA_MUX0|Mux18~20_combout ) # (\IM_MUX2a|Mux18~0_combout ))

	.dataa(\DATA_MUX0|Mux7~2_combout ),
	.datab(gnd),
	.datac(\DATA_MUX0|Mux18~20_combout ),
	.datad(\IM_MUX2a|Mux18~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux18~12_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux18~12 .lut_mask = 16'hFFFA;
defparam \DATA_MUX0|Mux18~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N14
cycloneive_lcell_comb \IM_MUX1a|f[13]~13 (
// Equation(s):
// \IM_MUX1a|f[13]~13_combout  = (\Reg_A|Q [13] & !\IM_MUX1~input_o )

	.dataa(gnd),
	.datab(\Reg_A|Q [13]),
	.datac(gnd),
	.datad(\IM_MUX1~input_o ),
	.cin(gnd),
	.combout(\IM_MUX1a|f[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[13]~13 .lut_mask = 16'h00CC;
defparam \IM_MUX1a|f[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N4
cycloneive_lcell_comb \DATA_MUX0|Mux18~16 (
// Equation(s):
// \DATA_MUX0|Mux18~16_combout  = \IM_MUX1a|f[13]~13_combout  $ (\IM_MUX2a|Mux18~0_combout  $ (((\ALU_Op[1]~input_o  & !\ALU0|add0|stage0|stage2|stage3|Cout~0_combout ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\ALU0|add0|stage0|stage2|stage3|Cout~0_combout ),
	.datac(\IM_MUX1a|f[13]~13_combout ),
	.datad(\IM_MUX2a|Mux18~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux18~16_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux18~16 .lut_mask = 16'h2DD2;
defparam \DATA_MUX0|Mux18~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N24
cycloneive_lcell_comb \ALU0|sub0|stage0|stage2|stage3|Cout~0 (
// Equation(s):
// \ALU0|sub0|stage0|stage2|stage3|Cout~0_combout  = (!\IM_MUX1~input_o  & (!\IM_MUX2a|Mux20~0_combout  & \Reg_A|Q [11]))

	.dataa(\IM_MUX1~input_o ),
	.datab(\IM_MUX2a|Mux20~0_combout ),
	.datac(\Reg_A|Q [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU0|sub0|stage0|stage2|stage3|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage0|stage2|stage3|Cout~0 .lut_mask = 16'h1010;
defparam \ALU0|sub0|stage0|stage2|stage3|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N28
cycloneive_lcell_comb \IM_MUX1a|f[14]~14 (
// Equation(s):
// \IM_MUX1a|f[14]~14_combout  = (!\IM_MUX1~input_o  & \Reg_A|Q [14])

	.dataa(\IM_MUX1~input_o ),
	.datab(gnd),
	.datac(\Reg_A|Q [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IM_MUX1a|f[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[14]~14 .lut_mask = 16'h5050;
defparam \IM_MUX1a|f[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N30
cycloneive_lcell_comb \ALU0|sub0|stage0|stage2|stage3|Cout~1 (
// Equation(s):
// \ALU0|sub0|stage0|stage2|stage3|Cout~1_combout  = ((!\IM_MUX1~input_o  & \Reg_A|Q [11])) # (!\IM_MUX2a|Mux20~0_combout )

	.dataa(\IM_MUX1~input_o ),
	.datab(gnd),
	.datac(\IM_MUX2a|Mux20~0_combout ),
	.datad(\Reg_A|Q [11]),
	.cin(gnd),
	.combout(\ALU0|sub0|stage0|stage2|stage3|Cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage0|stage2|stage3|Cout~1 .lut_mask = 16'h5F0F;
defparam \ALU0|sub0|stage0|stage2|stage3|Cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N16
cycloneive_lcell_comb \ALU0|sub0|stage0|stage2|stage3|Cout~2 (
// Equation(s):
// \ALU0|sub0|stage0|stage2|stage3|Cout~2_combout  = (\ALU0|sub0|stage0|stage2|stage3|Cout~1_combout  & ((\IM_MUX1a|f[7]~7_combout  & ((\ALU0|sub0|stage0|stage0|stage3|Cout~0_combout ) # (!\IM_MUX2a|Mux24~0_combout ))) # (!\IM_MUX1a|f[7]~7_combout  & 
// (!\IM_MUX2a|Mux24~0_combout  & \ALU0|sub0|stage0|stage0|stage3|Cout~0_combout ))))

	.dataa(\IM_MUX1a|f[7]~7_combout ),
	.datab(\IM_MUX2a|Mux24~0_combout ),
	.datac(\ALU0|sub0|stage0|stage2|stage3|Cout~1_combout ),
	.datad(\ALU0|sub0|stage0|stage0|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage0|stage2|stage3|Cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage0|stage2|stage3|Cout~2 .lut_mask = 16'hB020;
defparam \ALU0|sub0|stage0|stage2|stage3|Cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y41_N18
cycloneive_lcell_comb \DATA_MUX0|Mux17~11 (
// Equation(s):
// \DATA_MUX0|Mux17~11_combout  = (\DATA_MUX0|Mux17~9_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o )))

	.dataa(gnd),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX[0]~input_o ),
	.datad(\DATA_MUX0|Mux17~9_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux17~11 .lut_mask = 16'h3F00;
defparam \DATA_MUX0|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y41_N26
cycloneive_lcell_comb \IR|Q[14]~feeder (
// Equation(s):
// \IR|Q[14]~feeder_combout  = \DATA_MUX0|Mux17~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DATA_MUX0|Mux17~11_combout ),
	.cin(gnd),
	.combout(\IR|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \IR|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y41_N27
dffeas \IR|Q[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IR|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[14] .is_wysiwyg = "true";
defparam \IR|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N16
cycloneive_lcell_comb \B_Mux0|f[14]~41 (
// Equation(s):
// \B_Mux0|f[14]~41_combout  = (\B_MUX~input_o  & (((\IR|Q [14])))) # (!\B_MUX~input_o  & (!\DATA_MUX0|Mux7~3_combout  & ((\DATA_MUX0|Mux17~9_combout ))))

	.dataa(\DATA_MUX0|Mux7~3_combout ),
	.datab(\B_MUX~input_o ),
	.datac(\IR|Q [14]),
	.datad(\DATA_MUX0|Mux17~9_combout ),
	.cin(gnd),
	.combout(\B_Mux0|f[14]~41_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[14]~41 .lut_mask = 16'hD1C0;
defparam \B_Mux0|f[14]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y41_N17
dffeas \Reg_B|Q[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[14]~41_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[14] .is_wysiwyg = "true";
defparam \Reg_B|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N2
cycloneive_lcell_comb \IM_MUX2a|Mux17~0 (
// Equation(s):
// \IM_MUX2a|Mux17~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & (\IR|Q [14])) # (!\IM_MUX2[0]~input_o  & ((\Reg_B|Q [14])))))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\IM_MUX2[0]~input_o ),
	.datac(\IR|Q [14]),
	.datad(\Reg_B|Q [14]),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux17~0 .lut_mask = 16'h5140;
defparam \IM_MUX2a|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N26
cycloneive_lcell_comb \ALU0|sub0|stage0|stage3|stage2|s (
// Equation(s):
// \ALU0|sub0|stage0|stage3|stage2|s~combout  = \IM_MUX1a|f[14]~14_combout  $ (\IM_MUX2a|Mux17~0_combout  $ (((\ALU0|sub0|stage0|stage2|stage3|Cout~0_combout ) # (\ALU0|sub0|stage0|stage2|stage3|Cout~2_combout ))))

	.dataa(\ALU0|sub0|stage0|stage2|stage3|Cout~0_combout ),
	.datab(\IM_MUX1a|f[14]~14_combout ),
	.datac(\ALU0|sub0|stage0|stage2|stage3|Cout~2_combout ),
	.datad(\IM_MUX2a|Mux17~0_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage0|stage3|stage2|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage0|stage3|stage2|s .lut_mask = 16'hC936;
defparam \ALU0|sub0|stage0|stage3|stage2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N22
cycloneive_lcell_comb \B_Mux0|f[15]~42 (
// Equation(s):
// \B_Mux0|f[15]~42_combout  = (\B_MUX~input_o  & (((\IR|Q [15])))) # (!\B_MUX~input_o  & (!\DATA_MUX0|Mux7~3_combout  & (\DATA_MUX0|Mux16~9_combout )))

	.dataa(\DATA_MUX0|Mux7~3_combout ),
	.datab(\B_MUX~input_o ),
	.datac(\DATA_MUX0|Mux16~9_combout ),
	.datad(\IR|Q [15]),
	.cin(gnd),
	.combout(\B_Mux0|f[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[15]~42 .lut_mask = 16'hDC10;
defparam \B_Mux0|f[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y41_N23
dffeas \Reg_B|Q[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[15]~42_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[15] .is_wysiwyg = "true";
defparam \Reg_B|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N18
cycloneive_lcell_comb \IM_MUX2a|Mux16~0 (
// Equation(s):
// \IM_MUX2a|Mux16~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & (\IR|Q [15])) # (!\IM_MUX2[0]~input_o  & ((\Reg_B|Q [15])))))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\IR|Q [15]),
	.datad(\Reg_B|Q [15]),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux16~0 .lut_mask = 16'h3120;
defparam \IM_MUX2a|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N26
cycloneive_lcell_comb \DATA_MUX0|Mux16~10 (
// Equation(s):
// \DATA_MUX0|Mux16~10_combout  = (\ALU_Op[1]~input_o  & (\IM_MUX2a|Mux16~0_combout  $ (((!\IM_MUX1~input_o  & \Reg_A|Q [15]))))) # (!\ALU_Op[1]~input_o  & (!\IM_MUX1~input_o  & (\Reg_A|Q [15] & \IM_MUX2a|Mux16~0_combout )))

	.dataa(\IM_MUX1~input_o ),
	.datab(\Reg_A|Q [15]),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\IM_MUX2a|Mux16~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux16~10 .lut_mask = 16'hB440;
defparam \DATA_MUX0|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N10
cycloneive_lcell_comb \DATA_MUX0|Mux16~4 (
// Equation(s):
// \DATA_MUX0|Mux16~4_combout  = (\ALU_Op[0]~input_o  & (\ALU_Op[1]~input_o )) # (!\ALU_Op[0]~input_o  & (\DATA_MUX0|Mux16~10_combout  $ (((\ALU_Op[1]~input_o  & \ALU0|add0|stage0|stage2|stage3|Cout~0_combout )))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\ALU0|add0|stage0|stage2|stage3|Cout~0_combout ),
	.datad(\DATA_MUX0|Mux16~10_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux16~4 .lut_mask = 16'h9DC8;
defparam \DATA_MUX0|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N8
cycloneive_lcell_comb \DATA_MUX0|Mux16~5 (
// Equation(s):
// \DATA_MUX0|Mux16~5_combout  = (\ALU_Op[0]~input_o  & ((\IM_MUX2a|Mux16~0_combout ) # ((\IM_MUX1a|f[15]~15_combout  & !\DATA_MUX0|Mux16~4_combout )))) # (!\ALU_Op[0]~input_o  & (((\DATA_MUX0|Mux16~4_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\IM_MUX1a|f[15]~15_combout ),
	.datac(\IM_MUX2a|Mux16~0_combout ),
	.datad(\DATA_MUX0|Mux16~4_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux16~5 .lut_mask = 16'hF5A8;
defparam \DATA_MUX0|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N30
cycloneive_lcell_comb \ALU0|sub0|stage0|stage3|stage3|s (
// Equation(s):
// \ALU0|sub0|stage0|stage3|stage3|s~combout  = \IM_MUX1a|f[15]~15_combout  $ (\IM_MUX2a|Mux16~0_combout  $ (((\ALU0|sub0|stage0|stage2|stage3|Cout~0_combout ) # (\ALU0|sub0|stage0|stage2|stage3|Cout~2_combout ))))

	.dataa(\ALU0|sub0|stage0|stage2|stage3|Cout~0_combout ),
	.datab(\IM_MUX1a|f[15]~15_combout ),
	.datac(\ALU0|sub0|stage0|stage2|stage3|Cout~2_combout ),
	.datad(\IM_MUX2a|Mux16~0_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage0|stage3|stage3|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage0|stage3|stage3|s .lut_mask = 16'hC936;
defparam \ALU0|sub0|stage0|stage3|stage3|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X94_Y73_N8
cycloneive_io_ibuf \DATA_IN[16]~input (
	.i(DATA_IN[16]),
	.ibar(gnd),
	.o(\DATA_IN[16]~input_o ));
// synopsys translate_off
defparam \DATA_IN[16]~input .bus_hold = "false";
defparam \DATA_IN[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N6
cycloneive_lcell_comb \B_Mux0|f[19]~52 (
// Equation(s):
// \B_Mux0|f[19]~52_combout  = (!\B_MUX~input_o  & (\DATA_MUX0|Mux12~5_combout  & ((!\DATA_MUX[1]~input_o ) # (!\DATA_MUX[0]~input_o ))))

	.dataa(\DATA_MUX[0]~input_o ),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\B_MUX~input_o ),
	.datad(\DATA_MUX0|Mux12~5_combout ),
	.cin(gnd),
	.combout(\B_Mux0|f[19]~52_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[19]~52 .lut_mask = 16'h0700;
defparam \B_Mux0|f[19]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N7
dffeas \Reg_B|Q[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[19]~52_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[19] .is_wysiwyg = "true";
defparam \Reg_B|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N28
cycloneive_lcell_comb \IM_MUX2a|Mux12~0 (
// Equation(s):
// \IM_MUX2a|Mux12~0_combout  = (!\IM_MUX2[0]~input_o  & (!\IM_MUX2[1]~input_o  & \Reg_B|Q [19]))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(gnd),
	.datac(\IM_MUX2[1]~input_o ),
	.datad(\Reg_B|Q [19]),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux12~0 .lut_mask = 16'h0500;
defparam \IM_MUX2a|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N8
cycloneive_lcell_comb \DATA_MUX0|Mux12~7 (
// Equation(s):
// \DATA_MUX0|Mux12~7_combout  = (\IM_MUX2a|Mux12~0_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o  $ (\IM_MUX1a|f[19]~19_combout )))) # (!\IM_MUX2a|Mux12~0_combout  & (\IM_MUX1a|f[19]~19_combout  & (\ALU_Op[1]~input_o  $ (\ALU_Op[0]~input_o ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\IM_MUX1a|f[19]~19_combout ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\IM_MUX2a|Mux12~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux12~7 .lut_mask = 16'hF648;
defparam \DATA_MUX0|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N24
cycloneive_lcell_comb \ALU0|add0|stage0|stage3|stage3|Cout~0 (
// Equation(s):
// \ALU0|add0|stage0|stage3|stage3|Cout~0_combout  = (\IM_MUX2a|Mux16~0_combout  & ((\ALU0|add0|stage0|stage2|stage3|Cout~0_combout ) # ((!\IM_MUX1~input_o  & \Reg_A|Q [15])))) # (!\IM_MUX2a|Mux16~0_combout  & (!\IM_MUX1~input_o  & (\Reg_A|Q [15] & 
// \ALU0|add0|stage0|stage2|stage3|Cout~0_combout )))

	.dataa(\IM_MUX1~input_o ),
	.datab(\Reg_A|Q [15]),
	.datac(\IM_MUX2a|Mux16~0_combout ),
	.datad(\ALU0|add0|stage0|stage2|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALU0|add0|stage0|stage3|stage3|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|add0|stage0|stage3|stage3|Cout~0 .lut_mask = 16'hF440;
defparam \ALU0|add0|stage0|stage3|stage3|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N10
cycloneive_lcell_comb \DATA_MUX0|Mux12~8 (
// Equation(s):
// \DATA_MUX0|Mux12~8_combout  = \DATA_MUX0|Mux12~7_combout  $ (((\ALU_Op[1]~input_o  & (!\ALU_Op[0]~input_o  & \ALU0|add0|stage0|stage3|stage3|Cout~0_combout ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\DATA_MUX0|Mux12~7_combout ),
	.datad(\ALU0|add0|stage0|stage3|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux12~8 .lut_mask = 16'hD2F0;
defparam \DATA_MUX0|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N18
cycloneive_lcell_comb \B_Mux0|f[25]~56 (
// Equation(s):
// \B_Mux0|f[25]~56_combout  = (!\B_MUX~input_o  & (\DATA_MUX0|Mux6~8_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o ))))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\B_MUX~input_o ),
	.datac(\DATA_MUX0|Mux6~8_combout ),
	.datad(\DATA_MUX[0]~input_o ),
	.cin(gnd),
	.combout(\B_Mux0|f[25]~56_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[25]~56 .lut_mask = 16'h1030;
defparam \B_Mux0|f[25]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N19
dffeas \Reg_B|Q[25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[25]~56_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[25] .is_wysiwyg = "true";
defparam \Reg_B|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N18
cycloneive_lcell_comb \B_Mux0|f[23]~55 (
// Equation(s):
// \B_Mux0|f[23]~55_combout  = (!\B_MUX~input_o  & (\DATA_MUX0|Mux8~5_combout  & ((!\DATA_MUX[1]~input_o ) # (!\DATA_MUX[0]~input_o ))))

	.dataa(\DATA_MUX[0]~input_o ),
	.datab(\B_MUX~input_o ),
	.datac(\DATA_MUX[1]~input_o ),
	.datad(\DATA_MUX0|Mux8~5_combout ),
	.cin(gnd),
	.combout(\B_Mux0|f[23]~55_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[23]~55 .lut_mask = 16'h1300;
defparam \B_Mux0|f[23]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y41_N19
dffeas \Reg_B|Q[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[23]~55_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[23] .is_wysiwyg = "true";
defparam \Reg_B|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N22
cycloneive_lcell_comb \IM_MUX2a|Mux8~0 (
// Equation(s):
// \IM_MUX2a|Mux8~0_combout  = (!\IM_MUX2[0]~input_o  & (!\IM_MUX2[1]~input_o  & \Reg_B|Q [23]))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(gnd),
	.datac(\IM_MUX2[1]~input_o ),
	.datad(\Reg_B|Q [23]),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux8~0 .lut_mask = 16'h0500;
defparam \IM_MUX2a|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N22
cycloneive_lcell_comb \ALU0|sub0|stage0|stage3|stage3|Cout~0 (
// Equation(s):
// \ALU0|sub0|stage0|stage3|stage3|Cout~0_combout  = (\IM_MUX1a|f[15]~15_combout  & ((\ALU0|sub0|stage0|stage2|stage3|Cout~0_combout ) # ((\ALU0|sub0|stage0|stage2|stage3|Cout~2_combout ) # (!\IM_MUX2a|Mux16~0_combout )))) # (!\IM_MUX1a|f[15]~15_combout  & 
// (!\IM_MUX2a|Mux16~0_combout  & ((\ALU0|sub0|stage0|stage2|stage3|Cout~0_combout ) # (\ALU0|sub0|stage0|stage2|stage3|Cout~2_combout ))))

	.dataa(\IM_MUX1a|f[15]~15_combout ),
	.datab(\ALU0|sub0|stage0|stage2|stage3|Cout~0_combout ),
	.datac(\IM_MUX2a|Mux16~0_combout ),
	.datad(\ALU0|sub0|stage0|stage2|stage3|Cout~2_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage0|stage3|stage3|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage0|stage3|stage3|Cout~0 .lut_mask = 16'hAF8E;
defparam \ALU0|sub0|stage0|stage3|stage3|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N0
cycloneive_lcell_comb \ALU0|sub0|stage1|stage0|stage3|Cout~0 (
// Equation(s):
// \ALU0|sub0|stage1|stage0|stage3|Cout~0_combout  = (\IM_MUX2a|Mux12~0_combout  & (\ALU0|sub0|stage0|stage3|stage3|Cout~0_combout  & \IM_MUX1a|f[19]~19_combout )) # (!\IM_MUX2a|Mux12~0_combout  & ((\ALU0|sub0|stage0|stage3|stage3|Cout~0_combout ) # 
// (\IM_MUX1a|f[19]~19_combout )))

	.dataa(gnd),
	.datab(\IM_MUX2a|Mux12~0_combout ),
	.datac(\ALU0|sub0|stage0|stage3|stage3|Cout~0_combout ),
	.datad(\IM_MUX1a|f[19]~19_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage1|stage0|stage3|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage1|stage0|stage3|Cout~0 .lut_mask = 16'hF330;
defparam \ALU0|sub0|stage1|stage0|stage3|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N26
cycloneive_lcell_comb \ALU0|sub0|stage1|stage1|stage3|Cout~0 (
// Equation(s):
// \ALU0|sub0|stage1|stage1|stage3|Cout~0_combout  = (\IM_MUX1a|f[23]~23_combout  & ((\ALU0|sub0|stage1|stage0|stage3|Cout~0_combout ) # (!\IM_MUX2a|Mux8~0_combout ))) # (!\IM_MUX1a|f[23]~23_combout  & (!\IM_MUX2a|Mux8~0_combout  & 
// \ALU0|sub0|stage1|stage0|stage3|Cout~0_combout ))

	.dataa(\IM_MUX1a|f[23]~23_combout ),
	.datab(gnd),
	.datac(\IM_MUX2a|Mux8~0_combout ),
	.datad(\ALU0|sub0|stage1|stage0|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage1|stage1|stage3|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage1|stage1|stage3|Cout~0 .lut_mask = 16'hAF0A;
defparam \ALU0|sub0|stage1|stage1|stage3|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N14
cycloneive_lcell_comb \DATA_MUX0|Mux6~5 (
// Equation(s):
// \DATA_MUX0|Mux6~5_combout  = \ALU0|sub0|stage1|stage1|stage3|Cout~0_combout  $ (((!\IM_MUX2[0]~input_o  & (!\IM_MUX2[1]~input_o  & \Reg_B|Q [25]))))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\Reg_B|Q [25]),
	.datad(\ALU0|sub0|stage1|stage1|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux6~5 .lut_mask = 16'hEF10;
defparam \DATA_MUX0|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N2
cycloneive_lcell_comb \ALU0|add0|stage1|stage0|stage3|Cout~0 (
// Equation(s):
// \ALU0|add0|stage1|stage0|stage3|Cout~0_combout  = (\IM_MUX1a|f[19]~19_combout  & ((\IM_MUX2a|Mux12~0_combout ) # (\ALU0|add0|stage0|stage3|stage3|Cout~0_combout ))) # (!\IM_MUX1a|f[19]~19_combout  & (\IM_MUX2a|Mux12~0_combout  & 
// \ALU0|add0|stage0|stage3|stage3|Cout~0_combout ))

	.dataa(\IM_MUX1a|f[19]~19_combout ),
	.datab(gnd),
	.datac(\IM_MUX2a|Mux12~0_combout ),
	.datad(\ALU0|add0|stage0|stage3|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALU0|add0|stage1|stage0|stage3|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|add0|stage1|stage0|stage3|Cout~0 .lut_mask = 16'hFAA0;
defparam \ALU0|add0|stage1|stage0|stage3|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N0
cycloneive_lcell_comb \ALU0|add0|stage1|stage1|stage3|Cout~0 (
// Equation(s):
// \ALU0|add0|stage1|stage1|stage3|Cout~0_combout  = (\IM_MUX1a|f[23]~23_combout  & ((\IM_MUX2a|Mux8~0_combout ) # (\ALU0|add0|stage1|stage0|stage3|Cout~0_combout ))) # (!\IM_MUX1a|f[23]~23_combout  & (\IM_MUX2a|Mux8~0_combout  & 
// \ALU0|add0|stage1|stage0|stage3|Cout~0_combout ))

	.dataa(\IM_MUX1a|f[23]~23_combout ),
	.datab(gnd),
	.datac(\IM_MUX2a|Mux8~0_combout ),
	.datad(\ALU0|add0|stage1|stage0|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALU0|add0|stage1|stage1|stage3|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|add0|stage1|stage1|stage3|Cout~0 .lut_mask = 16'hFAA0;
defparam \ALU0|add0|stage1|stage1|stage3|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N6
cycloneive_lcell_comb \DATA_MUX0|Mux4~2 (
// Equation(s):
// \DATA_MUX0|Mux4~2_combout  = \IM_MUX1a|f[27]~27_combout  $ (((\ALU_Op[1]~input_o  & \ALU0|add0|stage1|stage1|stage3|Cout~0_combout )))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(gnd),
	.datac(\IM_MUX1a|f[27]~27_combout ),
	.datad(\ALU0|add0|stage1|stage1|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux4~2 .lut_mask = 16'h5AF0;
defparam \DATA_MUX0|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N4
cycloneive_lcell_comb \DATA_MUX0|Mux4~3 (
// Equation(s):
// \DATA_MUX0|Mux4~3_combout  = (\IM_MUX2a|Mux4~0_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o  $ (\DATA_MUX0|Mux4~2_combout )))) # (!\IM_MUX2a|Mux4~0_combout  & (\DATA_MUX0|Mux4~2_combout  & (\ALU_Op[0]~input_o  $ (\ALU_Op[1]~input_o ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\IM_MUX2a|Mux4~0_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\DATA_MUX0|Mux4~2_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux4~3 .lut_mask = 16'h9EC8;
defparam \DATA_MUX0|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y29_N8
cycloneive_io_ibuf \DATA_IN[27]~input (
	.i(DATA_IN[27]),
	.ibar(gnd),
	.o(\DATA_IN[27]~input_o ));
// synopsys translate_off
defparam \DATA_IN[27]~input .bus_hold = "false";
defparam \DATA_IN[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N10
cycloneive_lcell_comb \Reg_Mux0|f[14]~14 (
// Equation(s):
// \Reg_Mux0|f[14]~14_combout  = (\REG_MUX~input_o  & ((\Reg_B|Q [14]))) # (!\REG_MUX~input_o  & (\Reg_A|Q [14]))

	.dataa(gnd),
	.datab(\REG_MUX~input_o ),
	.datac(\Reg_A|Q [14]),
	.datad(\Reg_B|Q [14]),
	.cin(gnd),
	.combout(\Reg_Mux0|f[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[14]~14 .lut_mask = 16'hFC30;
defparam \Reg_Mux0|f[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N4
cycloneive_lcell_comb \Reg_Mux0|f[15]~15 (
// Equation(s):
// \Reg_Mux0|f[15]~15_combout  = (\REG_MUX~input_o  & (\Reg_B|Q [15])) # (!\REG_MUX~input_o  & ((\Reg_A|Q [15])))

	.dataa(gnd),
	.datab(\Reg_B|Q [15]),
	.datac(\REG_MUX~input_o ),
	.datad(\Reg_A|Q [15]),
	.cin(gnd),
	.combout(\Reg_Mux0|f[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[15]~15 .lut_mask = 16'hCFC0;
defparam \Reg_Mux0|f[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N14
cycloneive_lcell_comb \Reg_Mux0|f[16]~16 (
// Equation(s):
// \Reg_Mux0|f[16]~16_combout  = (\REG_MUX~input_o  & ((\Reg_B|Q [16]))) # (!\REG_MUX~input_o  & (\Reg_A|Q [16]))

	.dataa(gnd),
	.datab(\Reg_A|Q [16]),
	.datac(\REG_MUX~input_o ),
	.datad(\Reg_B|Q [16]),
	.cin(gnd),
	.combout(\Reg_Mux0|f[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[16]~16 .lut_mask = 16'hFC0C;
defparam \Reg_Mux0|f[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y41_N4
cycloneive_lcell_comb \B_Mux0|f[17]~51 (
// Equation(s):
// \B_Mux0|f[17]~51_combout  = (!\B_MUX~input_o  & (\DATA_MUX0|Mux14~8_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o ))))

	.dataa(\B_MUX~input_o ),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX[0]~input_o ),
	.datad(\DATA_MUX0|Mux14~8_combout ),
	.cin(gnd),
	.combout(\B_Mux0|f[17]~51_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[17]~51 .lut_mask = 16'h1500;
defparam \B_Mux0|f[17]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y41_N5
dffeas \Reg_B|Q[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[17]~51_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[17] .is_wysiwyg = "true";
defparam \Reg_B|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N26
cycloneive_lcell_comb \Reg_Mux0|f[17]~17 (
// Equation(s):
// \Reg_Mux0|f[17]~17_combout  = (\REG_MUX~input_o  & (\Reg_B|Q [17])) # (!\REG_MUX~input_o  & ((\Reg_A|Q [17])))

	.dataa(\Reg_B|Q [17]),
	.datab(\REG_MUX~input_o ),
	.datac(gnd),
	.datad(\Reg_A|Q [17]),
	.cin(gnd),
	.combout(\Reg_Mux0|f[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[17]~17 .lut_mask = 16'hBB88;
defparam \Reg_Mux0|f[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N26
cycloneive_lcell_comb \Data_Mem0|DATAMEM~75 (
// Equation(s):
// \Data_Mem0|DATAMEM~75_combout  = (\Data_Mem0|DATAMEM~74_combout  & (!\IR|Q [5] & (!\IR|Q [6] & !\IR|Q [7])))

	.dataa(\Data_Mem0|DATAMEM~74_combout ),
	.datab(\IR|Q [5]),
	.datac(\IR|Q [6]),
	.datad(\IR|Q [7]),
	.cin(gnd),
	.combout(\Data_Mem0|DATAMEM~75_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~75 .lut_mask = 16'h0002;
defparam \Data_Mem0|DATAMEM~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N2
cycloneive_lcell_comb \Data_Mem0|DATAMEM~76 (
// Equation(s):
// \Data_Mem0|DATAMEM~76_combout  = (!\IR|Q [4] & (!\IR|Q [2] & !\IR|Q [3]))

	.dataa(\IR|Q [4]),
	.datab(gnd),
	.datac(\IR|Q [2]),
	.datad(\IR|Q [3]),
	.cin(gnd),
	.combout(\Data_Mem0|DATAMEM~76_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~76 .lut_mask = 16'h0005;
defparam \Data_Mem0|DATAMEM~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N0
cycloneive_lcell_comb \Data_Mem0|DATAMEM~77 (
// Equation(s):
// \Data_Mem0|DATAMEM~77_combout  = (!\IR|Q [1] & (!\IR|Q [0] & (\Data_Mem0|DATAMEM~75_combout  & \Data_Mem0|DATAMEM~76_combout )))

	.dataa(\IR|Q [1]),
	.datab(\IR|Q [0]),
	.datac(\Data_Mem0|DATAMEM~75_combout ),
	.datad(\Data_Mem0|DATAMEM~76_combout ),
	.cin(gnd),
	.combout(\Data_Mem0|DATAMEM~77_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~77 .lut_mask = 16'h1000;
defparam \Data_Mem0|DATAMEM~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N27
dffeas \Data_Mem0|DATAMEM~60 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Reg_Mux0|f[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~60 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N20
cycloneive_lcell_comb \Reg_Mux0|f[19]~19 (
// Equation(s):
// \Reg_Mux0|f[19]~19_combout  = (\REG_MUX~input_o  & (\Reg_B|Q [19])) # (!\REG_MUX~input_o  & ((\Reg_A|Q [19])))

	.dataa(gnd),
	.datab(\REG_MUX~input_o ),
	.datac(\Reg_B|Q [19]),
	.datad(\Reg_A|Q [19]),
	.cin(gnd),
	.combout(\Reg_Mux0|f[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[19]~19 .lut_mask = 16'hF3C0;
defparam \Reg_Mux0|f[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N4
cycloneive_lcell_comb \B_Mux0|f[20]~53 (
// Equation(s):
// \B_Mux0|f[20]~53_combout  = (!\B_MUX~input_o  & (\DATA_MUX0|Mux11~5_combout  & ((!\DATA_MUX[1]~input_o ) # (!\DATA_MUX[0]~input_o ))))

	.dataa(\DATA_MUX[0]~input_o ),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\B_MUX~input_o ),
	.datad(\DATA_MUX0|Mux11~5_combout ),
	.cin(gnd),
	.combout(\B_Mux0|f[20]~53_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[20]~53 .lut_mask = 16'h0700;
defparam \B_Mux0|f[20]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N5
dffeas \Reg_B|Q[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[20]~53_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[20] .is_wysiwyg = "true";
defparam \Reg_B|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N30
cycloneive_lcell_comb \Reg_Mux0|f[20]~20 (
// Equation(s):
// \Reg_Mux0|f[20]~20_combout  = (\REG_MUX~input_o  & ((\Reg_B|Q [20]))) # (!\REG_MUX~input_o  & (\Reg_A|Q [20]))

	.dataa(gnd),
	.datab(\REG_MUX~input_o ),
	.datac(\Reg_A|Q [20]),
	.datad(\Reg_B|Q [20]),
	.cin(gnd),
	.combout(\Reg_Mux0|f[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[20]~20 .lut_mask = 16'hFC30;
defparam \Reg_Mux0|f[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N24
cycloneive_lcell_comb \B_Mux0|f[21]~54 (
// Equation(s):
// \B_Mux0|f[21]~54_combout  = (!\B_MUX~input_o  & (\DATA_MUX0|Mux10~8_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o ))))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\B_MUX~input_o ),
	.datac(\DATA_MUX[0]~input_o ),
	.datad(\DATA_MUX0|Mux10~8_combout ),
	.cin(gnd),
	.combout(\B_Mux0|f[21]~54_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[21]~54 .lut_mask = 16'h1300;
defparam \B_Mux0|f[21]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y44_N25
dffeas \Reg_B|Q[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[21]~54_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[21] .is_wysiwyg = "true";
defparam \Reg_B|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N0
cycloneive_lcell_comb \Reg_Mux0|f[21]~21 (
// Equation(s):
// \Reg_Mux0|f[21]~21_combout  = (\REG_MUX~input_o  & ((\Reg_B|Q [21]))) # (!\REG_MUX~input_o  & (\Reg_A|Q [21]))

	.dataa(gnd),
	.datab(\REG_MUX~input_o ),
	.datac(\Reg_A|Q [21]),
	.datad(\Reg_B|Q [21]),
	.cin(gnd),
	.combout(\Reg_Mux0|f[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[21]~21 .lut_mask = 16'hFC30;
defparam \Reg_Mux0|f[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N12
cycloneive_lcell_comb \Reg_Mux0|f[23]~23 (
// Equation(s):
// \Reg_Mux0|f[23]~23_combout  = (\REG_MUX~input_o  & (\Reg_B|Q [23])) # (!\REG_MUX~input_o  & ((\Reg_A|Q [23])))

	.dataa(\Reg_B|Q [23]),
	.datab(\Reg_A|Q [23]),
	.datac(\REG_MUX~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Reg_Mux0|f[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[23]~23 .lut_mask = 16'hACAC;
defparam \Reg_Mux0|f[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N8
cycloneive_io_ibuf \DATA_IN[24]~input (
	.i(DATA_IN[24]),
	.ibar(gnd),
	.o(\DATA_IN[24]~input_o ));
// synopsys translate_off
defparam \DATA_IN[24]~input .bus_hold = "false";
defparam \DATA_IN[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N12
cycloneive_lcell_comb \IM_MUX2a|Mux7~0 (
// Equation(s):
// \IM_MUX2a|Mux7~0_combout  = (!\IM_MUX2[0]~input_o  & (!\IM_MUX2[1]~input_o  & \Reg_B|Q [24]))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(gnd),
	.datac(\IM_MUX2[1]~input_o ),
	.datad(\Reg_B|Q [24]),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux7~0 .lut_mask = 16'h0500;
defparam \IM_MUX2a|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N2
cycloneive_lcell_comb \DATA_MUX0|Mux7~4 (
// Equation(s):
// \DATA_MUX0|Mux7~4_combout  = \IM_MUX1a|f[24]~24_combout  $ (((\ALU0|add0|stage1|stage1|stage3|Cout~0_combout  & \ALU_Op[1]~input_o )))

	.dataa(gnd),
	.datab(\IM_MUX1a|f[24]~24_combout ),
	.datac(\ALU0|add0|stage1|stage1|stage3|Cout~0_combout ),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux7~4 .lut_mask = 16'h3CCC;
defparam \DATA_MUX0|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N20
cycloneive_lcell_comb \DATA_MUX0|Mux7~9 (
// Equation(s):
// \DATA_MUX0|Mux7~9_combout  = (\IM_MUX2a|Mux7~0_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o  $ (\DATA_MUX0|Mux7~4_combout )))) # (!\IM_MUX2a|Mux7~0_combout  & (\DATA_MUX0|Mux7~4_combout  & (\ALU_Op[1]~input_o  $ (\ALU_Op[0]~input_o ))))

	.dataa(\IM_MUX2a|Mux7~0_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\DATA_MUX0|Mux7~4_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux7~9 .lut_mask = 16'hB6A8;
defparam \DATA_MUX0|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N14
cycloneive_lcell_comb \DATA_MUX0|Mux7~10 (
// Equation(s):
// \DATA_MUX0|Mux7~10_combout  = (\DATA_MUX[1]~input_o  & (((\DATA_MUX0|Mux7~2_combout ) # (\DATA_MUX0|Mux7~9_combout )))) # (!\DATA_MUX[1]~input_o  & (\DATA_IN[24]~input_o  & (!\DATA_MUX0|Mux7~2_combout )))

	.dataa(\DATA_IN[24]~input_o ),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX0|Mux7~2_combout ),
	.datad(\DATA_MUX0|Mux7~9_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux7~10 .lut_mask = 16'hCEC2;
defparam \DATA_MUX0|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N26
cycloneive_lcell_comb \B_Mux0|f[24]~47 (
// Equation(s):
// \B_Mux0|f[24]~47_combout  = (!\B_MUX~input_o  & ((\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux7~6_combout ) # (!\DATA_MUX0|Mux7~10_combout ))) # (!\DATA_MUX0|Mux7~2_combout  & (\DATA_MUX0|Mux7~10_combout ))))

	.dataa(\B_MUX~input_o ),
	.datab(\DATA_MUX0|Mux7~2_combout ),
	.datac(\DATA_MUX0|Mux7~10_combout ),
	.datad(\DATA_MUX0|Mux7~6_combout ),
	.cin(gnd),
	.combout(\B_Mux0|f[24]~47_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[24]~47 .lut_mask = 16'h5414;
defparam \B_Mux0|f[24]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N23
dffeas \Data_Mem0|DATAMEM~66 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Reg_Mux0|f[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~66 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N10
cycloneive_lcell_comb \Reg_Mux0|f[25]~25 (
// Equation(s):
// \Reg_Mux0|f[25]~25_combout  = (\REG_MUX~input_o  & (\Reg_B|Q [25])) # (!\REG_MUX~input_o  & ((\Reg_A|Q [25])))

	.dataa(\REG_MUX~input_o ),
	.datab(gnd),
	.datac(\Reg_B|Q [25]),
	.datad(\Reg_A|Q [25]),
	.cin(gnd),
	.combout(\Reg_Mux0|f[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[25]~25 .lut_mask = 16'hF5A0;
defparam \Reg_Mux0|f[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N24
cycloneive_lcell_comb \B_Mux0|f[26]~57 (
// Equation(s):
// \B_Mux0|f[26]~57_combout  = (!\B_MUX~input_o  & (\DATA_MUX0|Mux5~7_combout  & ((!\DATA_MUX[1]~input_o ) # (!\DATA_MUX[0]~input_o ))))

	.dataa(\DATA_MUX[0]~input_o ),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\B_MUX~input_o ),
	.datad(\DATA_MUX0|Mux5~7_combout ),
	.cin(gnd),
	.combout(\B_Mux0|f[26]~57_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[26]~57 .lut_mask = 16'h0700;
defparam \B_Mux0|f[26]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N25
dffeas \Reg_B|Q[26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[26]~57_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[26] .is_wysiwyg = "true";
defparam \Reg_B|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N28
cycloneive_lcell_comb \Reg_Mux0|f[26]~26 (
// Equation(s):
// \Reg_Mux0|f[26]~26_combout  = (\REG_MUX~input_o  & ((\Reg_B|Q [26]))) # (!\REG_MUX~input_o  & (\Reg_A|Q [26]))

	.dataa(\Reg_A|Q [26]),
	.datab(\Reg_B|Q [26]),
	.datac(\REG_MUX~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Reg_Mux0|f[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[26]~26 .lut_mask = 16'hCACA;
defparam \Reg_Mux0|f[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N24
cycloneive_lcell_comb \Reg_Mux0|f[27]~27 (
// Equation(s):
// \Reg_Mux0|f[27]~27_combout  = (\REG_MUX~input_o  & (\Reg_B|Q [27])) # (!\REG_MUX~input_o  & ((\Reg_A|Q [27])))

	.dataa(\REG_MUX~input_o ),
	.datab(gnd),
	.datac(\Reg_B|Q [27]),
	.datad(\Reg_A|Q [27]),
	.cin(gnd),
	.combout(\Reg_Mux0|f[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[27]~27 .lut_mask = 16'hF5A0;
defparam \Reg_Mux0|f[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N4
cycloneive_lcell_comb \B_Mux0|f[28]~59 (
// Equation(s):
// \B_Mux0|f[28]~59_combout  = (!\B_MUX~input_o  & (\DATA_MUX0|Mux3~7_combout  & ((!\DATA_MUX[1]~input_o ) # (!\DATA_MUX[0]~input_o ))))

	.dataa(\DATA_MUX[0]~input_o ),
	.datab(\B_MUX~input_o ),
	.datac(\DATA_MUX[1]~input_o ),
	.datad(\DATA_MUX0|Mux3~7_combout ),
	.cin(gnd),
	.combout(\B_Mux0|f[28]~59_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[28]~59 .lut_mask = 16'h1300;
defparam \B_Mux0|f[28]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y40_N5
dffeas \Reg_B|Q[28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[28]~59_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[28] .is_wysiwyg = "true";
defparam \Reg_B|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N4
cycloneive_lcell_comb \Reg_Mux0|f[28]~28 (
// Equation(s):
// \Reg_Mux0|f[28]~28_combout  = (\REG_MUX~input_o  & (\Reg_B|Q [28])) # (!\REG_MUX~input_o  & ((\Reg_A|Q [28])))

	.dataa(\Reg_B|Q [28]),
	.datab(\Reg_A|Q [28]),
	.datac(gnd),
	.datad(\REG_MUX~input_o ),
	.cin(gnd),
	.combout(\Reg_Mux0|f[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[28]~28 .lut_mask = 16'hAACC;
defparam \Reg_Mux0|f[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N8
cycloneive_lcell_comb \A_Mux0|f[29]~63 (
// Equation(s):
// \A_Mux0|f[29]~63_combout  = (!\A_MUX~input_o  & (\DATA_MUX0|Mux2~7_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o ))))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\A_MUX~input_o ),
	.datac(\DATA_MUX0|Mux2~7_combout ),
	.datad(\DATA_MUX[0]~input_o ),
	.cin(gnd),
	.combout(\A_Mux0|f[29]~63_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[29]~63 .lut_mask = 16'h1030;
defparam \A_Mux0|f[29]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y40_N9
dffeas \Reg_A|Q[29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[29]~63_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[29] .is_wysiwyg = "true";
defparam \Reg_A|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N12
cycloneive_lcell_comb \IM_MUX1a|f[29]~29 (
// Equation(s):
// \IM_MUX1a|f[29]~29_combout  = (\IM_MUX1~input_o  & ((\IR|Q [13]))) # (!\IM_MUX1~input_o  & (\Reg_A|Q [29]))

	.dataa(\IM_MUX1~input_o ),
	.datab(gnd),
	.datac(\Reg_A|Q [29]),
	.datad(\IR|Q [13]),
	.cin(gnd),
	.combout(\IM_MUX1a|f[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[29]~29 .lut_mask = 16'hFA50;
defparam \IM_MUX1a|f[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N16
cycloneive_lcell_comb \DATA_MUX0|Mux0~6 (
// Equation(s):
// \DATA_MUX0|Mux0~6_combout  = (\ALU_Op[2]~input_o  & (!\DATA_MUX[0]~input_o  & \DATA_MUX[1]~input_o ))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\DATA_MUX[0]~input_o ),
	.datac(gnd),
	.datad(\DATA_MUX[1]~input_o ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux0~6 .lut_mask = 16'h2200;
defparam \DATA_MUX0|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N6
cycloneive_lcell_comb \DATA_MUX0|Mux0~9 (
// Equation(s):
// \DATA_MUX0|Mux0~9_combout  = (\ALU_Op[0]~input_o  & ((\IM_MUX2a|Mux0~0_combout ) # ((!\ALU_Op[1]~input_o  & \IM_MUX1a|f[31]~31_combout )))) # (!\ALU_Op[0]~input_o  & (\ALU_Op[1]~input_o ))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\IM_MUX1a|f[31]~31_combout ),
	.datad(\IM_MUX2a|Mux0~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux0~9 .lut_mask = 16'hEE64;
defparam \DATA_MUX0|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N28
cycloneive_lcell_comb \ALU0|result_s~11 (
// Equation(s):
// \ALU0|result_s~11_combout  = (\IM_MUX2a|Mux0~0_combout  & ((\IM_MUX1~input_o  & (\IR|Q [15])) # (!\IM_MUX1~input_o  & ((\Reg_A|Q [31])))))

	.dataa(\IR|Q [15]),
	.datab(\IM_MUX1~input_o ),
	.datac(\Reg_A|Q [31]),
	.datad(\IM_MUX2a|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ALU0|result_s~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|result_s~11 .lut_mask = 16'hB800;
defparam \ALU0|result_s~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N0
cycloneive_lcell_comb \DATA_MUX0|Mux0~2 (
// Equation(s):
// \DATA_MUX0|Mux0~2_combout  = \ALU0|sub0|stage1|stage3|stage3|s~0_combout  $ (((\IM_MUX2a|Mux4~0_combout  & ((\IM_MUX1a|f[27]~27_combout ) # (\ALU0|add0|stage1|stage1|stage3|Cout~0_combout ))) # (!\IM_MUX2a|Mux4~0_combout  & (\IM_MUX1a|f[27]~27_combout  & 
// \ALU0|add0|stage1|stage1|stage3|Cout~0_combout ))))

	.dataa(\IM_MUX2a|Mux4~0_combout ),
	.datab(\IM_MUX1a|f[27]~27_combout ),
	.datac(\ALU0|sub0|stage1|stage3|stage3|s~0_combout ),
	.datad(\ALU0|add0|stage1|stage1|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux0~2 .lut_mask = 16'h1E78;
defparam \DATA_MUX0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N22
cycloneive_lcell_comb \DATA_MUX0|Mux0~10 (
// Equation(s):
// \DATA_MUX0|Mux0~10_combout  = (\DATA_MUX0|Mux0~9_combout  & (((\ALU_Op[0]~input_o ) # (\DATA_MUX0|Mux0~2_combout )))) # (!\DATA_MUX0|Mux0~9_combout  & (\ALU0|result_s~11_combout  & (!\ALU_Op[0]~input_o )))

	.dataa(\DATA_MUX0|Mux0~9_combout ),
	.datab(\ALU0|result_s~11_combout ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\DATA_MUX0|Mux0~2_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux0~10 .lut_mask = 16'hAEA4;
defparam \DATA_MUX0|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y24_N1
cycloneive_io_ibuf \DATA_IN[31]~input (
	.i(DATA_IN[31]),
	.ibar(gnd),
	.o(\DATA_IN[31]~input_o ));
// synopsys translate_off
defparam \DATA_IN[31]~input .bus_hold = "false";
defparam \DATA_IN[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N14
cycloneive_lcell_comb \Reg_Mux0|f[31]~31 (
// Equation(s):
// \Reg_Mux0|f[31]~31_combout  = (\REG_MUX~input_o  & ((\Reg_B|Q [31]))) # (!\REG_MUX~input_o  & (\Reg_A|Q [31]))

	.dataa(\Reg_A|Q [31]),
	.datab(\REG_MUX~input_o ),
	.datac(gnd),
	.datad(\Reg_B|Q [31]),
	.cin(gnd),
	.combout(\Reg_Mux0|f[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[31]~31 .lut_mask = 16'hEE22;
defparam \Reg_Mux0|f[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\Data_Mem0|DATAMEM~74_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\Ld_IR~input_o ),
	.clk0(!\mClk~inputclkctrl_outclk ),
	.clk1(\Clk~inputclkctrl_outclk ),
	.ena0(\Data_Mem0|DATAMEM~74_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\Reg_Mux0|f[31]~31_combout ,\Reg_Mux0|f[30]~30_combout ,\Reg_Mux0|f[29]~29_combout ,\Reg_Mux0|f[28]~28_combout ,\Reg_Mux0|f[27]~27_combout ,\Reg_Mux0|f[26]~26_combout ,\Reg_Mux0|f[25]~25_combout ,\Reg_Mux0|f[24]~24_combout ,\Reg_Mux0|f[23]~23_combout ,
\Reg_Mux0|f[22]~22_combout ,\Reg_Mux0|f[21]~21_combout ,\Reg_Mux0|f[20]~20_combout ,\Reg_Mux0|f[19]~19_combout ,\Reg_Mux0|f[18]~18_combout ,\Reg_Mux0|f[17]~17_combout ,\Reg_Mux0|f[16]~16_combout ,\Reg_Mux0|f[15]~15_combout ,\Reg_Mux0|f[14]~14_combout ,
\Reg_Mux0|f[13]~13_combout ,\Reg_Mux0|f[12]~12_combout ,\Reg_Mux0|f[11]~11_combout ,\Reg_Mux0|f[10]~10_combout ,\Reg_Mux0|f[9]~9_combout ,\Reg_Mux0|f[8]~8_combout ,\Reg_Mux0|f[7]~7_combout ,\Reg_Mux0|f[6]~6_combout ,\Reg_Mux0|f[5]~5_combout ,
\Reg_Mux0|f[4]~4_combout ,\Reg_Mux0|f[3]~3_combout ,\Reg_Mux0|f[2]~2_combout ,\Reg_Mux0|f[1]~1_combout ,\Reg_Mux0|f[0]~0_combout }),
	.portaaddr({\IR|Q [7],\IR|Q [6],\IR|Q [5],\IR|Q [4],\IR|Q [3],\IR|Q [2],\IR|Q [1],\IR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\DATA_MUX0|Mux24~11_combout ,\DATA_MUX0|Mux25~8_combout ,\DATA_MUX0|Mux26~14_combout ,\DATA_MUX0|Mux27~8_combout ,\DATA_MUX0|Mux28~6_combout ,\DATA_MUX0|Mux29~8_combout ,\DATA_MUX0|Mux30~8_combout ,\DATA_MUX0|Mux31~8_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_mem:Data_Mem0|altsyncram:DATAMEM_rtl_0|altsyncram_hie1:auto_generated|ALTSYNCRAM";
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N24
cycloneive_lcell_comb \Data_Mem0|DATAMEM~73feeder (
// Equation(s):
// \Data_Mem0|DATAMEM~73feeder_combout  = \Reg_Mux0|f[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reg_Mux0|f[31]~31_combout ),
	.cin(gnd),
	.combout(\Data_Mem0|DATAMEM~73feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~73feeder .lut_mask = 16'hFF00;
defparam \Data_Mem0|DATAMEM~73feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y40_N25
dffeas \Data_Mem0|DATAMEM~73 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|DATAMEM~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~73 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N2
cycloneive_lcell_comb \Data_Mem0|data_out~32 (
// Equation(s):
// \Data_Mem0|data_out~32_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a31 )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~73_q )))))

	.dataa(\Data_Mem0|data_out[2]~0_combout ),
	.datab(\Data_Mem0|DATAMEM~41_q ),
	.datac(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\Data_Mem0|DATAMEM~73_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~32_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~32 .lut_mask = 16'h5140;
defparam \Data_Mem0|data_out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N3
dffeas \Data_Mem0|data_out[31] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[31] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N20
cycloneive_lcell_comb \DATA_MUX0|Mux0~8 (
// Equation(s):
// \DATA_MUX0|Mux0~8_combout  = (!\DATA_MUX[1]~input_o  & ((\DATA_MUX[0]~input_o  & ((\Data_Mem0|data_out [31]))) # (!\DATA_MUX[0]~input_o  & (\DATA_IN[31]~input_o ))))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\DATA_IN[31]~input_o ),
	.datac(\DATA_MUX[0]~input_o ),
	.datad(\Data_Mem0|data_out [31]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux0~8 .lut_mask = 16'h5404;
defparam \DATA_MUX0|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N24
cycloneive_lcell_comb \DATA_MUX0|Mux0~3 (
// Equation(s):
// \DATA_MUX0|Mux0~3_combout  = (\DATA_MUX0|Mux0~8_combout ) # ((!\ALU_Op[2]~input_o  & (\DATA_MUX0|Mux31~2_combout  & \DATA_MUX0|Mux0~10_combout )))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\DATA_MUX0|Mux31~2_combout ),
	.datac(\DATA_MUX0|Mux0~10_combout ),
	.datad(\DATA_MUX0|Mux0~8_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux0~3 .lut_mask = 16'hFF40;
defparam \DATA_MUX0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N2
cycloneive_lcell_comb \B_Mux0|f[31]~49 (
// Equation(s):
// \B_Mux0|f[31]~49_combout  = (!\B_MUX~input_o  & ((\DATA_MUX0|Mux0~3_combout ) # ((\DATA_MUX0|Mux0~6_combout  & \DATA_MUX0|Mux0~5_combout ))))

	.dataa(\DATA_MUX0|Mux0~6_combout ),
	.datab(\B_MUX~input_o ),
	.datac(\DATA_MUX0|Mux0~5_combout ),
	.datad(\DATA_MUX0|Mux0~3_combout ),
	.cin(gnd),
	.combout(\B_Mux0|f[31]~49_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[31]~49 .lut_mask = 16'h3320;
defparam \B_Mux0|f[31]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N3
dffeas \Reg_B|Q[31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[31]~49_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[31] .is_wysiwyg = "true";
defparam \Reg_B|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N6
cycloneive_lcell_comb \IM_MUX2a|Mux0~0 (
// Equation(s):
// \IM_MUX2a|Mux0~0_combout  = (!\IM_MUX2[1]~input_o  & (!\IM_MUX2[0]~input_o  & \Reg_B|Q [31]))

	.dataa(gnd),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\Reg_B|Q [31]),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux0~0 .lut_mask = 16'h0300;
defparam \IM_MUX2a|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N30
cycloneive_lcell_comb \ALU0|sub0|stage1|stage3|stage3|s~0 (
// Equation(s):
// \ALU0|sub0|stage1|stage3|stage3|s~0_combout  = \IM_MUX2a|Mux0~0_combout  $ (((\IM_MUX1~input_o  & (\IR|Q [15])) # (!\IM_MUX1~input_o  & ((\Reg_A|Q [31])))))

	.dataa(\IR|Q [15]),
	.datab(\Reg_A|Q [31]),
	.datac(\IM_MUX1~input_o ),
	.datad(\IM_MUX2a|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage1|stage3|stage3|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage1|stage3|stage3|s~0 .lut_mask = 16'h53AC;
defparam \ALU0|sub0|stage1|stage3|stage3|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N10
cycloneive_lcell_comb \ALU0|sub0|stage1|stage2|stage3|Cout~0 (
// Equation(s):
// \ALU0|sub0|stage1|stage2|stage3|Cout~0_combout  = (\IM_MUX2a|Mux4~0_combout  & (\IM_MUX1a|f[27]~27_combout  & \ALU0|sub0|stage1|stage1|stage3|Cout~0_combout )) # (!\IM_MUX2a|Mux4~0_combout  & ((\IM_MUX1a|f[27]~27_combout ) # 
// (\ALU0|sub0|stage1|stage1|stage3|Cout~0_combout )))

	.dataa(\IM_MUX2a|Mux4~0_combout ),
	.datab(\IM_MUX1a|f[27]~27_combout ),
	.datac(\ALU0|sub0|stage1|stage1|stage3|Cout~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU0|sub0|stage1|stage2|stage3|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage1|stage2|stage3|Cout~0 .lut_mask = 16'hD4D4;
defparam \ALU0|sub0|stage1|stage2|stage3|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N12
cycloneive_lcell_comb \DATA_MUX0|Mux0~4 (
// Equation(s):
// \DATA_MUX0|Mux0~4_combout  = (\ALU_Op[1]~input_o  & ((\ALU0|sub0|stage1|stage3|stage3|s~0_combout  $ (!\ALU0|sub0|stage1|stage2|stage3|Cout~0_combout )))) # (!\ALU_Op[1]~input_o  & (\IM_MUX1a|f[30]~30_combout ))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\IM_MUX1a|f[30]~30_combout ),
	.datac(\ALU0|sub0|stage1|stage3|stage3|s~0_combout ),
	.datad(\ALU0|sub0|stage1|stage2|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux0~4 .lut_mask = 16'hE44E;
defparam \DATA_MUX0|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N14
cycloneive_lcell_comb \DATA_MUX0|Mux0~5 (
// Equation(s):
// \DATA_MUX0|Mux0~5_combout  = (\ALU_Op[0]~input_o  & (\ALU_Op[1]~input_o  & (\IM_MUX1a|f[31]~31_combout ))) # (!\ALU_Op[0]~input_o  & (((\DATA_MUX0|Mux0~4_combout ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\IM_MUX1a|f[31]~31_combout ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\DATA_MUX0|Mux0~4_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux0~5 .lut_mask = 16'h8F80;
defparam \DATA_MUX0|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N4
cycloneive_lcell_comb \A_Mux0|f[31]~50 (
// Equation(s):
// \A_Mux0|f[31]~50_combout  = (!\A_MUX~input_o  & ((\DATA_MUX0|Mux0~3_combout ) # ((\DATA_MUX0|Mux0~6_combout  & \DATA_MUX0|Mux0~5_combout ))))

	.dataa(\A_MUX~input_o ),
	.datab(\DATA_MUX0|Mux0~6_combout ),
	.datac(\DATA_MUX0|Mux0~5_combout ),
	.datad(\DATA_MUX0|Mux0~3_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[31]~50_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[31]~50 .lut_mask = 16'h5540;
defparam \A_Mux0|f[31]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N5
dffeas \Reg_A|Q[31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[31]~50_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[31] .is_wysiwyg = "true";
defparam \Reg_A|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N6
cycloneive_lcell_comb \IM_MUX1a|f[31]~31 (
// Equation(s):
// \IM_MUX1a|f[31]~31_combout  = (\IM_MUX1~input_o  & (\IR|Q [15])) # (!\IM_MUX1~input_o  & ((\Reg_A|Q [31])))

	.dataa(\IR|Q [15]),
	.datab(\IM_MUX1~input_o ),
	.datac(\Reg_A|Q [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IM_MUX1a|f[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[31]~31 .lut_mask = 16'hB8B8;
defparam \IM_MUX1a|f[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N22
cycloneive_lcell_comb \DATA_MUX0|Mux1~5 (
// Equation(s):
// \DATA_MUX0|Mux1~5_combout  = (\ALU_Op[0]~input_o  & ((\IM_MUX1a|f[31]~31_combout ) # ((\ALU_Op[1]~input_o )))) # (!\ALU_Op[0]~input_o  & (((!\ALU_Op[1]~input_o  & \IM_MUX1a|f[29]~29_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\IM_MUX1a|f[31]~31_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\IM_MUX1a|f[29]~29_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux1~5 .lut_mask = 16'hADA8;
defparam \DATA_MUX0|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N22
cycloneive_lcell_comb \ALU0|sub0|stage1|stage3|stage2|s~0 (
// Equation(s):
// \ALU0|sub0|stage1|stage3|stage2|s~0_combout  = \IM_MUX1a|f[30]~30_combout  $ (((!\IM_MUX2[1]~input_o  & (!\IM_MUX2[0]~input_o  & \Reg_B|Q [30]))))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\IM_MUX2[0]~input_o ),
	.datac(\IM_MUX1a|f[30]~30_combout ),
	.datad(\Reg_B|Q [30]),
	.cin(gnd),
	.combout(\ALU0|sub0|stage1|stage3|stage2|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage1|stage3|stage2|s~0 .lut_mask = 16'hE1F0;
defparam \ALU0|sub0|stage1|stage3|stage2|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N20
cycloneive_lcell_comb \ALU0|sub0|stage1|stage3|stage2|s (
// Equation(s):
// \ALU0|sub0|stage1|stage3|stage2|s~combout  = \ALU0|sub0|stage1|stage3|stage2|s~0_combout  $ (((\IM_MUX2a|Mux4~0_combout  & (\ALU0|sub0|stage1|stage1|stage3|Cout~0_combout  & \IM_MUX1a|f[27]~27_combout )) # (!\IM_MUX2a|Mux4~0_combout  & 
// ((\ALU0|sub0|stage1|stage1|stage3|Cout~0_combout ) # (\IM_MUX1a|f[27]~27_combout )))))

	.dataa(\ALU0|sub0|stage1|stage3|stage2|s~0_combout ),
	.datab(\IM_MUX2a|Mux4~0_combout ),
	.datac(\ALU0|sub0|stage1|stage1|stage3|Cout~0_combout ),
	.datad(\IM_MUX1a|f[27]~27_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage1|stage3|stage2|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage1|stage3|stage2|s .lut_mask = 16'h599A;
defparam \ALU0|sub0|stage1|stage3|stage2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N26
cycloneive_lcell_comb \DATA_MUX0|Mux1~6 (
// Equation(s):
// \DATA_MUX0|Mux1~6_combout  = (\DATA_MUX0|Mux1~5_combout  & ((\IM_MUX1a|f[30]~30_combout ) # ((!\ALU_Op[1]~input_o )))) # (!\DATA_MUX0|Mux1~5_combout  & (((\ALU_Op[1]~input_o  & !\ALU0|sub0|stage1|stage3|stage2|s~combout ))))

	.dataa(\IM_MUX1a|f[30]~30_combout ),
	.datab(\DATA_MUX0|Mux1~5_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\ALU0|sub0|stage1|stage3|stage2|s~combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux1~6 .lut_mask = 16'h8CBC;
defparam \DATA_MUX0|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y59_N15
cycloneive_io_ibuf \DATA_IN[30]~input (
	.i(DATA_IN[30]),
	.ibar(gnd),
	.o(\DATA_IN[30]~input_o ));
// synopsys translate_off
defparam \DATA_IN[30]~input .bus_hold = "false";
defparam \DATA_IN[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N18
cycloneive_lcell_comb \IM_MUX2a|Mux1~0 (
// Equation(s):
// \IM_MUX2a|Mux1~0_combout  = (!\IM_MUX2[0]~input_o  & (\Reg_B|Q [30] & !\IM_MUX2[1]~input_o ))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\Reg_B|Q [30]),
	.datac(gnd),
	.datad(\IM_MUX2[1]~input_o ),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux1~0 .lut_mask = 16'h0044;
defparam \IM_MUX2a|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N28
cycloneive_lcell_comb \ALU0|result_s~10 (
// Equation(s):
// \ALU0|result_s~10_combout  = (!\IM_MUX2[1]~input_o  & (!\IM_MUX2[0]~input_o  & (\IM_MUX1a|f[30]~30_combout  & \Reg_B|Q [30])))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\IM_MUX2[0]~input_o ),
	.datac(\IM_MUX1a|f[30]~30_combout ),
	.datad(\Reg_B|Q [30]),
	.cin(gnd),
	.combout(\ALU0|result_s~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|result_s~10 .lut_mask = 16'h1000;
defparam \ALU0|result_s~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N20
cycloneive_lcell_comb \ALU0|add0|stage1|stage3|stage2|s (
// Equation(s):
// \ALU0|add0|stage1|stage3|stage2|s~combout  = \ALU0|sub0|stage1|stage3|stage2|s~0_combout  $ (((\IM_MUX2a|Mux4~0_combout  & ((\IM_MUX1a|f[27]~27_combout ) # (\ALU0|add0|stage1|stage1|stage3|Cout~0_combout ))) # (!\IM_MUX2a|Mux4~0_combout  & 
// (\IM_MUX1a|f[27]~27_combout  & \ALU0|add0|stage1|stage1|stage3|Cout~0_combout ))))

	.dataa(\ALU0|sub0|stage1|stage3|stage2|s~0_combout ),
	.datab(\IM_MUX2a|Mux4~0_combout ),
	.datac(\IM_MUX1a|f[27]~27_combout ),
	.datad(\ALU0|add0|stage1|stage1|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALU0|add0|stage1|stage3|stage2|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|add0|stage1|stage3|stage2|s .lut_mask = 16'h566A;
defparam \ALU0|add0|stage1|stage3|stage2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N10
cycloneive_lcell_comb \DATA_MUX0|Mux1~2 (
// Equation(s):
// \DATA_MUX0|Mux1~2_combout  = (\ALU_Op[0]~input_o  & (((\ALU_Op[1]~input_o )))) # (!\ALU_Op[0]~input_o  & ((\ALU_Op[1]~input_o  & ((\ALU0|add0|stage1|stage3|stage2|s~combout ))) # (!\ALU_Op[1]~input_o  & (\ALU0|result_s~10_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\ALU0|result_s~10_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\ALU0|add0|stage1|stage3|stage2|s~combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux1~2 .lut_mask = 16'hF4A4;
defparam \DATA_MUX0|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N0
cycloneive_lcell_comb \DATA_MUX0|Mux1~3 (
// Equation(s):
// \DATA_MUX0|Mux1~3_combout  = (\ALU_Op[0]~input_o  & ((\IM_MUX2a|Mux1~0_combout ) # ((\IM_MUX1a|f[30]~30_combout  & !\DATA_MUX0|Mux1~2_combout )))) # (!\ALU_Op[0]~input_o  & (((\DATA_MUX0|Mux1~2_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\IM_MUX2a|Mux1~0_combout ),
	.datac(\IM_MUX1a|f[30]~30_combout ),
	.datad(\DATA_MUX0|Mux1~2_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux1~3 .lut_mask = 16'hDDA8;
defparam \DATA_MUX0|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N6
cycloneive_lcell_comb \DATA_MUX0|Mux1~4 (
// Equation(s):
// \DATA_MUX0|Mux1~4_combout  = (\DATA_MUX0|Mux7~2_combout  & (\DATA_MUX[1]~input_o )) # (!\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux1~3_combout ))) # (!\DATA_MUX[1]~input_o  & (\DATA_IN[30]~input_o ))))

	.dataa(\DATA_MUX0|Mux7~2_combout ),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_IN[30]~input_o ),
	.datad(\DATA_MUX0|Mux1~3_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux1~4 .lut_mask = 16'hDC98;
defparam \DATA_MUX0|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N12
cycloneive_lcell_comb \DATA_MUX0|Mux1~7 (
// Equation(s):
// \DATA_MUX0|Mux1~7_combout  = (\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux1~4_combout  & ((\DATA_MUX0|Mux1~6_combout ))) # (!\DATA_MUX0|Mux1~4_combout  & (\Data_Mem0|data_out [30])))) # (!\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX0|Mux1~4_combout ))))

	.dataa(\DATA_MUX0|Mux7~2_combout ),
	.datab(\Data_Mem0|data_out [30]),
	.datac(\DATA_MUX0|Mux1~6_combout ),
	.datad(\DATA_MUX0|Mux1~4_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux1~7 .lut_mask = 16'hF588;
defparam \DATA_MUX0|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N24
cycloneive_lcell_comb \B_Mux0|f[30]~61 (
// Equation(s):
// \B_Mux0|f[30]~61_combout  = (\DATA_MUX0|Mux1~7_combout  & (!\B_MUX~input_o  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o ))))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\DATA_MUX[0]~input_o ),
	.datac(\DATA_MUX0|Mux1~7_combout ),
	.datad(\B_MUX~input_o ),
	.cin(gnd),
	.combout(\B_Mux0|f[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[30]~61 .lut_mask = 16'h0070;
defparam \B_Mux0|f[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N25
dffeas \Reg_B|Q[30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[30]~61_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[30] .is_wysiwyg = "true";
defparam \Reg_B|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N22
cycloneive_lcell_comb \Reg_Mux0|f[30]~30 (
// Equation(s):
// \Reg_Mux0|f[30]~30_combout  = (\REG_MUX~input_o  & (\Reg_B|Q [30])) # (!\REG_MUX~input_o  & ((\Reg_A|Q [30])))

	.dataa(\REG_MUX~input_o ),
	.datab(\Reg_B|Q [30]),
	.datac(gnd),
	.datad(\Reg_A|Q [30]),
	.cin(gnd),
	.combout(\Reg_Mux0|f[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[30]~30 .lut_mask = 16'hDD88;
defparam \Reg_Mux0|f[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N16
cycloneive_lcell_comb \Data_Mem0|DATAMEM~72feeder (
// Equation(s):
// \Data_Mem0|DATAMEM~72feeder_combout  = \Reg_Mux0|f[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reg_Mux0|f[30]~30_combout ),
	.cin(gnd),
	.combout(\Data_Mem0|DATAMEM~72feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~72feeder .lut_mask = 16'hFF00;
defparam \Data_Mem0|DATAMEM~72feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y41_N17
dffeas \Data_Mem0|DATAMEM~72 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|DATAMEM~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~72 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N16
cycloneive_lcell_comb \Data_Mem0|data_out~31 (
// Equation(s):
// \Data_Mem0|data_out~31_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a30 )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~72_q )))))

	.dataa(\Data_Mem0|DATAMEM~41_q ),
	.datab(\Data_Mem0|data_out[2]~0_combout ),
	.datac(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\Data_Mem0|DATAMEM~72_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~31 .lut_mask = 16'h3120;
defparam \Data_Mem0|data_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y41_N17
dffeas \Data_Mem0|data_out[30] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[30] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N18
cycloneive_lcell_comb \A_Mux0|f[30]~48 (
// Equation(s):
// \A_Mux0|f[30]~48_combout  = (!\A_MUX~input_o  & ((\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux1~6_combout ) # (!\DATA_MUX0|Mux1~4_combout ))) # (!\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux1~4_combout )))))

	.dataa(\DATA_MUX0|Mux7~2_combout ),
	.datab(\A_MUX~input_o ),
	.datac(\DATA_MUX0|Mux1~6_combout ),
	.datad(\DATA_MUX0|Mux1~4_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[30]~48_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[30]~48 .lut_mask = 16'h3122;
defparam \A_Mux0|f[30]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N14
cycloneive_lcell_comb \A_Mux0|f[30]~49 (
// Equation(s):
// \A_Mux0|f[30]~49_combout  = (!\DATA_MUX0|Mux7~3_combout  & (\A_Mux0|f[30]~48_combout  & ((\Data_Mem0|data_out [30]) # (\DATA_MUX0|Mux1~4_combout ))))

	.dataa(\DATA_MUX0|Mux7~3_combout ),
	.datab(\Data_Mem0|data_out [30]),
	.datac(\DATA_MUX0|Mux1~4_combout ),
	.datad(\A_Mux0|f[30]~48_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[30]~49_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[30]~49 .lut_mask = 16'h5400;
defparam \A_Mux0|f[30]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y41_N15
dffeas \Reg_A|Q[30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[30]~49_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[30] .is_wysiwyg = "true";
defparam \Reg_A|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N30
cycloneive_lcell_comb \IM_MUX1a|f[30]~30 (
// Equation(s):
// \IM_MUX1a|f[30]~30_combout  = (\IM_MUX1~input_o  & ((\IR|Q [14]))) # (!\IM_MUX1~input_o  & (\Reg_A|Q [30]))

	.dataa(gnd),
	.datab(\IM_MUX1~input_o ),
	.datac(\Reg_A|Q [30]),
	.datad(\IR|Q [14]),
	.cin(gnd),
	.combout(\IM_MUX1a|f[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[30]~30 .lut_mask = 16'hFC30;
defparam \IM_MUX1a|f[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N14
cycloneive_lcell_comb \DATA_MUX0|Mux2~5 (
// Equation(s):
// \DATA_MUX0|Mux2~5_combout  = (\ALU_Op[0]~input_o  & ((\ALU_Op[1]~input_o ) # ((\IM_MUX1a|f[30]~30_combout )))) # (!\ALU_Op[0]~input_o  & (!\ALU_Op[1]~input_o  & (\IM_MUX1a|f[28]~28_combout )))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\IM_MUX1a|f[28]~28_combout ),
	.datad(\IM_MUX1a|f[30]~30_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux2~5 .lut_mask = 16'hBA98;
defparam \DATA_MUX0|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N16
cycloneive_lcell_comb \IM_MUX2a|Mux2~0 (
// Equation(s):
// \IM_MUX2a|Mux2~0_combout  = (!\IM_MUX2[1]~input_o  & (!\IM_MUX2[0]~input_o  & \Reg_B|Q [29]))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(gnd),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\Reg_B|Q [29]),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux2~0 .lut_mask = 16'h0500;
defparam \IM_MUX2a|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N10
cycloneive_lcell_comb \ALU0|sub0|stage1|stage3|stage1|s~0 (
// Equation(s):
// \ALU0|sub0|stage1|stage3|stage1|s~0_combout  = \IM_MUX2a|Mux2~0_combout  $ (((\IM_MUX1~input_o  & ((\IR|Q [13]))) # (!\IM_MUX1~input_o  & (\Reg_A|Q [29]))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\IM_MUX2a|Mux2~0_combout ),
	.datac(\Reg_A|Q [29]),
	.datad(\IR|Q [13]),
	.cin(gnd),
	.combout(\ALU0|sub0|stage1|stage3|stage1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage1|stage3|stage1|s~0 .lut_mask = 16'h369C;
defparam \ALU0|sub0|stage1|stage3|stage1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N16
cycloneive_lcell_comb \ALU0|sub0|stage1|stage3|stage1|s (
// Equation(s):
// \ALU0|sub0|stage1|stage3|stage1|s~combout  = \ALU0|sub0|stage1|stage3|stage1|s~0_combout  $ (((\IM_MUX1a|f[27]~27_combout  & ((\ALU0|sub0|stage1|stage1|stage3|Cout~0_combout ) # (!\IM_MUX2a|Mux4~0_combout ))) # (!\IM_MUX1a|f[27]~27_combout  & 
// (!\IM_MUX2a|Mux4~0_combout  & \ALU0|sub0|stage1|stage1|stage3|Cout~0_combout ))))

	.dataa(\IM_MUX1a|f[27]~27_combout ),
	.datab(\IM_MUX2a|Mux4~0_combout ),
	.datac(\ALU0|sub0|stage1|stage3|stage1|s~0_combout ),
	.datad(\ALU0|sub0|stage1|stage1|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage1|stage3|stage1|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage1|stage3|stage1|s .lut_mask = 16'h4BD2;
defparam \ALU0|sub0|stage1|stage3|stage1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N0
cycloneive_lcell_comb \DATA_MUX0|Mux2~6 (
// Equation(s):
// \DATA_MUX0|Mux2~6_combout  = (\DATA_MUX0|Mux2~5_combout  & ((\IM_MUX1a|f[29]~29_combout ) # ((!\ALU_Op[1]~input_o )))) # (!\DATA_MUX0|Mux2~5_combout  & (((\ALU_Op[1]~input_o  & !\ALU0|sub0|stage1|stage3|stage1|s~combout ))))

	.dataa(\IM_MUX1a|f[29]~29_combout ),
	.datab(\DATA_MUX0|Mux2~5_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\ALU0|sub0|stage1|stage3|stage1|s~combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux2~6 .lut_mask = 16'h8CBC;
defparam \DATA_MUX0|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N6
cycloneive_lcell_comb \ALU0|result_s~9 (
// Equation(s):
// \ALU0|result_s~9_combout  = (\IM_MUX2a|Mux2~0_combout  & ((\IM_MUX1~input_o  & ((\IR|Q [13]))) # (!\IM_MUX1~input_o  & (\Reg_A|Q [29]))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\IM_MUX2a|Mux2~0_combout ),
	.datac(\Reg_A|Q [29]),
	.datad(\IR|Q [13]),
	.cin(gnd),
	.combout(\ALU0|result_s~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|result_s~9 .lut_mask = 16'hC840;
defparam \ALU0|result_s~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N16
cycloneive_lcell_comb \ALU0|add0|stage1|stage3|stage1|s (
// Equation(s):
// \ALU0|add0|stage1|stage3|stage1|s~combout  = \ALU0|sub0|stage1|stage3|stage1|s~0_combout  $ (((\IM_MUX1a|f[27]~27_combout  & ((\IM_MUX2a|Mux4~0_combout ) # (\ALU0|add0|stage1|stage1|stage3|Cout~0_combout ))) # (!\IM_MUX1a|f[27]~27_combout  & 
// (\IM_MUX2a|Mux4~0_combout  & \ALU0|add0|stage1|stage1|stage3|Cout~0_combout ))))

	.dataa(\ALU0|sub0|stage1|stage3|stage1|s~0_combout ),
	.datab(\IM_MUX1a|f[27]~27_combout ),
	.datac(\IM_MUX2a|Mux4~0_combout ),
	.datad(\ALU0|add0|stage1|stage1|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALU0|add0|stage1|stage3|stage1|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|add0|stage1|stage3|stage1|s .lut_mask = 16'h566A;
defparam \ALU0|add0|stage1|stage3|stage1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N8
cycloneive_lcell_comb \DATA_MUX0|Mux2~2 (
// Equation(s):
// \DATA_MUX0|Mux2~2_combout  = (\ALU_Op[0]~input_o  & (((\ALU_Op[1]~input_o )))) # (!\ALU_Op[0]~input_o  & ((\ALU_Op[1]~input_o  & ((\ALU0|add0|stage1|stage3|stage1|s~combout ))) # (!\ALU_Op[1]~input_o  & (\ALU0|result_s~9_combout ))))

	.dataa(\ALU0|result_s~9_combout ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\ALU0|add0|stage1|stage3|stage1|s~combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux2~2 .lut_mask = 16'hF2C2;
defparam \DATA_MUX0|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N22
cycloneive_lcell_comb \DATA_MUX0|Mux2~3 (
// Equation(s):
// \DATA_MUX0|Mux2~3_combout  = (\ALU_Op[0]~input_o  & ((\IM_MUX2a|Mux2~0_combout ) # ((!\DATA_MUX0|Mux2~2_combout  & \IM_MUX1a|f[29]~29_combout )))) # (!\ALU_Op[0]~input_o  & (((\DATA_MUX0|Mux2~2_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\IM_MUX2a|Mux2~0_combout ),
	.datac(\DATA_MUX0|Mux2~2_combout ),
	.datad(\IM_MUX1a|f[29]~29_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux2~3 .lut_mask = 16'hDAD8;
defparam \DATA_MUX0|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y28_N1
cycloneive_io_ibuf \DATA_IN[29]~input (
	.i(DATA_IN[29]),
	.ibar(gnd),
	.o(\DATA_IN[29]~input_o ));
// synopsys translate_off
defparam \DATA_IN[29]~input .bus_hold = "false";
defparam \DATA_IN[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N10
cycloneive_lcell_comb \Data_Mem0|DATAMEM~71feeder (
// Equation(s):
// \Data_Mem0|DATAMEM~71feeder_combout  = \Reg_Mux0|f[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reg_Mux0|f[29]~29_combout ),
	.cin(gnd),
	.combout(\Data_Mem0|DATAMEM~71feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~71feeder .lut_mask = 16'hFF00;
defparam \Data_Mem0|DATAMEM~71feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N11
dffeas \Data_Mem0|DATAMEM~71 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|DATAMEM~71feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~71 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N8
cycloneive_lcell_comb \Data_Mem0|data_out~30 (
// Equation(s):
// \Data_Mem0|data_out~30_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a29 )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~71_q )))))

	.dataa(\Data_Mem0|data_out[2]~0_combout ),
	.datab(\Data_Mem0|DATAMEM~41_q ),
	.datac(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\Data_Mem0|DATAMEM~71_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~30 .lut_mask = 16'h5140;
defparam \Data_Mem0|data_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N9
dffeas \Data_Mem0|data_out[29] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[29] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N12
cycloneive_lcell_comb \DATA_MUX0|Mux2~4 (
// Equation(s):
// \DATA_MUX0|Mux2~4_combout  = (\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX[1]~input_o ) # (\Data_Mem0|data_out [29])))) # (!\DATA_MUX0|Mux7~2_combout  & (\DATA_IN[29]~input_o  & (!\DATA_MUX[1]~input_o )))

	.dataa(\DATA_MUX0|Mux7~2_combout ),
	.datab(\DATA_IN[29]~input_o ),
	.datac(\DATA_MUX[1]~input_o ),
	.datad(\Data_Mem0|data_out [29]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux2~4 .lut_mask = 16'hAEA4;
defparam \DATA_MUX0|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N14
cycloneive_lcell_comb \DATA_MUX0|Mux2~7 (
// Equation(s):
// \DATA_MUX0|Mux2~7_combout  = (\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux2~4_combout  & (\DATA_MUX0|Mux2~6_combout )) # (!\DATA_MUX0|Mux2~4_combout  & ((\DATA_MUX0|Mux2~3_combout ))))) # (!\DATA_MUX[1]~input_o  & (((\DATA_MUX0|Mux2~4_combout ))))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\DATA_MUX0|Mux2~6_combout ),
	.datac(\DATA_MUX0|Mux2~3_combout ),
	.datad(\DATA_MUX0|Mux2~4_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux2~7 .lut_mask = 16'hDDA0;
defparam \DATA_MUX0|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N2
cycloneive_lcell_comb \B_Mux0|f[29]~60 (
// Equation(s):
// \B_Mux0|f[29]~60_combout  = (!\B_MUX~input_o  & (\DATA_MUX0|Mux2~7_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o ))))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\B_MUX~input_o ),
	.datac(\DATA_MUX0|Mux2~7_combout ),
	.datad(\DATA_MUX[0]~input_o ),
	.cin(gnd),
	.combout(\B_Mux0|f[29]~60_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[29]~60 .lut_mask = 16'h1030;
defparam \B_Mux0|f[29]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y40_N3
dffeas \Reg_B|Q[29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[29]~60_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[29] .is_wysiwyg = "true";
defparam \Reg_B|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N18
cycloneive_lcell_comb \Reg_Mux0|f[29]~29 (
// Equation(s):
// \Reg_Mux0|f[29]~29_combout  = (\REG_MUX~input_o  & (\Reg_B|Q [29])) # (!\REG_MUX~input_o  & ((\Reg_A|Q [29])))

	.dataa(gnd),
	.datab(\REG_MUX~input_o ),
	.datac(\Reg_B|Q [29]),
	.datad(\Reg_A|Q [29]),
	.cin(gnd),
	.combout(\Reg_Mux0|f[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[29]~29 .lut_mask = 16'hF3C0;
defparam \Reg_Mux0|f[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N16
cycloneive_lcell_comb \Data_Mem0|data_out~25 (
// Equation(s):
// \Data_Mem0|data_out~25_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a24 ))) # (!\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM~66_q ))))

	.dataa(\Data_Mem0|data_out[2]~0_combout ),
	.datab(\Data_Mem0|DATAMEM~41_q ),
	.datac(\Data_Mem0|DATAMEM~66_q ),
	.datad(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~25 .lut_mask = 16'h5410;
defparam \Data_Mem0|data_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N17
dffeas \Data_Mem0|data_out[24] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[24] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N10
cycloneive_lcell_comb \B_Mux0|f[24]~48 (
// Equation(s):
// \B_Mux0|f[24]~48_combout  = (!\DATA_MUX0|Mux7~3_combout  & (\B_Mux0|f[24]~47_combout  & ((\DATA_MUX0|Mux7~10_combout ) # (\Data_Mem0|data_out [24]))))

	.dataa(\DATA_MUX0|Mux7~3_combout ),
	.datab(\DATA_MUX0|Mux7~10_combout ),
	.datac(\B_Mux0|f[24]~47_combout ),
	.datad(\Data_Mem0|data_out [24]),
	.cin(gnd),
	.combout(\B_Mux0|f[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[24]~48 .lut_mask = 16'h5040;
defparam \B_Mux0|f[24]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N11
dffeas \Reg_B|Q[24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[24]~48_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[24] .is_wysiwyg = "true";
defparam \Reg_B|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N20
cycloneive_lcell_comb \Reg_Mux0|f[24]~24 (
// Equation(s):
// \Reg_Mux0|f[24]~24_combout  = (\REG_MUX~input_o  & (\Reg_B|Q [24])) # (!\REG_MUX~input_o  & ((\Reg_A|Q [24])))

	.dataa(\Reg_B|Q [24]),
	.datab(\REG_MUX~input_o ),
	.datac(gnd),
	.datad(\Reg_A|Q [24]),
	.cin(gnd),
	.combout(\Reg_Mux0|f[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[24]~24 .lut_mask = 16'hBB88;
defparam \Reg_Mux0|f[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N6
cycloneive_lcell_comb \Data_Mem0|DATAMEM~64feeder (
// Equation(s):
// \Data_Mem0|DATAMEM~64feeder_combout  = \Reg_Mux0|f[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reg_Mux0|f[22]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem0|DATAMEM~64feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~64feeder .lut_mask = 16'hF0F0;
defparam \Data_Mem0|DATAMEM~64feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N7
dffeas \Data_Mem0|DATAMEM~64 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|DATAMEM~64feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~64 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N4
cycloneive_lcell_comb \Data_Mem0|data_out~23 (
// Equation(s):
// \Data_Mem0|data_out~23_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a22 )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~64_q )))))

	.dataa(\Data_Mem0|data_out[2]~0_combout ),
	.datab(\Data_Mem0|DATAMEM~41_q ),
	.datac(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\Data_Mem0|DATAMEM~64_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~23 .lut_mask = 16'h5140;
defparam \Data_Mem0|data_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N5
dffeas \Data_Mem0|data_out[22] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[22] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y60_N15
cycloneive_io_ibuf \DATA_IN[22]~input (
	.i(DATA_IN[22]),
	.ibar(gnd),
	.o(\DATA_IN[22]~input_o ));
// synopsys translate_off
defparam \DATA_IN[22]~input .bus_hold = "false";
defparam \DATA_IN[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N8
cycloneive_lcell_comb \IM_MUX2a|Mux9~0 (
// Equation(s):
// \IM_MUX2a|Mux9~0_combout  = (!\IM_MUX2[1]~input_o  & (!\IM_MUX2[0]~input_o  & \Reg_B|Q [22]))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(gnd),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\Reg_B|Q [22]),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux9~0 .lut_mask = 16'h0500;
defparam \IM_MUX2a|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N28
cycloneive_lcell_comb \DATA_MUX0|Mux9~2 (
// Equation(s):
// \DATA_MUX0|Mux9~2_combout  = \IM_MUX1a|f[22]~22_combout  $ (((\ALU_Op[1]~input_o  & \ALU0|add0|stage1|stage0|stage3|Cout~0_combout )))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(gnd),
	.datac(\IM_MUX1a|f[22]~22_combout ),
	.datad(\ALU0|add0|stage1|stage0|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux9~2 .lut_mask = 16'h5AF0;
defparam \DATA_MUX0|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N26
cycloneive_lcell_comb \DATA_MUX0|Mux9~7 (
// Equation(s):
// \DATA_MUX0|Mux9~7_combout  = (\IM_MUX2a|Mux9~0_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o  $ (\DATA_MUX0|Mux9~2_combout )))) # (!\IM_MUX2a|Mux9~0_combout  & (\DATA_MUX0|Mux9~2_combout  & (\ALU_Op[0]~input_o  $ (\ALU_Op[1]~input_o ))))

	.dataa(\IM_MUX2a|Mux9~0_combout ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\DATA_MUX0|Mux9~2_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux9~7 .lut_mask = 16'h9EA8;
defparam \DATA_MUX0|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N22
cycloneive_lcell_comb \DATA_MUX0|Mux9~8 (
// Equation(s):
// \DATA_MUX0|Mux9~8_combout  = (\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX[1]~input_o )))) # (!\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux9~7_combout ))) # (!\DATA_MUX[1]~input_o  & (\DATA_IN[22]~input_o ))))

	.dataa(\DATA_MUX0|Mux7~2_combout ),
	.datab(\DATA_IN[22]~input_o ),
	.datac(\DATA_MUX[1]~input_o ),
	.datad(\DATA_MUX0|Mux9~7_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux9~8 .lut_mask = 16'hF4A4;
defparam \DATA_MUX0|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N24
cycloneive_lcell_comb \B_Mux0|f[22]~45 (
// Equation(s):
// \B_Mux0|f[22]~45_combout  = (!\B_MUX~input_o  & ((\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux9~4_combout ) # (!\DATA_MUX0|Mux9~8_combout ))) # (!\DATA_MUX0|Mux7~2_combout  & (\DATA_MUX0|Mux9~8_combout ))))

	.dataa(\DATA_MUX0|Mux7~2_combout ),
	.datab(\B_MUX~input_o ),
	.datac(\DATA_MUX0|Mux9~8_combout ),
	.datad(\DATA_MUX0|Mux9~4_combout ),
	.cin(gnd),
	.combout(\B_Mux0|f[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[22]~45 .lut_mask = 16'h3212;
defparam \B_Mux0|f[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N30
cycloneive_lcell_comb \B_Mux0|f[22]~46 (
// Equation(s):
// \B_Mux0|f[22]~46_combout  = (!\DATA_MUX0|Mux7~3_combout  & (\B_Mux0|f[22]~45_combout  & ((\Data_Mem0|data_out [22]) # (\DATA_MUX0|Mux9~8_combout ))))

	.dataa(\DATA_MUX0|Mux7~3_combout ),
	.datab(\Data_Mem0|data_out [22]),
	.datac(\DATA_MUX0|Mux9~8_combout ),
	.datad(\B_Mux0|f[22]~45_combout ),
	.cin(gnd),
	.combout(\B_Mux0|f[22]~46_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[22]~46 .lut_mask = 16'h5400;
defparam \B_Mux0|f[22]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y40_N31
dffeas \Reg_B|Q[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[22]~46_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[22] .is_wysiwyg = "true";
defparam \Reg_B|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N20
cycloneive_lcell_comb \Reg_Mux0|f[22]~22 (
// Equation(s):
// \Reg_Mux0|f[22]~22_combout  = (\REG_MUX~input_o  & (\Reg_B|Q [22])) # (!\REG_MUX~input_o  & ((\Reg_A|Q [22])))

	.dataa(gnd),
	.datab(\REG_MUX~input_o ),
	.datac(\Reg_B|Q [22]),
	.datad(\Reg_A|Q [22]),
	.cin(gnd),
	.combout(\Reg_Mux0|f[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[22]~22 .lut_mask = 16'hF3C0;
defparam \Reg_Mux0|f[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N2
cycloneive_lcell_comb \Data_Mem0|data_out~19 (
// Equation(s):
// \Data_Mem0|data_out~19_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a18 ))) # (!\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM~60_q ))))

	.dataa(\Data_Mem0|data_out[2]~0_combout ),
	.datab(\Data_Mem0|DATAMEM~41_q ),
	.datac(\Data_Mem0|DATAMEM~60_q ),
	.datad(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~19 .lut_mask = 16'h5410;
defparam \Data_Mem0|data_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N3
dffeas \Data_Mem0|data_out[18] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[18] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \DATA_IN[18]~input (
	.i(DATA_IN[18]),
	.ibar(gnd),
	.o(\DATA_IN[18]~input_o ));
// synopsys translate_off
defparam \DATA_IN[18]~input .bus_hold = "false";
defparam \DATA_IN[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N6
cycloneive_lcell_comb \IM_MUX2a|Mux13~0 (
// Equation(s):
// \IM_MUX2a|Mux13~0_combout  = (!\IM_MUX2[1]~input_o  & (!\IM_MUX2[0]~input_o  & \Reg_B|Q [18]))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(gnd),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\Reg_B|Q [18]),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux13~0 .lut_mask = 16'h0500;
defparam \IM_MUX2a|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N28
cycloneive_lcell_comb \DATA_MUX0|Mux13~2 (
// Equation(s):
// \DATA_MUX0|Mux13~2_combout  = \IM_MUX1a|f[18]~18_combout  $ (((\ALU_Op[1]~input_o  & \ALU0|add0|stage0|stage3|stage3|Cout~0_combout )))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\ALU0|add0|stage0|stage3|stage3|Cout~0_combout ),
	.datac(gnd),
	.datad(\IM_MUX1a|f[18]~18_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux13~2 .lut_mask = 16'h7788;
defparam \DATA_MUX0|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N24
cycloneive_lcell_comb \DATA_MUX0|Mux13~7 (
// Equation(s):
// \DATA_MUX0|Mux13~7_combout  = (\IM_MUX2a|Mux13~0_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o  $ (\DATA_MUX0|Mux13~2_combout )))) # (!\IM_MUX2a|Mux13~0_combout  & (\DATA_MUX0|Mux13~2_combout  & (\ALU_Op[0]~input_o  $ (\ALU_Op[1]~input_o ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\IM_MUX2a|Mux13~0_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\DATA_MUX0|Mux13~2_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux13~7 .lut_mask = 16'h9EC8;
defparam \DATA_MUX0|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N30
cycloneive_lcell_comb \DATA_MUX0|Mux13~8 (
// Equation(s):
// \DATA_MUX0|Mux13~8_combout  = (\DATA_MUX[1]~input_o  & (((\DATA_MUX0|Mux7~2_combout ) # (\DATA_MUX0|Mux13~7_combout )))) # (!\DATA_MUX[1]~input_o  & (\DATA_IN[18]~input_o  & (!\DATA_MUX0|Mux7~2_combout )))

	.dataa(\DATA_IN[18]~input_o ),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX0|Mux7~2_combout ),
	.datad(\DATA_MUX0|Mux13~7_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux13~8 .lut_mask = 16'hCEC2;
defparam \DATA_MUX0|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N20
cycloneive_lcell_comb \B_Mux0|f[18]~43 (
// Equation(s):
// \B_Mux0|f[18]~43_combout  = (!\B_MUX~input_o  & ((\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux13~4_combout ) # (!\DATA_MUX0|Mux13~8_combout ))) # (!\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux13~8_combout )))))

	.dataa(\DATA_MUX0|Mux7~2_combout ),
	.datab(\DATA_MUX0|Mux13~4_combout ),
	.datac(\DATA_MUX0|Mux13~8_combout ),
	.datad(\B_MUX~input_o ),
	.cin(gnd),
	.combout(\B_Mux0|f[18]~43_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[18]~43 .lut_mask = 16'h00DA;
defparam \B_Mux0|f[18]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N2
cycloneive_lcell_comb \B_Mux0|f[18]~44 (
// Equation(s):
// \B_Mux0|f[18]~44_combout  = (!\DATA_MUX0|Mux7~3_combout  & (\B_Mux0|f[18]~43_combout  & ((\Data_Mem0|data_out [18]) # (\DATA_MUX0|Mux13~8_combout ))))

	.dataa(\Data_Mem0|data_out [18]),
	.datab(\DATA_MUX0|Mux7~3_combout ),
	.datac(\DATA_MUX0|Mux13~8_combout ),
	.datad(\B_Mux0|f[18]~43_combout ),
	.cin(gnd),
	.combout(\B_Mux0|f[18]~44_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[18]~44 .lut_mask = 16'h3200;
defparam \B_Mux0|f[18]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y42_N3
dffeas \Reg_B|Q[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[18]~44_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[18] .is_wysiwyg = "true";
defparam \Reg_B|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y42_N28
cycloneive_lcell_comb \Reg_Mux0|f[18]~18 (
// Equation(s):
// \Reg_Mux0|f[18]~18_combout  = (\REG_MUX~input_o  & (\Reg_B|Q [18])) # (!\REG_MUX~input_o  & ((\Reg_A|Q [18])))

	.dataa(\REG_MUX~input_o ),
	.datab(gnd),
	.datac(\Reg_B|Q [18]),
	.datad(\Reg_A|Q [18]),
	.cin(gnd),
	.combout(\Reg_Mux0|f[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[18]~18 .lut_mask = 16'hF5A0;
defparam \Reg_Mux0|f[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N14
cycloneive_lcell_comb \Data_Mem0|DATAMEM~69feeder (
// Equation(s):
// \Data_Mem0|DATAMEM~69feeder_combout  = \Reg_Mux0|f[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reg_Mux0|f[27]~27_combout ),
	.cin(gnd),
	.combout(\Data_Mem0|DATAMEM~69feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~69feeder .lut_mask = 16'hFF00;
defparam \Data_Mem0|DATAMEM~69feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y40_N15
dffeas \Data_Mem0|DATAMEM~69 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|DATAMEM~69feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~69 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N10
cycloneive_lcell_comb \Data_Mem0|data_out~28 (
// Equation(s):
// \Data_Mem0|data_out~28_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a27 )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~69_q )))))

	.dataa(\Data_Mem0|data_out[2]~0_combout ),
	.datab(\Data_Mem0|DATAMEM~41_q ),
	.datac(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a27 ),
	.datad(\Data_Mem0|DATAMEM~69_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~28 .lut_mask = 16'h5140;
defparam \Data_Mem0|data_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y40_N11
dffeas \Data_Mem0|data_out[27] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[27] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N20
cycloneive_lcell_comb \DATA_MUX0|Mux4~4 (
// Equation(s):
// \DATA_MUX0|Mux4~4_combout  = (\DATA_MUX[1]~input_o  & (((\DATA_MUX0|Mux7~2_combout )))) # (!\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux7~2_combout  & ((\Data_Mem0|data_out [27]))) # (!\DATA_MUX0|Mux7~2_combout  & (\DATA_IN[27]~input_o ))))

	.dataa(\DATA_IN[27]~input_o ),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX0|Mux7~2_combout ),
	.datad(\Data_Mem0|data_out [27]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux4~4 .lut_mask = 16'hF2C2;
defparam \DATA_MUX0|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N24
cycloneive_lcell_comb \DATA_MUX0|Mux4~7 (
// Equation(s):
// \DATA_MUX0|Mux4~7_combout  = (\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux4~4_combout  & (\DATA_MUX0|Mux4~6_combout )) # (!\DATA_MUX0|Mux4~4_combout  & ((\DATA_MUX0|Mux4~3_combout ))))) # (!\DATA_MUX[1]~input_o  & (((\DATA_MUX0|Mux4~4_combout ))))

	.dataa(\DATA_MUX0|Mux4~6_combout ),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX0|Mux4~3_combout ),
	.datad(\DATA_MUX0|Mux4~4_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux4~7 .lut_mask = 16'hBBC0;
defparam \DATA_MUX0|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N20
cycloneive_lcell_comb \B_Mux0|f[27]~58 (
// Equation(s):
// \B_Mux0|f[27]~58_combout  = (!\B_MUX~input_o  & (\DATA_MUX0|Mux4~7_combout  & ((!\DATA_MUX[1]~input_o ) # (!\DATA_MUX[0]~input_o ))))

	.dataa(\B_MUX~input_o ),
	.datab(\DATA_MUX[0]~input_o ),
	.datac(\DATA_MUX[1]~input_o ),
	.datad(\DATA_MUX0|Mux4~7_combout ),
	.cin(gnd),
	.combout(\B_Mux0|f[27]~58_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[27]~58 .lut_mask = 16'h1500;
defparam \B_Mux0|f[27]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y40_N21
dffeas \Reg_B|Q[27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[27]~58_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[27] .is_wysiwyg = "true";
defparam \Reg_B|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N14
cycloneive_lcell_comb \IM_MUX2a|Mux4~0 (
// Equation(s):
// \IM_MUX2a|Mux4~0_combout  = (!\IM_MUX2[0]~input_o  & (!\IM_MUX2[1]~input_o  & \Reg_B|Q [27]))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(gnd),
	.datac(\IM_MUX2[1]~input_o ),
	.datad(\Reg_B|Q [27]),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux4~0 .lut_mask = 16'h0500;
defparam \IM_MUX2a|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N18
cycloneive_lcell_comb \IM_MUX2a|Mux3~0 (
// Equation(s):
// \IM_MUX2a|Mux3~0_combout  = (!\IM_MUX2[0]~input_o  & (!\IM_MUX2[1]~input_o  & \Reg_B|Q [28]))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(gnd),
	.datac(\IM_MUX2[1]~input_o ),
	.datad(\Reg_B|Q [28]),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux3~0 .lut_mask = 16'h0500;
defparam \IM_MUX2a|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N8
cycloneive_lcell_comb \ALU0|sub0|stage1|stage3|stage0|s~0 (
// Equation(s):
// \ALU0|sub0|stage1|stage3|stage0|s~0_combout  = \IM_MUX2a|Mux3~0_combout  $ (((\IM_MUX1~input_o  & ((\IR|Q [12]))) # (!\IM_MUX1~input_o  & (\Reg_A|Q [28]))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\Reg_A|Q [28]),
	.datac(\IR|Q [12]),
	.datad(\IM_MUX2a|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage1|stage3|stage0|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage1|stage3|stage0|s~0 .lut_mask = 16'h1BE4;
defparam \ALU0|sub0|stage1|stage3|stage0|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N30
cycloneive_lcell_comb \ALU0|sub0|stage1|stage3|stage0|s (
// Equation(s):
// \ALU0|sub0|stage1|stage3|stage0|s~combout  = \ALU0|sub0|stage1|stage3|stage0|s~0_combout  $ (((\IM_MUX2a|Mux4~0_combout  & (\ALU0|sub0|stage1|stage1|stage3|Cout~0_combout  & \IM_MUX1a|f[27]~27_combout )) # (!\IM_MUX2a|Mux4~0_combout  & 
// ((\ALU0|sub0|stage1|stage1|stage3|Cout~0_combout ) # (\IM_MUX1a|f[27]~27_combout )))))

	.dataa(\IM_MUX2a|Mux4~0_combout ),
	.datab(\ALU0|sub0|stage1|stage3|stage0|s~0_combout ),
	.datac(\ALU0|sub0|stage1|stage1|stage3|Cout~0_combout ),
	.datad(\IM_MUX1a|f[27]~27_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage1|stage3|stage0|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage1|stage3|stage0|s .lut_mask = 16'h399C;
defparam \ALU0|sub0|stage1|stage3|stage0|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N30
cycloneive_lcell_comb \DATA_MUX0|Mux3~3 (
// Equation(s):
// \DATA_MUX0|Mux3~3_combout  = (\ALU_Op[0]~input_o  & ((\ALU_Op[1]~input_o ) # ((\IM_MUX1a|f[29]~29_combout )))) # (!\ALU_Op[0]~input_o  & (!\ALU_Op[1]~input_o  & (\IM_MUX1a|f[27]~27_combout )))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\IM_MUX1a|f[27]~27_combout ),
	.datad(\IM_MUX1a|f[29]~29_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux3~3 .lut_mask = 16'hBA98;
defparam \DATA_MUX0|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N28
cycloneive_lcell_comb \DATA_MUX0|Mux3~4 (
// Equation(s):
// \DATA_MUX0|Mux3~4_combout  = (\ALU_Op[1]~input_o  & ((\DATA_MUX0|Mux3~3_combout  & (\IM_MUX1a|f[28]~28_combout )) # (!\DATA_MUX0|Mux3~3_combout  & ((!\ALU0|sub0|stage1|stage3|stage0|s~combout ))))) # (!\ALU_Op[1]~input_o  & (((\DATA_MUX0|Mux3~3_combout 
// ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\IM_MUX1a|f[28]~28_combout ),
	.datac(\ALU0|sub0|stage1|stage3|stage0|s~combout ),
	.datad(\DATA_MUX0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux3~4 .lut_mask = 16'hDD0A;
defparam \DATA_MUX0|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \DATA_IN[28]~input (
	.i(DATA_IN[28]),
	.ibar(gnd),
	.o(\DATA_IN[28]~input_o ));
// synopsys translate_off
defparam \DATA_IN[28]~input .bus_hold = "false";
defparam \DATA_IN[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N26
cycloneive_lcell_comb \ALU0|result_s~8 (
// Equation(s):
// \ALU0|result_s~8_combout  = (\IM_MUX2a|Mux3~0_combout  & ((\IM_MUX1~input_o  & ((\IR|Q [12]))) # (!\IM_MUX1~input_o  & (\Reg_A|Q [28]))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\Reg_A|Q [28]),
	.datac(\IR|Q [12]),
	.datad(\IM_MUX2a|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ALU0|result_s~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|result_s~8 .lut_mask = 16'hE400;
defparam \ALU0|result_s~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N30
cycloneive_lcell_comb \ALU0|add0|stage1|stage3|stage0|s (
// Equation(s):
// \ALU0|add0|stage1|stage3|stage0|s~combout  = \ALU0|sub0|stage1|stage3|stage0|s~0_combout  $ (((\IM_MUX1a|f[27]~27_combout  & ((\IM_MUX2a|Mux4~0_combout ) # (\ALU0|add0|stage1|stage1|stage3|Cout~0_combout ))) # (!\IM_MUX1a|f[27]~27_combout  & 
// (\IM_MUX2a|Mux4~0_combout  & \ALU0|add0|stage1|stage1|stage3|Cout~0_combout ))))

	.dataa(\IM_MUX1a|f[27]~27_combout ),
	.datab(\IM_MUX2a|Mux4~0_combout ),
	.datac(\ALU0|sub0|stage1|stage3|stage0|s~0_combout ),
	.datad(\ALU0|add0|stage1|stage1|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALU0|add0|stage1|stage3|stage0|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|add0|stage1|stage3|stage0|s .lut_mask = 16'h1E78;
defparam \ALU0|add0|stage1|stage3|stage0|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N12
cycloneive_lcell_comb \DATA_MUX0|Mux3~0 (
// Equation(s):
// \DATA_MUX0|Mux3~0_combout  = (\ALU_Op[0]~input_o  & (\ALU_Op[1]~input_o )) # (!\ALU_Op[0]~input_o  & ((\ALU_Op[1]~input_o  & ((\ALU0|add0|stage1|stage3|stage0|s~combout ))) # (!\ALU_Op[1]~input_o  & (\ALU0|result_s~8_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\ALU0|result_s~8_combout ),
	.datad(\ALU0|add0|stage1|stage3|stage0|s~combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux3~0 .lut_mask = 16'hDC98;
defparam \DATA_MUX0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N6
cycloneive_lcell_comb \DATA_MUX0|Mux3~1 (
// Equation(s):
// \DATA_MUX0|Mux3~1_combout  = (\ALU_Op[0]~input_o  & ((\IM_MUX2a|Mux3~0_combout ) # ((\IM_MUX1a|f[28]~28_combout  & !\DATA_MUX0|Mux3~0_combout )))) # (!\ALU_Op[0]~input_o  & (((\DATA_MUX0|Mux3~0_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\IM_MUX1a|f[28]~28_combout ),
	.datac(\IM_MUX2a|Mux3~0_combout ),
	.datad(\DATA_MUX0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux3~1 .lut_mask = 16'hF5A8;
defparam \DATA_MUX0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N16
cycloneive_lcell_comb \DATA_MUX0|Mux3~2 (
// Equation(s):
// \DATA_MUX0|Mux3~2_combout  = (\DATA_MUX[1]~input_o  & (((\DATA_MUX0|Mux7~2_combout ) # (\DATA_MUX0|Mux3~1_combout )))) # (!\DATA_MUX[1]~input_o  & (\DATA_IN[28]~input_o  & (!\DATA_MUX0|Mux7~2_combout )))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\DATA_IN[28]~input_o ),
	.datac(\DATA_MUX0|Mux7~2_combout ),
	.datad(\DATA_MUX0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux3~2 .lut_mask = 16'hAEA4;
defparam \DATA_MUX0|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N6
cycloneive_lcell_comb \Data_Mem0|DATAMEM~70feeder (
// Equation(s):
// \Data_Mem0|DATAMEM~70feeder_combout  = \Reg_Mux0|f[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reg_Mux0|f[28]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem0|DATAMEM~70feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~70feeder .lut_mask = 16'hF0F0;
defparam \Data_Mem0|DATAMEM~70feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y41_N7
dffeas \Data_Mem0|DATAMEM~70 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|DATAMEM~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~70 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N20
cycloneive_lcell_comb \Data_Mem0|data_out~29 (
// Equation(s):
// \Data_Mem0|data_out~29_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a28 )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~70_q )))))

	.dataa(\Data_Mem0|data_out[2]~0_combout ),
	.datab(\Data_Mem0|DATAMEM~41_q ),
	.datac(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\Data_Mem0|DATAMEM~70_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~29 .lut_mask = 16'h5140;
defparam \Data_Mem0|data_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y41_N21
dffeas \Data_Mem0|data_out[28] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[28] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N6
cycloneive_lcell_comb \DATA_MUX0|Mux3~7 (
// Equation(s):
// \DATA_MUX0|Mux3~7_combout  = (\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux3~2_combout  & (\DATA_MUX0|Mux3~4_combout )) # (!\DATA_MUX0|Mux3~2_combout  & ((\Data_Mem0|data_out [28]))))) # (!\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX0|Mux3~2_combout ))))

	.dataa(\DATA_MUX0|Mux7~2_combout ),
	.datab(\DATA_MUX0|Mux3~4_combout ),
	.datac(\DATA_MUX0|Mux3~2_combout ),
	.datad(\Data_Mem0|data_out [28]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux3~7 .lut_mask = 16'hDAD0;
defparam \DATA_MUX0|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N10
cycloneive_lcell_comb \A_Mux0|f[28]~62 (
// Equation(s):
// \A_Mux0|f[28]~62_combout  = (!\A_MUX~input_o  & (\DATA_MUX0|Mux3~7_combout  & ((!\DATA_MUX[1]~input_o ) # (!\DATA_MUX[0]~input_o ))))

	.dataa(\DATA_MUX[0]~input_o ),
	.datab(\A_MUX~input_o ),
	.datac(\DATA_MUX[1]~input_o ),
	.datad(\DATA_MUX0|Mux3~7_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[28]~62_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[28]~62 .lut_mask = 16'h1300;
defparam \A_Mux0|f[28]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y40_N11
dffeas \Reg_A|Q[28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[28]~62_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[28] .is_wysiwyg = "true";
defparam \Reg_A|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N0
cycloneive_lcell_comb \IM_MUX1a|f[28]~28 (
// Equation(s):
// \IM_MUX1a|f[28]~28_combout  = (\IM_MUX1~input_o  & (\IR|Q [12])) # (!\IM_MUX1~input_o  & ((\Reg_A|Q [28])))

	.dataa(gnd),
	.datab(\IR|Q [12]),
	.datac(\Reg_A|Q [28]),
	.datad(\IM_MUX1~input_o ),
	.cin(gnd),
	.combout(\IM_MUX1a|f[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[28]~28 .lut_mask = 16'hCCF0;
defparam \IM_MUX1a|f[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N8
cycloneive_lcell_comb \DATA_MUX0|Mux4~5 (
// Equation(s):
// \DATA_MUX0|Mux4~5_combout  = (\ALU_Op[1]~input_o  & (((\ALU_Op[0]~input_o )))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o  & ((\IM_MUX1a|f[28]~28_combout ))) # (!\ALU_Op[0]~input_o  & (\IM_MUX1a|f[26]~26_combout ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\IM_MUX1a|f[26]~26_combout ),
	.datac(\IM_MUX1a|f[28]~28_combout ),
	.datad(\ALU_Op[0]~input_o ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux4~5 .lut_mask = 16'hFA44;
defparam \DATA_MUX0|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N2
cycloneive_lcell_comb \ALU0|sub0|stage1|stage2|stage3|s (
// Equation(s):
// \ALU0|sub0|stage1|stage2|stage3|s~combout  = \IM_MUX2a|Mux4~0_combout  $ (\IM_MUX1a|f[27]~27_combout  $ (\ALU0|sub0|stage1|stage1|stage3|Cout~0_combout ))

	.dataa(gnd),
	.datab(\IM_MUX2a|Mux4~0_combout ),
	.datac(\IM_MUX1a|f[27]~27_combout ),
	.datad(\ALU0|sub0|stage1|stage1|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage1|stage2|stage3|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage1|stage2|stage3|s .lut_mask = 16'hC33C;
defparam \ALU0|sub0|stage1|stage2|stage3|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N26
cycloneive_lcell_comb \DATA_MUX0|Mux4~6 (
// Equation(s):
// \DATA_MUX0|Mux4~6_combout  = (\DATA_MUX0|Mux4~5_combout  & ((\IM_MUX1a|f[27]~27_combout ) # ((!\ALU_Op[1]~input_o )))) # (!\DATA_MUX0|Mux4~5_combout  & (((\ALU_Op[1]~input_o  & !\ALU0|sub0|stage1|stage2|stage3|s~combout ))))

	.dataa(\IM_MUX1a|f[27]~27_combout ),
	.datab(\DATA_MUX0|Mux4~5_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\ALU0|sub0|stage1|stage2|stage3|s~combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux4~6 .lut_mask = 16'h8CBC;
defparam \DATA_MUX0|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N12
cycloneive_lcell_comb \A_Mux0|f[27]~47 (
// Equation(s):
// \A_Mux0|f[27]~47_combout  = (\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux4~4_combout  & (\DATA_MUX0|Mux4~6_combout )) # (!\DATA_MUX0|Mux4~4_combout  & ((\DATA_MUX0|Mux4~3_combout ))))) # (!\DATA_MUX[1]~input_o  & (((\DATA_MUX0|Mux4~4_combout ))))

	.dataa(\DATA_MUX0|Mux4~6_combout ),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX0|Mux4~3_combout ),
	.datad(\DATA_MUX0|Mux4~4_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[27]~47_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[27]~47 .lut_mask = 16'hBBC0;
defparam \A_Mux0|f[27]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N28
cycloneive_lcell_comb \A_Mux0|f[27]~61 (
// Equation(s):
// \A_Mux0|f[27]~61_combout  = (!\A_MUX~input_o  & (\A_Mux0|f[27]~47_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o ))))

	.dataa(\A_MUX~input_o ),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX[0]~input_o ),
	.datad(\A_Mux0|f[27]~47_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[27]~61_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[27]~61 .lut_mask = 16'h1500;
defparam \A_Mux0|f[27]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y40_N29
dffeas \Reg_A|Q[27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[27]~61_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[27] .is_wysiwyg = "true";
defparam \Reg_A|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N18
cycloneive_lcell_comb \IM_MUX1a|f[27]~27 (
// Equation(s):
// \IM_MUX1a|f[27]~27_combout  = (\IM_MUX1~input_o  & ((\IR|Q [11]))) # (!\IM_MUX1~input_o  & (\Reg_A|Q [27]))

	.dataa(\IM_MUX1~input_o ),
	.datab(gnd),
	.datac(\Reg_A|Q [27]),
	.datad(\IR|Q [11]),
	.cin(gnd),
	.combout(\IM_MUX1a|f[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[27]~27 .lut_mask = 16'hFA50;
defparam \IM_MUX1a|f[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N6
cycloneive_lcell_comb \DATA_MUX0|Mux5~3 (
// Equation(s):
// \DATA_MUX0|Mux5~3_combout  = (\ALU_Op[1]~input_o  & (\ALU_Op[0]~input_o )) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o  & (\IM_MUX1a|f[27]~27_combout )) # (!\ALU_Op[0]~input_o  & ((\IM_MUX1a|f[25]~25_combout )))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\IM_MUX1a|f[27]~27_combout ),
	.datad(\IM_MUX1a|f[25]~25_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux5~3 .lut_mask = 16'hD9C8;
defparam \DATA_MUX0|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N26
cycloneive_lcell_comb \IM_MUX2a|Mux5~0 (
// Equation(s):
// \IM_MUX2a|Mux5~0_combout  = (!\IM_MUX2[1]~input_o  & (!\IM_MUX2[0]~input_o  & \Reg_B|Q [26]))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\IM_MUX2[0]~input_o ),
	.datac(gnd),
	.datad(\Reg_B|Q [26]),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux5~0 .lut_mask = 16'h1100;
defparam \IM_MUX2a|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N12
cycloneive_lcell_comb \ALU0|sub0|stage1|stage2|stage2|s~0 (
// Equation(s):
// \ALU0|sub0|stage1|stage2|stage2|s~0_combout  = \IM_MUX2a|Mux5~0_combout  $ (((\IM_MUX1~input_o  & ((\IR|Q [10]))) # (!\IM_MUX1~input_o  & (\Reg_A|Q [26]))))

	.dataa(\Reg_A|Q [26]),
	.datab(\IM_MUX1~input_o ),
	.datac(\IM_MUX2a|Mux5~0_combout ),
	.datad(\IR|Q [10]),
	.cin(gnd),
	.combout(\ALU0|sub0|stage1|stage2|stage2|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage1|stage2|stage2|s~0 .lut_mask = 16'h1ED2;
defparam \ALU0|sub0|stage1|stage2|stage2|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N16
cycloneive_lcell_comb \ALU0|sub0|stage1|stage2|stage2|s (
// Equation(s):
// \ALU0|sub0|stage1|stage2|stage2|s~combout  = \ALU0|sub0|stage1|stage2|stage2|s~0_combout  $ (((\IM_MUX1a|f[23]~23_combout  & ((\ALU0|sub0|stage1|stage0|stage3|Cout~0_combout ) # (!\IM_MUX2a|Mux8~0_combout ))) # (!\IM_MUX1a|f[23]~23_combout  & 
// (\ALU0|sub0|stage1|stage0|stage3|Cout~0_combout  & !\IM_MUX2a|Mux8~0_combout ))))

	.dataa(\ALU0|sub0|stage1|stage2|stage2|s~0_combout ),
	.datab(\IM_MUX1a|f[23]~23_combout ),
	.datac(\ALU0|sub0|stage1|stage0|stage3|Cout~0_combout ),
	.datad(\IM_MUX2a|Mux8~0_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage1|stage2|stage2|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage1|stage2|stage2|s .lut_mask = 16'h6A56;
defparam \ALU0|sub0|stage1|stage2|stage2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N4
cycloneive_lcell_comb \DATA_MUX0|Mux5~4 (
// Equation(s):
// \DATA_MUX0|Mux5~4_combout  = (\ALU_Op[1]~input_o  & ((\DATA_MUX0|Mux5~3_combout  & (\IM_MUX1a|f[26]~26_combout )) # (!\DATA_MUX0|Mux5~3_combout  & ((!\ALU0|sub0|stage1|stage2|stage2|s~combout ))))) # (!\ALU_Op[1]~input_o  & (\DATA_MUX0|Mux5~3_combout ))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\DATA_MUX0|Mux5~3_combout ),
	.datac(\IM_MUX1a|f[26]~26_combout ),
	.datad(\ALU0|sub0|stage1|stage2|stage2|s~combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux5~4 .lut_mask = 16'hC4E6;
defparam \DATA_MUX0|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N1
cycloneive_io_ibuf \DATA_IN[26]~input (
	.i(DATA_IN[26]),
	.ibar(gnd),
	.o(\DATA_IN[26]~input_o ));
// synopsys translate_off
defparam \DATA_IN[26]~input .bus_hold = "false";
defparam \DATA_IN[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N24
cycloneive_lcell_comb \ALU0|result_s~7 (
// Equation(s):
// \ALU0|result_s~7_combout  = (\IM_MUX2a|Mux5~0_combout  & ((\IM_MUX1~input_o  & ((\IR|Q [10]))) # (!\IM_MUX1~input_o  & (\Reg_A|Q [26]))))

	.dataa(\Reg_A|Q [26]),
	.datab(\IM_MUX1~input_o ),
	.datac(\IM_MUX2a|Mux5~0_combout ),
	.datad(\IR|Q [10]),
	.cin(gnd),
	.combout(\ALU0|result_s~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|result_s~7 .lut_mask = 16'hE020;
defparam \ALU0|result_s~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N10
cycloneive_lcell_comb \ALU0|add0|stage1|stage2|stage2|s (
// Equation(s):
// \ALU0|add0|stage1|stage2|stage2|s~combout  = \ALU0|sub0|stage1|stage2|stage2|s~0_combout  $ (((\IM_MUX1a|f[23]~23_combout  & ((\IM_MUX2a|Mux8~0_combout ) # (\ALU0|add0|stage1|stage0|stage3|Cout~0_combout ))) # (!\IM_MUX1a|f[23]~23_combout  & 
// (\IM_MUX2a|Mux8~0_combout  & \ALU0|add0|stage1|stage0|stage3|Cout~0_combout ))))

	.dataa(\ALU0|sub0|stage1|stage2|stage2|s~0_combout ),
	.datab(\IM_MUX1a|f[23]~23_combout ),
	.datac(\IM_MUX2a|Mux8~0_combout ),
	.datad(\ALU0|add0|stage1|stage0|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALU0|add0|stage1|stage2|stage2|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|add0|stage1|stage2|stage2|s .lut_mask = 16'h566A;
defparam \ALU0|add0|stage1|stage2|stage2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N18
cycloneive_lcell_comb \DATA_MUX0|Mux5~0 (
// Equation(s):
// \DATA_MUX0|Mux5~0_combout  = (\ALU_Op[0]~input_o  & (((\ALU_Op[1]~input_o )))) # (!\ALU_Op[0]~input_o  & ((\ALU_Op[1]~input_o  & ((\ALU0|add0|stage1|stage2|stage2|s~combout ))) # (!\ALU_Op[1]~input_o  & (\ALU0|result_s~7_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\ALU0|result_s~7_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\ALU0|add0|stage1|stage2|stage2|s~combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux5~0 .lut_mask = 16'hF4A4;
defparam \DATA_MUX0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N0
cycloneive_lcell_comb \DATA_MUX0|Mux5~1 (
// Equation(s):
// \DATA_MUX0|Mux5~1_combout  = (\ALU_Op[0]~input_o  & ((\IM_MUX2a|Mux5~0_combout ) # ((\IM_MUX1a|f[26]~26_combout  & !\DATA_MUX0|Mux5~0_combout )))) # (!\ALU_Op[0]~input_o  & (((\DATA_MUX0|Mux5~0_combout ))))

	.dataa(\IM_MUX2a|Mux5~0_combout ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\IM_MUX1a|f[26]~26_combout ),
	.datad(\DATA_MUX0|Mux5~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux5~1 .lut_mask = 16'hBBC8;
defparam \DATA_MUX0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N30
cycloneive_lcell_comb \DATA_MUX0|Mux5~2 (
// Equation(s):
// \DATA_MUX0|Mux5~2_combout  = (\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX[1]~input_o )))) # (!\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux5~1_combout ))) # (!\DATA_MUX[1]~input_o  & (\DATA_IN[26]~input_o ))))

	.dataa(\DATA_IN[26]~input_o ),
	.datab(\DATA_MUX0|Mux7~2_combout ),
	.datac(\DATA_MUX[1]~input_o ),
	.datad(\DATA_MUX0|Mux5~1_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux5~2 .lut_mask = 16'hF2C2;
defparam \DATA_MUX0|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y43_N29
dffeas \Data_Mem0|DATAMEM~68 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Reg_Mux0|f[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~68 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N20
cycloneive_lcell_comb \Data_Mem0|data_out~27 (
// Equation(s):
// \Data_Mem0|data_out~27_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a26 )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~68_q )))))

	.dataa(\Data_Mem0|DATAMEM~41_q ),
	.datab(\Data_Mem0|data_out[2]~0_combout ),
	.datac(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\Data_Mem0|DATAMEM~68_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~27 .lut_mask = 16'h3120;
defparam \Data_Mem0|data_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y43_N21
dffeas \Data_Mem0|data_out[26] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[26] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N2
cycloneive_lcell_comb \DATA_MUX0|Mux5~7 (
// Equation(s):
// \DATA_MUX0|Mux5~7_combout  = (\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux5~2_combout  & (\DATA_MUX0|Mux5~4_combout )) # (!\DATA_MUX0|Mux5~2_combout  & ((\Data_Mem0|data_out [26]))))) # (!\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX0|Mux5~2_combout ))))

	.dataa(\DATA_MUX0|Mux7~2_combout ),
	.datab(\DATA_MUX0|Mux5~4_combout ),
	.datac(\DATA_MUX0|Mux5~2_combout ),
	.datad(\Data_Mem0|data_out [26]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux5~7 .lut_mask = 16'hDAD0;
defparam \DATA_MUX0|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N0
cycloneive_lcell_comb \A_Mux0|f[26]~60 (
// Equation(s):
// \A_Mux0|f[26]~60_combout  = (!\A_MUX~input_o  & (\DATA_MUX0|Mux5~7_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o ))))

	.dataa(\A_MUX~input_o ),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX[0]~input_o ),
	.datad(\DATA_MUX0|Mux5~7_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[26]~60_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[26]~60 .lut_mask = 16'h1500;
defparam \A_Mux0|f[26]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N1
dffeas \Reg_A|Q[26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[26]~60_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[26] .is_wysiwyg = "true";
defparam \Reg_A|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N22
cycloneive_lcell_comb \IM_MUX1a|f[26]~26 (
// Equation(s):
// \IM_MUX1a|f[26]~26_combout  = (\IM_MUX1~input_o  & ((\IR|Q [10]))) # (!\IM_MUX1~input_o  & (\Reg_A|Q [26]))

	.dataa(\Reg_A|Q [26]),
	.datab(\IM_MUX1~input_o ),
	.datac(gnd),
	.datad(\IR|Q [10]),
	.cin(gnd),
	.combout(\IM_MUX1a|f[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[26]~26 .lut_mask = 16'hEE22;
defparam \IM_MUX1a|f[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N8
cycloneive_lcell_comb \DATA_MUX0|Mux6~6 (
// Equation(s):
// \DATA_MUX0|Mux6~6_combout  = (\ALU_Op[0]~input_o  & ((\ALU_Op[1]~input_o ) # ((\IM_MUX1a|f[26]~26_combout )))) # (!\ALU_Op[0]~input_o  & (!\ALU_Op[1]~input_o  & (\IM_MUX1a|f[24]~24_combout )))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\IM_MUX1a|f[24]~24_combout ),
	.datad(\IM_MUX1a|f[26]~26_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux6~6 .lut_mask = 16'hBA98;
defparam \DATA_MUX0|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N8
cycloneive_lcell_comb \DATA_MUX0|Mux6~7 (
// Equation(s):
// \DATA_MUX0|Mux6~7_combout  = (\ALU_Op[1]~input_o  & (\IM_MUX1a|f[25]~25_combout  $ (((!\DATA_MUX0|Mux6~5_combout  & !\DATA_MUX0|Mux6~6_combout ))))) # (!\ALU_Op[1]~input_o  & (((\DATA_MUX0|Mux6~6_combout ))))

	.dataa(\IM_MUX1a|f[25]~25_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\DATA_MUX0|Mux6~5_combout ),
	.datad(\DATA_MUX0|Mux6~6_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux6~7 .lut_mask = 16'hBB84;
defparam \DATA_MUX0|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N22
cycloneive_lcell_comb \IM_MUX2a|Mux6~0 (
// Equation(s):
// \IM_MUX2a|Mux6~0_combout  = (!\IM_MUX2[0]~input_o  & (!\IM_MUX2[1]~input_o  & \Reg_B|Q [25]))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(gnd),
	.datad(\Reg_B|Q [25]),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux6~0 .lut_mask = 16'h1100;
defparam \IM_MUX2a|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N22
cycloneive_lcell_comb \ALU0|result_s~6 (
// Equation(s):
// \ALU0|result_s~6_combout  = (!\IM_MUX2[0]~input_o  & (!\IM_MUX2[1]~input_o  & (\Reg_B|Q [25] & \IM_MUX1a|f[25]~25_combout )))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\Reg_B|Q [25]),
	.datad(\IM_MUX1a|f[25]~25_combout ),
	.cin(gnd),
	.combout(\ALU0|result_s~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|result_s~6 .lut_mask = 16'h1000;
defparam \ALU0|result_s~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N0
cycloneive_lcell_comb \ALU0|add0|stage1|stage2|stage1|s (
// Equation(s):
// \ALU0|add0|stage1|stage2|stage1|s~combout  = \IM_MUX2a|Mux6~0_combout  $ (\IM_MUX1a|f[25]~25_combout  $ (\ALU0|add0|stage1|stage1|stage3|Cout~0_combout ))

	.dataa(gnd),
	.datab(\IM_MUX2a|Mux6~0_combout ),
	.datac(\IM_MUX1a|f[25]~25_combout ),
	.datad(\ALU0|add0|stage1|stage1|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALU0|add0|stage1|stage2|stage1|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|add0|stage1|stage2|stage1|s .lut_mask = 16'hC33C;
defparam \ALU0|add0|stage1|stage2|stage1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N2
cycloneive_lcell_comb \DATA_MUX0|Mux6~2 (
// Equation(s):
// \DATA_MUX0|Mux6~2_combout  = (\ALU_Op[0]~input_o  & (\ALU_Op[1]~input_o )) # (!\ALU_Op[0]~input_o  & ((\ALU_Op[1]~input_o  & ((\ALU0|add0|stage1|stage2|stage1|s~combout ))) # (!\ALU_Op[1]~input_o  & (\ALU0|result_s~6_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\ALU0|result_s~6_combout ),
	.datad(\ALU0|add0|stage1|stage2|stage1|s~combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux6~2 .lut_mask = 16'hDC98;
defparam \DATA_MUX0|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N4
cycloneive_lcell_comb \DATA_MUX0|Mux6~3 (
// Equation(s):
// \DATA_MUX0|Mux6~3_combout  = (\ALU_Op[0]~input_o  & ((\IM_MUX2a|Mux6~0_combout ) # ((\IM_MUX1a|f[25]~25_combout  & !\DATA_MUX0|Mux6~2_combout )))) # (!\ALU_Op[0]~input_o  & (((\DATA_MUX0|Mux6~2_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\IM_MUX2a|Mux6~0_combout ),
	.datac(\IM_MUX1a|f[25]~25_combout ),
	.datad(\DATA_MUX0|Mux6~2_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux6~3 .lut_mask = 16'hDDA8;
defparam \DATA_MUX0|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N8
cycloneive_io_ibuf \DATA_IN[25]~input (
	.i(DATA_IN[25]),
	.ibar(gnd),
	.o(\DATA_IN[25]~input_o ));
// synopsys translate_off
defparam \DATA_IN[25]~input .bus_hold = "false";
defparam \DATA_IN[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N12
cycloneive_lcell_comb \Data_Mem0|DATAMEM~67feeder (
// Equation(s):
// \Data_Mem0|DATAMEM~67feeder_combout  = \Reg_Mux0|f[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reg_Mux0|f[25]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem0|DATAMEM~67feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~67feeder .lut_mask = 16'hF0F0;
defparam \Data_Mem0|DATAMEM~67feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y41_N13
dffeas \Data_Mem0|DATAMEM~67 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|DATAMEM~67feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~67 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N6
cycloneive_lcell_comb \Data_Mem0|data_out~26 (
// Equation(s):
// \Data_Mem0|data_out~26_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a25 )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~67_q )))))

	.dataa(\Data_Mem0|data_out[2]~0_combout ),
	.datab(\Data_Mem0|DATAMEM~41_q ),
	.datac(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\Data_Mem0|DATAMEM~67_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~26 .lut_mask = 16'h5140;
defparam \Data_Mem0|data_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N7
dffeas \Data_Mem0|data_out[25] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[25] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N28
cycloneive_lcell_comb \DATA_MUX0|Mux6~4 (
// Equation(s):
// \DATA_MUX0|Mux6~4_combout  = (\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX[1]~input_o ) # ((\Data_Mem0|data_out [25])))) # (!\DATA_MUX0|Mux7~2_combout  & (!\DATA_MUX[1]~input_o  & (\DATA_IN[25]~input_o )))

	.dataa(\DATA_MUX0|Mux7~2_combout ),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_IN[25]~input_o ),
	.datad(\Data_Mem0|data_out [25]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux6~4 .lut_mask = 16'hBA98;
defparam \DATA_MUX0|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N30
cycloneive_lcell_comb \DATA_MUX0|Mux6~8 (
// Equation(s):
// \DATA_MUX0|Mux6~8_combout  = (\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux6~4_combout  & (\DATA_MUX0|Mux6~7_combout )) # (!\DATA_MUX0|Mux6~4_combout  & ((\DATA_MUX0|Mux6~3_combout ))))) # (!\DATA_MUX[1]~input_o  & (((\DATA_MUX0|Mux6~4_combout ))))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\DATA_MUX0|Mux6~7_combout ),
	.datac(\DATA_MUX0|Mux6~3_combout ),
	.datad(\DATA_MUX0|Mux6~4_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux6~8 .lut_mask = 16'hDDA0;
defparam \DATA_MUX0|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N24
cycloneive_lcell_comb \A_Mux0|f[25]~59 (
// Equation(s):
// \A_Mux0|f[25]~59_combout  = (!\A_MUX~input_o  & (\DATA_MUX0|Mux6~8_combout  & ((!\DATA_MUX[1]~input_o ) # (!\DATA_MUX[0]~input_o ))))

	.dataa(\DATA_MUX[0]~input_o ),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\A_MUX~input_o ),
	.datad(\DATA_MUX0|Mux6~8_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[25]~59_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[25]~59 .lut_mask = 16'h0700;
defparam \A_Mux0|f[25]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N25
dffeas \Reg_A|Q[25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[25]~59_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[25] .is_wysiwyg = "true";
defparam \Reg_A|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N0
cycloneive_lcell_comb \IM_MUX1a|f[25]~25 (
// Equation(s):
// \IM_MUX1a|f[25]~25_combout  = (\IM_MUX1~input_o  & (\IR|Q [9])) # (!\IM_MUX1~input_o  & ((\Reg_A|Q [25])))

	.dataa(\IM_MUX1~input_o ),
	.datab(gnd),
	.datac(\IR|Q [9]),
	.datad(\Reg_A|Q [25]),
	.cin(gnd),
	.combout(\IM_MUX1a|f[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[25]~25 .lut_mask = 16'hF5A0;
defparam \IM_MUX1a|f[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N8
cycloneive_lcell_comb \DATA_MUX0|Mux7~5 (
// Equation(s):
// \DATA_MUX0|Mux7~5_combout  = (\ALU_Op[1]~input_o  & (\ALU_Op[0]~input_o )) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o  & ((\IM_MUX1a|f[25]~25_combout ))) # (!\ALU_Op[0]~input_o  & (\IM_MUX1a|f[23]~23_combout ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\IM_MUX1a|f[23]~23_combout ),
	.datad(\IM_MUX1a|f[25]~25_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux7~5 .lut_mask = 16'hDC98;
defparam \DATA_MUX0|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N2
cycloneive_lcell_comb \ALU0|sub0|stage1|stage2|stage0|s (
// Equation(s):
// \ALU0|sub0|stage1|stage2|stage0|s~combout  = \IM_MUX1a|f[24]~24_combout  $ (\IM_MUX2a|Mux7~0_combout  $ (\ALU0|sub0|stage1|stage1|stage3|Cout~0_combout ))

	.dataa(\IM_MUX1a|f[24]~24_combout ),
	.datab(\IM_MUX2a|Mux7~0_combout ),
	.datac(gnd),
	.datad(\ALU0|sub0|stage1|stage1|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage1|stage2|stage0|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage1|stage2|stage0|s .lut_mask = 16'h9966;
defparam \ALU0|sub0|stage1|stage2|stage0|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N28
cycloneive_lcell_comb \DATA_MUX0|Mux7~6 (
// Equation(s):
// \DATA_MUX0|Mux7~6_combout  = (\ALU_Op[1]~input_o  & ((\DATA_MUX0|Mux7~5_combout  & (\IM_MUX1a|f[24]~24_combout )) # (!\DATA_MUX0|Mux7~5_combout  & ((!\ALU0|sub0|stage1|stage2|stage0|s~combout ))))) # (!\ALU_Op[1]~input_o  & (((\DATA_MUX0|Mux7~5_combout 
// ))))

	.dataa(\IM_MUX1a|f[24]~24_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\DATA_MUX0|Mux7~5_combout ),
	.datad(\ALU0|sub0|stage1|stage2|stage0|s~combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux7~6 .lut_mask = 16'hB0BC;
defparam \DATA_MUX0|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N14
cycloneive_lcell_comb \DATA_MUX0|Mux7~7 (
// Equation(s):
// \DATA_MUX0|Mux7~7_combout  = (\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux7~10_combout  & (\DATA_MUX0|Mux7~6_combout )) # (!\DATA_MUX0|Mux7~10_combout  & ((\Data_Mem0|data_out [24]))))) # (!\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX0|Mux7~10_combout ))))

	.dataa(\DATA_MUX0|Mux7~2_combout ),
	.datab(\DATA_MUX0|Mux7~6_combout ),
	.datac(\DATA_MUX0|Mux7~10_combout ),
	.datad(\Data_Mem0|data_out [24]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux7~7 .lut_mask = 16'hDAD0;
defparam \DATA_MUX0|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N24
cycloneive_lcell_comb \A_Mux0|f[24]~58 (
// Equation(s):
// \A_Mux0|f[24]~58_combout  = (!\A_MUX~input_o  & (\DATA_MUX0|Mux7~7_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o ))))

	.dataa(\A_MUX~input_o ),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX[0]~input_o ),
	.datad(\DATA_MUX0|Mux7~7_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[24]~58_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[24]~58 .lut_mask = 16'h1500;
defparam \A_Mux0|f[24]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N25
dffeas \Reg_A|Q[24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[24]~58_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[24] .is_wysiwyg = "true";
defparam \Reg_A|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N6
cycloneive_lcell_comb \IM_MUX1a|f[24]~24 (
// Equation(s):
// \IM_MUX1a|f[24]~24_combout  = (\IM_MUX1~input_o  & (\IR|Q [8])) # (!\IM_MUX1~input_o  & ((\Reg_A|Q [24])))

	.dataa(\IM_MUX1~input_o ),
	.datab(gnd),
	.datac(\IR|Q [8]),
	.datad(\Reg_A|Q [24]),
	.cin(gnd),
	.combout(\IM_MUX1a|f[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[24]~24 .lut_mask = 16'hF5A0;
defparam \IM_MUX1a|f[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N30
cycloneive_lcell_comb \DATA_MUX0|Mux8~3 (
// Equation(s):
// \DATA_MUX0|Mux8~3_combout  = (\ALU_Op[0]~input_o  & (((\IM_MUX1a|f[24]~24_combout ) # (\ALU_Op[1]~input_o )))) # (!\ALU_Op[0]~input_o  & (\IM_MUX1a|f[22]~22_combout  & ((!\ALU_Op[1]~input_o ))))

	.dataa(\IM_MUX1a|f[22]~22_combout ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\IM_MUX1a|f[24]~24_combout ),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux8~3 .lut_mask = 16'hCCE2;
defparam \DATA_MUX0|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N12
cycloneive_lcell_comb \ALU0|sub0|stage1|stage1|stage3|s (
// Equation(s):
// \ALU0|sub0|stage1|stage1|stage3|s~combout  = \IM_MUX1a|f[23]~23_combout  $ (\IM_MUX2a|Mux8~0_combout  $ (\ALU0|sub0|stage1|stage0|stage3|Cout~0_combout ))

	.dataa(\IM_MUX1a|f[23]~23_combout ),
	.datab(gnd),
	.datac(\IM_MUX2a|Mux8~0_combout ),
	.datad(\ALU0|sub0|stage1|stage0|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage1|stage1|stage3|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage1|stage1|stage3|s .lut_mask = 16'hA55A;
defparam \ALU0|sub0|stage1|stage1|stage3|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N24
cycloneive_lcell_comb \DATA_MUX0|Mux8~4 (
// Equation(s):
// \DATA_MUX0|Mux8~4_combout  = (\ALU_Op[1]~input_o  & ((\DATA_MUX0|Mux8~3_combout  & (\IM_MUX1a|f[23]~23_combout )) # (!\DATA_MUX0|Mux8~3_combout  & ((!\ALU0|sub0|stage1|stage1|stage3|s~combout ))))) # (!\ALU_Op[1]~input_o  & (((\DATA_MUX0|Mux8~3_combout 
// ))))

	.dataa(\IM_MUX1a|f[23]~23_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\DATA_MUX0|Mux8~3_combout ),
	.datad(\ALU0|sub0|stage1|stage1|stage3|s~combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux8~4 .lut_mask = 16'hB0BC;
defparam \DATA_MUX0|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N8
cycloneive_lcell_comb \DATA_MUX0|Mux8~7 (
// Equation(s):
// \DATA_MUX0|Mux8~7_combout  = (\IM_MUX2a|Mux8~0_combout  & ((\ALU_Op[0]~input_o ) # (\IM_MUX1a|f[23]~23_combout  $ (\ALU_Op[1]~input_o )))) # (!\IM_MUX2a|Mux8~0_combout  & (\IM_MUX1a|f[23]~23_combout  & (\ALU_Op[0]~input_o  $ (\ALU_Op[1]~input_o ))))

	.dataa(\IM_MUX1a|f[23]~23_combout ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\IM_MUX2a|Mux8~0_combout ),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux8~7 .lut_mask = 16'hD2E8;
defparam \DATA_MUX0|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N26
cycloneive_lcell_comb \DATA_MUX0|Mux8~8 (
// Equation(s):
// \DATA_MUX0|Mux8~8_combout  = \DATA_MUX0|Mux8~7_combout  $ (((\ALU_Op[1]~input_o  & (!\ALU_Op[0]~input_o  & \ALU0|add0|stage1|stage0|stage3|Cout~0_combout ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\DATA_MUX0|Mux8~7_combout ),
	.datad(\ALU0|add0|stage1|stage0|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux8~8 .lut_mask = 16'hD2F0;
defparam \DATA_MUX0|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y33_N1
cycloneive_io_ibuf \DATA_IN[23]~input (
	.i(DATA_IN[23]),
	.ibar(gnd),
	.o(\DATA_IN[23]~input_o ));
// synopsys translate_off
defparam \DATA_IN[23]~input .bus_hold = "false";
defparam \DATA_IN[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X86_Y41_N13
dffeas \Data_Mem0|DATAMEM~65 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Reg_Mux0|f[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~65 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N16
cycloneive_lcell_comb \Data_Mem0|data_out~24 (
// Equation(s):
// \Data_Mem0|data_out~24_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a23 ))) # (!\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM~65_q ))))

	.dataa(\Data_Mem0|DATAMEM~65_q ),
	.datab(\Data_Mem0|data_out[2]~0_combout ),
	.datac(\Data_Mem0|DATAMEM~41_q ),
	.datad(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~24 .lut_mask = 16'h3202;
defparam \Data_Mem0|data_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y41_N17
dffeas \Data_Mem0|data_out[23] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[23] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N6
cycloneive_lcell_comb \DATA_MUX0|Mux8~2 (
// Equation(s):
// \DATA_MUX0|Mux8~2_combout  = (\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX[1]~input_o ) # (\Data_Mem0|data_out [23])))) # (!\DATA_MUX0|Mux7~2_combout  & (\DATA_IN[23]~input_o  & (!\DATA_MUX[1]~input_o )))

	.dataa(\DATA_IN[23]~input_o ),
	.datab(\DATA_MUX0|Mux7~2_combout ),
	.datac(\DATA_MUX[1]~input_o ),
	.datad(\Data_Mem0|data_out [23]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux8~2 .lut_mask = 16'hCEC2;
defparam \DATA_MUX0|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N2
cycloneive_lcell_comb \DATA_MUX0|Mux8~5 (
// Equation(s):
// \DATA_MUX0|Mux8~5_combout  = (\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux8~2_combout  & (\DATA_MUX0|Mux8~4_combout )) # (!\DATA_MUX0|Mux8~2_combout  & ((\DATA_MUX0|Mux8~8_combout ))))) # (!\DATA_MUX[1]~input_o  & (((\DATA_MUX0|Mux8~2_combout ))))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\DATA_MUX0|Mux8~4_combout ),
	.datac(\DATA_MUX0|Mux8~8_combout ),
	.datad(\DATA_MUX0|Mux8~2_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux8~5 .lut_mask = 16'hDDA0;
defparam \DATA_MUX0|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N2
cycloneive_lcell_comb \A_Mux0|f[23]~57 (
// Equation(s):
// \A_Mux0|f[23]~57_combout  = (!\A_MUX~input_o  & (\DATA_MUX0|Mux8~5_combout  & ((!\DATA_MUX[1]~input_o ) # (!\DATA_MUX[0]~input_o ))))

	.dataa(\DATA_MUX[0]~input_o ),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\A_MUX~input_o ),
	.datad(\DATA_MUX0|Mux8~5_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[23]~57_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[23]~57 .lut_mask = 16'h0700;
defparam \A_Mux0|f[23]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N3
dffeas \Reg_A|Q[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[23]~57_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[23] .is_wysiwyg = "true";
defparam \Reg_A|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N30
cycloneive_lcell_comb \IM_MUX1a|f[23]~23 (
// Equation(s):
// \IM_MUX1a|f[23]~23_combout  = (\IM_MUX1~input_o  & (\IR|Q [7])) # (!\IM_MUX1~input_o  & ((\Reg_A|Q [23])))

	.dataa(\IM_MUX1~input_o ),
	.datab(gnd),
	.datac(\IR|Q [7]),
	.datad(\Reg_A|Q [23]),
	.cin(gnd),
	.combout(\IM_MUX1a|f[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[23]~23 .lut_mask = 16'hF5A0;
defparam \IM_MUX1a|f[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N26
cycloneive_lcell_comb \DATA_MUX0|Mux9~3 (
// Equation(s):
// \DATA_MUX0|Mux9~3_combout  = (\ALU_Op[1]~input_o  & (((\ALU_Op[0]~input_o )))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o  & ((\IM_MUX1a|f[23]~23_combout ))) # (!\ALU_Op[0]~input_o  & (\IM_MUX1a|f[21]~21_combout ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\IM_MUX1a|f[21]~21_combout ),
	.datac(\IM_MUX1a|f[23]~23_combout ),
	.datad(\ALU_Op[0]~input_o ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux9~3 .lut_mask = 16'hFA44;
defparam \DATA_MUX0|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N18
cycloneive_lcell_comb \ALU0|sub0|stage1|stage1|stage2|s (
// Equation(s):
// \ALU0|sub0|stage1|stage1|stage2|s~combout  = \IM_MUX1a|f[22]~22_combout  $ (\ALU0|sub0|stage1|stage0|stage3|Cout~0_combout  $ (\IM_MUX2a|Mux9~0_combout ))

	.dataa(\IM_MUX1a|f[22]~22_combout ),
	.datab(gnd),
	.datac(\ALU0|sub0|stage1|stage0|stage3|Cout~0_combout ),
	.datad(\IM_MUX2a|Mux9~0_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage1|stage1|stage2|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage1|stage1|stage2|s .lut_mask = 16'hA55A;
defparam \ALU0|sub0|stage1|stage1|stage2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N16
cycloneive_lcell_comb \DATA_MUX0|Mux9~4 (
// Equation(s):
// \DATA_MUX0|Mux9~4_combout  = (\ALU_Op[1]~input_o  & ((\DATA_MUX0|Mux9~3_combout  & (\IM_MUX1a|f[22]~22_combout )) # (!\DATA_MUX0|Mux9~3_combout  & ((!\ALU0|sub0|stage1|stage1|stage2|s~combout ))))) # (!\ALU_Op[1]~input_o  & (((\DATA_MUX0|Mux9~3_combout 
// ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\IM_MUX1a|f[22]~22_combout ),
	.datac(\DATA_MUX0|Mux9~3_combout ),
	.datad(\ALU0|sub0|stage1|stage1|stage2|s~combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux9~4 .lut_mask = 16'hD0DA;
defparam \DATA_MUX0|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N18
cycloneive_lcell_comb \DATA_MUX0|Mux9~5 (
// Equation(s):
// \DATA_MUX0|Mux9~5_combout  = (\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux9~8_combout  & (\DATA_MUX0|Mux9~4_combout )) # (!\DATA_MUX0|Mux9~8_combout  & ((\Data_Mem0|data_out [22]))))) # (!\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX0|Mux9~8_combout ))))

	.dataa(\DATA_MUX0|Mux7~2_combout ),
	.datab(\DATA_MUX0|Mux9~4_combout ),
	.datac(\DATA_MUX0|Mux9~8_combout ),
	.datad(\Data_Mem0|data_out [22]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux9~5 .lut_mask = 16'hDAD0;
defparam \DATA_MUX0|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N28
cycloneive_lcell_comb \A_Mux0|f[22]~56 (
// Equation(s):
// \A_Mux0|f[22]~56_combout  = (!\A_MUX~input_o  & (\DATA_MUX0|Mux9~5_combout  & ((!\DATA_MUX[1]~input_o ) # (!\DATA_MUX[0]~input_o ))))

	.dataa(\DATA_MUX[0]~input_o ),
	.datab(\A_MUX~input_o ),
	.datac(\DATA_MUX[1]~input_o ),
	.datad(\DATA_MUX0|Mux9~5_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[22]~56_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[22]~56 .lut_mask = 16'h1300;
defparam \A_Mux0|f[22]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y40_N29
dffeas \Reg_A|Q[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[22]~56_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[22] .is_wysiwyg = "true";
defparam \Reg_A|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N0
cycloneive_lcell_comb \IM_MUX1a|f[22]~22 (
// Equation(s):
// \IM_MUX1a|f[22]~22_combout  = (\IM_MUX1~input_o  & (\IR|Q [6])) # (!\IM_MUX1~input_o  & ((\Reg_A|Q [22])))

	.dataa(\IM_MUX1~input_o ),
	.datab(\IR|Q [6]),
	.datac(gnd),
	.datad(\Reg_A|Q [22]),
	.cin(gnd),
	.combout(\IM_MUX1a|f[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[22]~22 .lut_mask = 16'hDD88;
defparam \IM_MUX1a|f[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N0
cycloneive_lcell_comb \DATA_MUX0|Mux10~6 (
// Equation(s):
// \DATA_MUX0|Mux10~6_combout  = (\ALU_Op[1]~input_o  & (\ALU_Op[0]~input_o )) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o  & (\IM_MUX1a|f[22]~22_combout )) # (!\ALU_Op[0]~input_o  & ((\IM_MUX1a|f[20]~20_combout )))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\IM_MUX1a|f[22]~22_combout ),
	.datad(\IM_MUX1a|f[20]~20_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux10~6 .lut_mask = 16'hD9C8;
defparam \DATA_MUX0|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N26
cycloneive_lcell_comb \DATA_MUX0|Mux10~5 (
// Equation(s):
// \DATA_MUX0|Mux10~5_combout  = \ALU0|sub0|stage1|stage0|stage3|Cout~0_combout  $ (((!\IM_MUX2[0]~input_o  & (!\IM_MUX2[1]~input_o  & \Reg_B|Q [21]))))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\ALU0|sub0|stage1|stage0|stage3|Cout~0_combout ),
	.datad(\Reg_B|Q [21]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux10~5 .lut_mask = 16'hE1F0;
defparam \DATA_MUX0|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N2
cycloneive_lcell_comb \DATA_MUX0|Mux10~7 (
// Equation(s):
// \DATA_MUX0|Mux10~7_combout  = (\ALU_Op[1]~input_o  & (\IM_MUX1a|f[21]~21_combout  $ (((!\DATA_MUX0|Mux10~6_combout  & !\DATA_MUX0|Mux10~5_combout ))))) # (!\ALU_Op[1]~input_o  & (\DATA_MUX0|Mux10~6_combout ))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\DATA_MUX0|Mux10~6_combout ),
	.datac(\DATA_MUX0|Mux10~5_combout ),
	.datad(\IM_MUX1a|f[21]~21_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux10~7 .lut_mask = 16'hEC46;
defparam \DATA_MUX0|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N8
cycloneive_lcell_comb \IM_MUX2a|Mux10~0 (
// Equation(s):
// \IM_MUX2a|Mux10~0_combout  = (!\IM_MUX2[0]~input_o  & (!\IM_MUX2[1]~input_o  & \Reg_B|Q [21]))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(gnd),
	.datad(\Reg_B|Q [21]),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux10~0 .lut_mask = 16'h1100;
defparam \IM_MUX2a|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N10
cycloneive_lcell_comb \ALU0|result_s~5 (
// Equation(s):
// \ALU0|result_s~5_combout  = (!\IM_MUX2[0]~input_o  & (\Reg_B|Q [21] & (!\IM_MUX2[1]~input_o  & \IM_MUX1a|f[21]~21_combout )))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\Reg_B|Q [21]),
	.datac(\IM_MUX2[1]~input_o ),
	.datad(\IM_MUX1a|f[21]~21_combout ),
	.cin(gnd),
	.combout(\ALU0|result_s~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|result_s~5 .lut_mask = 16'h0400;
defparam \ALU0|result_s~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N24
cycloneive_lcell_comb \ALU0|add0|stage1|stage1|stage1|s (
// Equation(s):
// \ALU0|add0|stage1|stage1|stage1|s~combout  = \IM_MUX1a|f[21]~21_combout  $ (\IM_MUX2a|Mux10~0_combout  $ (\ALU0|add0|stage1|stage0|stage3|Cout~0_combout ))

	.dataa(\IM_MUX1a|f[21]~21_combout ),
	.datab(gnd),
	.datac(\IM_MUX2a|Mux10~0_combout ),
	.datad(\ALU0|add0|stage1|stage0|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALU0|add0|stage1|stage1|stage1|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|add0|stage1|stage1|stage1|s .lut_mask = 16'hA55A;
defparam \ALU0|add0|stage1|stage1|stage1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N16
cycloneive_lcell_comb \DATA_MUX0|Mux10~2 (
// Equation(s):
// \DATA_MUX0|Mux10~2_combout  = (\ALU_Op[0]~input_o  & (((\ALU_Op[1]~input_o )))) # (!\ALU_Op[0]~input_o  & ((\ALU_Op[1]~input_o  & ((\ALU0|add0|stage1|stage1|stage1|s~combout ))) # (!\ALU_Op[1]~input_o  & (\ALU0|result_s~5_combout ))))

	.dataa(\ALU0|result_s~5_combout ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\ALU0|add0|stage1|stage1|stage1|s~combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux10~2 .lut_mask = 16'hF2C2;
defparam \DATA_MUX0|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N14
cycloneive_lcell_comb \DATA_MUX0|Mux10~3 (
// Equation(s):
// \DATA_MUX0|Mux10~3_combout  = (\ALU_Op[0]~input_o  & ((\IM_MUX2a|Mux10~0_combout ) # ((\IM_MUX1a|f[21]~21_combout  & !\DATA_MUX0|Mux10~2_combout )))) # (!\ALU_Op[0]~input_o  & (((\DATA_MUX0|Mux10~2_combout ))))

	.dataa(\IM_MUX1a|f[21]~21_combout ),
	.datab(\IM_MUX2a|Mux10~0_combout ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\DATA_MUX0|Mux10~2_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux10~3 .lut_mask = 16'hCFE0;
defparam \DATA_MUX0|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N8
cycloneive_io_ibuf \DATA_IN[21]~input (
	.i(DATA_IN[21]),
	.ibar(gnd),
	.o(\DATA_IN[21]~input_o ));
// synopsys translate_off
defparam \DATA_IN[21]~input .bus_hold = "false";
defparam \DATA_IN[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N8
cycloneive_lcell_comb \Data_Mem0|DATAMEM~63feeder (
// Equation(s):
// \Data_Mem0|DATAMEM~63feeder_combout  = \Reg_Mux0|f[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reg_Mux0|f[21]~21_combout ),
	.cin(gnd),
	.combout(\Data_Mem0|DATAMEM~63feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~63feeder .lut_mask = 16'hFF00;
defparam \Data_Mem0|DATAMEM~63feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N9
dffeas \Data_Mem0|DATAMEM~63 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|DATAMEM~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~63 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N14
cycloneive_lcell_comb \Data_Mem0|data_out~22 (
// Equation(s):
// \Data_Mem0|data_out~22_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a21 ))) # (!\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM~63_q ))))

	.dataa(\Data_Mem0|data_out[2]~0_combout ),
	.datab(\Data_Mem0|DATAMEM~41_q ),
	.datac(\Data_Mem0|DATAMEM~63_q ),
	.datad(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~22 .lut_mask = 16'h5410;
defparam \Data_Mem0|data_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N15
dffeas \Data_Mem0|data_out[21] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[21] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N20
cycloneive_lcell_comb \DATA_MUX0|Mux10~4 (
// Equation(s):
// \DATA_MUX0|Mux10~4_combout  = (\DATA_MUX[1]~input_o  & (\DATA_MUX0|Mux7~2_combout )) # (!\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux7~2_combout  & ((\Data_Mem0|data_out [21]))) # (!\DATA_MUX0|Mux7~2_combout  & (\DATA_IN[21]~input_o ))))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\DATA_MUX0|Mux7~2_combout ),
	.datac(\DATA_IN[21]~input_o ),
	.datad(\Data_Mem0|data_out [21]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux10~4 .lut_mask = 16'hDC98;
defparam \DATA_MUX0|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N12
cycloneive_lcell_comb \DATA_MUX0|Mux10~8 (
// Equation(s):
// \DATA_MUX0|Mux10~8_combout  = (\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux10~4_combout  & (\DATA_MUX0|Mux10~7_combout )) # (!\DATA_MUX0|Mux10~4_combout  & ((\DATA_MUX0|Mux10~3_combout ))))) # (!\DATA_MUX[1]~input_o  & (((\DATA_MUX0|Mux10~4_combout ))))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\DATA_MUX0|Mux10~7_combout ),
	.datac(\DATA_MUX0|Mux10~3_combout ),
	.datad(\DATA_MUX0|Mux10~4_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux10~8 .lut_mask = 16'hDDA0;
defparam \DATA_MUX0|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N6
cycloneive_lcell_comb \A_Mux0|f[21]~55 (
// Equation(s):
// \A_Mux0|f[21]~55_combout  = (!\A_MUX~input_o  & (\DATA_MUX0|Mux10~8_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o ))))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\DATA_MUX[0]~input_o ),
	.datac(\A_MUX~input_o ),
	.datad(\DATA_MUX0|Mux10~8_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[21]~55_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[21]~55 .lut_mask = 16'h0700;
defparam \A_Mux0|f[21]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y44_N7
dffeas \Reg_A|Q[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[21]~55_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[21] .is_wysiwyg = "true";
defparam \Reg_A|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N16
cycloneive_lcell_comb \IM_MUX1a|f[21]~21 (
// Equation(s):
// \IM_MUX1a|f[21]~21_combout  = (\IM_MUX1~input_o  & (\IR|Q [5])) # (!\IM_MUX1~input_o  & ((\Reg_A|Q [21])))

	.dataa(\IM_MUX1~input_o ),
	.datab(\IR|Q [5]),
	.datac(\Reg_A|Q [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IM_MUX1a|f[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[21]~21 .lut_mask = 16'hD8D8;
defparam \IM_MUX1a|f[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N4
cycloneive_lcell_comb \DATA_MUX0|Mux11~1 (
// Equation(s):
// \DATA_MUX0|Mux11~1_combout  = (\ALU_Op[0]~input_o  & (((\IM_MUX1a|f[21]~21_combout ) # (\ALU_Op[1]~input_o )))) # (!\ALU_Op[0]~input_o  & (\IM_MUX1a|f[19]~19_combout  & ((!\ALU_Op[1]~input_o ))))

	.dataa(\IM_MUX1a|f[19]~19_combout ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\IM_MUX1a|f[21]~21_combout ),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux11~1 .lut_mask = 16'hCCE2;
defparam \DATA_MUX0|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N30
cycloneive_lcell_comb \IM_MUX2a|Mux11~0 (
// Equation(s):
// \IM_MUX2a|Mux11~0_combout  = (!\IM_MUX2[1]~input_o  & (\Reg_B|Q [20] & !\IM_MUX2[0]~input_o ))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(gnd),
	.datac(\Reg_B|Q [20]),
	.datad(\IM_MUX2[0]~input_o ),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux11~0 .lut_mask = 16'h0050;
defparam \IM_MUX2a|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N18
cycloneive_lcell_comb \ALU0|sub0|stage1|stage1|stage0|s (
// Equation(s):
// \ALU0|sub0|stage1|stage1|stage0|s~combout  = \IM_MUX2a|Mux11~0_combout  $ (\IM_MUX1a|f[20]~20_combout  $ (\ALU0|sub0|stage1|stage0|stage3|Cout~0_combout ))

	.dataa(\IM_MUX2a|Mux11~0_combout ),
	.datab(gnd),
	.datac(\IM_MUX1a|f[20]~20_combout ),
	.datad(\ALU0|sub0|stage1|stage0|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage1|stage1|stage0|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage1|stage1|stage0|s .lut_mask = 16'hA55A;
defparam \ALU0|sub0|stage1|stage1|stage0|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N2
cycloneive_lcell_comb \DATA_MUX0|Mux11~2 (
// Equation(s):
// \DATA_MUX0|Mux11~2_combout  = (\DATA_MUX0|Mux11~1_combout  & ((\IM_MUX1a|f[20]~20_combout ) # ((!\ALU_Op[1]~input_o )))) # (!\DATA_MUX0|Mux11~1_combout  & (((\ALU_Op[1]~input_o  & !\ALU0|sub0|stage1|stage1|stage0|s~combout ))))

	.dataa(\IM_MUX1a|f[20]~20_combout ),
	.datab(\DATA_MUX0|Mux11~1_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\ALU0|sub0|stage1|stage1|stage0|s~combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux11~2 .lut_mask = 16'h8CBC;
defparam \DATA_MUX0|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y63_N1
cycloneive_io_ibuf \DATA_IN[20]~input (
	.i(DATA_IN[20]),
	.ibar(gnd),
	.o(\DATA_IN[20]~input_o ));
// synopsys translate_off
defparam \DATA_IN[20]~input .bus_hold = "false";
defparam \DATA_IN[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N16
cycloneive_lcell_comb \DATA_MUX0|Mux11~0 (
// Equation(s):
// \DATA_MUX0|Mux11~0_combout  = \IM_MUX1a|f[20]~20_combout  $ (((\ALU_Op[1]~input_o  & \ALU0|add0|stage1|stage0|stage3|Cout~0_combout )))

	.dataa(gnd),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\IM_MUX1a|f[20]~20_combout ),
	.datad(\ALU0|add0|stage1|stage0|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux11~0 .lut_mask = 16'h3CF0;
defparam \DATA_MUX0|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N16
cycloneive_lcell_comb \DATA_MUX0|Mux11~6 (
// Equation(s):
// \DATA_MUX0|Mux11~6_combout  = (\IM_MUX2a|Mux11~0_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o  $ (\DATA_MUX0|Mux11~0_combout )))) # (!\IM_MUX2a|Mux11~0_combout  & (\DATA_MUX0|Mux11~0_combout  & (\ALU_Op[1]~input_o  $ (\ALU_Op[0]~input_o ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\IM_MUX2a|Mux11~0_combout ),
	.datad(\DATA_MUX0|Mux11~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux11~6 .lut_mask = 16'hD6E0;
defparam \DATA_MUX0|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N22
cycloneive_lcell_comb \DATA_MUX0|Mux11~7 (
// Equation(s):
// \DATA_MUX0|Mux11~7_combout  = (\DATA_MUX0|Mux7~2_combout  & (\DATA_MUX[1]~input_o )) # (!\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux11~6_combout ))) # (!\DATA_MUX[1]~input_o  & (\DATA_IN[20]~input_o ))))

	.dataa(\DATA_MUX0|Mux7~2_combout ),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_IN[20]~input_o ),
	.datad(\DATA_MUX0|Mux11~6_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux11~7 .lut_mask = 16'hDC98;
defparam \DATA_MUX0|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N10
cycloneive_lcell_comb \Data_Mem0|DATAMEM~62feeder (
// Equation(s):
// \Data_Mem0|DATAMEM~62feeder_combout  = \Reg_Mux0|f[20]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reg_Mux0|f[20]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem0|DATAMEM~62feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~62feeder .lut_mask = 16'hF0F0;
defparam \Data_Mem0|DATAMEM~62feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N11
dffeas \Data_Mem0|DATAMEM~62 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|DATAMEM~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~62 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N22
cycloneive_lcell_comb \Data_Mem0|data_out~21 (
// Equation(s):
// \Data_Mem0|data_out~21_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a20 )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~62_q )))))

	.dataa(\Data_Mem0|data_out[2]~0_combout ),
	.datab(\Data_Mem0|DATAMEM~41_q ),
	.datac(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\Data_Mem0|DATAMEM~62_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~21 .lut_mask = 16'h5140;
defparam \Data_Mem0|data_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N23
dffeas \Data_Mem0|data_out[20] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[20] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N14
cycloneive_lcell_comb \DATA_MUX0|Mux11~5 (
// Equation(s):
// \DATA_MUX0|Mux11~5_combout  = (\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux11~7_combout  & (\DATA_MUX0|Mux11~2_combout )) # (!\DATA_MUX0|Mux11~7_combout  & ((\Data_Mem0|data_out [20]))))) # (!\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX0|Mux11~7_combout 
// ))))

	.dataa(\DATA_MUX0|Mux7~2_combout ),
	.datab(\DATA_MUX0|Mux11~2_combout ),
	.datac(\DATA_MUX0|Mux11~7_combout ),
	.datad(\Data_Mem0|data_out [20]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux11~5 .lut_mask = 16'hDAD0;
defparam \DATA_MUX0|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N6
cycloneive_lcell_comb \A_Mux0|f[20]~54 (
// Equation(s):
// \A_Mux0|f[20]~54_combout  = (!\A_MUX~input_o  & (\DATA_MUX0|Mux11~5_combout  & ((!\DATA_MUX[1]~input_o ) # (!\DATA_MUX[0]~input_o ))))

	.dataa(\A_MUX~input_o ),
	.datab(\DATA_MUX[0]~input_o ),
	.datac(\DATA_MUX0|Mux11~5_combout ),
	.datad(\DATA_MUX[1]~input_o ),
	.cin(gnd),
	.combout(\A_Mux0|f[20]~54_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[20]~54 .lut_mask = 16'h1050;
defparam \A_Mux0|f[20]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N7
dffeas \Reg_A|Q[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[20]~54_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[20] .is_wysiwyg = "true";
defparam \Reg_A|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N20
cycloneive_lcell_comb \IM_MUX1a|f[20]~20 (
// Equation(s):
// \IM_MUX1a|f[20]~20_combout  = (\IM_MUX1~input_o  & ((\IR|Q [4]))) # (!\IM_MUX1~input_o  & (\Reg_A|Q [20]))

	.dataa(\IM_MUX1~input_o ),
	.datab(gnd),
	.datac(\Reg_A|Q [20]),
	.datad(\IR|Q [4]),
	.cin(gnd),
	.combout(\IM_MUX1a|f[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[20]~20 .lut_mask = 16'hFA50;
defparam \IM_MUX1a|f[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N4
cycloneive_lcell_comb \DATA_MUX0|Mux12~3 (
// Equation(s):
// \DATA_MUX0|Mux12~3_combout  = (\ALU_Op[1]~input_o  & (((\ALU_Op[0]~input_o )))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o  & ((\IM_MUX1a|f[20]~20_combout ))) # (!\ALU_Op[0]~input_o  & (\IM_MUX1a|f[18]~18_combout ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\IM_MUX1a|f[18]~18_combout ),
	.datac(\IM_MUX1a|f[20]~20_combout ),
	.datad(\ALU_Op[0]~input_o ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux12~3 .lut_mask = 16'hFA44;
defparam \DATA_MUX0|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N0
cycloneive_lcell_comb \ALU0|sub0|stage1|stage0|stage3|s (
// Equation(s):
// \ALU0|sub0|stage1|stage0|stage3|s~combout  = \IM_MUX2a|Mux12~0_combout  $ (\IM_MUX1a|f[19]~19_combout  $ (\ALU0|sub0|stage0|stage3|stage3|Cout~0_combout ))

	.dataa(gnd),
	.datab(\IM_MUX2a|Mux12~0_combout ),
	.datac(\IM_MUX1a|f[19]~19_combout ),
	.datad(\ALU0|sub0|stage0|stage3|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage1|stage0|stage3|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage1|stage0|stage3|s .lut_mask = 16'hC33C;
defparam \ALU0|sub0|stage1|stage0|stage3|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N30
cycloneive_lcell_comb \DATA_MUX0|Mux12~4 (
// Equation(s):
// \DATA_MUX0|Mux12~4_combout  = (\ALU_Op[1]~input_o  & ((\DATA_MUX0|Mux12~3_combout  & (\IM_MUX1a|f[19]~19_combout )) # (!\DATA_MUX0|Mux12~3_combout  & ((!\ALU0|sub0|stage1|stage0|stage3|s~combout ))))) # (!\ALU_Op[1]~input_o  & 
// (((\DATA_MUX0|Mux12~3_combout ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\IM_MUX1a|f[19]~19_combout ),
	.datac(\DATA_MUX0|Mux12~3_combout ),
	.datad(\ALU0|sub0|stage1|stage0|stage3|s~combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux12~4 .lut_mask = 16'hD0DA;
defparam \DATA_MUX0|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y63_N8
cycloneive_io_ibuf \DATA_IN[19]~input (
	.i(DATA_IN[19]),
	.ibar(gnd),
	.o(\DATA_IN[19]~input_o ));
// synopsys translate_off
defparam \DATA_IN[19]~input .bus_hold = "false";
defparam \DATA_IN[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N12
cycloneive_lcell_comb \Data_Mem0|DATAMEM~61feeder (
// Equation(s):
// \Data_Mem0|DATAMEM~61feeder_combout  = \Reg_Mux0|f[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reg_Mux0|f[19]~19_combout ),
	.cin(gnd),
	.combout(\Data_Mem0|DATAMEM~61feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~61feeder .lut_mask = 16'hFF00;
defparam \Data_Mem0|DATAMEM~61feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N13
dffeas \Data_Mem0|DATAMEM~61 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|DATAMEM~61feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~61 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N24
cycloneive_lcell_comb \Data_Mem0|data_out~20 (
// Equation(s):
// \Data_Mem0|data_out~20_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a19 )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~61_q )))))

	.dataa(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\Data_Mem0|DATAMEM~41_q ),
	.datac(\Data_Mem0|data_out[2]~0_combout ),
	.datad(\Data_Mem0|DATAMEM~61_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~20 .lut_mask = 16'h0B08;
defparam \Data_Mem0|data_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N25
dffeas \Data_Mem0|data_out[19] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[19] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N30
cycloneive_lcell_comb \DATA_MUX0|Mux12~2 (
// Equation(s):
// \DATA_MUX0|Mux12~2_combout  = (\DATA_MUX[1]~input_o  & (((\DATA_MUX0|Mux7~2_combout )))) # (!\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux7~2_combout  & ((\Data_Mem0|data_out [19]))) # (!\DATA_MUX0|Mux7~2_combout  & (\DATA_IN[19]~input_o ))))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\DATA_IN[19]~input_o ),
	.datac(\DATA_MUX0|Mux7~2_combout ),
	.datad(\Data_Mem0|data_out [19]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux12~2 .lut_mask = 16'hF4A4;
defparam \DATA_MUX0|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N20
cycloneive_lcell_comb \DATA_MUX0|Mux12~5 (
// Equation(s):
// \DATA_MUX0|Mux12~5_combout  = (\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux12~2_combout  & ((\DATA_MUX0|Mux12~4_combout ))) # (!\DATA_MUX0|Mux12~2_combout  & (\DATA_MUX0|Mux12~8_combout )))) # (!\DATA_MUX[1]~input_o  & (((\DATA_MUX0|Mux12~2_combout ))))

	.dataa(\DATA_MUX0|Mux12~8_combout ),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX0|Mux12~4_combout ),
	.datad(\DATA_MUX0|Mux12~2_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux12~5 .lut_mask = 16'hF388;
defparam \DATA_MUX0|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N12
cycloneive_lcell_comb \A_Mux0|f[19]~53 (
// Equation(s):
// \A_Mux0|f[19]~53_combout  = (!\A_MUX~input_o  & (\DATA_MUX0|Mux12~5_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o ))))

	.dataa(\A_MUX~input_o ),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX[0]~input_o ),
	.datad(\DATA_MUX0|Mux12~5_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[19]~53_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[19]~53 .lut_mask = 16'h1500;
defparam \A_Mux0|f[19]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N13
dffeas \Reg_A|Q[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[19]~53_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[19] .is_wysiwyg = "true";
defparam \Reg_A|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N20
cycloneive_lcell_comb \IM_MUX1a|f[19]~19 (
// Equation(s):
// \IM_MUX1a|f[19]~19_combout  = (\IM_MUX1~input_o  & (\IR|Q [3])) # (!\IM_MUX1~input_o  & ((\Reg_A|Q [19])))

	.dataa(\IM_MUX1~input_o ),
	.datab(\IR|Q [3]),
	.datac(gnd),
	.datad(\Reg_A|Q [19]),
	.cin(gnd),
	.combout(\IM_MUX1a|f[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[19]~19 .lut_mask = 16'hDD88;
defparam \IM_MUX1a|f[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N22
cycloneive_lcell_comb \DATA_MUX0|Mux13~3 (
// Equation(s):
// \DATA_MUX0|Mux13~3_combout  = (\ALU_Op[0]~input_o  & ((\IM_MUX1a|f[19]~19_combout ) # ((\ALU_Op[1]~input_o )))) # (!\ALU_Op[0]~input_o  & (((!\ALU_Op[1]~input_o  & \IM_MUX1a|f[17]~17_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\IM_MUX1a|f[19]~19_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\IM_MUX1a|f[17]~17_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux13~3 .lut_mask = 16'hADA8;
defparam \DATA_MUX0|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N0
cycloneive_lcell_comb \ALU0|sub0|stage1|stage0|stage2|s (
// Equation(s):
// \ALU0|sub0|stage1|stage0|stage2|s~combout  = \ALU0|sub0|stage0|stage3|stage3|Cout~0_combout  $ (\IM_MUX2a|Mux13~0_combout  $ (\IM_MUX1a|f[18]~18_combout ))

	.dataa(\ALU0|sub0|stage0|stage3|stage3|Cout~0_combout ),
	.datab(\IM_MUX2a|Mux13~0_combout ),
	.datac(gnd),
	.datad(\IM_MUX1a|f[18]~18_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage1|stage0|stage2|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage1|stage0|stage2|s .lut_mask = 16'h9966;
defparam \ALU0|sub0|stage1|stage0|stage2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N12
cycloneive_lcell_comb \DATA_MUX0|Mux13~4 (
// Equation(s):
// \DATA_MUX0|Mux13~4_combout  = (\ALU_Op[1]~input_o  & ((\DATA_MUX0|Mux13~3_combout  & (\IM_MUX1a|f[18]~18_combout )) # (!\DATA_MUX0|Mux13~3_combout  & ((!\ALU0|sub0|stage1|stage0|stage2|s~combout ))))) # (!\ALU_Op[1]~input_o  & 
// (((\DATA_MUX0|Mux13~3_combout ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\IM_MUX1a|f[18]~18_combout ),
	.datac(\DATA_MUX0|Mux13~3_combout ),
	.datad(\ALU0|sub0|stage1|stage0|stage2|s~combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux13~4 .lut_mask = 16'hD0DA;
defparam \DATA_MUX0|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N18
cycloneive_lcell_comb \DATA_MUX0|Mux13~5 (
// Equation(s):
// \DATA_MUX0|Mux13~5_combout  = (\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux13~8_combout  & (\DATA_MUX0|Mux13~4_combout )) # (!\DATA_MUX0|Mux13~8_combout  & ((\Data_Mem0|data_out [18]))))) # (!\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX0|Mux13~8_combout 
// ))))

	.dataa(\DATA_MUX0|Mux13~4_combout ),
	.datab(\DATA_MUX0|Mux7~2_combout ),
	.datac(\DATA_MUX0|Mux13~8_combout ),
	.datad(\Data_Mem0|data_out [18]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux13~5 .lut_mask = 16'hBCB0;
defparam \DATA_MUX0|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N2
cycloneive_lcell_comb \A_Mux0|f[18]~52 (
// Equation(s):
// \A_Mux0|f[18]~52_combout  = (!\A_MUX~input_o  & (\DATA_MUX0|Mux13~5_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o ))))

	.dataa(\A_MUX~input_o ),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX[0]~input_o ),
	.datad(\DATA_MUX0|Mux13~5_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[18]~52_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[18]~52 .lut_mask = 16'h1500;
defparam \A_Mux0|f[18]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y42_N3
dffeas \Reg_A|Q[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[18]~52_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[18] .is_wysiwyg = "true";
defparam \Reg_A|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y42_N24
cycloneive_lcell_comb \IM_MUX1a|f[18]~18 (
// Equation(s):
// \IM_MUX1a|f[18]~18_combout  = (\IM_MUX1~input_o  & (\IR|Q [2])) # (!\IM_MUX1~input_o  & ((\Reg_A|Q [18])))

	.dataa(\IM_MUX1~input_o ),
	.datab(gnd),
	.datac(\IR|Q [2]),
	.datad(\Reg_A|Q [18]),
	.cin(gnd),
	.combout(\IM_MUX1a|f[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[18]~18 .lut_mask = 16'hF5A0;
defparam \IM_MUX1a|f[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N10
cycloneive_lcell_comb \DATA_MUX0|Mux14~6 (
// Equation(s):
// \DATA_MUX0|Mux14~6_combout  = (\ALU_Op[0]~input_o  & ((\ALU_Op[1]~input_o ) # ((\IM_MUX1a|f[18]~18_combout )))) # (!\ALU_Op[0]~input_o  & (!\ALU_Op[1]~input_o  & ((\IM_MUX1a|f[16]~16_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\IM_MUX1a|f[18]~18_combout ),
	.datad(\IM_MUX1a|f[16]~16_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux14~6 .lut_mask = 16'hB9A8;
defparam \DATA_MUX0|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N28
cycloneive_lcell_comb \DATA_MUX0|Mux14~5 (
// Equation(s):
// \DATA_MUX0|Mux14~5_combout  = \ALU0|sub0|stage0|stage3|stage3|Cout~0_combout  $ (((!\IM_MUX2[0]~input_o  & (!\IM_MUX2[1]~input_o  & \Reg_B|Q [17]))))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\Reg_B|Q [17]),
	.datad(\ALU0|sub0|stage0|stage3|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux14~5 .lut_mask = 16'hEF10;
defparam \DATA_MUX0|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N8
cycloneive_lcell_comb \DATA_MUX0|Mux14~7 (
// Equation(s):
// \DATA_MUX0|Mux14~7_combout  = (\ALU_Op[1]~input_o  & (\IM_MUX1a|f[17]~17_combout  $ (((!\DATA_MUX0|Mux14~6_combout  & !\DATA_MUX0|Mux14~5_combout ))))) # (!\ALU_Op[1]~input_o  & (\DATA_MUX0|Mux14~6_combout ))

	.dataa(\DATA_MUX0|Mux14~6_combout ),
	.datab(\IM_MUX1a|f[17]~17_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\DATA_MUX0|Mux14~5_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux14~7 .lut_mask = 16'hCA9A;
defparam \DATA_MUX0|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y41_N30
cycloneive_lcell_comb \IM_MUX2a|Mux14~0 (
// Equation(s):
// \IM_MUX2a|Mux14~0_combout  = (!\IM_MUX2[0]~input_o  & (\Reg_B|Q [17] & !\IM_MUX2[1]~input_o ))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\Reg_B|Q [17]),
	.datac(\IM_MUX2[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux14~0 .lut_mask = 16'h0404;
defparam \IM_MUX2a|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y41_N20
cycloneive_lcell_comb \ALU0|result_s~4 (
// Equation(s):
// \ALU0|result_s~4_combout  = (!\IM_MUX2[0]~input_o  & (\IM_MUX1a|f[17]~17_combout  & (!\IM_MUX2[1]~input_o  & \Reg_B|Q [17])))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\IM_MUX1a|f[17]~17_combout ),
	.datac(\IM_MUX2[1]~input_o ),
	.datad(\Reg_B|Q [17]),
	.cin(gnd),
	.combout(\ALU0|result_s~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|result_s~4 .lut_mask = 16'h0400;
defparam \ALU0|result_s~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N18
cycloneive_lcell_comb \ALU0|add0|stage1|stage0|stage1|s (
// Equation(s):
// \ALU0|add0|stage1|stage0|stage1|s~combout  = \IM_MUX2a|Mux14~0_combout  $ (\IM_MUX1a|f[17]~17_combout  $ (\ALU0|add0|stage0|stage3|stage3|Cout~0_combout ))

	.dataa(\IM_MUX2a|Mux14~0_combout ),
	.datab(gnd),
	.datac(\IM_MUX1a|f[17]~17_combout ),
	.datad(\ALU0|add0|stage0|stage3|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALU0|add0|stage1|stage0|stage1|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|add0|stage1|stage0|stage1|s .lut_mask = 16'hA55A;
defparam \ALU0|add0|stage1|stage0|stage1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N0
cycloneive_lcell_comb \DATA_MUX0|Mux14~2 (
// Equation(s):
// \DATA_MUX0|Mux14~2_combout  = (\ALU_Op[0]~input_o  & (\ALU_Op[1]~input_o )) # (!\ALU_Op[0]~input_o  & ((\ALU_Op[1]~input_o  & ((\ALU0|add0|stage1|stage0|stage1|s~combout ))) # (!\ALU_Op[1]~input_o  & (\ALU0|result_s~4_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\ALU0|result_s~4_combout ),
	.datad(\ALU0|add0|stage1|stage0|stage1|s~combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux14~2 .lut_mask = 16'hDC98;
defparam \DATA_MUX0|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N30
cycloneive_lcell_comb \DATA_MUX0|Mux14~3 (
// Equation(s):
// \DATA_MUX0|Mux14~3_combout  = (\ALU_Op[0]~input_o  & ((\IM_MUX2a|Mux14~0_combout ) # ((\IM_MUX1a|f[17]~17_combout  & !\DATA_MUX0|Mux14~2_combout )))) # (!\ALU_Op[0]~input_o  & (((\DATA_MUX0|Mux14~2_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\IM_MUX1a|f[17]~17_combout ),
	.datac(\IM_MUX2a|Mux14~0_combout ),
	.datad(\DATA_MUX0|Mux14~2_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux14~3 .lut_mask = 16'hF5A8;
defparam \DATA_MUX0|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y25_N22
cycloneive_io_ibuf \DATA_IN[17]~input (
	.i(DATA_IN[17]),
	.ibar(gnd),
	.o(\DATA_IN[17]~input_o ));
// synopsys translate_off
defparam \DATA_IN[17]~input .bus_hold = "false";
defparam \DATA_IN[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N18
cycloneive_lcell_comb \Data_Mem0|DATAMEM~59feeder (
// Equation(s):
// \Data_Mem0|DATAMEM~59feeder_combout  = \Reg_Mux0|f[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reg_Mux0|f[17]~17_combout ),
	.cin(gnd),
	.combout(\Data_Mem0|DATAMEM~59feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~59feeder .lut_mask = 16'hFF00;
defparam \Data_Mem0|DATAMEM~59feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N19
dffeas \Data_Mem0|DATAMEM~59 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|DATAMEM~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~59 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N28
cycloneive_lcell_comb \Data_Mem0|data_out~18 (
// Equation(s):
// \Data_Mem0|data_out~18_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a17 )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~59_q )))))

	.dataa(\Data_Mem0|data_out[2]~0_combout ),
	.datab(\Data_Mem0|DATAMEM~41_q ),
	.datac(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\Data_Mem0|DATAMEM~59_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~18 .lut_mask = 16'h5140;
defparam \Data_Mem0|data_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N29
dffeas \Data_Mem0|data_out[17] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[17] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N24
cycloneive_lcell_comb \DATA_MUX0|Mux14~4 (
// Equation(s):
// \DATA_MUX0|Mux14~4_combout  = (\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX[1]~input_o ) # (\Data_Mem0|data_out [17])))) # (!\DATA_MUX0|Mux7~2_combout  & (\DATA_IN[17]~input_o  & (!\DATA_MUX[1]~input_o )))

	.dataa(\DATA_MUX0|Mux7~2_combout ),
	.datab(\DATA_IN[17]~input_o ),
	.datac(\DATA_MUX[1]~input_o ),
	.datad(\Data_Mem0|data_out [17]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux14~4 .lut_mask = 16'hAEA4;
defparam \DATA_MUX0|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N14
cycloneive_lcell_comb \DATA_MUX0|Mux14~8 (
// Equation(s):
// \DATA_MUX0|Mux14~8_combout  = (\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux14~4_combout  & (\DATA_MUX0|Mux14~7_combout )) # (!\DATA_MUX0|Mux14~4_combout  & ((\DATA_MUX0|Mux14~3_combout ))))) # (!\DATA_MUX[1]~input_o  & (((\DATA_MUX0|Mux14~4_combout ))))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\DATA_MUX0|Mux14~7_combout ),
	.datac(\DATA_MUX0|Mux14~3_combout ),
	.datad(\DATA_MUX0|Mux14~4_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux14~8 .lut_mask = 16'hDDA0;
defparam \DATA_MUX0|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N22
cycloneive_lcell_comb \A_Mux0|f[17]~51 (
// Equation(s):
// \A_Mux0|f[17]~51_combout  = (!\A_MUX~input_o  & (\DATA_MUX0|Mux14~8_combout  & ((!\DATA_MUX[1]~input_o ) # (!\DATA_MUX[0]~input_o ))))

	.dataa(\A_MUX~input_o ),
	.datab(\DATA_MUX[0]~input_o ),
	.datac(\DATA_MUX0|Mux14~8_combout ),
	.datad(\DATA_MUX[1]~input_o ),
	.cin(gnd),
	.combout(\A_Mux0|f[17]~51_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[17]~51 .lut_mask = 16'h1050;
defparam \A_Mux0|f[17]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y41_N23
dffeas \Reg_A|Q[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[17]~51_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[17] .is_wysiwyg = "true";
defparam \Reg_A|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N4
cycloneive_lcell_comb \IM_MUX1a|f[17]~17 (
// Equation(s):
// \IM_MUX1a|f[17]~17_combout  = (\IM_MUX1~input_o  & ((\IR|Q [1]))) # (!\IM_MUX1~input_o  & (\Reg_A|Q [17]))

	.dataa(\Reg_A|Q [17]),
	.datab(\IR|Q [1]),
	.datac(gnd),
	.datad(\IM_MUX1~input_o ),
	.cin(gnd),
	.combout(\IM_MUX1a|f[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[17]~17 .lut_mask = 16'hCCAA;
defparam \IM_MUX1a|f[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N6
cycloneive_lcell_comb \DATA_MUX0|Mux15~3 (
// Equation(s):
// \DATA_MUX0|Mux15~3_combout  = (\ALU_Op[0]~input_o  & ((\ALU_Op[1]~input_o ) # ((\IM_MUX1a|f[17]~17_combout )))) # (!\ALU_Op[0]~input_o  & (!\ALU_Op[1]~input_o  & (\IM_MUX1a|f[15]~15_combout )))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\IM_MUX1a|f[15]~15_combout ),
	.datad(\IM_MUX1a|f[17]~17_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux15~3 .lut_mask = 16'hBA98;
defparam \DATA_MUX0|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N20
cycloneive_lcell_comb \ALU0|sub0|stage1|stage0|stage0|s (
// Equation(s):
// \ALU0|sub0|stage1|stage0|stage0|s~combout  = \IM_MUX1a|f[16]~16_combout  $ (\IM_MUX2a|Mux15~0_combout  $ (\ALU0|sub0|stage0|stage3|stage3|Cout~0_combout ))

	.dataa(\IM_MUX1a|f[16]~16_combout ),
	.datab(\IM_MUX2a|Mux15~0_combout ),
	.datac(gnd),
	.datad(\ALU0|sub0|stage0|stage3|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage1|stage0|stage0|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage1|stage0|stage0|s .lut_mask = 16'h9966;
defparam \ALU0|sub0|stage1|stage0|stage0|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N6
cycloneive_lcell_comb \DATA_MUX0|Mux15~4 (
// Equation(s):
// \DATA_MUX0|Mux15~4_combout  = (\DATA_MUX0|Mux15~3_combout  & ((\IM_MUX1a|f[16]~16_combout ) # ((!\ALU_Op[1]~input_o )))) # (!\DATA_MUX0|Mux15~3_combout  & (((\ALU_Op[1]~input_o  & !\ALU0|sub0|stage1|stage0|stage0|s~combout ))))

	.dataa(\IM_MUX1a|f[16]~16_combout ),
	.datab(\DATA_MUX0|Mux15~3_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\ALU0|sub0|stage1|stage0|stage0|s~combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux15~4 .lut_mask = 16'h8CBC;
defparam \DATA_MUX0|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N15
dffeas \Data_Mem0|DATAMEM~58 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Reg_Mux0|f[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~58 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N20
cycloneive_lcell_comb \Data_Mem0|data_out~17 (
// Equation(s):
// \Data_Mem0|data_out~17_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a16 )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~58_q )))))

	.dataa(\Data_Mem0|DATAMEM~41_q ),
	.datab(\Data_Mem0|data_out[2]~0_combout ),
	.datac(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\Data_Mem0|DATAMEM~58_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~17 .lut_mask = 16'h3120;
defparam \Data_Mem0|data_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y41_N21
dffeas \Data_Mem0|data_out[16] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[16] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N14
cycloneive_lcell_comb \DATA_MUX0|Mux15~5 (
// Equation(s):
// \DATA_MUX0|Mux15~5_combout  = (\DATA_MUX0|Mux15~8_combout  & (((\DATA_MUX0|Mux15~4_combout )) # (!\DATA_MUX0|Mux7~2_combout ))) # (!\DATA_MUX0|Mux15~8_combout  & (\DATA_MUX0|Mux7~2_combout  & ((\Data_Mem0|data_out [16]))))

	.dataa(\DATA_MUX0|Mux15~8_combout ),
	.datab(\DATA_MUX0|Mux7~2_combout ),
	.datac(\DATA_MUX0|Mux15~4_combout ),
	.datad(\Data_Mem0|data_out [16]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux15~5 .lut_mask = 16'hE6A2;
defparam \DATA_MUX0|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N4
cycloneive_lcell_comb \B_Mux0|f[16]~50 (
// Equation(s):
// \B_Mux0|f[16]~50_combout  = (!\B_MUX~input_o  & (\DATA_MUX0|Mux15~5_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o ))))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\B_MUX~input_o ),
	.datac(\DATA_MUX0|Mux15~5_combout ),
	.datad(\DATA_MUX[0]~input_o ),
	.cin(gnd),
	.combout(\B_Mux0|f[16]~50_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[16]~50 .lut_mask = 16'h1030;
defparam \B_Mux0|f[16]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y41_N5
dffeas \Reg_B|Q[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[16]~50_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[16] .is_wysiwyg = "true";
defparam \Reg_B|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N16
cycloneive_lcell_comb \IM_MUX2a|Mux15~0 (
// Equation(s):
// \IM_MUX2a|Mux15~0_combout  = (!\IM_MUX2[0]~input_o  & (!\IM_MUX2[1]~input_o  & \Reg_B|Q [16]))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(gnd),
	.datad(\Reg_B|Q [16]),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux15~0 .lut_mask = 16'h1100;
defparam \IM_MUX2a|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N18
cycloneive_lcell_comb \DATA_MUX0|Mux15~2 (
// Equation(s):
// \DATA_MUX0|Mux15~2_combout  = \IM_MUX1a|f[16]~16_combout  $ (((\ALU0|add0|stage0|stage3|stage3|Cout~0_combout  & \ALU_Op[1]~input_o )))

	.dataa(\IM_MUX1a|f[16]~16_combout ),
	.datab(gnd),
	.datac(\ALU0|add0|stage0|stage3|stage3|Cout~0_combout ),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux15~2 .lut_mask = 16'h5AAA;
defparam \DATA_MUX0|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N0
cycloneive_lcell_comb \DATA_MUX0|Mux15~7 (
// Equation(s):
// \DATA_MUX0|Mux15~7_combout  = (\IM_MUX2a|Mux15~0_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o  $ (\DATA_MUX0|Mux15~2_combout )))) # (!\IM_MUX2a|Mux15~0_combout  & (\DATA_MUX0|Mux15~2_combout  & (\ALU_Op[1]~input_o  $ (\ALU_Op[0]~input_o ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\IM_MUX2a|Mux15~0_combout ),
	.datad(\DATA_MUX0|Mux15~2_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux15~7 .lut_mask = 16'hD6E0;
defparam \DATA_MUX0|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N10
cycloneive_lcell_comb \DATA_MUX0|Mux15~8 (
// Equation(s):
// \DATA_MUX0|Mux15~8_combout  = (\DATA_MUX[1]~input_o  & (((\DATA_MUX0|Mux7~2_combout ) # (\DATA_MUX0|Mux15~7_combout )))) # (!\DATA_MUX[1]~input_o  & (\DATA_IN[16]~input_o  & (!\DATA_MUX0|Mux7~2_combout )))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\DATA_IN[16]~input_o ),
	.datac(\DATA_MUX0|Mux7~2_combout ),
	.datad(\DATA_MUX0|Mux15~7_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux15~8 .lut_mask = 16'hAEA4;
defparam \DATA_MUX0|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N28
cycloneive_lcell_comb \A_Mux0|f[16]~45 (
// Equation(s):
// \A_Mux0|f[16]~45_combout  = (!\A_MUX~input_o  & ((\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux15~4_combout ) # (!\DATA_MUX0|Mux15~8_combout ))) # (!\DATA_MUX0|Mux7~2_combout  & (\DATA_MUX0|Mux15~8_combout ))))

	.dataa(\DATA_MUX0|Mux7~2_combout ),
	.datab(\A_MUX~input_o ),
	.datac(\DATA_MUX0|Mux15~8_combout ),
	.datad(\DATA_MUX0|Mux15~4_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[16]~45_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[16]~45 .lut_mask = 16'h3212;
defparam \A_Mux0|f[16]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N8
cycloneive_lcell_comb \A_Mux0|f[16]~46 (
// Equation(s):
// \A_Mux0|f[16]~46_combout  = (!\DATA_MUX0|Mux7~3_combout  & (\A_Mux0|f[16]~45_combout  & ((\DATA_MUX0|Mux15~8_combout ) # (\Data_Mem0|data_out [16]))))

	.dataa(\DATA_MUX0|Mux7~3_combout ),
	.datab(\DATA_MUX0|Mux15~8_combout ),
	.datac(\Data_Mem0|data_out [16]),
	.datad(\A_Mux0|f[16]~45_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[16]~46_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[16]~46 .lut_mask = 16'h5400;
defparam \A_Mux0|f[16]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N9
dffeas \Reg_A|Q[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[16]~46_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[16] .is_wysiwyg = "true";
defparam \Reg_A|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N30
cycloneive_lcell_comb \IM_MUX1a|f[16]~16 (
// Equation(s):
// \IM_MUX1a|f[16]~16_combout  = (\IM_MUX1~input_o  & ((\IR|Q [0]))) # (!\IM_MUX1~input_o  & (\Reg_A|Q [16]))

	.dataa(\IM_MUX1~input_o ),
	.datab(\Reg_A|Q [16]),
	.datac(\IR|Q [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IM_MUX1a|f[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[16]~16 .lut_mask = 16'hE4E4;
defparam \IM_MUX1a|f[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N24
cycloneive_lcell_comb \DATA_MUX0|Mux16~7 (
// Equation(s):
// \DATA_MUX0|Mux16~7_combout  = (\ALU_Op[0]~input_o  & ((\ALU_Op[1]~input_o ) # ((\IM_MUX1a|f[16]~16_combout )))) # (!\ALU_Op[0]~input_o  & (!\ALU_Op[1]~input_o  & ((\IM_MUX1a|f[14]~14_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\IM_MUX1a|f[16]~16_combout ),
	.datad(\IM_MUX1a|f[14]~14_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux16~7 .lut_mask = 16'hB9A8;
defparam \DATA_MUX0|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N14
cycloneive_lcell_comb \DATA_MUX0|Mux16~8 (
// Equation(s):
// \DATA_MUX0|Mux16~8_combout  = (\ALU_Op[1]~input_o  & ((\DATA_MUX0|Mux16~7_combout  & ((\IM_MUX1a|f[15]~15_combout ))) # (!\DATA_MUX0|Mux16~7_combout  & (!\ALU0|sub0|stage0|stage3|stage3|s~combout )))) # (!\ALU_Op[1]~input_o  & 
// (((\DATA_MUX0|Mux16~7_combout ))))

	.dataa(\ALU0|sub0|stage0|stage3|stage3|s~combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\IM_MUX1a|f[15]~15_combout ),
	.datad(\DATA_MUX0|Mux16~7_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux16~8 .lut_mask = 16'hF344;
defparam \DATA_MUX0|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X109_Y73_N8
cycloneive_io_ibuf \DATA_IN[15]~input (
	.i(DATA_IN[15]),
	.ibar(gnd),
	.o(\DATA_IN[15]~input_o ));
// synopsys translate_off
defparam \DATA_IN[15]~input .bus_hold = "false";
defparam \DATA_IN[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X86_Y41_N17
dffeas \Data_Mem0|DATAMEM~57 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Reg_Mux0|f[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~57 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N18
cycloneive_lcell_comb \Data_Mem0|data_out~16 (
// Equation(s):
// \Data_Mem0|data_out~16_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a15 )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~57_q )))))

	.dataa(\Data_Mem0|DATAMEM~41_q ),
	.datab(\Data_Mem0|data_out[2]~0_combout ),
	.datac(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\Data_Mem0|DATAMEM~57_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~16 .lut_mask = 16'h3120;
defparam \Data_Mem0|data_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y41_N19
dffeas \Data_Mem0|data_out[15] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[15] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N28
cycloneive_lcell_comb \DATA_MUX0|Mux16~6 (
// Equation(s):
// \DATA_MUX0|Mux16~6_combout  = (\DATA_MUX[1]~input_o  & (((\DATA_MUX0|Mux7~2_combout )))) # (!\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux7~2_combout  & ((\Data_Mem0|data_out [15]))) # (!\DATA_MUX0|Mux7~2_combout  & (\DATA_IN[15]~input_o ))))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\DATA_IN[15]~input_o ),
	.datac(\DATA_MUX0|Mux7~2_combout ),
	.datad(\Data_Mem0|data_out [15]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux16~6 .lut_mask = 16'hF4A4;
defparam \DATA_MUX0|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N4
cycloneive_lcell_comb \DATA_MUX0|Mux16~9 (
// Equation(s):
// \DATA_MUX0|Mux16~9_combout  = (\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux16~6_combout  & ((\DATA_MUX0|Mux16~8_combout ))) # (!\DATA_MUX0|Mux16~6_combout  & (\DATA_MUX0|Mux16~5_combout )))) # (!\DATA_MUX[1]~input_o  & (((\DATA_MUX0|Mux16~6_combout ))))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\DATA_MUX0|Mux16~5_combout ),
	.datac(\DATA_MUX0|Mux16~8_combout ),
	.datad(\DATA_MUX0|Mux16~6_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux16~9 .lut_mask = 16'hF588;
defparam \DATA_MUX0|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N22
cycloneive_lcell_comb \DATA_MUX0|Mux16~11 (
// Equation(s):
// \DATA_MUX0|Mux16~11_combout  = (\DATA_MUX0|Mux16~9_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o )))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\DATA_MUX[0]~input_o ),
	.datac(gnd),
	.datad(\DATA_MUX0|Mux16~9_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux16~11 .lut_mask = 16'h7700;
defparam \DATA_MUX0|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y44_N9
dffeas \IR|Q[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_MUX0|Mux16~11_combout ),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[15] .is_wysiwyg = "true";
defparam \IR|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N28
cycloneive_lcell_comb \A_Mux0|f[15]~44 (
// Equation(s):
// \A_Mux0|f[15]~44_combout  = (\A_MUX~input_o  & (\IR|Q [15])) # (!\A_MUX~input_o  & (((!\DATA_MUX0|Mux7~3_combout  & \DATA_MUX0|Mux16~9_combout ))))

	.dataa(\IR|Q [15]),
	.datab(\DATA_MUX0|Mux7~3_combout ),
	.datac(\A_MUX~input_o ),
	.datad(\DATA_MUX0|Mux16~9_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[15]~44_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[15]~44 .lut_mask = 16'hA3A0;
defparam \A_Mux0|f[15]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y44_N29
dffeas \Reg_A|Q[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[15]~44_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[15] .is_wysiwyg = "true";
defparam \Reg_A|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N4
cycloneive_lcell_comb \IM_MUX1a|f[15]~15 (
// Equation(s):
// \IM_MUX1a|f[15]~15_combout  = (!\IM_MUX1~input_o  & \Reg_A|Q [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MUX1~input_o ),
	.datad(\Reg_A|Q [15]),
	.cin(gnd),
	.combout(\IM_MUX1a|f[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[15]~15 .lut_mask = 16'h0F00;
defparam \IM_MUX1a|f[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N4
cycloneive_lcell_comb \DATA_MUX0|Mux17~7 (
// Equation(s):
// \DATA_MUX0|Mux17~7_combout  = (\ALU_Op[0]~input_o  & (((\ALU_Op[1]~input_o ) # (\IM_MUX1a|f[15]~15_combout )))) # (!\ALU_Op[0]~input_o  & (\IM_MUX1a|f[13]~13_combout  & (!\ALU_Op[1]~input_o )))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\IM_MUX1a|f[13]~13_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\IM_MUX1a|f[15]~15_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux17~7 .lut_mask = 16'hAEA4;
defparam \DATA_MUX0|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N0
cycloneive_lcell_comb \DATA_MUX0|Mux17~8 (
// Equation(s):
// \DATA_MUX0|Mux17~8_combout  = (\ALU_Op[1]~input_o  & ((\DATA_MUX0|Mux17~7_combout  & ((\IM_MUX1a|f[14]~14_combout ))) # (!\DATA_MUX0|Mux17~7_combout  & (!\ALU0|sub0|stage0|stage3|stage2|s~combout )))) # (!\ALU_Op[1]~input_o  & 
// (((\DATA_MUX0|Mux17~7_combout ))))

	.dataa(\ALU0|sub0|stage0|stage3|stage2|s~combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\DATA_MUX0|Mux17~7_combout ),
	.datad(\IM_MUX1a|f[14]~14_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux17~8 .lut_mask = 16'hF434;
defparam \DATA_MUX0|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y61_N15
cycloneive_io_ibuf \DATA_IN[14]~input (
	.i(DATA_IN[14]),
	.ibar(gnd),
	.o(\DATA_IN[14]~input_o ));
// synopsys translate_off
defparam \DATA_IN[14]~input .bus_hold = "false";
defparam \DATA_IN[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N26
cycloneive_lcell_comb \DATA_MUX0|Mux17~10 (
// Equation(s):
// \DATA_MUX0|Mux17~10_combout  = (\ALU_Op[1]~input_o  & (\IM_MUX2a|Mux17~0_combout  $ (((!\IM_MUX1~input_o  & \Reg_A|Q [14]))))) # (!\ALU_Op[1]~input_o  & (!\IM_MUX1~input_o  & (\Reg_A|Q [14] & \IM_MUX2a|Mux17~0_combout )))

	.dataa(\IM_MUX1~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\Reg_A|Q [14]),
	.datad(\IM_MUX2a|Mux17~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux17~10 .lut_mask = 16'h9C40;
defparam \DATA_MUX0|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N12
cycloneive_lcell_comb \DATA_MUX0|Mux17~4 (
// Equation(s):
// \DATA_MUX0|Mux17~4_combout  = (\ALU_Op[0]~input_o  & (\ALU_Op[1]~input_o )) # (!\ALU_Op[0]~input_o  & (\DATA_MUX0|Mux17~10_combout  $ (((\ALU_Op[1]~input_o  & \ALU0|add0|stage0|stage2|stage3|Cout~0_combout )))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\ALU0|add0|stage0|stage2|stage3|Cout~0_combout ),
	.datad(\DATA_MUX0|Mux17~10_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux17~4 .lut_mask = 16'h9DC8;
defparam \DATA_MUX0|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N2
cycloneive_lcell_comb \DATA_MUX0|Mux17~5 (
// Equation(s):
// \DATA_MUX0|Mux17~5_combout  = (\ALU_Op[0]~input_o  & ((\IM_MUX2a|Mux17~0_combout ) # ((\IM_MUX1a|f[14]~14_combout  & !\DATA_MUX0|Mux17~4_combout )))) # (!\ALU_Op[0]~input_o  & (((\DATA_MUX0|Mux17~4_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\IM_MUX1a|f[14]~14_combout ),
	.datac(\IM_MUX2a|Mux17~0_combout ),
	.datad(\DATA_MUX0|Mux17~4_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux17~5 .lut_mask = 16'hF5A8;
defparam \DATA_MUX0|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N20
cycloneive_lcell_comb \DATA_MUX0|Mux17~6 (
// Equation(s):
// \DATA_MUX0|Mux17~6_combout  = (\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux7~2_combout ) # ((\DATA_MUX0|Mux17~5_combout )))) # (!\DATA_MUX[1]~input_o  & (!\DATA_MUX0|Mux7~2_combout  & (\DATA_IN[14]~input_o )))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\DATA_MUX0|Mux7~2_combout ),
	.datac(\DATA_IN[14]~input_o ),
	.datad(\DATA_MUX0|Mux17~5_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux17~6 .lut_mask = 16'hBA98;
defparam \DATA_MUX0|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N14
cycloneive_lcell_comb \Data_Mem0|DATAMEM~56feeder (
// Equation(s):
// \Data_Mem0|DATAMEM~56feeder_combout  = \Reg_Mux0|f[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reg_Mux0|f[14]~14_combout ),
	.cin(gnd),
	.combout(\Data_Mem0|DATAMEM~56feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~56feeder .lut_mask = 16'hFF00;
defparam \Data_Mem0|DATAMEM~56feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y41_N15
dffeas \Data_Mem0|DATAMEM~56 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|DATAMEM~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~56 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N2
cycloneive_lcell_comb \Data_Mem0|data_out~15 (
// Equation(s):
// \Data_Mem0|data_out~15_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a14 )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~56_q )))))

	.dataa(\Data_Mem0|DATAMEM~41_q ),
	.datab(\Data_Mem0|data_out[2]~0_combout ),
	.datac(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\Data_Mem0|DATAMEM~56_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~15 .lut_mask = 16'h3120;
defparam \Data_Mem0|data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y41_N3
dffeas \Data_Mem0|data_out[14] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[14] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N8
cycloneive_lcell_comb \DATA_MUX0|Mux17~9 (
// Equation(s):
// \DATA_MUX0|Mux17~9_combout  = (\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux17~6_combout  & (\DATA_MUX0|Mux17~8_combout )) # (!\DATA_MUX0|Mux17~6_combout  & ((\Data_Mem0|data_out [14]))))) # (!\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX0|Mux17~6_combout 
// ))))

	.dataa(\DATA_MUX0|Mux7~2_combout ),
	.datab(\DATA_MUX0|Mux17~8_combout ),
	.datac(\DATA_MUX0|Mux17~6_combout ),
	.datad(\Data_Mem0|data_out [14]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux17~9 .lut_mask = 16'hDAD0;
defparam \DATA_MUX0|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N24
cycloneive_lcell_comb \A_Mux0|f[14]~43 (
// Equation(s):
// \A_Mux0|f[14]~43_combout  = (\A_MUX~input_o  & (((\IR|Q [14])))) # (!\A_MUX~input_o  & (!\DATA_MUX0|Mux7~3_combout  & (\DATA_MUX0|Mux17~9_combout )))

	.dataa(\DATA_MUX0|Mux7~3_combout ),
	.datab(\A_MUX~input_o ),
	.datac(\DATA_MUX0|Mux17~9_combout ),
	.datad(\IR|Q [14]),
	.cin(gnd),
	.combout(\A_Mux0|f[14]~43_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[14]~43 .lut_mask = 16'hDC10;
defparam \A_Mux0|f[14]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y41_N25
dffeas \Reg_A|Q[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[14]~43_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[14] .is_wysiwyg = "true";
defparam \Reg_A|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N26
cycloneive_lcell_comb \DATA_MUX0|Mux18~22 (
// Equation(s):
// \DATA_MUX0|Mux18~22_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[1]~input_o  & ((\Reg_A|Q [13]))) # (!\ALU_Op[1]~input_o  & (\Reg_A|Q [14]))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\Reg_A|Q [14]),
	.datac(\Reg_A|Q [13]),
	.datad(\IM_MUX1~input_o ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux18~22_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux18~22 .lut_mask = 16'h00E4;
defparam \DATA_MUX0|Mux18~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N18
cycloneive_lcell_comb \DATA_MUX0|Mux18~13 (
// Equation(s):
// \DATA_MUX0|Mux18~13_combout  = (\IM_MUX2a|Mux18~0_combout  & (\ALU_Op[0]~input_o  $ (((!\ALU0|sub0|stage0|stage2|stage3|Cout~0_combout  & !\ALU0|sub0|stage0|stage2|stage3|Cout~2_combout ))))) # (!\IM_MUX2a|Mux18~0_combout  & 
// (((\ALU0|sub0|stage0|stage2|stage3|Cout~0_combout ) # (\ALU0|sub0|stage0|stage2|stage3|Cout~2_combout ))))

	.dataa(\IM_MUX2a|Mux18~0_combout ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\ALU0|sub0|stage0|stage2|stage3|Cout~0_combout ),
	.datad(\ALU0|sub0|stage0|stage2|stage3|Cout~2_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux18~13_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux18~13 .lut_mask = 16'hDDD2;
defparam \DATA_MUX0|Mux18~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N16
cycloneive_lcell_comb \DATA_MUX0|Mux18~14 (
// Equation(s):
// \DATA_MUX0|Mux18~14_combout  = (\ALU_Op[1]~input_o  & (\IM_MUX1a|f[13]~13_combout  $ (((!\DATA_MUX0|Mux18~13_combout ))))) # (!\ALU_Op[1]~input_o  & (((\IM_MUX1a|f[12]~12_combout ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\IM_MUX1a|f[13]~13_combout ),
	.datac(\IM_MUX1a|f[12]~12_combout ),
	.datad(\DATA_MUX0|Mux18~13_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux18~14_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux18~14 .lut_mask = 16'hD872;
defparam \DATA_MUX0|Mux18~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N14
cycloneive_lcell_comb \DATA_MUX0|Mux18~15 (
// Equation(s):
// \DATA_MUX0|Mux18~15_combout  = (\ALU_Op[0]~input_o  & (\DATA_MUX0|Mux18~22_combout )) # (!\ALU_Op[0]~input_o  & ((\DATA_MUX0|Mux18~14_combout )))

	.dataa(\DATA_MUX0|Mux18~22_combout ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(gnd),
	.datad(\DATA_MUX0|Mux18~14_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux18~15_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux18~15 .lut_mask = 16'hBB88;
defparam \DATA_MUX0|Mux18~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N22
cycloneive_lcell_comb \DATA_MUX0|Mux18~17 (
// Equation(s):
// \DATA_MUX0|Mux18~17_combout  = (\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX0|Mux18~15_combout )))) # (!\DATA_MUX0|Mux7~2_combout  & ((\ALU_Op[0]~input_o ) # ((!\DATA_MUX0|Mux18~16_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\DATA_MUX0|Mux18~16_combout ),
	.datac(\DATA_MUX0|Mux18~15_combout ),
	.datad(\DATA_MUX0|Mux7~2_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux18~17_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux18~17 .lut_mask = 16'hF0BB;
defparam \DATA_MUX0|Mux18~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N8
cycloneive_io_ibuf \DATA_IN[13]~input (
	.i(DATA_IN[13]),
	.ibar(gnd),
	.o(\DATA_IN[13]~input_o ));
// synopsys translate_off
defparam \DATA_IN[13]~input .bus_hold = "false";
defparam \DATA_IN[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X85_Y42_N15
dffeas \Data_Mem0|DATAMEM~55 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Reg_Mux0|f[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~55 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N24
cycloneive_lcell_comb \Data_Mem0|data_out~14 (
// Equation(s):
// \Data_Mem0|data_out~14_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a13 )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~55_q )))))

	.dataa(\Data_Mem0|data_out[2]~0_combout ),
	.datab(\Data_Mem0|DATAMEM~41_q ),
	.datac(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\Data_Mem0|DATAMEM~55_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~14 .lut_mask = 16'h5140;
defparam \Data_Mem0|data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y42_N25
dffeas \Data_Mem0|data_out[13] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[13] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N18
cycloneive_lcell_comb \DATA_MUX0|Mux18~18 (
// Equation(s):
// \DATA_MUX0|Mux18~18_combout  = (\DATA_MUX0|Mux7~2_combout  & ((\Data_Mem0|data_out [13]))) # (!\DATA_MUX0|Mux7~2_combout  & (\DATA_IN[13]~input_o ))

	.dataa(\DATA_MUX0|Mux7~2_combout ),
	.datab(gnd),
	.datac(\DATA_IN[13]~input_o ),
	.datad(\Data_Mem0|data_out [13]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux18~18_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux18~18 .lut_mask = 16'hFA50;
defparam \DATA_MUX0|Mux18~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N28
cycloneive_lcell_comb \DATA_MUX0|Mux18~19 (
// Equation(s):
// \DATA_MUX0|Mux18~19_combout  = (\DATA_MUX[1]~input_o  & (\DATA_MUX0|Mux18~12_combout  & (\DATA_MUX0|Mux18~17_combout ))) # (!\DATA_MUX[1]~input_o  & (((\DATA_MUX0|Mux18~18_combout ))))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\DATA_MUX0|Mux18~12_combout ),
	.datac(\DATA_MUX0|Mux18~17_combout ),
	.datad(\DATA_MUX0|Mux18~18_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux18~19_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux18~19 .lut_mask = 16'hD580;
defparam \DATA_MUX0|Mux18~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N10
cycloneive_lcell_comb \DATA_MUX0|Mux18~21 (
// Equation(s):
// \DATA_MUX0|Mux18~21_combout  = (\DATA_MUX0|Mux18~19_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o )))

	.dataa(gnd),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX[0]~input_o ),
	.datad(\DATA_MUX0|Mux18~19_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux18~21_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux18~21 .lut_mask = 16'h3F00;
defparam \DATA_MUX0|Mux18~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y42_N11
dffeas \IR|Q[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\DATA_MUX0|Mux18~21_combout ),
	.asdata(vcc),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[13] .is_wysiwyg = "true";
defparam \IR|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N4
cycloneive_lcell_comb \A_Mux0|f[13]~42 (
// Equation(s):
// \A_Mux0|f[13]~42_combout  = (\A_MUX~input_o  & (\IR|Q [13])) # (!\A_MUX~input_o  & (((!\DATA_MUX0|Mux7~3_combout  & \DATA_MUX0|Mux18~19_combout ))))

	.dataa(\IR|Q [13]),
	.datab(\DATA_MUX0|Mux7~3_combout ),
	.datac(\A_MUX~input_o ),
	.datad(\DATA_MUX0|Mux18~19_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[13]~42_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[13]~42 .lut_mask = 16'hA3A0;
defparam \A_Mux0|f[13]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y42_N5
dffeas \Reg_A|Q[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[13]~42_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[13] .is_wysiwyg = "true";
defparam \Reg_A|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N10
cycloneive_lcell_comb \Reg_Mux0|f[13]~13 (
// Equation(s):
// \Reg_Mux0|f[13]~13_combout  = (\REG_MUX~input_o  & ((\Reg_B|Q [13]))) # (!\REG_MUX~input_o  & (\Reg_A|Q [13]))

	.dataa(gnd),
	.datab(\Reg_A|Q [13]),
	.datac(\REG_MUX~input_o ),
	.datad(\Reg_B|Q [13]),
	.cin(gnd),
	.combout(\Reg_Mux0|f[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[13]~13 .lut_mask = 16'hFC0C;
defparam \Reg_Mux0|f[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N18
cycloneive_lcell_comb \Data_Mem0|DATAMEM~48feeder (
// Equation(s):
// \Data_Mem0|DATAMEM~48feeder_combout  = \Reg_Mux0|f[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reg_Mux0|f[6]~6_combout ),
	.cin(gnd),
	.combout(\Data_Mem0|DATAMEM~48feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~48feeder .lut_mask = 16'hFF00;
defparam \Data_Mem0|DATAMEM~48feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N19
dffeas \Data_Mem0|DATAMEM~48 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|DATAMEM~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~48 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N22
cycloneive_lcell_comb \Data_Mem0|data_out~7 (
// Equation(s):
// \Data_Mem0|data_out~7_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a6 )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~48_q )))))

	.dataa(\Data_Mem0|data_out[2]~0_combout ),
	.datab(\Data_Mem0|DATAMEM~41_q ),
	.datac(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\Data_Mem0|DATAMEM~48_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~7 .lut_mask = 16'h5140;
defparam \Data_Mem0|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N23
dffeas \Data_Mem0|data_out[6] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[6] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N28
cycloneive_lcell_comb \A_Mux0|f[6]~33 (
// Equation(s):
// \A_Mux0|f[6]~33_combout  = (\DATA_MUX0|Mux25~10_combout  & ((\DATA_MUX0|Mux25~5_combout ) # ((!\DATA_MUX0|Mux7~2_combout )))) # (!\DATA_MUX0|Mux25~10_combout  & (((\DATA_MUX0|Mux7~2_combout  & \Data_Mem0|data_out [6]))))

	.dataa(\DATA_MUX0|Mux25~10_combout ),
	.datab(\DATA_MUX0|Mux25~5_combout ),
	.datac(\DATA_MUX0|Mux7~2_combout ),
	.datad(\Data_Mem0|data_out [6]),
	.cin(gnd),
	.combout(\A_Mux0|f[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[6]~33 .lut_mask = 16'hDA8A;
defparam \A_Mux0|f[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N14
cycloneive_lcell_comb \A_Mux0|f[6]~34 (
// Equation(s):
// \A_Mux0|f[6]~34_combout  = (\A_MUX~input_o  & (((\IR|Q [6])))) # (!\A_MUX~input_o  & (!\DATA_MUX0|Mux7~3_combout  & ((\A_Mux0|f[6]~33_combout ))))

	.dataa(\DATA_MUX0|Mux7~3_combout ),
	.datab(\A_MUX~input_o ),
	.datac(\IR|Q [6]),
	.datad(\A_Mux0|f[6]~33_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[6]~34 .lut_mask = 16'hD1C0;
defparam \A_Mux0|f[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y42_N15
dffeas \Reg_A|Q[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[6]~34_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[6] .is_wysiwyg = "true";
defparam \Reg_A|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N26
cycloneive_lcell_comb \Reg_Mux0|f[6]~6 (
// Equation(s):
// \Reg_Mux0|f[6]~6_combout  = (\REG_MUX~input_o  & (\Reg_B|Q [6])) # (!\REG_MUX~input_o  & ((\Reg_A|Q [6])))

	.dataa(\REG_MUX~input_o ),
	.datab(\Reg_B|Q [6]),
	.datac(\Reg_A|Q [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Reg_Mux0|f[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_Mux0|f[6]~6 .lut_mask = 16'hD8D8;
defparam \Reg_Mux0|f[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N10
cycloneive_lcell_comb \Data_Mem0|DATAMEM~54feeder (
// Equation(s):
// \Data_Mem0|DATAMEM~54feeder_combout  = \Reg_Mux0|f[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reg_Mux0|f[12]~12_combout ),
	.cin(gnd),
	.combout(\Data_Mem0|DATAMEM~54feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~54feeder .lut_mask = 16'hFF00;
defparam \Data_Mem0|DATAMEM~54feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y42_N11
dffeas \Data_Mem0|DATAMEM~54 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|DATAMEM~54feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~54 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N6
cycloneive_lcell_comb \Data_Mem0|data_out~13 (
// Equation(s):
// \Data_Mem0|data_out~13_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a12 )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~54_q )))))

	.dataa(\Data_Mem0|DATAMEM~41_q ),
	.datab(\Data_Mem0|data_out[2]~0_combout ),
	.datac(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\Data_Mem0|DATAMEM~54_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~13 .lut_mask = 16'h3120;
defparam \Data_Mem0|data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y42_N7
dffeas \Data_Mem0|data_out[12] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[12] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N8
cycloneive_lcell_comb \B_Mux0|f[12]~38 (
// Equation(s):
// \B_Mux0|f[12]~38_combout  = (\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux19~10_combout  & (\DATA_MUX0|Mux19~5_combout )) # (!\DATA_MUX0|Mux19~10_combout  & ((\Data_Mem0|data_out [12]))))) # (!\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX0|Mux19~10_combout 
// ))))

	.dataa(\DATA_MUX0|Mux19~5_combout ),
	.datab(\DATA_MUX0|Mux7~2_combout ),
	.datac(\DATA_MUX0|Mux19~10_combout ),
	.datad(\Data_Mem0|data_out [12]),
	.cin(gnd),
	.combout(\B_Mux0|f[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[12]~38 .lut_mask = 16'hBCB0;
defparam \B_Mux0|f[12]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N8
cycloneive_lcell_comb \B_Mux0|f[12]~39 (
// Equation(s):
// \B_Mux0|f[12]~39_combout  = (\B_MUX~input_o  & (((\IR|Q [12])))) # (!\B_MUX~input_o  & (!\DATA_MUX0|Mux7~3_combout  & ((\B_Mux0|f[12]~38_combout ))))

	.dataa(\DATA_MUX0|Mux7~3_combout ),
	.datab(\IR|Q [12]),
	.datac(\B_MUX~input_o ),
	.datad(\B_Mux0|f[12]~38_combout ),
	.cin(gnd),
	.combout(\B_Mux0|f[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[12]~39 .lut_mask = 16'hC5C0;
defparam \B_Mux0|f[12]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y42_N9
dffeas \Reg_B|Q[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[12]~39_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[12] .is_wysiwyg = "true";
defparam \Reg_B|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N0
cycloneive_lcell_comb \IM_MUX2a|Mux19~0 (
// Equation(s):
// \IM_MUX2a|Mux19~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & ((\IR|Q [12]))) # (!\IM_MUX2[0]~input_o  & (\Reg_B|Q [12]))))

	.dataa(\Reg_B|Q [12]),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\IR|Q [12]),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux19~0 .lut_mask = 16'h3202;
defparam \IM_MUX2a|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N24
cycloneive_lcell_comb \ALU0|sub0|stage0|stage3|stage0|s (
// Equation(s):
// \ALU0|sub0|stage0|stage3|stage0|s~combout  = \IM_MUX2a|Mux19~0_combout  $ (\IM_MUX1a|f[12]~12_combout  $ (((\ALU0|sub0|stage0|stage2|stage3|Cout~0_combout ) # (\ALU0|sub0|stage0|stage2|stage3|Cout~2_combout ))))

	.dataa(\IM_MUX2a|Mux19~0_combout ),
	.datab(\IM_MUX1a|f[12]~12_combout ),
	.datac(\ALU0|sub0|stage0|stage2|stage3|Cout~0_combout ),
	.datad(\ALU0|sub0|stage0|stage2|stage3|Cout~2_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage0|stage3|stage0|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage0|stage3|stage0|s .lut_mask = 16'h9996;
defparam \ALU0|sub0|stage0|stage3|stage0|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N10
cycloneive_lcell_comb \DATA_MUX0|Mux19~4 (
// Equation(s):
// \DATA_MUX0|Mux19~4_combout  = (\ALU_Op[1]~input_o  & (((\ALU_Op[0]~input_o )))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o  & (\IM_MUX1a|f[13]~13_combout )) # (!\ALU_Op[0]~input_o  & ((\IM_MUX1a|f[11]~11_combout )))))

	.dataa(\IM_MUX1a|f[13]~13_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\IM_MUX1a|f[11]~11_combout ),
	.datad(\ALU_Op[0]~input_o ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux19~4 .lut_mask = 16'hEE30;
defparam \DATA_MUX0|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N30
cycloneive_lcell_comb \DATA_MUX0|Mux19~5 (
// Equation(s):
// \DATA_MUX0|Mux19~5_combout  = (\ALU_Op[1]~input_o  & ((\DATA_MUX0|Mux19~4_combout  & ((\IM_MUX1a|f[12]~12_combout ))) # (!\DATA_MUX0|Mux19~4_combout  & (!\ALU0|sub0|stage0|stage3|stage0|s~combout )))) # (!\ALU_Op[1]~input_o  & 
// (((\DATA_MUX0|Mux19~4_combout ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\ALU0|sub0|stage0|stage3|stage0|s~combout ),
	.datac(\IM_MUX1a|f[12]~12_combout ),
	.datad(\DATA_MUX0|Mux19~4_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux19~5 .lut_mask = 16'hF522;
defparam \DATA_MUX0|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N28
cycloneive_lcell_comb \DATA_MUX0|Mux19~6 (
// Equation(s):
// \DATA_MUX0|Mux19~6_combout  = (\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux19~10_combout  & (\DATA_MUX0|Mux19~5_combout )) # (!\DATA_MUX0|Mux19~10_combout  & ((\Data_Mem0|data_out [12]))))) # (!\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX0|Mux19~10_combout 
// ))))

	.dataa(\DATA_MUX0|Mux19~5_combout ),
	.datab(\DATA_MUX0|Mux7~2_combout ),
	.datac(\DATA_MUX0|Mux19~10_combout ),
	.datad(\Data_Mem0|data_out [12]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux19~6 .lut_mask = 16'hBCB0;
defparam \DATA_MUX0|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N2
cycloneive_lcell_comb \DATA_MUX0|Mux19~8 (
// Equation(s):
// \DATA_MUX0|Mux19~8_combout  = (\DATA_MUX0|Mux19~6_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o )))

	.dataa(gnd),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX[0]~input_o ),
	.datad(\DATA_MUX0|Mux19~6_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux19~8 .lut_mask = 16'h3F00;
defparam \DATA_MUX0|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N24
cycloneive_lcell_comb \IR|Q[12]~feeder (
// Equation(s):
// \IR|Q[12]~feeder_combout  = \DATA_MUX0|Mux19~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DATA_MUX0|Mux19~8_combout ),
	.cin(gnd),
	.combout(\IR|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \IR|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N25
dffeas \IR|Q[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IR|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[12] .is_wysiwyg = "true";
defparam \IR|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N24
cycloneive_lcell_comb \A_Mux0|f[12]~41 (
// Equation(s):
// \A_Mux0|f[12]~41_combout  = (\A_MUX~input_o  & (((\IR|Q [12])))) # (!\A_MUX~input_o  & (!\DATA_MUX0|Mux7~3_combout  & ((\DATA_MUX0|Mux19~6_combout ))))

	.dataa(\DATA_MUX0|Mux7~3_combout ),
	.datab(\IR|Q [12]),
	.datac(\A_MUX~input_o ),
	.datad(\DATA_MUX0|Mux19~6_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[12]~41_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[12]~41 .lut_mask = 16'hC5C0;
defparam \A_Mux0|f[12]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y42_N25
dffeas \Reg_A|Q[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[12]~41_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[12] .is_wysiwyg = "true";
defparam \Reg_A|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N4
cycloneive_lcell_comb \IM_MUX1a|f[12]~12 (
// Equation(s):
// \IM_MUX1a|f[12]~12_combout  = (!\IM_MUX1~input_o  & \Reg_A|Q [12])

	.dataa(\IM_MUX1~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reg_A|Q [12]),
	.cin(gnd),
	.combout(\IM_MUX1a|f[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[12]~12 .lut_mask = 16'h5500;
defparam \IM_MUX1a|f[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N16
cycloneive_lcell_comb \DATA_MUX0|Mux20~7 (
// Equation(s):
// \DATA_MUX0|Mux20~7_combout  = (\ALU_Op[0]~input_o  & ((\ALU_Op[1]~input_o ) # ((\IM_MUX1a|f[12]~12_combout )))) # (!\ALU_Op[0]~input_o  & (!\ALU_Op[1]~input_o  & (\IM_MUX1a|f[10]~10_combout )))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\IM_MUX1a|f[10]~10_combout ),
	.datad(\IM_MUX1a|f[12]~12_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux20~7 .lut_mask = 16'hBA98;
defparam \DATA_MUX0|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N30
cycloneive_lcell_comb \ALU0|sub0|stage0|stage1|stage3|Cout~2 (
// Equation(s):
// \ALU0|sub0|stage0|stage1|stage3|Cout~2_combout  = (\IM_MUX2a|Mux24~0_combout  & (\Reg_A|Q [7] & (!\IM_MUX1~input_o  & \ALU0|sub0|stage0|stage0|stage3|Cout~0_combout ))) # (!\IM_MUX2a|Mux24~0_combout  & ((\ALU0|sub0|stage0|stage0|stage3|Cout~0_combout ) # 
// ((\Reg_A|Q [7] & !\IM_MUX1~input_o ))))

	.dataa(\Reg_A|Q [7]),
	.datab(\IM_MUX1~input_o ),
	.datac(\IM_MUX2a|Mux24~0_combout ),
	.datad(\ALU0|sub0|stage0|stage0|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage0|stage1|stage3|Cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage0|stage1|stage3|Cout~2 .lut_mask = 16'h2F02;
defparam \ALU0|sub0|stage0|stage1|stage3|Cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y42_N16
cycloneive_lcell_comb \ALU0|sub0|stage0|stage2|stage3|s (
// Equation(s):
// \ALU0|sub0|stage0|stage2|stage3|s~combout  = \ALU0|sub0|stage0|stage1|stage3|Cout~2_combout  $ (\IM_MUX2a|Mux20~0_combout  $ (((!\IM_MUX1~input_o  & \Reg_A|Q [11]))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\Reg_A|Q [11]),
	.datac(\ALU0|sub0|stage0|stage1|stage3|Cout~2_combout ),
	.datad(\IM_MUX2a|Mux20~0_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage0|stage2|stage3|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage0|stage2|stage3|s .lut_mask = 16'h4BB4;
defparam \ALU0|sub0|stage0|stage2|stage3|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y42_N10
cycloneive_lcell_comb \DATA_MUX0|Mux20~8 (
// Equation(s):
// \DATA_MUX0|Mux20~8_combout  = (\DATA_MUX0|Mux20~7_combout  & ((\IM_MUX1a|f[11]~11_combout ) # ((!\ALU_Op[1]~input_o )))) # (!\DATA_MUX0|Mux20~7_combout  & (((\ALU_Op[1]~input_o  & !\ALU0|sub0|stage0|stage2|stage3|s~combout ))))

	.dataa(\IM_MUX1a|f[11]~11_combout ),
	.datab(\DATA_MUX0|Mux20~7_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\ALU0|sub0|stage0|stage2|stage3|s~combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux20~8 .lut_mask = 16'h8CBC;
defparam \DATA_MUX0|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \DATA_IN[11]~input (
	.i(DATA_IN[11]),
	.ibar(gnd),
	.o(\DATA_IN[11]~input_o ));
// synopsys translate_off
defparam \DATA_IN[11]~input .bus_hold = "false";
defparam \DATA_IN[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y41_N7
dffeas \Data_Mem0|DATAMEM~53 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Reg_Mux0|f[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~53 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N10
cycloneive_lcell_comb \Data_Mem0|data_out~12 (
// Equation(s):
// \Data_Mem0|data_out~12_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a11 )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~53_q )))))

	.dataa(\Data_Mem0|data_out[2]~0_combout ),
	.datab(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\Data_Mem0|DATAMEM~41_q ),
	.datad(\Data_Mem0|DATAMEM~53_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~12 .lut_mask = 16'h4540;
defparam \Data_Mem0|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y41_N11
dffeas \Data_Mem0|data_out[11] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[11] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N0
cycloneive_lcell_comb \DATA_MUX0|Mux20~6 (
// Equation(s):
// \DATA_MUX0|Mux20~6_combout  = (\DATA_MUX[1]~input_o  & (\DATA_MUX0|Mux7~2_combout )) # (!\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux7~2_combout  & ((\Data_Mem0|data_out [11]))) # (!\DATA_MUX0|Mux7~2_combout  & (\DATA_IN[11]~input_o ))))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\DATA_MUX0|Mux7~2_combout ),
	.datac(\DATA_IN[11]~input_o ),
	.datad(\Data_Mem0|data_out [11]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux20~6 .lut_mask = 16'hDC98;
defparam \DATA_MUX0|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N6
cycloneive_lcell_comb \DATA_MUX0|Mux20~9 (
// Equation(s):
// \DATA_MUX0|Mux20~9_combout  = (\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux20~6_combout  & ((\DATA_MUX0|Mux20~8_combout ))) # (!\DATA_MUX0|Mux20~6_combout  & (\DATA_MUX0|Mux20~5_combout )))) # (!\DATA_MUX[1]~input_o  & (((\DATA_MUX0|Mux20~6_combout ))))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\DATA_MUX0|Mux20~5_combout ),
	.datac(\DATA_MUX0|Mux20~8_combout ),
	.datad(\DATA_MUX0|Mux20~6_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux20~9 .lut_mask = 16'hF588;
defparam \DATA_MUX0|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N14
cycloneive_lcell_comb \DATA_MUX0|Mux20~11 (
// Equation(s):
// \DATA_MUX0|Mux20~11_combout  = (\DATA_MUX0|Mux20~9_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o )))

	.dataa(gnd),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX[0]~input_o ),
	.datad(\DATA_MUX0|Mux20~9_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux20~11_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux20~11 .lut_mask = 16'h3F00;
defparam \DATA_MUX0|Mux20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y42_N1
dffeas \IR|Q[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_MUX0|Mux20~11_combout ),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[11] .is_wysiwyg = "true";
defparam \IR|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N8
cycloneive_lcell_comb \A_Mux0|f[11]~40 (
// Equation(s):
// \A_Mux0|f[11]~40_combout  = (\A_MUX~input_o  & (\IR|Q [11])) # (!\A_MUX~input_o  & (((!\DATA_MUX0|Mux7~3_combout  & \DATA_MUX0|Mux20~9_combout ))))

	.dataa(\A_MUX~input_o ),
	.datab(\IR|Q [11]),
	.datac(\DATA_MUX0|Mux7~3_combout ),
	.datad(\DATA_MUX0|Mux20~9_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[11]~40_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[11]~40 .lut_mask = 16'h8D88;
defparam \A_Mux0|f[11]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y42_N9
dffeas \Reg_A|Q[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[11]~40_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[11] .is_wysiwyg = "true";
defparam \Reg_A|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y42_N12
cycloneive_lcell_comb \IM_MUX1a|f[11]~11 (
// Equation(s):
// \IM_MUX1a|f[11]~11_combout  = (!\IM_MUX1~input_o  & \Reg_A|Q [11])

	.dataa(\IM_MUX1~input_o ),
	.datab(gnd),
	.datac(\Reg_A|Q [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IM_MUX1a|f[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[11]~11 .lut_mask = 16'h5050;
defparam \IM_MUX1a|f[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N14
cycloneive_lcell_comb \DATA_MUX0|Mux21~4 (
// Equation(s):
// \DATA_MUX0|Mux21~4_combout  = (\ALU_Op[1]~input_o  & (((\ALU_Op[0]~input_o )))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o  & ((\IM_MUX1a|f[11]~11_combout ))) # (!\ALU_Op[0]~input_o  & (\IM_MUX1a|f[9]~9_combout ))))

	.dataa(\IM_MUX1a|f[9]~9_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\IM_MUX1a|f[11]~11_combout ),
	.datad(\ALU_Op[0]~input_o ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux21~4 .lut_mask = 16'hFC22;
defparam \DATA_MUX0|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N18
cycloneive_lcell_comb \ALU0|sub0|stage0|stage2|stage2|s (
// Equation(s):
// \ALU0|sub0|stage0|stage2|stage2|s~combout  = \ALU0|sub0|stage0|stage1|stage3|Cout~2_combout  $ (\IM_MUX2a|Mux21~0_combout  $ (((\Reg_A|Q [10] & !\IM_MUX1~input_o ))))

	.dataa(\ALU0|sub0|stage0|stage1|stage3|Cout~2_combout ),
	.datab(\Reg_A|Q [10]),
	.datac(\IM_MUX1~input_o ),
	.datad(\IM_MUX2a|Mux21~0_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage0|stage2|stage2|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage0|stage2|stage2|s .lut_mask = 16'h59A6;
defparam \ALU0|sub0|stage0|stage2|stage2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N4
cycloneive_lcell_comb \DATA_MUX0|Mux21~5 (
// Equation(s):
// \DATA_MUX0|Mux21~5_combout  = (\ALU_Op[1]~input_o  & ((\DATA_MUX0|Mux21~4_combout  & (\IM_MUX1a|f[10]~10_combout )) # (!\DATA_MUX0|Mux21~4_combout  & ((!\ALU0|sub0|stage0|stage2|stage2|s~combout ))))) # (!\ALU_Op[1]~input_o  & 
// (((\DATA_MUX0|Mux21~4_combout ))))

	.dataa(\IM_MUX1a|f[10]~10_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\DATA_MUX0|Mux21~4_combout ),
	.datad(\ALU0|sub0|stage0|stage2|stage2|s~combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux21~5 .lut_mask = 16'hB0BC;
defparam \DATA_MUX0|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N15
dffeas \Data_Mem0|DATAMEM~52 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Reg_Mux0|f[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~52 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N28
cycloneive_lcell_comb \Data_Mem0|data_out~11 (
// Equation(s):
// \Data_Mem0|data_out~11_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a10 )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~52_q )))))

	.dataa(\Data_Mem0|DATAMEM~41_q ),
	.datab(\Data_Mem0|data_out[2]~0_combout ),
	.datac(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\Data_Mem0|DATAMEM~52_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~11 .lut_mask = 16'h3120;
defparam \Data_Mem0|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y42_N29
dffeas \Data_Mem0|data_out[10] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[10] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N22
cycloneive_lcell_comb \DATA_MUX0|Mux21~6 (
// Equation(s):
// \DATA_MUX0|Mux21~6_combout  = (\DATA_MUX0|Mux21~10_combout  & (((\DATA_MUX0|Mux21~5_combout )) # (!\DATA_MUX0|Mux7~2_combout ))) # (!\DATA_MUX0|Mux21~10_combout  & (\DATA_MUX0|Mux7~2_combout  & ((\Data_Mem0|data_out [10]))))

	.dataa(\DATA_MUX0|Mux21~10_combout ),
	.datab(\DATA_MUX0|Mux7~2_combout ),
	.datac(\DATA_MUX0|Mux21~5_combout ),
	.datad(\Data_Mem0|data_out [10]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux21~6 .lut_mask = 16'hE6A2;
defparam \DATA_MUX0|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N22
cycloneive_lcell_comb \DATA_MUX0|Mux21~8 (
// Equation(s):
// \DATA_MUX0|Mux21~8_combout  = (\DATA_MUX0|Mux21~6_combout  & ((!\DATA_MUX[1]~input_o ) # (!\DATA_MUX[0]~input_o )))

	.dataa(\DATA_MUX[0]~input_o ),
	.datab(gnd),
	.datac(\DATA_MUX[1]~input_o ),
	.datad(\DATA_MUX0|Mux21~6_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux21~8 .lut_mask = 16'h5F00;
defparam \DATA_MUX0|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N27
dffeas \IR|Q[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_MUX0|Mux21~8_combout ),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[10] .is_wysiwyg = "true";
defparam \IR|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N22
cycloneive_lcell_comb \B_Mux0|f[10]~36 (
// Equation(s):
// \B_Mux0|f[10]~36_combout  = (\B_MUX~input_o  & (((\IR|Q [10])))) # (!\B_MUX~input_o  & (!\DATA_MUX0|Mux7~3_combout  & ((\DATA_MUX0|Mux21~6_combout ))))

	.dataa(\DATA_MUX0|Mux7~3_combout ),
	.datab(\IR|Q [10]),
	.datac(\B_MUX~input_o ),
	.datad(\DATA_MUX0|Mux21~6_combout ),
	.cin(gnd),
	.combout(\B_Mux0|f[10]~36_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[10]~36 .lut_mask = 16'hC5C0;
defparam \B_Mux0|f[10]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y42_N23
dffeas \Reg_B|Q[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[10]~36_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[10] .is_wysiwyg = "true";
defparam \Reg_B|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N10
cycloneive_lcell_comb \IM_MUX2a|Mux21~0 (
// Equation(s):
// \IM_MUX2a|Mux21~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & ((\IR|Q [10]))) # (!\IM_MUX2[0]~input_o  & (\Reg_B|Q [10]))))

	.dataa(\Reg_B|Q [10]),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\IR|Q [10]),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux21~0 .lut_mask = 16'h3202;
defparam \IM_MUX2a|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N24
cycloneive_lcell_comb \DATA_MUX0|Mux21~9 (
// Equation(s):
// \DATA_MUX0|Mux21~9_combout  = (\IM_MUX2a|Mux21~0_combout  & ((\ALU_Op[0]~input_o ) # (\DATA_MUX0|Mux21~7_combout  $ (\ALU_Op[1]~input_o )))) # (!\IM_MUX2a|Mux21~0_combout  & (\DATA_MUX0|Mux21~7_combout  & (\ALU_Op[0]~input_o  $ (\ALU_Op[1]~input_o ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\DATA_MUX0|Mux21~7_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\IM_MUX2a|Mux21~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux21~9 .lut_mask = 16'hBE48;
defparam \DATA_MUX0|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N30
cycloneive_lcell_comb \DATA_MUX0|Mux21~10 (
// Equation(s):
// \DATA_MUX0|Mux21~10_combout  = (\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX[1]~input_o )))) # (!\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux21~9_combout ))) # (!\DATA_MUX[1]~input_o  & (\DATA_IN[10]~input_o ))))

	.dataa(\DATA_IN[10]~input_o ),
	.datab(\DATA_MUX0|Mux7~2_combout ),
	.datac(\DATA_MUX[1]~input_o ),
	.datad(\DATA_MUX0|Mux21~9_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux21~10 .lut_mask = 16'hF2C2;
defparam \DATA_MUX0|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N6
cycloneive_lcell_comb \A_Mux0|f[10]~38 (
// Equation(s):
// \A_Mux0|f[10]~38_combout  = (\DATA_MUX0|Mux21~10_combout  & ((\DATA_MUX0|Mux21~5_combout ) # ((!\DATA_MUX0|Mux7~2_combout )))) # (!\DATA_MUX0|Mux21~10_combout  & (((\Data_Mem0|data_out [10] & \DATA_MUX0|Mux7~2_combout ))))

	.dataa(\DATA_MUX0|Mux21~10_combout ),
	.datab(\DATA_MUX0|Mux21~5_combout ),
	.datac(\Data_Mem0|data_out [10]),
	.datad(\DATA_MUX0|Mux7~2_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[10]~38_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[10]~38 .lut_mask = 16'hD8AA;
defparam \A_Mux0|f[10]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N2
cycloneive_lcell_comb \A_Mux0|f[10]~39 (
// Equation(s):
// \A_Mux0|f[10]~39_combout  = (\A_MUX~input_o  & (((\IR|Q [10])))) # (!\A_MUX~input_o  & (\A_Mux0|f[10]~38_combout  & ((!\DATA_MUX0|Mux7~3_combout ))))

	.dataa(\A_Mux0|f[10]~38_combout ),
	.datab(\A_MUX~input_o ),
	.datac(\IR|Q [10]),
	.datad(\DATA_MUX0|Mux7~3_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[10]~39_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[10]~39 .lut_mask = 16'hC0E2;
defparam \A_Mux0|f[10]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y42_N3
dffeas \Reg_A|Q[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[10]~39_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[10] .is_wysiwyg = "true";
defparam \Reg_A|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N26
cycloneive_lcell_comb \IM_MUX1a|f[10]~10 (
// Equation(s):
// \IM_MUX1a|f[10]~10_combout  = (!\IM_MUX1~input_o  & \Reg_A|Q [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MUX1~input_o ),
	.datad(\Reg_A|Q [10]),
	.cin(gnd),
	.combout(\IM_MUX1a|f[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[10]~10 .lut_mask = 16'h0F00;
defparam \IM_MUX1a|f[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N0
cycloneive_lcell_comb \DATA_MUX0|Mux22~8 (
// Equation(s):
// \DATA_MUX0|Mux22~8_combout  = (\ALU_Op[1]~input_o  & (\ALU_Op[0]~input_o )) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o  & ((\IM_MUX1a|f[10]~10_combout ))) # (!\ALU_Op[0]~input_o  & (\IM_MUX1a|f[9]~9_combout ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\IM_MUX1a|f[9]~9_combout ),
	.datad(\IM_MUX1a|f[10]~10_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux22~8 .lut_mask = 16'hDC98;
defparam \DATA_MUX0|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N30
cycloneive_lcell_comb \DATA_MUX0|Mux22~9 (
// Equation(s):
// \DATA_MUX0|Mux22~9_combout  = (\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX0|Mux22~8_combout )) # (!\ALU_Op[0]~input_o ))) # (!\DATA_MUX0|Mux7~2_combout  & (\DATA_MUX0|Mux22~4_combout  & ((\ALU_Op[0]~input_o ) # (\DATA_MUX0|Mux22~8_combout ))))

	.dataa(\DATA_MUX0|Mux7~2_combout ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\DATA_MUX0|Mux22~4_combout ),
	.datad(\DATA_MUX0|Mux22~8_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux22~9 .lut_mask = 16'hFA62;
defparam \DATA_MUX0|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N20
cycloneive_lcell_comb \DATA_MUX0|Mux22~13 (
// Equation(s):
// \DATA_MUX0|Mux22~13_combout  = \DATA_MUX0|Mux22~4_combout  $ (((!\IM_MUX1~input_o  & \Reg_A|Q [9])))

	.dataa(\IM_MUX1~input_o ),
	.datab(\Reg_A|Q [9]),
	.datac(gnd),
	.datad(\DATA_MUX0|Mux22~4_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux22~13_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux22~13 .lut_mask = 16'hBB44;
defparam \DATA_MUX0|Mux22~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N4
cycloneive_lcell_comb \DATA_MUX0|Mux22~5 (
// Equation(s):
// \DATA_MUX0|Mux22~5_combout  = (\ALU_Op[0]~input_o  & (!\ALU_Op[1]~input_o  & ((\DATA_MUX0|Mux22~13_combout )))) # (!\ALU_Op[0]~input_o  & (\ALU_Op[1]~input_o  & (\ALU0|add0|stage0|stage1|stage3|Cout~0_combout  $ (\DATA_MUX0|Mux22~13_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\ALU0|add0|stage0|stage1|stage3|Cout~0_combout ),
	.datad(\DATA_MUX0|Mux22~13_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux22~5 .lut_mask = 16'h2640;
defparam \DATA_MUX0|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N20
cycloneive_lcell_comb \DATA_MUX0|Mux22~6 (
// Equation(s):
// \DATA_MUX0|Mux22~6_combout  = (\ALU_Op[0]~input_o ) # ((\ALU_Op[1]~input_o  & (\DATA_MUX0|Mux22~4_combout  $ (\ALU0|sub0|stage0|stage1|stage3|Cout~2_combout ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\DATA_MUX0|Mux22~4_combout ),
	.datad(\ALU0|sub0|stage0|stage1|stage3|Cout~2_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux22~6 .lut_mask = 16'hCEEC;
defparam \DATA_MUX0|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N6
cycloneive_lcell_comb \DATA_MUX0|Mux22~7 (
// Equation(s):
// \DATA_MUX0|Mux22~7_combout  = (\ALU_Op[1]~input_o  & ((\IM_MUX1a|f[9]~9_combout  $ (!\DATA_MUX0|Mux22~6_combout )))) # (!\ALU_Op[1]~input_o  & ((\IM_MUX1a|f[8]~8_combout ) # ((\DATA_MUX0|Mux22~6_combout ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\IM_MUX1a|f[8]~8_combout ),
	.datac(\IM_MUX1a|f[9]~9_combout ),
	.datad(\DATA_MUX0|Mux22~6_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux22~7 .lut_mask = 16'hF54E;
defparam \DATA_MUX0|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N16
cycloneive_lcell_comb \DATA_MUX0|Mux22~10 (
// Equation(s):
// \DATA_MUX0|Mux22~10_combout  = (\DATA_MUX0|Mux22~9_combout  & (((\DATA_MUX0|Mux22~7_combout )) # (!\DATA_MUX0|Mux7~2_combout ))) # (!\DATA_MUX0|Mux22~9_combout  & (!\DATA_MUX0|Mux7~2_combout  & (\DATA_MUX0|Mux22~5_combout )))

	.dataa(\DATA_MUX0|Mux22~9_combout ),
	.datab(\DATA_MUX0|Mux7~2_combout ),
	.datac(\DATA_MUX0|Mux22~5_combout ),
	.datad(\DATA_MUX0|Mux22~7_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux22~10 .lut_mask = 16'hBA32;
defparam \DATA_MUX0|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N26
cycloneive_lcell_comb \DATA_MUX0|Mux22~11 (
// Equation(s):
// \DATA_MUX0|Mux22~11_combout  = (\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux22~10_combout ))) # (!\DATA_MUX[1]~input_o  & (\DATA_IN[9]~input_o ))

	.dataa(gnd),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_IN[9]~input_o ),
	.datad(\DATA_MUX0|Mux22~10_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux22~11 .lut_mask = 16'hFC30;
defparam \DATA_MUX0|Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N24
cycloneive_lcell_comb \Data_Mem0|DATAMEM~51feeder (
// Equation(s):
// \Data_Mem0|DATAMEM~51feeder_combout  = \Reg_Mux0|f[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reg_Mux0|f[9]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem0|DATAMEM~51feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~51feeder .lut_mask = 16'hF0F0;
defparam \Data_Mem0|DATAMEM~51feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y41_N25
dffeas \Data_Mem0|DATAMEM~51 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|DATAMEM~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~51 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N10
cycloneive_lcell_comb \Data_Mem0|data_out~10 (
// Equation(s):
// \Data_Mem0|data_out~10_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a9 )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~51_q )))))

	.dataa(\Data_Mem0|data_out[2]~0_combout ),
	.datab(\Data_Mem0|DATAMEM~41_q ),
	.datac(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\Data_Mem0|DATAMEM~51_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~10 .lut_mask = 16'h5140;
defparam \Data_Mem0|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N11
dffeas \Data_Mem0|data_out[9] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[9] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N16
cycloneive_lcell_comb \DATA_MUX0|Mux22~12 (
// Equation(s):
// \DATA_MUX0|Mux22~12_combout  = (\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX[1]~input_o  & (\DATA_MUX0|Mux22~11_combout )) # (!\DATA_MUX[1]~input_o  & ((\Data_Mem0|data_out [9]))))) # (!\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX0|Mux22~11_combout ))))

	.dataa(\DATA_MUX0|Mux7~2_combout ),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX0|Mux22~11_combout ),
	.datad(\Data_Mem0|data_out [9]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux22~12 .lut_mask = 16'hF2D0;
defparam \DATA_MUX0|Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N26
cycloneive_lcell_comb \DATA_MUX0|Mux22~14 (
// Equation(s):
// \DATA_MUX0|Mux22~14_combout  = (\DATA_MUX0|Mux22~12_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o )))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(gnd),
	.datac(\DATA_MUX[0]~input_o ),
	.datad(\DATA_MUX0|Mux22~12_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux22~14_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux22~14 .lut_mask = 16'h5F00;
defparam \DATA_MUX0|Mux22~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y41_N5
dffeas \IR|Q[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_MUX0|Mux22~14_combout ),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[9] .is_wysiwyg = "true";
defparam \IR|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N16
cycloneive_lcell_comb \A_Mux0|f[9]~37 (
// Equation(s):
// \A_Mux0|f[9]~37_combout  = (\A_MUX~input_o  & (\IR|Q [9])) # (!\A_MUX~input_o  & (((!\DATA_MUX0|Mux7~3_combout  & \DATA_MUX0|Mux22~12_combout ))))

	.dataa(\A_MUX~input_o ),
	.datab(\IR|Q [9]),
	.datac(\DATA_MUX0|Mux7~3_combout ),
	.datad(\DATA_MUX0|Mux22~12_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[9]~37_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[9]~37 .lut_mask = 16'h8D88;
defparam \A_Mux0|f[9]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y41_N17
dffeas \Reg_A|Q[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[9]~37_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[9] .is_wysiwyg = "true";
defparam \Reg_A|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N28
cycloneive_lcell_comb \IM_MUX1a|f[9]~9 (
// Equation(s):
// \IM_MUX1a|f[9]~9_combout  = (!\IM_MUX1~input_o  & \Reg_A|Q [9])

	.dataa(\IM_MUX1~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reg_A|Q [9]),
	.cin(gnd),
	.combout(\IM_MUX1a|f[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[9]~9 .lut_mask = 16'h5500;
defparam \IM_MUX1a|f[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N22
cycloneive_lcell_comb \DATA_MUX0|Mux23~2 (
// Equation(s):
// \DATA_MUX0|Mux23~2_combout  = (\ALU_Op[1]~input_o  & (\ALU_Op[0]~input_o )) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o  & (\IM_MUX1a|f[9]~9_combout )) # (!\ALU_Op[0]~input_o  & ((\IM_MUX1a|f[7]~7_combout )))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\IM_MUX1a|f[9]~9_combout ),
	.datad(\IM_MUX1a|f[7]~7_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux23~2 .lut_mask = 16'hD9C8;
defparam \DATA_MUX0|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N2
cycloneive_lcell_comb \ALU0|sub0|stage0|stage2|stage0|s (
// Equation(s):
// \ALU0|sub0|stage0|stage2|stage0|s~combout  = \IM_MUX2a|Mux23~0_combout  $ (\ALU0|sub0|stage0|stage1|stage3|Cout~2_combout  $ (((!\IM_MUX1~input_o  & \Reg_A|Q [8]))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\Reg_A|Q [8]),
	.datac(\IM_MUX2a|Mux23~0_combout ),
	.datad(\ALU0|sub0|stage0|stage1|stage3|Cout~2_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage0|stage2|stage0|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage0|stage2|stage0|s .lut_mask = 16'h4BB4;
defparam \ALU0|sub0|stage0|stage2|stage0|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N4
cycloneive_lcell_comb \DATA_MUX0|Mux23~3 (
// Equation(s):
// \DATA_MUX0|Mux23~3_combout  = (\ALU_Op[1]~input_o  & ((\DATA_MUX0|Mux23~2_combout  & (\IM_MUX1a|f[8]~8_combout )) # (!\DATA_MUX0|Mux23~2_combout  & ((!\ALU0|sub0|stage0|stage2|stage0|s~combout ))))) # (!\ALU_Op[1]~input_o  & (((\DATA_MUX0|Mux23~2_combout 
// ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\IM_MUX1a|f[8]~8_combout ),
	.datac(\DATA_MUX0|Mux23~2_combout ),
	.datad(\ALU0|sub0|stage0|stage2|stage0|s~combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux23~3 .lut_mask = 16'hD0DA;
defparam \DATA_MUX0|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y41_N15
dffeas \Data_Mem0|DATAMEM~50 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Reg_Mux0|f[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~50 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N18
cycloneive_lcell_comb \Data_Mem0|data_out~9 (
// Equation(s):
// \Data_Mem0|data_out~9_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a8 )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~50_q )))))

	.dataa(\Data_Mem0|data_out[2]~0_combout ),
	.datab(\Data_Mem0|DATAMEM~41_q ),
	.datac(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\Data_Mem0|DATAMEM~50_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~9 .lut_mask = 16'h5140;
defparam \Data_Mem0|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y41_N19
dffeas \Data_Mem0|data_out[8] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[8] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N26
cycloneive_lcell_comb \DATA_MUX0|Mux23~6 (
// Equation(s):
// \DATA_MUX0|Mux23~6_combout  = (\DATA_MUX0|Mux23~9_combout  & ((\DATA_MUX0|Mux23~3_combout ) # ((!\DATA_MUX0|Mux7~2_combout )))) # (!\DATA_MUX0|Mux23~9_combout  & (((\DATA_MUX0|Mux7~2_combout  & \Data_Mem0|data_out [8]))))

	.dataa(\DATA_MUX0|Mux23~9_combout ),
	.datab(\DATA_MUX0|Mux23~3_combout ),
	.datac(\DATA_MUX0|Mux7~2_combout ),
	.datad(\Data_Mem0|data_out [8]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux23~6 .lut_mask = 16'hDA8A;
defparam \DATA_MUX0|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N12
cycloneive_lcell_comb \B_Mux0|f[8]~34 (
// Equation(s):
// \B_Mux0|f[8]~34_combout  = (\B_MUX~input_o  & (((\IR|Q [8])))) # (!\B_MUX~input_o  & (!\DATA_MUX0|Mux7~3_combout  & (\DATA_MUX0|Mux23~6_combout )))

	.dataa(\DATA_MUX0|Mux7~3_combout ),
	.datab(\B_MUX~input_o ),
	.datac(\DATA_MUX0|Mux23~6_combout ),
	.datad(\IR|Q [8]),
	.cin(gnd),
	.combout(\B_Mux0|f[8]~34_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[8]~34 .lut_mask = 16'hDC10;
defparam \B_Mux0|f[8]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y41_N13
dffeas \Reg_B|Q[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[8]~34_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[8] .is_wysiwyg = "true";
defparam \Reg_B|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N8
cycloneive_lcell_comb \IM_MUX2a|Mux23~0 (
// Equation(s):
// \IM_MUX2a|Mux23~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & ((\IR|Q [8]))) # (!\IM_MUX2[0]~input_o  & (\Reg_B|Q [8]))))

	.dataa(\Reg_B|Q [8]),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\IR|Q [8]),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux23~0 .lut_mask = 16'h3202;
defparam \IM_MUX2a|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N28
cycloneive_lcell_comb \DATA_MUX0|Mux23~7 (
// Equation(s):
// \DATA_MUX0|Mux23~7_combout  = (\IM_MUX1~input_o  & (((\ALU_Op[1]~input_o  & \ALU0|add0|stage0|stage1|stage3|Cout~0_combout )))) # (!\IM_MUX1~input_o  & (\Reg_A|Q [8] $ (((\ALU_Op[1]~input_o  & \ALU0|add0|stage0|stage1|stage3|Cout~0_combout )))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\Reg_A|Q [8]),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\ALU0|add0|stage0|stage1|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux23~7 .lut_mask = 16'hB444;
defparam \DATA_MUX0|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N24
cycloneive_lcell_comb \DATA_MUX0|Mux23~8 (
// Equation(s):
// \DATA_MUX0|Mux23~8_combout  = (\IM_MUX2a|Mux23~0_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o  $ (\DATA_MUX0|Mux23~7_combout )))) # (!\IM_MUX2a|Mux23~0_combout  & (\DATA_MUX0|Mux23~7_combout  & (\ALU_Op[1]~input_o  $ (\ALU_Op[0]~input_o ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\IM_MUX2a|Mux23~0_combout ),
	.datad(\DATA_MUX0|Mux23~7_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux23~8 .lut_mask = 16'hD6E0;
defparam \DATA_MUX0|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N10
cycloneive_lcell_comb \DATA_MUX0|Mux23~9 (
// Equation(s):
// \DATA_MUX0|Mux23~9_combout  = (\DATA_MUX[1]~input_o  & (((\DATA_MUX0|Mux7~2_combout ) # (\DATA_MUX0|Mux23~8_combout )))) # (!\DATA_MUX[1]~input_o  & (\DATA_IN[8]~input_o  & (!\DATA_MUX0|Mux7~2_combout )))

	.dataa(\DATA_IN[8]~input_o ),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX0|Mux7~2_combout ),
	.datad(\DATA_MUX0|Mux23~8_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux23~9 .lut_mask = 16'hCEC2;
defparam \DATA_MUX0|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N14
cycloneive_lcell_comb \DATA_MUX0|Mux23~4 (
// Equation(s):
// \DATA_MUX0|Mux23~4_combout  = (\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux23~3_combout ) # (!\DATA_MUX0|Mux23~9_combout ))) # (!\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux23~9_combout )))

	.dataa(\DATA_MUX0|Mux7~2_combout ),
	.datab(gnd),
	.datac(\DATA_MUX0|Mux23~3_combout ),
	.datad(\DATA_MUX0|Mux23~9_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux23~4 .lut_mask = 16'hF5AA;
defparam \DATA_MUX0|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N8
cycloneive_lcell_comb \DATA_MUX0|Mux23~5 (
// Equation(s):
// \DATA_MUX0|Mux23~5_combout  = (!\DATA_MUX0|Mux7~3_combout  & (\DATA_MUX0|Mux23~4_combout  & ((\DATA_MUX0|Mux23~9_combout ) # (\Data_Mem0|data_out [8]))))

	.dataa(\DATA_MUX0|Mux7~3_combout ),
	.datab(\DATA_MUX0|Mux23~9_combout ),
	.datac(\DATA_MUX0|Mux23~4_combout ),
	.datad(\Data_Mem0|data_out [8]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux23~5 .lut_mask = 16'h5040;
defparam \DATA_MUX0|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N17
dffeas \IR|Q[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_MUX0|Mux23~5_combout ),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[8] .is_wysiwyg = "true";
defparam \IR|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N10
cycloneive_lcell_comb \A_Mux0|f[8]~36 (
// Equation(s):
// \A_Mux0|f[8]~36_combout  = (\A_MUX~input_o  & (((\IR|Q [8])))) # (!\A_MUX~input_o  & (!\DATA_MUX0|Mux7~3_combout  & ((\DATA_MUX0|Mux23~6_combout ))))

	.dataa(\DATA_MUX0|Mux7~3_combout ),
	.datab(\A_MUX~input_o ),
	.datac(\IR|Q [8]),
	.datad(\DATA_MUX0|Mux23~6_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[8]~36_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[8]~36 .lut_mask = 16'hD1C0;
defparam \A_Mux0|f[8]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y40_N11
dffeas \Reg_A|Q[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[8]~36_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[8] .is_wysiwyg = "true";
defparam \Reg_A|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N8
cycloneive_lcell_comb \IM_MUX1a|f[8]~8 (
// Equation(s):
// \IM_MUX1a|f[8]~8_combout  = (!\IM_MUX1~input_o  & \Reg_A|Q [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MUX1~input_o ),
	.datad(\Reg_A|Q [8]),
	.cin(gnd),
	.combout(\IM_MUX1a|f[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[8]~8 .lut_mask = 16'h0F00;
defparam \IM_MUX1a|f[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N2
cycloneive_lcell_comb \IM_MUX1a|f[6]~6 (
// Equation(s):
// \IM_MUX1a|f[6]~6_combout  = (!\IM_MUX1~input_o  & \Reg_A|Q [6])

	.dataa(gnd),
	.datab(\IM_MUX1~input_o ),
	.datac(\Reg_A|Q [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IM_MUX1a|f[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[6]~6 .lut_mask = 16'h3030;
defparam \IM_MUX1a|f[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N28
cycloneive_lcell_comb \DATA_MUX0|Mux24~7 (
// Equation(s):
// \DATA_MUX0|Mux24~7_combout  = (\ALU_Op[0]~input_o  & ((\ALU_Op[1]~input_o ) # ((\IM_MUX1a|f[8]~8_combout )))) # (!\ALU_Op[0]~input_o  & (!\ALU_Op[1]~input_o  & ((\IM_MUX1a|f[6]~6_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\IM_MUX1a|f[8]~8_combout ),
	.datad(\IM_MUX1a|f[6]~6_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux24~7 .lut_mask = 16'hB9A8;
defparam \DATA_MUX0|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N20
cycloneive_lcell_comb \ALU0|sub0|stage0|stage1|stage3|s (
// Equation(s):
// \ALU0|sub0|stage0|stage1|stage3|s~combout  = \IM_MUX2a|Mux24~0_combout  $ (\ALU0|sub0|stage0|stage0|stage3|Cout~0_combout  $ (((!\IM_MUX1~input_o  & \Reg_A|Q [7]))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\IM_MUX2a|Mux24~0_combout ),
	.datac(\Reg_A|Q [7]),
	.datad(\ALU0|sub0|stage0|stage0|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage0|stage1|stage3|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage0|stage1|stage3|s .lut_mask = 16'h639C;
defparam \ALU0|sub0|stage0|stage1|stage3|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N26
cycloneive_lcell_comb \DATA_MUX0|Mux24~8 (
// Equation(s):
// \DATA_MUX0|Mux24~8_combout  = (\ALU_Op[1]~input_o  & ((\DATA_MUX0|Mux24~7_combout  & (\IM_MUX1a|f[7]~7_combout )) # (!\DATA_MUX0|Mux24~7_combout  & ((!\ALU0|sub0|stage0|stage1|stage3|s~combout ))))) # (!\ALU_Op[1]~input_o  & (\DATA_MUX0|Mux24~7_combout ))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\DATA_MUX0|Mux24~7_combout ),
	.datac(\IM_MUX1a|f[7]~7_combout ),
	.datad(\ALU0|sub0|stage0|stage1|stage3|s~combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux24~8 .lut_mask = 16'hC4E6;
defparam \DATA_MUX0|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N10
cycloneive_lcell_comb \DATA_MUX0|Mux24~10 (
// Equation(s):
// \DATA_MUX0|Mux24~10_combout  = (\ALU_Op[1]~input_o  & (\IM_MUX2a|Mux24~0_combout  $ (((!\IM_MUX1~input_o  & \Reg_A|Q [7]))))) # (!\ALU_Op[1]~input_o  & (!\IM_MUX1~input_o  & (\Reg_A|Q [7] & \IM_MUX2a|Mux24~0_combout )))

	.dataa(\IM_MUX1~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\Reg_A|Q [7]),
	.datad(\IM_MUX2a|Mux24~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux24~10 .lut_mask = 16'h9C40;
defparam \DATA_MUX0|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N4
cycloneive_lcell_comb \DATA_MUX0|Mux24~4 (
// Equation(s):
// \DATA_MUX0|Mux24~4_combout  = (\ALU_Op[0]~input_o  & (((\ALU_Op[1]~input_o )))) # (!\ALU_Op[0]~input_o  & (\DATA_MUX0|Mux24~10_combout  $ (((\ALU0|add0|stage0|stage0|stage3|Cout~0_combout  & \ALU_Op[1]~input_o )))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\ALU0|add0|stage0|stage0|stage3|Cout~0_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\DATA_MUX0|Mux24~10_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux24~4 .lut_mask = 16'hB5E0;
defparam \DATA_MUX0|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N6
cycloneive_lcell_comb \DATA_MUX0|Mux24~5 (
// Equation(s):
// \DATA_MUX0|Mux24~5_combout  = (\ALU_Op[0]~input_o  & ((\IM_MUX2a|Mux24~0_combout ) # ((\IM_MUX1a|f[7]~7_combout  & !\DATA_MUX0|Mux24~4_combout )))) # (!\ALU_Op[0]~input_o  & (((\DATA_MUX0|Mux24~4_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\IM_MUX1a|f[7]~7_combout ),
	.datac(\DATA_MUX0|Mux24~4_combout ),
	.datad(\IM_MUX2a|Mux24~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux24~5 .lut_mask = 16'hFA58;
defparam \DATA_MUX0|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N1
cycloneive_io_ibuf \DATA_IN[7]~input (
	.i(DATA_IN[7]),
	.ibar(gnd),
	.o(\DATA_IN[7]~input_o ));
// synopsys translate_off
defparam \DATA_IN[7]~input .bus_hold = "false";
defparam \DATA_IN[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y41_N17
dffeas \Data_Mem0|DATAMEM~49 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Reg_Mux0|f[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~49 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N24
cycloneive_lcell_comb \Data_Mem0|data_out~8 (
// Equation(s):
// \Data_Mem0|data_out~8_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a7 )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~49_q )))))

	.dataa(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\Data_Mem0|DATAMEM~41_q ),
	.datac(\Data_Mem0|data_out[2]~0_combout ),
	.datad(\Data_Mem0|DATAMEM~49_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~8 .lut_mask = 16'h0B08;
defparam \Data_Mem0|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y41_N25
dffeas \Data_Mem0|data_out[7] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[7] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N18
cycloneive_lcell_comb \DATA_MUX0|Mux24~6 (
// Equation(s):
// \DATA_MUX0|Mux24~6_combout  = (\DATA_MUX[1]~input_o  & (\DATA_MUX0|Mux7~2_combout )) # (!\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux7~2_combout  & ((\Data_Mem0|data_out [7]))) # (!\DATA_MUX0|Mux7~2_combout  & (\DATA_IN[7]~input_o ))))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\DATA_MUX0|Mux7~2_combout ),
	.datac(\DATA_IN[7]~input_o ),
	.datad(\Data_Mem0|data_out [7]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux24~6 .lut_mask = 16'hDC98;
defparam \DATA_MUX0|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N4
cycloneive_lcell_comb \DATA_MUX0|Mux24~9 (
// Equation(s):
// \DATA_MUX0|Mux24~9_combout  = (\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux24~6_combout  & (\DATA_MUX0|Mux24~8_combout )) # (!\DATA_MUX0|Mux24~6_combout  & ((\DATA_MUX0|Mux24~5_combout ))))) # (!\DATA_MUX[1]~input_o  & (((\DATA_MUX0|Mux24~6_combout ))))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\DATA_MUX0|Mux24~8_combout ),
	.datac(\DATA_MUX0|Mux24~5_combout ),
	.datad(\DATA_MUX0|Mux24~6_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux24~9 .lut_mask = 16'hDDA0;
defparam \DATA_MUX0|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N18
cycloneive_lcell_comb \DATA_MUX0|Mux24~11 (
// Equation(s):
// \DATA_MUX0|Mux24~11_combout  = (\DATA_MUX0|Mux24~9_combout  & ((!\DATA_MUX[1]~input_o ) # (!\DATA_MUX[0]~input_o )))

	.dataa(gnd),
	.datab(\DATA_MUX[0]~input_o ),
	.datac(\DATA_MUX[1]~input_o ),
	.datad(\DATA_MUX0|Mux24~9_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux24~11 .lut_mask = 16'h3F00;
defparam \DATA_MUX0|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N16
cycloneive_lcell_comb \IR|Q[7]~feeder (
// Equation(s):
// \IR|Q[7]~feeder_combout  = \DATA_MUX0|Mux24~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DATA_MUX0|Mux24~11_combout ),
	.cin(gnd),
	.combout(\IR|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \IR|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y42_N17
dffeas \IR|Q[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\IR|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[7] .is_wysiwyg = "true";
defparam \IR|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N14
cycloneive_lcell_comb \A_Mux0|f[7]~35 (
// Equation(s):
// \A_Mux0|f[7]~35_combout  = (\A_MUX~input_o  & (((\IR|Q [7])))) # (!\A_MUX~input_o  & (!\DATA_MUX0|Mux7~3_combout  & ((\DATA_MUX0|Mux24~9_combout ))))

	.dataa(\DATA_MUX0|Mux7~3_combout ),
	.datab(\IR|Q [7]),
	.datac(\A_MUX~input_o ),
	.datad(\DATA_MUX0|Mux24~9_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[7]~35 .lut_mask = 16'hC5C0;
defparam \A_Mux0|f[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y42_N15
dffeas \Reg_A|Q[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[7]~35_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[7] .is_wysiwyg = "true";
defparam \Reg_A|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N12
cycloneive_lcell_comb \IM_MUX1a|f[7]~7 (
// Equation(s):
// \IM_MUX1a|f[7]~7_combout  = (!\IM_MUX1~input_o  & \Reg_A|Q [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MUX1~input_o ),
	.datad(\Reg_A|Q [7]),
	.cin(gnd),
	.combout(\IM_MUX1a|f[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[7]~7 .lut_mask = 16'h0F00;
defparam \IM_MUX1a|f[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N12
cycloneive_lcell_comb \DATA_MUX0|Mux25~4 (
// Equation(s):
// \DATA_MUX0|Mux25~4_combout  = (\ALU_Op[0]~input_o  & ((\ALU_Op[1]~input_o ) # ((\IM_MUX1a|f[7]~7_combout )))) # (!\ALU_Op[0]~input_o  & (!\ALU_Op[1]~input_o  & ((\IM_MUX1a|f[5]~5_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\IM_MUX1a|f[7]~7_combout ),
	.datad(\IM_MUX1a|f[5]~5_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux25~4 .lut_mask = 16'hB9A8;
defparam \DATA_MUX0|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N8
cycloneive_lcell_comb \ALU0|sub0|stage0|stage1|stage2|s (
// Equation(s):
// \ALU0|sub0|stage0|stage1|stage2|s~combout  = \IM_MUX2a|Mux25~0_combout  $ (\ALU0|sub0|stage0|stage0|stage3|Cout~0_combout  $ (((\Reg_A|Q [6] & !\IM_MUX1~input_o ))))

	.dataa(\Reg_A|Q [6]),
	.datab(\IM_MUX1~input_o ),
	.datac(\IM_MUX2a|Mux25~0_combout ),
	.datad(\ALU0|sub0|stage0|stage0|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALU0|sub0|stage0|stage1|stage2|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|sub0|stage0|stage1|stage2|s .lut_mask = 16'h2DD2;
defparam \ALU0|sub0|stage0|stage1|stage2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N22
cycloneive_lcell_comb \DATA_MUX0|Mux25~5 (
// Equation(s):
// \DATA_MUX0|Mux25~5_combout  = (\DATA_MUX0|Mux25~4_combout  & (((\IM_MUX1a|f[6]~6_combout )) # (!\ALU_Op[1]~input_o ))) # (!\DATA_MUX0|Mux25~4_combout  & (\ALU_Op[1]~input_o  & (!\ALU0|sub0|stage0|stage1|stage2|s~combout )))

	.dataa(\DATA_MUX0|Mux25~4_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\ALU0|sub0|stage0|stage1|stage2|s~combout ),
	.datad(\IM_MUX1a|f[6]~6_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux25~5 .lut_mask = 16'hAE26;
defparam \DATA_MUX0|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N24
cycloneive_lcell_comb \DATA_MUX0|Mux25~6 (
// Equation(s):
// \DATA_MUX0|Mux25~6_combout  = (\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux25~10_combout  & (\DATA_MUX0|Mux25~5_combout )) # (!\DATA_MUX0|Mux25~10_combout  & ((\Data_Mem0|data_out [6]))))) # (!\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX0|Mux25~10_combout 
// ))))

	.dataa(\DATA_MUX0|Mux25~5_combout ),
	.datab(\DATA_MUX0|Mux7~2_combout ),
	.datac(\DATA_MUX0|Mux25~10_combout ),
	.datad(\Data_Mem0|data_out [6]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux25~6 .lut_mask = 16'hBCB0;
defparam \DATA_MUX0|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N8
cycloneive_lcell_comb \DATA_MUX0|Mux25~8 (
// Equation(s):
// \DATA_MUX0|Mux25~8_combout  = (\DATA_MUX0|Mux25~6_combout  & ((!\DATA_MUX[1]~input_o ) # (!\DATA_MUX[0]~input_o )))

	.dataa(gnd),
	.datab(\DATA_MUX[0]~input_o ),
	.datac(\DATA_MUX[1]~input_o ),
	.datad(\DATA_MUX0|Mux25~6_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux25~8 .lut_mask = 16'h3F00;
defparam \DATA_MUX0|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y42_N27
dffeas \IR|Q[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_MUX0|Mux25~8_combout ),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[6] .is_wysiwyg = "true";
defparam \IR|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N28
cycloneive_lcell_comb \Data_Mem0|DATAMEM~47feeder (
// Equation(s):
// \Data_Mem0|DATAMEM~47feeder_combout  = \Reg_Mux0|f[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reg_Mux0|f[5]~5_combout ),
	.cin(gnd),
	.combout(\Data_Mem0|DATAMEM~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~47feeder .lut_mask = 16'hFF00;
defparam \Data_Mem0|DATAMEM~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N29
dffeas \Data_Mem0|DATAMEM~47 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|DATAMEM~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~47 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N24
cycloneive_lcell_comb \Data_Mem0|data_out~6 (
// Equation(s):
// \Data_Mem0|data_out~6_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a5 )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~47_q )))))

	.dataa(\Data_Mem0|data_out[2]~0_combout ),
	.datab(\Data_Mem0|DATAMEM~41_q ),
	.datac(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\Data_Mem0|DATAMEM~47_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~6 .lut_mask = 16'h5140;
defparam \Data_Mem0|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N25
dffeas \Data_Mem0|data_out[5] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[5] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N1
cycloneive_io_ibuf \DATA_IN[5]~input (
	.i(DATA_IN[5]),
	.ibar(gnd),
	.o(\DATA_IN[5]~input_o ));
// synopsys translate_off
defparam \DATA_IN[5]~input .bus_hold = "false";
defparam \DATA_IN[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N12
cycloneive_lcell_comb \DATA_MUX0|Mux26~4 (
// Equation(s):
// \DATA_MUX0|Mux26~4_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & (\IR|Q [5])) # (!\IM_MUX2[0]~input_o  & ((\Reg_B|Q [5])))))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\IR|Q [5]),
	.datac(\IM_MUX2[1]~input_o ),
	.datad(\Reg_B|Q [5]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux26~4 .lut_mask = 16'h0D08;
defparam \DATA_MUX0|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N8
cycloneive_lcell_comb \DATA_MUX0|Mux26~13 (
// Equation(s):
// \DATA_MUX0|Mux26~13_combout  = \DATA_MUX0|Mux26~4_combout  $ (((!\IM_MUX1~input_o  & \Reg_A|Q [5])))

	.dataa(gnd),
	.datab(\IM_MUX1~input_o ),
	.datac(\DATA_MUX0|Mux26~4_combout ),
	.datad(\Reg_A|Q [5]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux26~13_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux26~13 .lut_mask = 16'hC3F0;
defparam \DATA_MUX0|Mux26~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N2
cycloneive_lcell_comb \DATA_MUX0|Mux26~5 (
// Equation(s):
// \DATA_MUX0|Mux26~5_combout  = (\ALU_Op[0]~input_o  & (!\ALU_Op[1]~input_o  & (\DATA_MUX0|Mux26~13_combout ))) # (!\ALU_Op[0]~input_o  & (\ALU_Op[1]~input_o  & (\DATA_MUX0|Mux26~13_combout  $ (\ALU0|add0|stage0|stage0|stage3|Cout~0_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\DATA_MUX0|Mux26~13_combout ),
	.datad(\ALU0|add0|stage0|stage0|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux26~5 .lut_mask = 16'h2460;
defparam \DATA_MUX0|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N24
cycloneive_lcell_comb \DATA_MUX0|Mux26~8 (
// Equation(s):
// \DATA_MUX0|Mux26~8_combout  = (\ALU_Op[1]~input_o  & (((\ALU_Op[0]~input_o )))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o  & ((\IM_MUX1a|f[6]~6_combout ))) # (!\ALU_Op[0]~input_o  & (\IM_MUX1a|f[5]~5_combout ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\IM_MUX1a|f[5]~5_combout ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\IM_MUX1a|f[6]~6_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux26~8 .lut_mask = 16'hF4A4;
defparam \DATA_MUX0|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N14
cycloneive_lcell_comb \DATA_MUX0|Mux26~9 (
// Equation(s):
// \DATA_MUX0|Mux26~9_combout  = (\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX0|Mux26~8_combout ) # (!\ALU_Op[0]~input_o )))) # (!\DATA_MUX0|Mux7~2_combout  & (\DATA_MUX0|Mux26~4_combout  & ((\ALU_Op[0]~input_o ) # (\DATA_MUX0|Mux26~8_combout ))))

	.dataa(\DATA_MUX0|Mux7~2_combout ),
	.datab(\DATA_MUX0|Mux26~4_combout ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\DATA_MUX0|Mux26~8_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux26~9 .lut_mask = 16'hEE4A;
defparam \DATA_MUX0|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N16
cycloneive_lcell_comb \DATA_MUX0|Mux26~6 (
// Equation(s):
// \DATA_MUX0|Mux26~6_combout  = (\ALU_Op[0]~input_o ) # ((\ALU_Op[1]~input_o  & (\DATA_MUX0|Mux26~4_combout  $ (\ALU0|sub0|stage0|stage0|stage3|Cout~0_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\DATA_MUX0|Mux26~4_combout ),
	.datac(\ALU0|sub0|stage0|stage0|stage3|Cout~0_combout ),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux26~6 .lut_mask = 16'hBEAA;
defparam \DATA_MUX0|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N10
cycloneive_lcell_comb \DATA_MUX0|Mux26~7 (
// Equation(s):
// \DATA_MUX0|Mux26~7_combout  = (\ALU_Op[1]~input_o  & ((\IM_MUX1a|f[5]~5_combout  $ (!\DATA_MUX0|Mux26~6_combout )))) # (!\ALU_Op[1]~input_o  & ((\IM_MUX1a|f[4]~4_combout ) # ((\DATA_MUX0|Mux26~6_combout ))))

	.dataa(\IM_MUX1a|f[4]~4_combout ),
	.datab(\IM_MUX1a|f[5]~5_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\DATA_MUX0|Mux26~6_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux26~7 .lut_mask = 16'hCF3A;
defparam \DATA_MUX0|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N20
cycloneive_lcell_comb \DATA_MUX0|Mux26~10 (
// Equation(s):
// \DATA_MUX0|Mux26~10_combout  = (\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX0|Mux26~9_combout  & \DATA_MUX0|Mux26~7_combout )))) # (!\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux26~5_combout ) # ((\DATA_MUX0|Mux26~9_combout ))))

	.dataa(\DATA_MUX0|Mux7~2_combout ),
	.datab(\DATA_MUX0|Mux26~5_combout ),
	.datac(\DATA_MUX0|Mux26~9_combout ),
	.datad(\DATA_MUX0|Mux26~7_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux26~10 .lut_mask = 16'hF454;
defparam \DATA_MUX0|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N6
cycloneive_lcell_comb \DATA_MUX0|Mux26~11 (
// Equation(s):
// \DATA_MUX0|Mux26~11_combout  = (\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux26~10_combout ))) # (!\DATA_MUX[1]~input_o  & (\DATA_IN[5]~input_o ))

	.dataa(\DATA_IN[5]~input_o ),
	.datab(gnd),
	.datac(\DATA_MUX[1]~input_o ),
	.datad(\DATA_MUX0|Mux26~10_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux26~11_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux26~11 .lut_mask = 16'hFA0A;
defparam \DATA_MUX0|Mux26~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N6
cycloneive_lcell_comb \DATA_MUX0|Mux26~12 (
// Equation(s):
// \DATA_MUX0|Mux26~12_combout  = (\DATA_MUX[1]~input_o  & (((\DATA_MUX0|Mux26~11_combout )))) # (!\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux7~2_combout  & (\Data_Mem0|data_out [5])) # (!\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux26~11_combout )))))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\DATA_MUX0|Mux7~2_combout ),
	.datac(\Data_Mem0|data_out [5]),
	.datad(\DATA_MUX0|Mux26~11_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux26~12_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux26~12 .lut_mask = 16'hFB40;
defparam \DATA_MUX0|Mux26~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N4
cycloneive_lcell_comb \DATA_MUX0|Mux26~14 (
// Equation(s):
// \DATA_MUX0|Mux26~14_combout  = (\DATA_MUX0|Mux26~12_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o )))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\DATA_MUX[0]~input_o ),
	.datac(gnd),
	.datad(\DATA_MUX0|Mux26~12_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux26~14_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux26~14 .lut_mask = 16'h7700;
defparam \DATA_MUX0|Mux26~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y42_N5
dffeas \IR|Q[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\DATA_MUX0|Mux26~14_combout ),
	.asdata(vcc),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[5] .is_wysiwyg = "true";
defparam \IR|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N20
cycloneive_lcell_comb \A_Mux0|f[5]~32 (
// Equation(s):
// \A_Mux0|f[5]~32_combout  = (\A_MUX~input_o  & (\IR|Q [5])) # (!\A_MUX~input_o  & (((!\DATA_MUX0|Mux7~3_combout  & \DATA_MUX0|Mux26~12_combout ))))

	.dataa(\IR|Q [5]),
	.datab(\A_MUX~input_o ),
	.datac(\DATA_MUX0|Mux7~3_combout ),
	.datad(\DATA_MUX0|Mux26~12_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[5]~32 .lut_mask = 16'h8B88;
defparam \A_Mux0|f[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y42_N21
dffeas \Reg_A|Q[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[5]~32_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[5] .is_wysiwyg = "true";
defparam \Reg_A|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N8
cycloneive_lcell_comb \IM_MUX1a|f[5]~5 (
// Equation(s):
// \IM_MUX1a|f[5]~5_combout  = (!\IM_MUX1~input_o  & \Reg_A|Q [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MUX1~input_o ),
	.datad(\Reg_A|Q [5]),
	.cin(gnd),
	.combout(\IM_MUX1a|f[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[5]~5 .lut_mask = 16'h0F00;
defparam \IM_MUX1a|f[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N0
cycloneive_lcell_comb \IM_MUX1a|f[3]~3 (
// Equation(s):
// \IM_MUX1a|f[3]~3_combout  = (!\IM_MUX1~input_o  & \Reg_A|Q [3])

	.dataa(\IM_MUX1~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reg_A|Q [3]),
	.cin(gnd),
	.combout(\IM_MUX1a|f[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[3]~3 .lut_mask = 16'h5500;
defparam \IM_MUX1a|f[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N30
cycloneive_lcell_comb \DATA_MUX0|Mux27~4 (
// Equation(s):
// \DATA_MUX0|Mux27~4_combout  = (\ALU_Op[1]~input_o  & (((\ALU_Op[0]~input_o )))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o  & (\IM_MUX1a|f[5]~5_combout )) # (!\ALU_Op[0]~input_o  & ((\IM_MUX1a|f[3]~3_combout )))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\IM_MUX1a|f[5]~5_combout ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\IM_MUX1a|f[3]~3_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux27~4 .lut_mask = 16'hE5E0;
defparam \DATA_MUX0|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N4
cycloneive_lcell_comb \DATA_MUX0|Mux27~5 (
// Equation(s):
// \DATA_MUX0|Mux27~5_combout  = (\ALU_Op[1]~input_o  & ((\DATA_MUX0|Mux27~4_combout  & ((\IM_MUX1a|f[4]~4_combout ))) # (!\DATA_MUX0|Mux27~4_combout  & (!\ALU0|sub0|stage0|stage1|stage0|s~combout )))) # (!\ALU_Op[1]~input_o  & (((\DATA_MUX0|Mux27~4_combout 
// ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\ALU0|sub0|stage0|stage1|stage0|s~combout ),
	.datac(\DATA_MUX0|Mux27~4_combout ),
	.datad(\IM_MUX1a|f[4]~4_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux27~5 .lut_mask = 16'hF252;
defparam \DATA_MUX0|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N8
cycloneive_io_ibuf \DATA_IN[4]~input (
	.i(DATA_IN[4]),
	.ibar(gnd),
	.o(\DATA_IN[4]~input_o ));
// synopsys translate_off
defparam \DATA_IN[4]~input .bus_hold = "false";
defparam \DATA_IN[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N28
cycloneive_lcell_comb \DATA_MUX0|Mux27~7 (
// Equation(s):
// \DATA_MUX0|Mux27~7_combout  = (\ALU_Op[1]~input_o  & (\ALU0|add0|stage0|stage0|stage3|Cout~0_combout  $ (((!\IM_MUX1~input_o  & \Reg_A|Q [4]))))) # (!\ALU_Op[1]~input_o  & (!\IM_MUX1~input_o  & (\Reg_A|Q [4])))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\IM_MUX1~input_o ),
	.datac(\Reg_A|Q [4]),
	.datad(\ALU0|add0|stage0|stage0|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux27~7 .lut_mask = 16'h9A30;
defparam \DATA_MUX0|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N26
cycloneive_lcell_comb \DATA_MUX0|Mux27~9 (
// Equation(s):
// \DATA_MUX0|Mux27~9_combout  = (\IM_MUX2a|Mux27~0_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o  $ (\DATA_MUX0|Mux27~7_combout )))) # (!\IM_MUX2a|Mux27~0_combout  & (\DATA_MUX0|Mux27~7_combout  & (\ALU_Op[1]~input_o  $ (\ALU_Op[0]~input_o ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\IM_MUX2a|Mux27~0_combout ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\DATA_MUX0|Mux27~7_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux27~9 .lut_mask = 16'hD6C8;
defparam \DATA_MUX0|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N26
cycloneive_lcell_comb \DATA_MUX0|Mux27~10 (
// Equation(s):
// \DATA_MUX0|Mux27~10_combout  = (\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX[1]~input_o )))) # (!\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux27~9_combout ))) # (!\DATA_MUX[1]~input_o  & (\DATA_IN[4]~input_o ))))

	.dataa(\DATA_IN[4]~input_o ),
	.datab(\DATA_MUX0|Mux7~2_combout ),
	.datac(\DATA_MUX[1]~input_o ),
	.datad(\DATA_MUX0|Mux27~9_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux27~10 .lut_mask = 16'hF2C2;
defparam \DATA_MUX0|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N12
cycloneive_lcell_comb \Data_Mem0|DATAMEM~46feeder (
// Equation(s):
// \Data_Mem0|DATAMEM~46feeder_combout  = \Reg_Mux0|f[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reg_Mux0|f[4]~4_combout ),
	.cin(gnd),
	.combout(\Data_Mem0|DATAMEM~46feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~46feeder .lut_mask = 16'hFF00;
defparam \Data_Mem0|DATAMEM~46feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N13
dffeas \Data_Mem0|DATAMEM~46 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|DATAMEM~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~46 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N24
cycloneive_lcell_comb \Data_Mem0|data_out~5 (
// Equation(s):
// \Data_Mem0|data_out~5_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a4 )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~46_q )))))

	.dataa(\Data_Mem0|data_out[2]~0_combout ),
	.datab(\Data_Mem0|DATAMEM~41_q ),
	.datac(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\Data_Mem0|DATAMEM~46_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~5 .lut_mask = 16'h5140;
defparam \Data_Mem0|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N25
dffeas \Data_Mem0|data_out[4] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[4] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N18
cycloneive_lcell_comb \DATA_MUX0|Mux27~6 (
// Equation(s):
// \DATA_MUX0|Mux27~6_combout  = (\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux27~10_combout  & (\DATA_MUX0|Mux27~5_combout )) # (!\DATA_MUX0|Mux27~10_combout  & ((\Data_Mem0|data_out [4]))))) # (!\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX0|Mux27~10_combout 
// ))))

	.dataa(\DATA_MUX0|Mux27~5_combout ),
	.datab(\DATA_MUX0|Mux7~2_combout ),
	.datac(\DATA_MUX0|Mux27~10_combout ),
	.datad(\Data_Mem0|data_out [4]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux27~6 .lut_mask = 16'hBCB0;
defparam \DATA_MUX0|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N4
cycloneive_lcell_comb \DATA_MUX0|Mux27~8 (
// Equation(s):
// \DATA_MUX0|Mux27~8_combout  = (\DATA_MUX0|Mux27~6_combout  & ((!\DATA_MUX[1]~input_o ) # (!\DATA_MUX[0]~input_o )))

	.dataa(\DATA_MUX[0]~input_o ),
	.datab(gnd),
	.datac(\DATA_MUX[1]~input_o ),
	.datad(\DATA_MUX0|Mux27~6_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux27~8 .lut_mask = 16'h5F00;
defparam \DATA_MUX0|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y43_N31
dffeas \IR|Q[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_MUX0|Mux27~8_combout ),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[4] .is_wysiwyg = "true";
defparam \IR|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N18
cycloneive_lcell_comb \A_Mux0|f[4]~30 (
// Equation(s):
// \A_Mux0|f[4]~30_combout  = (\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux27~10_combout  & ((\DATA_MUX0|Mux27~5_combout ))) # (!\DATA_MUX0|Mux27~10_combout  & (\Data_Mem0|data_out [4])))) # (!\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX0|Mux27~10_combout ))))

	.dataa(\DATA_MUX0|Mux7~2_combout ),
	.datab(\Data_Mem0|data_out [4]),
	.datac(\DATA_MUX0|Mux27~5_combout ),
	.datad(\DATA_MUX0|Mux27~10_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[4]~30 .lut_mask = 16'hF588;
defparam \A_Mux0|f[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N0
cycloneive_lcell_comb \A_Mux0|f[4]~31 (
// Equation(s):
// \A_Mux0|f[4]~31_combout  = (\A_MUX~input_o  & (\IR|Q [4])) # (!\A_MUX~input_o  & (((!\DATA_MUX0|Mux7~3_combout  & \A_Mux0|f[4]~30_combout ))))

	.dataa(\IR|Q [4]),
	.datab(\DATA_MUX0|Mux7~3_combout ),
	.datac(\A_MUX~input_o ),
	.datad(\A_Mux0|f[4]~30_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[4]~31 .lut_mask = 16'hA3A0;
defparam \A_Mux0|f[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y42_N1
dffeas \Reg_A|Q[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[4]~31_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[4] .is_wysiwyg = "true";
defparam \Reg_A|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N12
cycloneive_lcell_comb \IM_MUX1a|f[4]~4 (
// Equation(s):
// \IM_MUX1a|f[4]~4_combout  = (!\IM_MUX1~input_o  & \Reg_A|Q [4])

	.dataa(gnd),
	.datab(\IM_MUX1~input_o ),
	.datac(\Reg_A|Q [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IM_MUX1a|f[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[4]~4 .lut_mask = 16'h3030;
defparam \IM_MUX1a|f[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N12
cycloneive_lcell_comb \DATA_MUX0|Mux28~3 (
// Equation(s):
// \DATA_MUX0|Mux28~3_combout  = (\ALU_Op[1]~input_o  & (\ALU_Op[0]~input_o )) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o  & (\IM_MUX1a|f[4]~4_combout )) # (!\ALU_Op[0]~input_o  & ((\IM_MUX1a|f[2]~2_combout )))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\IM_MUX1a|f[4]~4_combout ),
	.datad(\IM_MUX1a|f[2]~2_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux28~3 .lut_mask = 16'hD9C8;
defparam \DATA_MUX0|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N2
cycloneive_lcell_comb \ALU0|add0|stage0|stage0|stage3|s (
// Equation(s):
// \ALU0|add0|stage0|stage0|stage3|s~combout  = \ALU_Op[2]~input_o  $ (\IM_MUX2a|Mux28~0_combout  $ (((!\IM_MUX1~input_o  & \Reg_A|Q [3]))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\ALU_Op[2]~input_o ),
	.datac(\IM_MUX2a|Mux28~0_combout ),
	.datad(\Reg_A|Q [3]),
	.cin(gnd),
	.combout(\ALU0|add0|stage0|stage0|stage3|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|add0|stage0|stage0|stage3|s .lut_mask = 16'h693C;
defparam \ALU0|add0|stage0|stage0|stage3|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N18
cycloneive_lcell_comb \DATA_MUX0|Mux28~4 (
// Equation(s):
// \DATA_MUX0|Mux28~4_combout  = (\DATA_MUX0|Mux28~3_combout  & ((\IM_MUX1a|f[3]~3_combout ) # ((!\ALU_Op[1]~input_o )))) # (!\DATA_MUX0|Mux28~3_combout  & (((\ALU_Op[1]~input_o  & !\ALU0|add0|stage0|stage0|stage3|s~combout ))))

	.dataa(\DATA_MUX0|Mux28~3_combout ),
	.datab(\IM_MUX1a|f[3]~3_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\ALU0|add0|stage0|stage0|stage3|s~combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux28~4 .lut_mask = 16'h8ADA;
defparam \DATA_MUX0|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y41_N3
dffeas \Data_Mem0|DATAMEM~45 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Reg_Mux0|f[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~45 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N22
cycloneive_lcell_comb \Data_Mem0|data_out~4 (
// Equation(s):
// \Data_Mem0|data_out~4_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a3 )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~45_q )))))

	.dataa(\Data_Mem0|data_out[2]~0_combout ),
	.datab(\Data_Mem0|DATAMEM~41_q ),
	.datac(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\Data_Mem0|DATAMEM~45_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~4 .lut_mask = 16'h5140;
defparam \Data_Mem0|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y41_N23
dffeas \Data_Mem0|data_out[3] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[3] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N16
cycloneive_lcell_comb \DATA_MUX0|Mux28~7 (
// Equation(s):
// \DATA_MUX0|Mux28~7_combout  = (\DATA_MUX0|Mux28~2_combout  & ((\DATA_MUX0|Mux28~4_combout ) # ((!\DATA_MUX0|Mux7~2_combout )))) # (!\DATA_MUX0|Mux28~2_combout  & (((\DATA_MUX0|Mux7~2_combout  & \Data_Mem0|data_out [3]))))

	.dataa(\DATA_MUX0|Mux28~2_combout ),
	.datab(\DATA_MUX0|Mux28~4_combout ),
	.datac(\DATA_MUX0|Mux7~2_combout ),
	.datad(\Data_Mem0|data_out [3]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux28~7 .lut_mask = 16'hDA8A;
defparam \DATA_MUX0|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N6
cycloneive_lcell_comb \B_Mux0|f[3]~29 (
// Equation(s):
// \B_Mux0|f[3]~29_combout  = (\B_MUX~input_o  & (((\IR|Q [3])))) # (!\B_MUX~input_o  & (!\DATA_MUX0|Mux7~3_combout  & ((\DATA_MUX0|Mux28~7_combout ))))

	.dataa(\DATA_MUX0|Mux7~3_combout ),
	.datab(\IR|Q [3]),
	.datac(\B_MUX~input_o ),
	.datad(\DATA_MUX0|Mux28~7_combout ),
	.cin(gnd),
	.combout(\B_Mux0|f[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[3]~29 .lut_mask = 16'hC5C0;
defparam \B_Mux0|f[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y42_N7
dffeas \Reg_B|Q[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[3] .is_wysiwyg = "true";
defparam \Reg_B|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N10
cycloneive_lcell_comb \IM_MUX2a|Mux28~0 (
// Equation(s):
// \IM_MUX2a|Mux28~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & ((\IR|Q [3]))) # (!\IM_MUX2[0]~input_o  & (\Reg_B|Q [3]))))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\Reg_B|Q [3]),
	.datad(\IR|Q [3]),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux28~0 .lut_mask = 16'h3210;
defparam \IM_MUX2a|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N4
cycloneive_lcell_comb \ALU0|result_s~13 (
// Equation(s):
// \ALU0|result_s~13_combout  = (!\IM_MUX1~input_o  & (\IM_MUX2a|Mux28~0_combout  & \Reg_A|Q [3]))

	.dataa(\IM_MUX1~input_o ),
	.datab(gnd),
	.datac(\IM_MUX2a|Mux28~0_combout ),
	.datad(\Reg_A|Q [3]),
	.cin(gnd),
	.combout(\ALU0|result_s~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|result_s~13 .lut_mask = 16'h5000;
defparam \ALU0|result_s~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N10
cycloneive_lcell_comb \DATA_MUX0|Mux28~0 (
// Equation(s):
// \DATA_MUX0|Mux28~0_combout  = (\ALU_Op[1]~input_o  & (((\ALU_Op[0]~input_o ) # (\ALU0|add0|stage0|stage0|stage3|s~combout )))) # (!\ALU_Op[1]~input_o  & (\ALU0|result_s~13_combout  & (!\ALU_Op[0]~input_o )))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\ALU0|result_s~13_combout ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\ALU0|add0|stage0|stage0|stage3|s~combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux28~0 .lut_mask = 16'hAEA4;
defparam \DATA_MUX0|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N28
cycloneive_lcell_comb \DATA_MUX0|Mux28~1 (
// Equation(s):
// \DATA_MUX0|Mux28~1_combout  = (\ALU_Op[0]~input_o  & ((\IM_MUX2a|Mux28~0_combout ) # ((!\DATA_MUX0|Mux28~0_combout  & \IM_MUX1a|f[3]~3_combout )))) # (!\ALU_Op[0]~input_o  & (\DATA_MUX0|Mux28~0_combout ))

	.dataa(\DATA_MUX0|Mux28~0_combout ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\IM_MUX2a|Mux28~0_combout ),
	.datad(\IM_MUX1a|f[3]~3_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux28~1 .lut_mask = 16'hE6E2;
defparam \DATA_MUX0|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N6
cycloneive_lcell_comb \DATA_MUX0|Mux28~2 (
// Equation(s):
// \DATA_MUX0|Mux28~2_combout  = (\DATA_MUX[1]~input_o  & (((\DATA_MUX0|Mux7~2_combout ) # (\DATA_MUX0|Mux28~1_combout )))) # (!\DATA_MUX[1]~input_o  & (\DATA_IN[3]~input_o  & (!\DATA_MUX0|Mux7~2_combout )))

	.dataa(\DATA_IN[3]~input_o ),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX0|Mux7~2_combout ),
	.datad(\DATA_MUX0|Mux28~1_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux28~2 .lut_mask = 16'hCEC2;
defparam \DATA_MUX0|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N8
cycloneive_lcell_comb \DATA_MUX0|Mux28~5 (
// Equation(s):
// \DATA_MUX0|Mux28~5_combout  = (\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux28~4_combout ) # (!\DATA_MUX0|Mux28~2_combout ))) # (!\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux28~2_combout )))

	.dataa(gnd),
	.datab(\DATA_MUX0|Mux28~4_combout ),
	.datac(\DATA_MUX0|Mux7~2_combout ),
	.datad(\DATA_MUX0|Mux28~2_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux28~5 .lut_mask = 16'hCFF0;
defparam \DATA_MUX0|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N30
cycloneive_lcell_comb \DATA_MUX0|Mux28~6 (
// Equation(s):
// \DATA_MUX0|Mux28~6_combout  = (!\DATA_MUX0|Mux7~3_combout  & (\DATA_MUX0|Mux28~5_combout  & ((\DATA_MUX0|Mux28~2_combout ) # (\Data_Mem0|data_out [3]))))

	.dataa(\DATA_MUX0|Mux28~2_combout ),
	.datab(\DATA_MUX0|Mux7~3_combout ),
	.datac(\DATA_MUX0|Mux28~5_combout ),
	.datad(\Data_Mem0|data_out [3]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux28~6 .lut_mask = 16'h3020;
defparam \DATA_MUX0|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N25
dffeas \IR|Q[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_MUX0|Mux28~6_combout ),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[3] .is_wysiwyg = "true";
defparam \IR|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y41_N13
dffeas \Data_Mem0|DATAMEM~44 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Reg_Mux0|f[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~44 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N26
cycloneive_lcell_comb \Data_Mem0|data_out~3 (
// Equation(s):
// \Data_Mem0|data_out~3_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a2 )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~44_q )))))

	.dataa(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\Data_Mem0|DATAMEM~41_q ),
	.datac(\Data_Mem0|data_out[2]~0_combout ),
	.datad(\Data_Mem0|DATAMEM~44_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~3 .lut_mask = 16'h0B08;
defparam \Data_Mem0|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y41_N27
dffeas \Data_Mem0|data_out[2] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[2] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N22
cycloneive_io_ibuf \DATA_IN[2]~input (
	.i(DATA_IN[2]),
	.ibar(gnd),
	.o(\DATA_IN[2]~input_o ));
// synopsys translate_off
defparam \DATA_IN[2]~input .bus_hold = "false";
defparam \DATA_IN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N10
cycloneive_lcell_comb \ALU0|result_s~12 (
// Equation(s):
// \ALU0|result_s~12_combout  = (!\IM_MUX1~input_o  & (\Reg_A|Q [2] & \IM_MUX2a|Mux29~0_combout ))

	.dataa(\IM_MUX1~input_o ),
	.datab(gnd),
	.datac(\Reg_A|Q [2]),
	.datad(\IM_MUX2a|Mux29~0_combout ),
	.cin(gnd),
	.combout(\ALU0|result_s~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|result_s~12 .lut_mask = 16'h5000;
defparam \ALU0|result_s~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N30
cycloneive_lcell_comb \DATA_MUX0|Mux29~2 (
// Equation(s):
// \DATA_MUX0|Mux29~2_combout  = (\ALU_Op[0]~input_o  & (((\ALU_Op[1]~input_o )))) # (!\ALU_Op[0]~input_o  & ((\ALU_Op[1]~input_o  & (\ALU0|add0|stage0|stage0|stage2|s~combout )) # (!\ALU_Op[1]~input_o  & ((\ALU0|result_s~12_combout )))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\ALU0|add0|stage0|stage0|stage2|s~combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\ALU0|result_s~12_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux29~2 .lut_mask = 16'hE5E0;
defparam \DATA_MUX0|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N0
cycloneive_lcell_comb \DATA_MUX0|Mux29~3 (
// Equation(s):
// \DATA_MUX0|Mux29~3_combout  = (\ALU_Op[0]~input_o  & ((\IM_MUX2a|Mux29~0_combout ) # ((\IM_MUX1a|f[2]~2_combout  & !\DATA_MUX0|Mux29~2_combout )))) # (!\ALU_Op[0]~input_o  & (((\DATA_MUX0|Mux29~2_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\IM_MUX1a|f[2]~2_combout ),
	.datac(\DATA_MUX0|Mux29~2_combout ),
	.datad(\IM_MUX2a|Mux29~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux29~3 .lut_mask = 16'hFA58;
defparam \DATA_MUX0|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N28
cycloneive_lcell_comb \DATA_MUX0|Mux29~4 (
// Equation(s):
// \DATA_MUX0|Mux29~4_combout  = (\DATA_MUX[1]~input_o  & ((\DATA_MUX0|Mux7~2_combout ) # ((\DATA_MUX0|Mux29~3_combout )))) # (!\DATA_MUX[1]~input_o  & (!\DATA_MUX0|Mux7~2_combout  & (\DATA_IN[2]~input_o )))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\DATA_MUX0|Mux7~2_combout ),
	.datac(\DATA_IN[2]~input_o ),
	.datad(\DATA_MUX0|Mux29~3_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux29~4 .lut_mask = 16'hBA98;
defparam \DATA_MUX0|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N30
cycloneive_lcell_comb \B_Mux0|f[2]~27 (
// Equation(s):
// \B_Mux0|f[2]~27_combout  = (\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux29~4_combout  & (\DATA_MUX0|Mux29~6_combout )) # (!\DATA_MUX0|Mux29~4_combout  & ((\Data_Mem0|data_out [2]))))) # (!\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX0|Mux29~4_combout ))))

	.dataa(\DATA_MUX0|Mux29~6_combout ),
	.datab(\DATA_MUX0|Mux7~2_combout ),
	.datac(\Data_Mem0|data_out [2]),
	.datad(\DATA_MUX0|Mux29~4_combout ),
	.cin(gnd),
	.combout(\B_Mux0|f[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[2]~27 .lut_mask = 16'hBBC0;
defparam \B_Mux0|f[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N8
cycloneive_lcell_comb \B_Mux0|f[2]~28 (
// Equation(s):
// \B_Mux0|f[2]~28_combout  = (\B_MUX~input_o  & (((\IR|Q [2])))) # (!\B_MUX~input_o  & (!\DATA_MUX0|Mux7~3_combout  & ((\B_Mux0|f[2]~27_combout ))))

	.dataa(\DATA_MUX0|Mux7~3_combout ),
	.datab(\IR|Q [2]),
	.datac(\B_MUX~input_o ),
	.datad(\B_Mux0|f[2]~27_combout ),
	.cin(gnd),
	.combout(\B_Mux0|f[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[2]~28 .lut_mask = 16'hC5C0;
defparam \B_Mux0|f[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N9
dffeas \Reg_B|Q[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[2]~28_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[2] .is_wysiwyg = "true";
defparam \Reg_B|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N12
cycloneive_lcell_comb \IM_MUX2a|Mux29~0 (
// Equation(s):
// \IM_MUX2a|Mux29~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & ((\IR|Q [2]))) # (!\IM_MUX2[0]~input_o  & (\Reg_B|Q [2]))))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\Reg_B|Q [2]),
	.datad(\IR|Q [2]),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux29~0 .lut_mask = 16'h3210;
defparam \IM_MUX2a|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N20
cycloneive_lcell_comb \ALU0|add0|stage0|stage0|stage2|s (
// Equation(s):
// \ALU0|add0|stage0|stage0|stage2|s~combout  = \ALU_Op[2]~input_o  $ (\IM_MUX2a|Mux29~0_combout  $ (((!\IM_MUX1~input_o  & \Reg_A|Q [2]))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\IM_MUX1~input_o ),
	.datac(\Reg_A|Q [2]),
	.datad(\IM_MUX2a|Mux29~0_combout ),
	.cin(gnd),
	.combout(\ALU0|add0|stage0|stage0|stage2|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|add0|stage0|stage0|stage2|s .lut_mask = 16'h659A;
defparam \ALU0|add0|stage0|stage0|stage2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N0
cycloneive_lcell_comb \DATA_MUX0|Mux29~5 (
// Equation(s):
// \DATA_MUX0|Mux29~5_combout  = (\ALU_Op[0]~input_o  & (((\ALU_Op[1]~input_o ) # (\IM_MUX1a|f[3]~3_combout )))) # (!\ALU_Op[0]~input_o  & (\IM_MUX1a|f[1]~1_combout  & (!\ALU_Op[1]~input_o )))

	.dataa(\IM_MUX1a|f[1]~1_combout ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\IM_MUX1a|f[3]~3_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux29~5 .lut_mask = 16'hCEC2;
defparam \DATA_MUX0|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N18
cycloneive_lcell_comb \DATA_MUX0|Mux29~6 (
// Equation(s):
// \DATA_MUX0|Mux29~6_combout  = (\ALU_Op[1]~input_o  & ((\DATA_MUX0|Mux29~5_combout  & ((\IM_MUX1a|f[2]~2_combout ))) # (!\DATA_MUX0|Mux29~5_combout  & (!\ALU0|add0|stage0|stage0|stage2|s~combout )))) # (!\ALU_Op[1]~input_o  & (((\DATA_MUX0|Mux29~5_combout 
// ))))

	.dataa(\ALU0|add0|stage0|stage0|stage2|s~combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\IM_MUX1a|f[2]~2_combout ),
	.datad(\DATA_MUX0|Mux29~5_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux29~6 .lut_mask = 16'hF344;
defparam \DATA_MUX0|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N10
cycloneive_lcell_comb \DATA_MUX0|Mux29~7 (
// Equation(s):
// \DATA_MUX0|Mux29~7_combout  = (\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux29~4_combout  & (\DATA_MUX0|Mux29~6_combout )) # (!\DATA_MUX0|Mux29~4_combout  & ((\Data_Mem0|data_out [2]))))) # (!\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX0|Mux29~4_combout ))))

	.dataa(\DATA_MUX0|Mux29~6_combout ),
	.datab(\DATA_MUX0|Mux7~2_combout ),
	.datac(\DATA_MUX0|Mux29~4_combout ),
	.datad(\Data_Mem0|data_out [2]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux29~7 .lut_mask = 16'hBCB0;
defparam \DATA_MUX0|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N14
cycloneive_lcell_comb \DATA_MUX0|Mux29~8 (
// Equation(s):
// \DATA_MUX0|Mux29~8_combout  = (\DATA_MUX0|Mux29~7_combout  & ((!\DATA_MUX[1]~input_o ) # (!\DATA_MUX[0]~input_o )))

	.dataa(gnd),
	.datab(\DATA_MUX[0]~input_o ),
	.datac(\DATA_MUX[1]~input_o ),
	.datad(\DATA_MUX0|Mux29~7_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux29~8 .lut_mask = 16'h3F00;
defparam \DATA_MUX0|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y42_N3
dffeas \IR|Q[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_MUX0|Mux29~8_combout ),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[2] .is_wysiwyg = "true";
defparam \IR|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N22
cycloneive_lcell_comb \A_Mux0|f[2]~28 (
// Equation(s):
// \A_Mux0|f[2]~28_combout  = (\A_MUX~input_o  & (((\IR|Q [2])))) # (!\A_MUX~input_o  & (!\DATA_MUX0|Mux7~3_combout  & ((\DATA_MUX0|Mux29~7_combout ))))

	.dataa(\DATA_MUX0|Mux7~3_combout ),
	.datab(\IR|Q [2]),
	.datac(\A_MUX~input_o ),
	.datad(\DATA_MUX0|Mux29~7_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[2]~28 .lut_mask = 16'hC5C0;
defparam \A_Mux0|f[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N23
dffeas \Reg_A|Q[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[2]~28_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[2] .is_wysiwyg = "true";
defparam \Reg_A|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N24
cycloneive_lcell_comb \IM_MUX1a|f[2]~2 (
// Equation(s):
// \IM_MUX1a|f[2]~2_combout  = (\Reg_A|Q [2] & !\IM_MUX1~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reg_A|Q [2]),
	.datad(\IM_MUX1~input_o ),
	.cin(gnd),
	.combout(\IM_MUX1a|f[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX1a|f[2]~2 .lut_mask = 16'h00F0;
defparam \IM_MUX1a|f[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N26
cycloneive_lcell_comb \DATA_MUX0|Mux30~5 (
// Equation(s):
// \DATA_MUX0|Mux30~5_combout  = (\ALU_Op[0]~input_o  & ((\IM_MUX1a|f[2]~2_combout ) # ((\ALU_Op[1]~input_o )))) # (!\ALU_Op[0]~input_o  & (((!\ALU_Op[1]~input_o  & \IM_MUX1a|f[0]~0_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\IM_MUX1a|f[2]~2_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\IM_MUX1a|f[0]~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux30~5 .lut_mask = 16'hADA8;
defparam \DATA_MUX0|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N4
cycloneive_lcell_comb \DATA_MUX0|Mux30~6 (
// Equation(s):
// \DATA_MUX0|Mux30~6_combout  = (\DATA_MUX0|Mux30~5_combout  & ((\IM_MUX1a|f[1]~1_combout ) # ((!\ALU_Op[1]~input_o )))) # (!\DATA_MUX0|Mux30~5_combout  & (((\ALU_Op[1]~input_o  & !\ALU0|add0|stage0|stage0|stage1|s~combout ))))

	.dataa(\IM_MUX1a|f[1]~1_combout ),
	.datab(\DATA_MUX0|Mux30~5_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\ALU0|add0|stage0|stage0|stage1|s~combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux30~6 .lut_mask = 16'h8CBC;
defparam \DATA_MUX0|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y41_N21
dffeas \Data_Mem0|DATAMEM~43 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Reg_Mux0|f[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~43 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N8
cycloneive_lcell_comb \Data_Mem0|data_out~2 (
// Equation(s):
// \Data_Mem0|data_out~2_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a1 )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~43_q )))))

	.dataa(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\Data_Mem0|DATAMEM~41_q ),
	.datac(\Data_Mem0|data_out[2]~0_combout ),
	.datad(\Data_Mem0|DATAMEM~43_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~2 .lut_mask = 16'h0B08;
defparam \Data_Mem0|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y41_N9
dffeas \Data_Mem0|data_out[1] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[1] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N22
cycloneive_lcell_comb \B_Mux0|f[1]~25 (
// Equation(s):
// \B_Mux0|f[1]~25_combout  = (\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux30~4_combout  & (\DATA_MUX0|Mux30~6_combout )) # (!\DATA_MUX0|Mux30~4_combout  & ((\Data_Mem0|data_out [1]))))) # (!\DATA_MUX0|Mux7~2_combout  & (((\DATA_MUX0|Mux30~4_combout ))))

	.dataa(\DATA_MUX0|Mux30~6_combout ),
	.datab(\DATA_MUX0|Mux7~2_combout ),
	.datac(\DATA_MUX0|Mux30~4_combout ),
	.datad(\Data_Mem0|data_out [1]),
	.cin(gnd),
	.combout(\B_Mux0|f[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[1]~25 .lut_mask = 16'hBCB0;
defparam \B_Mux0|f[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N20
cycloneive_lcell_comb \B_Mux0|f[1]~26 (
// Equation(s):
// \B_Mux0|f[1]~26_combout  = (\B_MUX~input_o  & (((\IR|Q [1])))) # (!\B_MUX~input_o  & (\B_Mux0|f[1]~25_combout  & ((!\DATA_MUX0|Mux7~3_combout ))))

	.dataa(\B_Mux0|f[1]~25_combout ),
	.datab(\IR|Q [1]),
	.datac(\DATA_MUX0|Mux7~3_combout ),
	.datad(\B_MUX~input_o ),
	.cin(gnd),
	.combout(\B_Mux0|f[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \B_Mux0|f[1]~26 .lut_mask = 16'hCC0A;
defparam \B_Mux0|f[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y42_N21
dffeas \Reg_B|Q[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_Mux0|f[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_B|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_B|Q[1] .is_wysiwyg = "true";
defparam \Reg_B|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N20
cycloneive_lcell_comb \IM_MUX2a|Mux30~0 (
// Equation(s):
// \IM_MUX2a|Mux30~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & ((\IR|Q [1]))) # (!\IM_MUX2[0]~input_o  & (\Reg_B|Q [1]))))

	.dataa(\Reg_B|Q [1]),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\IR|Q [1]),
	.cin(gnd),
	.combout(\IM_MUX2a|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MUX2a|Mux30~0 .lut_mask = 16'h3202;
defparam \IM_MUX2a|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N12
cycloneive_lcell_comb \ALU0|add0|stage0|stage0|stage1|s (
// Equation(s):
// \ALU0|add0|stage0|stage0|stage1|s~combout  = \ALU_Op[2]~input_o  $ (\IM_MUX2a|Mux30~0_combout  $ (((\Reg_A|Q [1] & !\IM_MUX1~input_o ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\Reg_A|Q [1]),
	.datac(\IM_MUX1~input_o ),
	.datad(\IM_MUX2a|Mux30~0_combout ),
	.cin(gnd),
	.combout(\ALU0|add0|stage0|stage0|stage1|s~combout ),
	.cout());
// synopsys translate_off
defparam \ALU0|add0|stage0|stage0|stage1|s .lut_mask = 16'h59A6;
defparam \ALU0|add0|stage0|stage0|stage1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N30
cycloneive_lcell_comb \DATA_MUX0|Mux30~2 (
// Equation(s):
// \DATA_MUX0|Mux30~2_combout  = (\IM_MUX1a|f[1]~1_combout  & ((\ALU_Op[0]~input_o ) # ((!\ALU_Op[1]~input_o  & \IM_MUX2a|Mux30~0_combout )))) # (!\IM_MUX1a|f[1]~1_combout  & (\ALU_Op[0]~input_o  & ((\ALU_Op[1]~input_o ) # (\IM_MUX2a|Mux30~0_combout ))))

	.dataa(\IM_MUX1a|f[1]~1_combout ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\IM_MUX2a|Mux30~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux30~2 .lut_mask = 16'hCEC8;
defparam \DATA_MUX0|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N16
cycloneive_lcell_comb \DATA_MUX0|Mux30~3 (
// Equation(s):
// \DATA_MUX0|Mux30~3_combout  = (\ALU_Op[1]~input_o  & ((\DATA_MUX0|Mux30~2_combout  & ((\IM_MUX2a|Mux30~0_combout ))) # (!\DATA_MUX0|Mux30~2_combout  & (\ALU0|add0|stage0|stage0|stage1|s~combout )))) # (!\ALU_Op[1]~input_o  & (((\DATA_MUX0|Mux30~2_combout 
// ))))

	.dataa(\ALU0|add0|stage0|stage0|stage1|s~combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\DATA_MUX0|Mux30~2_combout ),
	.datad(\IM_MUX2a|Mux30~0_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux30~3 .lut_mask = 16'hF838;
defparam \DATA_MUX0|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N22
cycloneive_lcell_comb \DATA_MUX0|Mux30~4 (
// Equation(s):
// \DATA_MUX0|Mux30~4_combout  = (\DATA_MUX[1]~input_o  & (((\DATA_MUX0|Mux7~2_combout ) # (\DATA_MUX0|Mux30~3_combout )))) # (!\DATA_MUX[1]~input_o  & (\DATA_IN[1]~input_o  & (!\DATA_MUX0|Mux7~2_combout )))

	.dataa(\DATA_IN[1]~input_o ),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX0|Mux7~2_combout ),
	.datad(\DATA_MUX0|Mux30~3_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux30~4 .lut_mask = 16'hCEC2;
defparam \DATA_MUX0|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N2
cycloneive_lcell_comb \DATA_MUX0|Mux30~7 (
// Equation(s):
// \DATA_MUX0|Mux30~7_combout  = (\DATA_MUX0|Mux30~4_combout  & ((\DATA_MUX0|Mux30~6_combout ) # ((!\DATA_MUX0|Mux7~2_combout )))) # (!\DATA_MUX0|Mux30~4_combout  & (((\DATA_MUX0|Mux7~2_combout  & \Data_Mem0|data_out [1]))))

	.dataa(\DATA_MUX0|Mux30~4_combout ),
	.datab(\DATA_MUX0|Mux30~6_combout ),
	.datac(\DATA_MUX0|Mux7~2_combout ),
	.datad(\Data_Mem0|data_out [1]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux30~7 .lut_mask = 16'hDA8A;
defparam \DATA_MUX0|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N26
cycloneive_lcell_comb \DATA_MUX0|Mux30~8 (
// Equation(s):
// \DATA_MUX0|Mux30~8_combout  = (\DATA_MUX0|Mux30~7_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o )))

	.dataa(gnd),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX[0]~input_o ),
	.datad(\DATA_MUX0|Mux30~7_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux30~8 .lut_mask = 16'h3F00;
defparam \DATA_MUX0|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y40_N7
dffeas \IR|Q[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_MUX0|Mux30~8_combout ),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[1] .is_wysiwyg = "true";
defparam \IR|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N28
cycloneive_lcell_comb \A_Mux0|f[1]~27 (
// Equation(s):
// \A_Mux0|f[1]~27_combout  = (\A_MUX~input_o  & (((\IR|Q [1])))) # (!\A_MUX~input_o  & (!\DATA_MUX0|Mux7~3_combout  & ((\DATA_MUX0|Mux30~7_combout ))))

	.dataa(\DATA_MUX0|Mux7~3_combout ),
	.datab(\A_MUX~input_o ),
	.datac(\IR|Q [1]),
	.datad(\DATA_MUX0|Mux30~7_combout ),
	.cin(gnd),
	.combout(\A_Mux0|f[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[1]~27 .lut_mask = 16'hD1C0;
defparam \A_Mux0|f[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y40_N29
dffeas \Reg_A|Q[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[1]~27_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[1] .is_wysiwyg = "true";
defparam \Reg_A|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N14
cycloneive_lcell_comb \DATA_MUX0|Mux31~9 (
// Equation(s):
// \DATA_MUX0|Mux31~9_combout  = (\ALU_Op[2]~input_o  & (\Reg_A|Q [1] & (!\IM_MUX1~input_o ))) # (!\ALU_Op[2]~input_o  & (((\DATA_MUX0|Mux31~3_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\Reg_A|Q [1]),
	.datac(\IM_MUX1~input_o ),
	.datad(\DATA_MUX0|Mux31~3_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux31~9 .lut_mask = 16'h5D08;
defparam \DATA_MUX0|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N18
cycloneive_lcell_comb \DATA_MUX0|Mux31~5 (
// Equation(s):
// \DATA_MUX0|Mux31~5_combout  = (\ALU_Op[1]~input_o  & ((\ALU_Op[2]~input_o  & (\IM_MUX1a|f[0]~0_combout )) # (!\ALU_Op[2]~input_o  & ((\DATA_MUX0|Mux31~9_combout ))))) # (!\ALU_Op[1]~input_o  & ((\DATA_MUX0|Mux31~9_combout ) # ((\IM_MUX1a|f[0]~0_combout  & 
// !\ALU_Op[2]~input_o ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\IM_MUX1a|f[0]~0_combout ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\DATA_MUX0|Mux31~9_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux31~5 .lut_mask = 16'hDF84;
defparam \DATA_MUX0|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N12
cycloneive_lcell_comb \DATA_MUX0|Mux31~6 (
// Equation(s):
// \DATA_MUX0|Mux31~6_combout  = (\DATA_MUX0|Mux31~2_combout  & ((\ALU_Op[0]~input_o  & ((\DATA_MUX0|Mux31~5_combout ))) # (!\ALU_Op[0]~input_o  & (\DATA_MUX0|Mux31~4_combout ))))

	.dataa(\DATA_MUX0|Mux31~2_combout ),
	.datab(\DATA_MUX0|Mux31~4_combout ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\DATA_MUX0|Mux31~5_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux31~6 .lut_mask = 16'hA808;
defparam \DATA_MUX0|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N1
cycloneive_io_ibuf \DATA_IN[0]~input (
	.i(DATA_IN[0]),
	.ibar(gnd),
	.o(\DATA_IN[0]~input_o ));
// synopsys translate_off
defparam \DATA_IN[0]~input .bus_hold = "false";
defparam \DATA_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N12
cycloneive_lcell_comb \DATA_MUX0|Mux31~7 (
// Equation(s):
// \DATA_MUX0|Mux31~7_combout  = (!\DATA_MUX[1]~input_o  & ((\DATA_MUX[0]~input_o ) # (\DATA_IN[0]~input_o )))

	.dataa(gnd),
	.datab(\DATA_MUX[0]~input_o ),
	.datac(\DATA_MUX[1]~input_o ),
	.datad(\DATA_IN[0]~input_o ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux31~7 .lut_mask = 16'h0F0C;
defparam \DATA_MUX0|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N28
cycloneive_lcell_comb \Data_Mem0|DATAMEM~42feeder (
// Equation(s):
// \Data_Mem0|DATAMEM~42feeder_combout  = \Reg_Mux0|f[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reg_Mux0|f[0]~0_combout ),
	.cin(gnd),
	.combout(\Data_Mem0|DATAMEM~42feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~42feeder .lut_mask = 16'hFF00;
defparam \Data_Mem0|DATAMEM~42feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y40_N29
dffeas \Data_Mem0|DATAMEM~42 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|DATAMEM~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem0|DATAMEM~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|DATAMEM~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|DATAMEM~42 .is_wysiwyg = "true";
defparam \Data_Mem0|DATAMEM~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N16
cycloneive_lcell_comb \Data_Mem0|data_out~1 (
// Equation(s):
// \Data_Mem0|data_out~1_combout  = (!\Data_Mem0|data_out[2]~0_combout  & ((\Data_Mem0|DATAMEM~41_q  & (\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (!\Data_Mem0|DATAMEM~41_q  & ((\Data_Mem0|DATAMEM~42_q )))))

	.dataa(\Data_Mem0|DATAMEM~41_q ),
	.datab(\Data_Mem0|data_out[2]~0_combout ),
	.datac(\Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\Data_Mem0|DATAMEM~42_q ),
	.cin(gnd),
	.combout(\Data_Mem0|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem0|data_out~1 .lut_mask = 16'h3120;
defparam \Data_Mem0|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y40_N17
dffeas \Data_Mem0|data_out[0] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Mem0|data_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem0|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem0|data_out[0] .is_wysiwyg = "true";
defparam \Data_Mem0|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N10
cycloneive_lcell_comb \DATA_MUX0|Mux31~8 (
// Equation(s):
// \DATA_MUX0|Mux31~8_combout  = (\DATA_MUX0|Mux31~6_combout ) # ((\DATA_MUX0|Mux31~7_combout  & ((\Data_Mem0|data_out [0]) # (!\DATA_MUX[0]~input_o ))))

	.dataa(\DATA_MUX0|Mux31~6_combout ),
	.datab(\DATA_MUX0|Mux31~7_combout ),
	.datac(\DATA_MUX[0]~input_o ),
	.datad(\Data_Mem0|data_out [0]),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux31~8 .lut_mask = 16'hEEAE;
defparam \DATA_MUX0|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N28
cycloneive_lcell_comb \A_Mux0|f[0]~26 (
// Equation(s):
// \A_Mux0|f[0]~26_combout  = (\A_MUX~input_o  & ((\IR|Q [0]))) # (!\A_MUX~input_o  & (\DATA_MUX0|Mux31~8_combout ))

	.dataa(\A_MUX~input_o ),
	.datab(gnd),
	.datac(\DATA_MUX0|Mux31~8_combout ),
	.datad(\IR|Q [0]),
	.cin(gnd),
	.combout(\A_Mux0|f[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \A_Mux0|f[0]~26 .lut_mask = 16'hFA50;
defparam \A_Mux0|f[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N29
dffeas \Reg_A|Q[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_Mux0|f[0]~26_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_A|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_A|Q[0] .is_wysiwyg = "true";
defparam \Reg_A|Q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N1
cycloneive_io_ibuf \ClrPC~input (
	.i(ClrPC),
	.ibar(gnd),
	.o(\ClrPC~input_o ));
// synopsys translate_off
defparam \ClrPC~input .bus_hold = "false";
defparam \ClrPC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \ClrPC~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ClrPC~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ClrPC~inputclkctrl_outclk ));
// synopsys translate_off
defparam \ClrPC~inputclkctrl .clock_type = "global clock";
defparam \ClrPC~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \Ld_PC~input (
	.i(Ld_PC),
	.ibar(gnd),
	.o(\Ld_PC~input_o ));
// synopsys translate_off
defparam \Ld_PC~input .bus_hold = "false";
defparam \Ld_PC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cycloneive_io_ibuf \Inc_PC~input (
	.i(Inc_PC),
	.ibar(gnd),
	.o(\Inc_PC~input_o ));
// synopsys translate_off
defparam \Inc_PC~input .bus_hold = "false";
defparam \Inc_PC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N16
cycloneive_lcell_comb \PC0|reg0|Q[0]~30 (
// Equation(s):
// \PC0|reg0|Q[0]~30_combout  = (\Ld_PC~input_o  & !\Inc_PC~input_o )

	.dataa(\Ld_PC~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inc_PC~input_o ),
	.cin(gnd),
	.combout(\PC0|reg0|Q[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|reg0|Q[0]~30 .lut_mask = 16'h00AA;
defparam \PC0|reg0|Q[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y1_N17
dffeas \PC0|reg0|Q[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR|Q [0]),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC0|reg0|Q[0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[0] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N28
cycloneive_lcell_comb \PC0|reg0|Q[1]~feeder (
// Equation(s):
// \PC0|reg0|Q[1]~feeder_combout  = \IR|Q [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\IR|Q [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PC0|reg0|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|reg0|Q[1]~feeder .lut_mask = 16'hF0F0;
defparam \PC0|reg0|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y1_N29
dffeas \PC0|reg0|Q[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC0|reg0|Q[0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[1] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N2
cycloneive_lcell_comb \PC0|reg0|Q[2]~31 (
// Equation(s):
// \PC0|reg0|Q[2]~31_combout  = \PC0|reg0|Q [2] $ (VCC)
// \PC0|reg0|Q[2]~32  = CARRY(\PC0|reg0|Q [2])

	.dataa(gnd),
	.datab(\PC0|reg0|Q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC0|reg0|Q[2]~31_combout ),
	.cout(\PC0|reg0|Q[2]~32 ));
// synopsys translate_off
defparam \PC0|reg0|Q[2]~31 .lut_mask = 16'h33CC;
defparam \PC0|reg0|Q[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N3
dffeas \PC0|reg0|Q[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[2]~31_combout ),
	.asdata(\IR|Q [2]),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[2] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N4
cycloneive_lcell_comb \PC0|reg0|Q[3]~33 (
// Equation(s):
// \PC0|reg0|Q[3]~33_combout  = (\PC0|reg0|Q [3] & (!\PC0|reg0|Q[2]~32 )) # (!\PC0|reg0|Q [3] & ((\PC0|reg0|Q[2]~32 ) # (GND)))
// \PC0|reg0|Q[3]~34  = CARRY((!\PC0|reg0|Q[2]~32 ) # (!\PC0|reg0|Q [3]))

	.dataa(gnd),
	.datab(\PC0|reg0|Q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[2]~32 ),
	.combout(\PC0|reg0|Q[3]~33_combout ),
	.cout(\PC0|reg0|Q[3]~34 ));
// synopsys translate_off
defparam \PC0|reg0|Q[3]~33 .lut_mask = 16'h3C3F;
defparam \PC0|reg0|Q[3]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y8_N5
dffeas \PC0|reg0|Q[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[3]~33_combout ),
	.asdata(\IR|Q [3]),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[3] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N6
cycloneive_lcell_comb \PC0|reg0|Q[4]~35 (
// Equation(s):
// \PC0|reg0|Q[4]~35_combout  = (\PC0|reg0|Q [4] & (\PC0|reg0|Q[3]~34  $ (GND))) # (!\PC0|reg0|Q [4] & (!\PC0|reg0|Q[3]~34  & VCC))
// \PC0|reg0|Q[4]~36  = CARRY((\PC0|reg0|Q [4] & !\PC0|reg0|Q[3]~34 ))

	.dataa(\PC0|reg0|Q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[3]~34 ),
	.combout(\PC0|reg0|Q[4]~35_combout ),
	.cout(\PC0|reg0|Q[4]~36 ));
// synopsys translate_off
defparam \PC0|reg0|Q[4]~35 .lut_mask = 16'hA50A;
defparam \PC0|reg0|Q[4]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y8_N7
dffeas \PC0|reg0|Q[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[4]~35_combout ),
	.asdata(\IR|Q [4]),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[4] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N8
cycloneive_lcell_comb \PC0|reg0|Q[5]~37 (
// Equation(s):
// \PC0|reg0|Q[5]~37_combout  = (\PC0|reg0|Q [5] & (!\PC0|reg0|Q[4]~36 )) # (!\PC0|reg0|Q [5] & ((\PC0|reg0|Q[4]~36 ) # (GND)))
// \PC0|reg0|Q[5]~38  = CARRY((!\PC0|reg0|Q[4]~36 ) # (!\PC0|reg0|Q [5]))

	.dataa(gnd),
	.datab(\PC0|reg0|Q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[4]~36 ),
	.combout(\PC0|reg0|Q[5]~37_combout ),
	.cout(\PC0|reg0|Q[5]~38 ));
// synopsys translate_off
defparam \PC0|reg0|Q[5]~37 .lut_mask = 16'h3C3F;
defparam \PC0|reg0|Q[5]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y8_N9
dffeas \PC0|reg0|Q[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[5]~37_combout ),
	.asdata(\IR|Q [5]),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[5] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N10
cycloneive_lcell_comb \PC0|reg0|Q[6]~39 (
// Equation(s):
// \PC0|reg0|Q[6]~39_combout  = (\PC0|reg0|Q [6] & (\PC0|reg0|Q[5]~38  $ (GND))) # (!\PC0|reg0|Q [6] & (!\PC0|reg0|Q[5]~38  & VCC))
// \PC0|reg0|Q[6]~40  = CARRY((\PC0|reg0|Q [6] & !\PC0|reg0|Q[5]~38 ))

	.dataa(\PC0|reg0|Q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[5]~38 ),
	.combout(\PC0|reg0|Q[6]~39_combout ),
	.cout(\PC0|reg0|Q[6]~40 ));
// synopsys translate_off
defparam \PC0|reg0|Q[6]~39 .lut_mask = 16'hA50A;
defparam \PC0|reg0|Q[6]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y8_N11
dffeas \PC0|reg0|Q[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[6]~39_combout ),
	.asdata(\IR|Q [6]),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[6] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N12
cycloneive_lcell_comb \PC0|reg0|Q[7]~41 (
// Equation(s):
// \PC0|reg0|Q[7]~41_combout  = (\PC0|reg0|Q [7] & (!\PC0|reg0|Q[6]~40 )) # (!\PC0|reg0|Q [7] & ((\PC0|reg0|Q[6]~40 ) # (GND)))
// \PC0|reg0|Q[7]~42  = CARRY((!\PC0|reg0|Q[6]~40 ) # (!\PC0|reg0|Q [7]))

	.dataa(\PC0|reg0|Q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[6]~40 ),
	.combout(\PC0|reg0|Q[7]~41_combout ),
	.cout(\PC0|reg0|Q[7]~42 ));
// synopsys translate_off
defparam \PC0|reg0|Q[7]~41 .lut_mask = 16'h5A5F;
defparam \PC0|reg0|Q[7]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y8_N13
dffeas \PC0|reg0|Q[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[7]~41_combout ),
	.asdata(\IR|Q [7]),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[7] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N14
cycloneive_lcell_comb \PC0|reg0|Q[8]~43 (
// Equation(s):
// \PC0|reg0|Q[8]~43_combout  = (\PC0|reg0|Q [8] & (\PC0|reg0|Q[7]~42  $ (GND))) # (!\PC0|reg0|Q [8] & (!\PC0|reg0|Q[7]~42  & VCC))
// \PC0|reg0|Q[8]~44  = CARRY((\PC0|reg0|Q [8] & !\PC0|reg0|Q[7]~42 ))

	.dataa(gnd),
	.datab(\PC0|reg0|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[7]~42 ),
	.combout(\PC0|reg0|Q[8]~43_combout ),
	.cout(\PC0|reg0|Q[8]~44 ));
// synopsys translate_off
defparam \PC0|reg0|Q[8]~43 .lut_mask = 16'hC30C;
defparam \PC0|reg0|Q[8]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y8_N15
dffeas \PC0|reg0|Q[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[8]~43_combout ),
	.asdata(\IR|Q [8]),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[8] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N16
cycloneive_lcell_comb \PC0|reg0|Q[9]~45 (
// Equation(s):
// \PC0|reg0|Q[9]~45_combout  = (\PC0|reg0|Q [9] & (!\PC0|reg0|Q[8]~44 )) # (!\PC0|reg0|Q [9] & ((\PC0|reg0|Q[8]~44 ) # (GND)))
// \PC0|reg0|Q[9]~46  = CARRY((!\PC0|reg0|Q[8]~44 ) # (!\PC0|reg0|Q [9]))

	.dataa(gnd),
	.datab(\PC0|reg0|Q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[8]~44 ),
	.combout(\PC0|reg0|Q[9]~45_combout ),
	.cout(\PC0|reg0|Q[9]~46 ));
// synopsys translate_off
defparam \PC0|reg0|Q[9]~45 .lut_mask = 16'h3C3F;
defparam \PC0|reg0|Q[9]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y8_N17
dffeas \PC0|reg0|Q[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[9]~45_combout ),
	.asdata(\IR|Q [9]),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[9] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N18
cycloneive_lcell_comb \PC0|reg0|Q[10]~47 (
// Equation(s):
// \PC0|reg0|Q[10]~47_combout  = (\PC0|reg0|Q [10] & (\PC0|reg0|Q[9]~46  $ (GND))) # (!\PC0|reg0|Q [10] & (!\PC0|reg0|Q[9]~46  & VCC))
// \PC0|reg0|Q[10]~48  = CARRY((\PC0|reg0|Q [10] & !\PC0|reg0|Q[9]~46 ))

	.dataa(gnd),
	.datab(\PC0|reg0|Q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[9]~46 ),
	.combout(\PC0|reg0|Q[10]~47_combout ),
	.cout(\PC0|reg0|Q[10]~48 ));
// synopsys translate_off
defparam \PC0|reg0|Q[10]~47 .lut_mask = 16'hC30C;
defparam \PC0|reg0|Q[10]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y8_N19
dffeas \PC0|reg0|Q[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[10]~47_combout ),
	.asdata(\IR|Q [10]),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[10] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N20
cycloneive_lcell_comb \PC0|reg0|Q[11]~49 (
// Equation(s):
// \PC0|reg0|Q[11]~49_combout  = (\PC0|reg0|Q [11] & (!\PC0|reg0|Q[10]~48 )) # (!\PC0|reg0|Q [11] & ((\PC0|reg0|Q[10]~48 ) # (GND)))
// \PC0|reg0|Q[11]~50  = CARRY((!\PC0|reg0|Q[10]~48 ) # (!\PC0|reg0|Q [11]))

	.dataa(gnd),
	.datab(\PC0|reg0|Q [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[10]~48 ),
	.combout(\PC0|reg0|Q[11]~49_combout ),
	.cout(\PC0|reg0|Q[11]~50 ));
// synopsys translate_off
defparam \PC0|reg0|Q[11]~49 .lut_mask = 16'h3C3F;
defparam \PC0|reg0|Q[11]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y8_N21
dffeas \PC0|reg0|Q[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[11]~49_combout ),
	.asdata(\IR|Q [11]),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[11] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N22
cycloneive_lcell_comb \PC0|reg0|Q[12]~51 (
// Equation(s):
// \PC0|reg0|Q[12]~51_combout  = (\PC0|reg0|Q [12] & (\PC0|reg0|Q[11]~50  $ (GND))) # (!\PC0|reg0|Q [12] & (!\PC0|reg0|Q[11]~50  & VCC))
// \PC0|reg0|Q[12]~52  = CARRY((\PC0|reg0|Q [12] & !\PC0|reg0|Q[11]~50 ))

	.dataa(\PC0|reg0|Q [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[11]~50 ),
	.combout(\PC0|reg0|Q[12]~51_combout ),
	.cout(\PC0|reg0|Q[12]~52 ));
// synopsys translate_off
defparam \PC0|reg0|Q[12]~51 .lut_mask = 16'hA50A;
defparam \PC0|reg0|Q[12]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y8_N23
dffeas \PC0|reg0|Q[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[12]~51_combout ),
	.asdata(\IR|Q [12]),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[12] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N24
cycloneive_lcell_comb \PC0|reg0|Q[13]~53 (
// Equation(s):
// \PC0|reg0|Q[13]~53_combout  = (\PC0|reg0|Q [13] & (!\PC0|reg0|Q[12]~52 )) # (!\PC0|reg0|Q [13] & ((\PC0|reg0|Q[12]~52 ) # (GND)))
// \PC0|reg0|Q[13]~54  = CARRY((!\PC0|reg0|Q[12]~52 ) # (!\PC0|reg0|Q [13]))

	.dataa(gnd),
	.datab(\PC0|reg0|Q [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[12]~52 ),
	.combout(\PC0|reg0|Q[13]~53_combout ),
	.cout(\PC0|reg0|Q[13]~54 ));
// synopsys translate_off
defparam \PC0|reg0|Q[13]~53 .lut_mask = 16'h3C3F;
defparam \PC0|reg0|Q[13]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y8_N25
dffeas \PC0|reg0|Q[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[13]~53_combout ),
	.asdata(\IR|Q [13]),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[13] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N26
cycloneive_lcell_comb \PC0|reg0|Q[14]~55 (
// Equation(s):
// \PC0|reg0|Q[14]~55_combout  = (\PC0|reg0|Q [14] & (\PC0|reg0|Q[13]~54  $ (GND))) # (!\PC0|reg0|Q [14] & (!\PC0|reg0|Q[13]~54  & VCC))
// \PC0|reg0|Q[14]~56  = CARRY((\PC0|reg0|Q [14] & !\PC0|reg0|Q[13]~54 ))

	.dataa(\PC0|reg0|Q [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[13]~54 ),
	.combout(\PC0|reg0|Q[14]~55_combout ),
	.cout(\PC0|reg0|Q[14]~56 ));
// synopsys translate_off
defparam \PC0|reg0|Q[14]~55 .lut_mask = 16'hA50A;
defparam \PC0|reg0|Q[14]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y8_N27
dffeas \PC0|reg0|Q[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[14]~55_combout ),
	.asdata(\IR|Q [14]),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[14] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N28
cycloneive_lcell_comb \PC0|reg0|Q[15]~57 (
// Equation(s):
// \PC0|reg0|Q[15]~57_combout  = (\PC0|reg0|Q [15] & (!\PC0|reg0|Q[14]~56 )) # (!\PC0|reg0|Q [15] & ((\PC0|reg0|Q[14]~56 ) # (GND)))
// \PC0|reg0|Q[15]~58  = CARRY((!\PC0|reg0|Q[14]~56 ) # (!\PC0|reg0|Q [15]))

	.dataa(gnd),
	.datab(\PC0|reg0|Q [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[14]~56 ),
	.combout(\PC0|reg0|Q[15]~57_combout ),
	.cout(\PC0|reg0|Q[15]~58 ));
// synopsys translate_off
defparam \PC0|reg0|Q[15]~57 .lut_mask = 16'h3C3F;
defparam \PC0|reg0|Q[15]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y8_N29
dffeas \PC0|reg0|Q[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[15]~57_combout ),
	.asdata(\IR|Q [15]),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[15] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N30
cycloneive_lcell_comb \PC0|reg0|Q[16]~59 (
// Equation(s):
// \PC0|reg0|Q[16]~59_combout  = (\PC0|reg0|Q [16] & (\PC0|reg0|Q[15]~58  $ (GND))) # (!\PC0|reg0|Q [16] & (!\PC0|reg0|Q[15]~58  & VCC))
// \PC0|reg0|Q[16]~60  = CARRY((\PC0|reg0|Q [16] & !\PC0|reg0|Q[15]~58 ))

	.dataa(\PC0|reg0|Q [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[15]~58 ),
	.combout(\PC0|reg0|Q[16]~59_combout ),
	.cout(\PC0|reg0|Q[16]~60 ));
// synopsys translate_off
defparam \PC0|reg0|Q[16]~59 .lut_mask = 16'hA50A;
defparam \PC0|reg0|Q[16]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N30
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N31
dffeas \PC0|reg0|Q[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[16]~59_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[16] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N0
cycloneive_lcell_comb \PC0|reg0|Q[17]~61 (
// Equation(s):
// \PC0|reg0|Q[17]~61_combout  = (\PC0|reg0|Q [17] & (!\PC0|reg0|Q[16]~60 )) # (!\PC0|reg0|Q [17] & ((\PC0|reg0|Q[16]~60 ) # (GND)))
// \PC0|reg0|Q[17]~62  = CARRY((!\PC0|reg0|Q[16]~60 ) # (!\PC0|reg0|Q [17]))

	.dataa(gnd),
	.datab(\PC0|reg0|Q [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[16]~60 ),
	.combout(\PC0|reg0|Q[17]~61_combout ),
	.cout(\PC0|reg0|Q[17]~62 ));
// synopsys translate_off
defparam \PC0|reg0|Q[17]~61 .lut_mask = 16'h3C3F;
defparam \PC0|reg0|Q[17]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y7_N1
dffeas \PC0|reg0|Q[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[17]~61_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[17] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N2
cycloneive_lcell_comb \PC0|reg0|Q[18]~63 (
// Equation(s):
// \PC0|reg0|Q[18]~63_combout  = (\PC0|reg0|Q [18] & (\PC0|reg0|Q[17]~62  $ (GND))) # (!\PC0|reg0|Q [18] & (!\PC0|reg0|Q[17]~62  & VCC))
// \PC0|reg0|Q[18]~64  = CARRY((\PC0|reg0|Q [18] & !\PC0|reg0|Q[17]~62 ))

	.dataa(gnd),
	.datab(\PC0|reg0|Q [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[17]~62 ),
	.combout(\PC0|reg0|Q[18]~63_combout ),
	.cout(\PC0|reg0|Q[18]~64 ));
// synopsys translate_off
defparam \PC0|reg0|Q[18]~63 .lut_mask = 16'hC30C;
defparam \PC0|reg0|Q[18]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y7_N3
dffeas \PC0|reg0|Q[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[18]~63_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[18] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N4
cycloneive_lcell_comb \PC0|reg0|Q[19]~65 (
// Equation(s):
// \PC0|reg0|Q[19]~65_combout  = (\PC0|reg0|Q [19] & (!\PC0|reg0|Q[18]~64 )) # (!\PC0|reg0|Q [19] & ((\PC0|reg0|Q[18]~64 ) # (GND)))
// \PC0|reg0|Q[19]~66  = CARRY((!\PC0|reg0|Q[18]~64 ) # (!\PC0|reg0|Q [19]))

	.dataa(gnd),
	.datab(\PC0|reg0|Q [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[18]~64 ),
	.combout(\PC0|reg0|Q[19]~65_combout ),
	.cout(\PC0|reg0|Q[19]~66 ));
// synopsys translate_off
defparam \PC0|reg0|Q[19]~65 .lut_mask = 16'h3C3F;
defparam \PC0|reg0|Q[19]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y7_N5
dffeas \PC0|reg0|Q[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[19]~65_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[19] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N6
cycloneive_lcell_comb \PC0|reg0|Q[20]~67 (
// Equation(s):
// \PC0|reg0|Q[20]~67_combout  = (\PC0|reg0|Q [20] & (\PC0|reg0|Q[19]~66  $ (GND))) # (!\PC0|reg0|Q [20] & (!\PC0|reg0|Q[19]~66  & VCC))
// \PC0|reg0|Q[20]~68  = CARRY((\PC0|reg0|Q [20] & !\PC0|reg0|Q[19]~66 ))

	.dataa(\PC0|reg0|Q [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[19]~66 ),
	.combout(\PC0|reg0|Q[20]~67_combout ),
	.cout(\PC0|reg0|Q[20]~68 ));
// synopsys translate_off
defparam \PC0|reg0|Q[20]~67 .lut_mask = 16'hA50A;
defparam \PC0|reg0|Q[20]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y7_N7
dffeas \PC0|reg0|Q[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[20]~67_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[20] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N8
cycloneive_lcell_comb \PC0|reg0|Q[21]~69 (
// Equation(s):
// \PC0|reg0|Q[21]~69_combout  = (\PC0|reg0|Q [21] & (!\PC0|reg0|Q[20]~68 )) # (!\PC0|reg0|Q [21] & ((\PC0|reg0|Q[20]~68 ) # (GND)))
// \PC0|reg0|Q[21]~70  = CARRY((!\PC0|reg0|Q[20]~68 ) # (!\PC0|reg0|Q [21]))

	.dataa(gnd),
	.datab(\PC0|reg0|Q [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[20]~68 ),
	.combout(\PC0|reg0|Q[21]~69_combout ),
	.cout(\PC0|reg0|Q[21]~70 ));
// synopsys translate_off
defparam \PC0|reg0|Q[21]~69 .lut_mask = 16'h3C3F;
defparam \PC0|reg0|Q[21]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y7_N9
dffeas \PC0|reg0|Q[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[21]~69_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[21] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N10
cycloneive_lcell_comb \PC0|reg0|Q[22]~71 (
// Equation(s):
// \PC0|reg0|Q[22]~71_combout  = (\PC0|reg0|Q [22] & (\PC0|reg0|Q[21]~70  $ (GND))) # (!\PC0|reg0|Q [22] & (!\PC0|reg0|Q[21]~70  & VCC))
// \PC0|reg0|Q[22]~72  = CARRY((\PC0|reg0|Q [22] & !\PC0|reg0|Q[21]~70 ))

	.dataa(\PC0|reg0|Q [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[21]~70 ),
	.combout(\PC0|reg0|Q[22]~71_combout ),
	.cout(\PC0|reg0|Q[22]~72 ));
// synopsys translate_off
defparam \PC0|reg0|Q[22]~71 .lut_mask = 16'hA50A;
defparam \PC0|reg0|Q[22]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y7_N11
dffeas \PC0|reg0|Q[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[22]~71_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[22] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N12
cycloneive_lcell_comb \PC0|reg0|Q[23]~73 (
// Equation(s):
// \PC0|reg0|Q[23]~73_combout  = (\PC0|reg0|Q [23] & (!\PC0|reg0|Q[22]~72 )) # (!\PC0|reg0|Q [23] & ((\PC0|reg0|Q[22]~72 ) # (GND)))
// \PC0|reg0|Q[23]~74  = CARRY((!\PC0|reg0|Q[22]~72 ) # (!\PC0|reg0|Q [23]))

	.dataa(\PC0|reg0|Q [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[22]~72 ),
	.combout(\PC0|reg0|Q[23]~73_combout ),
	.cout(\PC0|reg0|Q[23]~74 ));
// synopsys translate_off
defparam \PC0|reg0|Q[23]~73 .lut_mask = 16'h5A5F;
defparam \PC0|reg0|Q[23]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y7_N13
dffeas \PC0|reg0|Q[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[23]~73_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[23] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N14
cycloneive_lcell_comb \PC0|reg0|Q[24]~75 (
// Equation(s):
// \PC0|reg0|Q[24]~75_combout  = (\PC0|reg0|Q [24] & (\PC0|reg0|Q[23]~74  $ (GND))) # (!\PC0|reg0|Q [24] & (!\PC0|reg0|Q[23]~74  & VCC))
// \PC0|reg0|Q[24]~76  = CARRY((\PC0|reg0|Q [24] & !\PC0|reg0|Q[23]~74 ))

	.dataa(gnd),
	.datab(\PC0|reg0|Q [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[23]~74 ),
	.combout(\PC0|reg0|Q[24]~75_combout ),
	.cout(\PC0|reg0|Q[24]~76 ));
// synopsys translate_off
defparam \PC0|reg0|Q[24]~75 .lut_mask = 16'hC30C;
defparam \PC0|reg0|Q[24]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y7_N15
dffeas \PC0|reg0|Q[24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[24]~75_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[24] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N16
cycloneive_lcell_comb \PC0|reg0|Q[25]~77 (
// Equation(s):
// \PC0|reg0|Q[25]~77_combout  = (\PC0|reg0|Q [25] & (!\PC0|reg0|Q[24]~76 )) # (!\PC0|reg0|Q [25] & ((\PC0|reg0|Q[24]~76 ) # (GND)))
// \PC0|reg0|Q[25]~78  = CARRY((!\PC0|reg0|Q[24]~76 ) # (!\PC0|reg0|Q [25]))

	.dataa(gnd),
	.datab(\PC0|reg0|Q [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[24]~76 ),
	.combout(\PC0|reg0|Q[25]~77_combout ),
	.cout(\PC0|reg0|Q[25]~78 ));
// synopsys translate_off
defparam \PC0|reg0|Q[25]~77 .lut_mask = 16'h3C3F;
defparam \PC0|reg0|Q[25]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y7_N17
dffeas \PC0|reg0|Q[25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[25]~77_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[25] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N18
cycloneive_lcell_comb \PC0|reg0|Q[26]~79 (
// Equation(s):
// \PC0|reg0|Q[26]~79_combout  = (\PC0|reg0|Q [26] & (\PC0|reg0|Q[25]~78  $ (GND))) # (!\PC0|reg0|Q [26] & (!\PC0|reg0|Q[25]~78  & VCC))
// \PC0|reg0|Q[26]~80  = CARRY((\PC0|reg0|Q [26] & !\PC0|reg0|Q[25]~78 ))

	.dataa(gnd),
	.datab(\PC0|reg0|Q [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[25]~78 ),
	.combout(\PC0|reg0|Q[26]~79_combout ),
	.cout(\PC0|reg0|Q[26]~80 ));
// synopsys translate_off
defparam \PC0|reg0|Q[26]~79 .lut_mask = 16'hC30C;
defparam \PC0|reg0|Q[26]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y7_N19
dffeas \PC0|reg0|Q[26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[26]~79_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[26] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N20
cycloneive_lcell_comb \PC0|reg0|Q[27]~81 (
// Equation(s):
// \PC0|reg0|Q[27]~81_combout  = (\PC0|reg0|Q [27] & (!\PC0|reg0|Q[26]~80 )) # (!\PC0|reg0|Q [27] & ((\PC0|reg0|Q[26]~80 ) # (GND)))
// \PC0|reg0|Q[27]~82  = CARRY((!\PC0|reg0|Q[26]~80 ) # (!\PC0|reg0|Q [27]))

	.dataa(gnd),
	.datab(\PC0|reg0|Q [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[26]~80 ),
	.combout(\PC0|reg0|Q[27]~81_combout ),
	.cout(\PC0|reg0|Q[27]~82 ));
// synopsys translate_off
defparam \PC0|reg0|Q[27]~81 .lut_mask = 16'h3C3F;
defparam \PC0|reg0|Q[27]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y7_N21
dffeas \PC0|reg0|Q[27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[27]~81_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[27] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N22
cycloneive_lcell_comb \PC0|reg0|Q[28]~83 (
// Equation(s):
// \PC0|reg0|Q[28]~83_combout  = (\PC0|reg0|Q [28] & (\PC0|reg0|Q[27]~82  $ (GND))) # (!\PC0|reg0|Q [28] & (!\PC0|reg0|Q[27]~82  & VCC))
// \PC0|reg0|Q[28]~84  = CARRY((\PC0|reg0|Q [28] & !\PC0|reg0|Q[27]~82 ))

	.dataa(\PC0|reg0|Q [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[27]~82 ),
	.combout(\PC0|reg0|Q[28]~83_combout ),
	.cout(\PC0|reg0|Q[28]~84 ));
// synopsys translate_off
defparam \PC0|reg0|Q[28]~83 .lut_mask = 16'hA50A;
defparam \PC0|reg0|Q[28]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y7_N23
dffeas \PC0|reg0|Q[28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[28]~83_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[28] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N24
cycloneive_lcell_comb \PC0|reg0|Q[29]~85 (
// Equation(s):
// \PC0|reg0|Q[29]~85_combout  = (\PC0|reg0|Q [29] & (!\PC0|reg0|Q[28]~84 )) # (!\PC0|reg0|Q [29] & ((\PC0|reg0|Q[28]~84 ) # (GND)))
// \PC0|reg0|Q[29]~86  = CARRY((!\PC0|reg0|Q[28]~84 ) # (!\PC0|reg0|Q [29]))

	.dataa(gnd),
	.datab(\PC0|reg0|Q [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[28]~84 ),
	.combout(\PC0|reg0|Q[29]~85_combout ),
	.cout(\PC0|reg0|Q[29]~86 ));
// synopsys translate_off
defparam \PC0|reg0|Q[29]~85 .lut_mask = 16'h3C3F;
defparam \PC0|reg0|Q[29]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y7_N25
dffeas \PC0|reg0|Q[29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[29]~85_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[29] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N26
cycloneive_lcell_comb \PC0|reg0|Q[30]~87 (
// Equation(s):
// \PC0|reg0|Q[30]~87_combout  = (\PC0|reg0|Q [30] & (\PC0|reg0|Q[29]~86  $ (GND))) # (!\PC0|reg0|Q [30] & (!\PC0|reg0|Q[29]~86  & VCC))
// \PC0|reg0|Q[30]~88  = CARRY((\PC0|reg0|Q [30] & !\PC0|reg0|Q[29]~86 ))

	.dataa(\PC0|reg0|Q [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC0|reg0|Q[29]~86 ),
	.combout(\PC0|reg0|Q[30]~87_combout ),
	.cout(\PC0|reg0|Q[30]~88 ));
// synopsys translate_off
defparam \PC0|reg0|Q[30]~87 .lut_mask = 16'hA50A;
defparam \PC0|reg0|Q[30]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y7_N27
dffeas \PC0|reg0|Q[30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[30]~87_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[30] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N28
cycloneive_lcell_comb \PC0|reg0|Q[31]~89 (
// Equation(s):
// \PC0|reg0|Q[31]~89_combout  = \PC0|reg0|Q[30]~88  $ (\PC0|reg0|Q [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC0|reg0|Q [31]),
	.cin(\PC0|reg0|Q[30]~88 ),
	.combout(\PC0|reg0|Q[31]~89_combout ),
	.cout());
// synopsys translate_off
defparam \PC0|reg0|Q[31]~89 .lut_mask = 16'h0FF0;
defparam \PC0|reg0|Q[31]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y7_N29
dffeas \PC0|reg0|Q[31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PC0|reg0|Q[31]~89_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\ClrPC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inc_PC~input_o ),
	.ena(\Ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC0|reg0|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC0|reg0|Q[31] .is_wysiwyg = "true";
defparam \PC0|reg0|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N2
cycloneive_lcell_comb \DATA_MUX0|Mux15~6 (
// Equation(s):
// \DATA_MUX0|Mux15~6_combout  = (\DATA_MUX0|Mux15~5_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o )))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(gnd),
	.datac(\DATA_MUX[0]~input_o ),
	.datad(\DATA_MUX0|Mux15~5_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux15~6 .lut_mask = 16'h5F00;
defparam \DATA_MUX0|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y41_N3
dffeas \IR|Q[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\DATA_MUX0|Mux15~6_combout ),
	.asdata(vcc),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[16] .is_wysiwyg = "true";
defparam \IR|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N12
cycloneive_lcell_comb \DATA_MUX0|Mux14~9 (
// Equation(s):
// \DATA_MUX0|Mux14~9_combout  = (\DATA_MUX0|Mux14~8_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o )))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\DATA_MUX[0]~input_o ),
	.datac(\DATA_MUX0|Mux14~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux14~9 .lut_mask = 16'h7070;
defparam \DATA_MUX0|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y41_N13
dffeas \IR|Q[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\DATA_MUX0|Mux14~9_combout ),
	.asdata(vcc),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[17] .is_wysiwyg = "true";
defparam \IR|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N20
cycloneive_lcell_comb \DATA_MUX0|Mux13~6 (
// Equation(s):
// \DATA_MUX0|Mux13~6_combout  = (\DATA_MUX0|Mux13~5_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o )))

	.dataa(gnd),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX[0]~input_o ),
	.datad(\DATA_MUX0|Mux13~5_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux13~6 .lut_mask = 16'h3F00;
defparam \DATA_MUX0|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y42_N21
dffeas \IR|Q[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\DATA_MUX0|Mux13~6_combout ),
	.asdata(vcc),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[18] .is_wysiwyg = "true";
defparam \IR|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N26
cycloneive_lcell_comb \DATA_MUX0|Mux12~6 (
// Equation(s):
// \DATA_MUX0|Mux12~6_combout  = (\DATA_MUX0|Mux12~5_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o )))

	.dataa(gnd),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX[0]~input_o ),
	.datad(\DATA_MUX0|Mux12~5_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux12~6 .lut_mask = 16'h3F00;
defparam \DATA_MUX0|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N27
dffeas \IR|Q[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\DATA_MUX0|Mux12~6_combout ),
	.asdata(vcc),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[19] .is_wysiwyg = "true";
defparam \IR|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N28
cycloneive_lcell_comb \DATA_MUX0|Mux11~3 (
// Equation(s):
// \DATA_MUX0|Mux11~3_combout  = (\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux11~2_combout ) # (!\DATA_MUX0|Mux11~7_combout ))) # (!\DATA_MUX0|Mux7~2_combout  & (\DATA_MUX0|Mux11~7_combout ))

	.dataa(gnd),
	.datab(\DATA_MUX0|Mux7~2_combout ),
	.datac(\DATA_MUX0|Mux11~7_combout ),
	.datad(\DATA_MUX0|Mux11~2_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux11~3 .lut_mask = 16'hFC3C;
defparam \DATA_MUX0|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N4
cycloneive_lcell_comb \DATA_MUX0|Mux11~4 (
// Equation(s):
// \DATA_MUX0|Mux11~4_combout  = (!\DATA_MUX0|Mux7~3_combout  & (\DATA_MUX0|Mux11~3_combout  & ((\Data_Mem0|data_out [20]) # (\DATA_MUX0|Mux11~7_combout ))))

	.dataa(\DATA_MUX0|Mux7~3_combout ),
	.datab(\Data_Mem0|data_out [20]),
	.datac(\DATA_MUX0|Mux11~7_combout ),
	.datad(\DATA_MUX0|Mux11~3_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux11~4 .lut_mask = 16'h5400;
defparam \DATA_MUX0|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N5
dffeas \IR|Q[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\DATA_MUX0|Mux11~4_combout ),
	.asdata(vcc),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[20] .is_wysiwyg = "true";
defparam \IR|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N30
cycloneive_lcell_comb \DATA_MUX0|Mux10~9 (
// Equation(s):
// \DATA_MUX0|Mux10~9_combout  = (\DATA_MUX0|Mux10~8_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o )))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(\DATA_MUX[0]~input_o ),
	.datac(gnd),
	.datad(\DATA_MUX0|Mux10~8_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux10~9 .lut_mask = 16'h7700;
defparam \DATA_MUX0|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y44_N31
dffeas \IR|Q[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\DATA_MUX0|Mux10~9_combout ),
	.asdata(vcc),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[21] .is_wysiwyg = "true";
defparam \IR|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N28
cycloneive_lcell_comb \DATA_MUX0|Mux9~6 (
// Equation(s):
// \DATA_MUX0|Mux9~6_combout  = (\DATA_MUX0|Mux9~5_combout  & ((!\DATA_MUX[1]~input_o ) # (!\DATA_MUX[0]~input_o )))

	.dataa(gnd),
	.datab(\DATA_MUX[0]~input_o ),
	.datac(\DATA_MUX[1]~input_o ),
	.datad(\DATA_MUX0|Mux9~5_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux9~6 .lut_mask = 16'h3F00;
defparam \DATA_MUX0|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y40_N29
dffeas \IR|Q[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\DATA_MUX0|Mux9~6_combout ),
	.asdata(vcc),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[22] .is_wysiwyg = "true";
defparam \IR|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N6
cycloneive_lcell_comb \DATA_MUX0|Mux8~6 (
// Equation(s):
// \DATA_MUX0|Mux8~6_combout  = (\DATA_MUX0|Mux8~5_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o )))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(gnd),
	.datac(\DATA_MUX[0]~input_o ),
	.datad(\DATA_MUX0|Mux8~5_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux8~6 .lut_mask = 16'h5F00;
defparam \DATA_MUX0|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y41_N7
dffeas \IR|Q[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\DATA_MUX0|Mux8~6_combout ),
	.asdata(vcc),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[23] .is_wysiwyg = "true";
defparam \IR|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N18
cycloneive_lcell_comb \DATA_MUX0|Mux7~8 (
// Equation(s):
// \DATA_MUX0|Mux7~8_combout  = (\DATA_MUX0|Mux7~7_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o )))

	.dataa(gnd),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX[0]~input_o ),
	.datad(\DATA_MUX0|Mux7~7_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux7~8 .lut_mask = 16'h3F00;
defparam \DATA_MUX0|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N19
dffeas \IR|Q[24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\DATA_MUX0|Mux7~8_combout ),
	.asdata(vcc),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[24] .is_wysiwyg = "true";
defparam \IR|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N22
cycloneive_lcell_comb \DATA_MUX0|Mux6~9 (
// Equation(s):
// \DATA_MUX0|Mux6~9_combout  = (\DATA_MUX0|Mux6~8_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o )))

	.dataa(gnd),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX[0]~input_o ),
	.datad(\DATA_MUX0|Mux6~8_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux6~9 .lut_mask = 16'h3F00;
defparam \DATA_MUX0|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y40_N23
dffeas \IR|Q[25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\DATA_MUX0|Mux6~9_combout ),
	.asdata(vcc),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[25] .is_wysiwyg = "true";
defparam \IR|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N14
cycloneive_lcell_comb \DATA_MUX0|Mux5~5 (
// Equation(s):
// \DATA_MUX0|Mux5~5_combout  = (\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux5~4_combout ) # (!\DATA_MUX0|Mux5~2_combout ))) # (!\DATA_MUX0|Mux7~2_combout  & (\DATA_MUX0|Mux5~2_combout ))

	.dataa(gnd),
	.datab(\DATA_MUX0|Mux7~2_combout ),
	.datac(\DATA_MUX0|Mux5~2_combout ),
	.datad(\DATA_MUX0|Mux5~4_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux5~5 .lut_mask = 16'hFC3C;
defparam \DATA_MUX0|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N28
cycloneive_lcell_comb \DATA_MUX0|Mux5~6 (
// Equation(s):
// \DATA_MUX0|Mux5~6_combout  = (!\DATA_MUX0|Mux7~3_combout  & (\DATA_MUX0|Mux5~5_combout  & ((\Data_Mem0|data_out [26]) # (\DATA_MUX0|Mux5~2_combout ))))

	.dataa(\Data_Mem0|data_out [26]),
	.datab(\DATA_MUX0|Mux7~3_combout ),
	.datac(\DATA_MUX0|Mux5~2_combout ),
	.datad(\DATA_MUX0|Mux5~5_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux5~6 .lut_mask = 16'h3200;
defparam \DATA_MUX0|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y43_N29
dffeas \IR|Q[26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\DATA_MUX0|Mux5~6_combout ),
	.asdata(vcc),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[26] .is_wysiwyg = "true";
defparam \IR|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N24
cycloneive_lcell_comb \DATA_MUX0|Mux4~8 (
// Equation(s):
// \DATA_MUX0|Mux4~8_combout  = (\DATA_MUX0|Mux4~7_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o )))

	.dataa(\DATA_MUX[1]~input_o ),
	.datab(gnd),
	.datac(\DATA_MUX[0]~input_o ),
	.datad(\DATA_MUX0|Mux4~7_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux4~8 .lut_mask = 16'h5F00;
defparam \DATA_MUX0|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y40_N25
dffeas \IR|Q[27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\DATA_MUX0|Mux4~8_combout ),
	.asdata(vcc),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[27] .is_wysiwyg = "true";
defparam \IR|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N2
cycloneive_lcell_comb \DATA_MUX0|Mux3~5 (
// Equation(s):
// \DATA_MUX0|Mux3~5_combout  = (\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux3~4_combout ) # (!\DATA_MUX0|Mux3~2_combout ))) # (!\DATA_MUX0|Mux7~2_combout  & ((\DATA_MUX0|Mux3~2_combout )))

	.dataa(gnd),
	.datab(\DATA_MUX0|Mux7~2_combout ),
	.datac(\DATA_MUX0|Mux3~4_combout ),
	.datad(\DATA_MUX0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux3~5 .lut_mask = 16'hF3CC;
defparam \DATA_MUX0|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N10
cycloneive_lcell_comb \DATA_MUX0|Mux3~6 (
// Equation(s):
// \DATA_MUX0|Mux3~6_combout  = (!\DATA_MUX0|Mux7~3_combout  & (\DATA_MUX0|Mux3~5_combout  & ((\Data_Mem0|data_out [28]) # (\DATA_MUX0|Mux3~2_combout ))))

	.dataa(\Data_Mem0|data_out [28]),
	.datab(\DATA_MUX0|Mux3~2_combout ),
	.datac(\DATA_MUX0|Mux7~3_combout ),
	.datad(\DATA_MUX0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux3~6 .lut_mask = 16'h0E00;
defparam \DATA_MUX0|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y40_N11
dffeas \IR|Q[28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\DATA_MUX0|Mux3~6_combout ),
	.asdata(vcc),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[28] .is_wysiwyg = "true";
defparam \IR|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N30
cycloneive_lcell_comb \DATA_MUX0|Mux2~8 (
// Equation(s):
// \DATA_MUX0|Mux2~8_combout  = (\DATA_MUX0|Mux2~7_combout  & ((!\DATA_MUX[1]~input_o ) # (!\DATA_MUX[0]~input_o )))

	.dataa(gnd),
	.datab(\DATA_MUX[0]~input_o ),
	.datac(\DATA_MUX[1]~input_o ),
	.datad(\DATA_MUX0|Mux2~7_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux2~8 .lut_mask = 16'h3F00;
defparam \DATA_MUX0|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y40_N31
dffeas \IR|Q[29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\DATA_MUX0|Mux2~8_combout ),
	.asdata(vcc),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[29] .is_wysiwyg = "true";
defparam \IR|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y41_N24
cycloneive_lcell_comb \DATA_MUX0|Mux1~8 (
// Equation(s):
// \DATA_MUX0|Mux1~8_combout  = (\DATA_MUX0|Mux1~7_combout  & ((!\DATA_MUX[0]~input_o ) # (!\DATA_MUX[1]~input_o )))

	.dataa(gnd),
	.datab(\DATA_MUX[1]~input_o ),
	.datac(\DATA_MUX[0]~input_o ),
	.datad(\DATA_MUX0|Mux1~7_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux1~8 .lut_mask = 16'h3F00;
defparam \DATA_MUX0|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y41_N25
dffeas \IR|Q[30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\DATA_MUX0|Mux1~8_combout ),
	.asdata(vcc),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[30] .is_wysiwyg = "true";
defparam \IR|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N26
cycloneive_lcell_comb \DATA_MUX0|Mux0~7 (
// Equation(s):
// \DATA_MUX0|Mux0~7_combout  = (\DATA_MUX0|Mux0~3_combout ) # ((\DATA_MUX0|Mux0~6_combout  & \DATA_MUX0|Mux0~5_combout ))

	.dataa(gnd),
	.datab(\DATA_MUX0|Mux0~6_combout ),
	.datac(\DATA_MUX0|Mux0~5_combout ),
	.datad(\DATA_MUX0|Mux0~3_combout ),
	.cin(gnd),
	.combout(\DATA_MUX0|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_MUX0|Mux0~7 .lut_mask = 16'hFFC0;
defparam \DATA_MUX0|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N27
dffeas \IR|Q[31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\DATA_MUX0|Mux0~7_combout ),
	.asdata(vcc),
	.clrn(!\ClrIR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Q[31] .is_wysiwyg = "true";
defparam \IR|Q[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \Clr_C~input (
	.i(Clr_C),
	.ibar(gnd),
	.o(\Clr_C~input_o ));
// synopsys translate_off
defparam \Clr_C~input .bus_hold = "false";
defparam \Clr_C~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \Ld_C~input (
	.i(Ld_C),
	.ibar(gnd),
	.o(\Ld_C~input_o ));
// synopsys translate_off
defparam \Ld_C~input .bus_hold = "false";
defparam \Ld_C~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N15
cycloneive_io_ibuf \Clr_Z~input (
	.i(Clr_Z),
	.ibar(gnd),
	.o(\Clr_Z~input_o ));
// synopsys translate_off
defparam \Clr_Z~input .bus_hold = "false";
defparam \Clr_Z~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N15
cycloneive_io_ibuf \Ld_Z~input (
	.i(Ld_Z),
	.ibar(gnd),
	.o(\Ld_Z~input_o ));
// synopsys translate_off
defparam \Ld_Z~input .bus_hold = "false";
defparam \Ld_Z~input .simulate_z_as = "z";
// synopsys translate_on

assign Out_A[0] = \Out_A[0]~output_o ;

assign Out_A[1] = \Out_A[1]~output_o ;

assign Out_A[2] = \Out_A[2]~output_o ;

assign Out_A[3] = \Out_A[3]~output_o ;

assign Out_A[4] = \Out_A[4]~output_o ;

assign Out_A[5] = \Out_A[5]~output_o ;

assign Out_A[6] = \Out_A[6]~output_o ;

assign Out_A[7] = \Out_A[7]~output_o ;

assign Out_A[8] = \Out_A[8]~output_o ;

assign Out_A[9] = \Out_A[9]~output_o ;

assign Out_A[10] = \Out_A[10]~output_o ;

assign Out_A[11] = \Out_A[11]~output_o ;

assign Out_A[12] = \Out_A[12]~output_o ;

assign Out_A[13] = \Out_A[13]~output_o ;

assign Out_A[14] = \Out_A[14]~output_o ;

assign Out_A[15] = \Out_A[15]~output_o ;

assign Out_A[16] = \Out_A[16]~output_o ;

assign Out_A[17] = \Out_A[17]~output_o ;

assign Out_A[18] = \Out_A[18]~output_o ;

assign Out_A[19] = \Out_A[19]~output_o ;

assign Out_A[20] = \Out_A[20]~output_o ;

assign Out_A[21] = \Out_A[21]~output_o ;

assign Out_A[22] = \Out_A[22]~output_o ;

assign Out_A[23] = \Out_A[23]~output_o ;

assign Out_A[24] = \Out_A[24]~output_o ;

assign Out_A[25] = \Out_A[25]~output_o ;

assign Out_A[26] = \Out_A[26]~output_o ;

assign Out_A[27] = \Out_A[27]~output_o ;

assign Out_A[28] = \Out_A[28]~output_o ;

assign Out_A[29] = \Out_A[29]~output_o ;

assign Out_A[30] = \Out_A[30]~output_o ;

assign Out_A[31] = \Out_A[31]~output_o ;

assign Out_B[0] = \Out_B[0]~output_o ;

assign Out_B[1] = \Out_B[1]~output_o ;

assign Out_B[2] = \Out_B[2]~output_o ;

assign Out_B[3] = \Out_B[3]~output_o ;

assign Out_B[4] = \Out_B[4]~output_o ;

assign Out_B[5] = \Out_B[5]~output_o ;

assign Out_B[6] = \Out_B[6]~output_o ;

assign Out_B[7] = \Out_B[7]~output_o ;

assign Out_B[8] = \Out_B[8]~output_o ;

assign Out_B[9] = \Out_B[9]~output_o ;

assign Out_B[10] = \Out_B[10]~output_o ;

assign Out_B[11] = \Out_B[11]~output_o ;

assign Out_B[12] = \Out_B[12]~output_o ;

assign Out_B[13] = \Out_B[13]~output_o ;

assign Out_B[14] = \Out_B[14]~output_o ;

assign Out_B[15] = \Out_B[15]~output_o ;

assign Out_B[16] = \Out_B[16]~output_o ;

assign Out_B[17] = \Out_B[17]~output_o ;

assign Out_B[18] = \Out_B[18]~output_o ;

assign Out_B[19] = \Out_B[19]~output_o ;

assign Out_B[20] = \Out_B[20]~output_o ;

assign Out_B[21] = \Out_B[21]~output_o ;

assign Out_B[22] = \Out_B[22]~output_o ;

assign Out_B[23] = \Out_B[23]~output_o ;

assign Out_B[24] = \Out_B[24]~output_o ;

assign Out_B[25] = \Out_B[25]~output_o ;

assign Out_B[26] = \Out_B[26]~output_o ;

assign Out_B[27] = \Out_B[27]~output_o ;

assign Out_B[28] = \Out_B[28]~output_o ;

assign Out_B[29] = \Out_B[29]~output_o ;

assign Out_B[30] = \Out_B[30]~output_o ;

assign Out_B[31] = \Out_B[31]~output_o ;

assign Out_C = \Out_C~output_o ;

assign Out_Z = \Out_Z~output_o ;

assign Out_PC[0] = \Out_PC[0]~output_o ;

assign Out_PC[1] = \Out_PC[1]~output_o ;

assign Out_PC[2] = \Out_PC[2]~output_o ;

assign Out_PC[3] = \Out_PC[3]~output_o ;

assign Out_PC[4] = \Out_PC[4]~output_o ;

assign Out_PC[5] = \Out_PC[5]~output_o ;

assign Out_PC[6] = \Out_PC[6]~output_o ;

assign Out_PC[7] = \Out_PC[7]~output_o ;

assign Out_PC[8] = \Out_PC[8]~output_o ;

assign Out_PC[9] = \Out_PC[9]~output_o ;

assign Out_PC[10] = \Out_PC[10]~output_o ;

assign Out_PC[11] = \Out_PC[11]~output_o ;

assign Out_PC[12] = \Out_PC[12]~output_o ;

assign Out_PC[13] = \Out_PC[13]~output_o ;

assign Out_PC[14] = \Out_PC[14]~output_o ;

assign Out_PC[15] = \Out_PC[15]~output_o ;

assign Out_PC[16] = \Out_PC[16]~output_o ;

assign Out_PC[17] = \Out_PC[17]~output_o ;

assign Out_PC[18] = \Out_PC[18]~output_o ;

assign Out_PC[19] = \Out_PC[19]~output_o ;

assign Out_PC[20] = \Out_PC[20]~output_o ;

assign Out_PC[21] = \Out_PC[21]~output_o ;

assign Out_PC[22] = \Out_PC[22]~output_o ;

assign Out_PC[23] = \Out_PC[23]~output_o ;

assign Out_PC[24] = \Out_PC[24]~output_o ;

assign Out_PC[25] = \Out_PC[25]~output_o ;

assign Out_PC[26] = \Out_PC[26]~output_o ;

assign Out_PC[27] = \Out_PC[27]~output_o ;

assign Out_PC[28] = \Out_PC[28]~output_o ;

assign Out_PC[29] = \Out_PC[29]~output_o ;

assign Out_PC[30] = \Out_PC[30]~output_o ;

assign Out_PC[31] = \Out_PC[31]~output_o ;

assign Out_IR[0] = \Out_IR[0]~output_o ;

assign Out_IR[1] = \Out_IR[1]~output_o ;

assign Out_IR[2] = \Out_IR[2]~output_o ;

assign Out_IR[3] = \Out_IR[3]~output_o ;

assign Out_IR[4] = \Out_IR[4]~output_o ;

assign Out_IR[5] = \Out_IR[5]~output_o ;

assign Out_IR[6] = \Out_IR[6]~output_o ;

assign Out_IR[7] = \Out_IR[7]~output_o ;

assign Out_IR[8] = \Out_IR[8]~output_o ;

assign Out_IR[9] = \Out_IR[9]~output_o ;

assign Out_IR[10] = \Out_IR[10]~output_o ;

assign Out_IR[11] = \Out_IR[11]~output_o ;

assign Out_IR[12] = \Out_IR[12]~output_o ;

assign Out_IR[13] = \Out_IR[13]~output_o ;

assign Out_IR[14] = \Out_IR[14]~output_o ;

assign Out_IR[15] = \Out_IR[15]~output_o ;

assign Out_IR[16] = \Out_IR[16]~output_o ;

assign Out_IR[17] = \Out_IR[17]~output_o ;

assign Out_IR[18] = \Out_IR[18]~output_o ;

assign Out_IR[19] = \Out_IR[19]~output_o ;

assign Out_IR[20] = \Out_IR[20]~output_o ;

assign Out_IR[21] = \Out_IR[21]~output_o ;

assign Out_IR[22] = \Out_IR[22]~output_o ;

assign Out_IR[23] = \Out_IR[23]~output_o ;

assign Out_IR[24] = \Out_IR[24]~output_o ;

assign Out_IR[25] = \Out_IR[25]~output_o ;

assign Out_IR[26] = \Out_IR[26]~output_o ;

assign Out_IR[27] = \Out_IR[27]~output_o ;

assign Out_IR[28] = \Out_IR[28]~output_o ;

assign Out_IR[29] = \Out_IR[29]~output_o ;

assign Out_IR[30] = \Out_IR[30]~output_o ;

assign Out_IR[31] = \Out_IR[31]~output_o ;

assign ADDR_OUT[0] = \ADDR_OUT[0]~output_o ;

assign ADDR_OUT[1] = \ADDR_OUT[1]~output_o ;

assign ADDR_OUT[2] = \ADDR_OUT[2]~output_o ;

assign ADDR_OUT[3] = \ADDR_OUT[3]~output_o ;

assign ADDR_OUT[4] = \ADDR_OUT[4]~output_o ;

assign ADDR_OUT[5] = \ADDR_OUT[5]~output_o ;

assign ADDR_OUT[6] = \ADDR_OUT[6]~output_o ;

assign ADDR_OUT[7] = \ADDR_OUT[7]~output_o ;

assign ADDR_OUT[8] = \ADDR_OUT[8]~output_o ;

assign ADDR_OUT[9] = \ADDR_OUT[9]~output_o ;

assign ADDR_OUT[10] = \ADDR_OUT[10]~output_o ;

assign ADDR_OUT[11] = \ADDR_OUT[11]~output_o ;

assign ADDR_OUT[12] = \ADDR_OUT[12]~output_o ;

assign ADDR_OUT[13] = \ADDR_OUT[13]~output_o ;

assign ADDR_OUT[14] = \ADDR_OUT[14]~output_o ;

assign ADDR_OUT[15] = \ADDR_OUT[15]~output_o ;

assign ADDR_OUT[16] = \ADDR_OUT[16]~output_o ;

assign ADDR_OUT[17] = \ADDR_OUT[17]~output_o ;

assign ADDR_OUT[18] = \ADDR_OUT[18]~output_o ;

assign ADDR_OUT[19] = \ADDR_OUT[19]~output_o ;

assign ADDR_OUT[20] = \ADDR_OUT[20]~output_o ;

assign ADDR_OUT[21] = \ADDR_OUT[21]~output_o ;

assign ADDR_OUT[22] = \ADDR_OUT[22]~output_o ;

assign ADDR_OUT[23] = \ADDR_OUT[23]~output_o ;

assign ADDR_OUT[24] = \ADDR_OUT[24]~output_o ;

assign ADDR_OUT[25] = \ADDR_OUT[25]~output_o ;

assign ADDR_OUT[26] = \ADDR_OUT[26]~output_o ;

assign ADDR_OUT[27] = \ADDR_OUT[27]~output_o ;

assign ADDR_OUT[28] = \ADDR_OUT[28]~output_o ;

assign ADDR_OUT[29] = \ADDR_OUT[29]~output_o ;

assign ADDR_OUT[30] = \ADDR_OUT[30]~output_o ;

assign ADDR_OUT[31] = \ADDR_OUT[31]~output_o ;

assign DATA_BUS[0] = \DATA_BUS[0]~output_o ;

assign DATA_BUS[1] = \DATA_BUS[1]~output_o ;

assign DATA_BUS[2] = \DATA_BUS[2]~output_o ;

assign DATA_BUS[3] = \DATA_BUS[3]~output_o ;

assign DATA_BUS[4] = \DATA_BUS[4]~output_o ;

assign DATA_BUS[5] = \DATA_BUS[5]~output_o ;

assign DATA_BUS[6] = \DATA_BUS[6]~output_o ;

assign DATA_BUS[7] = \DATA_BUS[7]~output_o ;

assign DATA_BUS[8] = \DATA_BUS[8]~output_o ;

assign DATA_BUS[9] = \DATA_BUS[9]~output_o ;

assign DATA_BUS[10] = \DATA_BUS[10]~output_o ;

assign DATA_BUS[11] = \DATA_BUS[11]~output_o ;

assign DATA_BUS[12] = \DATA_BUS[12]~output_o ;

assign DATA_BUS[13] = \DATA_BUS[13]~output_o ;

assign DATA_BUS[14] = \DATA_BUS[14]~output_o ;

assign DATA_BUS[15] = \DATA_BUS[15]~output_o ;

assign DATA_BUS[16] = \DATA_BUS[16]~output_o ;

assign DATA_BUS[17] = \DATA_BUS[17]~output_o ;

assign DATA_BUS[18] = \DATA_BUS[18]~output_o ;

assign DATA_BUS[19] = \DATA_BUS[19]~output_o ;

assign DATA_BUS[20] = \DATA_BUS[20]~output_o ;

assign DATA_BUS[21] = \DATA_BUS[21]~output_o ;

assign DATA_BUS[22] = \DATA_BUS[22]~output_o ;

assign DATA_BUS[23] = \DATA_BUS[23]~output_o ;

assign DATA_BUS[24] = \DATA_BUS[24]~output_o ;

assign DATA_BUS[25] = \DATA_BUS[25]~output_o ;

assign DATA_BUS[26] = \DATA_BUS[26]~output_o ;

assign DATA_BUS[27] = \DATA_BUS[27]~output_o ;

assign DATA_BUS[28] = \DATA_BUS[28]~output_o ;

assign DATA_BUS[29] = \DATA_BUS[29]~output_o ;

assign DATA_BUS[30] = \DATA_BUS[30]~output_o ;

assign DATA_BUS[31] = \DATA_BUS[31]~output_o ;

assign MEM_OUT[0] = \MEM_OUT[0]~output_o ;

assign MEM_OUT[1] = \MEM_OUT[1]~output_o ;

assign MEM_OUT[2] = \MEM_OUT[2]~output_o ;

assign MEM_OUT[3] = \MEM_OUT[3]~output_o ;

assign MEM_OUT[4] = \MEM_OUT[4]~output_o ;

assign MEM_OUT[5] = \MEM_OUT[5]~output_o ;

assign MEM_OUT[6] = \MEM_OUT[6]~output_o ;

assign MEM_OUT[7] = \MEM_OUT[7]~output_o ;

assign MEM_OUT[8] = \MEM_OUT[8]~output_o ;

assign MEM_OUT[9] = \MEM_OUT[9]~output_o ;

assign MEM_OUT[10] = \MEM_OUT[10]~output_o ;

assign MEM_OUT[11] = \MEM_OUT[11]~output_o ;

assign MEM_OUT[12] = \MEM_OUT[12]~output_o ;

assign MEM_OUT[13] = \MEM_OUT[13]~output_o ;

assign MEM_OUT[14] = \MEM_OUT[14]~output_o ;

assign MEM_OUT[15] = \MEM_OUT[15]~output_o ;

assign MEM_OUT[16] = \MEM_OUT[16]~output_o ;

assign MEM_OUT[17] = \MEM_OUT[17]~output_o ;

assign MEM_OUT[18] = \MEM_OUT[18]~output_o ;

assign MEM_OUT[19] = \MEM_OUT[19]~output_o ;

assign MEM_OUT[20] = \MEM_OUT[20]~output_o ;

assign MEM_OUT[21] = \MEM_OUT[21]~output_o ;

assign MEM_OUT[22] = \MEM_OUT[22]~output_o ;

assign MEM_OUT[23] = \MEM_OUT[23]~output_o ;

assign MEM_OUT[24] = \MEM_OUT[24]~output_o ;

assign MEM_OUT[25] = \MEM_OUT[25]~output_o ;

assign MEM_OUT[26] = \MEM_OUT[26]~output_o ;

assign MEM_OUT[27] = \MEM_OUT[27]~output_o ;

assign MEM_OUT[28] = \MEM_OUT[28]~output_o ;

assign MEM_OUT[29] = \MEM_OUT[29]~output_o ;

assign MEM_OUT[30] = \MEM_OUT[30]~output_o ;

assign MEM_OUT[31] = \MEM_OUT[31]~output_o ;

assign MEM_IN[0] = \MEM_IN[0]~output_o ;

assign MEM_IN[1] = \MEM_IN[1]~output_o ;

assign MEM_IN[2] = \MEM_IN[2]~output_o ;

assign MEM_IN[3] = \MEM_IN[3]~output_o ;

assign MEM_IN[4] = \MEM_IN[4]~output_o ;

assign MEM_IN[5] = \MEM_IN[5]~output_o ;

assign MEM_IN[6] = \MEM_IN[6]~output_o ;

assign MEM_IN[7] = \MEM_IN[7]~output_o ;

assign MEM_IN[8] = \MEM_IN[8]~output_o ;

assign MEM_IN[9] = \MEM_IN[9]~output_o ;

assign MEM_IN[10] = \MEM_IN[10]~output_o ;

assign MEM_IN[11] = \MEM_IN[11]~output_o ;

assign MEM_IN[12] = \MEM_IN[12]~output_o ;

assign MEM_IN[13] = \MEM_IN[13]~output_o ;

assign MEM_IN[14] = \MEM_IN[14]~output_o ;

assign MEM_IN[15] = \MEM_IN[15]~output_o ;

assign MEM_IN[16] = \MEM_IN[16]~output_o ;

assign MEM_IN[17] = \MEM_IN[17]~output_o ;

assign MEM_IN[18] = \MEM_IN[18]~output_o ;

assign MEM_IN[19] = \MEM_IN[19]~output_o ;

assign MEM_IN[20] = \MEM_IN[20]~output_o ;

assign MEM_IN[21] = \MEM_IN[21]~output_o ;

assign MEM_IN[22] = \MEM_IN[22]~output_o ;

assign MEM_IN[23] = \MEM_IN[23]~output_o ;

assign MEM_IN[24] = \MEM_IN[24]~output_o ;

assign MEM_IN[25] = \MEM_IN[25]~output_o ;

assign MEM_IN[26] = \MEM_IN[26]~output_o ;

assign MEM_IN[27] = \MEM_IN[27]~output_o ;

assign MEM_IN[28] = \MEM_IN[28]~output_o ;

assign MEM_IN[29] = \MEM_IN[29]~output_o ;

assign MEM_IN[30] = \MEM_IN[30]~output_o ;

assign MEM_IN[31] = \MEM_IN[31]~output_o ;

assign MEM_ADDR[0] = \MEM_ADDR[0]~output_o ;

assign MEM_ADDR[1] = \MEM_ADDR[1]~output_o ;

assign MEM_ADDR[2] = \MEM_ADDR[2]~output_o ;

assign MEM_ADDR[3] = \MEM_ADDR[3]~output_o ;

assign MEM_ADDR[4] = \MEM_ADDR[4]~output_o ;

assign MEM_ADDR[5] = \MEM_ADDR[5]~output_o ;

assign MEM_ADDR[6] = \MEM_ADDR[6]~output_o ;

assign MEM_ADDR[7] = \MEM_ADDR[7]~output_o ;

endmodule
