Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jun 18 17:01:23 2018
| Host         : DESKTOP-EPHBFNF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a50t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    77 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      4 |            1 |
|      8 |            1 |
|     10 |            2 |
|     11 |            1 |
|     12 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             723 |          185 |
| No           | No                    | Yes                    |             179 |           52 |
| No           | Yes                   | No                     |             110 |           35 |
| Yes          | No                    | No                     |              12 |            5 |
| Yes          | No                    | Yes                    |              43 |           12 |
| Yes          | Yes                   | No                     |              24 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------+-------------------------------------+------------------+----------------+
|     Clock Signal     |            Enable Signal           |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------------+------------------------------------+-------------------------------------+------------------+----------------+
|  inst0/inst/clk_out1 | cpu_inst/sw_on_i_1_n_0             | debounce_inst2/reset                |                1 |              1 |
|  inst0/inst/clk_out1 | acd_inst/adc/n_cnv                 | debounce_inst2/reset                |                1 |              1 |
|  inst0/inst/clk_out1 | acd_inst/control/ctrl_2_dac_reg[0] |                                     |                2 |              2 |
|  inst0/inst/clk_out1 | cpu_inst/FF_clear_reg[3]_i_1_n_0   | debounce_inst2/reset                |                1 |              4 |
|  inst0/inst/clk_out1 | acd_inst/control/ctrl_2_dac_reg[0] | acd_inst/ctrl_2_dac[8]_i_1_n_0      |                1 |              8 |
|  inst0/inst/clk_out1 |                                    | cpu_inst/cntr_load_reg_n_0          |                3 |             10 |
|  inst0/inst/clk_out1 | acd_inst/adc/adc_done              | debounce_inst2/reset                |                5 |             10 |
|  inst0/inst/clk_out1 | acd_inst/control/wr_i_en           | debounce_inst2/reset                |                5 |             11 |
|  inst0/inst/clk_out1 | acd_inst/adc/sync/fdata_reg[8]     |                                     |                4 |             12 |
|  inst0/inst/clk_out1 |                                    | debounce_inst1/PB_cnt[0]_i_1__0_n_0 |                7 |             25 |
|  inst0/inst/clk_out1 |                                    | debounce_inst2/PB_cnt[0]_i_1__1_n_0 |                7 |             25 |
|  inst0/inst/clk_out1 |                                    | debounce_inste/PB_idle              |                7 |             25 |
|  pipe_clk_BUFG       | acd_inst/control/s2s3_wr_i_en      | debounce_inst2/reset                |                7 |             32 |
|  inst0/inst/clk_out1 |                                    | debounce_inst2/reset                |               22 |             47 |
|  pipe_clk_BUFG       |                                    | debounce_inst2/reset                |               41 |            157 |
|  inst0/inst/clk_out1 |                                    |                                     |              186 |            724 |
+----------------------+------------------------------------+-------------------------------------+------------------+----------------+


