Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: TrafficController.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TrafficController.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TrafficController"
Output Format                      : NGC
Target Device                      : CoolRunner2 CPLDs

---- Source Options
Top Module Name                    : TrafficController
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/marel/OneDrive - Swinburne University/Semester 1 - 2021/EEE20001 - Digital Electronics Design/Project/Project Final/Counter.vhdl" in Library work.
Architecture behavioral of Entity counter is up to date.
Compiling vhdl file "C:/Users/marel/OneDrive - Swinburne University/Semester 1 - 2021/EEE20001 - Digital Electronics Design/Project/Project Final/Controller.vhdl" in Library work.
Entity <controller> compiled.
Entity <controller> (Architecture <behavioral_cont>) compiled.
Compiling vhdl file "C:/Users/marel/OneDrive - Swinburne University/Semester 1 - 2021/EEE20001 - Digital Electronics Design/Project/Project Final/TrafficController/TrafficController.vhd" in Library work.
Architecture behavioral of Entity trafficcontroller is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TrafficController> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Counter> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Controller> in library <work> (architecture <Behavioral_CONT>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TrafficController> in library <work> (Architecture <behavioral>).
Entity <TrafficController> analyzed. Unit <TrafficController> generated.

Analyzing Entity <Counter> in library <work> (Architecture <Behavioral>).
Entity <Counter> analyzed. Unit <Counter> generated.

Analyzing Entity <Controller> in library <work> (Architecture <Behavioral_CONT>).
Entity <Controller> analyzed. Unit <Controller> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Counter>.
    Related source file is "C:/Users/marel/OneDrive - Swinburne University/Semester 1 - 2021/EEE20001 - Digital Electronics Design/Project/Project Final/Counter.vhdl".
    Found 9-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <Counter> synthesized.


Synthesizing Unit <Controller>.
    Related source file is "C:/Users/marel/OneDrive - Swinburne University/Semester 1 - 2021/EEE20001 - Digital Electronics Design/Project/Project Final/Controller.vhdl".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 20                                             |
    | Inputs             | 7                                              |
    | Outputs            | 10                                             |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | ewgreen                                        |
    | Power Up State     | nsgreen                                        |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <PedEW_s>.
    Found 1-bit register for signal <PedNS_s>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 D-type flip-flop(s).
Unit <Controller> synthesized.


Synthesizing Unit <TrafficController>.
    Related source file is "C:/Users/marel/OneDrive - Swinburne University/Semester 1 - 2021/EEE20001 - Digital Electronics Design/Project/Project Final/TrafficController/TrafficController.vhd".
    Found 1-bit register for signal <CarEW_s>.
    Found 1-bit register for signal <CarNS_s>.
    Found 1-bit register for signal <PedEW_s>.
    Found 1-bit register for signal <PedNS_s>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <TrafficController> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 9-bit up counter                                      : 1
# Registers                                            : 6
 1-bit register                                        : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <theController/state/FSM> on signal <state[1:6]> with one-hot encoding.
---------------------
 State   | Encoding
---------------------
 nsgreen | 000001
 nsamber | 100000
 ewgreen | 000010
 ewamber | 000100
 nsped   | 010000
 ewped   | 001000
---------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 9-bit up counter                                      : 1
# Registers                                            : 6
 Flip-Flops                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TrafficController> ...

Optimizing unit <Controller> ...
  implementation constraint: INIT=r	 : state_FSM_FFd1
  implementation constraint: INIT=r	 : state_FSM_FFd2
  implementation constraint: INIT=r	 : state_FSM_FFd3
  implementation constraint: INIT=r	 : state_FSM_FFd4
  implementation constraint: INIT=r	 : state_FSM_FFd5
  implementation constraint: INIT=s	 : state_FSM_FFd6

Optimizing unit <Counter> ...
  implementation constraint: INIT=r	 : count_8
  implementation constraint: INIT=r	 : count_7
  implementation constraint: INIT=r	 : count_6
  implementation constraint: INIT=r	 : count_5
  implementation constraint: INIT=r	 : count_4
  implementation constraint: INIT=r	 : count_3
  implementation constraint: INIT=r	 : count_2
  implementation constraint: INIT=r	 : count_1
  implementation constraint: INIT=r	 : count_0

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TrafficController.ngr
Top Level Output File Name         : TrafficController
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : CoolRunner2 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 144
#      AND2                        : 55
#      AND3                        : 5
#      AND4                        : 4
#      INV                         : 45
#      OR2                         : 27
#      XOR2                        : 8
# FlipFlops/Latches                : 21
#      FDC                         : 17
#      FDCE                        : 2
#      FDP                         : 2
# IO Buffers                       : 10
#      IBUF                        : 6
#      OBUF                        : 4
=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.61 secs
 
--> 

Total memory usage is 4497660 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

