{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Info (293003): Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "" 0 -1}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Fitter " "Info (293003): Smart recompilation skipped module Fitter because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "MIF/HEX Update Quartus II 32-bit " "Info: Running Quartus II 32-bit MIF/HEX Update" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 18:56:39 2017 " "Info: Processing started: Mon Nov 13 18:56:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb Project -c Processor --update_mif " "Info: Command: quartus_cdb Project -c Processor --update_mif" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQATM_MIFS_PROCESSED" "" "Info (39024): Processed the following Memory Initialization File(s)" { { "Info" "IQATM_PROCESSED_MIF_CONTENT" "C:/Users/Zed/Desktop/CSCE230/230project/MemoryInitialization.mif " "Info (39025): Processed Memory Initialization File C:/Users/Zed/Desktop/CSCE230/230project/MemoryInitialization.mif" {  } { { "MemoryInitialization.mif" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/MemoryInitialization.mif" 0 0 0 } }  } 0 39025 "Processed Memory Initialization File %1!s!" 0 0 "" 0 -1}  } {  } 0 39024 "Processed the following Memory Initialization File(s)" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "MIF/HEX Update 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Info: Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 18:56:41 2017 " "Info: Processing ended: Mon Nov 13 18:56:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 18:56:43 2017 " "Info: Processing started: Mon Nov 13 18:56:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=on --write_settings_files=off Project -c Processor " "Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off Project -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "394 " "Info: Peak virtual memory: 394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 18:56:52 2017 " "Info: Processing ended: Mon Nov 13 18:56:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "TimeQuest Timing Analyzer " "Info (293003): Smart recompilation skipped module TimeQuest Timing Analyzer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Info: Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 18:56:54 2017 " "Info: Processing started: Mon Nov 13 18:56:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project -c Processor " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off Project -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Processor.vho\", \"Processor_fast.vho Processor_vhd.sdo Processor_vhd_fast.sdo C:/Users/Zed/Desktop/CSCE230/230project/simulation/modelsim/ simulation " "Info (204026): Generated files \"Processor.vho\", \"Processor_fast.vho\", \"Processor_vhd.sdo\" and \"Processor_vhd_fast.sdo\" in directory \"C:/Users/Zed/Desktop/CSCE230/230project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Info: Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 18:57:01 2017 " "Info: Processing ended: Mon Nov 13 18:57:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 32-bit " "Info: Running Quartus II 32-bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 18:57:02 2017 " "Info: Processing started: Mon Nov 13 18:57:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/11.1sp2/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui Project Processor " "Info: Command: quartus_sh -t c:/altera/11.1sp2/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui Project Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui Project Processor " "Info: Quartus(args): --block_on_gui Project Processor" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning: File Processor_run_msim_gate_vhdl.do already exists - backing up current file as Processor_run_msim_gate_vhdl.do.bak11" {  } {  } 0 0 "Warning: File Processor_run_msim_gate_vhdl.do already exists - backing up current file as Processor_run_msim_gate_vhdl.do.bak11" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Zed/Desktop/CSCE230/230project/simulation/modelsim/Processor_run_msim_gate_vhdl.do" {  } { { "C:/Users/Zed/Desktop/CSCE230/230project/simulation/modelsim/Processor_run_msim_gate_vhdl.do" "0" { Text "C:/Users/Zed/Desktop/CSCE230/230project/simulation/modelsim/Processor_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Zed/Desktop/CSCE230/230project/simulation/modelsim/Processor_run_msim_gate_vhdl.do" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Reading C:/altera/11.1/modelsim_ase/tcl/vsim/pref.tcl " {  } {  } 0 0 "ModelSim-Altera Info: # Reading C:/altera/11.1/modelsim_ase/tcl/vsim/pref.tcl " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # do Processor_run_msim_gate_vhdl.do " {  } {  } 0 0 "ModelSim-Altera Info: # do Processor_run_msim_gate_vhdl.do " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Copying c:\\altera\\11.1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying c:\\altera\\11.1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning: ModelSim-Altera Warning: # ** Warning: Copied c:\\altera\\11.1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Copied c:\\altera\\11.1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #          Updated modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Info: #          Updated modelsim.ini." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # vcom -93 -work work \{Processor.vho\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{Processor.vho\}" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Timing" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package cycloneii_atom_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneii_atom_pack" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package cycloneii_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneii_components" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Compiling entity processor" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity processor" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Compiling architecture structure of processor" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture structure of processor" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # do \"C:/Users/Zed/Desktop/CSCE230/230project/project/phaseIII.do\"" {  } {  } 0 0 "ModelSim-Altera Info: # do \"C:/Users/Zed/Desktop/CSCE230/230project/project/phaseIII.do\"" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # vsim processor" {  } {  } 0 0 "ModelSim-Altera Info: # vsim processor" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # vsim processor " {  } {  } 0 0 "ModelSim-Altera Info: # vsim processor " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading std.standard" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.standard" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading std.textio(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.textio(body)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading ieee.vital_timing(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cycloneii.cycloneii_atom_pack(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_atom_pack(body)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cycloneii.cycloneii_components" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_components" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading work.processor(structure)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.processor(structure)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cycloneii.cycloneii_and1(altvital)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_and1(altvital)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cycloneii.cycloneii_io(structure)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_io(structure)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cycloneii.cycloneii_mux21(altvital)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_mux21(altvital)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cycloneii.cycloneii_dffe(behave)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_dffe(behave)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cycloneii.cycloneii_asynch_io(behave)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_asynch_io(behave)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cycloneii.cycloneii_ena_reg(behave)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_ena_reg(behave)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cycloneii.cycloneii_ram_block(block_arch)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_ram_block(block_arch)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cycloneii.cycloneii_ram_register(reg_arch)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_ram_register(reg_arch)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cycloneii.cycloneii_ram_pulse_generator(pgen_arch)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_ram_pulse_generator(pgen_arch)" 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning: ModelSim-Altera Warning: # ** Warning: Design size of 1 instances exceeds ModelSim ALTERA recommended capacity." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Design size of 1 instances exceeds ModelSim ALTERA recommended capacity." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # This may because you are loading cell libraries which are not recommended with" {  } {  } 0 0 "ModelSim-Altera Info: # This may because you are loading cell libraries which are not recommended with" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # the ModelSim Altera version. Expect performance to be adversely affected." {  } {  } 0 0 "ModelSim-Altera Info: # the ModelSim Altera version. Expect performance to be adversely affected." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # WARNING: No extended dataflow license exists" {  } {  } 0 0 "ModelSim-Altera Info: # WARNING: No extended dataflow license exists" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # view wave" {  } {  } 0 0 "ModelSim-Altera Info: # view wave" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # .main_pane.wave.interior.cs.body.pw.wf" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.wave.interior.cs.body.pw.wf" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave Clock" {  } {  } 0 0 "ModelSim-Altera Info: # add wave Clock" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave Reset" {  } {  } 0 0 "ModelSim-Altera Info: # add wave Reset" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave Stage_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave Stage_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave ReturnAddress_Output " {  } {  } 0 0 "ModelSim-Altera Info: # add wave ReturnAddress_Output " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave InstructionAddress_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave InstructionAddress_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave Address_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave Address_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave MemInstruction_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave MemInstruction_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave InR_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave InR_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave opCode_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave opCode_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #add wave Cond_Output" {  } {  } 0 0 "ModelSim-Altera Info: #add wave Cond_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave S_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave S_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave opx_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave opx_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave rf_write_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave rf_write_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave c_select_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave c_select_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave RegD_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave RegD_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave RegT_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave RegT_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave RegS_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave RegS_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave alu_op_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave alu_op_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave ALU_out_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave ALU_out_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave a_inv_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave a_inv_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave b_inv_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave b_inv_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave N_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave N_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave C_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave C_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave V_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave V_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave Z_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave Z_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave b_select_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave b_select_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave DataB_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave DataB_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave immediateB_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave immediateB_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave muxBout_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave muxBout_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave y_select_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave y_select_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave muxYout_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave muxYout_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave DataD_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave DataD_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave DataS_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave DataS_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave DataT_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave DataT_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave DataA_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave DataA_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave DataM_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave DataM_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave DataZ_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave DataZ_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave enablePS_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave enablePS_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave Nout_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave Nout_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave Cout_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave Cout_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave Vout_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave Vout_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave Zout_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave Zout_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave pc_select_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave pc_select_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave pc_enable_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave pc_enable_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave mem_read_Output " {  } {  } 0 0 "ModelSim-Altera Info: # add wave mem_read_Output " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave mem_write_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave mem_write_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave memOut_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave memOut_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave extend_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave extend_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave ma_select_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave ma_select_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave inc_select_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave inc_select_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave ir_enable_Output" {  } {  } 0 0 "ModelSim-Altera Info: # add wave ir_enable_Output" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # force reset 0 0" {  } {  } 0 0 "ModelSim-Altera Info: # force reset 0 0" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # force clock 0 0, 1 1000  -repeat 2000" {  } {  } 0 0 "ModelSim-Altera Info: # force clock 0 0, 1 1000  -repeat 2000" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # run 200000" {  } {  } 0 0 "ModelSim-Altera Info: # run 200000" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #  " {  } {  } 0 0 "ModelSim-Altera Info: #  " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Zed/Desktop/CSCE230/230project/Processor_nativelink_simulation.rpt" {  } { { "C:/Users/Zed/Desktop/CSCE230/230project/Processor_nativelink_simulation.rpt" "0" { Text "C:/Users/Zed/Desktop/CSCE230/230project/Processor_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Zed/Desktop/CSCE230/230project/Processor_nativelink_simulation.rpt" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 3 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 3 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
