Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Nov  4 16:30:19 2020
| Host         : ukallakuri-Lenovo-YOGA-910-13IKB running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_control_sets -verbose -file manchester_tx_top_control_sets_placed.rpt
| Design       : manchester_tx_top
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      4 |            2 |
|      8 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            2 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              13 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                  | tx_m/sample_cnt  |                1 |              1 |
|  clk_IBUF_BUFG | tx_m/FSM_sequential_state_reg[1] | rst_IBUF         |                1 |              1 |
|  clk_IBUF_BUFG |                                  | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG | tx_m/E[0]                        | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG | tx_in[7]_i_1_n_0                 | rst_IBUF         |                2 |              8 |
|  clk_IBUF_BUFG | tx_m/bit_cnt_reg[2]_0[0]         |                  |                2 |              8 |
|  clk_IBUF_BUFG |                                  |                  |                3 |             20 |
+----------------+----------------------------------+------------------+------------------+----------------+


