FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"ECL_TO_TTL_OUT";
2"TTL_TO_ECL_IN";
3"LVDS_TO_ECL_IN_P";
4"LVDS_TO_ECL_IN_N";
5"NIM_TO_ECL_IN";
6"ECL_TO_TTL_IN";
7"ECL_TO_NIM_IN";
8"ECL_TO_NIM_OUT";
9"ECL_TO_LVDS_OUT_N";
10"ECL_TO_LVDS_OUT_P";
11"NIM_TO_ECL_OUT";
12"LVDS_TO_ECL_OUT";
13"TTL_TO_ECL_OUT";
14"ECL_TO_LVDS_IN";
%"TRANSLATION_PORTS"
"1","(-175,1525)","0","tubii_tk2_lib","I21";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"ECL_TO_LVDS_IN"
VHDL_MODE"OUT"14;
"TTL_TO_ECL_OUT"
VHDL_MODE"IN"13;
"LVDS_TO_ECL_OUT"
VHDL_MODE"IN"12;
"NIM_TO_ECL_OUT"
VHDL_MODE"IN"11;
"ECL_TO_LVDS_OUT_P"
VHDL_MODE"IN"10;
"ECL_TO_LVDS_OUT_N \B"
VHDL_MODE"IN"9;
"ECL_TO_NIM_OUT"
VHDL_MODE"IN"8;
"ECL_TO_NIM_IN"
VHDL_MODE"OUT"7;
"ECL_TO_TTL_IN"
VHDL_MODE"OUT"6;
"NIM_TO_ECL_IN"
VHDL_MODE"OUT"5;
"LVDS_TO_ECL_IN_N \B"
VHDL_MODE"OUT"4;
"LVDS_TO_ECL_IN_P"
VHDL_MODE"OUT"3;
"TTL_TO_ECL_IN"
VHDL_MODE"OUT"2;
"ECL_TO_TTL_OUT"
VHDL_MODE"IN"1;
%"INPORT"
"1","(-1400,1850)","0","standard","I22";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"13;
%"INPORT"
"1","(-1400,1800)","0","standard","I23";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"12;
%"INPORT"
"1","(-1400,1725)","0","standard","I24";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"11;
%"INPORT"
"1","(-1400,1625)","0","standard","I25";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"10;
%"INPORT"
"1","(-1400,1525)","0","standard","I26";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"9;
%"INPORT"
"1","(-1400,1450)","0","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"8;
%"OUTPORT"
"1","(1175,1825)","0","standard","I28";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"2;
%"OUTPORT"
"1","(1175,1750)","0","standard","I29";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"3;
%"OUTPORT"
"1","(1200,1575)","0","standard","I30";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"5;
%"OUTPORT"
"1","(1200,1650)","0","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"4;
%"OUTPORT"
"1","(1150,1450)","0","standard","I32";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"6;
%"OUTPORT"
"1","(1150,1325)","0","standard","I33";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"7;
%"OUTPORT"
"1","(1150,1225)","0","standard","I34";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"14;
%"INPORT"
"1","(-1400,1325)","0","standard","I35";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"1;
END.
