// Seed: 2490160876
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    output logic id_3,
    output reg id_4,
    input id_5,
    input id_6,
    output logic id_7,
    output id_8,
    input logic id_9,
    input logic id_10,
    input logic id_11,
    input logic id_12,
    input logic id_13,
    output id_14,
    output id_15
);
  initial begin
    id_4 <= id_0;
  end
endmodule
`default_nettype wire
