{
  "module_name": "mxl692_defs.h",
  "hash_id": "014337f4678fa29bf5a50f3e65b92461d47043ec695db406ff66766adf7bc105",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/dvb-frontends/mxl692_defs.h",
  "human_readable_source": " \n \n\n \n#define MXL_EAGLE_HOST_MSG_HEADER_SIZE  8\n#define MXL_EAGLE_FW_MAX_SIZE_IN_KB     76\n#define MXL_EAGLE_QAM_FFE_TAPS_LENGTH   16\n#define MXL_EAGLE_QAM_SPUR_TAPS_LENGTH  32\n#define MXL_EAGLE_QAM_DFE_TAPS_LENGTH   72\n#define MXL_EAGLE_ATSC_FFE_TAPS_LENGTH  4096\n#define MXL_EAGLE_ATSC_DFE_TAPS_LENGTH  384\n#define MXL_EAGLE_VERSION_SIZE          5      \n#define MXL_EAGLE_FW_LOAD_TIME          50\n\n#define MXL_EAGLE_FW_MAX_SIZE_IN_KB       76\n#define MXL_EAGLE_FW_HEADER_SIZE          16\n#define MXL_EAGLE_FW_SEGMENT_HEADER_SIZE  8\n#define MXL_EAGLE_MAX_I2C_PACKET_SIZE     58\n#define MXL_EAGLE_I2C_MHEADER_SIZE        6\n#define MXL_EAGLE_I2C_PHEADER_SIZE        2\n\n \nenum MXL_EAGLE_DEVICE_E {\n\tMXL_EAGLE_DEVICE_691 = 1,     \n\tMXL_EAGLE_DEVICE_248 = 2,     \n\tMXL_EAGLE_DEVICE_692 = 3,     \n\tMXL_EAGLE_DEVICE_MAX,         \n};\n\n#define VER_A   1\n#define VER_B   1\n#define VER_C   1\n#define VER_D   3\n#define VER_E   6\n\n \nenum MXL_EAGLE_OPCODE_E {\n\t \n\tMXL_EAGLE_OPCODE_DEVICE_DEMODULATOR_TYPE_SET,\n\tMXL_EAGLE_OPCODE_DEVICE_MPEG_OUT_PARAMS_SET,\n\tMXL_EAGLE_OPCODE_DEVICE_POWERMODE_SET,\n\tMXL_EAGLE_OPCODE_DEVICE_GPIO_DIRECTION_SET,\n\tMXL_EAGLE_OPCODE_DEVICE_GPO_LEVEL_SET,\n\tMXL_EAGLE_OPCODE_DEVICE_INTR_MASK_SET,\n\tMXL_EAGLE_OPCODE_DEVICE_IO_MUX_SET,\n\tMXL_EAGLE_OPCODE_DEVICE_VERSION_GET,\n\tMXL_EAGLE_OPCODE_DEVICE_STATUS_GET,\n\tMXL_EAGLE_OPCODE_DEVICE_GPI_LEVEL_GET,\n\n\t \n\tMXL_EAGLE_OPCODE_TUNER_CHANNEL_TUNE_SET,\n\tMXL_EAGLE_OPCODE_TUNER_LOCK_STATUS_GET,\n\tMXL_EAGLE_OPCODE_TUNER_AGC_STATUS_GET,\n\n\t \n\tMXL_EAGLE_OPCODE_ATSC_INIT_SET,\n\tMXL_EAGLE_OPCODE_ATSC_ACQUIRE_CARRIER_SET,\n\tMXL_EAGLE_OPCODE_ATSC_STATUS_GET,\n\tMXL_EAGLE_OPCODE_ATSC_ERROR_COUNTERS_GET,\n\tMXL_EAGLE_OPCODE_ATSC_EQUALIZER_FILTER_DFE_TAPS_GET,\n\tMXL_EAGLE_OPCODE_ATSC_EQUALIZER_FILTER_FFE_TAPS_GET,\n\n\t \n\tMXL_EAGLE_OPCODE_QAM_PARAMS_SET,\n\tMXL_EAGLE_OPCODE_QAM_RESTART_SET,\n\tMXL_EAGLE_OPCODE_QAM_STATUS_GET,\n\tMXL_EAGLE_OPCODE_QAM_ERROR_COUNTERS_GET,\n\tMXL_EAGLE_OPCODE_QAM_CONSTELLATION_VALUE_GET,\n\tMXL_EAGLE_OPCODE_QAM_EQUALIZER_FILTER_FFE_GET,\n\tMXL_EAGLE_OPCODE_QAM_EQUALIZER_FILTER_SPUR_START_GET,\n\tMXL_EAGLE_OPCODE_QAM_EQUALIZER_FILTER_SPUR_END_GET,\n\tMXL_EAGLE_OPCODE_QAM_EQUALIZER_FILTER_DFE_TAPS_NUMBER_GET,\n\tMXL_EAGLE_OPCODE_QAM_EQUALIZER_FILTER_DFE_START_GET,\n\tMXL_EAGLE_OPCODE_QAM_EQUALIZER_FILTER_DFE_MIDDLE_GET,\n\tMXL_EAGLE_OPCODE_QAM_EQUALIZER_FILTER_DFE_END_GET,\n\n\t \n\tMXL_EAGLE_OPCODE_OOB_PARAMS_SET,\n\tMXL_EAGLE_OPCODE_OOB_RESTART_SET,\n\tMXL_EAGLE_OPCODE_OOB_ERROR_COUNTERS_GET,\n\tMXL_EAGLE_OPCODE_OOB_STATUS_GET,\n\n\t \n\tMXL_EAGLE_OPCODE_SMA_INIT_SET,\n\tMXL_EAGLE_OPCODE_SMA_PARAMS_SET,\n\tMXL_EAGLE_OPCODE_SMA_TRANSMIT_SET,\n\tMXL_EAGLE_OPCODE_SMA_RECEIVE_GET,\n\n\t \n\tMXL_EAGLE_OPCODE_INTERNAL,\n\n\tMXL_EAGLE_OPCODE_MAX = 70,\n};\n\n \nstatic const char * const MXL_EAGLE_OPCODE_STRING[] = {\n\t \n\t\"DEVICE_DEMODULATOR_TYPE_SET\",\n\t\"DEVICE_MPEG_OUT_PARAMS_SET\",\n\t\"DEVICE_POWERMODE_SET\",\n\t\"DEVICE_GPIO_DIRECTION_SET\",\n\t\"DEVICE_GPO_LEVEL_SET\",\n\t\"DEVICE_INTR_MASK_SET\",\n\t\"DEVICE_IO_MUX_SET\",\n\t\"DEVICE_VERSION_GET\",\n\t\"DEVICE_STATUS_GET\",\n\t\"DEVICE_GPI_LEVEL_GET\",\n\n\t \n\t\"TUNER_CHANNEL_TUNE_SET\",\n\t\"TUNER_LOCK_STATUS_GET\",\n\t\"TUNER_AGC_STATUS_GET\",\n\n\t \n\t\"ATSC_INIT_SET\",\n\t\"ATSC_ACQUIRE_CARRIER_SET\",\n\t\"ATSC_STATUS_GET\",\n\t\"ATSC_ERROR_COUNTERS_GET\",\n\t\"ATSC_EQUALIZER_FILTER_DFE_TAPS_GET\",\n\t\"ATSC_EQUALIZER_FILTER_FFE_TAPS_GET\",\n\n\t \n\t\"QAM_PARAMS_SET\",\n\t\"QAM_RESTART_SET\",\n\t\"QAM_STATUS_GET\",\n\t\"QAM_ERROR_COUNTERS_GET\",\n\t\"QAM_CONSTELLATION_VALUE_GET\",\n\t\"QAM_EQUALIZER_FILTER_FFE_GET\",\n\t\"QAM_EQUALIZER_FILTER_SPUR_START_GET\",\n\t\"QAM_EQUALIZER_FILTER_SPUR_END_GET\",\n\t\"QAM_EQUALIZER_FILTER_DFE_TAPS_NUMBER_GET\",\n\t\"QAM_EQUALIZER_FILTER_DFE_START_GET\",\n\t\"QAM_EQUALIZER_FILTER_DFE_MIDDLE_GET\",\n\t\"QAM_EQUALIZER_FILTER_DFE_END_GET\",\n\n\t \n\t\"OOB_PARAMS_SET\",\n\t\"OOB_RESTART_SET\",\n\t\"OOB_ERROR_COUNTERS_GET\",\n\t\"OOB_STATUS_GET\",\n\n\t \n\t\"SMA_INIT_SET\",\n\t\"SMA_PARAMS_SET\",\n\t\"SMA_TRANSMIT_SET\",\n\t\"SMA_RECEIVE_GET\",\n\n\t \n\t\"INTERNAL\",\n};\n\n \nenum MXL_EAGLE_CB_TYPE_E {\n\tMXL_EAGLE_CB_FW_DOWNLOAD = 0,\n};\n\n \nenum MXL_EAGLE_POWER_SUPPLY_SOURCE_E {\n\tMXL_EAGLE_POWER_SUPPLY_SOURCE_SINGLE,    \n\tMXL_EAGLE_POWER_SUPPLY_SOURCE_DUAL,      \n};\n\n \nenum MXL_EAGLE_IO_MUX_DRIVE_MODE_E {\n\tMXL_EAGLE_IO_MUX_DRIVE_MODE_1X,\n\tMXL_EAGLE_IO_MUX_DRIVE_MODE_2X,\n\tMXL_EAGLE_IO_MUX_DRIVE_MODE_3X,\n\tMXL_EAGLE_IO_MUX_DRIVE_MODE_4X,\n\tMXL_EAGLE_IO_MUX_DRIVE_MODE_5X,\n\tMXL_EAGLE_IO_MUX_DRIVE_MODE_6X,\n\tMXL_EAGLE_IO_MUX_DRIVE_MODE_7X,\n\tMXL_EAGLE_IO_MUX_DRIVE_MODE_8X,\n};\n\n \nenum MXL_EAGLE_DEMOD_TYPE_E {\n\tMXL_EAGLE_DEMOD_TYPE_QAM,     \n\tMXL_EAGLE_DEMOD_TYPE_OOB,     \n\tMXL_EAGLE_DEMOD_TYPE_ATSC     \n};\n\n \nenum MXL_EAGLE_POWER_MODE_E {\n\tMXL_EAGLE_POWER_MODE_SLEEP,\n\tMXL_EAGLE_POWER_MODE_ACTIVE\n};\n\n \nenum MXL_EAGLE_GPIO_NUMBER_E {\n\tMXL_EAGLE_GPIO_NUMBER_0,\n\tMXL_EAGLE_GPIO_NUMBER_1,\n\tMXL_EAGLE_GPIO_NUMBER_2,\n\tMXL_EAGLE_GPIO_NUMBER_3,\n\tMXL_EAGLE_GPIO_NUMBER_4,\n\tMXL_EAGLE_GPIO_NUMBER_5,\n\tMXL_EAGLE_GPIO_NUMBER_6\n};\n\n \nenum MXL_EAGLE_GPIO_DIRECTION_E {\n\tMXL_EAGLE_GPIO_DIRECTION_INPUT,\n\tMXL_EAGLE_GPIO_DIRECTION_OUTPUT\n};\n\n \nenum MXL_EAGLE_GPIO_LEVEL_E {\n\tMXL_EAGLE_GPIO_LEVEL_LOW,\n\tMXL_EAGLE_GPIO_LEVEL_HIGH,\n};\n\n \nenum MXL_EAGLE_IOMUX_FUNCTION_E {\n\tMXL_EAGLE_IOMUX_FUNC_FEC_LOCK,\n\tMXL_EAGLE_IOMUX_FUNC_MERR,\n};\n\n \nenum MXL_EAGLE_MPEG_DATA_FORMAT_E {\n\tMXL_EAGLE_DATA_SERIAL_LSB_1ST = 0,\n\tMXL_EAGLE_DATA_SERIAL_MSB_1ST,\n\n\tMXL_EAGLE_DATA_SYNC_WIDTH_BIT = 0,\n\tMXL_EAGLE_DATA_SYNC_WIDTH_BYTE\n};\n\n \nenum MXL_EAGLE_MPEG_CLOCK_FORMAT_E {\n\tMXL_EAGLE_CLOCK_ACTIVE_HIGH = 0,\n\tMXL_EAGLE_CLOCK_ACTIVE_LOW,\n\n\tMXL_EAGLE_CLOCK_POSITIVE  = 0,\n\tMXL_EAGLE_CLOCK_NEGATIVE,\n\n\tMXL_EAGLE_CLOCK_IN_PHASE = 0,\n\tMXL_EAGLE_CLOCK_INVERTED,\n};\n\n \nenum MXL_EAGLE_MPEG_CLOCK_RATE_E {\n\tMXL_EAGLE_MPEG_CLOCK_54MHZ,\n\tMXL_EAGLE_MPEG_CLOCK_40_5MHZ,\n\tMXL_EAGLE_MPEG_CLOCK_27MHZ,\n\tMXL_EAGLE_MPEG_CLOCK_13_5MHZ,\n};\n\n \nenum MXL_EAGLE_INTR_MASK_BITS_E {\n\tMXL_EAGLE_INTR_MASK_DEMOD = 0,\n\tMXL_EAGLE_INTR_MASK_SMA_RX = 1,\n\tMXL_EAGLE_INTR_MASK_WDOG = 31\n};\n\n \nenum MXL_EAGLE_QAM_DEMOD_ANNEX_TYPE_E {\n\tMXL_EAGLE_QAM_DEMOD_ANNEX_B,     \n\tMXL_EAGLE_QAM_DEMOD_ANNEX_A,     \n};\n\n \nenum MXL_EAGLE_QAM_DEMOD_QAM_TYPE_E {\n\tMXL_EAGLE_QAM_DEMOD_QAM16,\n\tMXL_EAGLE_QAM_DEMOD_QAM64,\n\tMXL_EAGLE_QAM_DEMOD_QAM256,\n\tMXL_EAGLE_QAM_DEMOD_QAM1024,\n\tMXL_EAGLE_QAM_DEMOD_QAM32,\n\tMXL_EAGLE_QAM_DEMOD_QAM128,\n\tMXL_EAGLE_QAM_DEMOD_QPSK,\n\tMXL_EAGLE_QAM_DEMOD_AUTO,\n};\n\n \nenum MXL_EAGLE_IQ_FLIP_E {\n\tMXL_EAGLE_DEMOD_IQ_NORMAL,\n\tMXL_EAGLE_DEMOD_IQ_FLIPPED,\n\tMXL_EAGLE_DEMOD_IQ_AUTO,\n};\n\n \nenum MXL_EAGLE_OOB_DEMOD_SYMB_RATE_E {\n\tMXL_EAGLE_OOB_DEMOD_SYMB_RATE_0_772MHZ,   \n\tMXL_EAGLE_OOB_DEMOD_SYMB_RATE_1_024MHZ,   \n\tMXL_EAGLE_OOB_DEMOD_SYMB_RATE_1_544MHZ,   \n};\n\n \nenum MXL_EAGLE_TUNER_CHANNEL_TUNE_MODE_E {\n\tMXL_EAGLE_TUNER_CHANNEL_TUNE_MODE_VIEW,     \n\tMXL_EAGLE_TUNER_CHANNEL_TUNE_MODE_SCAN,     \n};\n\n \nenum MXL_EAGLE_TUNER_BW_E {\n\tMXL_EAGLE_TUNER_BW_6MHZ,\n\tMXL_EAGLE_TUNER_BW_7MHZ,\n\tMXL_EAGLE_TUNER_BW_8MHZ,\n};\n\n \nenum MXL_EAGLE_JUNCTION_TEMPERATURE_E {\n\tMXL_EAGLE_JUNCTION_TEMPERATURE_BELOW_0_CELSIUS          = 0,\n\tMXL_EAGLE_JUNCTION_TEMPERATURE_BETWEEN_0_TO_14_CELSIUS  = 1,\n\tMXL_EAGLE_JUNCTION_TEMPERATURE_BETWEEN_14_TO_28_CELSIUS = 3,\n\tMXL_EAGLE_JUNCTION_TEMPERATURE_BETWEEN_28_TO_42_CELSIUS = 2,\n\tMXL_EAGLE_JUNCTION_TEMPERATURE_BETWEEN_42_TO_57_CELSIUS = 6,\n\tMXL_EAGLE_JUNCTION_TEMPERATURE_BETWEEN_57_TO_71_CELSIUS = 7,\n\tMXL_EAGLE_JUNCTION_TEMPERATURE_BETWEEN_71_TO_85_CELSIUS = 5,\n\tMXL_EAGLE_JUNCTION_TEMPERATURE_ABOVE_85_CELSIUS         = 4,\n};\n\n \nstruct MXL_EAGLE_FW_DOWNLOAD_CB_PAYLOAD_T {\n\tu32  total_len;\n\tu32  downloaded_len;\n};\n\n \nstruct __packed MXL_EAGLE_HOST_MSG_HEADER_T {\n\tu8   opcode;\n\tu8   seqnum;\n\tu8   payload_size;\n\tu8   status;\n\tu32  checksum;\n};\n\n \nstruct __packed MXL_EAGLE_DEV_VER_T {\n\tu8   chip_id;\n\tu8   firmware_ver[MXL_EAGLE_VERSION_SIZE];\n\tu8   mxlware_ver[MXL_EAGLE_VERSION_SIZE];\n};\n\n \nstruct __packed MXL_EAGLE_DEV_XTAL_T {\n\tu8   xtal_cap;            \n\tu8   clk_out_enable;\n\tu8   clk_out_div_enable;    \n\tu8   xtal_sharing_enable;  \n\tu8   xtal_calibration_enable;   \n};\n\n \nstruct __packed MXL_EAGLE_DEV_GPIO_DIRECTION_T {\n\tu8   gpio_number;\n\tu8   gpio_direction;\n};\n\n \nstruct __packed MXL_EAGLE_DEV_GPO_LEVEL_T {\n\tu8   gpio_number;\n\tu8   gpo_level;\n};\n\n \nstruct MXL_EAGLE_DEV_STATUS_T {\n\tu8   temperature;\n\tu8   demod_type;\n\tu8   power_mode;\n\tu8   cpu_utilization_percent;\n};\n\n \nstruct __packed MXL_EAGLE_DEV_INTR_CFG_T {\n\tu32  intr_mask;\n\tu8   edge_trigger;\n\tu8   positive_trigger;\n\tu8   global_enable_interrupt;\n};\n\n \n \nstruct MXL_EAGLE_MPEG_PAD_DRIVE_T {\n\tu8   pad_drv_mpeg_syn;\n\tu8   pad_drv_mpeg_dat;\n\tu8   pad_drv_mpeg_val;\n\tu8   pad_drv_mpeg_clk;\n};\n\n \nstruct MXL_EAGLE_MPEGOUT_PARAMS_T {\n\tu8   mpeg_parallel;\n\tu8   msb_first;\n\tu8   mpeg_sync_pulse_width;     \n\tu8   mpeg_valid_pol;\n\tu8   mpeg_sync_pol;\n\tu8   mpeg_clk_pol;\n\tu8   mpeg3wire_mode_enable;\n\tu8   mpeg_clk_freq;\n\tstruct MXL_EAGLE_MPEG_PAD_DRIVE_T mpeg_pad_drv;\n};\n\n \nstruct __packed MXL_EAGLE_QAM_DEMOD_PARAMS_T {\n\tu8   annex_type;\n\tu8   qam_type;\n\tu8   iq_flip;\n\tu8   search_range_idx;\n\tu8   spur_canceller_enable;\n\tu32  symbol_rate_hz;\n\tu32  symbol_rate_256qam_hz;\n};\n\n \nstruct MXL_EAGLE_QAM_DEMOD_STATUS_T {\n\tu8   annex_type;\n\tu8   qam_type;\n\tu8   iq_flip;\n\tu8   interleaver_depth_i;\n\tu8   interleaver_depth_j;\n\tu8   qam_locked;\n\tu8   fec_locked;\n\tu8   mpeg_locked;\n\tu16  snr_db_tenths;\n\ts16  timing_offset;\n\ts32  carrier_offset_hz;\n};\n\n \nstruct MXL_EAGLE_QAM_DEMOD_ERROR_COUNTERS_T {\n\tu32  corrected_code_words;\n\tu32  uncorrected_code_words;\n\tu32  total_code_words_received;\n\tu32  corrected_bits;\n\tu32  error_mpeg_frames;\n\tu32  mpeg_frames_received;\n\tu32  erasures;\n};\n\n \nstruct MXL_EAGLE_QAM_DEMOD_CONSTELLATION_VAL_T {\n\ts16  i_value[12];\n\ts16  q_value[12];\n};\n\n \nstruct MXL_EAGLE_QAM_DEMOD_EQU_FILTER_T {\n\ts16  ffe_taps[MXL_EAGLE_QAM_FFE_TAPS_LENGTH];\n\ts16  spur_taps[MXL_EAGLE_QAM_SPUR_TAPS_LENGTH];\n\ts16  dfe_taps[MXL_EAGLE_QAM_DFE_TAPS_LENGTH];\n\tu8   ffe_leading_tap_index;\n\tu8   dfe_taps_number;\n};\n\n \nstruct __packed MXL_EAGLE_OOB_DEMOD_PARAMS_T {\n\tu8   symbol_rate;\n\tu8   iq_flip;\n\tu8   clk_pol;\n};\n\n \nstruct MXL_EAGLE_OOB_DEMOD_ERROR_COUNTERS_T {\n\tu32  corrected_packets;\n\tu32  uncorrected_packets;\n\tu32  total_packets_received;\n};\n\n \nstruct __packed MXL_EAGLE_OOB_DEMOD_STATUS_T {\n\tu16  snr_db_tenths;\n\ts16  timing_offset;\n\ts32  carrier_offsetHz;\n\tu8   qam_locked;\n\tu8   fec_locked;\n\tu8   mpeg_locked;\n\tu8   retune_required;\n\tu8   iq_flip;\n};\n\n \nstruct __packed MXL_EAGLE_ATSC_DEMOD_STATUS_T {\n\ts16  snr_db_tenths;\n\ts16  timing_offset;\n\ts32  carrier_offset_hz;\n\tu8   frame_lock;\n\tu8   atsc_lock;\n\tu8   fec_lock;\n};\n\n \nstruct MXL_EAGLE_ATSC_DEMOD_ERROR_COUNTERS_T {\n\tu32  error_packets;\n\tu32  total_packets;\n\tu32  error_bytes;\n};\n\n \nstruct __packed MXL_EAGLE_ATSC_DEMOD_EQU_FILTER_T {\n\ts16  ffe_taps[MXL_EAGLE_ATSC_FFE_TAPS_LENGTH];\n\ts8   dfe_taps[MXL_EAGLE_ATSC_DFE_TAPS_LENGTH];\n};\n\n \nstruct __packed MXL_EAGLE_TUNER_AGC_STATUS_T {\n\tu8   locked;\n\tu16  raw_agc_gain;     \n\ts16  rx_power_db_hundredths;\n};\n\n \nstruct __packed MXL_EAGLE_TUNER_CHANNEL_PARAMS_T {\n\tu32  freq_hz;\n\tu8   tune_mode;\n\tu8   bandwidth;\n};\n\n \nstruct __packed MXL_EAGLE_TUNER_LOCK_STATUS_T {\n\tu8   rf_pll_locked;\n\tu8   ref_pll_locked;\n};\n\n \nstruct __packed MXL_EAGLE_SMA_PARAMS_T {\n\tu8   full_duplex_enable;\n\tu8   rx_disable;\n\tu8   idle_logic_high;\n};\n\n \nstruct __packed MXL_EAGLE_SMA_MESSAGE_T {\n\tu32  payload_bits;\n\tu8   total_num_bits;\n};\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}