
followingCar.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c5e4  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000628  0800c798  0800c798  0001c798  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cdc0  0800cdc0  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800cdc0  0800cdc0  0001cdc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cdc8  0800cdc8  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cdc8  0800cdc8  0001cdc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cdcc  0800cdcc  0001cdcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800cdd0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          000002fc  200001e0  200001e0  000201e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200004dc  200004dc  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001671f  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000362b  00000000  00000000  0003692f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001380  00000000  00000000  00039f60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001200  00000000  00000000  0003b2e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027be3  00000000  00000000  0003c4e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019faa  00000000  00000000  000640c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e6080  00000000  00000000  0007e06d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001640ed  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000684c  00000000  00000000  00164140  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c77c 	.word	0x0800c77c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	0800c77c 	.word	0x0800c77c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9aa 	b.w	8001014 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468e      	mov	lr, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d14d      	bne.n	8000dee <__udivmoddi4+0xaa>
 8000d52:	428a      	cmp	r2, r1
 8000d54:	4694      	mov	ip, r2
 8000d56:	d969      	bls.n	8000e2c <__udivmoddi4+0xe8>
 8000d58:	fab2 f282 	clz	r2, r2
 8000d5c:	b152      	cbz	r2, 8000d74 <__udivmoddi4+0x30>
 8000d5e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d62:	f1c2 0120 	rsb	r1, r2, #32
 8000d66:	fa20 f101 	lsr.w	r1, r0, r1
 8000d6a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d6e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d72:	4094      	lsls	r4, r2
 8000d74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d78:	0c21      	lsrs	r1, r4, #16
 8000d7a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d7e:	fa1f f78c 	uxth.w	r7, ip
 8000d82:	fb08 e316 	mls	r3, r8, r6, lr
 8000d86:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d8a:	fb06 f107 	mul.w	r1, r6, r7
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x64>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d9a:	f080 811f 	bcs.w	8000fdc <__udivmoddi4+0x298>
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	f240 811c 	bls.w	8000fdc <__udivmoddi4+0x298>
 8000da4:	3e02      	subs	r6, #2
 8000da6:	4463      	add	r3, ip
 8000da8:	1a5b      	subs	r3, r3, r1
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3310 	mls	r3, r8, r0, r3
 8000db4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db8:	fb00 f707 	mul.w	r7, r0, r7
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x92>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc8:	f080 810a 	bcs.w	8000fe0 <__udivmoddi4+0x29c>
 8000dcc:	42a7      	cmp	r7, r4
 8000dce:	f240 8107 	bls.w	8000fe0 <__udivmoddi4+0x29c>
 8000dd2:	4464      	add	r4, ip
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dda:	1be4      	subs	r4, r4, r7
 8000ddc:	2600      	movs	r6, #0
 8000dde:	b11d      	cbz	r5, 8000de8 <__udivmoddi4+0xa4>
 8000de0:	40d4      	lsrs	r4, r2
 8000de2:	2300      	movs	r3, #0
 8000de4:	e9c5 4300 	strd	r4, r3, [r5]
 8000de8:	4631      	mov	r1, r6
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d909      	bls.n	8000e06 <__udivmoddi4+0xc2>
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	f000 80ef 	beq.w	8000fd6 <__udivmoddi4+0x292>
 8000df8:	2600      	movs	r6, #0
 8000dfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfe:	4630      	mov	r0, r6
 8000e00:	4631      	mov	r1, r6
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	fab3 f683 	clz	r6, r3
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	d14a      	bne.n	8000ea4 <__udivmoddi4+0x160>
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d302      	bcc.n	8000e18 <__udivmoddi4+0xd4>
 8000e12:	4282      	cmp	r2, r0
 8000e14:	f200 80f9 	bhi.w	800100a <__udivmoddi4+0x2c6>
 8000e18:	1a84      	subs	r4, r0, r2
 8000e1a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e1e:	2001      	movs	r0, #1
 8000e20:	469e      	mov	lr, r3
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	d0e0      	beq.n	8000de8 <__udivmoddi4+0xa4>
 8000e26:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e2a:	e7dd      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000e2c:	b902      	cbnz	r2, 8000e30 <__udivmoddi4+0xec>
 8000e2e:	deff      	udf	#255	; 0xff
 8000e30:	fab2 f282 	clz	r2, r2
 8000e34:	2a00      	cmp	r2, #0
 8000e36:	f040 8092 	bne.w	8000f5e <__udivmoddi4+0x21a>
 8000e3a:	eba1 010c 	sub.w	r1, r1, ip
 8000e3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e42:	fa1f fe8c 	uxth.w	lr, ip
 8000e46:	2601      	movs	r6, #1
 8000e48:	0c20      	lsrs	r0, r4, #16
 8000e4a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e4e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e56:	fb0e f003 	mul.w	r0, lr, r3
 8000e5a:	4288      	cmp	r0, r1
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x12c>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x12a>
 8000e68:	4288      	cmp	r0, r1
 8000e6a:	f200 80cb 	bhi.w	8001004 <__udivmoddi4+0x2c0>
 8000e6e:	4643      	mov	r3, r8
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e78:	fb07 1110 	mls	r1, r7, r0, r1
 8000e7c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e80:	fb0e fe00 	mul.w	lr, lr, r0
 8000e84:	45a6      	cmp	lr, r4
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x156>
 8000e88:	eb1c 0404 	adds.w	r4, ip, r4
 8000e8c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e90:	d202      	bcs.n	8000e98 <__udivmoddi4+0x154>
 8000e92:	45a6      	cmp	lr, r4
 8000e94:	f200 80bb 	bhi.w	800100e <__udivmoddi4+0x2ca>
 8000e98:	4608      	mov	r0, r1
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ea2:	e79c      	b.n	8000dde <__udivmoddi4+0x9a>
 8000ea4:	f1c6 0720 	rsb	r7, r6, #32
 8000ea8:	40b3      	lsls	r3, r6
 8000eaa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eae:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eb2:	fa20 f407 	lsr.w	r4, r0, r7
 8000eb6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eba:	431c      	orrs	r4, r3
 8000ebc:	40f9      	lsrs	r1, r7
 8000ebe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ec2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eca:	0c20      	lsrs	r0, r4, #16
 8000ecc:	fa1f fe8c 	uxth.w	lr, ip
 8000ed0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ed4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ed8:	fb08 f00e 	mul.w	r0, r8, lr
 8000edc:	4288      	cmp	r0, r1
 8000ede:	fa02 f206 	lsl.w	r2, r2, r6
 8000ee2:	d90b      	bls.n	8000efc <__udivmoddi4+0x1b8>
 8000ee4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000eec:	f080 8088 	bcs.w	8001000 <__udivmoddi4+0x2bc>
 8000ef0:	4288      	cmp	r0, r1
 8000ef2:	f240 8085 	bls.w	8001000 <__udivmoddi4+0x2bc>
 8000ef6:	f1a8 0802 	sub.w	r8, r8, #2
 8000efa:	4461      	add	r1, ip
 8000efc:	1a09      	subs	r1, r1, r0
 8000efe:	b2a4      	uxth	r4, r4
 8000f00:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f04:	fb09 1110 	mls	r1, r9, r0, r1
 8000f08:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f0c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f10:	458e      	cmp	lr, r1
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x1e2>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f1c:	d26c      	bcs.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f1e:	458e      	cmp	lr, r1
 8000f20:	d96a      	bls.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f22:	3802      	subs	r0, #2
 8000f24:	4461      	add	r1, ip
 8000f26:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f2a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f2e:	eba1 010e 	sub.w	r1, r1, lr
 8000f32:	42a1      	cmp	r1, r4
 8000f34:	46c8      	mov	r8, r9
 8000f36:	46a6      	mov	lr, r4
 8000f38:	d356      	bcc.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f3a:	d053      	beq.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f3c:	b15d      	cbz	r5, 8000f56 <__udivmoddi4+0x212>
 8000f3e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f42:	eb61 010e 	sbc.w	r1, r1, lr
 8000f46:	fa01 f707 	lsl.w	r7, r1, r7
 8000f4a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f4e:	40f1      	lsrs	r1, r6
 8000f50:	431f      	orrs	r7, r3
 8000f52:	e9c5 7100 	strd	r7, r1, [r5]
 8000f56:	2600      	movs	r6, #0
 8000f58:	4631      	mov	r1, r6
 8000f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5e:	f1c2 0320 	rsb	r3, r2, #32
 8000f62:	40d8      	lsrs	r0, r3
 8000f64:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f68:	fa21 f303 	lsr.w	r3, r1, r3
 8000f6c:	4091      	lsls	r1, r2
 8000f6e:	4301      	orrs	r1, r0
 8000f70:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f74:	fa1f fe8c 	uxth.w	lr, ip
 8000f78:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f7c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f80:	0c0b      	lsrs	r3, r1, #16
 8000f82:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f86:	fb00 f60e 	mul.w	r6, r0, lr
 8000f8a:	429e      	cmp	r6, r3
 8000f8c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f90:	d908      	bls.n	8000fa4 <__udivmoddi4+0x260>
 8000f92:	eb1c 0303 	adds.w	r3, ip, r3
 8000f96:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f9a:	d22f      	bcs.n	8000ffc <__udivmoddi4+0x2b8>
 8000f9c:	429e      	cmp	r6, r3
 8000f9e:	d92d      	bls.n	8000ffc <__udivmoddi4+0x2b8>
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	4463      	add	r3, ip
 8000fa4:	1b9b      	subs	r3, r3, r6
 8000fa6:	b289      	uxth	r1, r1
 8000fa8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fac:	fb07 3316 	mls	r3, r7, r6, r3
 8000fb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fb8:	428b      	cmp	r3, r1
 8000fba:	d908      	bls.n	8000fce <__udivmoddi4+0x28a>
 8000fbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fc0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fc4:	d216      	bcs.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fc6:	428b      	cmp	r3, r1
 8000fc8:	d914      	bls.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fca:	3e02      	subs	r6, #2
 8000fcc:	4461      	add	r1, ip
 8000fce:	1ac9      	subs	r1, r1, r3
 8000fd0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fd4:	e738      	b.n	8000e48 <__udivmoddi4+0x104>
 8000fd6:	462e      	mov	r6, r5
 8000fd8:	4628      	mov	r0, r5
 8000fda:	e705      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000fdc:	4606      	mov	r6, r0
 8000fde:	e6e3      	b.n	8000da8 <__udivmoddi4+0x64>
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	e6f8      	b.n	8000dd6 <__udivmoddi4+0x92>
 8000fe4:	454b      	cmp	r3, r9
 8000fe6:	d2a9      	bcs.n	8000f3c <__udivmoddi4+0x1f8>
 8000fe8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fec:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ff0:	3801      	subs	r0, #1
 8000ff2:	e7a3      	b.n	8000f3c <__udivmoddi4+0x1f8>
 8000ff4:	4646      	mov	r6, r8
 8000ff6:	e7ea      	b.n	8000fce <__udivmoddi4+0x28a>
 8000ff8:	4620      	mov	r0, r4
 8000ffa:	e794      	b.n	8000f26 <__udivmoddi4+0x1e2>
 8000ffc:	4640      	mov	r0, r8
 8000ffe:	e7d1      	b.n	8000fa4 <__udivmoddi4+0x260>
 8001000:	46d0      	mov	r8, sl
 8001002:	e77b      	b.n	8000efc <__udivmoddi4+0x1b8>
 8001004:	3b02      	subs	r3, #2
 8001006:	4461      	add	r1, ip
 8001008:	e732      	b.n	8000e70 <__udivmoddi4+0x12c>
 800100a:	4630      	mov	r0, r6
 800100c:	e709      	b.n	8000e22 <__udivmoddi4+0xde>
 800100e:	4464      	add	r4, ip
 8001010:	3802      	subs	r0, #2
 8001012:	e742      	b.n	8000e9a <__udivmoddi4+0x156>

08001014 <__aeabi_idiv0>:
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <HMC5883L_readNormalize>:

    return v;
}

Vector HMC5883L_readNormalize(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b088      	sub	sp, #32
 800101c:	af00      	add	r7, sp, #0
    v.XAxis = ((float)HMC5883L_readRegister16(HMC5883L_REG_OUT_X_M) - xOffset) * mgPerDigit;
 800101e:	2003      	movs	r0, #3
 8001020:	f000 f960 	bl	80012e4 <HMC5883L_readRegister16>
 8001024:	4603      	mov	r3, r0
 8001026:	ee07 3a90 	vmov	s15, r3
 800102a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800102e:	4b28      	ldr	r3, [pc, #160]	; (80010d0 <HMC5883L_readNormalize+0xb8>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	ee07 3a90 	vmov	s15, r3
 8001036:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800103a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800103e:	4b25      	ldr	r3, [pc, #148]	; (80010d4 <HMC5883L_readNormalize+0xbc>)
 8001040:	edd3 7a00 	vldr	s15, [r3]
 8001044:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001048:	4b23      	ldr	r3, [pc, #140]	; (80010d8 <HMC5883L_readNormalize+0xc0>)
 800104a:	edc3 7a00 	vstr	s15, [r3]
    v.YAxis = ((float)HMC5883L_readRegister16(HMC5883L_REG_OUT_Y_M) - yOffset) * mgPerDigit;
 800104e:	2007      	movs	r0, #7
 8001050:	f000 f948 	bl	80012e4 <HMC5883L_readRegister16>
 8001054:	4603      	mov	r3, r0
 8001056:	ee07 3a90 	vmov	s15, r3
 800105a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800105e:	4b1f      	ldr	r3, [pc, #124]	; (80010dc <HMC5883L_readNormalize+0xc4>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	ee07 3a90 	vmov	s15, r3
 8001066:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800106a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800106e:	4b19      	ldr	r3, [pc, #100]	; (80010d4 <HMC5883L_readNormalize+0xbc>)
 8001070:	edd3 7a00 	vldr	s15, [r3]
 8001074:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001078:	4b17      	ldr	r3, [pc, #92]	; (80010d8 <HMC5883L_readNormalize+0xc0>)
 800107a:	edc3 7a01 	vstr	s15, [r3, #4]
    v.ZAxis = (float)HMC5883L_readRegister16(HMC5883L_REG_OUT_Z_M) * mgPerDigit;
 800107e:	2005      	movs	r0, #5
 8001080:	f000 f930 	bl	80012e4 <HMC5883L_readRegister16>
 8001084:	4603      	mov	r3, r0
 8001086:	ee07 3a90 	vmov	s15, r3
 800108a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800108e:	4b11      	ldr	r3, [pc, #68]	; (80010d4 <HMC5883L_readNormalize+0xbc>)
 8001090:	edd3 7a00 	vldr	s15, [r3]
 8001094:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001098:	4b0f      	ldr	r3, [pc, #60]	; (80010d8 <HMC5883L_readNormalize+0xc0>)
 800109a:	edc3 7a02 	vstr	s15, [r3, #8]

    return v;
 800109e:	4a0e      	ldr	r2, [pc, #56]	; (80010d8 <HMC5883L_readNormalize+0xc0>)
 80010a0:	f107 0314 	add.w	r3, r7, #20
 80010a4:	ca07      	ldmia	r2, {r0, r1, r2}
 80010a6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80010aa:	6979      	ldr	r1, [r7, #20]
 80010ac:	69ba      	ldr	r2, [r7, #24]
 80010ae:	69fb      	ldr	r3, [r7, #28]
 80010b0:	ee06 1a90 	vmov	s13, r1
 80010b4:	ee07 2a10 	vmov	s14, r2
 80010b8:	ee07 3a90 	vmov	s15, r3
}
 80010bc:	eeb0 0a66 	vmov.f32	s0, s13
 80010c0:	eef0 0a47 	vmov.f32	s1, s14
 80010c4:	eeb0 1a67 	vmov.f32	s2, s15
 80010c8:	3720      	adds	r7, #32
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	2000020c 	.word	0x2000020c
 80010d4:	200001fc 	.word	0x200001fc
 80010d8:	20000200 	.word	0x20000200
 80010dc:	20000210 	.word	0x20000210

080010e0 <HMC5883L_setOffset>:

void HMC5883L_setOffset(int xo, int yo)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	6039      	str	r1, [r7, #0]
    xOffset = xo;
 80010ea:	4a06      	ldr	r2, [pc, #24]	; (8001104 <HMC5883L_setOffset+0x24>)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	6013      	str	r3, [r2, #0]
    yOffset = yo;
 80010f0:	4a05      	ldr	r2, [pc, #20]	; (8001108 <HMC5883L_setOffset+0x28>)
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	6013      	str	r3, [r2, #0]
}
 80010f6:	bf00      	nop
 80010f8:	370c      	adds	r7, #12
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	2000020c 	.word	0x2000020c
 8001108:	20000210 	.word	0x20000210

0800110c <HMC5883L_setRange>:

void HMC5883L_setRange(hmc5883l_range_t range)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
 8001112:	4603      	mov	r3, r0
 8001114:	71fb      	strb	r3, [r7, #7]
    switch(range)
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	2b07      	cmp	r3, #7
 800111a:	d833      	bhi.n	8001184 <HMC5883L_setRange+0x78>
 800111c:	a201      	add	r2, pc, #4	; (adr r2, 8001124 <HMC5883L_setRange+0x18>)
 800111e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001122:	bf00      	nop
 8001124:	08001145 	.word	0x08001145
 8001128:	0800114d 	.word	0x0800114d
 800112c:	08001155 	.word	0x08001155
 8001130:	0800115d 	.word	0x0800115d
 8001134:	08001165 	.word	0x08001165
 8001138:	0800116d 	.word	0x0800116d
 800113c:	08001175 	.word	0x08001175
 8001140:	0800117d 	.word	0x0800117d
    {
	case HMC5883L_RANGE_0_88GA:
	    mgPerDigit = 0.73f;
 8001144:	4b15      	ldr	r3, [pc, #84]	; (800119c <HMC5883L_setRange+0x90>)
 8001146:	4a16      	ldr	r2, [pc, #88]	; (80011a0 <HMC5883L_setRange+0x94>)
 8001148:	601a      	str	r2, [r3, #0]
	    break;
 800114a:	e01c      	b.n	8001186 <HMC5883L_setRange+0x7a>

	case HMC5883L_RANGE_1_3GA:
	    mgPerDigit = 0.92f;
 800114c:	4b13      	ldr	r3, [pc, #76]	; (800119c <HMC5883L_setRange+0x90>)
 800114e:	4a15      	ldr	r2, [pc, #84]	; (80011a4 <HMC5883L_setRange+0x98>)
 8001150:	601a      	str	r2, [r3, #0]
	    break;
 8001152:	e018      	b.n	8001186 <HMC5883L_setRange+0x7a>

	case HMC5883L_RANGE_1_9GA:
	    mgPerDigit = 1.22f;
 8001154:	4b11      	ldr	r3, [pc, #68]	; (800119c <HMC5883L_setRange+0x90>)
 8001156:	4a14      	ldr	r2, [pc, #80]	; (80011a8 <HMC5883L_setRange+0x9c>)
 8001158:	601a      	str	r2, [r3, #0]
	    break;
 800115a:	e014      	b.n	8001186 <HMC5883L_setRange+0x7a>

	case HMC5883L_RANGE_2_5GA:
	    mgPerDigit = 1.52f;
 800115c:	4b0f      	ldr	r3, [pc, #60]	; (800119c <HMC5883L_setRange+0x90>)
 800115e:	4a13      	ldr	r2, [pc, #76]	; (80011ac <HMC5883L_setRange+0xa0>)
 8001160:	601a      	str	r2, [r3, #0]
	    break;
 8001162:	e010      	b.n	8001186 <HMC5883L_setRange+0x7a>

	case HMC5883L_RANGE_4GA:
	    mgPerDigit = 2.27f;
 8001164:	4b0d      	ldr	r3, [pc, #52]	; (800119c <HMC5883L_setRange+0x90>)
 8001166:	4a12      	ldr	r2, [pc, #72]	; (80011b0 <HMC5883L_setRange+0xa4>)
 8001168:	601a      	str	r2, [r3, #0]
	    break;
 800116a:	e00c      	b.n	8001186 <HMC5883L_setRange+0x7a>

	case HMC5883L_RANGE_4_7GA:
	    mgPerDigit = 2.56f;
 800116c:	4b0b      	ldr	r3, [pc, #44]	; (800119c <HMC5883L_setRange+0x90>)
 800116e:	4a11      	ldr	r2, [pc, #68]	; (80011b4 <HMC5883L_setRange+0xa8>)
 8001170:	601a      	str	r2, [r3, #0]
	    break;
 8001172:	e008      	b.n	8001186 <HMC5883L_setRange+0x7a>

	case HMC5883L_RANGE_5_6GA:
	    mgPerDigit = 3.03f;
 8001174:	4b09      	ldr	r3, [pc, #36]	; (800119c <HMC5883L_setRange+0x90>)
 8001176:	4a10      	ldr	r2, [pc, #64]	; (80011b8 <HMC5883L_setRange+0xac>)
 8001178:	601a      	str	r2, [r3, #0]
	    break;
 800117a:	e004      	b.n	8001186 <HMC5883L_setRange+0x7a>

	case HMC5883L_RANGE_8_1GA:
	    mgPerDigit = 4.35f;
 800117c:	4b07      	ldr	r3, [pc, #28]	; (800119c <HMC5883L_setRange+0x90>)
 800117e:	4a0f      	ldr	r2, [pc, #60]	; (80011bc <HMC5883L_setRange+0xb0>)
 8001180:	601a      	str	r2, [r3, #0]
	    break;
 8001182:	e000      	b.n	8001186 <HMC5883L_setRange+0x7a>

	default:
	    break;
 8001184:	bf00      	nop
    }

    HMC5883L_writeRegister8(HMC5883L_REG_CONFIG_B, range << 5);
 8001186:	79fb      	ldrb	r3, [r7, #7]
 8001188:	015b      	lsls	r3, r3, #5
 800118a:	b2db      	uxtb	r3, r3
 800118c:	4619      	mov	r1, r3
 800118e:	2001      	movs	r0, #1
 8001190:	f000 f870 	bl	8001274 <HMC5883L_writeRegister8>
}
 8001194:	bf00      	nop
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	200001fc 	.word	0x200001fc
 80011a0:	3f3ae148 	.word	0x3f3ae148
 80011a4:	3f6b851f 	.word	0x3f6b851f
 80011a8:	3f9c28f6 	.word	0x3f9c28f6
 80011ac:	3fc28f5c 	.word	0x3fc28f5c
 80011b0:	401147ae 	.word	0x401147ae
 80011b4:	4023d70a 	.word	0x4023d70a
 80011b8:	4041eb85 	.word	0x4041eb85
 80011bc:	408b3333 	.word	0x408b3333

080011c0 <HMC5883L_setMeasurementMode>:
{
    return (hmc5883l_range_t)((HMC5883L_readRegister8(HMC5883L_REG_CONFIG_B) >> 5));
}

void HMC5883L_setMeasurementMode(hmc5883l_mode_t mode)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b084      	sub	sp, #16
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	71fb      	strb	r3, [r7, #7]
    uint8_t value;

    value = HMC5883L_readRegister8(HMC5883L_REG_MODE);
 80011ca:	2002      	movs	r0, #2
 80011cc:	f000 f86e 	bl	80012ac <HMC5883L_readRegister8>
 80011d0:	4603      	mov	r3, r0
 80011d2:	73fb      	strb	r3, [r7, #15]
    value &= 0xFC;
 80011d4:	7bfb      	ldrb	r3, [r7, #15]
 80011d6:	f023 0303 	bic.w	r3, r3, #3
 80011da:	73fb      	strb	r3, [r7, #15]
    value |= mode;
 80011dc:	7bfa      	ldrb	r2, [r7, #15]
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	4313      	orrs	r3, r2
 80011e2:	73fb      	strb	r3, [r7, #15]

    HMC5883L_writeRegister8(HMC5883L_REG_MODE, value);
 80011e4:	7bfb      	ldrb	r3, [r7, #15]
 80011e6:	4619      	mov	r1, r3
 80011e8:	2002      	movs	r0, #2
 80011ea:	f000 f843 	bl	8001274 <HMC5883L_writeRegister8>
}
 80011ee:	bf00      	nop
 80011f0:	3710      	adds	r7, #16
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <HMC5883L_setDataRate>:

    return (hmc5883l_mode_t)value;
}

void HMC5883L_setDataRate(hmc5883l_dataRate_t dataRate)
{
 80011f6:	b580      	push	{r7, lr}
 80011f8:	b084      	sub	sp, #16
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	4603      	mov	r3, r0
 80011fe:	71fb      	strb	r3, [r7, #7]
    uint8_t value;

    value = HMC5883L_readRegister8(HMC5883L_REG_CONFIG_A);
 8001200:	2000      	movs	r0, #0
 8001202:	f000 f853 	bl	80012ac <HMC5883L_readRegister8>
 8001206:	4603      	mov	r3, r0
 8001208:	73fb      	strb	r3, [r7, #15]
    value &= 0xE3;
 800120a:	7bfb      	ldrb	r3, [r7, #15]
 800120c:	f023 031c 	bic.w	r3, r3, #28
 8001210:	73fb      	strb	r3, [r7, #15]
    value |= (dataRate << 2);
 8001212:	79fb      	ldrb	r3, [r7, #7]
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	b25a      	sxtb	r2, r3
 8001218:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800121c:	4313      	orrs	r3, r2
 800121e:	b25b      	sxtb	r3, r3
 8001220:	73fb      	strb	r3, [r7, #15]

    HMC5883L_writeRegister8(HMC5883L_REG_CONFIG_A, value);
 8001222:	7bfb      	ldrb	r3, [r7, #15]
 8001224:	4619      	mov	r1, r3
 8001226:	2000      	movs	r0, #0
 8001228:	f000 f824 	bl	8001274 <HMC5883L_writeRegister8>
}
 800122c:	bf00      	nop
 800122e:	3710      	adds	r7, #16
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}

08001234 <HMC5883L_setSamples>:

    return (hmc5883l_dataRate_t)value;
}

void HMC5883L_setSamples(hmc5883l_samples_t samples)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
 800123a:	4603      	mov	r3, r0
 800123c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;

    value = HMC5883L_readRegister8(HMC5883L_REG_CONFIG_A);
 800123e:	2000      	movs	r0, #0
 8001240:	f000 f834 	bl	80012ac <HMC5883L_readRegister8>
 8001244:	4603      	mov	r3, r0
 8001246:	73fb      	strb	r3, [r7, #15]
    value &= 0x9F;
 8001248:	7bfb      	ldrb	r3, [r7, #15]
 800124a:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800124e:	73fb      	strb	r3, [r7, #15]
    value |= (samples << 5);
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	015b      	lsls	r3, r3, #5
 8001254:	b25a      	sxtb	r2, r3
 8001256:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800125a:	4313      	orrs	r3, r2
 800125c:	b25b      	sxtb	r3, r3
 800125e:	73fb      	strb	r3, [r7, #15]

    HMC5883L_writeRegister8(HMC5883L_REG_CONFIG_A, value);
 8001260:	7bfb      	ldrb	r3, [r7, #15]
 8001262:	4619      	mov	r1, r3
 8001264:	2000      	movs	r0, #0
 8001266:	f000 f805 	bl	8001274 <HMC5883L_writeRegister8>
}
 800126a:	bf00      	nop
 800126c:	3710      	adds	r7, #16
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
	...

08001274 <HMC5883L_writeRegister8>:
    return (hmc5883l_samples_t)value;
}

// Write byte to register
void HMC5883L_writeRegister8(uint8_t reg, uint8_t value)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b086      	sub	sp, #24
 8001278:	af04      	add	r7, sp, #16
 800127a:	4603      	mov	r3, r0
 800127c:	460a      	mov	r2, r1
 800127e:	71fb      	strb	r3, [r7, #7]
 8001280:	4613      	mov	r3, r2
 8001282:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&I2C, HMC5883L_DEFAULT_ADDRESS, reg, 1 , &value,1,500);
 8001284:	79fb      	ldrb	r3, [r7, #7]
 8001286:	b29a      	uxth	r2, r3
 8001288:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800128c:	9302      	str	r3, [sp, #8]
 800128e:	2301      	movs	r3, #1
 8001290:	9301      	str	r3, [sp, #4]
 8001292:	1dbb      	adds	r3, r7, #6
 8001294:	9300      	str	r3, [sp, #0]
 8001296:	2301      	movs	r3, #1
 8001298:	213c      	movs	r1, #60	; 0x3c
 800129a:	4803      	ldr	r0, [pc, #12]	; (80012a8 <HMC5883L_writeRegister8+0x34>)
 800129c:	f002 f956 	bl	800354c <HAL_I2C_Mem_Write>
}
 80012a0:	bf00      	nop
 80012a2:	3708      	adds	r7, #8
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	2000031c 	.word	0x2000031c

080012ac <HMC5883L_readRegister8>:
    return value;
}

// Read byte from register
uint8_t HMC5883L_readRegister8(uint8_t reg)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b088      	sub	sp, #32
 80012b0:	af04      	add	r7, sp, #16
 80012b2:	4603      	mov	r3, r0
 80012b4:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    HAL_I2C_Mem_Read(&I2C, HMC5883L_DEFAULT_ADDRESS , reg, 1, &value, 1, 500);
 80012b6:	79fb      	ldrb	r3, [r7, #7]
 80012b8:	b29a      	uxth	r2, r3
 80012ba:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80012be:	9302      	str	r3, [sp, #8]
 80012c0:	2301      	movs	r3, #1
 80012c2:	9301      	str	r3, [sp, #4]
 80012c4:	f107 030f 	add.w	r3, r7, #15
 80012c8:	9300      	str	r3, [sp, #0]
 80012ca:	2301      	movs	r3, #1
 80012cc:	213c      	movs	r1, #60	; 0x3c
 80012ce:	4804      	ldr	r0, [pc, #16]	; (80012e0 <HMC5883L_readRegister8+0x34>)
 80012d0:	f002 fa36 	bl	8003740 <HAL_I2C_Mem_Read>
    return value;
 80012d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3710      	adds	r7, #16
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	2000031c 	.word	0x2000031c

080012e4 <HMC5883L_readRegister16>:

// Read word from register
int16_t HMC5883L_readRegister16(uint8_t reg)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b088      	sub	sp, #32
 80012e8:	af04      	add	r7, sp, #16
 80012ea:	4603      	mov	r3, r0
 80012ec:	71fb      	strb	r3, [r7, #7]
    int16_t value;
	  
	  uint8_t vha[2];
	
    HAL_I2C_Mem_Read(&I2C,  HMC5883L_DEFAULT_ADDRESS, reg, 1, vha, 2, 500);
 80012ee:	79fb      	ldrb	r3, [r7, #7]
 80012f0:	b29a      	uxth	r2, r3
 80012f2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80012f6:	9302      	str	r3, [sp, #8]
 80012f8:	2302      	movs	r3, #2
 80012fa:	9301      	str	r3, [sp, #4]
 80012fc:	f107 030c 	add.w	r3, r7, #12
 8001300:	9300      	str	r3, [sp, #0]
 8001302:	2301      	movs	r3, #1
 8001304:	213c      	movs	r1, #60	; 0x3c
 8001306:	4808      	ldr	r0, [pc, #32]	; (8001328 <HMC5883L_readRegister16+0x44>)
 8001308:	f002 fa1a 	bl	8003740 <HAL_I2C_Mem_Read>
	  
	  value = vha[0] <<8 | vha[1];
 800130c:	7b3b      	ldrb	r3, [r7, #12]
 800130e:	021b      	lsls	r3, r3, #8
 8001310:	b21a      	sxth	r2, r3
 8001312:	7b7b      	ldrb	r3, [r7, #13]
 8001314:	b21b      	sxth	r3, r3
 8001316:	4313      	orrs	r3, r2
 8001318:	81fb      	strh	r3, [r7, #14]
    return value;
 800131a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800131e:	4618      	mov	r0, r3
 8001320:	3710      	adds	r7, #16
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	2000031c 	.word	0x2000031c

0800132c <Compass_Init>:

void Compass_Init(){
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
	HMC5883L_setRange (HMC5883L_RANGE_1_3GA);
 8001330:	2001      	movs	r0, #1
 8001332:	f7ff feeb 	bl	800110c <HMC5883L_setRange>
	HMC5883L_setMeasurementMode (HMC5883L_CONTINOUS);
 8001336:	2000      	movs	r0, #0
 8001338:	f7ff ff42 	bl	80011c0 <HMC5883L_setMeasurementMode>
	HMC5883L_setDataRate (HMC5883L_DATARATE_15HZ);
 800133c:	2004      	movs	r0, #4
 800133e:	f7ff ff5a 	bl	80011f6 <HMC5883L_setDataRate>
	HMC5883L_setSamples (HMC5883L_SAMPLES_1);
 8001342:	2000      	movs	r0, #0
 8001344:	f7ff ff76 	bl	8001234 <HMC5883L_setSamples>
	HMC5883L_setOffset (0, 0);
 8001348:	2100      	movs	r1, #0
 800134a:	2000      	movs	r0, #0
 800134c:	f7ff fec8 	bl	80010e0 <HMC5883L_setOffset>
}
 8001350:	bf00      	nop
 8001352:	bd80      	pop	{r7, pc}

08001354 <BT_Init>:
uint8_t rx7_index;
uint8_t Mode_Flag;
int controlCMD;

void BT_Init()
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart7, &rx7_data, sizeof(rx7_data));
 8001358:	2201      	movs	r2, #1
 800135a:	4903      	ldr	r1, [pc, #12]	; (8001368 <BT_Init+0x14>)
 800135c:	4803      	ldr	r0, [pc, #12]	; (800136c <BT_Init+0x18>)
 800135e:	f004 ff22 	bl	80061a6 <HAL_UART_Receive_IT>
}
 8001362:	bf00      	nop
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	2000021c 	.word	0x2000021c
 800136c:	200003fc 	.word	0x200003fc

08001370 <Phone_UART_CallBack>:

void Phone_UART_CallBack(){
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0


	if(Mode_Flag==CONTROL_MODE && rx7_data==AUTO_MODE_SIGNAL){
 8001374:	4b3e      	ldr	r3, [pc, #248]	; (8001470 <Phone_UART_CallBack+0x100>)
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d10c      	bne.n	8001396 <Phone_UART_CallBack+0x26>
 800137c:	4b3d      	ldr	r3, [pc, #244]	; (8001474 <Phone_UART_CallBack+0x104>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	2b41      	cmp	r3, #65	; 0x41
 8001382:	d108      	bne.n	8001396 <Phone_UART_CallBack+0x26>
		memset(rx7_buffer, 0, sizeof(rx7_buffer));
 8001384:	2214      	movs	r2, #20
 8001386:	2100      	movs	r1, #0
 8001388:	483b      	ldr	r0, [pc, #236]	; (8001478 <Phone_UART_CallBack+0x108>)
 800138a:	f005 fecf 	bl	800712c <memset>
		Mode_Flag=AUTO_MODE;
 800138e:	4b38      	ldr	r3, [pc, #224]	; (8001470 <Phone_UART_CallBack+0x100>)
 8001390:	2201      	movs	r2, #1
 8001392:	701a      	strb	r2, [r3, #0]
 8001394:	e00f      	b.n	80013b6 <Phone_UART_CallBack+0x46>
	}else if(Mode_Flag==AUTO_MODE && rx7_data==CONTROL_MODE_SIGNAL){
 8001396:	4b36      	ldr	r3, [pc, #216]	; (8001470 <Phone_UART_CallBack+0x100>)
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	2b01      	cmp	r3, #1
 800139c:	d10b      	bne.n	80013b6 <Phone_UART_CallBack+0x46>
 800139e:	4b35      	ldr	r3, [pc, #212]	; (8001474 <Phone_UART_CallBack+0x104>)
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	2b43      	cmp	r3, #67	; 0x43
 80013a4:	d107      	bne.n	80013b6 <Phone_UART_CallBack+0x46>
		memset(rx7_buffer, 0, sizeof(rx7_buffer));
 80013a6:	2214      	movs	r2, #20
 80013a8:	2100      	movs	r1, #0
 80013aa:	4833      	ldr	r0, [pc, #204]	; (8001478 <Phone_UART_CallBack+0x108>)
 80013ac:	f005 febe 	bl	800712c <memset>
		Mode_Flag=CONTROL_MODE;
 80013b0:	4b2f      	ldr	r3, [pc, #188]	; (8001470 <Phone_UART_CallBack+0x100>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	701a      	strb	r2, [r3, #0]
	}

	if(Mode_Flag==CONTROL_MODE){
 80013b6:	4b2e      	ldr	r3, [pc, #184]	; (8001470 <Phone_UART_CallBack+0x100>)
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d123      	bne.n	8001406 <Phone_UART_CallBack+0x96>
		if (rx7_data != '\n' && rx7_index < sizeof(rx7_buffer)) {
 80013be:	4b2d      	ldr	r3, [pc, #180]	; (8001474 <Phone_UART_CallBack+0x104>)
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	2b0a      	cmp	r3, #10
 80013c4:	d00f      	beq.n	80013e6 <Phone_UART_CallBack+0x76>
 80013c6:	4b2d      	ldr	r3, [pc, #180]	; (800147c <Phone_UART_CallBack+0x10c>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	2b13      	cmp	r3, #19
 80013cc:	d80b      	bhi.n	80013e6 <Phone_UART_CallBack+0x76>
			rx7_buffer[rx7_index++] = rx7_data;
 80013ce:	4b2b      	ldr	r3, [pc, #172]	; (800147c <Phone_UART_CallBack+0x10c>)
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	1c5a      	adds	r2, r3, #1
 80013d4:	b2d1      	uxtb	r1, r2
 80013d6:	4a29      	ldr	r2, [pc, #164]	; (800147c <Phone_UART_CallBack+0x10c>)
 80013d8:	7011      	strb	r1, [r2, #0]
 80013da:	461a      	mov	r2, r3
 80013dc:	4b25      	ldr	r3, [pc, #148]	; (8001474 <Phone_UART_CallBack+0x104>)
 80013de:	7819      	ldrb	r1, [r3, #0]
 80013e0:	4b25      	ldr	r3, [pc, #148]	; (8001478 <Phone_UART_CallBack+0x108>)
 80013e2:	5499      	strb	r1, [r3, r2]
 80013e4:	e036      	b.n	8001454 <Phone_UART_CallBack+0xe4>
		} else {
			rx7_buffer[rx7_index]=0;
 80013e6:	4b25      	ldr	r3, [pc, #148]	; (800147c <Phone_UART_CallBack+0x10c>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	461a      	mov	r2, r3
 80013ec:	4b22      	ldr	r3, [pc, #136]	; (8001478 <Phone_UART_CallBack+0x108>)
 80013ee:	2100      	movs	r1, #0
 80013f0:	5499      	strb	r1, [r3, r2]
			rx7_index = 0;
 80013f2:	4b22      	ldr	r3, [pc, #136]	; (800147c <Phone_UART_CallBack+0x10c>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	701a      	strb	r2, [r3, #0]
			sscanf((const char*)(rx7_buffer+2), "%d", &controlCMD);
 80013f8:	4b21      	ldr	r3, [pc, #132]	; (8001480 <Phone_UART_CallBack+0x110>)
 80013fa:	4a22      	ldr	r2, [pc, #136]	; (8001484 <Phone_UART_CallBack+0x114>)
 80013fc:	4922      	ldr	r1, [pc, #136]	; (8001488 <Phone_UART_CallBack+0x118>)
 80013fe:	4618      	mov	r0, r3
 8001400:	f006 fd3c 	bl	8007e7c <siscanf>
 8001404:	e026      	b.n	8001454 <Phone_UART_CallBack+0xe4>


		}
	}else if(Mode_Flag==AUTO_MODE){
 8001406:	4b1a      	ldr	r3, [pc, #104]	; (8001470 <Phone_UART_CallBack+0x100>)
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	2b01      	cmp	r3, #1
 800140c:	d122      	bne.n	8001454 <Phone_UART_CallBack+0xe4>
		if (rx7_data != '\n' && rx7_index < sizeof(rx7_buffer)) {
 800140e:	4b19      	ldr	r3, [pc, #100]	; (8001474 <Phone_UART_CallBack+0x104>)
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	2b0a      	cmp	r3, #10
 8001414:	d00f      	beq.n	8001436 <Phone_UART_CallBack+0xc6>
 8001416:	4b19      	ldr	r3, [pc, #100]	; (800147c <Phone_UART_CallBack+0x10c>)
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	2b13      	cmp	r3, #19
 800141c:	d80b      	bhi.n	8001436 <Phone_UART_CallBack+0xc6>
			rx7_buffer[rx7_index++] = rx7_data;
 800141e:	4b17      	ldr	r3, [pc, #92]	; (800147c <Phone_UART_CallBack+0x10c>)
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	1c5a      	adds	r2, r3, #1
 8001424:	b2d1      	uxtb	r1, r2
 8001426:	4a15      	ldr	r2, [pc, #84]	; (800147c <Phone_UART_CallBack+0x10c>)
 8001428:	7011      	strb	r1, [r2, #0]
 800142a:	461a      	mov	r2, r3
 800142c:	4b11      	ldr	r3, [pc, #68]	; (8001474 <Phone_UART_CallBack+0x104>)
 800142e:	7819      	ldrb	r1, [r3, #0]
 8001430:	4b11      	ldr	r3, [pc, #68]	; (8001478 <Phone_UART_CallBack+0x108>)
 8001432:	5499      	strb	r1, [r3, r2]
 8001434:	e00e      	b.n	8001454 <Phone_UART_CallBack+0xe4>
		} else {
			rx7_buffer[rx7_index]=0;
 8001436:	4b11      	ldr	r3, [pc, #68]	; (800147c <Phone_UART_CallBack+0x10c>)
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	461a      	mov	r2, r3
 800143c:	4b0e      	ldr	r3, [pc, #56]	; (8001478 <Phone_UART_CallBack+0x108>)
 800143e:	2100      	movs	r1, #0
 8001440:	5499      	strb	r1, [r3, r2]
			rx7_index = 0;
 8001442:	4b0e      	ldr	r3, [pc, #56]	; (800147c <Phone_UART_CallBack+0x10c>)
 8001444:	2200      	movs	r2, #0
 8001446:	701a      	strb	r2, [r3, #0]
			sscanf((const char*)(rx7_buffer+1), "%f,%f", &phoneGPS.latitude, &phoneGPS.longitude);
 8001448:	4810      	ldr	r0, [pc, #64]	; (800148c <Phone_UART_CallBack+0x11c>)
 800144a:	4b11      	ldr	r3, [pc, #68]	; (8001490 <Phone_UART_CallBack+0x120>)
 800144c:	4a11      	ldr	r2, [pc, #68]	; (8001494 <Phone_UART_CallBack+0x124>)
 800144e:	4912      	ldr	r1, [pc, #72]	; (8001498 <Phone_UART_CallBack+0x128>)
 8001450:	f006 fd14 	bl	8007e7c <siscanf>


		}
	}

	HAL_UART_Transmit(&huart3, &rx7_data, sizeof(rx7_data), 10);
 8001454:	230a      	movs	r3, #10
 8001456:	2201      	movs	r2, #1
 8001458:	4906      	ldr	r1, [pc, #24]	; (8001474 <Phone_UART_CallBack+0x104>)
 800145a:	4810      	ldr	r0, [pc, #64]	; (800149c <Phone_UART_CallBack+0x12c>)
 800145c:	f004 fe11 	bl	8006082 <HAL_UART_Transmit>
	HAL_UART_Receive_IT(&huart7, &rx7_data, sizeof(rx7_data));
 8001460:	2201      	movs	r2, #1
 8001462:	4904      	ldr	r1, [pc, #16]	; (8001474 <Phone_UART_CallBack+0x104>)
 8001464:	480e      	ldr	r0, [pc, #56]	; (80014a0 <Phone_UART_CallBack+0x130>)
 8001466:	f004 fe9e 	bl	80061a6 <HAL_UART_Receive_IT>
}
 800146a:	bf00      	nop
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	20000235 	.word	0x20000235
 8001474:	2000021c 	.word	0x2000021c
 8001478:	20000220 	.word	0x20000220
 800147c:	20000234 	.word	0x20000234
 8001480:	20000222 	.word	0x20000222
 8001484:	20000238 	.word	0x20000238
 8001488:	0800c798 	.word	0x0800c798
 800148c:	20000221 	.word	0x20000221
 8001490:	20000214 	.word	0x20000214
 8001494:	20000218 	.word	0x20000218
 8001498:	0800c79c 	.word	0x0800c79c
 800149c:	20000484 	.word	0x20000484
 80014a0:	200003fc 	.word	0x200003fc

080014a4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b08c      	sub	sp, #48	; 0x30
 80014a8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014aa:	f107 031c 	add.w	r3, r7, #28
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	605a      	str	r2, [r3, #4]
 80014b4:	609a      	str	r2, [r3, #8]
 80014b6:	60da      	str	r2, [r3, #12]
 80014b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	61bb      	str	r3, [r7, #24]
 80014be:	4b50      	ldr	r3, [pc, #320]	; (8001600 <MX_GPIO_Init+0x15c>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c2:	4a4f      	ldr	r2, [pc, #316]	; (8001600 <MX_GPIO_Init+0x15c>)
 80014c4:	f043 0304 	orr.w	r3, r3, #4
 80014c8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ca:	4b4d      	ldr	r3, [pc, #308]	; (8001600 <MX_GPIO_Init+0x15c>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ce:	f003 0304 	and.w	r3, r3, #4
 80014d2:	61bb      	str	r3, [r7, #24]
 80014d4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014d6:	2300      	movs	r3, #0
 80014d8:	617b      	str	r3, [r7, #20]
 80014da:	4b49      	ldr	r3, [pc, #292]	; (8001600 <MX_GPIO_Init+0x15c>)
 80014dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014de:	4a48      	ldr	r2, [pc, #288]	; (8001600 <MX_GPIO_Init+0x15c>)
 80014e0:	f043 0320 	orr.w	r3, r3, #32
 80014e4:	6313      	str	r3, [r2, #48]	; 0x30
 80014e6:	4b46      	ldr	r3, [pc, #280]	; (8001600 <MX_GPIO_Init+0x15c>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ea:	f003 0320 	and.w	r3, r3, #32
 80014ee:	617b      	str	r3, [r7, #20]
 80014f0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	613b      	str	r3, [r7, #16]
 80014f6:	4b42      	ldr	r3, [pc, #264]	; (8001600 <MX_GPIO_Init+0x15c>)
 80014f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fa:	4a41      	ldr	r2, [pc, #260]	; (8001600 <MX_GPIO_Init+0x15c>)
 80014fc:	f043 0301 	orr.w	r3, r3, #1
 8001500:	6313      	str	r3, [r2, #48]	; 0x30
 8001502:	4b3f      	ldr	r3, [pc, #252]	; (8001600 <MX_GPIO_Init+0x15c>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001506:	f003 0301 	and.w	r3, r3, #1
 800150a:	613b      	str	r3, [r7, #16]
 800150c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800150e:	2300      	movs	r3, #0
 8001510:	60fb      	str	r3, [r7, #12]
 8001512:	4b3b      	ldr	r3, [pc, #236]	; (8001600 <MX_GPIO_Init+0x15c>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001516:	4a3a      	ldr	r2, [pc, #232]	; (8001600 <MX_GPIO_Init+0x15c>)
 8001518:	f043 0302 	orr.w	r3, r3, #2
 800151c:	6313      	str	r3, [r2, #48]	; 0x30
 800151e:	4b38      	ldr	r3, [pc, #224]	; (8001600 <MX_GPIO_Init+0x15c>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001522:	f003 0302 	and.w	r3, r3, #2
 8001526:	60fb      	str	r3, [r7, #12]
 8001528:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800152a:	2300      	movs	r3, #0
 800152c:	60bb      	str	r3, [r7, #8]
 800152e:	4b34      	ldr	r3, [pc, #208]	; (8001600 <MX_GPIO_Init+0x15c>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001532:	4a33      	ldr	r2, [pc, #204]	; (8001600 <MX_GPIO_Init+0x15c>)
 8001534:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001538:	6313      	str	r3, [r2, #48]	; 0x30
 800153a:	4b31      	ldr	r3, [pc, #196]	; (8001600 <MX_GPIO_Init+0x15c>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001542:	60bb      	str	r3, [r7, #8]
 8001544:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001546:	2300      	movs	r3, #0
 8001548:	607b      	str	r3, [r7, #4]
 800154a:	4b2d      	ldr	r3, [pc, #180]	; (8001600 <MX_GPIO_Init+0x15c>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154e:	4a2c      	ldr	r2, [pc, #176]	; (8001600 <MX_GPIO_Init+0x15c>)
 8001550:	f043 0310 	orr.w	r3, r3, #16
 8001554:	6313      	str	r3, [r2, #48]	; 0x30
 8001556:	4b2a      	ldr	r3, [pc, #168]	; (8001600 <MX_GPIO_Init+0x15c>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155a:	f003 0310 	and.w	r3, r3, #16
 800155e:	607b      	str	r3, [r7, #4]
 8001560:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001562:	2300      	movs	r3, #0
 8001564:	603b      	str	r3, [r7, #0]
 8001566:	4b26      	ldr	r3, [pc, #152]	; (8001600 <MX_GPIO_Init+0x15c>)
 8001568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156a:	4a25      	ldr	r2, [pc, #148]	; (8001600 <MX_GPIO_Init+0x15c>)
 800156c:	f043 0308 	orr.w	r3, r3, #8
 8001570:	6313      	str	r3, [r2, #48]	; 0x30
 8001572:	4b23      	ldr	r3, [pc, #140]	; (8001600 <MX_GPIO_Init+0x15c>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001576:	f003 0308 	and.w	r3, r3, #8
 800157a:	603b      	str	r3, [r7, #0]
 800157c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800157e:	2200      	movs	r2, #0
 8001580:	f44f 7160 	mov.w	r1, #896	; 0x380
 8001584:	481f      	ldr	r0, [pc, #124]	; (8001604 <MX_GPIO_Init+0x160>)
 8001586:	f001 fe83 	bl	8003290 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 800158a:	2200      	movs	r2, #0
 800158c:	f244 0181 	movw	r1, #16513	; 0x4081
 8001590:	481d      	ldr	r0, [pc, #116]	; (8001608 <MX_GPIO_Init+0x164>)
 8001592:	f001 fe7d 	bl	8003290 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1, GPIO_PIN_RESET);
 8001596:	2200      	movs	r2, #0
 8001598:	2102      	movs	r1, #2
 800159a:	481c      	ldr	r0, [pc, #112]	; (800160c <MX_GPIO_Init+0x168>)
 800159c:	f001 fe78 	bl	8003290 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PF7 PF8 PF9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80015a0:	f44f 7360 	mov.w	r3, #896	; 0x380
 80015a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015a6:	2301      	movs	r3, #1
 80015a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015aa:	2300      	movs	r3, #0
 80015ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ae:	2300      	movs	r3, #0
 80015b0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80015b2:	f107 031c 	add.w	r3, r7, #28
 80015b6:	4619      	mov	r1, r3
 80015b8:	4812      	ldr	r0, [pc, #72]	; (8001604 <MX_GPIO_Init+0x160>)
 80015ba:	f001 fcbd 	bl	8002f38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB14 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_7;
 80015be:	f244 0381 	movw	r3, #16513	; 0x4081
 80015c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015c4:	2301      	movs	r3, #1
 80015c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c8:	2300      	movs	r3, #0
 80015ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015cc:	2300      	movs	r3, #0
 80015ce:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015d0:	f107 031c 	add.w	r3, r7, #28
 80015d4:	4619      	mov	r1, r3
 80015d6:	480c      	ldr	r0, [pc, #48]	; (8001608 <MX_GPIO_Init+0x164>)
 80015d8:	f001 fcae 	bl	8002f38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80015dc:	2302      	movs	r3, #2
 80015de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015e0:	2301      	movs	r3, #1
 80015e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e4:	2300      	movs	r3, #0
 80015e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e8:	2300      	movs	r3, #0
 80015ea:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80015ec:	f107 031c 	add.w	r3, r7, #28
 80015f0:	4619      	mov	r1, r3
 80015f2:	4806      	ldr	r0, [pc, #24]	; (800160c <MX_GPIO_Init+0x168>)
 80015f4:	f001 fca0 	bl	8002f38 <HAL_GPIO_Init>

}
 80015f8:	bf00      	nop
 80015fa:	3730      	adds	r7, #48	; 0x30
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	40023800 	.word	0x40023800
 8001604:	40021400 	.word	0x40021400
 8001608:	40020400 	.word	0x40020400
 800160c:	40021800 	.word	0x40021800

08001610 <GPS_Init>:
/*	CDC_Transmit_FS((unsigned char *) buf, (uint16_t) strlen(buf));*/
}
#endif

void GPS_Init()
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(GPS_USART, &rx_data, 1);
 8001614:	2201      	movs	r2, #1
 8001616:	4903      	ldr	r1, [pc, #12]	; (8001624 <GPS_Init+0x14>)
 8001618:	4803      	ldr	r0, [pc, #12]	; (8001628 <GPS_Init+0x18>)
 800161a:	f004 fdc4 	bl	80061a6 <HAL_UART_Receive_IT>
}
 800161e:	bf00      	nop
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	2000023c 	.word	0x2000023c
 8001628:	20000440 	.word	0x20000440

0800162c <GPS_UART_CallBack>:


void GPS_UART_CallBack(){
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
	if (rx_data != '\n' && rx_index < sizeof(rx_buffer)) {
 8001630:	4b16      	ldr	r3, [pc, #88]	; (800168c <GPS_UART_CallBack+0x60>)
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	2b0a      	cmp	r3, #10
 8001636:	d010      	beq.n	800165a <GPS_UART_CallBack+0x2e>
 8001638:	4b15      	ldr	r3, [pc, #84]	; (8001690 <GPS_UART_CallBack+0x64>)
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	b25b      	sxtb	r3, r3
 800163e:	2b00      	cmp	r3, #0
 8001640:	db0b      	blt.n	800165a <GPS_UART_CallBack+0x2e>
		rx_buffer[rx_index++] = rx_data;
 8001642:	4b13      	ldr	r3, [pc, #76]	; (8001690 <GPS_UART_CallBack+0x64>)
 8001644:	781b      	ldrb	r3, [r3, #0]
 8001646:	1c5a      	adds	r2, r3, #1
 8001648:	b2d1      	uxtb	r1, r2
 800164a:	4a11      	ldr	r2, [pc, #68]	; (8001690 <GPS_UART_CallBack+0x64>)
 800164c:	7011      	strb	r1, [r2, #0]
 800164e:	461a      	mov	r2, r3
 8001650:	4b0e      	ldr	r3, [pc, #56]	; (800168c <GPS_UART_CallBack+0x60>)
 8001652:	7819      	ldrb	r1, [r3, #0]
 8001654:	4b0f      	ldr	r3, [pc, #60]	; (8001694 <GPS_UART_CallBack+0x68>)
 8001656:	5499      	strb	r1, [r3, r2]
 8001658:	e010      	b.n	800167c <GPS_UART_CallBack+0x50>

/*		#if (GPS_DEBUG == 1)*/

/*		#endif*/

		if(GPS_validate((char*) rx_buffer)){
 800165a:	480e      	ldr	r0, [pc, #56]	; (8001694 <GPS_UART_CallBack+0x68>)
 800165c:	f000 f81e 	bl	800169c <GPS_validate>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d002      	beq.n	800166c <GPS_UART_CallBack+0x40>

//			GPS_print((char*)rx_buffer);

			GPS_parse((char*) rx_buffer);
 8001666:	480b      	ldr	r0, [pc, #44]	; (8001694 <GPS_UART_CallBack+0x68>)
 8001668:	f000 f87a 	bl	8001760 <GPS_parse>
		}
		rx_index = 0;
 800166c:	4b08      	ldr	r3, [pc, #32]	; (8001690 <GPS_UART_CallBack+0x64>)
 800166e:	2200      	movs	r2, #0
 8001670:	701a      	strb	r2, [r3, #0]
		memset(rx_buffer, 0, sizeof(rx_buffer));
 8001672:	2280      	movs	r2, #128	; 0x80
 8001674:	2100      	movs	r1, #0
 8001676:	4807      	ldr	r0, [pc, #28]	; (8001694 <GPS_UART_CallBack+0x68>)
 8001678:	f005 fd58 	bl	800712c <memset>
	}
	HAL_UART_Receive_IT(GPS_USART, &rx_data, 1);
 800167c:	2201      	movs	r2, #1
 800167e:	4903      	ldr	r1, [pc, #12]	; (800168c <GPS_UART_CallBack+0x60>)
 8001680:	4805      	ldr	r0, [pc, #20]	; (8001698 <GPS_UART_CallBack+0x6c>)
 8001682:	f004 fd90 	bl	80061a6 <HAL_UART_Receive_IT>
}
 8001686:	bf00      	nop
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	2000023c 	.word	0x2000023c
 8001690:	200002c0 	.word	0x200002c0
 8001694:	20000240 	.word	0x20000240
 8001698:	20000440 	.word	0x20000440

0800169c <GPS_validate>:


int GPS_validate(char *nmeastr){
 800169c:	b580      	push	{r7, lr}
 800169e:	b086      	sub	sp, #24
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
    char check[3];
    char checkcalcstr[3];
    int i;
    int calculated_check;

    i=0;
 80016a4:	2300      	movs	r3, #0
 80016a6:	617b      	str	r3, [r7, #20]
    calculated_check=0;
 80016a8:	2300      	movs	r3, #0
 80016aa:	613b      	str	r3, [r7, #16]

    // check to ensure that the string starts with a $
    if(nmeastr[i] == '$')
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	687a      	ldr	r2, [r7, #4]
 80016b0:	4413      	add	r3, r2
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	2b24      	cmp	r3, #36	; 0x24
 80016b6:	d103      	bne.n	80016c0 <GPS_validate+0x24>
        i++;
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	3301      	adds	r3, #1
 80016bc:	617b      	str	r3, [r7, #20]
    else
        return 0;

    //No NULL reached, 75 char largest possible NMEA message, no '*' reached
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 80016be:	e00c      	b.n	80016da <GPS_validate+0x3e>
        return 0;
 80016c0:	2300      	movs	r3, #0
 80016c2:	e047      	b.n	8001754 <GPS_validate+0xb8>
        calculated_check ^= nmeastr[i];// calculate the checksum
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	687a      	ldr	r2, [r7, #4]
 80016c8:	4413      	add	r3, r2
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	461a      	mov	r2, r3
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	4053      	eors	r3, r2
 80016d2:	613b      	str	r3, [r7, #16]
        i++;
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	3301      	adds	r3, #1
 80016d8:	617b      	str	r3, [r7, #20]
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	687a      	ldr	r2, [r7, #4]
 80016de:	4413      	add	r3, r2
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d008      	beq.n	80016f8 <GPS_validate+0x5c>
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	687a      	ldr	r2, [r7, #4]
 80016ea:	4413      	add	r3, r2
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	2b2a      	cmp	r3, #42	; 0x2a
 80016f0:	d002      	beq.n	80016f8 <GPS_validate+0x5c>
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	2b4a      	cmp	r3, #74	; 0x4a
 80016f6:	dde5      	ble.n	80016c4 <GPS_validate+0x28>
    }

    if(i >= 75){
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	2b4a      	cmp	r3, #74	; 0x4a
 80016fc:	dd01      	ble.n	8001702 <GPS_validate+0x66>
        return 0;// the string was too long so return an error
 80016fe:	2300      	movs	r3, #0
 8001700:	e028      	b.n	8001754 <GPS_validate+0xb8>
    }

    if (nmeastr[i] == '*'){
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	687a      	ldr	r2, [r7, #4]
 8001706:	4413      	add	r3, r2
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	2b2a      	cmp	r3, #42	; 0x2a
 800170c:	d119      	bne.n	8001742 <GPS_validate+0xa6>
        check[0] = nmeastr[i+1];    //put hex chars in check string
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	3301      	adds	r3, #1
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	4413      	add	r3, r2
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	733b      	strb	r3, [r7, #12]
        check[1] = nmeastr[i+2];
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	3302      	adds	r3, #2
 800171e:	687a      	ldr	r2, [r7, #4]
 8001720:	4413      	add	r3, r2
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	737b      	strb	r3, [r7, #13]
        check[2] = 0;
 8001726:	2300      	movs	r3, #0
 8001728:	73bb      	strb	r3, [r7, #14]
    }
    else
        return 0;// no checksum separator found there for invalid

    sprintf(checkcalcstr,"%02X",calculated_check);
 800172a:	f107 0308 	add.w	r3, r7, #8
 800172e:	693a      	ldr	r2, [r7, #16]
 8001730:	490a      	ldr	r1, [pc, #40]	; (800175c <GPS_validate+0xc0>)
 8001732:	4618      	mov	r0, r3
 8001734:	f006 fb82 	bl	8007e3c <siprintf>
    return((checkcalcstr[0] == check[0])
 8001738:	7a3a      	ldrb	r2, [r7, #8]
 800173a:	7b3b      	ldrb	r3, [r7, #12]
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 800173c:	429a      	cmp	r2, r3
 800173e:	d108      	bne.n	8001752 <GPS_validate+0xb6>
 8001740:	e001      	b.n	8001746 <GPS_validate+0xaa>
        return 0;// no checksum separator found there for invalid
 8001742:	2300      	movs	r3, #0
 8001744:	e006      	b.n	8001754 <GPS_validate+0xb8>
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8001746:	7a7a      	ldrb	r2, [r7, #9]
 8001748:	7b7b      	ldrb	r3, [r7, #13]
 800174a:	429a      	cmp	r2, r3
 800174c:	d101      	bne.n	8001752 <GPS_validate+0xb6>
 800174e:	2301      	movs	r3, #1
 8001750:	e000      	b.n	8001754 <GPS_validate+0xb8>
 8001752:	2300      	movs	r3, #0
}
 8001754:	4618      	mov	r0, r3
 8001756:	3718      	adds	r7, #24
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	0800c7bc 	.word	0x0800c7bc

08001760 <GPS_parse>:

void GPS_parse(char *GPSstrParse){
 8001760:	b5b0      	push	{r4, r5, r7, lr}
 8001762:	b0aa      	sub	sp, #168	; 0xa8
 8001764:	af08      	add	r7, sp, #32
 8001766:	6078      	str	r0, [r7, #4]
    if(!strncmp(GPSstrParse, "$GPGGA", 6)){
 8001768:	2206      	movs	r2, #6
 800176a:	4961      	ldr	r1, [pc, #388]	; (80018f0 <GPS_parse+0x190>)
 800176c:	6878      	ldr	r0, [r7, #4]
 800176e:	f006 fbf6 	bl	8007f5e <strncmp>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d165      	bne.n	8001844 <GPS_parse+0xe4>
    	if (sscanf(GPSstrParse, "$GPGGA,%f,%f,%c,%f,%c,%d,%d,%f,%f,%c", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.lock, &GPS.satelites, &GPS.hdop, &GPS.msl_altitude, &GPS.msl_units) >= 1){
 8001778:	4b5e      	ldr	r3, [pc, #376]	; (80018f4 <GPS_parse+0x194>)
 800177a:	9307      	str	r3, [sp, #28]
 800177c:	4b5e      	ldr	r3, [pc, #376]	; (80018f8 <GPS_parse+0x198>)
 800177e:	9306      	str	r3, [sp, #24]
 8001780:	4b5e      	ldr	r3, [pc, #376]	; (80018fc <GPS_parse+0x19c>)
 8001782:	9305      	str	r3, [sp, #20]
 8001784:	4b5e      	ldr	r3, [pc, #376]	; (8001900 <GPS_parse+0x1a0>)
 8001786:	9304      	str	r3, [sp, #16]
 8001788:	4b5e      	ldr	r3, [pc, #376]	; (8001904 <GPS_parse+0x1a4>)
 800178a:	9303      	str	r3, [sp, #12]
 800178c:	4b5e      	ldr	r3, [pc, #376]	; (8001908 <GPS_parse+0x1a8>)
 800178e:	9302      	str	r3, [sp, #8]
 8001790:	4b5e      	ldr	r3, [pc, #376]	; (800190c <GPS_parse+0x1ac>)
 8001792:	9301      	str	r3, [sp, #4]
 8001794:	4b5e      	ldr	r3, [pc, #376]	; (8001910 <GPS_parse+0x1b0>)
 8001796:	9300      	str	r3, [sp, #0]
 8001798:	4b5e      	ldr	r3, [pc, #376]	; (8001914 <GPS_parse+0x1b4>)
 800179a:	4a5f      	ldr	r2, [pc, #380]	; (8001918 <GPS_parse+0x1b8>)
 800179c:	495f      	ldr	r1, [pc, #380]	; (800191c <GPS_parse+0x1bc>)
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f006 fb6c 	bl	8007e7c <siscanf>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	f340 809e 	ble.w	80018e8 <GPS_parse+0x188>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 80017ac:	4b5c      	ldr	r3, [pc, #368]	; (8001920 <GPS_parse+0x1c0>)
 80017ae:	edd3 7a04 	vldr	s15, [r3, #16]
 80017b2:	4b5b      	ldr	r3, [pc, #364]	; (8001920 <GPS_parse+0x1c0>)
 80017b4:	7e1b      	ldrb	r3, [r3, #24]
 80017b6:	4618      	mov	r0, r3
 80017b8:	eeb0 0a67 	vmov.f32	s0, s15
 80017bc:	f000 f8d8 	bl	8001970 <GPS_nmea_to_dec>
 80017c0:	eef0 7a40 	vmov.f32	s15, s0
 80017c4:	4b56      	ldr	r3, [pc, #344]	; (8001920 <GPS_parse+0x1c0>)
 80017c6:	edc3 7a01 	vstr	s15, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 80017ca:	4b55      	ldr	r3, [pc, #340]	; (8001920 <GPS_parse+0x1c0>)
 80017cc:	edd3 7a03 	vldr	s15, [r3, #12]
 80017d0:	4b53      	ldr	r3, [pc, #332]	; (8001920 <GPS_parse+0x1c0>)
 80017d2:	7e5b      	ldrb	r3, [r3, #25]
 80017d4:	4618      	mov	r0, r3
 80017d6:	eeb0 0a67 	vmov.f32	s0, s15
 80017da:	f000 f8c9 	bl	8001970 <GPS_nmea_to_dec>
 80017de:	eef0 7a40 	vmov.f32	s15, s0
 80017e2:	4b4f      	ldr	r3, [pc, #316]	; (8001920 <GPS_parse+0x1c0>)
 80017e4:	edc3 7a00 	vstr	s15, [r3]

    		char buf[GPSBUFSIZE] = {0,};
 80017e8:	2300      	movs	r3, #0
 80017ea:	60bb      	str	r3, [r7, #8]
 80017ec:	f107 030c 	add.w	r3, r7, #12
 80017f0:	227c      	movs	r2, #124	; 0x7c
 80017f2:	2100      	movs	r1, #0
 80017f4:	4618      	mov	r0, r3
 80017f6:	f005 fc99 	bl	800712c <memset>
			sprintf(buf, ",%f,%f\n\r", GPS.dec_latitude, GPS.dec_longitude);
 80017fa:	4b49      	ldr	r3, [pc, #292]	; (8001920 <GPS_parse+0x1c0>)
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	4618      	mov	r0, r3
 8001800:	f7fe feb2 	bl	8000568 <__aeabi_f2d>
 8001804:	4604      	mov	r4, r0
 8001806:	460d      	mov	r5, r1
 8001808:	4b45      	ldr	r3, [pc, #276]	; (8001920 <GPS_parse+0x1c0>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4618      	mov	r0, r3
 800180e:	f7fe feab 	bl	8000568 <__aeabi_f2d>
 8001812:	4602      	mov	r2, r0
 8001814:	460b      	mov	r3, r1
 8001816:	f107 0008 	add.w	r0, r7, #8
 800181a:	e9cd 2300 	strd	r2, r3, [sp]
 800181e:	4622      	mov	r2, r4
 8001820:	462b      	mov	r3, r5
 8001822:	4940      	ldr	r1, [pc, #256]	; (8001924 <GPS_parse+0x1c4>)
 8001824:	f006 fb0a 	bl	8007e3c <siprintf>
			// transmit data to bluetooth module
			HAL_UART_Transmit(&huart7, (unsigned char *)buf, strlen(buf), 10);
 8001828:	f107 0308 	add.w	r3, r7, #8
 800182c:	4618      	mov	r0, r3
 800182e:	f7fe fcdf 	bl	80001f0 <strlen>
 8001832:	4603      	mov	r3, r0
 8001834:	b29a      	uxth	r2, r3
 8001836:	f107 0108 	add.w	r1, r7, #8
 800183a:	230a      	movs	r3, #10
 800183c:	483a      	ldr	r0, [pc, #232]	; (8001928 <GPS_parse+0x1c8>)
 800183e:	f004 fc20 	bl	8006082 <HAL_UART_Transmit>
 8001842:	e051      	b.n	80018e8 <GPS_parse+0x188>
			// transmit data to huart3 for check
/*			HAL_UART_Transmit(&huart3, (unsigned char *)buf, strlen(buf), 10);*/
    		return;
    	}
    }
    else if (!strncmp(GPSstrParse, "$GPRMC", 6)){
 8001844:	2206      	movs	r2, #6
 8001846:	4939      	ldr	r1, [pc, #228]	; (800192c <GPS_parse+0x1cc>)
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	f006 fb88 	bl	8007f5e <strncmp>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d114      	bne.n	800187e <GPS_parse+0x11e>
    	if(sscanf(GPSstrParse, "$GPRMC,%f,%f,%c,%f,%c,%f,%f,%d", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.speed_k, &GPS.course_d, &GPS.date) >= 1)
 8001854:	4b36      	ldr	r3, [pc, #216]	; (8001930 <GPS_parse+0x1d0>)
 8001856:	9305      	str	r3, [sp, #20]
 8001858:	4b36      	ldr	r3, [pc, #216]	; (8001934 <GPS_parse+0x1d4>)
 800185a:	9304      	str	r3, [sp, #16]
 800185c:	4b36      	ldr	r3, [pc, #216]	; (8001938 <GPS_parse+0x1d8>)
 800185e:	9303      	str	r3, [sp, #12]
 8001860:	4b29      	ldr	r3, [pc, #164]	; (8001908 <GPS_parse+0x1a8>)
 8001862:	9302      	str	r3, [sp, #8]
 8001864:	4b29      	ldr	r3, [pc, #164]	; (800190c <GPS_parse+0x1ac>)
 8001866:	9301      	str	r3, [sp, #4]
 8001868:	4b29      	ldr	r3, [pc, #164]	; (8001910 <GPS_parse+0x1b0>)
 800186a:	9300      	str	r3, [sp, #0]
 800186c:	4b29      	ldr	r3, [pc, #164]	; (8001914 <GPS_parse+0x1b4>)
 800186e:	4a2a      	ldr	r2, [pc, #168]	; (8001918 <GPS_parse+0x1b8>)
 8001870:	4932      	ldr	r1, [pc, #200]	; (800193c <GPS_parse+0x1dc>)
 8001872:	6878      	ldr	r0, [r7, #4]
 8001874:	f006 fb02 	bl	8007e7c <siscanf>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	e034      	b.n	80018e8 <GPS_parse+0x188>
    		return;

    }
    else if (!strncmp(GPSstrParse, "$GPGLL", 6)){
 800187e:	2206      	movs	r2, #6
 8001880:	492f      	ldr	r1, [pc, #188]	; (8001940 <GPS_parse+0x1e0>)
 8001882:	6878      	ldr	r0, [r7, #4]
 8001884:	f006 fb6b 	bl	8007f5e <strncmp>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d110      	bne.n	80018b0 <GPS_parse+0x150>
        if(sscanf(GPSstrParse, "$GPGLL,%f,%c,%f,%c,%f,%c", &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.utc_time, &GPS.gll_status) >= 1)
 800188e:	4b2d      	ldr	r3, [pc, #180]	; (8001944 <GPS_parse+0x1e4>)
 8001890:	9303      	str	r3, [sp, #12]
 8001892:	4b21      	ldr	r3, [pc, #132]	; (8001918 <GPS_parse+0x1b8>)
 8001894:	9302      	str	r3, [sp, #8]
 8001896:	4b1c      	ldr	r3, [pc, #112]	; (8001908 <GPS_parse+0x1a8>)
 8001898:	9301      	str	r3, [sp, #4]
 800189a:	4b1c      	ldr	r3, [pc, #112]	; (800190c <GPS_parse+0x1ac>)
 800189c:	9300      	str	r3, [sp, #0]
 800189e:	4b1c      	ldr	r3, [pc, #112]	; (8001910 <GPS_parse+0x1b0>)
 80018a0:	4a1c      	ldr	r2, [pc, #112]	; (8001914 <GPS_parse+0x1b4>)
 80018a2:	4929      	ldr	r1, [pc, #164]	; (8001948 <GPS_parse+0x1e8>)
 80018a4:	6878      	ldr	r0, [r7, #4]
 80018a6:	f006 fae9 	bl	8007e7c <siscanf>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	e01b      	b.n	80018e8 <GPS_parse+0x188>
            return;
    }
    else if (!strncmp(GPSstrParse, "$GPVTG", 6)){
 80018b0:	2206      	movs	r2, #6
 80018b2:	4926      	ldr	r1, [pc, #152]	; (800194c <GPS_parse+0x1ec>)
 80018b4:	6878      	ldr	r0, [r7, #4]
 80018b6:	f006 fb52 	bl	8007f5e <strncmp>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d113      	bne.n	80018e8 <GPS_parse+0x188>
        if(sscanf(GPSstrParse, "$GPVTG,%f,%c,%f,%c,%f,%c,%f,%c", &GPS.course_t, &GPS.course_t_unit, &GPS.course_m, &GPS.course_m_unit, &GPS.speed_k, &GPS.speed_k_unit, &GPS.speed_km, &GPS.speed_km_unit) >= 1)
 80018c0:	4b23      	ldr	r3, [pc, #140]	; (8001950 <GPS_parse+0x1f0>)
 80018c2:	9305      	str	r3, [sp, #20]
 80018c4:	4b23      	ldr	r3, [pc, #140]	; (8001954 <GPS_parse+0x1f4>)
 80018c6:	9304      	str	r3, [sp, #16]
 80018c8:	4b23      	ldr	r3, [pc, #140]	; (8001958 <GPS_parse+0x1f8>)
 80018ca:	9303      	str	r3, [sp, #12]
 80018cc:	4b1a      	ldr	r3, [pc, #104]	; (8001938 <GPS_parse+0x1d8>)
 80018ce:	9302      	str	r3, [sp, #8]
 80018d0:	4b22      	ldr	r3, [pc, #136]	; (800195c <GPS_parse+0x1fc>)
 80018d2:	9301      	str	r3, [sp, #4]
 80018d4:	4b22      	ldr	r3, [pc, #136]	; (8001960 <GPS_parse+0x200>)
 80018d6:	9300      	str	r3, [sp, #0]
 80018d8:	4b22      	ldr	r3, [pc, #136]	; (8001964 <GPS_parse+0x204>)
 80018da:	4a23      	ldr	r2, [pc, #140]	; (8001968 <GPS_parse+0x208>)
 80018dc:	4923      	ldr	r1, [pc, #140]	; (800196c <GPS_parse+0x20c>)
 80018de:	6878      	ldr	r0, [r7, #4]
 80018e0:	f006 facc 	bl	8007e7c <siscanf>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
            return;
    }
}
 80018e8:	3788      	adds	r7, #136	; 0x88
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bdb0      	pop	{r4, r5, r7, pc}
 80018ee:	bf00      	nop
 80018f0:	0800c7c4 	.word	0x0800c7c4
 80018f4:	200002f0 	.word	0x200002f0
 80018f8:	200002ec 	.word	0x200002ec
 80018fc:	200002e8 	.word	0x200002e8
 8001900:	200002e4 	.word	0x200002e4
 8001904:	200002e0 	.word	0x200002e0
 8001908:	200002dd 	.word	0x200002dd
 800190c:	200002d0 	.word	0x200002d0
 8001910:	200002dc 	.word	0x200002dc
 8001914:	200002d4 	.word	0x200002d4
 8001918:	200002d8 	.word	0x200002d8
 800191c:	0800c7cc 	.word	0x0800c7cc
 8001920:	200002c4 	.word	0x200002c4
 8001924:	0800c7f4 	.word	0x0800c7f4
 8001928:	200003fc 	.word	0x200003fc
 800192c:	0800c7ac 	.word	0x0800c7ac
 8001930:	200002fc 	.word	0x200002fc
 8001934:	200002f8 	.word	0x200002f8
 8001938:	200002f4 	.word	0x200002f4
 800193c:	0800c800 	.word	0x0800c800
 8001940:	0800c820 	.word	0x0800c820
 8001944:	20000300 	.word	0x20000300
 8001948:	0800c828 	.word	0x0800c828
 800194c:	0800c844 	.word	0x0800c844
 8001950:	20000318 	.word	0x20000318
 8001954:	20000314 	.word	0x20000314
 8001958:	20000311 	.word	0x20000311
 800195c:	20000310 	.word	0x20000310
 8001960:	2000030c 	.word	0x2000030c
 8001964:	20000308 	.word	0x20000308
 8001968:	20000304 	.word	0x20000304
 800196c:	0800c84c 	.word	0x0800c84c

08001970 <GPS_nmea_to_dec>:

float GPS_nmea_to_dec(float deg_coord, char nsew) {
 8001970:	b480      	push	{r7}
 8001972:	b087      	sub	sp, #28
 8001974:	af00      	add	r7, sp, #0
 8001976:	ed87 0a01 	vstr	s0, [r7, #4]
 800197a:	4603      	mov	r3, r0
 800197c:	70fb      	strb	r3, [r7, #3]
    int degree = (int)(deg_coord/100);
 800197e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001982:	eddf 6a20 	vldr	s13, [pc, #128]	; 8001a04 <GPS_nmea_to_dec+0x94>
 8001986:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800198a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800198e:	ee17 3a90 	vmov	r3, s15
 8001992:	613b      	str	r3, [r7, #16]
    float minutes = deg_coord - degree*100;
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	2264      	movs	r2, #100	; 0x64
 8001998:	fb02 f303 	mul.w	r3, r2, r3
 800199c:	ee07 3a90 	vmov	s15, r3
 80019a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019a4:	ed97 7a01 	vldr	s14, [r7, #4]
 80019a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019ac:	edc7 7a03 	vstr	s15, [r7, #12]
    float dec_deg = minutes / 60;
 80019b0:	ed97 7a03 	vldr	s14, [r7, #12]
 80019b4:	eddf 6a14 	vldr	s13, [pc, #80]	; 8001a08 <GPS_nmea_to_dec+0x98>
 80019b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019bc:	edc7 7a02 	vstr	s15, [r7, #8]
    float decimal = degree + dec_deg;
 80019c0:	693b      	ldr	r3, [r7, #16]
 80019c2:	ee07 3a90 	vmov	s15, r3
 80019c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019ca:	ed97 7a02 	vldr	s14, [r7, #8]
 80019ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019d2:	edc7 7a05 	vstr	s15, [r7, #20]
    if (nsew == 'S' || nsew == 'W') { // return negative
 80019d6:	78fb      	ldrb	r3, [r7, #3]
 80019d8:	2b53      	cmp	r3, #83	; 0x53
 80019da:	d002      	beq.n	80019e2 <GPS_nmea_to_dec+0x72>
 80019dc:	78fb      	ldrb	r3, [r7, #3]
 80019de:	2b57      	cmp	r3, #87	; 0x57
 80019e0:	d105      	bne.n	80019ee <GPS_nmea_to_dec+0x7e>
        decimal *= -1;
 80019e2:	edd7 7a05 	vldr	s15, [r7, #20]
 80019e6:	eef1 7a67 	vneg.f32	s15, s15
 80019ea:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    return decimal;
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	ee07 3a90 	vmov	s15, r3
}
 80019f4:	eeb0 0a67 	vmov.f32	s0, s15
 80019f8:	371c      	adds	r7, #28
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	42c80000 	.word	0x42c80000
 8001a08:	42700000 	.word	0x42700000

08001a0c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a10:	4b1b      	ldr	r3, [pc, #108]	; (8001a80 <MX_I2C1_Init+0x74>)
 8001a12:	4a1c      	ldr	r2, [pc, #112]	; (8001a84 <MX_I2C1_Init+0x78>)
 8001a14:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001a16:	4b1a      	ldr	r3, [pc, #104]	; (8001a80 <MX_I2C1_Init+0x74>)
 8001a18:	4a1b      	ldr	r2, [pc, #108]	; (8001a88 <MX_I2C1_Init+0x7c>)
 8001a1a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a1c:	4b18      	ldr	r3, [pc, #96]	; (8001a80 <MX_I2C1_Init+0x74>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a22:	4b17      	ldr	r3, [pc, #92]	; (8001a80 <MX_I2C1_Init+0x74>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a28:	4b15      	ldr	r3, [pc, #84]	; (8001a80 <MX_I2C1_Init+0x74>)
 8001a2a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a2e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a30:	4b13      	ldr	r3, [pc, #76]	; (8001a80 <MX_I2C1_Init+0x74>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a36:	4b12      	ldr	r3, [pc, #72]	; (8001a80 <MX_I2C1_Init+0x74>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a3c:	4b10      	ldr	r3, [pc, #64]	; (8001a80 <MX_I2C1_Init+0x74>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a42:	4b0f      	ldr	r3, [pc, #60]	; (8001a80 <MX_I2C1_Init+0x74>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a48:	480d      	ldr	r0, [pc, #52]	; (8001a80 <MX_I2C1_Init+0x74>)
 8001a4a:	f001 fc3b 	bl	80032c4 <HAL_I2C_Init>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a54:	f000 f9fc 	bl	8001e50 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a58:	2100      	movs	r1, #0
 8001a5a:	4809      	ldr	r0, [pc, #36]	; (8001a80 <MX_I2C1_Init+0x74>)
 8001a5c:	f002 fbf1 	bl	8004242 <HAL_I2CEx_ConfigAnalogFilter>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001a66:	f000 f9f3 	bl	8001e50 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001a6a:	2100      	movs	r1, #0
 8001a6c:	4804      	ldr	r0, [pc, #16]	; (8001a80 <MX_I2C1_Init+0x74>)
 8001a6e:	f002 fc24 	bl	80042ba <HAL_I2CEx_ConfigDigitalFilter>
 8001a72:	4603      	mov	r3, r0
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d001      	beq.n	8001a7c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001a78:	f000 f9ea 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a7c:	bf00      	nop
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	2000031c 	.word	0x2000031c
 8001a84:	40005400 	.word	0x40005400
 8001a88:	000186a0 	.word	0x000186a0

08001a8c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b08a      	sub	sp, #40	; 0x28
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a94:	f107 0314 	add.w	r3, r7, #20
 8001a98:	2200      	movs	r2, #0
 8001a9a:	601a      	str	r2, [r3, #0]
 8001a9c:	605a      	str	r2, [r3, #4]
 8001a9e:	609a      	str	r2, [r3, #8]
 8001aa0:	60da      	str	r2, [r3, #12]
 8001aa2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a19      	ldr	r2, [pc, #100]	; (8001b10 <HAL_I2C_MspInit+0x84>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d12c      	bne.n	8001b08 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aae:	2300      	movs	r3, #0
 8001ab0:	613b      	str	r3, [r7, #16]
 8001ab2:	4b18      	ldr	r3, [pc, #96]	; (8001b14 <HAL_I2C_MspInit+0x88>)
 8001ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab6:	4a17      	ldr	r2, [pc, #92]	; (8001b14 <HAL_I2C_MspInit+0x88>)
 8001ab8:	f043 0302 	orr.w	r3, r3, #2
 8001abc:	6313      	str	r3, [r2, #48]	; 0x30
 8001abe:	4b15      	ldr	r3, [pc, #84]	; (8001b14 <HAL_I2C_MspInit+0x88>)
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac2:	f003 0302 	and.w	r3, r3, #2
 8001ac6:	613b      	str	r3, [r7, #16]
 8001ac8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001aca:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001ace:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ad0:	2312      	movs	r3, #18
 8001ad2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001adc:	2304      	movs	r3, #4
 8001ade:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ae0:	f107 0314 	add.w	r3, r7, #20
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	480c      	ldr	r0, [pc, #48]	; (8001b18 <HAL_I2C_MspInit+0x8c>)
 8001ae8:	f001 fa26 	bl	8002f38 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001aec:	2300      	movs	r3, #0
 8001aee:	60fb      	str	r3, [r7, #12]
 8001af0:	4b08      	ldr	r3, [pc, #32]	; (8001b14 <HAL_I2C_MspInit+0x88>)
 8001af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af4:	4a07      	ldr	r2, [pc, #28]	; (8001b14 <HAL_I2C_MspInit+0x88>)
 8001af6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001afa:	6413      	str	r3, [r2, #64]	; 0x40
 8001afc:	4b05      	ldr	r3, [pc, #20]	; (8001b14 <HAL_I2C_MspInit+0x88>)
 8001afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b04:	60fb      	str	r3, [r7, #12]
 8001b06:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001b08:	bf00      	nop
 8001b0a:	3728      	adds	r7, #40	; 0x28
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	40005400 	.word	0x40005400
 8001b14:	40023800 	.word	0x40023800
 8001b18:	40020400 	.word	0x40020400

08001b1c <__io_putchar>:
  #define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8001b24:	1d39      	adds	r1, r7, #4
 8001b26:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	4803      	ldr	r0, [pc, #12]	; (8001b3c <__io_putchar+0x20>)
 8001b2e:	f004 faa8 	bl	8006082 <HAL_UART_Transmit>

  return ch;
 8001b32:	687b      	ldr	r3, [r7, #4]
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	3708      	adds	r7, #8
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	20000484 	.word	0x20000484

08001b40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b44:	f000 ffbe 	bl	8002ac4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b48:	f000 f84c 	bl	8001be4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b4c:	f7ff fcaa 	bl	80014a4 <MX_GPIO_Init>
  MX_RTC_Init();
 8001b50:	f000 fb7e 	bl	8002250 <MX_RTC_Init>
  MX_USART2_UART_Init();
 8001b54:	f000 fe4c 	bl	80027f0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001b58:	f000 fe74 	bl	8002844 <MX_USART3_UART_Init>
  MX_UART7_Init();
 8001b5c:	f000 fe1e 	bl	800279c <MX_UART7_Init>
  MX_I2C1_Init();
 8001b60:	f7ff ff54 	bl	8001a0c <MX_I2C1_Init>
  MX_TIM2_Init();
 8001b64:	f000 fd0c 	bl	8002580 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */


  GPS_Init();
 8001b68:	f7ff fd52 	bl	8001610 <GPS_Init>
  BT_Init();
 8001b6c:	f7ff fbf2 	bl	8001354 <BT_Init>
  Compass_Init();
 8001b70:	f7ff fbdc 	bl	800132c <Compass_Init>
  initmotor();
 8001b74:	f000 fb50 	bl	8002218 <initmotor>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  calculateHeading();
 8001b78:	f000 f8c2 	bl	8001d00 <calculateHeading>
	  Move(controlCMD);
 8001b7c:	4b13      	ldr	r3, [pc, #76]	; (8001bcc <main+0x8c>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4618      	mov	r0, r3
 8001b82:	f000 f96b 	bl	8001e5c <Move>



	  HAL_Delay(70);
 8001b86:	2046      	movs	r0, #70	; 0x46
 8001b88:	f001 f80e 	bl	8002ba8 <HAL_Delay>



	  distance_long=(phoneGPS.longitude - GPS.dec_longitude)*100000;
 8001b8c:	4b10      	ldr	r3, [pc, #64]	; (8001bd0 <main+0x90>)
 8001b8e:	ed93 7a00 	vldr	s14, [r3]
 8001b92:	4b10      	ldr	r3, [pc, #64]	; (8001bd4 <main+0x94>)
 8001b94:	edd3 7a00 	vldr	s15, [r3]
 8001b98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b9c:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8001bd8 <main+0x98>
 8001ba0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ba4:	4b0d      	ldr	r3, [pc, #52]	; (8001bdc <main+0x9c>)
 8001ba6:	edc3 7a00 	vstr	s15, [r3]
	  distance_lat=(phoneGPS.latitude - GPS.dec_latitude)*100000;
 8001baa:	4b09      	ldr	r3, [pc, #36]	; (8001bd0 <main+0x90>)
 8001bac:	ed93 7a01 	vldr	s14, [r3, #4]
 8001bb0:	4b08      	ldr	r3, [pc, #32]	; (8001bd4 <main+0x94>)
 8001bb2:	edd3 7a01 	vldr	s15, [r3, #4]
 8001bb6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bba:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001bd8 <main+0x98>
 8001bbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bc2:	4b07      	ldr	r3, [pc, #28]	; (8001be0 <main+0xa0>)
 8001bc4:	edc3 7a00 	vstr	s15, [r3]
	  calculateHeading();
 8001bc8:	e7d6      	b.n	8001b78 <main+0x38>
 8001bca:	bf00      	nop
 8001bcc:	20000238 	.word	0x20000238
 8001bd0:	20000214 	.word	0x20000214
 8001bd4:	200002c4 	.word	0x200002c4
 8001bd8:	47c35000 	.word	0x47c35000
 8001bdc:	20000388 	.word	0x20000388
 8001be0:	2000038c 	.word	0x2000038c

08001be4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b094      	sub	sp, #80	; 0x50
 8001be8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bea:	f107 0320 	add.w	r3, r7, #32
 8001bee:	2230      	movs	r2, #48	; 0x30
 8001bf0:	2100      	movs	r1, #0
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f005 fa9a 	bl	800712c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bf8:	f107 030c 	add.w	r3, r7, #12
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	601a      	str	r2, [r3, #0]
 8001c00:	605a      	str	r2, [r3, #4]
 8001c02:	609a      	str	r2, [r3, #8]
 8001c04:	60da      	str	r2, [r3, #12]
 8001c06:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c08:	2300      	movs	r3, #0
 8001c0a:	60bb      	str	r3, [r7, #8]
 8001c0c:	4b2c      	ldr	r3, [pc, #176]	; (8001cc0 <SystemClock_Config+0xdc>)
 8001c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c10:	4a2b      	ldr	r2, [pc, #172]	; (8001cc0 <SystemClock_Config+0xdc>)
 8001c12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c16:	6413      	str	r3, [r2, #64]	; 0x40
 8001c18:	4b29      	ldr	r3, [pc, #164]	; (8001cc0 <SystemClock_Config+0xdc>)
 8001c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c20:	60bb      	str	r3, [r7, #8]
 8001c22:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c24:	2300      	movs	r3, #0
 8001c26:	607b      	str	r3, [r7, #4]
 8001c28:	4b26      	ldr	r3, [pc, #152]	; (8001cc4 <SystemClock_Config+0xe0>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a25      	ldr	r2, [pc, #148]	; (8001cc4 <SystemClock_Config+0xe0>)
 8001c2e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001c32:	6013      	str	r3, [r2, #0]
 8001c34:	4b23      	ldr	r3, [pc, #140]	; (8001cc4 <SystemClock_Config+0xe0>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001c3c:	607b      	str	r3, [r7, #4]
 8001c3e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8001c40:	2306      	movs	r3, #6
 8001c42:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001c44:	2301      	movs	r3, #1
 8001c46:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c4c:	2310      	movs	r3, #16
 8001c4e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c50:	2302      	movs	r3, #2
 8001c52:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c54:	2300      	movs	r3, #0
 8001c56:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001c58:	2308      	movs	r3, #8
 8001c5a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001c5c:	23b4      	movs	r3, #180	; 0xb4
 8001c5e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c60:	2302      	movs	r3, #2
 8001c62:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001c64:	2304      	movs	r3, #4
 8001c66:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c68:	f107 0320 	add.w	r3, r7, #32
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f002 fbb3 	bl	80043d8 <HAL_RCC_OscConfig>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d001      	beq.n	8001c7c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001c78:	f000 f8ea 	bl	8001e50 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001c7c:	f002 fb5c 	bl	8004338 <HAL_PWREx_EnableOverDrive>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001c86:	f000 f8e3 	bl	8001e50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c8a:	230f      	movs	r3, #15
 8001c8c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c8e:	2302      	movs	r3, #2
 8001c90:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c92:	2300      	movs	r3, #0
 8001c94:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001c96:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001c9a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001c9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ca0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001ca2:	f107 030c 	add.w	r3, r7, #12
 8001ca6:	2105      	movs	r1, #5
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f002 fe0d 	bl	80048c8 <HAL_RCC_ClockConfig>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001cb4:	f000 f8cc 	bl	8001e50 <Error_Handler>
  }
}
 8001cb8:	bf00      	nop
 8001cba:	3750      	adds	r7, #80	; 0x50
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	40023800 	.word	0x40023800
 8001cc4:	40007000 	.word	0x40007000

08001cc8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
	if(huart == &huart2) GPS_UART_CallBack();
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	4a08      	ldr	r2, [pc, #32]	; (8001cf4 <HAL_UART_RxCpltCallback+0x2c>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d101      	bne.n	8001cdc <HAL_UART_RxCpltCallback+0x14>
 8001cd8:	f7ff fca8 	bl	800162c <GPS_UART_CallBack>
	if(huart->Instance == UART7) Phone_UART_CallBack();
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a05      	ldr	r2, [pc, #20]	; (8001cf8 <HAL_UART_RxCpltCallback+0x30>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d101      	bne.n	8001cea <HAL_UART_RxCpltCallback+0x22>
 8001ce6:	f7ff fb43 	bl	8001370 <Phone_UART_CallBack>

}
 8001cea:	bf00      	nop
 8001cec:	3708      	adds	r7, #8
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	20000440 	.word	0x20000440
 8001cf8:	40007800 	.word	0x40007800
 8001cfc:	00000000 	.word	0x00000000

08001d00 <calculateHeading>:

void calculateHeading(void){
 8001d00:	b5b0      	push	{r4, r5, r7, lr}
 8001d02:	af00      	add	r7, sp, #0
	  mag = HMC5883L_readNormalize ();
 8001d04:	f7ff f988 	bl	8001018 <HMC5883L_readNormalize>
 8001d08:	eef0 6a40 	vmov.f32	s13, s0
 8001d0c:	eeb0 7a60 	vmov.f32	s14, s1
 8001d10:	eef0 7a41 	vmov.f32	s15, s2
 8001d14:	4b48      	ldr	r3, [pc, #288]	; (8001e38 <calculateHeading+0x138>)
 8001d16:	edc3 6a00 	vstr	s13, [r3]
 8001d1a:	ed83 7a01 	vstr	s14, [r3, #4]
 8001d1e:	edc3 7a02 	vstr	s15, [r3, #8]
//	  printf ("XAxis %0.2f, YAxis %0.2f, ZAxis %0.2f \r\n", mag.XAxis, mag.YAxis, mag.ZAxis);

	  // Calculate heading
	  heading = atan2(mag.YAxis, mag.XAxis);
 8001d22:	4b45      	ldr	r3, [pc, #276]	; (8001e38 <calculateHeading+0x138>)
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7fe fc1e 	bl	8000568 <__aeabi_f2d>
 8001d2c:	4604      	mov	r4, r0
 8001d2e:	460d      	mov	r5, r1
 8001d30:	4b41      	ldr	r3, [pc, #260]	; (8001e38 <calculateHeading+0x138>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4618      	mov	r0, r3
 8001d36:	f7fe fc17 	bl	8000568 <__aeabi_f2d>
 8001d3a:	4602      	mov	r2, r0
 8001d3c:	460b      	mov	r3, r1
 8001d3e:	ec43 2b11 	vmov	d1, r2, r3
 8001d42:	ec45 4b10 	vmov	d0, r4, r5
 8001d46:	f00a faa1 	bl	800c28c <atan2>
 8001d4a:	ec53 2b10 	vmov	r2, r3, d0
 8001d4e:	4610      	mov	r0, r2
 8001d50:	4619      	mov	r1, r3
 8001d52:	f7fe ff59 	bl	8000c08 <__aeabi_d2f>
 8001d56:	4603      	mov	r3, r0
 8001d58:	4a38      	ldr	r2, [pc, #224]	; (8001e3c <calculateHeading+0x13c>)
 8001d5a:	6013      	str	r3, [r2, #0]
	  // Set declination angle on your location and fix heading
	  // You can find your declination on: http://magnetic-declination.com/
	  // (+) Positive or (-) for negative
	  // For Bytom / Poland declination angle is 4'26E (positive)
	  // Formula: (deg + (min / 60.0)) / (180 / M_PI);
	  declinationAngle = (8.0 + (50.0 / 60.0)) / (180 / M_PI);
 8001d5c:	4b38      	ldr	r3, [pc, #224]	; (8001e40 <calculateHeading+0x140>)
 8001d5e:	4a39      	ldr	r2, [pc, #228]	; (8001e44 <calculateHeading+0x144>)
 8001d60:	601a      	str	r2, [r3, #0]
	  heading += declinationAngle;
 8001d62:	4b36      	ldr	r3, [pc, #216]	; (8001e3c <calculateHeading+0x13c>)
 8001d64:	ed93 7a00 	vldr	s14, [r3]
 8001d68:	4b35      	ldr	r3, [pc, #212]	; (8001e40 <calculateHeading+0x140>)
 8001d6a:	edd3 7a00 	vldr	s15, [r3]
 8001d6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d72:	4b32      	ldr	r3, [pc, #200]	; (8001e3c <calculateHeading+0x13c>)
 8001d74:	edc3 7a00 	vstr	s15, [r3]
	  // Correct for heading < 0deg and heading > 360deg
	  if (heading < 0)
 8001d78:	4b30      	ldr	r3, [pc, #192]	; (8001e3c <calculateHeading+0x13c>)
 8001d7a:	edd3 7a00 	vldr	s15, [r3]
 8001d7e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d86:	d512      	bpl.n	8001dae <calculateHeading+0xae>
	  {
	  heading += 2 * M_PI;
 8001d88:	4b2c      	ldr	r3, [pc, #176]	; (8001e3c <calculateHeading+0x13c>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f7fe fbeb 	bl	8000568 <__aeabi_f2d>
 8001d92:	a325      	add	r3, pc, #148	; (adr r3, 8001e28 <calculateHeading+0x128>)
 8001d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d98:	f7fe fa88 	bl	80002ac <__adddf3>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	460b      	mov	r3, r1
 8001da0:	4610      	mov	r0, r2
 8001da2:	4619      	mov	r1, r3
 8001da4:	f7fe ff30 	bl	8000c08 <__aeabi_d2f>
 8001da8:	4603      	mov	r3, r0
 8001daa:	4a24      	ldr	r2, [pc, #144]	; (8001e3c <calculateHeading+0x13c>)
 8001dac:	6013      	str	r3, [r2, #0]
	  }
	  if (heading > 2 * M_PI)
 8001dae:	4b23      	ldr	r3, [pc, #140]	; (8001e3c <calculateHeading+0x13c>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7fe fbd8 	bl	8000568 <__aeabi_f2d>
 8001db8:	a31b      	add	r3, pc, #108	; (adr r3, 8001e28 <calculateHeading+0x128>)
 8001dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dbe:	f7fe febb 	bl	8000b38 <__aeabi_dcmpgt>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d012      	beq.n	8001dee <calculateHeading+0xee>
	  {
	  heading -= 2 * M_PI;
 8001dc8:	4b1c      	ldr	r3, [pc, #112]	; (8001e3c <calculateHeading+0x13c>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7fe fbcb 	bl	8000568 <__aeabi_f2d>
 8001dd2:	a315      	add	r3, pc, #84	; (adr r3, 8001e28 <calculateHeading+0x128>)
 8001dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dd8:	f7fe fa66 	bl	80002a8 <__aeabi_dsub>
 8001ddc:	4602      	mov	r2, r0
 8001dde:	460b      	mov	r3, r1
 8001de0:	4610      	mov	r0, r2
 8001de2:	4619      	mov	r1, r3
 8001de4:	f7fe ff10 	bl	8000c08 <__aeabi_d2f>
 8001de8:	4603      	mov	r3, r0
 8001dea:	4a14      	ldr	r2, [pc, #80]	; (8001e3c <calculateHeading+0x13c>)
 8001dec:	6013      	str	r3, [r2, #0]
	  }
	  // Convert to degrees
	  headingDegrees = heading * 180/M_PI; // Fix HMC5883L issue with angles
 8001dee:	4b13      	ldr	r3, [pc, #76]	; (8001e3c <calculateHeading+0x13c>)
 8001df0:	edd3 7a00 	vldr	s15, [r3]
 8001df4:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001e48 <calculateHeading+0x148>
 8001df8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dfc:	ee17 0a90 	vmov	r0, s15
 8001e00:	f7fe fbb2 	bl	8000568 <__aeabi_f2d>
 8001e04:	a30a      	add	r3, pc, #40	; (adr r3, 8001e30 <calculateHeading+0x130>)
 8001e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e0a:	f7fe fd2f 	bl	800086c <__aeabi_ddiv>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	460b      	mov	r3, r1
 8001e12:	4610      	mov	r0, r2
 8001e14:	4619      	mov	r1, r3
 8001e16:	f7fe fef7 	bl	8000c08 <__aeabi_d2f>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	4a0b      	ldr	r2, [pc, #44]	; (8001e4c <calculateHeading+0x14c>)
 8001e1e:	6013      	str	r3, [r2, #0]
//	  printf ("headingDegrees : %.0f\r\n", headingDegrees);
//	  printf ("headingDegrees : %.0f\r\n", fixedHeadingDegrees);
//	  printf ("headingDegrees : %.0f\r\n", smoothHeadingDegrees);

	  // We need delay ~28ms for allow data rate 30Hz (~33ms)
}
 8001e20:	bf00      	nop
 8001e22:	bdb0      	pop	{r4, r5, r7, pc}
 8001e24:	f3af 8000 	nop.w
 8001e28:	54442d18 	.word	0x54442d18
 8001e2c:	401921fb 	.word	0x401921fb
 8001e30:	54442d18 	.word	0x54442d18
 8001e34:	400921fb 	.word	0x400921fb
 8001e38:	20000370 	.word	0x20000370
 8001e3c:	2000037c 	.word	0x2000037c
 8001e40:	20000380 	.word	0x20000380
 8001e44:	3e1ddef0 	.word	0x3e1ddef0
 8001e48:	43340000 	.word	0x43340000
 8001e4c:	20000384 	.word	0x20000384

08001e50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e54:	b672      	cpsid	i
}
 8001e56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e58:	e7fe      	b.n	8001e58 <Error_Handler+0x8>
	...

08001e5c <Move>:





void Move(int controlcmd){
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]



	switch(controlcmd){
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2b06      	cmp	r3, #6
 8001e68:	f200 8097 	bhi.w	8001f9a <Move+0x13e>
 8001e6c:	a201      	add	r2, pc, #4	; (adr r2, 8001e74 <Move+0x18>)
 8001e6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e72:	bf00      	nop
 8001e74:	08001f75 	.word	0x08001f75
 8001e78:	08001e91 	.word	0x08001e91
 8001e7c:	08001edd 	.word	0x08001edd
 8001e80:	08001eb7 	.word	0x08001eb7
 8001e84:	08001f03 	.word	0x08001f03
 8001e88:	08001f29 	.word	0x08001f29
 8001e8c:	08001f4f 	.word	0x08001f4f
		case FORWARD:
			Forward();
 8001e90:	f000 f88c 	bl	8001fac <Forward>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0);
 8001e94:	2200      	movs	r2, #0
 8001e96:	2101      	movs	r1, #1
 8001e98:	4843      	ldr	r0, [pc, #268]	; (8001fa8 <Move+0x14c>)
 8001e9a:	f001 f9f9 	bl	8003290 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	2180      	movs	r1, #128	; 0x80
 8001ea2:	4841      	ldr	r0, [pc, #260]	; (8001fa8 <Move+0x14c>)
 8001ea4:	f001 f9f4 	bl	8003290 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001eae:	483e      	ldr	r0, [pc, #248]	; (8001fa8 <Move+0x14c>)
 8001eb0:	f001 f9ee 	bl	8003290 <HAL_GPIO_WritePin>
			break;
 8001eb4:	e074      	b.n	8001fa0 <Move+0x144>
		case BACKWARD:
			Backward();
 8001eb6:	f000 f8a9 	bl	800200c <Backward>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0);
 8001eba:	2200      	movs	r2, #0
 8001ebc:	2101      	movs	r1, #1
 8001ebe:	483a      	ldr	r0, [pc, #232]	; (8001fa8 <Move+0x14c>)
 8001ec0:	f001 f9e6 	bl	8003290 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	2180      	movs	r1, #128	; 0x80
 8001ec8:	4837      	ldr	r0, [pc, #220]	; (8001fa8 <Move+0x14c>)
 8001eca:	f001 f9e1 	bl	8003290 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);
 8001ece:	2200      	movs	r2, #0
 8001ed0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001ed4:	4834      	ldr	r0, [pc, #208]	; (8001fa8 <Move+0x14c>)
 8001ed6:	f001 f9db 	bl	8003290 <HAL_GPIO_WritePin>
			break;
 8001eda:	e061      	b.n	8001fa0 <Move+0x144>
		case RIGHT:
			Right();
 8001edc:	f000 f8c6 	bl	800206c <Right>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1);
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	2101      	movs	r1, #1
 8001ee4:	4830      	ldr	r0, [pc, #192]	; (8001fa8 <Move+0x14c>)
 8001ee6:	f001 f9d3 	bl	8003290 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 8001eea:	2200      	movs	r2, #0
 8001eec:	2180      	movs	r1, #128	; 0x80
 8001eee:	482e      	ldr	r0, [pc, #184]	; (8001fa8 <Move+0x14c>)
 8001ef0:	f001 f9ce 	bl	8003290 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001efa:	482b      	ldr	r0, [pc, #172]	; (8001fa8 <Move+0x14c>)
 8001efc:	f001 f9c8 	bl	8003290 <HAL_GPIO_WritePin>
			break;
 8001f00:	e04e      	b.n	8001fa0 <Move+0x144>
		case LEFT:
			Left();
 8001f02:	f000 f8e3 	bl	80020cc <Left>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0);
 8001f06:	2200      	movs	r2, #0
 8001f08:	2101      	movs	r1, #1
 8001f0a:	4827      	ldr	r0, [pc, #156]	; (8001fa8 <Move+0x14c>)
 8001f0c:	f001 f9c0 	bl	8003290 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8001f10:	2201      	movs	r2, #1
 8001f12:	2180      	movs	r1, #128	; 0x80
 8001f14:	4824      	ldr	r0, [pc, #144]	; (8001fa8 <Move+0x14c>)
 8001f16:	f001 f9bb 	bl	8003290 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f20:	4821      	ldr	r0, [pc, #132]	; (8001fa8 <Move+0x14c>)
 8001f22:	f001 f9b5 	bl	8003290 <HAL_GPIO_WritePin>
			break;
 8001f26:	e03b      	b.n	8001fa0 <Move+0x144>
		case CW:
			Cw();
 8001f28:	f000 f900 	bl	800212c <Cw>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1);
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	2101      	movs	r1, #1
 8001f30:	481d      	ldr	r0, [pc, #116]	; (8001fa8 <Move+0x14c>)
 8001f32:	f001 f9ad 	bl	8003290 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8001f36:	2201      	movs	r2, #1
 8001f38:	2180      	movs	r1, #128	; 0x80
 8001f3a:	481b      	ldr	r0, [pc, #108]	; (8001fa8 <Move+0x14c>)
 8001f3c:	f001 f9a8 	bl	8003290 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);
 8001f40:	2200      	movs	r2, #0
 8001f42:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f46:	4818      	ldr	r0, [pc, #96]	; (8001fa8 <Move+0x14c>)
 8001f48:	f001 f9a2 	bl	8003290 <HAL_GPIO_WritePin>
			break;
 8001f4c:	e028      	b.n	8001fa0 <Move+0x144>
		case CCW:
			Ccw();
 8001f4e:	f000 f91d 	bl	800218c <Ccw>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1);
 8001f52:	2201      	movs	r2, #1
 8001f54:	2101      	movs	r1, #1
 8001f56:	4814      	ldr	r0, [pc, #80]	; (8001fa8 <Move+0x14c>)
 8001f58:	f001 f99a 	bl	8003290 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	2180      	movs	r1, #128	; 0x80
 8001f60:	4811      	ldr	r0, [pc, #68]	; (8001fa8 <Move+0x14c>)
 8001f62:	f001 f995 	bl	8003290 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 8001f66:	2201      	movs	r2, #1
 8001f68:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f6c:	480e      	ldr	r0, [pc, #56]	; (8001fa8 <Move+0x14c>)
 8001f6e:	f001 f98f 	bl	8003290 <HAL_GPIO_WritePin>
			break;
 8001f72:	e015      	b.n	8001fa0 <Move+0x144>
		case STOP:
			Stop();
 8001f74:	f000 f93a 	bl	80021ec <Stop>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0);
 8001f78:	2200      	movs	r2, #0
 8001f7a:	2101      	movs	r1, #1
 8001f7c:	480a      	ldr	r0, [pc, #40]	; (8001fa8 <Move+0x14c>)
 8001f7e:	f001 f987 	bl	8003290 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 8001f82:	2200      	movs	r2, #0
 8001f84:	2180      	movs	r1, #128	; 0x80
 8001f86:	4808      	ldr	r0, [pc, #32]	; (8001fa8 <Move+0x14c>)
 8001f88:	f001 f982 	bl	8003290 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f92:	4805      	ldr	r0, [pc, #20]	; (8001fa8 <Move+0x14c>)
 8001f94:	f001 f97c 	bl	8003290 <HAL_GPIO_WritePin>
			break;
 8001f98:	e002      	b.n	8001fa0 <Move+0x144>
		default:
			Stop();
 8001f9a:	f000 f927 	bl	80021ec <Stop>
			break;
 8001f9e:	bf00      	nop
		}
}
 8001fa0:	bf00      	nop
 8001fa2:	3708      	adds	r7, #8
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40020400 	.word	0x40020400

08001fac <Forward>:

void Forward()
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1,GPIO_PIN_RESET);
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	2102      	movs	r1, #2
 8001fb4:	4812      	ldr	r0, [pc, #72]	; (8002000 <Forward+0x54>)
 8001fb6:	f001 f96b 	bl	8003290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9,GPIO_PIN_SET);
 8001fba:	2201      	movs	r2, #1
 8001fbc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001fc0:	4810      	ldr	r0, [pc, #64]	; (8002004 <Forward+0x58>)
 8001fc2:	f001 f965 	bl	8003290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7,GPIO_PIN_RESET);
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	2180      	movs	r1, #128	; 0x80
 8001fca:	480e      	ldr	r0, [pc, #56]	; (8002004 <Forward+0x58>)
 8001fcc:	f001 f960 	bl	8003290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8,GPIO_PIN_SET);
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001fd6:	480b      	ldr	r0, [pc, #44]	; (8002004 <Forward+0x58>)
 8001fd8:	f001 f95a 	bl	8003290 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001fdc:	2100      	movs	r1, #0
 8001fde:	480a      	ldr	r0, [pc, #40]	; (8002008 <Forward+0x5c>)
 8001fe0:	f003 f9b4 	bl	800534c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001fe4:	2104      	movs	r1, #4
 8001fe6:	4808      	ldr	r0, [pc, #32]	; (8002008 <Forward+0x5c>)
 8001fe8:	f003 f9b0 	bl	800534c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001fec:	2108      	movs	r1, #8
 8001fee:	4806      	ldr	r0, [pc, #24]	; (8002008 <Forward+0x5c>)
 8001ff0:	f003 f9ac 	bl	800534c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001ff4:	210c      	movs	r1, #12
 8001ff6:	4804      	ldr	r0, [pc, #16]	; (8002008 <Forward+0x5c>)
 8001ff8:	f003 f9a8 	bl	800534c <HAL_TIM_PWM_Start>
}
 8001ffc:	bf00      	nop
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	40021800 	.word	0x40021800
 8002004:	40021400 	.word	0x40021400
 8002008:	200003b4 	.word	0x200003b4

0800200c <Backward>:

void Backward()
{
 800200c:	b580      	push	{r7, lr}
 800200e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1,GPIO_PIN_SET);
 8002010:	2201      	movs	r2, #1
 8002012:	2102      	movs	r1, #2
 8002014:	4812      	ldr	r0, [pc, #72]	; (8002060 <Backward+0x54>)
 8002016:	f001 f93b 	bl	8003290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9,GPIO_PIN_RESET);
 800201a:	2200      	movs	r2, #0
 800201c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002020:	4810      	ldr	r0, [pc, #64]	; (8002064 <Backward+0x58>)
 8002022:	f001 f935 	bl	8003290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7,GPIO_PIN_SET);
 8002026:	2201      	movs	r2, #1
 8002028:	2180      	movs	r1, #128	; 0x80
 800202a:	480e      	ldr	r0, [pc, #56]	; (8002064 <Backward+0x58>)
 800202c:	f001 f930 	bl	8003290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8,GPIO_PIN_RESET);
 8002030:	2200      	movs	r2, #0
 8002032:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002036:	480b      	ldr	r0, [pc, #44]	; (8002064 <Backward+0x58>)
 8002038:	f001 f92a 	bl	8003290 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800203c:	2100      	movs	r1, #0
 800203e:	480a      	ldr	r0, [pc, #40]	; (8002068 <Backward+0x5c>)
 8002040:	f003 f984 	bl	800534c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8002044:	2104      	movs	r1, #4
 8002046:	4808      	ldr	r0, [pc, #32]	; (8002068 <Backward+0x5c>)
 8002048:	f003 f980 	bl	800534c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800204c:	2108      	movs	r1, #8
 800204e:	4806      	ldr	r0, [pc, #24]	; (8002068 <Backward+0x5c>)
 8002050:	f003 f97c 	bl	800534c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002054:	210c      	movs	r1, #12
 8002056:	4804      	ldr	r0, [pc, #16]	; (8002068 <Backward+0x5c>)
 8002058:	f003 f978 	bl	800534c <HAL_TIM_PWM_Start>
}
 800205c:	bf00      	nop
 800205e:	bd80      	pop	{r7, pc}
 8002060:	40021800 	.word	0x40021800
 8002064:	40021400 	.word	0x40021400
 8002068:	200003b4 	.word	0x200003b4

0800206c <Right>:

void Right()
{
 800206c:	b580      	push	{r7, lr}
 800206e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1,GPIO_PIN_SET);
 8002070:	2201      	movs	r2, #1
 8002072:	2102      	movs	r1, #2
 8002074:	4812      	ldr	r0, [pc, #72]	; (80020c0 <Right+0x54>)
 8002076:	f001 f90b 	bl	8003290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9,GPIO_PIN_RESET);
 800207a:	2200      	movs	r2, #0
 800207c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002080:	4810      	ldr	r0, [pc, #64]	; (80020c4 <Right+0x58>)
 8002082:	f001 f905 	bl	8003290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7,GPIO_PIN_RESET);
 8002086:	2200      	movs	r2, #0
 8002088:	2180      	movs	r1, #128	; 0x80
 800208a:	480e      	ldr	r0, [pc, #56]	; (80020c4 <Right+0x58>)
 800208c:	f001 f900 	bl	8003290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8,GPIO_PIN_SET);
 8002090:	2201      	movs	r2, #1
 8002092:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002096:	480b      	ldr	r0, [pc, #44]	; (80020c4 <Right+0x58>)
 8002098:	f001 f8fa 	bl	8003290 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800209c:	2100      	movs	r1, #0
 800209e:	480a      	ldr	r0, [pc, #40]	; (80020c8 <Right+0x5c>)
 80020a0:	f003 f954 	bl	800534c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80020a4:	2104      	movs	r1, #4
 80020a6:	4808      	ldr	r0, [pc, #32]	; (80020c8 <Right+0x5c>)
 80020a8:	f003 f950 	bl	800534c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80020ac:	2108      	movs	r1, #8
 80020ae:	4806      	ldr	r0, [pc, #24]	; (80020c8 <Right+0x5c>)
 80020b0:	f003 f94c 	bl	800534c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80020b4:	210c      	movs	r1, #12
 80020b6:	4804      	ldr	r0, [pc, #16]	; (80020c8 <Right+0x5c>)
 80020b8:	f003 f948 	bl	800534c <HAL_TIM_PWM_Start>
}
 80020bc:	bf00      	nop
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	40021800 	.word	0x40021800
 80020c4:	40021400 	.word	0x40021400
 80020c8:	200003b4 	.word	0x200003b4

080020cc <Left>:

void Left()
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1,GPIO_PIN_RESET);
 80020d0:	2200      	movs	r2, #0
 80020d2:	2102      	movs	r1, #2
 80020d4:	4812      	ldr	r0, [pc, #72]	; (8002120 <Left+0x54>)
 80020d6:	f001 f8db 	bl	8003290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9,GPIO_PIN_SET);
 80020da:	2201      	movs	r2, #1
 80020dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020e0:	4810      	ldr	r0, [pc, #64]	; (8002124 <Left+0x58>)
 80020e2:	f001 f8d5 	bl	8003290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7,GPIO_PIN_SET);
 80020e6:	2201      	movs	r2, #1
 80020e8:	2180      	movs	r1, #128	; 0x80
 80020ea:	480e      	ldr	r0, [pc, #56]	; (8002124 <Left+0x58>)
 80020ec:	f001 f8d0 	bl	8003290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8,GPIO_PIN_RESET);
 80020f0:	2200      	movs	r2, #0
 80020f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020f6:	480b      	ldr	r0, [pc, #44]	; (8002124 <Left+0x58>)
 80020f8:	f001 f8ca 	bl	8003290 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80020fc:	2100      	movs	r1, #0
 80020fe:	480a      	ldr	r0, [pc, #40]	; (8002128 <Left+0x5c>)
 8002100:	f003 f924 	bl	800534c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8002104:	2104      	movs	r1, #4
 8002106:	4808      	ldr	r0, [pc, #32]	; (8002128 <Left+0x5c>)
 8002108:	f003 f920 	bl	800534c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800210c:	2108      	movs	r1, #8
 800210e:	4806      	ldr	r0, [pc, #24]	; (8002128 <Left+0x5c>)
 8002110:	f003 f91c 	bl	800534c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002114:	210c      	movs	r1, #12
 8002116:	4804      	ldr	r0, [pc, #16]	; (8002128 <Left+0x5c>)
 8002118:	f003 f918 	bl	800534c <HAL_TIM_PWM_Start>
}
 800211c:	bf00      	nop
 800211e:	bd80      	pop	{r7, pc}
 8002120:	40021800 	.word	0x40021800
 8002124:	40021400 	.word	0x40021400
 8002128:	200003b4 	.word	0x200003b4

0800212c <Cw>:

void Cw()
{
 800212c:	b580      	push	{r7, lr}
 800212e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1,GPIO_PIN_RESET);
 8002130:	2200      	movs	r2, #0
 8002132:	2102      	movs	r1, #2
 8002134:	4812      	ldr	r0, [pc, #72]	; (8002180 <Cw+0x54>)
 8002136:	f001 f8ab 	bl	8003290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9,GPIO_PIN_RESET);
 800213a:	2200      	movs	r2, #0
 800213c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002140:	4810      	ldr	r0, [pc, #64]	; (8002184 <Cw+0x58>)
 8002142:	f001 f8a5 	bl	8003290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7,GPIO_PIN_RESET);
 8002146:	2200      	movs	r2, #0
 8002148:	2180      	movs	r1, #128	; 0x80
 800214a:	480e      	ldr	r0, [pc, #56]	; (8002184 <Cw+0x58>)
 800214c:	f001 f8a0 	bl	8003290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8,GPIO_PIN_RESET);
 8002150:	2200      	movs	r2, #0
 8002152:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002156:	480b      	ldr	r0, [pc, #44]	; (8002184 <Cw+0x58>)
 8002158:	f001 f89a 	bl	8003290 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800215c:	2100      	movs	r1, #0
 800215e:	480a      	ldr	r0, [pc, #40]	; (8002188 <Cw+0x5c>)
 8002160:	f003 f8f4 	bl	800534c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8002164:	2104      	movs	r1, #4
 8002166:	4808      	ldr	r0, [pc, #32]	; (8002188 <Cw+0x5c>)
 8002168:	f003 f8f0 	bl	800534c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800216c:	2108      	movs	r1, #8
 800216e:	4806      	ldr	r0, [pc, #24]	; (8002188 <Cw+0x5c>)
 8002170:	f003 f8ec 	bl	800534c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002174:	210c      	movs	r1, #12
 8002176:	4804      	ldr	r0, [pc, #16]	; (8002188 <Cw+0x5c>)
 8002178:	f003 f8e8 	bl	800534c <HAL_TIM_PWM_Start>
}
 800217c:	bf00      	nop
 800217e:	bd80      	pop	{r7, pc}
 8002180:	40021800 	.word	0x40021800
 8002184:	40021400 	.word	0x40021400
 8002188:	200003b4 	.word	0x200003b4

0800218c <Ccw>:

void Ccw()
{
 800218c:	b580      	push	{r7, lr}
 800218e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1,GPIO_PIN_SET);
 8002190:	2201      	movs	r2, #1
 8002192:	2102      	movs	r1, #2
 8002194:	4812      	ldr	r0, [pc, #72]	; (80021e0 <Ccw+0x54>)
 8002196:	f001 f87b 	bl	8003290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9,GPIO_PIN_SET);
 800219a:	2201      	movs	r2, #1
 800219c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80021a0:	4810      	ldr	r0, [pc, #64]	; (80021e4 <Ccw+0x58>)
 80021a2:	f001 f875 	bl	8003290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7,GPIO_PIN_SET);
 80021a6:	2201      	movs	r2, #1
 80021a8:	2180      	movs	r1, #128	; 0x80
 80021aa:	480e      	ldr	r0, [pc, #56]	; (80021e4 <Ccw+0x58>)
 80021ac:	f001 f870 	bl	8003290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8,GPIO_PIN_SET);
 80021b0:	2201      	movs	r2, #1
 80021b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021b6:	480b      	ldr	r0, [pc, #44]	; (80021e4 <Ccw+0x58>)
 80021b8:	f001 f86a 	bl	8003290 <HAL_GPIO_WritePin>


	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80021bc:	2100      	movs	r1, #0
 80021be:	480a      	ldr	r0, [pc, #40]	; (80021e8 <Ccw+0x5c>)
 80021c0:	f003 f8c4 	bl	800534c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80021c4:	2104      	movs	r1, #4
 80021c6:	4808      	ldr	r0, [pc, #32]	; (80021e8 <Ccw+0x5c>)
 80021c8:	f003 f8c0 	bl	800534c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80021cc:	2108      	movs	r1, #8
 80021ce:	4806      	ldr	r0, [pc, #24]	; (80021e8 <Ccw+0x5c>)
 80021d0:	f003 f8bc 	bl	800534c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80021d4:	210c      	movs	r1, #12
 80021d6:	4804      	ldr	r0, [pc, #16]	; (80021e8 <Ccw+0x5c>)
 80021d8:	f003 f8b8 	bl	800534c <HAL_TIM_PWM_Start>
}
 80021dc:	bf00      	nop
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	40021800 	.word	0x40021800
 80021e4:	40021400 	.word	0x40021400
 80021e8:	200003b4 	.word	0x200003b4

080021ec <Stop>:

void Stop()
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0

	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 80021f0:	2100      	movs	r1, #0
 80021f2:	4808      	ldr	r0, [pc, #32]	; (8002214 <Stop+0x28>)
 80021f4:	f003 f972 	bl	80054dc <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 80021f8:	2104      	movs	r1, #4
 80021fa:	4806      	ldr	r0, [pc, #24]	; (8002214 <Stop+0x28>)
 80021fc:	f003 f96e 	bl	80054dc <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 8002200:	2108      	movs	r1, #8
 8002202:	4804      	ldr	r0, [pc, #16]	; (8002214 <Stop+0x28>)
 8002204:	f003 f96a 	bl	80054dc <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8002208:	210c      	movs	r1, #12
 800220a:	4802      	ldr	r0, [pc, #8]	; (8002214 <Stop+0x28>)
 800220c:	f003 f966 	bl	80054dc <HAL_TIM_PWM_Stop>


}
 8002210:	bf00      	nop
 8002212:	bd80      	pop	{r7, pc}
 8002214:	200003b4 	.word	0x200003b4

08002218 <initmotor>:

void initmotor(){
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
	TIM2->CCR1 = SPEED;
 800221c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002220:	f240 32b6 	movw	r2, #950	; 0x3b6
 8002224:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CCR2 = SPEED;
 8002226:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800222a:	f240 32b6 	movw	r2, #950	; 0x3b6
 800222e:	639a      	str	r2, [r3, #56]	; 0x38
	TIM2->CCR3 = SPEED;
 8002230:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002234:	f240 32b6 	movw	r2, #950	; 0x3b6
 8002238:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM2->CCR4 = SPEED;
 800223a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800223e:	f240 32b6 	movw	r2, #950	; 0x3b6
 8002242:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002244:	bf00      	nop
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
	...

08002250 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002254:	4b0f      	ldr	r3, [pc, #60]	; (8002294 <MX_RTC_Init+0x44>)
 8002256:	4a10      	ldr	r2, [pc, #64]	; (8002298 <MX_RTC_Init+0x48>)
 8002258:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800225a:	4b0e      	ldr	r3, [pc, #56]	; (8002294 <MX_RTC_Init+0x44>)
 800225c:	2200      	movs	r2, #0
 800225e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002260:	4b0c      	ldr	r3, [pc, #48]	; (8002294 <MX_RTC_Init+0x44>)
 8002262:	227f      	movs	r2, #127	; 0x7f
 8002264:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002266:	4b0b      	ldr	r3, [pc, #44]	; (8002294 <MX_RTC_Init+0x44>)
 8002268:	22ff      	movs	r2, #255	; 0xff
 800226a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800226c:	4b09      	ldr	r3, [pc, #36]	; (8002294 <MX_RTC_Init+0x44>)
 800226e:	2200      	movs	r2, #0
 8002270:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002272:	4b08      	ldr	r3, [pc, #32]	; (8002294 <MX_RTC_Init+0x44>)
 8002274:	2200      	movs	r2, #0
 8002276:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002278:	4b06      	ldr	r3, [pc, #24]	; (8002294 <MX_RTC_Init+0x44>)
 800227a:	2200      	movs	r2, #0
 800227c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800227e:	4805      	ldr	r0, [pc, #20]	; (8002294 <MX_RTC_Init+0x44>)
 8002280:	f002 fec2 	bl	8005008 <HAL_RTC_Init>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d001      	beq.n	800228e <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 800228a:	f7ff fde1 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800228e:	bf00      	nop
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	20000390 	.word	0x20000390
 8002298:	40002800 	.word	0x40002800

0800229c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b08e      	sub	sp, #56	; 0x38
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022a4:	f107 0308 	add.w	r3, r7, #8
 80022a8:	2230      	movs	r2, #48	; 0x30
 80022aa:	2100      	movs	r1, #0
 80022ac:	4618      	mov	r0, r3
 80022ae:	f004 ff3d 	bl	800712c <memset>
  if(rtcHandle->Instance==RTC)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a0c      	ldr	r2, [pc, #48]	; (80022e8 <HAL_RTC_MspInit+0x4c>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d111      	bne.n	80022e0 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80022bc:	2320      	movs	r3, #32
 80022be:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80022c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022c4:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022c6:	f107 0308 	add.w	r3, r7, #8
 80022ca:	4618      	mov	r0, r3
 80022cc:	f002 fcdc 	bl	8004c88 <HAL_RCCEx_PeriphCLKConfig>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d001      	beq.n	80022da <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80022d6:	f7ff fdbb 	bl	8001e50 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80022da:	4b04      	ldr	r3, [pc, #16]	; (80022ec <HAL_RTC_MspInit+0x50>)
 80022dc:	2201      	movs	r2, #1
 80022de:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80022e0:	bf00      	nop
 80022e2:	3738      	adds	r7, #56	; 0x38
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	40002800 	.word	0x40002800
 80022ec:	42470e3c 	.word	0x42470e3c

080022f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b083      	sub	sp, #12
 80022f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022f6:	2300      	movs	r3, #0
 80022f8:	607b      	str	r3, [r7, #4]
 80022fa:	4b10      	ldr	r3, [pc, #64]	; (800233c <HAL_MspInit+0x4c>)
 80022fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022fe:	4a0f      	ldr	r2, [pc, #60]	; (800233c <HAL_MspInit+0x4c>)
 8002300:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002304:	6453      	str	r3, [r2, #68]	; 0x44
 8002306:	4b0d      	ldr	r3, [pc, #52]	; (800233c <HAL_MspInit+0x4c>)
 8002308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800230a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800230e:	607b      	str	r3, [r7, #4]
 8002310:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002312:	2300      	movs	r3, #0
 8002314:	603b      	str	r3, [r7, #0]
 8002316:	4b09      	ldr	r3, [pc, #36]	; (800233c <HAL_MspInit+0x4c>)
 8002318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231a:	4a08      	ldr	r2, [pc, #32]	; (800233c <HAL_MspInit+0x4c>)
 800231c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002320:	6413      	str	r3, [r2, #64]	; 0x40
 8002322:	4b06      	ldr	r3, [pc, #24]	; (800233c <HAL_MspInit+0x4c>)
 8002324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002326:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800232a:	603b      	str	r3, [r7, #0]
 800232c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800232e:	bf00      	nop
 8002330:	370c      	adds	r7, #12
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr
 800233a:	bf00      	nop
 800233c:	40023800 	.word	0x40023800

08002340 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002344:	e7fe      	b.n	8002344 <NMI_Handler+0x4>

08002346 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002346:	b480      	push	{r7}
 8002348:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800234a:	e7fe      	b.n	800234a <HardFault_Handler+0x4>

0800234c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002350:	e7fe      	b.n	8002350 <MemManage_Handler+0x4>

08002352 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002352:	b480      	push	{r7}
 8002354:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002356:	e7fe      	b.n	8002356 <BusFault_Handler+0x4>

08002358 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800235c:	e7fe      	b.n	800235c <UsageFault_Handler+0x4>

0800235e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800235e:	b480      	push	{r7}
 8002360:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002362:	bf00      	nop
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr

0800236c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800236c:	b480      	push	{r7}
 800236e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002370:	bf00      	nop
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr

0800237a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800237a:	b480      	push	{r7}
 800237c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800237e:	bf00      	nop
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800238c:	f000 fbec 	bl	8002b68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002390:	bf00      	nop
 8002392:	bd80      	pop	{r7, pc}

08002394 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002398:	4802      	ldr	r0, [pc, #8]	; (80023a4 <USART2_IRQHandler+0x10>)
 800239a:	f003 ff35 	bl	8006208 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800239e:	bf00      	nop
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	20000440 	.word	0x20000440

080023a8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80023ac:	4802      	ldr	r0, [pc, #8]	; (80023b8 <USART3_IRQHandler+0x10>)
 80023ae:	f003 ff2b 	bl	8006208 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80023b2:	bf00      	nop
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	20000484 	.word	0x20000484

080023bc <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 80023c0:	4802      	ldr	r0, [pc, #8]	; (80023cc <UART7_IRQHandler+0x10>)
 80023c2:	f003 ff21 	bl	8006208 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 80023c6:	bf00      	nop
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	200003fc 	.word	0x200003fc

080023d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0
	return 1;
 80023d4:	2301      	movs	r3, #1
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr

080023e0 <_kill>:

int _kill(int pid, int sig)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80023ea:	f004 fe75 	bl	80070d8 <__errno>
 80023ee:	4603      	mov	r3, r0
 80023f0:	2216      	movs	r2, #22
 80023f2:	601a      	str	r2, [r3, #0]
	return -1;
 80023f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3708      	adds	r7, #8
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}

08002400 <_exit>:

void _exit (int status)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002408:	f04f 31ff 	mov.w	r1, #4294967295
 800240c:	6878      	ldr	r0, [r7, #4]
 800240e:	f7ff ffe7 	bl	80023e0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002412:	e7fe      	b.n	8002412 <_exit+0x12>

08002414 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b086      	sub	sp, #24
 8002418:	af00      	add	r7, sp, #0
 800241a:	60f8      	str	r0, [r7, #12]
 800241c:	60b9      	str	r1, [r7, #8]
 800241e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002420:	2300      	movs	r3, #0
 8002422:	617b      	str	r3, [r7, #20]
 8002424:	e00a      	b.n	800243c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002426:	f3af 8000 	nop.w
 800242a:	4601      	mov	r1, r0
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	1c5a      	adds	r2, r3, #1
 8002430:	60ba      	str	r2, [r7, #8]
 8002432:	b2ca      	uxtb	r2, r1
 8002434:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	3301      	adds	r3, #1
 800243a:	617b      	str	r3, [r7, #20]
 800243c:	697a      	ldr	r2, [r7, #20]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	429a      	cmp	r2, r3
 8002442:	dbf0      	blt.n	8002426 <_read+0x12>
	}

return len;
 8002444:	687b      	ldr	r3, [r7, #4]
}
 8002446:	4618      	mov	r0, r3
 8002448:	3718      	adds	r7, #24
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}

0800244e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800244e:	b580      	push	{r7, lr}
 8002450:	b086      	sub	sp, #24
 8002452:	af00      	add	r7, sp, #0
 8002454:	60f8      	str	r0, [r7, #12]
 8002456:	60b9      	str	r1, [r7, #8]
 8002458:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800245a:	2300      	movs	r3, #0
 800245c:	617b      	str	r3, [r7, #20]
 800245e:	e009      	b.n	8002474 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	1c5a      	adds	r2, r3, #1
 8002464:	60ba      	str	r2, [r7, #8]
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	4618      	mov	r0, r3
 800246a:	f7ff fb57 	bl	8001b1c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	3301      	adds	r3, #1
 8002472:	617b      	str	r3, [r7, #20]
 8002474:	697a      	ldr	r2, [r7, #20]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	429a      	cmp	r2, r3
 800247a:	dbf1      	blt.n	8002460 <_write+0x12>
	}
	return len;
 800247c:	687b      	ldr	r3, [r7, #4]
}
 800247e:	4618      	mov	r0, r3
 8002480:	3718      	adds	r7, #24
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}

08002486 <_close>:

int _close(int file)
{
 8002486:	b480      	push	{r7}
 8002488:	b083      	sub	sp, #12
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]
	return -1;
 800248e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002492:	4618      	mov	r0, r3
 8002494:	370c      	adds	r7, #12
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr

0800249e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800249e:	b480      	push	{r7}
 80024a0:	b083      	sub	sp, #12
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	6078      	str	r0, [r7, #4]
 80024a6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80024ae:	605a      	str	r2, [r3, #4]
	return 0;
 80024b0:	2300      	movs	r3, #0
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	370c      	adds	r7, #12
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr

080024be <_isatty>:

int _isatty(int file)
{
 80024be:	b480      	push	{r7}
 80024c0:	b083      	sub	sp, #12
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	6078      	str	r0, [r7, #4]
	return 1;
 80024c6:	2301      	movs	r3, #1
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	370c      	adds	r7, #12
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b085      	sub	sp, #20
 80024d8:	af00      	add	r7, sp, #0
 80024da:	60f8      	str	r0, [r7, #12]
 80024dc:	60b9      	str	r1, [r7, #8]
 80024de:	607a      	str	r2, [r7, #4]
	return 0;
 80024e0:	2300      	movs	r3, #0
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3714      	adds	r7, #20
 80024e6:	46bd      	mov	sp, r7
 80024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ec:	4770      	bx	lr
	...

080024f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b086      	sub	sp, #24
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024f8:	4a14      	ldr	r2, [pc, #80]	; (800254c <_sbrk+0x5c>)
 80024fa:	4b15      	ldr	r3, [pc, #84]	; (8002550 <_sbrk+0x60>)
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002504:	4b13      	ldr	r3, [pc, #76]	; (8002554 <_sbrk+0x64>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d102      	bne.n	8002512 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800250c:	4b11      	ldr	r3, [pc, #68]	; (8002554 <_sbrk+0x64>)
 800250e:	4a12      	ldr	r2, [pc, #72]	; (8002558 <_sbrk+0x68>)
 8002510:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002512:	4b10      	ldr	r3, [pc, #64]	; (8002554 <_sbrk+0x64>)
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4413      	add	r3, r2
 800251a:	693a      	ldr	r2, [r7, #16]
 800251c:	429a      	cmp	r2, r3
 800251e:	d207      	bcs.n	8002530 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002520:	f004 fdda 	bl	80070d8 <__errno>
 8002524:	4603      	mov	r3, r0
 8002526:	220c      	movs	r2, #12
 8002528:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800252a:	f04f 33ff 	mov.w	r3, #4294967295
 800252e:	e009      	b.n	8002544 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002530:	4b08      	ldr	r3, [pc, #32]	; (8002554 <_sbrk+0x64>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002536:	4b07      	ldr	r3, [pc, #28]	; (8002554 <_sbrk+0x64>)
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4413      	add	r3, r2
 800253e:	4a05      	ldr	r2, [pc, #20]	; (8002554 <_sbrk+0x64>)
 8002540:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002542:	68fb      	ldr	r3, [r7, #12]
}
 8002544:	4618      	mov	r0, r3
 8002546:	3718      	adds	r7, #24
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	20030000 	.word	0x20030000
 8002550:	00000400 	.word	0x00000400
 8002554:	200003b0 	.word	0x200003b0
 8002558:	200004e0 	.word	0x200004e0

0800255c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002560:	4b06      	ldr	r3, [pc, #24]	; (800257c <SystemInit+0x20>)
 8002562:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002566:	4a05      	ldr	r2, [pc, #20]	; (800257c <SystemInit+0x20>)
 8002568:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800256c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002570:	bf00      	nop
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr
 800257a:	bf00      	nop
 800257c:	e000ed00 	.word	0xe000ed00

08002580 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b08e      	sub	sp, #56	; 0x38
 8002584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002586:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800258a:	2200      	movs	r2, #0
 800258c:	601a      	str	r2, [r3, #0]
 800258e:	605a      	str	r2, [r3, #4]
 8002590:	609a      	str	r2, [r3, #8]
 8002592:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002594:	f107 0320 	add.w	r3, r7, #32
 8002598:	2200      	movs	r2, #0
 800259a:	601a      	str	r2, [r3, #0]
 800259c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800259e:	1d3b      	adds	r3, r7, #4
 80025a0:	2200      	movs	r2, #0
 80025a2:	601a      	str	r2, [r3, #0]
 80025a4:	605a      	str	r2, [r3, #4]
 80025a6:	609a      	str	r2, [r3, #8]
 80025a8:	60da      	str	r2, [r3, #12]
 80025aa:	611a      	str	r2, [r3, #16]
 80025ac:	615a      	str	r2, [r3, #20]
 80025ae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80025b0:	4b3d      	ldr	r3, [pc, #244]	; (80026a8 <MX_TIM2_Init+0x128>)
 80025b2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80025b6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 80025b8:	4b3b      	ldr	r3, [pc, #236]	; (80026a8 <MX_TIM2_Init+0x128>)
 80025ba:	2259      	movs	r2, #89	; 0x59
 80025bc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025be:	4b3a      	ldr	r3, [pc, #232]	; (80026a8 <MX_TIM2_Init+0x128>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 80025c4:	4b38      	ldr	r3, [pc, #224]	; (80026a8 <MX_TIM2_Init+0x128>)
 80025c6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80025ca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025cc:	4b36      	ldr	r3, [pc, #216]	; (80026a8 <MX_TIM2_Init+0x128>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025d2:	4b35      	ldr	r3, [pc, #212]	; (80026a8 <MX_TIM2_Init+0x128>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80025d8:	4833      	ldr	r0, [pc, #204]	; (80026a8 <MX_TIM2_Init+0x128>)
 80025da:	f002 fe0f 	bl	80051fc <HAL_TIM_Base_Init>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d001      	beq.n	80025e8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80025e4:	f7ff fc34 	bl	8001e50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025ec:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80025ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80025f2:	4619      	mov	r1, r3
 80025f4:	482c      	ldr	r0, [pc, #176]	; (80026a8 <MX_TIM2_Init+0x128>)
 80025f6:	f003 f8a3 	bl	8005740 <HAL_TIM_ConfigClockSource>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d001      	beq.n	8002604 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002600:	f7ff fc26 	bl	8001e50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002604:	4828      	ldr	r0, [pc, #160]	; (80026a8 <MX_TIM2_Init+0x128>)
 8002606:	f002 fe48 	bl	800529a <HAL_TIM_PWM_Init>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d001      	beq.n	8002614 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002610:	f7ff fc1e 	bl	8001e50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002614:	2300      	movs	r3, #0
 8002616:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002618:	2300      	movs	r3, #0
 800261a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800261c:	f107 0320 	add.w	r3, r7, #32
 8002620:	4619      	mov	r1, r3
 8002622:	4821      	ldr	r0, [pc, #132]	; (80026a8 <MX_TIM2_Init+0x128>)
 8002624:	f003 fc64 	bl	8005ef0 <HAL_TIMEx_MasterConfigSynchronization>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d001      	beq.n	8002632 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800262e:	f7ff fc0f 	bl	8001e50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8002632:	2370      	movs	r3, #112	; 0x70
 8002634:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002636:	2300      	movs	r3, #0
 8002638:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800263a:	2300      	movs	r3, #0
 800263c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800263e:	2300      	movs	r3, #0
 8002640:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002642:	1d3b      	adds	r3, r7, #4
 8002644:	2200      	movs	r2, #0
 8002646:	4619      	mov	r1, r3
 8002648:	4817      	ldr	r0, [pc, #92]	; (80026a8 <MX_TIM2_Init+0x128>)
 800264a:	f002 ffb7 	bl	80055bc <HAL_TIM_PWM_ConfigChannel>
 800264e:	4603      	mov	r3, r0
 8002650:	2b00      	cmp	r3, #0
 8002652:	d001      	beq.n	8002658 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8002654:	f7ff fbfc 	bl	8001e50 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002658:	1d3b      	adds	r3, r7, #4
 800265a:	2204      	movs	r2, #4
 800265c:	4619      	mov	r1, r3
 800265e:	4812      	ldr	r0, [pc, #72]	; (80026a8 <MX_TIM2_Init+0x128>)
 8002660:	f002 ffac 	bl	80055bc <HAL_TIM_PWM_ConfigChannel>
 8002664:	4603      	mov	r3, r0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d001      	beq.n	800266e <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 800266a:	f7ff fbf1 	bl	8001e50 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800266e:	1d3b      	adds	r3, r7, #4
 8002670:	2208      	movs	r2, #8
 8002672:	4619      	mov	r1, r3
 8002674:	480c      	ldr	r0, [pc, #48]	; (80026a8 <MX_TIM2_Init+0x128>)
 8002676:	f002 ffa1 	bl	80055bc <HAL_TIM_PWM_ConfigChannel>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d001      	beq.n	8002684 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8002680:	f7ff fbe6 	bl	8001e50 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002684:	1d3b      	adds	r3, r7, #4
 8002686:	220c      	movs	r2, #12
 8002688:	4619      	mov	r1, r3
 800268a:	4807      	ldr	r0, [pc, #28]	; (80026a8 <MX_TIM2_Init+0x128>)
 800268c:	f002 ff96 	bl	80055bc <HAL_TIM_PWM_ConfigChannel>
 8002690:	4603      	mov	r3, r0
 8002692:	2b00      	cmp	r3, #0
 8002694:	d001      	beq.n	800269a <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 8002696:	f7ff fbdb 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800269a:	4803      	ldr	r0, [pc, #12]	; (80026a8 <MX_TIM2_Init+0x128>)
 800269c:	f000 f826 	bl	80026ec <HAL_TIM_MspPostInit>

}
 80026a0:	bf00      	nop
 80026a2:	3738      	adds	r7, #56	; 0x38
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	200003b4 	.word	0x200003b4

080026ac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b085      	sub	sp, #20
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026bc:	d10d      	bne.n	80026da <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80026be:	2300      	movs	r3, #0
 80026c0:	60fb      	str	r3, [r7, #12]
 80026c2:	4b09      	ldr	r3, [pc, #36]	; (80026e8 <HAL_TIM_Base_MspInit+0x3c>)
 80026c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c6:	4a08      	ldr	r2, [pc, #32]	; (80026e8 <HAL_TIM_Base_MspInit+0x3c>)
 80026c8:	f043 0301 	orr.w	r3, r3, #1
 80026cc:	6413      	str	r3, [r2, #64]	; 0x40
 80026ce:	4b06      	ldr	r3, [pc, #24]	; (80026e8 <HAL_TIM_Base_MspInit+0x3c>)
 80026d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d2:	f003 0301 	and.w	r3, r3, #1
 80026d6:	60fb      	str	r3, [r7, #12]
 80026d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80026da:	bf00      	nop
 80026dc:	3714      	adds	r7, #20
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	40023800 	.word	0x40023800

080026ec <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b08a      	sub	sp, #40	; 0x28
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026f4:	f107 0314 	add.w	r3, r7, #20
 80026f8:	2200      	movs	r2, #0
 80026fa:	601a      	str	r2, [r3, #0]
 80026fc:	605a      	str	r2, [r3, #4]
 80026fe:	609a      	str	r2, [r3, #8]
 8002700:	60da      	str	r2, [r3, #12]
 8002702:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800270c:	d13c      	bne.n	8002788 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800270e:	2300      	movs	r3, #0
 8002710:	613b      	str	r3, [r7, #16]
 8002712:	4b1f      	ldr	r3, [pc, #124]	; (8002790 <HAL_TIM_MspPostInit+0xa4>)
 8002714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002716:	4a1e      	ldr	r2, [pc, #120]	; (8002790 <HAL_TIM_MspPostInit+0xa4>)
 8002718:	f043 0301 	orr.w	r3, r3, #1
 800271c:	6313      	str	r3, [r2, #48]	; 0x30
 800271e:	4b1c      	ldr	r3, [pc, #112]	; (8002790 <HAL_TIM_MspPostInit+0xa4>)
 8002720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002722:	f003 0301 	and.w	r3, r3, #1
 8002726:	613b      	str	r3, [r7, #16]
 8002728:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800272a:	2300      	movs	r3, #0
 800272c:	60fb      	str	r3, [r7, #12]
 800272e:	4b18      	ldr	r3, [pc, #96]	; (8002790 <HAL_TIM_MspPostInit+0xa4>)
 8002730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002732:	4a17      	ldr	r2, [pc, #92]	; (8002790 <HAL_TIM_MspPostInit+0xa4>)
 8002734:	f043 0302 	orr.w	r3, r3, #2
 8002738:	6313      	str	r3, [r2, #48]	; 0x30
 800273a:	4b15      	ldr	r3, [pc, #84]	; (8002790 <HAL_TIM_MspPostInit+0xa4>)
 800273c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273e:	f003 0302 	and.w	r3, r3, #2
 8002742:	60fb      	str	r3, [r7, #12]
 8002744:	68fb      	ldr	r3, [r7, #12]
    PA0/WKUP     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002746:	2301      	movs	r3, #1
 8002748:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800274a:	2302      	movs	r3, #2
 800274c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800274e:	2300      	movs	r3, #0
 8002750:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002752:	2300      	movs	r3, #0
 8002754:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002756:	2301      	movs	r3, #1
 8002758:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800275a:	f107 0314 	add.w	r3, r7, #20
 800275e:	4619      	mov	r1, r3
 8002760:	480c      	ldr	r0, [pc, #48]	; (8002794 <HAL_TIM_MspPostInit+0xa8>)
 8002762:	f000 fbe9 	bl	8002f38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_3;
 8002766:	f640 4308 	movw	r3, #3080	; 0xc08
 800276a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800276c:	2302      	movs	r3, #2
 800276e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002770:	2300      	movs	r3, #0
 8002772:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002774:	2300      	movs	r3, #0
 8002776:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002778:	2301      	movs	r3, #1
 800277a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800277c:	f107 0314 	add.w	r3, r7, #20
 8002780:	4619      	mov	r1, r3
 8002782:	4805      	ldr	r0, [pc, #20]	; (8002798 <HAL_TIM_MspPostInit+0xac>)
 8002784:	f000 fbd8 	bl	8002f38 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002788:	bf00      	nop
 800278a:	3728      	adds	r7, #40	; 0x28
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	40023800 	.word	0x40023800
 8002794:	40020000 	.word	0x40020000
 8002798:	40020400 	.word	0x40020400

0800279c <MX_UART7_Init>:
UART_HandleTypeDef huart2;
UART_HandleTypeDef huart3;

/* UART7 init function */
void MX_UART7_Init(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 80027a0:	4b11      	ldr	r3, [pc, #68]	; (80027e8 <MX_UART7_Init+0x4c>)
 80027a2:	4a12      	ldr	r2, [pc, #72]	; (80027ec <MX_UART7_Init+0x50>)
 80027a4:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 9600;
 80027a6:	4b10      	ldr	r3, [pc, #64]	; (80027e8 <MX_UART7_Init+0x4c>)
 80027a8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80027ac:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 80027ae:	4b0e      	ldr	r3, [pc, #56]	; (80027e8 <MX_UART7_Init+0x4c>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 80027b4:	4b0c      	ldr	r3, [pc, #48]	; (80027e8 <MX_UART7_Init+0x4c>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 80027ba:	4b0b      	ldr	r3, [pc, #44]	; (80027e8 <MX_UART7_Init+0x4c>)
 80027bc:	2200      	movs	r2, #0
 80027be:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 80027c0:	4b09      	ldr	r3, [pc, #36]	; (80027e8 <MX_UART7_Init+0x4c>)
 80027c2:	220c      	movs	r2, #12
 80027c4:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027c6:	4b08      	ldr	r3, [pc, #32]	; (80027e8 <MX_UART7_Init+0x4c>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 80027cc:	4b06      	ldr	r3, [pc, #24]	; (80027e8 <MX_UART7_Init+0x4c>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart7) != HAL_OK)
 80027d2:	4805      	ldr	r0, [pc, #20]	; (80027e8 <MX_UART7_Init+0x4c>)
 80027d4:	f003 fc08 	bl	8005fe8 <HAL_UART_Init>
 80027d8:	4603      	mov	r3, r0
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d001      	beq.n	80027e2 <MX_UART7_Init+0x46>
  {
    Error_Handler();
 80027de:	f7ff fb37 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 80027e2:	bf00      	nop
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	200003fc 	.word	0x200003fc
 80027ec:	40007800 	.word	0x40007800

080027f0 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80027f4:	4b11      	ldr	r3, [pc, #68]	; (800283c <MX_USART2_UART_Init+0x4c>)
 80027f6:	4a12      	ldr	r2, [pc, #72]	; (8002840 <MX_USART2_UART_Init+0x50>)
 80027f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80027fa:	4b10      	ldr	r3, [pc, #64]	; (800283c <MX_USART2_UART_Init+0x4c>)
 80027fc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002800:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002802:	4b0e      	ldr	r3, [pc, #56]	; (800283c <MX_USART2_UART_Init+0x4c>)
 8002804:	2200      	movs	r2, #0
 8002806:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002808:	4b0c      	ldr	r3, [pc, #48]	; (800283c <MX_USART2_UART_Init+0x4c>)
 800280a:	2200      	movs	r2, #0
 800280c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800280e:	4b0b      	ldr	r3, [pc, #44]	; (800283c <MX_USART2_UART_Init+0x4c>)
 8002810:	2200      	movs	r2, #0
 8002812:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002814:	4b09      	ldr	r3, [pc, #36]	; (800283c <MX_USART2_UART_Init+0x4c>)
 8002816:	220c      	movs	r2, #12
 8002818:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800281a:	4b08      	ldr	r3, [pc, #32]	; (800283c <MX_USART2_UART_Init+0x4c>)
 800281c:	2200      	movs	r2, #0
 800281e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002820:	4b06      	ldr	r3, [pc, #24]	; (800283c <MX_USART2_UART_Init+0x4c>)
 8002822:	2200      	movs	r2, #0
 8002824:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002826:	4805      	ldr	r0, [pc, #20]	; (800283c <MX_USART2_UART_Init+0x4c>)
 8002828:	f003 fbde 	bl	8005fe8 <HAL_UART_Init>
 800282c:	4603      	mov	r3, r0
 800282e:	2b00      	cmp	r3, #0
 8002830:	d001      	beq.n	8002836 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002832:	f7ff fb0d 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002836:	bf00      	nop
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	20000440 	.word	0x20000440
 8002840:	40004400 	.word	0x40004400

08002844 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002848:	4b11      	ldr	r3, [pc, #68]	; (8002890 <MX_USART3_UART_Init+0x4c>)
 800284a:	4a12      	ldr	r2, [pc, #72]	; (8002894 <MX_USART3_UART_Init+0x50>)
 800284c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800284e:	4b10      	ldr	r3, [pc, #64]	; (8002890 <MX_USART3_UART_Init+0x4c>)
 8002850:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002854:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002856:	4b0e      	ldr	r3, [pc, #56]	; (8002890 <MX_USART3_UART_Init+0x4c>)
 8002858:	2200      	movs	r2, #0
 800285a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800285c:	4b0c      	ldr	r3, [pc, #48]	; (8002890 <MX_USART3_UART_Init+0x4c>)
 800285e:	2200      	movs	r2, #0
 8002860:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002862:	4b0b      	ldr	r3, [pc, #44]	; (8002890 <MX_USART3_UART_Init+0x4c>)
 8002864:	2200      	movs	r2, #0
 8002866:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002868:	4b09      	ldr	r3, [pc, #36]	; (8002890 <MX_USART3_UART_Init+0x4c>)
 800286a:	220c      	movs	r2, #12
 800286c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800286e:	4b08      	ldr	r3, [pc, #32]	; (8002890 <MX_USART3_UART_Init+0x4c>)
 8002870:	2200      	movs	r2, #0
 8002872:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002874:	4b06      	ldr	r3, [pc, #24]	; (8002890 <MX_USART3_UART_Init+0x4c>)
 8002876:	2200      	movs	r2, #0
 8002878:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800287a:	4805      	ldr	r0, [pc, #20]	; (8002890 <MX_USART3_UART_Init+0x4c>)
 800287c:	f003 fbb4 	bl	8005fe8 <HAL_UART_Init>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d001      	beq.n	800288a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002886:	f7ff fae3 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800288a:	bf00      	nop
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	20000484 	.word	0x20000484
 8002894:	40004800 	.word	0x40004800

08002898 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b08e      	sub	sp, #56	; 0x38
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028a4:	2200      	movs	r2, #0
 80028a6:	601a      	str	r2, [r3, #0]
 80028a8:	605a      	str	r2, [r3, #4]
 80028aa:	609a      	str	r2, [r3, #8]
 80028ac:	60da      	str	r2, [r3, #12]
 80028ae:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART7)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a67      	ldr	r2, [pc, #412]	; (8002a54 <HAL_UART_MspInit+0x1bc>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d135      	bne.n	8002926 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* UART7 clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 80028ba:	2300      	movs	r3, #0
 80028bc:	623b      	str	r3, [r7, #32]
 80028be:	4b66      	ldr	r3, [pc, #408]	; (8002a58 <HAL_UART_MspInit+0x1c0>)
 80028c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c2:	4a65      	ldr	r2, [pc, #404]	; (8002a58 <HAL_UART_MspInit+0x1c0>)
 80028c4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80028c8:	6413      	str	r3, [r2, #64]	; 0x40
 80028ca:	4b63      	ldr	r3, [pc, #396]	; (8002a58 <HAL_UART_MspInit+0x1c0>)
 80028cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ce:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80028d2:	623b      	str	r3, [r7, #32]
 80028d4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80028d6:	2300      	movs	r3, #0
 80028d8:	61fb      	str	r3, [r7, #28]
 80028da:	4b5f      	ldr	r3, [pc, #380]	; (8002a58 <HAL_UART_MspInit+0x1c0>)
 80028dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028de:	4a5e      	ldr	r2, [pc, #376]	; (8002a58 <HAL_UART_MspInit+0x1c0>)
 80028e0:	f043 0310 	orr.w	r3, r3, #16
 80028e4:	6313      	str	r3, [r2, #48]	; 0x30
 80028e6:	4b5c      	ldr	r3, [pc, #368]	; (8002a58 <HAL_UART_MspInit+0x1c0>)
 80028e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ea:	f003 0310 	and.w	r3, r3, #16
 80028ee:	61fb      	str	r3, [r7, #28]
 80028f0:	69fb      	ldr	r3, [r7, #28]
    /**UART7 GPIO Configuration
    PE7     ------> UART7_RX
    PE8     ------> UART7_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80028f2:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80028f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f8:	2302      	movs	r3, #2
 80028fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028fc:	2300      	movs	r3, #0
 80028fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002900:	2303      	movs	r3, #3
 8002902:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8002904:	2308      	movs	r3, #8
 8002906:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002908:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800290c:	4619      	mov	r1, r3
 800290e:	4853      	ldr	r0, [pc, #332]	; (8002a5c <HAL_UART_MspInit+0x1c4>)
 8002910:	f000 fb12 	bl	8002f38 <HAL_GPIO_Init>

    /* UART7 interrupt Init */
    HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 8002914:	2200      	movs	r2, #0
 8002916:	2100      	movs	r1, #0
 8002918:	2052      	movs	r0, #82	; 0x52
 800291a:	f000 fa44 	bl	8002da6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 800291e:	2052      	movs	r0, #82	; 0x52
 8002920:	f000 fa5d 	bl	8002dde <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002924:	e091      	b.n	8002a4a <HAL_UART_MspInit+0x1b2>
  else if(uartHandle->Instance==USART2)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a4d      	ldr	r2, [pc, #308]	; (8002a60 <HAL_UART_MspInit+0x1c8>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d152      	bne.n	80029d6 <HAL_UART_MspInit+0x13e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002930:	2300      	movs	r3, #0
 8002932:	61bb      	str	r3, [r7, #24]
 8002934:	4b48      	ldr	r3, [pc, #288]	; (8002a58 <HAL_UART_MspInit+0x1c0>)
 8002936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002938:	4a47      	ldr	r2, [pc, #284]	; (8002a58 <HAL_UART_MspInit+0x1c0>)
 800293a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800293e:	6413      	str	r3, [r2, #64]	; 0x40
 8002940:	4b45      	ldr	r3, [pc, #276]	; (8002a58 <HAL_UART_MspInit+0x1c0>)
 8002942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002944:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002948:	61bb      	str	r3, [r7, #24]
 800294a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800294c:	2300      	movs	r3, #0
 800294e:	617b      	str	r3, [r7, #20]
 8002950:	4b41      	ldr	r3, [pc, #260]	; (8002a58 <HAL_UART_MspInit+0x1c0>)
 8002952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002954:	4a40      	ldr	r2, [pc, #256]	; (8002a58 <HAL_UART_MspInit+0x1c0>)
 8002956:	f043 0301 	orr.w	r3, r3, #1
 800295a:	6313      	str	r3, [r2, #48]	; 0x30
 800295c:	4b3e      	ldr	r3, [pc, #248]	; (8002a58 <HAL_UART_MspInit+0x1c0>)
 800295e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002960:	f003 0301 	and.w	r3, r3, #1
 8002964:	617b      	str	r3, [r7, #20]
 8002966:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002968:	2300      	movs	r3, #0
 800296a:	613b      	str	r3, [r7, #16]
 800296c:	4b3a      	ldr	r3, [pc, #232]	; (8002a58 <HAL_UART_MspInit+0x1c0>)
 800296e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002970:	4a39      	ldr	r2, [pc, #228]	; (8002a58 <HAL_UART_MspInit+0x1c0>)
 8002972:	f043 0308 	orr.w	r3, r3, #8
 8002976:	6313      	str	r3, [r2, #48]	; 0x30
 8002978:	4b37      	ldr	r3, [pc, #220]	; (8002a58 <HAL_UART_MspInit+0x1c0>)
 800297a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297c:	f003 0308 	and.w	r3, r3, #8
 8002980:	613b      	str	r3, [r7, #16]
 8002982:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002984:	2308      	movs	r3, #8
 8002986:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002988:	2302      	movs	r3, #2
 800298a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298c:	2300      	movs	r3, #0
 800298e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002990:	2303      	movs	r3, #3
 8002992:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002994:	2307      	movs	r3, #7
 8002996:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002998:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800299c:	4619      	mov	r1, r3
 800299e:	4831      	ldr	r0, [pc, #196]	; (8002a64 <HAL_UART_MspInit+0x1cc>)
 80029a0:	f000 faca 	bl	8002f38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80029a4:	2320      	movs	r3, #32
 80029a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029a8:	2302      	movs	r3, #2
 80029aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ac:	2300      	movs	r3, #0
 80029ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029b0:	2303      	movs	r3, #3
 80029b2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80029b4:	2307      	movs	r3, #7
 80029b6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029bc:	4619      	mov	r1, r3
 80029be:	482a      	ldr	r0, [pc, #168]	; (8002a68 <HAL_UART_MspInit+0x1d0>)
 80029c0:	f000 faba 	bl	8002f38 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80029c4:	2200      	movs	r2, #0
 80029c6:	2100      	movs	r1, #0
 80029c8:	2026      	movs	r0, #38	; 0x26
 80029ca:	f000 f9ec 	bl	8002da6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80029ce:	2026      	movs	r0, #38	; 0x26
 80029d0:	f000 fa05 	bl	8002dde <HAL_NVIC_EnableIRQ>
}
 80029d4:	e039      	b.n	8002a4a <HAL_UART_MspInit+0x1b2>
  else if(uartHandle->Instance==USART3)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a24      	ldr	r2, [pc, #144]	; (8002a6c <HAL_UART_MspInit+0x1d4>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d134      	bne.n	8002a4a <HAL_UART_MspInit+0x1b2>
    __HAL_RCC_USART3_CLK_ENABLE();
 80029e0:	2300      	movs	r3, #0
 80029e2:	60fb      	str	r3, [r7, #12]
 80029e4:	4b1c      	ldr	r3, [pc, #112]	; (8002a58 <HAL_UART_MspInit+0x1c0>)
 80029e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e8:	4a1b      	ldr	r2, [pc, #108]	; (8002a58 <HAL_UART_MspInit+0x1c0>)
 80029ea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029ee:	6413      	str	r3, [r2, #64]	; 0x40
 80029f0:	4b19      	ldr	r3, [pc, #100]	; (8002a58 <HAL_UART_MspInit+0x1c0>)
 80029f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80029f8:	60fb      	str	r3, [r7, #12]
 80029fa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80029fc:	2300      	movs	r3, #0
 80029fe:	60bb      	str	r3, [r7, #8]
 8002a00:	4b15      	ldr	r3, [pc, #84]	; (8002a58 <HAL_UART_MspInit+0x1c0>)
 8002a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a04:	4a14      	ldr	r2, [pc, #80]	; (8002a58 <HAL_UART_MspInit+0x1c0>)
 8002a06:	f043 0308 	orr.w	r3, r3, #8
 8002a0a:	6313      	str	r3, [r2, #48]	; 0x30
 8002a0c:	4b12      	ldr	r3, [pc, #72]	; (8002a58 <HAL_UART_MspInit+0x1c0>)
 8002a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a10:	f003 0308 	and.w	r3, r3, #8
 8002a14:	60bb      	str	r3, [r7, #8]
 8002a16:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002a18:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002a1c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a1e:	2302      	movs	r3, #2
 8002a20:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a22:	2300      	movs	r3, #0
 8002a24:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a26:	2303      	movs	r3, #3
 8002a28:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002a2a:	2307      	movs	r3, #7
 8002a2c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a32:	4619      	mov	r1, r3
 8002a34:	480c      	ldr	r0, [pc, #48]	; (8002a68 <HAL_UART_MspInit+0x1d0>)
 8002a36:	f000 fa7f 	bl	8002f38 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	2100      	movs	r1, #0
 8002a3e:	2027      	movs	r0, #39	; 0x27
 8002a40:	f000 f9b1 	bl	8002da6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002a44:	2027      	movs	r0, #39	; 0x27
 8002a46:	f000 f9ca 	bl	8002dde <HAL_NVIC_EnableIRQ>
}
 8002a4a:	bf00      	nop
 8002a4c:	3738      	adds	r7, #56	; 0x38
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	40007800 	.word	0x40007800
 8002a58:	40023800 	.word	0x40023800
 8002a5c:	40021000 	.word	0x40021000
 8002a60:	40004400 	.word	0x40004400
 8002a64:	40020000 	.word	0x40020000
 8002a68:	40020c00 	.word	0x40020c00
 8002a6c:	40004800 	.word	0x40004800

08002a70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002a70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002aa8 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a74:	480d      	ldr	r0, [pc, #52]	; (8002aac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002a76:	490e      	ldr	r1, [pc, #56]	; (8002ab0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002a78:	4a0e      	ldr	r2, [pc, #56]	; (8002ab4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a7c:	e002      	b.n	8002a84 <LoopCopyDataInit>

08002a7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a82:	3304      	adds	r3, #4

08002a84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a88:	d3f9      	bcc.n	8002a7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a8a:	4a0b      	ldr	r2, [pc, #44]	; (8002ab8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002a8c:	4c0b      	ldr	r4, [pc, #44]	; (8002abc <LoopFillZerobss+0x26>)
  movs r3, #0
 8002a8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a90:	e001      	b.n	8002a96 <LoopFillZerobss>

08002a92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a94:	3204      	adds	r2, #4

08002a96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a98:	d3fb      	bcc.n	8002a92 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002a9a:	f7ff fd5f 	bl	800255c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a9e:	f004 fb21 	bl	80070e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002aa2:	f7ff f84d 	bl	8001b40 <main>
  bx  lr    
 8002aa6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002aa8:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002aac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ab0:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002ab4:	0800cdd0 	.word	0x0800cdd0
  ldr r2, =_sbss
 8002ab8:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002abc:	200004dc 	.word	0x200004dc

08002ac0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ac0:	e7fe      	b.n	8002ac0 <ADC_IRQHandler>
	...

08002ac4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002ac8:	4b0e      	ldr	r3, [pc, #56]	; (8002b04 <HAL_Init+0x40>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a0d      	ldr	r2, [pc, #52]	; (8002b04 <HAL_Init+0x40>)
 8002ace:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ad2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ad4:	4b0b      	ldr	r3, [pc, #44]	; (8002b04 <HAL_Init+0x40>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a0a      	ldr	r2, [pc, #40]	; (8002b04 <HAL_Init+0x40>)
 8002ada:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ade:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ae0:	4b08      	ldr	r3, [pc, #32]	; (8002b04 <HAL_Init+0x40>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a07      	ldr	r2, [pc, #28]	; (8002b04 <HAL_Init+0x40>)
 8002ae6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002aea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002aec:	2003      	movs	r0, #3
 8002aee:	f000 f94f 	bl	8002d90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002af2:	200f      	movs	r0, #15
 8002af4:	f000 f808 	bl	8002b08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002af8:	f7ff fbfa 	bl	80022f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002afc:	2300      	movs	r3, #0
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	40023c00 	.word	0x40023c00

08002b08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b082      	sub	sp, #8
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b10:	4b12      	ldr	r3, [pc, #72]	; (8002b5c <HAL_InitTick+0x54>)
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	4b12      	ldr	r3, [pc, #72]	; (8002b60 <HAL_InitTick+0x58>)
 8002b16:	781b      	ldrb	r3, [r3, #0]
 8002b18:	4619      	mov	r1, r3
 8002b1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b22:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b26:	4618      	mov	r0, r3
 8002b28:	f000 f967 	bl	8002dfa <HAL_SYSTICK_Config>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d001      	beq.n	8002b36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e00e      	b.n	8002b54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2b0f      	cmp	r3, #15
 8002b3a:	d80a      	bhi.n	8002b52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	6879      	ldr	r1, [r7, #4]
 8002b40:	f04f 30ff 	mov.w	r0, #4294967295
 8002b44:	f000 f92f 	bl	8002da6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b48:	4a06      	ldr	r2, [pc, #24]	; (8002b64 <HAL_InitTick+0x5c>)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	e000      	b.n	8002b54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3708      	adds	r7, #8
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	20000000 	.word	0x20000000
 8002b60:	20000008 	.word	0x20000008
 8002b64:	20000004 	.word	0x20000004

08002b68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b6c:	4b06      	ldr	r3, [pc, #24]	; (8002b88 <HAL_IncTick+0x20>)
 8002b6e:	781b      	ldrb	r3, [r3, #0]
 8002b70:	461a      	mov	r2, r3
 8002b72:	4b06      	ldr	r3, [pc, #24]	; (8002b8c <HAL_IncTick+0x24>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4413      	add	r3, r2
 8002b78:	4a04      	ldr	r2, [pc, #16]	; (8002b8c <HAL_IncTick+0x24>)
 8002b7a:	6013      	str	r3, [r2, #0]
}
 8002b7c:	bf00      	nop
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop
 8002b88:	20000008 	.word	0x20000008
 8002b8c:	200004c8 	.word	0x200004c8

08002b90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b90:	b480      	push	{r7}
 8002b92:	af00      	add	r7, sp, #0
  return uwTick;
 8002b94:	4b03      	ldr	r3, [pc, #12]	; (8002ba4 <HAL_GetTick+0x14>)
 8002b96:	681b      	ldr	r3, [r3, #0]
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr
 8002ba2:	bf00      	nop
 8002ba4:	200004c8 	.word	0x200004c8

08002ba8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b084      	sub	sp, #16
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002bb0:	f7ff ffee 	bl	8002b90 <HAL_GetTick>
 8002bb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bc0:	d005      	beq.n	8002bce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002bc2:	4b0a      	ldr	r3, [pc, #40]	; (8002bec <HAL_Delay+0x44>)
 8002bc4:	781b      	ldrb	r3, [r3, #0]
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	4413      	add	r3, r2
 8002bcc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002bce:	bf00      	nop
 8002bd0:	f7ff ffde 	bl	8002b90 <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	68fa      	ldr	r2, [r7, #12]
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	d8f7      	bhi.n	8002bd0 <HAL_Delay+0x28>
  {
  }
}
 8002be0:	bf00      	nop
 8002be2:	bf00      	nop
 8002be4:	3710      	adds	r7, #16
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	20000008 	.word	0x20000008

08002bf0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b085      	sub	sp, #20
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	f003 0307 	and.w	r3, r3, #7
 8002bfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c00:	4b0c      	ldr	r3, [pc, #48]	; (8002c34 <__NVIC_SetPriorityGrouping+0x44>)
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c06:	68ba      	ldr	r2, [r7, #8]
 8002c08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c22:	4a04      	ldr	r2, [pc, #16]	; (8002c34 <__NVIC_SetPriorityGrouping+0x44>)
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	60d3      	str	r3, [r2, #12]
}
 8002c28:	bf00      	nop
 8002c2a:	3714      	adds	r7, #20
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c32:	4770      	bx	lr
 8002c34:	e000ed00 	.word	0xe000ed00

08002c38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c3c:	4b04      	ldr	r3, [pc, #16]	; (8002c50 <__NVIC_GetPriorityGrouping+0x18>)
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	0a1b      	lsrs	r3, r3, #8
 8002c42:	f003 0307 	and.w	r3, r3, #7
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4e:	4770      	bx	lr
 8002c50:	e000ed00 	.word	0xe000ed00

08002c54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	db0b      	blt.n	8002c7e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c66:	79fb      	ldrb	r3, [r7, #7]
 8002c68:	f003 021f 	and.w	r2, r3, #31
 8002c6c:	4907      	ldr	r1, [pc, #28]	; (8002c8c <__NVIC_EnableIRQ+0x38>)
 8002c6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c72:	095b      	lsrs	r3, r3, #5
 8002c74:	2001      	movs	r0, #1
 8002c76:	fa00 f202 	lsl.w	r2, r0, r2
 8002c7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c7e:	bf00      	nop
 8002c80:	370c      	adds	r7, #12
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	e000e100 	.word	0xe000e100

08002c90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	4603      	mov	r3, r0
 8002c98:	6039      	str	r1, [r7, #0]
 8002c9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	db0a      	blt.n	8002cba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	b2da      	uxtb	r2, r3
 8002ca8:	490c      	ldr	r1, [pc, #48]	; (8002cdc <__NVIC_SetPriority+0x4c>)
 8002caa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cae:	0112      	lsls	r2, r2, #4
 8002cb0:	b2d2      	uxtb	r2, r2
 8002cb2:	440b      	add	r3, r1
 8002cb4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cb8:	e00a      	b.n	8002cd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	b2da      	uxtb	r2, r3
 8002cbe:	4908      	ldr	r1, [pc, #32]	; (8002ce0 <__NVIC_SetPriority+0x50>)
 8002cc0:	79fb      	ldrb	r3, [r7, #7]
 8002cc2:	f003 030f 	and.w	r3, r3, #15
 8002cc6:	3b04      	subs	r3, #4
 8002cc8:	0112      	lsls	r2, r2, #4
 8002cca:	b2d2      	uxtb	r2, r2
 8002ccc:	440b      	add	r3, r1
 8002cce:	761a      	strb	r2, [r3, #24]
}
 8002cd0:	bf00      	nop
 8002cd2:	370c      	adds	r7, #12
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr
 8002cdc:	e000e100 	.word	0xe000e100
 8002ce0:	e000ed00 	.word	0xe000ed00

08002ce4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b089      	sub	sp, #36	; 0x24
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	60f8      	str	r0, [r7, #12]
 8002cec:	60b9      	str	r1, [r7, #8]
 8002cee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	f003 0307 	and.w	r3, r3, #7
 8002cf6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cf8:	69fb      	ldr	r3, [r7, #28]
 8002cfa:	f1c3 0307 	rsb	r3, r3, #7
 8002cfe:	2b04      	cmp	r3, #4
 8002d00:	bf28      	it	cs
 8002d02:	2304      	movcs	r3, #4
 8002d04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	3304      	adds	r3, #4
 8002d0a:	2b06      	cmp	r3, #6
 8002d0c:	d902      	bls.n	8002d14 <NVIC_EncodePriority+0x30>
 8002d0e:	69fb      	ldr	r3, [r7, #28]
 8002d10:	3b03      	subs	r3, #3
 8002d12:	e000      	b.n	8002d16 <NVIC_EncodePriority+0x32>
 8002d14:	2300      	movs	r3, #0
 8002d16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d18:	f04f 32ff 	mov.w	r2, #4294967295
 8002d1c:	69bb      	ldr	r3, [r7, #24]
 8002d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d22:	43da      	mvns	r2, r3
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	401a      	ands	r2, r3
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d2c:	f04f 31ff 	mov.w	r1, #4294967295
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	fa01 f303 	lsl.w	r3, r1, r3
 8002d36:	43d9      	mvns	r1, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d3c:	4313      	orrs	r3, r2
         );
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	3724      	adds	r7, #36	; 0x24
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr
	...

08002d4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b082      	sub	sp, #8
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	3b01      	subs	r3, #1
 8002d58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d5c:	d301      	bcc.n	8002d62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e00f      	b.n	8002d82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d62:	4a0a      	ldr	r2, [pc, #40]	; (8002d8c <SysTick_Config+0x40>)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	3b01      	subs	r3, #1
 8002d68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d6a:	210f      	movs	r1, #15
 8002d6c:	f04f 30ff 	mov.w	r0, #4294967295
 8002d70:	f7ff ff8e 	bl	8002c90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d74:	4b05      	ldr	r3, [pc, #20]	; (8002d8c <SysTick_Config+0x40>)
 8002d76:	2200      	movs	r2, #0
 8002d78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d7a:	4b04      	ldr	r3, [pc, #16]	; (8002d8c <SysTick_Config+0x40>)
 8002d7c:	2207      	movs	r2, #7
 8002d7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d80:	2300      	movs	r3, #0
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3708      	adds	r7, #8
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	e000e010 	.word	0xe000e010

08002d90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b082      	sub	sp, #8
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d98:	6878      	ldr	r0, [r7, #4]
 8002d9a:	f7ff ff29 	bl	8002bf0 <__NVIC_SetPriorityGrouping>
}
 8002d9e:	bf00      	nop
 8002da0:	3708      	adds	r7, #8
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}

08002da6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002da6:	b580      	push	{r7, lr}
 8002da8:	b086      	sub	sp, #24
 8002daa:	af00      	add	r7, sp, #0
 8002dac:	4603      	mov	r3, r0
 8002dae:	60b9      	str	r1, [r7, #8]
 8002db0:	607a      	str	r2, [r7, #4]
 8002db2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002db4:	2300      	movs	r3, #0
 8002db6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002db8:	f7ff ff3e 	bl	8002c38 <__NVIC_GetPriorityGrouping>
 8002dbc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002dbe:	687a      	ldr	r2, [r7, #4]
 8002dc0:	68b9      	ldr	r1, [r7, #8]
 8002dc2:	6978      	ldr	r0, [r7, #20]
 8002dc4:	f7ff ff8e 	bl	8002ce4 <NVIC_EncodePriority>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dce:	4611      	mov	r1, r2
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f7ff ff5d 	bl	8002c90 <__NVIC_SetPriority>
}
 8002dd6:	bf00      	nop
 8002dd8:	3718      	adds	r7, #24
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}

08002dde <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dde:	b580      	push	{r7, lr}
 8002de0:	b082      	sub	sp, #8
 8002de2:	af00      	add	r7, sp, #0
 8002de4:	4603      	mov	r3, r0
 8002de6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002de8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dec:	4618      	mov	r0, r3
 8002dee:	f7ff ff31 	bl	8002c54 <__NVIC_EnableIRQ>
}
 8002df2:	bf00      	nop
 8002df4:	3708      	adds	r7, #8
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}

08002dfa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002dfa:	b580      	push	{r7, lr}
 8002dfc:	b082      	sub	sp, #8
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f7ff ffa2 	bl	8002d4c <SysTick_Config>
 8002e08:	4603      	mov	r3, r0
}
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	3708      	adds	r7, #8
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}

08002e12 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e12:	b580      	push	{r7, lr}
 8002e14:	b084      	sub	sp, #16
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e1e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002e20:	f7ff feb6 	bl	8002b90 <HAL_GetTick>
 8002e24:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	2b02      	cmp	r3, #2
 8002e30:	d008      	beq.n	8002e44 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2280      	movs	r2, #128	; 0x80
 8002e36:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e052      	b.n	8002eea <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f022 0216 	bic.w	r2, r2, #22
 8002e52:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	695a      	ldr	r2, [r3, #20]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e62:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d103      	bne.n	8002e74 <HAL_DMA_Abort+0x62>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d007      	beq.n	8002e84 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f022 0208 	bic.w	r2, r2, #8
 8002e82:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f022 0201 	bic.w	r2, r2, #1
 8002e92:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e94:	e013      	b.n	8002ebe <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e96:	f7ff fe7b 	bl	8002b90 <HAL_GetTick>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	2b05      	cmp	r3, #5
 8002ea2:	d90c      	bls.n	8002ebe <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2220      	movs	r2, #32
 8002ea8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2203      	movs	r2, #3
 8002eae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	e015      	b.n	8002eea <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 0301 	and.w	r3, r3, #1
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d1e4      	bne.n	8002e96 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ed0:	223f      	movs	r2, #63	; 0x3f
 8002ed2:	409a      	lsls	r2, r3
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2201      	movs	r2, #1
 8002edc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002ee8:	2300      	movs	r3, #0
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3710      	adds	r7, #16
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}

08002ef2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ef2:	b480      	push	{r7}
 8002ef4:	b083      	sub	sp, #12
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	2b02      	cmp	r3, #2
 8002f04:	d004      	beq.n	8002f10 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2280      	movs	r2, #128	; 0x80
 8002f0a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e00c      	b.n	8002f2a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2205      	movs	r2, #5
 8002f14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f022 0201 	bic.w	r2, r2, #1
 8002f26:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002f28:	2300      	movs	r3, #0
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	370c      	adds	r7, #12
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr
	...

08002f38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b089      	sub	sp, #36	; 0x24
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
 8002f40:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f42:	2300      	movs	r3, #0
 8002f44:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f46:	2300      	movs	r3, #0
 8002f48:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f4e:	2300      	movs	r3, #0
 8002f50:	61fb      	str	r3, [r7, #28]
 8002f52:	e177      	b.n	8003244 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f54:	2201      	movs	r2, #1
 8002f56:	69fb      	ldr	r3, [r7, #28]
 8002f58:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	697a      	ldr	r2, [r7, #20]
 8002f64:	4013      	ands	r3, r2
 8002f66:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f68:	693a      	ldr	r2, [r7, #16]
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	f040 8166 	bne.w	800323e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	f003 0303 	and.w	r3, r3, #3
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d005      	beq.n	8002f8a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f86:	2b02      	cmp	r3, #2
 8002f88:	d130      	bne.n	8002fec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f90:	69fb      	ldr	r3, [r7, #28]
 8002f92:	005b      	lsls	r3, r3, #1
 8002f94:	2203      	movs	r2, #3
 8002f96:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9a:	43db      	mvns	r3, r3
 8002f9c:	69ba      	ldr	r2, [r7, #24]
 8002f9e:	4013      	ands	r3, r2
 8002fa0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	68da      	ldr	r2, [r3, #12]
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	005b      	lsls	r3, r3, #1
 8002faa:	fa02 f303 	lsl.w	r3, r2, r3
 8002fae:	69ba      	ldr	r2, [r7, #24]
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	69ba      	ldr	r2, [r7, #24]
 8002fb8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc8:	43db      	mvns	r3, r3
 8002fca:	69ba      	ldr	r2, [r7, #24]
 8002fcc:	4013      	ands	r3, r2
 8002fce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	091b      	lsrs	r3, r3, #4
 8002fd6:	f003 0201 	and.w	r2, r3, #1
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe0:	69ba      	ldr	r2, [r7, #24]
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	69ba      	ldr	r2, [r7, #24]
 8002fea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	f003 0303 	and.w	r3, r3, #3
 8002ff4:	2b03      	cmp	r3, #3
 8002ff6:	d017      	beq.n	8003028 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	68db      	ldr	r3, [r3, #12]
 8002ffc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	005b      	lsls	r3, r3, #1
 8003002:	2203      	movs	r2, #3
 8003004:	fa02 f303 	lsl.w	r3, r2, r3
 8003008:	43db      	mvns	r3, r3
 800300a:	69ba      	ldr	r2, [r7, #24]
 800300c:	4013      	ands	r3, r2
 800300e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	689a      	ldr	r2, [r3, #8]
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	005b      	lsls	r3, r3, #1
 8003018:	fa02 f303 	lsl.w	r3, r2, r3
 800301c:	69ba      	ldr	r2, [r7, #24]
 800301e:	4313      	orrs	r3, r2
 8003020:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	69ba      	ldr	r2, [r7, #24]
 8003026:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f003 0303 	and.w	r3, r3, #3
 8003030:	2b02      	cmp	r3, #2
 8003032:	d123      	bne.n	800307c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003034:	69fb      	ldr	r3, [r7, #28]
 8003036:	08da      	lsrs	r2, r3, #3
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	3208      	adds	r2, #8
 800303c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003040:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003042:	69fb      	ldr	r3, [r7, #28]
 8003044:	f003 0307 	and.w	r3, r3, #7
 8003048:	009b      	lsls	r3, r3, #2
 800304a:	220f      	movs	r2, #15
 800304c:	fa02 f303 	lsl.w	r3, r2, r3
 8003050:	43db      	mvns	r3, r3
 8003052:	69ba      	ldr	r2, [r7, #24]
 8003054:	4013      	ands	r3, r2
 8003056:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	691a      	ldr	r2, [r3, #16]
 800305c:	69fb      	ldr	r3, [r7, #28]
 800305e:	f003 0307 	and.w	r3, r3, #7
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	fa02 f303 	lsl.w	r3, r2, r3
 8003068:	69ba      	ldr	r2, [r7, #24]
 800306a:	4313      	orrs	r3, r2
 800306c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	08da      	lsrs	r2, r3, #3
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	3208      	adds	r2, #8
 8003076:	69b9      	ldr	r1, [r7, #24]
 8003078:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	005b      	lsls	r3, r3, #1
 8003086:	2203      	movs	r2, #3
 8003088:	fa02 f303 	lsl.w	r3, r2, r3
 800308c:	43db      	mvns	r3, r3
 800308e:	69ba      	ldr	r2, [r7, #24]
 8003090:	4013      	ands	r3, r2
 8003092:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	f003 0203 	and.w	r2, r3, #3
 800309c:	69fb      	ldr	r3, [r7, #28]
 800309e:	005b      	lsls	r3, r3, #1
 80030a0:	fa02 f303 	lsl.w	r3, r2, r3
 80030a4:	69ba      	ldr	r2, [r7, #24]
 80030a6:	4313      	orrs	r3, r2
 80030a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	69ba      	ldr	r2, [r7, #24]
 80030ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	f000 80c0 	beq.w	800323e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030be:	2300      	movs	r3, #0
 80030c0:	60fb      	str	r3, [r7, #12]
 80030c2:	4b66      	ldr	r3, [pc, #408]	; (800325c <HAL_GPIO_Init+0x324>)
 80030c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030c6:	4a65      	ldr	r2, [pc, #404]	; (800325c <HAL_GPIO_Init+0x324>)
 80030c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030cc:	6453      	str	r3, [r2, #68]	; 0x44
 80030ce:	4b63      	ldr	r3, [pc, #396]	; (800325c <HAL_GPIO_Init+0x324>)
 80030d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030d6:	60fb      	str	r3, [r7, #12]
 80030d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80030da:	4a61      	ldr	r2, [pc, #388]	; (8003260 <HAL_GPIO_Init+0x328>)
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	089b      	lsrs	r3, r3, #2
 80030e0:	3302      	adds	r3, #2
 80030e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80030e8:	69fb      	ldr	r3, [r7, #28]
 80030ea:	f003 0303 	and.w	r3, r3, #3
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	220f      	movs	r2, #15
 80030f2:	fa02 f303 	lsl.w	r3, r2, r3
 80030f6:	43db      	mvns	r3, r3
 80030f8:	69ba      	ldr	r2, [r7, #24]
 80030fa:	4013      	ands	r3, r2
 80030fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4a58      	ldr	r2, [pc, #352]	; (8003264 <HAL_GPIO_Init+0x32c>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d037      	beq.n	8003176 <HAL_GPIO_Init+0x23e>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	4a57      	ldr	r2, [pc, #348]	; (8003268 <HAL_GPIO_Init+0x330>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d031      	beq.n	8003172 <HAL_GPIO_Init+0x23a>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	4a56      	ldr	r2, [pc, #344]	; (800326c <HAL_GPIO_Init+0x334>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d02b      	beq.n	800316e <HAL_GPIO_Init+0x236>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	4a55      	ldr	r2, [pc, #340]	; (8003270 <HAL_GPIO_Init+0x338>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d025      	beq.n	800316a <HAL_GPIO_Init+0x232>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	4a54      	ldr	r2, [pc, #336]	; (8003274 <HAL_GPIO_Init+0x33c>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d01f      	beq.n	8003166 <HAL_GPIO_Init+0x22e>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	4a53      	ldr	r2, [pc, #332]	; (8003278 <HAL_GPIO_Init+0x340>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d019      	beq.n	8003162 <HAL_GPIO_Init+0x22a>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	4a52      	ldr	r2, [pc, #328]	; (800327c <HAL_GPIO_Init+0x344>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d013      	beq.n	800315e <HAL_GPIO_Init+0x226>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	4a51      	ldr	r2, [pc, #324]	; (8003280 <HAL_GPIO_Init+0x348>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d00d      	beq.n	800315a <HAL_GPIO_Init+0x222>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	4a50      	ldr	r2, [pc, #320]	; (8003284 <HAL_GPIO_Init+0x34c>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d007      	beq.n	8003156 <HAL_GPIO_Init+0x21e>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	4a4f      	ldr	r2, [pc, #316]	; (8003288 <HAL_GPIO_Init+0x350>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d101      	bne.n	8003152 <HAL_GPIO_Init+0x21a>
 800314e:	2309      	movs	r3, #9
 8003150:	e012      	b.n	8003178 <HAL_GPIO_Init+0x240>
 8003152:	230a      	movs	r3, #10
 8003154:	e010      	b.n	8003178 <HAL_GPIO_Init+0x240>
 8003156:	2308      	movs	r3, #8
 8003158:	e00e      	b.n	8003178 <HAL_GPIO_Init+0x240>
 800315a:	2307      	movs	r3, #7
 800315c:	e00c      	b.n	8003178 <HAL_GPIO_Init+0x240>
 800315e:	2306      	movs	r3, #6
 8003160:	e00a      	b.n	8003178 <HAL_GPIO_Init+0x240>
 8003162:	2305      	movs	r3, #5
 8003164:	e008      	b.n	8003178 <HAL_GPIO_Init+0x240>
 8003166:	2304      	movs	r3, #4
 8003168:	e006      	b.n	8003178 <HAL_GPIO_Init+0x240>
 800316a:	2303      	movs	r3, #3
 800316c:	e004      	b.n	8003178 <HAL_GPIO_Init+0x240>
 800316e:	2302      	movs	r3, #2
 8003170:	e002      	b.n	8003178 <HAL_GPIO_Init+0x240>
 8003172:	2301      	movs	r3, #1
 8003174:	e000      	b.n	8003178 <HAL_GPIO_Init+0x240>
 8003176:	2300      	movs	r3, #0
 8003178:	69fa      	ldr	r2, [r7, #28]
 800317a:	f002 0203 	and.w	r2, r2, #3
 800317e:	0092      	lsls	r2, r2, #2
 8003180:	4093      	lsls	r3, r2
 8003182:	69ba      	ldr	r2, [r7, #24]
 8003184:	4313      	orrs	r3, r2
 8003186:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003188:	4935      	ldr	r1, [pc, #212]	; (8003260 <HAL_GPIO_Init+0x328>)
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	089b      	lsrs	r3, r3, #2
 800318e:	3302      	adds	r3, #2
 8003190:	69ba      	ldr	r2, [r7, #24]
 8003192:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003196:	4b3d      	ldr	r3, [pc, #244]	; (800328c <HAL_GPIO_Init+0x354>)
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	43db      	mvns	r3, r3
 80031a0:	69ba      	ldr	r2, [r7, #24]
 80031a2:	4013      	ands	r3, r2
 80031a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d003      	beq.n	80031ba <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80031b2:	69ba      	ldr	r2, [r7, #24]
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	4313      	orrs	r3, r2
 80031b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80031ba:	4a34      	ldr	r2, [pc, #208]	; (800328c <HAL_GPIO_Init+0x354>)
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80031c0:	4b32      	ldr	r3, [pc, #200]	; (800328c <HAL_GPIO_Init+0x354>)
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	43db      	mvns	r3, r3
 80031ca:	69ba      	ldr	r2, [r7, #24]
 80031cc:	4013      	ands	r3, r2
 80031ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d003      	beq.n	80031e4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80031dc:	69ba      	ldr	r2, [r7, #24]
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	4313      	orrs	r3, r2
 80031e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80031e4:	4a29      	ldr	r2, [pc, #164]	; (800328c <HAL_GPIO_Init+0x354>)
 80031e6:	69bb      	ldr	r3, [r7, #24]
 80031e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80031ea:	4b28      	ldr	r3, [pc, #160]	; (800328c <HAL_GPIO_Init+0x354>)
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	43db      	mvns	r3, r3
 80031f4:	69ba      	ldr	r2, [r7, #24]
 80031f6:	4013      	ands	r3, r2
 80031f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003202:	2b00      	cmp	r3, #0
 8003204:	d003      	beq.n	800320e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003206:	69ba      	ldr	r2, [r7, #24]
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	4313      	orrs	r3, r2
 800320c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800320e:	4a1f      	ldr	r2, [pc, #124]	; (800328c <HAL_GPIO_Init+0x354>)
 8003210:	69bb      	ldr	r3, [r7, #24]
 8003212:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003214:	4b1d      	ldr	r3, [pc, #116]	; (800328c <HAL_GPIO_Init+0x354>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	43db      	mvns	r3, r3
 800321e:	69ba      	ldr	r2, [r7, #24]
 8003220:	4013      	ands	r3, r2
 8003222:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800322c:	2b00      	cmp	r3, #0
 800322e:	d003      	beq.n	8003238 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003230:	69ba      	ldr	r2, [r7, #24]
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	4313      	orrs	r3, r2
 8003236:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003238:	4a14      	ldr	r2, [pc, #80]	; (800328c <HAL_GPIO_Init+0x354>)
 800323a:	69bb      	ldr	r3, [r7, #24]
 800323c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	3301      	adds	r3, #1
 8003242:	61fb      	str	r3, [r7, #28]
 8003244:	69fb      	ldr	r3, [r7, #28]
 8003246:	2b0f      	cmp	r3, #15
 8003248:	f67f ae84 	bls.w	8002f54 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800324c:	bf00      	nop
 800324e:	bf00      	nop
 8003250:	3724      	adds	r7, #36	; 0x24
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr
 800325a:	bf00      	nop
 800325c:	40023800 	.word	0x40023800
 8003260:	40013800 	.word	0x40013800
 8003264:	40020000 	.word	0x40020000
 8003268:	40020400 	.word	0x40020400
 800326c:	40020800 	.word	0x40020800
 8003270:	40020c00 	.word	0x40020c00
 8003274:	40021000 	.word	0x40021000
 8003278:	40021400 	.word	0x40021400
 800327c:	40021800 	.word	0x40021800
 8003280:	40021c00 	.word	0x40021c00
 8003284:	40022000 	.word	0x40022000
 8003288:	40022400 	.word	0x40022400
 800328c:	40013c00 	.word	0x40013c00

08003290 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003290:	b480      	push	{r7}
 8003292:	b083      	sub	sp, #12
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	460b      	mov	r3, r1
 800329a:	807b      	strh	r3, [r7, #2]
 800329c:	4613      	mov	r3, r2
 800329e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80032a0:	787b      	ldrb	r3, [r7, #1]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d003      	beq.n	80032ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032a6:	887a      	ldrh	r2, [r7, #2]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80032ac:	e003      	b.n	80032b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80032ae:	887b      	ldrh	r3, [r7, #2]
 80032b0:	041a      	lsls	r2, r3, #16
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	619a      	str	r2, [r3, #24]
}
 80032b6:	bf00      	nop
 80032b8:	370c      	adds	r7, #12
 80032ba:	46bd      	mov	sp, r7
 80032bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c0:	4770      	bx	lr
	...

080032c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d101      	bne.n	80032d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
 80032d4:	e12b      	b.n	800352e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d106      	bne.n	80032f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2200      	movs	r2, #0
 80032e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f7fe fbce 	bl	8001a8c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2224      	movs	r2, #36	; 0x24
 80032f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f022 0201 	bic.w	r2, r2, #1
 8003306:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003316:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003326:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003328:	f001 fc86 	bl	8004c38 <HAL_RCC_GetPCLK1Freq>
 800332c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	4a81      	ldr	r2, [pc, #516]	; (8003538 <HAL_I2C_Init+0x274>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d807      	bhi.n	8003348 <HAL_I2C_Init+0x84>
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	4a80      	ldr	r2, [pc, #512]	; (800353c <HAL_I2C_Init+0x278>)
 800333c:	4293      	cmp	r3, r2
 800333e:	bf94      	ite	ls
 8003340:	2301      	movls	r3, #1
 8003342:	2300      	movhi	r3, #0
 8003344:	b2db      	uxtb	r3, r3
 8003346:	e006      	b.n	8003356 <HAL_I2C_Init+0x92>
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	4a7d      	ldr	r2, [pc, #500]	; (8003540 <HAL_I2C_Init+0x27c>)
 800334c:	4293      	cmp	r3, r2
 800334e:	bf94      	ite	ls
 8003350:	2301      	movls	r3, #1
 8003352:	2300      	movhi	r3, #0
 8003354:	b2db      	uxtb	r3, r3
 8003356:	2b00      	cmp	r3, #0
 8003358:	d001      	beq.n	800335e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e0e7      	b.n	800352e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	4a78      	ldr	r2, [pc, #480]	; (8003544 <HAL_I2C_Init+0x280>)
 8003362:	fba2 2303 	umull	r2, r3, r2, r3
 8003366:	0c9b      	lsrs	r3, r3, #18
 8003368:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	68ba      	ldr	r2, [r7, #8]
 800337a:	430a      	orrs	r2, r1
 800337c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	6a1b      	ldr	r3, [r3, #32]
 8003384:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	4a6a      	ldr	r2, [pc, #424]	; (8003538 <HAL_I2C_Init+0x274>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d802      	bhi.n	8003398 <HAL_I2C_Init+0xd4>
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	3301      	adds	r3, #1
 8003396:	e009      	b.n	80033ac <HAL_I2C_Init+0xe8>
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800339e:	fb02 f303 	mul.w	r3, r2, r3
 80033a2:	4a69      	ldr	r2, [pc, #420]	; (8003548 <HAL_I2C_Init+0x284>)
 80033a4:	fba2 2303 	umull	r2, r3, r2, r3
 80033a8:	099b      	lsrs	r3, r3, #6
 80033aa:	3301      	adds	r3, #1
 80033ac:	687a      	ldr	r2, [r7, #4]
 80033ae:	6812      	ldr	r2, [r2, #0]
 80033b0:	430b      	orrs	r3, r1
 80033b2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	69db      	ldr	r3, [r3, #28]
 80033ba:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80033be:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	495c      	ldr	r1, [pc, #368]	; (8003538 <HAL_I2C_Init+0x274>)
 80033c8:	428b      	cmp	r3, r1
 80033ca:	d819      	bhi.n	8003400 <HAL_I2C_Init+0x13c>
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	1e59      	subs	r1, r3, #1
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	005b      	lsls	r3, r3, #1
 80033d6:	fbb1 f3f3 	udiv	r3, r1, r3
 80033da:	1c59      	adds	r1, r3, #1
 80033dc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80033e0:	400b      	ands	r3, r1
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d00a      	beq.n	80033fc <HAL_I2C_Init+0x138>
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	1e59      	subs	r1, r3, #1
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	005b      	lsls	r3, r3, #1
 80033f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80033f4:	3301      	adds	r3, #1
 80033f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033fa:	e051      	b.n	80034a0 <HAL_I2C_Init+0x1dc>
 80033fc:	2304      	movs	r3, #4
 80033fe:	e04f      	b.n	80034a0 <HAL_I2C_Init+0x1dc>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d111      	bne.n	800342c <HAL_I2C_Init+0x168>
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	1e58      	subs	r0, r3, #1
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6859      	ldr	r1, [r3, #4]
 8003410:	460b      	mov	r3, r1
 8003412:	005b      	lsls	r3, r3, #1
 8003414:	440b      	add	r3, r1
 8003416:	fbb0 f3f3 	udiv	r3, r0, r3
 800341a:	3301      	adds	r3, #1
 800341c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003420:	2b00      	cmp	r3, #0
 8003422:	bf0c      	ite	eq
 8003424:	2301      	moveq	r3, #1
 8003426:	2300      	movne	r3, #0
 8003428:	b2db      	uxtb	r3, r3
 800342a:	e012      	b.n	8003452 <HAL_I2C_Init+0x18e>
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	1e58      	subs	r0, r3, #1
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6859      	ldr	r1, [r3, #4]
 8003434:	460b      	mov	r3, r1
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	440b      	add	r3, r1
 800343a:	0099      	lsls	r1, r3, #2
 800343c:	440b      	add	r3, r1
 800343e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003442:	3301      	adds	r3, #1
 8003444:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003448:	2b00      	cmp	r3, #0
 800344a:	bf0c      	ite	eq
 800344c:	2301      	moveq	r3, #1
 800344e:	2300      	movne	r3, #0
 8003450:	b2db      	uxtb	r3, r3
 8003452:	2b00      	cmp	r3, #0
 8003454:	d001      	beq.n	800345a <HAL_I2C_Init+0x196>
 8003456:	2301      	movs	r3, #1
 8003458:	e022      	b.n	80034a0 <HAL_I2C_Init+0x1dc>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d10e      	bne.n	8003480 <HAL_I2C_Init+0x1bc>
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	1e58      	subs	r0, r3, #1
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6859      	ldr	r1, [r3, #4]
 800346a:	460b      	mov	r3, r1
 800346c:	005b      	lsls	r3, r3, #1
 800346e:	440b      	add	r3, r1
 8003470:	fbb0 f3f3 	udiv	r3, r0, r3
 8003474:	3301      	adds	r3, #1
 8003476:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800347a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800347e:	e00f      	b.n	80034a0 <HAL_I2C_Init+0x1dc>
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	1e58      	subs	r0, r3, #1
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6859      	ldr	r1, [r3, #4]
 8003488:	460b      	mov	r3, r1
 800348a:	009b      	lsls	r3, r3, #2
 800348c:	440b      	add	r3, r1
 800348e:	0099      	lsls	r1, r3, #2
 8003490:	440b      	add	r3, r1
 8003492:	fbb0 f3f3 	udiv	r3, r0, r3
 8003496:	3301      	adds	r3, #1
 8003498:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800349c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80034a0:	6879      	ldr	r1, [r7, #4]
 80034a2:	6809      	ldr	r1, [r1, #0]
 80034a4:	4313      	orrs	r3, r2
 80034a6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	69da      	ldr	r2, [r3, #28]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6a1b      	ldr	r3, [r3, #32]
 80034ba:	431a      	orrs	r2, r3
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	430a      	orrs	r2, r1
 80034c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80034ce:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80034d2:	687a      	ldr	r2, [r7, #4]
 80034d4:	6911      	ldr	r1, [r2, #16]
 80034d6:	687a      	ldr	r2, [r7, #4]
 80034d8:	68d2      	ldr	r2, [r2, #12]
 80034da:	4311      	orrs	r1, r2
 80034dc:	687a      	ldr	r2, [r7, #4]
 80034de:	6812      	ldr	r2, [r2, #0]
 80034e0:	430b      	orrs	r3, r1
 80034e2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	68db      	ldr	r3, [r3, #12]
 80034ea:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	695a      	ldr	r2, [r3, #20]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	699b      	ldr	r3, [r3, #24]
 80034f6:	431a      	orrs	r2, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	430a      	orrs	r2, r1
 80034fe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f042 0201 	orr.w	r2, r2, #1
 800350e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2200      	movs	r2, #0
 8003514:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2220      	movs	r2, #32
 800351a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2200      	movs	r2, #0
 8003522:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2200      	movs	r2, #0
 8003528:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800352c:	2300      	movs	r3, #0
}
 800352e:	4618      	mov	r0, r3
 8003530:	3710      	adds	r7, #16
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
 8003536:	bf00      	nop
 8003538:	000186a0 	.word	0x000186a0
 800353c:	001e847f 	.word	0x001e847f
 8003540:	003d08ff 	.word	0x003d08ff
 8003544:	431bde83 	.word	0x431bde83
 8003548:	10624dd3 	.word	0x10624dd3

0800354c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b088      	sub	sp, #32
 8003550:	af02      	add	r7, sp, #8
 8003552:	60f8      	str	r0, [r7, #12]
 8003554:	4608      	mov	r0, r1
 8003556:	4611      	mov	r1, r2
 8003558:	461a      	mov	r2, r3
 800355a:	4603      	mov	r3, r0
 800355c:	817b      	strh	r3, [r7, #10]
 800355e:	460b      	mov	r3, r1
 8003560:	813b      	strh	r3, [r7, #8]
 8003562:	4613      	mov	r3, r2
 8003564:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003566:	f7ff fb13 	bl	8002b90 <HAL_GetTick>
 800356a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003572:	b2db      	uxtb	r3, r3
 8003574:	2b20      	cmp	r3, #32
 8003576:	f040 80d9 	bne.w	800372c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	9300      	str	r3, [sp, #0]
 800357e:	2319      	movs	r3, #25
 8003580:	2201      	movs	r2, #1
 8003582:	496d      	ldr	r1, [pc, #436]	; (8003738 <HAL_I2C_Mem_Write+0x1ec>)
 8003584:	68f8      	ldr	r0, [r7, #12]
 8003586:	f000 fc7f 	bl	8003e88 <I2C_WaitOnFlagUntilTimeout>
 800358a:	4603      	mov	r3, r0
 800358c:	2b00      	cmp	r3, #0
 800358e:	d001      	beq.n	8003594 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003590:	2302      	movs	r3, #2
 8003592:	e0cc      	b.n	800372e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800359a:	2b01      	cmp	r3, #1
 800359c:	d101      	bne.n	80035a2 <HAL_I2C_Mem_Write+0x56>
 800359e:	2302      	movs	r3, #2
 80035a0:	e0c5      	b.n	800372e <HAL_I2C_Mem_Write+0x1e2>
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2201      	movs	r2, #1
 80035a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f003 0301 	and.w	r3, r3, #1
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d007      	beq.n	80035c8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f042 0201 	orr.w	r2, r2, #1
 80035c6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80035d6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2221      	movs	r2, #33	; 0x21
 80035dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2240      	movs	r2, #64	; 0x40
 80035e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2200      	movs	r2, #0
 80035ec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	6a3a      	ldr	r2, [r7, #32]
 80035f2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80035f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035fe:	b29a      	uxth	r2, r3
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	4a4d      	ldr	r2, [pc, #308]	; (800373c <HAL_I2C_Mem_Write+0x1f0>)
 8003608:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800360a:	88f8      	ldrh	r0, [r7, #6]
 800360c:	893a      	ldrh	r2, [r7, #8]
 800360e:	8979      	ldrh	r1, [r7, #10]
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	9301      	str	r3, [sp, #4]
 8003614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003616:	9300      	str	r3, [sp, #0]
 8003618:	4603      	mov	r3, r0
 800361a:	68f8      	ldr	r0, [r7, #12]
 800361c:	f000 fab6 	bl	8003b8c <I2C_RequestMemoryWrite>
 8003620:	4603      	mov	r3, r0
 8003622:	2b00      	cmp	r3, #0
 8003624:	d052      	beq.n	80036cc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e081      	b.n	800372e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800362a:	697a      	ldr	r2, [r7, #20]
 800362c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800362e:	68f8      	ldr	r0, [r7, #12]
 8003630:	f000 fd00 	bl	8004034 <I2C_WaitOnTXEFlagUntilTimeout>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d00d      	beq.n	8003656 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800363e:	2b04      	cmp	r3, #4
 8003640:	d107      	bne.n	8003652 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003650:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e06b      	b.n	800372e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800365a:	781a      	ldrb	r2, [r3, #0]
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003666:	1c5a      	adds	r2, r3, #1
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003670:	3b01      	subs	r3, #1
 8003672:	b29a      	uxth	r2, r3
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800367c:	b29b      	uxth	r3, r3
 800367e:	3b01      	subs	r3, #1
 8003680:	b29a      	uxth	r2, r3
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	695b      	ldr	r3, [r3, #20]
 800368c:	f003 0304 	and.w	r3, r3, #4
 8003690:	2b04      	cmp	r3, #4
 8003692:	d11b      	bne.n	80036cc <HAL_I2C_Mem_Write+0x180>
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003698:	2b00      	cmp	r3, #0
 800369a:	d017      	beq.n	80036cc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a0:	781a      	ldrb	r2, [r3, #0]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ac:	1c5a      	adds	r2, r3, #1
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036b6:	3b01      	subs	r3, #1
 80036b8:	b29a      	uxth	r2, r3
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036c2:	b29b      	uxth	r3, r3
 80036c4:	3b01      	subs	r3, #1
 80036c6:	b29a      	uxth	r2, r3
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d1aa      	bne.n	800362a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036d4:	697a      	ldr	r2, [r7, #20]
 80036d6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80036d8:	68f8      	ldr	r0, [r7, #12]
 80036da:	f000 fcec 	bl	80040b6 <I2C_WaitOnBTFFlagUntilTimeout>
 80036de:	4603      	mov	r3, r0
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d00d      	beq.n	8003700 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e8:	2b04      	cmp	r3, #4
 80036ea:	d107      	bne.n	80036fc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036fa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e016      	b.n	800372e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800370e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2220      	movs	r2, #32
 8003714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2200      	movs	r2, #0
 800371c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2200      	movs	r2, #0
 8003724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003728:	2300      	movs	r3, #0
 800372a:	e000      	b.n	800372e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800372c:	2302      	movs	r3, #2
  }
}
 800372e:	4618      	mov	r0, r3
 8003730:	3718      	adds	r7, #24
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	00100002 	.word	0x00100002
 800373c:	ffff0000 	.word	0xffff0000

08003740 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b08c      	sub	sp, #48	; 0x30
 8003744:	af02      	add	r7, sp, #8
 8003746:	60f8      	str	r0, [r7, #12]
 8003748:	4608      	mov	r0, r1
 800374a:	4611      	mov	r1, r2
 800374c:	461a      	mov	r2, r3
 800374e:	4603      	mov	r3, r0
 8003750:	817b      	strh	r3, [r7, #10]
 8003752:	460b      	mov	r3, r1
 8003754:	813b      	strh	r3, [r7, #8]
 8003756:	4613      	mov	r3, r2
 8003758:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800375a:	f7ff fa19 	bl	8002b90 <HAL_GetTick>
 800375e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003766:	b2db      	uxtb	r3, r3
 8003768:	2b20      	cmp	r3, #32
 800376a:	f040 8208 	bne.w	8003b7e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800376e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003770:	9300      	str	r3, [sp, #0]
 8003772:	2319      	movs	r3, #25
 8003774:	2201      	movs	r2, #1
 8003776:	497b      	ldr	r1, [pc, #492]	; (8003964 <HAL_I2C_Mem_Read+0x224>)
 8003778:	68f8      	ldr	r0, [r7, #12]
 800377a:	f000 fb85 	bl	8003e88 <I2C_WaitOnFlagUntilTimeout>
 800377e:	4603      	mov	r3, r0
 8003780:	2b00      	cmp	r3, #0
 8003782:	d001      	beq.n	8003788 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003784:	2302      	movs	r3, #2
 8003786:	e1fb      	b.n	8003b80 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800378e:	2b01      	cmp	r3, #1
 8003790:	d101      	bne.n	8003796 <HAL_I2C_Mem_Read+0x56>
 8003792:	2302      	movs	r3, #2
 8003794:	e1f4      	b.n	8003b80 <HAL_I2C_Mem_Read+0x440>
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2201      	movs	r2, #1
 800379a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 0301 	and.w	r3, r3, #1
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d007      	beq.n	80037bc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f042 0201 	orr.w	r2, r2, #1
 80037ba:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037ca:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2222      	movs	r2, #34	; 0x22
 80037d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2240      	movs	r2, #64	; 0x40
 80037d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2200      	movs	r2, #0
 80037e0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037e6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80037ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037f2:	b29a      	uxth	r2, r3
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	4a5b      	ldr	r2, [pc, #364]	; (8003968 <HAL_I2C_Mem_Read+0x228>)
 80037fc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80037fe:	88f8      	ldrh	r0, [r7, #6]
 8003800:	893a      	ldrh	r2, [r7, #8]
 8003802:	8979      	ldrh	r1, [r7, #10]
 8003804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003806:	9301      	str	r3, [sp, #4]
 8003808:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800380a:	9300      	str	r3, [sp, #0]
 800380c:	4603      	mov	r3, r0
 800380e:	68f8      	ldr	r0, [r7, #12]
 8003810:	f000 fa52 	bl	8003cb8 <I2C_RequestMemoryRead>
 8003814:	4603      	mov	r3, r0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d001      	beq.n	800381e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e1b0      	b.n	8003b80 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003822:	2b00      	cmp	r3, #0
 8003824:	d113      	bne.n	800384e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003826:	2300      	movs	r3, #0
 8003828:	623b      	str	r3, [r7, #32]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	695b      	ldr	r3, [r3, #20]
 8003830:	623b      	str	r3, [r7, #32]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	699b      	ldr	r3, [r3, #24]
 8003838:	623b      	str	r3, [r7, #32]
 800383a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	681a      	ldr	r2, [r3, #0]
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800384a:	601a      	str	r2, [r3, #0]
 800384c:	e184      	b.n	8003b58 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003852:	2b01      	cmp	r3, #1
 8003854:	d11b      	bne.n	800388e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003864:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003866:	2300      	movs	r3, #0
 8003868:	61fb      	str	r3, [r7, #28]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	695b      	ldr	r3, [r3, #20]
 8003870:	61fb      	str	r3, [r7, #28]
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	699b      	ldr	r3, [r3, #24]
 8003878:	61fb      	str	r3, [r7, #28]
 800387a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800388a:	601a      	str	r2, [r3, #0]
 800388c:	e164      	b.n	8003b58 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003892:	2b02      	cmp	r3, #2
 8003894:	d11b      	bne.n	80038ce <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038a4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80038b4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038b6:	2300      	movs	r3, #0
 80038b8:	61bb      	str	r3, [r7, #24]
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	695b      	ldr	r3, [r3, #20]
 80038c0:	61bb      	str	r3, [r7, #24]
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	699b      	ldr	r3, [r3, #24]
 80038c8:	61bb      	str	r3, [r7, #24]
 80038ca:	69bb      	ldr	r3, [r7, #24]
 80038cc:	e144      	b.n	8003b58 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038ce:	2300      	movs	r3, #0
 80038d0:	617b      	str	r3, [r7, #20]
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	695b      	ldr	r3, [r3, #20]
 80038d8:	617b      	str	r3, [r7, #20]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	699b      	ldr	r3, [r3, #24]
 80038e0:	617b      	str	r3, [r7, #20]
 80038e2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80038e4:	e138      	b.n	8003b58 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038ea:	2b03      	cmp	r3, #3
 80038ec:	f200 80f1 	bhi.w	8003ad2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d123      	bne.n	8003940 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038fa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80038fc:	68f8      	ldr	r0, [r7, #12]
 80038fe:	f000 fc1b 	bl	8004138 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003902:	4603      	mov	r3, r0
 8003904:	2b00      	cmp	r3, #0
 8003906:	d001      	beq.n	800390c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003908:	2301      	movs	r3, #1
 800390a:	e139      	b.n	8003b80 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	691a      	ldr	r2, [r3, #16]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003916:	b2d2      	uxtb	r2, r2
 8003918:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800391e:	1c5a      	adds	r2, r3, #1
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003928:	3b01      	subs	r3, #1
 800392a:	b29a      	uxth	r2, r3
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003934:	b29b      	uxth	r3, r3
 8003936:	3b01      	subs	r3, #1
 8003938:	b29a      	uxth	r2, r3
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800393e:	e10b      	b.n	8003b58 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003944:	2b02      	cmp	r3, #2
 8003946:	d14e      	bne.n	80039e6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800394a:	9300      	str	r3, [sp, #0]
 800394c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800394e:	2200      	movs	r2, #0
 8003950:	4906      	ldr	r1, [pc, #24]	; (800396c <HAL_I2C_Mem_Read+0x22c>)
 8003952:	68f8      	ldr	r0, [r7, #12]
 8003954:	f000 fa98 	bl	8003e88 <I2C_WaitOnFlagUntilTimeout>
 8003958:	4603      	mov	r3, r0
 800395a:	2b00      	cmp	r3, #0
 800395c:	d008      	beq.n	8003970 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e10e      	b.n	8003b80 <HAL_I2C_Mem_Read+0x440>
 8003962:	bf00      	nop
 8003964:	00100002 	.word	0x00100002
 8003968:	ffff0000 	.word	0xffff0000
 800396c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800397e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	691a      	ldr	r2, [r3, #16]
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800398a:	b2d2      	uxtb	r2, r2
 800398c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003992:	1c5a      	adds	r2, r3, #1
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800399c:	3b01      	subs	r3, #1
 800399e:	b29a      	uxth	r2, r3
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039a8:	b29b      	uxth	r3, r3
 80039aa:	3b01      	subs	r3, #1
 80039ac:	b29a      	uxth	r2, r3
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	691a      	ldr	r2, [r3, #16]
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039bc:	b2d2      	uxtb	r2, r2
 80039be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c4:	1c5a      	adds	r2, r3, #1
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039ce:	3b01      	subs	r3, #1
 80039d0:	b29a      	uxth	r2, r3
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039da:	b29b      	uxth	r3, r3
 80039dc:	3b01      	subs	r3, #1
 80039de:	b29a      	uxth	r2, r3
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80039e4:	e0b8      	b.n	8003b58 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80039e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e8:	9300      	str	r3, [sp, #0]
 80039ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039ec:	2200      	movs	r2, #0
 80039ee:	4966      	ldr	r1, [pc, #408]	; (8003b88 <HAL_I2C_Mem_Read+0x448>)
 80039f0:	68f8      	ldr	r0, [r7, #12]
 80039f2:	f000 fa49 	bl	8003e88 <I2C_WaitOnFlagUntilTimeout>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d001      	beq.n	8003a00 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	e0bf      	b.n	8003b80 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a0e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	691a      	ldr	r2, [r3, #16]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a1a:	b2d2      	uxtb	r2, r2
 8003a1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a22:	1c5a      	adds	r2, r3, #1
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a2c:	3b01      	subs	r3, #1
 8003a2e:	b29a      	uxth	r2, r3
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a38:	b29b      	uxth	r3, r3
 8003a3a:	3b01      	subs	r3, #1
 8003a3c:	b29a      	uxth	r2, r3
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a44:	9300      	str	r3, [sp, #0]
 8003a46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a48:	2200      	movs	r2, #0
 8003a4a:	494f      	ldr	r1, [pc, #316]	; (8003b88 <HAL_I2C_Mem_Read+0x448>)
 8003a4c:	68f8      	ldr	r0, [r7, #12]
 8003a4e:	f000 fa1b 	bl	8003e88 <I2C_WaitOnFlagUntilTimeout>
 8003a52:	4603      	mov	r3, r0
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d001      	beq.n	8003a5c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	e091      	b.n	8003b80 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a6a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	691a      	ldr	r2, [r3, #16]
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a76:	b2d2      	uxtb	r2, r2
 8003a78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a7e:	1c5a      	adds	r2, r3, #1
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a88:	3b01      	subs	r3, #1
 8003a8a:	b29a      	uxth	r2, r3
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a94:	b29b      	uxth	r3, r3
 8003a96:	3b01      	subs	r3, #1
 8003a98:	b29a      	uxth	r2, r3
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	691a      	ldr	r2, [r3, #16]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aa8:	b2d2      	uxtb	r2, r2
 8003aaa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab0:	1c5a      	adds	r2, r3, #1
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003aba:	3b01      	subs	r3, #1
 8003abc:	b29a      	uxth	r2, r3
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	3b01      	subs	r3, #1
 8003aca:	b29a      	uxth	r2, r3
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003ad0:	e042      	b.n	8003b58 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ad2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ad4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003ad6:	68f8      	ldr	r0, [r7, #12]
 8003ad8:	f000 fb2e 	bl	8004138 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003adc:	4603      	mov	r3, r0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d001      	beq.n	8003ae6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e04c      	b.n	8003b80 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	691a      	ldr	r2, [r3, #16]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af0:	b2d2      	uxtb	r2, r2
 8003af2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af8:	1c5a      	adds	r2, r3, #1
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b02:	3b01      	subs	r3, #1
 8003b04:	b29a      	uxth	r2, r3
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b0e:	b29b      	uxth	r3, r3
 8003b10:	3b01      	subs	r3, #1
 8003b12:	b29a      	uxth	r2, r3
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	695b      	ldr	r3, [r3, #20]
 8003b1e:	f003 0304 	and.w	r3, r3, #4
 8003b22:	2b04      	cmp	r3, #4
 8003b24:	d118      	bne.n	8003b58 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	691a      	ldr	r2, [r3, #16]
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b30:	b2d2      	uxtb	r2, r2
 8003b32:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b38:	1c5a      	adds	r2, r3, #1
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b42:	3b01      	subs	r3, #1
 8003b44:	b29a      	uxth	r2, r3
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b4e:	b29b      	uxth	r3, r3
 8003b50:	3b01      	subs	r3, #1
 8003b52:	b29a      	uxth	r2, r3
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	f47f aec2 	bne.w	80038e6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2220      	movs	r2, #32
 8003b66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2200      	movs	r2, #0
 8003b76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	e000      	b.n	8003b80 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003b7e:	2302      	movs	r3, #2
  }
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	3728      	adds	r7, #40	; 0x28
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}
 8003b88:	00010004 	.word	0x00010004

08003b8c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b088      	sub	sp, #32
 8003b90:	af02      	add	r7, sp, #8
 8003b92:	60f8      	str	r0, [r7, #12]
 8003b94:	4608      	mov	r0, r1
 8003b96:	4611      	mov	r1, r2
 8003b98:	461a      	mov	r2, r3
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	817b      	strh	r3, [r7, #10]
 8003b9e:	460b      	mov	r3, r1
 8003ba0:	813b      	strh	r3, [r7, #8]
 8003ba2:	4613      	mov	r3, r2
 8003ba4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003bb4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bb8:	9300      	str	r3, [sp, #0]
 8003bba:	6a3b      	ldr	r3, [r7, #32]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003bc2:	68f8      	ldr	r0, [r7, #12]
 8003bc4:	f000 f960 	bl	8003e88 <I2C_WaitOnFlagUntilTimeout>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d00d      	beq.n	8003bea <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bd8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003bdc:	d103      	bne.n	8003be6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003be4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003be6:	2303      	movs	r3, #3
 8003be8:	e05f      	b.n	8003caa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003bea:	897b      	ldrh	r3, [r7, #10]
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	461a      	mov	r2, r3
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003bf8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bfc:	6a3a      	ldr	r2, [r7, #32]
 8003bfe:	492d      	ldr	r1, [pc, #180]	; (8003cb4 <I2C_RequestMemoryWrite+0x128>)
 8003c00:	68f8      	ldr	r0, [r7, #12]
 8003c02:	f000 f998 	bl	8003f36 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c06:	4603      	mov	r3, r0
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d001      	beq.n	8003c10 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e04c      	b.n	8003caa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c10:	2300      	movs	r3, #0
 8003c12:	617b      	str	r3, [r7, #20]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	695b      	ldr	r3, [r3, #20]
 8003c1a:	617b      	str	r3, [r7, #20]
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	699b      	ldr	r3, [r3, #24]
 8003c22:	617b      	str	r3, [r7, #20]
 8003c24:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c28:	6a39      	ldr	r1, [r7, #32]
 8003c2a:	68f8      	ldr	r0, [r7, #12]
 8003c2c:	f000 fa02 	bl	8004034 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d00d      	beq.n	8003c52 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c3a:	2b04      	cmp	r3, #4
 8003c3c:	d107      	bne.n	8003c4e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c4c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e02b      	b.n	8003caa <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003c52:	88fb      	ldrh	r3, [r7, #6]
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d105      	bne.n	8003c64 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003c58:	893b      	ldrh	r3, [r7, #8]
 8003c5a:	b2da      	uxtb	r2, r3
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	611a      	str	r2, [r3, #16]
 8003c62:	e021      	b.n	8003ca8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003c64:	893b      	ldrh	r3, [r7, #8]
 8003c66:	0a1b      	lsrs	r3, r3, #8
 8003c68:	b29b      	uxth	r3, r3
 8003c6a:	b2da      	uxtb	r2, r3
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c74:	6a39      	ldr	r1, [r7, #32]
 8003c76:	68f8      	ldr	r0, [r7, #12]
 8003c78:	f000 f9dc 	bl	8004034 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d00d      	beq.n	8003c9e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c86:	2b04      	cmp	r3, #4
 8003c88:	d107      	bne.n	8003c9a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c98:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e005      	b.n	8003caa <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003c9e:	893b      	ldrh	r3, [r7, #8]
 8003ca0:	b2da      	uxtb	r2, r3
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003ca8:	2300      	movs	r3, #0
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	3718      	adds	r7, #24
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
 8003cb2:	bf00      	nop
 8003cb4:	00010002 	.word	0x00010002

08003cb8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b088      	sub	sp, #32
 8003cbc:	af02      	add	r7, sp, #8
 8003cbe:	60f8      	str	r0, [r7, #12]
 8003cc0:	4608      	mov	r0, r1
 8003cc2:	4611      	mov	r1, r2
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	817b      	strh	r3, [r7, #10]
 8003cca:	460b      	mov	r3, r1
 8003ccc:	813b      	strh	r3, [r7, #8]
 8003cce:	4613      	mov	r3, r2
 8003cd0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003ce0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003cf0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf4:	9300      	str	r3, [sp, #0]
 8003cf6:	6a3b      	ldr	r3, [r7, #32]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003cfe:	68f8      	ldr	r0, [r7, #12]
 8003d00:	f000 f8c2 	bl	8003e88 <I2C_WaitOnFlagUntilTimeout>
 8003d04:	4603      	mov	r3, r0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d00d      	beq.n	8003d26 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d18:	d103      	bne.n	8003d22 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d20:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003d22:	2303      	movs	r3, #3
 8003d24:	e0aa      	b.n	8003e7c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d26:	897b      	ldrh	r3, [r7, #10]
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003d34:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d38:	6a3a      	ldr	r2, [r7, #32]
 8003d3a:	4952      	ldr	r1, [pc, #328]	; (8003e84 <I2C_RequestMemoryRead+0x1cc>)
 8003d3c:	68f8      	ldr	r0, [r7, #12]
 8003d3e:	f000 f8fa 	bl	8003f36 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d42:	4603      	mov	r3, r0
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d001      	beq.n	8003d4c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e097      	b.n	8003e7c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	617b      	str	r3, [r7, #20]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	695b      	ldr	r3, [r3, #20]
 8003d56:	617b      	str	r3, [r7, #20]
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	699b      	ldr	r3, [r3, #24]
 8003d5e:	617b      	str	r3, [r7, #20]
 8003d60:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d64:	6a39      	ldr	r1, [r7, #32]
 8003d66:	68f8      	ldr	r0, [r7, #12]
 8003d68:	f000 f964 	bl	8004034 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d00d      	beq.n	8003d8e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d76:	2b04      	cmp	r3, #4
 8003d78:	d107      	bne.n	8003d8a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d88:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	e076      	b.n	8003e7c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d8e:	88fb      	ldrh	r3, [r7, #6]
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d105      	bne.n	8003da0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d94:	893b      	ldrh	r3, [r7, #8]
 8003d96:	b2da      	uxtb	r2, r3
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	611a      	str	r2, [r3, #16]
 8003d9e:	e021      	b.n	8003de4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003da0:	893b      	ldrh	r3, [r7, #8]
 8003da2:	0a1b      	lsrs	r3, r3, #8
 8003da4:	b29b      	uxth	r3, r3
 8003da6:	b2da      	uxtb	r2, r3
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003dae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003db0:	6a39      	ldr	r1, [r7, #32]
 8003db2:	68f8      	ldr	r0, [r7, #12]
 8003db4:	f000 f93e 	bl	8004034 <I2C_WaitOnTXEFlagUntilTimeout>
 8003db8:	4603      	mov	r3, r0
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d00d      	beq.n	8003dda <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc2:	2b04      	cmp	r3, #4
 8003dc4:	d107      	bne.n	8003dd6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	681a      	ldr	r2, [r3, #0]
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003dd4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e050      	b.n	8003e7c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003dda:	893b      	ldrh	r3, [r7, #8]
 8003ddc:	b2da      	uxtb	r2, r3
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003de4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003de6:	6a39      	ldr	r1, [r7, #32]
 8003de8:	68f8      	ldr	r0, [r7, #12]
 8003dea:	f000 f923 	bl	8004034 <I2C_WaitOnTXEFlagUntilTimeout>
 8003dee:	4603      	mov	r3, r0
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d00d      	beq.n	8003e10 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df8:	2b04      	cmp	r3, #4
 8003dfa:	d107      	bne.n	8003e0c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e0a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e035      	b.n	8003e7c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e1e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e22:	9300      	str	r3, [sp, #0]
 8003e24:	6a3b      	ldr	r3, [r7, #32]
 8003e26:	2200      	movs	r2, #0
 8003e28:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003e2c:	68f8      	ldr	r0, [r7, #12]
 8003e2e:	f000 f82b 	bl	8003e88 <I2C_WaitOnFlagUntilTimeout>
 8003e32:	4603      	mov	r3, r0
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d00d      	beq.n	8003e54 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e46:	d103      	bne.n	8003e50 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e4e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003e50:	2303      	movs	r3, #3
 8003e52:	e013      	b.n	8003e7c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003e54:	897b      	ldrh	r3, [r7, #10]
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	f043 0301 	orr.w	r3, r3, #1
 8003e5c:	b2da      	uxtb	r2, r3
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e66:	6a3a      	ldr	r2, [r7, #32]
 8003e68:	4906      	ldr	r1, [pc, #24]	; (8003e84 <I2C_RequestMemoryRead+0x1cc>)
 8003e6a:	68f8      	ldr	r0, [r7, #12]
 8003e6c:	f000 f863 	bl	8003f36 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e70:	4603      	mov	r3, r0
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d001      	beq.n	8003e7a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e000      	b.n	8003e7c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003e7a:	2300      	movs	r3, #0
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	3718      	adds	r7, #24
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}
 8003e84:	00010002 	.word	0x00010002

08003e88 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b084      	sub	sp, #16
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	60f8      	str	r0, [r7, #12]
 8003e90:	60b9      	str	r1, [r7, #8]
 8003e92:	603b      	str	r3, [r7, #0]
 8003e94:	4613      	mov	r3, r2
 8003e96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e98:	e025      	b.n	8003ee6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ea0:	d021      	beq.n	8003ee6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ea2:	f7fe fe75 	bl	8002b90 <HAL_GetTick>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	69bb      	ldr	r3, [r7, #24]
 8003eaa:	1ad3      	subs	r3, r2, r3
 8003eac:	683a      	ldr	r2, [r7, #0]
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d302      	bcc.n	8003eb8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d116      	bne.n	8003ee6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2220      	movs	r2, #32
 8003ec2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ed2:	f043 0220 	orr.w	r2, r3, #32
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2200      	movs	r2, #0
 8003ede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e023      	b.n	8003f2e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	0c1b      	lsrs	r3, r3, #16
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	2b01      	cmp	r3, #1
 8003eee:	d10d      	bne.n	8003f0c <I2C_WaitOnFlagUntilTimeout+0x84>
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	695b      	ldr	r3, [r3, #20]
 8003ef6:	43da      	mvns	r2, r3
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	4013      	ands	r3, r2
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	bf0c      	ite	eq
 8003f02:	2301      	moveq	r3, #1
 8003f04:	2300      	movne	r3, #0
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	461a      	mov	r2, r3
 8003f0a:	e00c      	b.n	8003f26 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	699b      	ldr	r3, [r3, #24]
 8003f12:	43da      	mvns	r2, r3
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	4013      	ands	r3, r2
 8003f18:	b29b      	uxth	r3, r3
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	bf0c      	ite	eq
 8003f1e:	2301      	moveq	r3, #1
 8003f20:	2300      	movne	r3, #0
 8003f22:	b2db      	uxtb	r3, r3
 8003f24:	461a      	mov	r2, r3
 8003f26:	79fb      	ldrb	r3, [r7, #7]
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d0b6      	beq.n	8003e9a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003f2c:	2300      	movs	r3, #0
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3710      	adds	r7, #16
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}

08003f36 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003f36:	b580      	push	{r7, lr}
 8003f38:	b084      	sub	sp, #16
 8003f3a:	af00      	add	r7, sp, #0
 8003f3c:	60f8      	str	r0, [r7, #12]
 8003f3e:	60b9      	str	r1, [r7, #8]
 8003f40:	607a      	str	r2, [r7, #4]
 8003f42:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f44:	e051      	b.n	8003fea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	695b      	ldr	r3, [r3, #20]
 8003f4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f54:	d123      	bne.n	8003f9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f64:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003f6e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2200      	movs	r2, #0
 8003f74:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2220      	movs	r2, #32
 8003f7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2200      	movs	r2, #0
 8003f82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f8a:	f043 0204 	orr.w	r2, r3, #4
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2200      	movs	r2, #0
 8003f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e046      	b.n	800402c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fa4:	d021      	beq.n	8003fea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fa6:	f7fe fdf3 	bl	8002b90 <HAL_GetTick>
 8003faa:	4602      	mov	r2, r0
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	1ad3      	subs	r3, r2, r3
 8003fb0:	687a      	ldr	r2, [r7, #4]
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	d302      	bcc.n	8003fbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d116      	bne.n	8003fea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	2220      	movs	r2, #32
 8003fc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd6:	f043 0220 	orr.w	r2, r3, #32
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e020      	b.n	800402c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	0c1b      	lsrs	r3, r3, #16
 8003fee:	b2db      	uxtb	r3, r3
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d10c      	bne.n	800400e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	695b      	ldr	r3, [r3, #20]
 8003ffa:	43da      	mvns	r2, r3
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	4013      	ands	r3, r2
 8004000:	b29b      	uxth	r3, r3
 8004002:	2b00      	cmp	r3, #0
 8004004:	bf14      	ite	ne
 8004006:	2301      	movne	r3, #1
 8004008:	2300      	moveq	r3, #0
 800400a:	b2db      	uxtb	r3, r3
 800400c:	e00b      	b.n	8004026 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	699b      	ldr	r3, [r3, #24]
 8004014:	43da      	mvns	r2, r3
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	4013      	ands	r3, r2
 800401a:	b29b      	uxth	r3, r3
 800401c:	2b00      	cmp	r3, #0
 800401e:	bf14      	ite	ne
 8004020:	2301      	movne	r3, #1
 8004022:	2300      	moveq	r3, #0
 8004024:	b2db      	uxtb	r3, r3
 8004026:	2b00      	cmp	r3, #0
 8004028:	d18d      	bne.n	8003f46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800402a:	2300      	movs	r3, #0
}
 800402c:	4618      	mov	r0, r3
 800402e:	3710      	adds	r7, #16
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}

08004034 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b084      	sub	sp, #16
 8004038:	af00      	add	r7, sp, #0
 800403a:	60f8      	str	r0, [r7, #12]
 800403c:	60b9      	str	r1, [r7, #8]
 800403e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004040:	e02d      	b.n	800409e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004042:	68f8      	ldr	r0, [r7, #12]
 8004044:	f000 f8ce 	bl	80041e4 <I2C_IsAcknowledgeFailed>
 8004048:	4603      	mov	r3, r0
 800404a:	2b00      	cmp	r3, #0
 800404c:	d001      	beq.n	8004052 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	e02d      	b.n	80040ae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004058:	d021      	beq.n	800409e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800405a:	f7fe fd99 	bl	8002b90 <HAL_GetTick>
 800405e:	4602      	mov	r2, r0
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	1ad3      	subs	r3, r2, r3
 8004064:	68ba      	ldr	r2, [r7, #8]
 8004066:	429a      	cmp	r2, r3
 8004068:	d302      	bcc.n	8004070 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d116      	bne.n	800409e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2200      	movs	r2, #0
 8004074:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2220      	movs	r2, #32
 800407a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2200      	movs	r2, #0
 8004082:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800408a:	f043 0220 	orr.w	r2, r3, #32
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	2200      	movs	r2, #0
 8004096:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e007      	b.n	80040ae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	695b      	ldr	r3, [r3, #20]
 80040a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040a8:	2b80      	cmp	r3, #128	; 0x80
 80040aa:	d1ca      	bne.n	8004042 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80040ac:	2300      	movs	r3, #0
}
 80040ae:	4618      	mov	r0, r3
 80040b0:	3710      	adds	r7, #16
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}

080040b6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040b6:	b580      	push	{r7, lr}
 80040b8:	b084      	sub	sp, #16
 80040ba:	af00      	add	r7, sp, #0
 80040bc:	60f8      	str	r0, [r7, #12]
 80040be:	60b9      	str	r1, [r7, #8]
 80040c0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80040c2:	e02d      	b.n	8004120 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80040c4:	68f8      	ldr	r0, [r7, #12]
 80040c6:	f000 f88d 	bl	80041e4 <I2C_IsAcknowledgeFailed>
 80040ca:	4603      	mov	r3, r0
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d001      	beq.n	80040d4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80040d0:	2301      	movs	r3, #1
 80040d2:	e02d      	b.n	8004130 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040da:	d021      	beq.n	8004120 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040dc:	f7fe fd58 	bl	8002b90 <HAL_GetTick>
 80040e0:	4602      	mov	r2, r0
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	68ba      	ldr	r2, [r7, #8]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d302      	bcc.n	80040f2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d116      	bne.n	8004120 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2200      	movs	r2, #0
 80040f6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2220      	movs	r2, #32
 80040fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2200      	movs	r2, #0
 8004104:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800410c:	f043 0220 	orr.w	r2, r3, #32
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2200      	movs	r2, #0
 8004118:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800411c:	2301      	movs	r3, #1
 800411e:	e007      	b.n	8004130 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	695b      	ldr	r3, [r3, #20]
 8004126:	f003 0304 	and.w	r3, r3, #4
 800412a:	2b04      	cmp	r3, #4
 800412c:	d1ca      	bne.n	80040c4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800412e:	2300      	movs	r3, #0
}
 8004130:	4618      	mov	r0, r3
 8004132:	3710      	adds	r7, #16
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}

08004138 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b084      	sub	sp, #16
 800413c:	af00      	add	r7, sp, #0
 800413e:	60f8      	str	r0, [r7, #12]
 8004140:	60b9      	str	r1, [r7, #8]
 8004142:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004144:	e042      	b.n	80041cc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	695b      	ldr	r3, [r3, #20]
 800414c:	f003 0310 	and.w	r3, r3, #16
 8004150:	2b10      	cmp	r3, #16
 8004152:	d119      	bne.n	8004188 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f06f 0210 	mvn.w	r2, #16
 800415c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2200      	movs	r2, #0
 8004162:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2220      	movs	r2, #32
 8004168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2200      	movs	r2, #0
 8004170:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2200      	movs	r2, #0
 8004180:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	e029      	b.n	80041dc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004188:	f7fe fd02 	bl	8002b90 <HAL_GetTick>
 800418c:	4602      	mov	r2, r0
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	1ad3      	subs	r3, r2, r3
 8004192:	68ba      	ldr	r2, [r7, #8]
 8004194:	429a      	cmp	r2, r3
 8004196:	d302      	bcc.n	800419e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d116      	bne.n	80041cc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2200      	movs	r2, #0
 80041a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2220      	movs	r2, #32
 80041a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2200      	movs	r2, #0
 80041b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b8:	f043 0220 	orr.w	r2, r3, #32
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2200      	movs	r2, #0
 80041c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e007      	b.n	80041dc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	695b      	ldr	r3, [r3, #20]
 80041d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041d6:	2b40      	cmp	r3, #64	; 0x40
 80041d8:	d1b5      	bne.n	8004146 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80041da:	2300      	movs	r3, #0
}
 80041dc:	4618      	mov	r0, r3
 80041de:	3710      	adds	r7, #16
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}

080041e4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b083      	sub	sp, #12
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	695b      	ldr	r3, [r3, #20]
 80041f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041fa:	d11b      	bne.n	8004234 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004204:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2200      	movs	r2, #0
 800420a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2220      	movs	r2, #32
 8004210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2200      	movs	r2, #0
 8004218:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004220:	f043 0204 	orr.w	r2, r3, #4
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2200      	movs	r2, #0
 800422c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004230:	2301      	movs	r3, #1
 8004232:	e000      	b.n	8004236 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004234:	2300      	movs	r3, #0
}
 8004236:	4618      	mov	r0, r3
 8004238:	370c      	adds	r7, #12
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr

08004242 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004242:	b480      	push	{r7}
 8004244:	b083      	sub	sp, #12
 8004246:	af00      	add	r7, sp, #0
 8004248:	6078      	str	r0, [r7, #4]
 800424a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004252:	b2db      	uxtb	r3, r3
 8004254:	2b20      	cmp	r3, #32
 8004256:	d129      	bne.n	80042ac <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2224      	movs	r2, #36	; 0x24
 800425c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f022 0201 	bic.w	r2, r2, #1
 800426e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f022 0210 	bic.w	r2, r2, #16
 800427e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	683a      	ldr	r2, [r7, #0]
 800428c:	430a      	orrs	r2, r1
 800428e:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	681a      	ldr	r2, [r3, #0]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f042 0201 	orr.w	r2, r2, #1
 800429e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2220      	movs	r2, #32
 80042a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80042a8:	2300      	movs	r3, #0
 80042aa:	e000      	b.n	80042ae <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80042ac:	2302      	movs	r3, #2
  }
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	370c      	adds	r7, #12
 80042b2:	46bd      	mov	sp, r7
 80042b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b8:	4770      	bx	lr

080042ba <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80042ba:	b480      	push	{r7}
 80042bc:	b085      	sub	sp, #20
 80042be:	af00      	add	r7, sp, #0
 80042c0:	6078      	str	r0, [r7, #4]
 80042c2:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80042c4:	2300      	movs	r3, #0
 80042c6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042ce:	b2db      	uxtb	r3, r3
 80042d0:	2b20      	cmp	r3, #32
 80042d2:	d12a      	bne.n	800432a <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2224      	movs	r2, #36	; 0x24
 80042d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f022 0201 	bic.w	r2, r2, #1
 80042ea:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f2:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80042f4:	89fb      	ldrh	r3, [r7, #14]
 80042f6:	f023 030f 	bic.w	r3, r3, #15
 80042fa:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	b29a      	uxth	r2, r3
 8004300:	89fb      	ldrh	r3, [r7, #14]
 8004302:	4313      	orrs	r3, r2
 8004304:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	89fa      	ldrh	r2, [r7, #14]
 800430c:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f042 0201 	orr.w	r2, r2, #1
 800431c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2220      	movs	r2, #32
 8004322:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004326:	2300      	movs	r3, #0
 8004328:	e000      	b.n	800432c <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800432a:	2302      	movs	r3, #2
  }
}
 800432c:	4618      	mov	r0, r3
 800432e:	3714      	adds	r7, #20
 8004330:	46bd      	mov	sp, r7
 8004332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004336:	4770      	bx	lr

08004338 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b082      	sub	sp, #8
 800433c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800433e:	2300      	movs	r3, #0
 8004340:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004342:	2300      	movs	r3, #0
 8004344:	603b      	str	r3, [r7, #0]
 8004346:	4b20      	ldr	r3, [pc, #128]	; (80043c8 <HAL_PWREx_EnableOverDrive+0x90>)
 8004348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800434a:	4a1f      	ldr	r2, [pc, #124]	; (80043c8 <HAL_PWREx_EnableOverDrive+0x90>)
 800434c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004350:	6413      	str	r3, [r2, #64]	; 0x40
 8004352:	4b1d      	ldr	r3, [pc, #116]	; (80043c8 <HAL_PWREx_EnableOverDrive+0x90>)
 8004354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004356:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800435a:	603b      	str	r3, [r7, #0]
 800435c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800435e:	4b1b      	ldr	r3, [pc, #108]	; (80043cc <HAL_PWREx_EnableOverDrive+0x94>)
 8004360:	2201      	movs	r2, #1
 8004362:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004364:	f7fe fc14 	bl	8002b90 <HAL_GetTick>
 8004368:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800436a:	e009      	b.n	8004380 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800436c:	f7fe fc10 	bl	8002b90 <HAL_GetTick>
 8004370:	4602      	mov	r2, r0
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	1ad3      	subs	r3, r2, r3
 8004376:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800437a:	d901      	bls.n	8004380 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800437c:	2303      	movs	r3, #3
 800437e:	e01f      	b.n	80043c0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004380:	4b13      	ldr	r3, [pc, #76]	; (80043d0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004388:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800438c:	d1ee      	bne.n	800436c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800438e:	4b11      	ldr	r3, [pc, #68]	; (80043d4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004390:	2201      	movs	r2, #1
 8004392:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004394:	f7fe fbfc 	bl	8002b90 <HAL_GetTick>
 8004398:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800439a:	e009      	b.n	80043b0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800439c:	f7fe fbf8 	bl	8002b90 <HAL_GetTick>
 80043a0:	4602      	mov	r2, r0
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	1ad3      	subs	r3, r2, r3
 80043a6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80043aa:	d901      	bls.n	80043b0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80043ac:	2303      	movs	r3, #3
 80043ae:	e007      	b.n	80043c0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80043b0:	4b07      	ldr	r3, [pc, #28]	; (80043d0 <HAL_PWREx_EnableOverDrive+0x98>)
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043b8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80043bc:	d1ee      	bne.n	800439c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80043be:	2300      	movs	r3, #0
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	3708      	adds	r7, #8
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}
 80043c8:	40023800 	.word	0x40023800
 80043cc:	420e0040 	.word	0x420e0040
 80043d0:	40007000 	.word	0x40007000
 80043d4:	420e0044 	.word	0x420e0044

080043d8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b086      	sub	sp, #24
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d101      	bne.n	80043ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e267      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 0301 	and.w	r3, r3, #1
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d075      	beq.n	80044e2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80043f6:	4b88      	ldr	r3, [pc, #544]	; (8004618 <HAL_RCC_OscConfig+0x240>)
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	f003 030c 	and.w	r3, r3, #12
 80043fe:	2b04      	cmp	r3, #4
 8004400:	d00c      	beq.n	800441c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004402:	4b85      	ldr	r3, [pc, #532]	; (8004618 <HAL_RCC_OscConfig+0x240>)
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800440a:	2b08      	cmp	r3, #8
 800440c:	d112      	bne.n	8004434 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800440e:	4b82      	ldr	r3, [pc, #520]	; (8004618 <HAL_RCC_OscConfig+0x240>)
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004416:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800441a:	d10b      	bne.n	8004434 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800441c:	4b7e      	ldr	r3, [pc, #504]	; (8004618 <HAL_RCC_OscConfig+0x240>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004424:	2b00      	cmp	r3, #0
 8004426:	d05b      	beq.n	80044e0 <HAL_RCC_OscConfig+0x108>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d157      	bne.n	80044e0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e242      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800443c:	d106      	bne.n	800444c <HAL_RCC_OscConfig+0x74>
 800443e:	4b76      	ldr	r3, [pc, #472]	; (8004618 <HAL_RCC_OscConfig+0x240>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a75      	ldr	r2, [pc, #468]	; (8004618 <HAL_RCC_OscConfig+0x240>)
 8004444:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004448:	6013      	str	r3, [r2, #0]
 800444a:	e01d      	b.n	8004488 <HAL_RCC_OscConfig+0xb0>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004454:	d10c      	bne.n	8004470 <HAL_RCC_OscConfig+0x98>
 8004456:	4b70      	ldr	r3, [pc, #448]	; (8004618 <HAL_RCC_OscConfig+0x240>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a6f      	ldr	r2, [pc, #444]	; (8004618 <HAL_RCC_OscConfig+0x240>)
 800445c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004460:	6013      	str	r3, [r2, #0]
 8004462:	4b6d      	ldr	r3, [pc, #436]	; (8004618 <HAL_RCC_OscConfig+0x240>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4a6c      	ldr	r2, [pc, #432]	; (8004618 <HAL_RCC_OscConfig+0x240>)
 8004468:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800446c:	6013      	str	r3, [r2, #0]
 800446e:	e00b      	b.n	8004488 <HAL_RCC_OscConfig+0xb0>
 8004470:	4b69      	ldr	r3, [pc, #420]	; (8004618 <HAL_RCC_OscConfig+0x240>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a68      	ldr	r2, [pc, #416]	; (8004618 <HAL_RCC_OscConfig+0x240>)
 8004476:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800447a:	6013      	str	r3, [r2, #0]
 800447c:	4b66      	ldr	r3, [pc, #408]	; (8004618 <HAL_RCC_OscConfig+0x240>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a65      	ldr	r2, [pc, #404]	; (8004618 <HAL_RCC_OscConfig+0x240>)
 8004482:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004486:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d013      	beq.n	80044b8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004490:	f7fe fb7e 	bl	8002b90 <HAL_GetTick>
 8004494:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004496:	e008      	b.n	80044aa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004498:	f7fe fb7a 	bl	8002b90 <HAL_GetTick>
 800449c:	4602      	mov	r2, r0
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	1ad3      	subs	r3, r2, r3
 80044a2:	2b64      	cmp	r3, #100	; 0x64
 80044a4:	d901      	bls.n	80044aa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80044a6:	2303      	movs	r3, #3
 80044a8:	e207      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044aa:	4b5b      	ldr	r3, [pc, #364]	; (8004618 <HAL_RCC_OscConfig+0x240>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d0f0      	beq.n	8004498 <HAL_RCC_OscConfig+0xc0>
 80044b6:	e014      	b.n	80044e2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044b8:	f7fe fb6a 	bl	8002b90 <HAL_GetTick>
 80044bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044be:	e008      	b.n	80044d2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80044c0:	f7fe fb66 	bl	8002b90 <HAL_GetTick>
 80044c4:	4602      	mov	r2, r0
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	1ad3      	subs	r3, r2, r3
 80044ca:	2b64      	cmp	r3, #100	; 0x64
 80044cc:	d901      	bls.n	80044d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80044ce:	2303      	movs	r3, #3
 80044d0:	e1f3      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044d2:	4b51      	ldr	r3, [pc, #324]	; (8004618 <HAL_RCC_OscConfig+0x240>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d1f0      	bne.n	80044c0 <HAL_RCC_OscConfig+0xe8>
 80044de:	e000      	b.n	80044e2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f003 0302 	and.w	r3, r3, #2
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d063      	beq.n	80045b6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80044ee:	4b4a      	ldr	r3, [pc, #296]	; (8004618 <HAL_RCC_OscConfig+0x240>)
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	f003 030c 	and.w	r3, r3, #12
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d00b      	beq.n	8004512 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044fa:	4b47      	ldr	r3, [pc, #284]	; (8004618 <HAL_RCC_OscConfig+0x240>)
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004502:	2b08      	cmp	r3, #8
 8004504:	d11c      	bne.n	8004540 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004506:	4b44      	ldr	r3, [pc, #272]	; (8004618 <HAL_RCC_OscConfig+0x240>)
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800450e:	2b00      	cmp	r3, #0
 8004510:	d116      	bne.n	8004540 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004512:	4b41      	ldr	r3, [pc, #260]	; (8004618 <HAL_RCC_OscConfig+0x240>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 0302 	and.w	r3, r3, #2
 800451a:	2b00      	cmp	r3, #0
 800451c:	d005      	beq.n	800452a <HAL_RCC_OscConfig+0x152>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	68db      	ldr	r3, [r3, #12]
 8004522:	2b01      	cmp	r3, #1
 8004524:	d001      	beq.n	800452a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	e1c7      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800452a:	4b3b      	ldr	r3, [pc, #236]	; (8004618 <HAL_RCC_OscConfig+0x240>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	691b      	ldr	r3, [r3, #16]
 8004536:	00db      	lsls	r3, r3, #3
 8004538:	4937      	ldr	r1, [pc, #220]	; (8004618 <HAL_RCC_OscConfig+0x240>)
 800453a:	4313      	orrs	r3, r2
 800453c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800453e:	e03a      	b.n	80045b6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	68db      	ldr	r3, [r3, #12]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d020      	beq.n	800458a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004548:	4b34      	ldr	r3, [pc, #208]	; (800461c <HAL_RCC_OscConfig+0x244>)
 800454a:	2201      	movs	r2, #1
 800454c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800454e:	f7fe fb1f 	bl	8002b90 <HAL_GetTick>
 8004552:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004554:	e008      	b.n	8004568 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004556:	f7fe fb1b 	bl	8002b90 <HAL_GetTick>
 800455a:	4602      	mov	r2, r0
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	1ad3      	subs	r3, r2, r3
 8004560:	2b02      	cmp	r3, #2
 8004562:	d901      	bls.n	8004568 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004564:	2303      	movs	r3, #3
 8004566:	e1a8      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004568:	4b2b      	ldr	r3, [pc, #172]	; (8004618 <HAL_RCC_OscConfig+0x240>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0302 	and.w	r3, r3, #2
 8004570:	2b00      	cmp	r3, #0
 8004572:	d0f0      	beq.n	8004556 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004574:	4b28      	ldr	r3, [pc, #160]	; (8004618 <HAL_RCC_OscConfig+0x240>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	691b      	ldr	r3, [r3, #16]
 8004580:	00db      	lsls	r3, r3, #3
 8004582:	4925      	ldr	r1, [pc, #148]	; (8004618 <HAL_RCC_OscConfig+0x240>)
 8004584:	4313      	orrs	r3, r2
 8004586:	600b      	str	r3, [r1, #0]
 8004588:	e015      	b.n	80045b6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800458a:	4b24      	ldr	r3, [pc, #144]	; (800461c <HAL_RCC_OscConfig+0x244>)
 800458c:	2200      	movs	r2, #0
 800458e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004590:	f7fe fafe 	bl	8002b90 <HAL_GetTick>
 8004594:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004596:	e008      	b.n	80045aa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004598:	f7fe fafa 	bl	8002b90 <HAL_GetTick>
 800459c:	4602      	mov	r2, r0
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	1ad3      	subs	r3, r2, r3
 80045a2:	2b02      	cmp	r3, #2
 80045a4:	d901      	bls.n	80045aa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80045a6:	2303      	movs	r3, #3
 80045a8:	e187      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045aa:	4b1b      	ldr	r3, [pc, #108]	; (8004618 <HAL_RCC_OscConfig+0x240>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 0302 	and.w	r3, r3, #2
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d1f0      	bne.n	8004598 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 0308 	and.w	r3, r3, #8
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d036      	beq.n	8004630 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	695b      	ldr	r3, [r3, #20]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d016      	beq.n	80045f8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045ca:	4b15      	ldr	r3, [pc, #84]	; (8004620 <HAL_RCC_OscConfig+0x248>)
 80045cc:	2201      	movs	r2, #1
 80045ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045d0:	f7fe fade 	bl	8002b90 <HAL_GetTick>
 80045d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045d6:	e008      	b.n	80045ea <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80045d8:	f7fe fada 	bl	8002b90 <HAL_GetTick>
 80045dc:	4602      	mov	r2, r0
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	1ad3      	subs	r3, r2, r3
 80045e2:	2b02      	cmp	r3, #2
 80045e4:	d901      	bls.n	80045ea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80045e6:	2303      	movs	r3, #3
 80045e8:	e167      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045ea:	4b0b      	ldr	r3, [pc, #44]	; (8004618 <HAL_RCC_OscConfig+0x240>)
 80045ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045ee:	f003 0302 	and.w	r3, r3, #2
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d0f0      	beq.n	80045d8 <HAL_RCC_OscConfig+0x200>
 80045f6:	e01b      	b.n	8004630 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045f8:	4b09      	ldr	r3, [pc, #36]	; (8004620 <HAL_RCC_OscConfig+0x248>)
 80045fa:	2200      	movs	r2, #0
 80045fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045fe:	f7fe fac7 	bl	8002b90 <HAL_GetTick>
 8004602:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004604:	e00e      	b.n	8004624 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004606:	f7fe fac3 	bl	8002b90 <HAL_GetTick>
 800460a:	4602      	mov	r2, r0
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	1ad3      	subs	r3, r2, r3
 8004610:	2b02      	cmp	r3, #2
 8004612:	d907      	bls.n	8004624 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004614:	2303      	movs	r3, #3
 8004616:	e150      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
 8004618:	40023800 	.word	0x40023800
 800461c:	42470000 	.word	0x42470000
 8004620:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004624:	4b88      	ldr	r3, [pc, #544]	; (8004848 <HAL_RCC_OscConfig+0x470>)
 8004626:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004628:	f003 0302 	and.w	r3, r3, #2
 800462c:	2b00      	cmp	r3, #0
 800462e:	d1ea      	bne.n	8004606 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 0304 	and.w	r3, r3, #4
 8004638:	2b00      	cmp	r3, #0
 800463a:	f000 8097 	beq.w	800476c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800463e:	2300      	movs	r3, #0
 8004640:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004642:	4b81      	ldr	r3, [pc, #516]	; (8004848 <HAL_RCC_OscConfig+0x470>)
 8004644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004646:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800464a:	2b00      	cmp	r3, #0
 800464c:	d10f      	bne.n	800466e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800464e:	2300      	movs	r3, #0
 8004650:	60bb      	str	r3, [r7, #8]
 8004652:	4b7d      	ldr	r3, [pc, #500]	; (8004848 <HAL_RCC_OscConfig+0x470>)
 8004654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004656:	4a7c      	ldr	r2, [pc, #496]	; (8004848 <HAL_RCC_OscConfig+0x470>)
 8004658:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800465c:	6413      	str	r3, [r2, #64]	; 0x40
 800465e:	4b7a      	ldr	r3, [pc, #488]	; (8004848 <HAL_RCC_OscConfig+0x470>)
 8004660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004662:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004666:	60bb      	str	r3, [r7, #8]
 8004668:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800466a:	2301      	movs	r3, #1
 800466c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800466e:	4b77      	ldr	r3, [pc, #476]	; (800484c <HAL_RCC_OscConfig+0x474>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004676:	2b00      	cmp	r3, #0
 8004678:	d118      	bne.n	80046ac <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800467a:	4b74      	ldr	r3, [pc, #464]	; (800484c <HAL_RCC_OscConfig+0x474>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a73      	ldr	r2, [pc, #460]	; (800484c <HAL_RCC_OscConfig+0x474>)
 8004680:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004684:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004686:	f7fe fa83 	bl	8002b90 <HAL_GetTick>
 800468a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800468c:	e008      	b.n	80046a0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800468e:	f7fe fa7f 	bl	8002b90 <HAL_GetTick>
 8004692:	4602      	mov	r2, r0
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	1ad3      	subs	r3, r2, r3
 8004698:	2b02      	cmp	r3, #2
 800469a:	d901      	bls.n	80046a0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800469c:	2303      	movs	r3, #3
 800469e:	e10c      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046a0:	4b6a      	ldr	r3, [pc, #424]	; (800484c <HAL_RCC_OscConfig+0x474>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d0f0      	beq.n	800468e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	689b      	ldr	r3, [r3, #8]
 80046b0:	2b01      	cmp	r3, #1
 80046b2:	d106      	bne.n	80046c2 <HAL_RCC_OscConfig+0x2ea>
 80046b4:	4b64      	ldr	r3, [pc, #400]	; (8004848 <HAL_RCC_OscConfig+0x470>)
 80046b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046b8:	4a63      	ldr	r2, [pc, #396]	; (8004848 <HAL_RCC_OscConfig+0x470>)
 80046ba:	f043 0301 	orr.w	r3, r3, #1
 80046be:	6713      	str	r3, [r2, #112]	; 0x70
 80046c0:	e01c      	b.n	80046fc <HAL_RCC_OscConfig+0x324>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	2b05      	cmp	r3, #5
 80046c8:	d10c      	bne.n	80046e4 <HAL_RCC_OscConfig+0x30c>
 80046ca:	4b5f      	ldr	r3, [pc, #380]	; (8004848 <HAL_RCC_OscConfig+0x470>)
 80046cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046ce:	4a5e      	ldr	r2, [pc, #376]	; (8004848 <HAL_RCC_OscConfig+0x470>)
 80046d0:	f043 0304 	orr.w	r3, r3, #4
 80046d4:	6713      	str	r3, [r2, #112]	; 0x70
 80046d6:	4b5c      	ldr	r3, [pc, #368]	; (8004848 <HAL_RCC_OscConfig+0x470>)
 80046d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046da:	4a5b      	ldr	r2, [pc, #364]	; (8004848 <HAL_RCC_OscConfig+0x470>)
 80046dc:	f043 0301 	orr.w	r3, r3, #1
 80046e0:	6713      	str	r3, [r2, #112]	; 0x70
 80046e2:	e00b      	b.n	80046fc <HAL_RCC_OscConfig+0x324>
 80046e4:	4b58      	ldr	r3, [pc, #352]	; (8004848 <HAL_RCC_OscConfig+0x470>)
 80046e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046e8:	4a57      	ldr	r2, [pc, #348]	; (8004848 <HAL_RCC_OscConfig+0x470>)
 80046ea:	f023 0301 	bic.w	r3, r3, #1
 80046ee:	6713      	str	r3, [r2, #112]	; 0x70
 80046f0:	4b55      	ldr	r3, [pc, #340]	; (8004848 <HAL_RCC_OscConfig+0x470>)
 80046f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046f4:	4a54      	ldr	r2, [pc, #336]	; (8004848 <HAL_RCC_OscConfig+0x470>)
 80046f6:	f023 0304 	bic.w	r3, r3, #4
 80046fa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d015      	beq.n	8004730 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004704:	f7fe fa44 	bl	8002b90 <HAL_GetTick>
 8004708:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800470a:	e00a      	b.n	8004722 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800470c:	f7fe fa40 	bl	8002b90 <HAL_GetTick>
 8004710:	4602      	mov	r2, r0
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	1ad3      	subs	r3, r2, r3
 8004716:	f241 3288 	movw	r2, #5000	; 0x1388
 800471a:	4293      	cmp	r3, r2
 800471c:	d901      	bls.n	8004722 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800471e:	2303      	movs	r3, #3
 8004720:	e0cb      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004722:	4b49      	ldr	r3, [pc, #292]	; (8004848 <HAL_RCC_OscConfig+0x470>)
 8004724:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004726:	f003 0302 	and.w	r3, r3, #2
 800472a:	2b00      	cmp	r3, #0
 800472c:	d0ee      	beq.n	800470c <HAL_RCC_OscConfig+0x334>
 800472e:	e014      	b.n	800475a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004730:	f7fe fa2e 	bl	8002b90 <HAL_GetTick>
 8004734:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004736:	e00a      	b.n	800474e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004738:	f7fe fa2a 	bl	8002b90 <HAL_GetTick>
 800473c:	4602      	mov	r2, r0
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	1ad3      	subs	r3, r2, r3
 8004742:	f241 3288 	movw	r2, #5000	; 0x1388
 8004746:	4293      	cmp	r3, r2
 8004748:	d901      	bls.n	800474e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800474a:	2303      	movs	r3, #3
 800474c:	e0b5      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800474e:	4b3e      	ldr	r3, [pc, #248]	; (8004848 <HAL_RCC_OscConfig+0x470>)
 8004750:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004752:	f003 0302 	and.w	r3, r3, #2
 8004756:	2b00      	cmp	r3, #0
 8004758:	d1ee      	bne.n	8004738 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800475a:	7dfb      	ldrb	r3, [r7, #23]
 800475c:	2b01      	cmp	r3, #1
 800475e:	d105      	bne.n	800476c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004760:	4b39      	ldr	r3, [pc, #228]	; (8004848 <HAL_RCC_OscConfig+0x470>)
 8004762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004764:	4a38      	ldr	r2, [pc, #224]	; (8004848 <HAL_RCC_OscConfig+0x470>)
 8004766:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800476a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	699b      	ldr	r3, [r3, #24]
 8004770:	2b00      	cmp	r3, #0
 8004772:	f000 80a1 	beq.w	80048b8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004776:	4b34      	ldr	r3, [pc, #208]	; (8004848 <HAL_RCC_OscConfig+0x470>)
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	f003 030c 	and.w	r3, r3, #12
 800477e:	2b08      	cmp	r3, #8
 8004780:	d05c      	beq.n	800483c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	699b      	ldr	r3, [r3, #24]
 8004786:	2b02      	cmp	r3, #2
 8004788:	d141      	bne.n	800480e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800478a:	4b31      	ldr	r3, [pc, #196]	; (8004850 <HAL_RCC_OscConfig+0x478>)
 800478c:	2200      	movs	r2, #0
 800478e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004790:	f7fe f9fe 	bl	8002b90 <HAL_GetTick>
 8004794:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004796:	e008      	b.n	80047aa <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004798:	f7fe f9fa 	bl	8002b90 <HAL_GetTick>
 800479c:	4602      	mov	r2, r0
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	1ad3      	subs	r3, r2, r3
 80047a2:	2b02      	cmp	r3, #2
 80047a4:	d901      	bls.n	80047aa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	e087      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047aa:	4b27      	ldr	r3, [pc, #156]	; (8004848 <HAL_RCC_OscConfig+0x470>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d1f0      	bne.n	8004798 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	69da      	ldr	r2, [r3, #28]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6a1b      	ldr	r3, [r3, #32]
 80047be:	431a      	orrs	r2, r3
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c4:	019b      	lsls	r3, r3, #6
 80047c6:	431a      	orrs	r2, r3
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047cc:	085b      	lsrs	r3, r3, #1
 80047ce:	3b01      	subs	r3, #1
 80047d0:	041b      	lsls	r3, r3, #16
 80047d2:	431a      	orrs	r2, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047d8:	061b      	lsls	r3, r3, #24
 80047da:	491b      	ldr	r1, [pc, #108]	; (8004848 <HAL_RCC_OscConfig+0x470>)
 80047dc:	4313      	orrs	r3, r2
 80047de:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047e0:	4b1b      	ldr	r3, [pc, #108]	; (8004850 <HAL_RCC_OscConfig+0x478>)
 80047e2:	2201      	movs	r2, #1
 80047e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047e6:	f7fe f9d3 	bl	8002b90 <HAL_GetTick>
 80047ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047ec:	e008      	b.n	8004800 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047ee:	f7fe f9cf 	bl	8002b90 <HAL_GetTick>
 80047f2:	4602      	mov	r2, r0
 80047f4:	693b      	ldr	r3, [r7, #16]
 80047f6:	1ad3      	subs	r3, r2, r3
 80047f8:	2b02      	cmp	r3, #2
 80047fa:	d901      	bls.n	8004800 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80047fc:	2303      	movs	r3, #3
 80047fe:	e05c      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004800:	4b11      	ldr	r3, [pc, #68]	; (8004848 <HAL_RCC_OscConfig+0x470>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004808:	2b00      	cmp	r3, #0
 800480a:	d0f0      	beq.n	80047ee <HAL_RCC_OscConfig+0x416>
 800480c:	e054      	b.n	80048b8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800480e:	4b10      	ldr	r3, [pc, #64]	; (8004850 <HAL_RCC_OscConfig+0x478>)
 8004810:	2200      	movs	r2, #0
 8004812:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004814:	f7fe f9bc 	bl	8002b90 <HAL_GetTick>
 8004818:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800481a:	e008      	b.n	800482e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800481c:	f7fe f9b8 	bl	8002b90 <HAL_GetTick>
 8004820:	4602      	mov	r2, r0
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	1ad3      	subs	r3, r2, r3
 8004826:	2b02      	cmp	r3, #2
 8004828:	d901      	bls.n	800482e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800482a:	2303      	movs	r3, #3
 800482c:	e045      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800482e:	4b06      	ldr	r3, [pc, #24]	; (8004848 <HAL_RCC_OscConfig+0x470>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004836:	2b00      	cmp	r3, #0
 8004838:	d1f0      	bne.n	800481c <HAL_RCC_OscConfig+0x444>
 800483a:	e03d      	b.n	80048b8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	699b      	ldr	r3, [r3, #24]
 8004840:	2b01      	cmp	r3, #1
 8004842:	d107      	bne.n	8004854 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	e038      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
 8004848:	40023800 	.word	0x40023800
 800484c:	40007000 	.word	0x40007000
 8004850:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004854:	4b1b      	ldr	r3, [pc, #108]	; (80048c4 <HAL_RCC_OscConfig+0x4ec>)
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	699b      	ldr	r3, [r3, #24]
 800485e:	2b01      	cmp	r3, #1
 8004860:	d028      	beq.n	80048b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800486c:	429a      	cmp	r2, r3
 800486e:	d121      	bne.n	80048b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800487a:	429a      	cmp	r2, r3
 800487c:	d11a      	bne.n	80048b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800487e:	68fa      	ldr	r2, [r7, #12]
 8004880:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004884:	4013      	ands	r3, r2
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800488a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800488c:	4293      	cmp	r3, r2
 800488e:	d111      	bne.n	80048b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800489a:	085b      	lsrs	r3, r3, #1
 800489c:	3b01      	subs	r3, #1
 800489e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d107      	bne.n	80048b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048ae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d001      	beq.n	80048b8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80048b4:	2301      	movs	r3, #1
 80048b6:	e000      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80048b8:	2300      	movs	r3, #0
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3718      	adds	r7, #24
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	40023800 	.word	0x40023800

080048c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b084      	sub	sp, #16
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
 80048d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d101      	bne.n	80048dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048d8:	2301      	movs	r3, #1
 80048da:	e0cc      	b.n	8004a76 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80048dc:	4b68      	ldr	r3, [pc, #416]	; (8004a80 <HAL_RCC_ClockConfig+0x1b8>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 030f 	and.w	r3, r3, #15
 80048e4:	683a      	ldr	r2, [r7, #0]
 80048e6:	429a      	cmp	r2, r3
 80048e8:	d90c      	bls.n	8004904 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048ea:	4b65      	ldr	r3, [pc, #404]	; (8004a80 <HAL_RCC_ClockConfig+0x1b8>)
 80048ec:	683a      	ldr	r2, [r7, #0]
 80048ee:	b2d2      	uxtb	r2, r2
 80048f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048f2:	4b63      	ldr	r3, [pc, #396]	; (8004a80 <HAL_RCC_ClockConfig+0x1b8>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f003 030f 	and.w	r3, r3, #15
 80048fa:	683a      	ldr	r2, [r7, #0]
 80048fc:	429a      	cmp	r2, r3
 80048fe:	d001      	beq.n	8004904 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	e0b8      	b.n	8004a76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 0302 	and.w	r3, r3, #2
 800490c:	2b00      	cmp	r3, #0
 800490e:	d020      	beq.n	8004952 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f003 0304 	and.w	r3, r3, #4
 8004918:	2b00      	cmp	r3, #0
 800491a:	d005      	beq.n	8004928 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800491c:	4b59      	ldr	r3, [pc, #356]	; (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	4a58      	ldr	r2, [pc, #352]	; (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004922:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004926:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f003 0308 	and.w	r3, r3, #8
 8004930:	2b00      	cmp	r3, #0
 8004932:	d005      	beq.n	8004940 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004934:	4b53      	ldr	r3, [pc, #332]	; (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	4a52      	ldr	r2, [pc, #328]	; (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 800493a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800493e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004940:	4b50      	ldr	r3, [pc, #320]	; (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	494d      	ldr	r1, [pc, #308]	; (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 800494e:	4313      	orrs	r3, r2
 8004950:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f003 0301 	and.w	r3, r3, #1
 800495a:	2b00      	cmp	r3, #0
 800495c:	d044      	beq.n	80049e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	2b01      	cmp	r3, #1
 8004964:	d107      	bne.n	8004976 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004966:	4b47      	ldr	r3, [pc, #284]	; (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800496e:	2b00      	cmp	r3, #0
 8004970:	d119      	bne.n	80049a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e07f      	b.n	8004a76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	2b02      	cmp	r3, #2
 800497c:	d003      	beq.n	8004986 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004982:	2b03      	cmp	r3, #3
 8004984:	d107      	bne.n	8004996 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004986:	4b3f      	ldr	r3, [pc, #252]	; (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800498e:	2b00      	cmp	r3, #0
 8004990:	d109      	bne.n	80049a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004992:	2301      	movs	r3, #1
 8004994:	e06f      	b.n	8004a76 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004996:	4b3b      	ldr	r3, [pc, #236]	; (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 0302 	and.w	r3, r3, #2
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d101      	bne.n	80049a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	e067      	b.n	8004a76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80049a6:	4b37      	ldr	r3, [pc, #220]	; (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	f023 0203 	bic.w	r2, r3, #3
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	4934      	ldr	r1, [pc, #208]	; (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 80049b4:	4313      	orrs	r3, r2
 80049b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80049b8:	f7fe f8ea 	bl	8002b90 <HAL_GetTick>
 80049bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049be:	e00a      	b.n	80049d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049c0:	f7fe f8e6 	bl	8002b90 <HAL_GetTick>
 80049c4:	4602      	mov	r2, r0
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	1ad3      	subs	r3, r2, r3
 80049ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d901      	bls.n	80049d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80049d2:	2303      	movs	r3, #3
 80049d4:	e04f      	b.n	8004a76 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049d6:	4b2b      	ldr	r3, [pc, #172]	; (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	f003 020c 	and.w	r2, r3, #12
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	009b      	lsls	r3, r3, #2
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d1eb      	bne.n	80049c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80049e8:	4b25      	ldr	r3, [pc, #148]	; (8004a80 <HAL_RCC_ClockConfig+0x1b8>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f003 030f 	and.w	r3, r3, #15
 80049f0:	683a      	ldr	r2, [r7, #0]
 80049f2:	429a      	cmp	r2, r3
 80049f4:	d20c      	bcs.n	8004a10 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049f6:	4b22      	ldr	r3, [pc, #136]	; (8004a80 <HAL_RCC_ClockConfig+0x1b8>)
 80049f8:	683a      	ldr	r2, [r7, #0]
 80049fa:	b2d2      	uxtb	r2, r2
 80049fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049fe:	4b20      	ldr	r3, [pc, #128]	; (8004a80 <HAL_RCC_ClockConfig+0x1b8>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f003 030f 	and.w	r3, r3, #15
 8004a06:	683a      	ldr	r2, [r7, #0]
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	d001      	beq.n	8004a10 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e032      	b.n	8004a76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f003 0304 	and.w	r3, r3, #4
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d008      	beq.n	8004a2e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a1c:	4b19      	ldr	r3, [pc, #100]	; (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	68db      	ldr	r3, [r3, #12]
 8004a28:	4916      	ldr	r1, [pc, #88]	; (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f003 0308 	and.w	r3, r3, #8
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d009      	beq.n	8004a4e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a3a:	4b12      	ldr	r3, [pc, #72]	; (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	691b      	ldr	r3, [r3, #16]
 8004a46:	00db      	lsls	r3, r3, #3
 8004a48:	490e      	ldr	r1, [pc, #56]	; (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004a4e:	f000 f821 	bl	8004a94 <HAL_RCC_GetSysClockFreq>
 8004a52:	4602      	mov	r2, r0
 8004a54:	4b0b      	ldr	r3, [pc, #44]	; (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	091b      	lsrs	r3, r3, #4
 8004a5a:	f003 030f 	and.w	r3, r3, #15
 8004a5e:	490a      	ldr	r1, [pc, #40]	; (8004a88 <HAL_RCC_ClockConfig+0x1c0>)
 8004a60:	5ccb      	ldrb	r3, [r1, r3]
 8004a62:	fa22 f303 	lsr.w	r3, r2, r3
 8004a66:	4a09      	ldr	r2, [pc, #36]	; (8004a8c <HAL_RCC_ClockConfig+0x1c4>)
 8004a68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004a6a:	4b09      	ldr	r3, [pc, #36]	; (8004a90 <HAL_RCC_ClockConfig+0x1c8>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f7fe f84a 	bl	8002b08 <HAL_InitTick>

  return HAL_OK;
 8004a74:	2300      	movs	r3, #0
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	3710      	adds	r7, #16
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd80      	pop	{r7, pc}
 8004a7e:	bf00      	nop
 8004a80:	40023c00 	.word	0x40023c00
 8004a84:	40023800 	.word	0x40023800
 8004a88:	0800c878 	.word	0x0800c878
 8004a8c:	20000000 	.word	0x20000000
 8004a90:	20000004 	.word	0x20000004

08004a94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a98:	b090      	sub	sp, #64	; 0x40
 8004a9a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	637b      	str	r3, [r7, #52]	; 0x34
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004aac:	4b59      	ldr	r3, [pc, #356]	; (8004c14 <HAL_RCC_GetSysClockFreq+0x180>)
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	f003 030c 	and.w	r3, r3, #12
 8004ab4:	2b08      	cmp	r3, #8
 8004ab6:	d00d      	beq.n	8004ad4 <HAL_RCC_GetSysClockFreq+0x40>
 8004ab8:	2b08      	cmp	r3, #8
 8004aba:	f200 80a1 	bhi.w	8004c00 <HAL_RCC_GetSysClockFreq+0x16c>
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d002      	beq.n	8004ac8 <HAL_RCC_GetSysClockFreq+0x34>
 8004ac2:	2b04      	cmp	r3, #4
 8004ac4:	d003      	beq.n	8004ace <HAL_RCC_GetSysClockFreq+0x3a>
 8004ac6:	e09b      	b.n	8004c00 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ac8:	4b53      	ldr	r3, [pc, #332]	; (8004c18 <HAL_RCC_GetSysClockFreq+0x184>)
 8004aca:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004acc:	e09b      	b.n	8004c06 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ace:	4b53      	ldr	r3, [pc, #332]	; (8004c1c <HAL_RCC_GetSysClockFreq+0x188>)
 8004ad0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004ad2:	e098      	b.n	8004c06 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ad4:	4b4f      	ldr	r3, [pc, #316]	; (8004c14 <HAL_RCC_GetSysClockFreq+0x180>)
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004adc:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004ade:	4b4d      	ldr	r3, [pc, #308]	; (8004c14 <HAL_RCC_GetSysClockFreq+0x180>)
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d028      	beq.n	8004b3c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004aea:	4b4a      	ldr	r3, [pc, #296]	; (8004c14 <HAL_RCC_GetSysClockFreq+0x180>)
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	099b      	lsrs	r3, r3, #6
 8004af0:	2200      	movs	r2, #0
 8004af2:	623b      	str	r3, [r7, #32]
 8004af4:	627a      	str	r2, [r7, #36]	; 0x24
 8004af6:	6a3b      	ldr	r3, [r7, #32]
 8004af8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004afc:	2100      	movs	r1, #0
 8004afe:	4b47      	ldr	r3, [pc, #284]	; (8004c1c <HAL_RCC_GetSysClockFreq+0x188>)
 8004b00:	fb03 f201 	mul.w	r2, r3, r1
 8004b04:	2300      	movs	r3, #0
 8004b06:	fb00 f303 	mul.w	r3, r0, r3
 8004b0a:	4413      	add	r3, r2
 8004b0c:	4a43      	ldr	r2, [pc, #268]	; (8004c1c <HAL_RCC_GetSysClockFreq+0x188>)
 8004b0e:	fba0 1202 	umull	r1, r2, r0, r2
 8004b12:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004b14:	460a      	mov	r2, r1
 8004b16:	62ba      	str	r2, [r7, #40]	; 0x28
 8004b18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b1a:	4413      	add	r3, r2
 8004b1c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b20:	2200      	movs	r2, #0
 8004b22:	61bb      	str	r3, [r7, #24]
 8004b24:	61fa      	str	r2, [r7, #28]
 8004b26:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b2a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004b2e:	f7fc f8bb 	bl	8000ca8 <__aeabi_uldivmod>
 8004b32:	4602      	mov	r2, r0
 8004b34:	460b      	mov	r3, r1
 8004b36:	4613      	mov	r3, r2
 8004b38:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b3a:	e053      	b.n	8004be4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b3c:	4b35      	ldr	r3, [pc, #212]	; (8004c14 <HAL_RCC_GetSysClockFreq+0x180>)
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	099b      	lsrs	r3, r3, #6
 8004b42:	2200      	movs	r2, #0
 8004b44:	613b      	str	r3, [r7, #16]
 8004b46:	617a      	str	r2, [r7, #20]
 8004b48:	693b      	ldr	r3, [r7, #16]
 8004b4a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004b4e:	f04f 0b00 	mov.w	fp, #0
 8004b52:	4652      	mov	r2, sl
 8004b54:	465b      	mov	r3, fp
 8004b56:	f04f 0000 	mov.w	r0, #0
 8004b5a:	f04f 0100 	mov.w	r1, #0
 8004b5e:	0159      	lsls	r1, r3, #5
 8004b60:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b64:	0150      	lsls	r0, r2, #5
 8004b66:	4602      	mov	r2, r0
 8004b68:	460b      	mov	r3, r1
 8004b6a:	ebb2 080a 	subs.w	r8, r2, sl
 8004b6e:	eb63 090b 	sbc.w	r9, r3, fp
 8004b72:	f04f 0200 	mov.w	r2, #0
 8004b76:	f04f 0300 	mov.w	r3, #0
 8004b7a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004b7e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004b82:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004b86:	ebb2 0408 	subs.w	r4, r2, r8
 8004b8a:	eb63 0509 	sbc.w	r5, r3, r9
 8004b8e:	f04f 0200 	mov.w	r2, #0
 8004b92:	f04f 0300 	mov.w	r3, #0
 8004b96:	00eb      	lsls	r3, r5, #3
 8004b98:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b9c:	00e2      	lsls	r2, r4, #3
 8004b9e:	4614      	mov	r4, r2
 8004ba0:	461d      	mov	r5, r3
 8004ba2:	eb14 030a 	adds.w	r3, r4, sl
 8004ba6:	603b      	str	r3, [r7, #0]
 8004ba8:	eb45 030b 	adc.w	r3, r5, fp
 8004bac:	607b      	str	r3, [r7, #4]
 8004bae:	f04f 0200 	mov.w	r2, #0
 8004bb2:	f04f 0300 	mov.w	r3, #0
 8004bb6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004bba:	4629      	mov	r1, r5
 8004bbc:	028b      	lsls	r3, r1, #10
 8004bbe:	4621      	mov	r1, r4
 8004bc0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004bc4:	4621      	mov	r1, r4
 8004bc6:	028a      	lsls	r2, r1, #10
 8004bc8:	4610      	mov	r0, r2
 8004bca:	4619      	mov	r1, r3
 8004bcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bce:	2200      	movs	r2, #0
 8004bd0:	60bb      	str	r3, [r7, #8]
 8004bd2:	60fa      	str	r2, [r7, #12]
 8004bd4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004bd8:	f7fc f866 	bl	8000ca8 <__aeabi_uldivmod>
 8004bdc:	4602      	mov	r2, r0
 8004bde:	460b      	mov	r3, r1
 8004be0:	4613      	mov	r3, r2
 8004be2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004be4:	4b0b      	ldr	r3, [pc, #44]	; (8004c14 <HAL_RCC_GetSysClockFreq+0x180>)
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	0c1b      	lsrs	r3, r3, #16
 8004bea:	f003 0303 	and.w	r3, r3, #3
 8004bee:	3301      	adds	r3, #1
 8004bf0:	005b      	lsls	r3, r3, #1
 8004bf2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004bf4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004bf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bfc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004bfe:	e002      	b.n	8004c06 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c00:	4b05      	ldr	r3, [pc, #20]	; (8004c18 <HAL_RCC_GetSysClockFreq+0x184>)
 8004c02:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004c04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004c08:	4618      	mov	r0, r3
 8004c0a:	3740      	adds	r7, #64	; 0x40
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c12:	bf00      	nop
 8004c14:	40023800 	.word	0x40023800
 8004c18:	00f42400 	.word	0x00f42400
 8004c1c:	017d7840 	.word	0x017d7840

08004c20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c20:	b480      	push	{r7}
 8004c22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c24:	4b03      	ldr	r3, [pc, #12]	; (8004c34 <HAL_RCC_GetHCLKFreq+0x14>)
 8004c26:	681b      	ldr	r3, [r3, #0]
}
 8004c28:	4618      	mov	r0, r3
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c30:	4770      	bx	lr
 8004c32:	bf00      	nop
 8004c34:	20000000 	.word	0x20000000

08004c38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004c3c:	f7ff fff0 	bl	8004c20 <HAL_RCC_GetHCLKFreq>
 8004c40:	4602      	mov	r2, r0
 8004c42:	4b05      	ldr	r3, [pc, #20]	; (8004c58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	0a9b      	lsrs	r3, r3, #10
 8004c48:	f003 0307 	and.w	r3, r3, #7
 8004c4c:	4903      	ldr	r1, [pc, #12]	; (8004c5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c4e:	5ccb      	ldrb	r3, [r1, r3]
 8004c50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	bd80      	pop	{r7, pc}
 8004c58:	40023800 	.word	0x40023800
 8004c5c:	0800c888 	.word	0x0800c888

08004c60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004c64:	f7ff ffdc 	bl	8004c20 <HAL_RCC_GetHCLKFreq>
 8004c68:	4602      	mov	r2, r0
 8004c6a:	4b05      	ldr	r3, [pc, #20]	; (8004c80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	0b5b      	lsrs	r3, r3, #13
 8004c70:	f003 0307 	and.w	r3, r3, #7
 8004c74:	4903      	ldr	r1, [pc, #12]	; (8004c84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c76:	5ccb      	ldrb	r3, [r1, r3]
 8004c78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	bd80      	pop	{r7, pc}
 8004c80:	40023800 	.word	0x40023800
 8004c84:	0800c888 	.word	0x0800c888

08004c88 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b086      	sub	sp, #24
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004c90:	2300      	movs	r3, #0
 8004c92:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004c94:	2300      	movs	r3, #0
 8004c96:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f003 0301 	and.w	r3, r3, #1
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d10b      	bne.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d105      	bne.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d075      	beq.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004cbc:	4b91      	ldr	r3, [pc, #580]	; (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004cc2:	f7fd ff65 	bl	8002b90 <HAL_GetTick>
 8004cc6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004cc8:	e008      	b.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004cca:	f7fd ff61 	bl	8002b90 <HAL_GetTick>
 8004cce:	4602      	mov	r2, r0
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	1ad3      	subs	r3, r2, r3
 8004cd4:	2b02      	cmp	r3, #2
 8004cd6:	d901      	bls.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004cd8:	2303      	movs	r3, #3
 8004cda:	e189      	b.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004cdc:	4b8a      	ldr	r3, [pc, #552]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d1f0      	bne.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 0301 	and.w	r3, r3, #1
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d009      	beq.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	019a      	lsls	r2, r3, #6
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	071b      	lsls	r3, r3, #28
 8004d00:	4981      	ldr	r1, [pc, #516]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d02:	4313      	orrs	r3, r2
 8004d04:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f003 0302 	and.w	r3, r3, #2
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d01f      	beq.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004d14:	4b7c      	ldr	r3, [pc, #496]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d1a:	0f1b      	lsrs	r3, r3, #28
 8004d1c:	f003 0307 	and.w	r3, r3, #7
 8004d20:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	019a      	lsls	r2, r3, #6
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	061b      	lsls	r3, r3, #24
 8004d2e:	431a      	orrs	r2, r3
 8004d30:	693b      	ldr	r3, [r7, #16]
 8004d32:	071b      	lsls	r3, r3, #28
 8004d34:	4974      	ldr	r1, [pc, #464]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d36:	4313      	orrs	r3, r2
 8004d38:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004d3c:	4b72      	ldr	r3, [pc, #456]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d42:	f023 021f 	bic.w	r2, r3, #31
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	69db      	ldr	r3, [r3, #28]
 8004d4a:	3b01      	subs	r3, #1
 8004d4c:	496e      	ldr	r1, [pc, #440]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d00d      	beq.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	019a      	lsls	r2, r3, #6
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	68db      	ldr	r3, [r3, #12]
 8004d6a:	061b      	lsls	r3, r3, #24
 8004d6c:	431a      	orrs	r2, r3
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	071b      	lsls	r3, r3, #28
 8004d74:	4964      	ldr	r1, [pc, #400]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d76:	4313      	orrs	r3, r2
 8004d78:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004d7c:	4b61      	ldr	r3, [pc, #388]	; (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004d7e:	2201      	movs	r2, #1
 8004d80:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d82:	f7fd ff05 	bl	8002b90 <HAL_GetTick>
 8004d86:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004d88:	e008      	b.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004d8a:	f7fd ff01 	bl	8002b90 <HAL_GetTick>
 8004d8e:	4602      	mov	r2, r0
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	2b02      	cmp	r3, #2
 8004d96:	d901      	bls.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d98:	2303      	movs	r3, #3
 8004d9a:	e129      	b.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004d9c:	4b5a      	ldr	r3, [pc, #360]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d0f0      	beq.n	8004d8a <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f003 0304 	and.w	r3, r3, #4
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d105      	bne.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d079      	beq.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004dc0:	4b52      	ldr	r3, [pc, #328]	; (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004dc6:	f7fd fee3 	bl	8002b90 <HAL_GetTick>
 8004dca:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004dcc:	e008      	b.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004dce:	f7fd fedf 	bl	8002b90 <HAL_GetTick>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	2b02      	cmp	r3, #2
 8004dda:	d901      	bls.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ddc:	2303      	movs	r3, #3
 8004dde:	e107      	b.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004de0:	4b49      	ldr	r3, [pc, #292]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004de8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004dec:	d0ef      	beq.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 0304 	and.w	r3, r3, #4
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d020      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004dfa:	4b43      	ldr	r3, [pc, #268]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e00:	0f1b      	lsrs	r3, r3, #28
 8004e02:	f003 0307 	and.w	r3, r3, #7
 8004e06:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	691b      	ldr	r3, [r3, #16]
 8004e0c:	019a      	lsls	r2, r3, #6
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	695b      	ldr	r3, [r3, #20]
 8004e12:	061b      	lsls	r3, r3, #24
 8004e14:	431a      	orrs	r2, r3
 8004e16:	693b      	ldr	r3, [r7, #16]
 8004e18:	071b      	lsls	r3, r3, #28
 8004e1a:	493b      	ldr	r1, [pc, #236]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004e22:	4b39      	ldr	r3, [pc, #228]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e24:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e28:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6a1b      	ldr	r3, [r3, #32]
 8004e30:	3b01      	subs	r3, #1
 8004e32:	021b      	lsls	r3, r3, #8
 8004e34:	4934      	ldr	r1, [pc, #208]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e36:	4313      	orrs	r3, r2
 8004e38:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f003 0308 	and.w	r3, r3, #8
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d01e      	beq.n	8004e86 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004e48:	4b2f      	ldr	r3, [pc, #188]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e4e:	0e1b      	lsrs	r3, r3, #24
 8004e50:	f003 030f 	and.w	r3, r3, #15
 8004e54:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	691b      	ldr	r3, [r3, #16]
 8004e5a:	019a      	lsls	r2, r3, #6
 8004e5c:	693b      	ldr	r3, [r7, #16]
 8004e5e:	061b      	lsls	r3, r3, #24
 8004e60:	431a      	orrs	r2, r3
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	699b      	ldr	r3, [r3, #24]
 8004e66:	071b      	lsls	r3, r3, #28
 8004e68:	4927      	ldr	r1, [pc, #156]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004e70:	4b25      	ldr	r3, [pc, #148]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e72:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e76:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e7e:	4922      	ldr	r1, [pc, #136]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e80:	4313      	orrs	r3, r2
 8004e82:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004e86:	4b21      	ldr	r3, [pc, #132]	; (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004e88:	2201      	movs	r2, #1
 8004e8a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004e8c:	f7fd fe80 	bl	8002b90 <HAL_GetTick>
 8004e90:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004e92:	e008      	b.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004e94:	f7fd fe7c 	bl	8002b90 <HAL_GetTick>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	1ad3      	subs	r3, r2, r3
 8004e9e:	2b02      	cmp	r3, #2
 8004ea0:	d901      	bls.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ea2:	2303      	movs	r3, #3
 8004ea4:	e0a4      	b.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004ea6:	4b18      	ldr	r3, [pc, #96]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004eae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004eb2:	d1ef      	bne.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f003 0320 	and.w	r3, r3, #32
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	f000 808b 	beq.w	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	60fb      	str	r3, [r7, #12]
 8004ec6:	4b10      	ldr	r3, [pc, #64]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eca:	4a0f      	ldr	r2, [pc, #60]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ecc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ed0:	6413      	str	r3, [r2, #64]	; 0x40
 8004ed2:	4b0d      	ldr	r3, [pc, #52]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004eda:	60fb      	str	r3, [r7, #12]
 8004edc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004ede:	4b0c      	ldr	r3, [pc, #48]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a0b      	ldr	r2, [pc, #44]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004ee4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ee8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004eea:	f7fd fe51 	bl	8002b90 <HAL_GetTick>
 8004eee:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004ef0:	e010      	b.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004ef2:	f7fd fe4d 	bl	8002b90 <HAL_GetTick>
 8004ef6:	4602      	mov	r2, r0
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	1ad3      	subs	r3, r2, r3
 8004efc:	2b02      	cmp	r3, #2
 8004efe:	d909      	bls.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8004f00:	2303      	movs	r3, #3
 8004f02:	e075      	b.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8004f04:	42470068 	.word	0x42470068
 8004f08:	40023800 	.word	0x40023800
 8004f0c:	42470070 	.word	0x42470070
 8004f10:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004f14:	4b38      	ldr	r3, [pc, #224]	; (8004ff8 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d0e8      	beq.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004f20:	4b36      	ldr	r3, [pc, #216]	; (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f24:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f28:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d02f      	beq.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f34:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f38:	693a      	ldr	r2, [r7, #16]
 8004f3a:	429a      	cmp	r2, r3
 8004f3c:	d028      	beq.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f3e:	4b2f      	ldr	r3, [pc, #188]	; (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004f40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f46:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004f48:	4b2d      	ldr	r3, [pc, #180]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004f4e:	4b2c      	ldr	r3, [pc, #176]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004f50:	2200      	movs	r2, #0
 8004f52:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004f54:	4a29      	ldr	r2, [pc, #164]	; (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004f5a:	4b28      	ldr	r3, [pc, #160]	; (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004f5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f5e:	f003 0301 	and.w	r3, r3, #1
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d114      	bne.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004f66:	f7fd fe13 	bl	8002b90 <HAL_GetTick>
 8004f6a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f6c:	e00a      	b.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f6e:	f7fd fe0f 	bl	8002b90 <HAL_GetTick>
 8004f72:	4602      	mov	r2, r0
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	1ad3      	subs	r3, r2, r3
 8004f78:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d901      	bls.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8004f80:	2303      	movs	r3, #3
 8004f82:	e035      	b.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f84:	4b1d      	ldr	r3, [pc, #116]	; (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004f86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f88:	f003 0302 	and.w	r3, r3, #2
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d0ee      	beq.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f94:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f98:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f9c:	d10d      	bne.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0x332>
 8004f9e:	4b17      	ldr	r3, [pc, #92]	; (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004fa0:	689b      	ldr	r3, [r3, #8]
 8004fa2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004faa:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004fae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fb2:	4912      	ldr	r1, [pc, #72]	; (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	608b      	str	r3, [r1, #8]
 8004fb8:	e005      	b.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8004fba:	4b10      	ldr	r3, [pc, #64]	; (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004fbc:	689b      	ldr	r3, [r3, #8]
 8004fbe:	4a0f      	ldr	r2, [pc, #60]	; (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004fc0:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004fc4:	6093      	str	r3, [r2, #8]
 8004fc6:	4b0d      	ldr	r3, [pc, #52]	; (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004fc8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fd2:	490a      	ldr	r1, [pc, #40]	; (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f003 0310 	and.w	r3, r3, #16
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d004      	beq.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8004fea:	4b06      	ldr	r3, [pc, #24]	; (8005004 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8004fec:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8004fee:	2300      	movs	r3, #0
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	3718      	adds	r7, #24
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}
 8004ff8:	40007000 	.word	0x40007000
 8004ffc:	40023800 	.word	0x40023800
 8005000:	42470e40 	.word	0x42470e40
 8005004:	424711e0 	.word	0x424711e0

08005008 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b084      	sub	sp, #16
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005010:	2301      	movs	r3, #1
 8005012:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d101      	bne.n	800501e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	e066      	b.n	80050ec <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	7f5b      	ldrb	r3, [r3, #29]
 8005022:	b2db      	uxtb	r3, r3
 8005024:	2b00      	cmp	r3, #0
 8005026:	d105      	bne.n	8005034 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2200      	movs	r2, #0
 800502c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	f7fd f934 	bl	800229c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2202      	movs	r2, #2
 8005038:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	22ca      	movs	r2, #202	; 0xca
 8005040:	625a      	str	r2, [r3, #36]	; 0x24
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	2253      	movs	r2, #83	; 0x53
 8005048:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	f000 f87a 	bl	8005144 <RTC_EnterInitMode>
 8005050:	4603      	mov	r3, r0
 8005052:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005054:	7bfb      	ldrb	r3, [r7, #15]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d12c      	bne.n	80050b4 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	689b      	ldr	r3, [r3, #8]
 8005060:	687a      	ldr	r2, [r7, #4]
 8005062:	6812      	ldr	r2, [r2, #0]
 8005064:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005068:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800506c:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	6899      	ldr	r1, [r3, #8]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	685a      	ldr	r2, [r3, #4]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	691b      	ldr	r3, [r3, #16]
 800507c:	431a      	orrs	r2, r3
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	695b      	ldr	r3, [r3, #20]
 8005082:	431a      	orrs	r2, r3
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	430a      	orrs	r2, r1
 800508a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	687a      	ldr	r2, [r7, #4]
 8005092:	68d2      	ldr	r2, [r2, #12]
 8005094:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	6919      	ldr	r1, [r3, #16]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	689b      	ldr	r3, [r3, #8]
 80050a0:	041a      	lsls	r2, r3, #16
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	430a      	orrs	r2, r1
 80050a8:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f000 f881 	bl	80051b2 <RTC_ExitInitMode>
 80050b0:	4603      	mov	r3, r0
 80050b2:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80050b4:	7bfb      	ldrb	r3, [r7, #15]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d113      	bne.n	80050e2 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80050c8:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	699a      	ldr	r2, [r3, #24]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	430a      	orrs	r2, r1
 80050da:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2201      	movs	r2, #1
 80050e0:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	22ff      	movs	r2, #255	; 0xff
 80050e8:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 80050ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	3710      	adds	r7, #16
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bd80      	pop	{r7, pc}

080050f4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b084      	sub	sp, #16
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80050fc:	2300      	movs	r3, #0
 80050fe:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	68da      	ldr	r2, [r3, #12]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800510e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005110:	f7fd fd3e 	bl	8002b90 <HAL_GetTick>
 8005114:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005116:	e009      	b.n	800512c <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005118:	f7fd fd3a 	bl	8002b90 <HAL_GetTick>
 800511c:	4602      	mov	r2, r0
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	1ad3      	subs	r3, r2, r3
 8005122:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005126:	d901      	bls.n	800512c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005128:	2303      	movs	r3, #3
 800512a:	e007      	b.n	800513c <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	68db      	ldr	r3, [r3, #12]
 8005132:	f003 0320 	and.w	r3, r3, #32
 8005136:	2b00      	cmp	r3, #0
 8005138:	d0ee      	beq.n	8005118 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800513a:	2300      	movs	r3, #0
}
 800513c:	4618      	mov	r0, r3
 800513e:	3710      	adds	r7, #16
 8005140:	46bd      	mov	sp, r7
 8005142:	bd80      	pop	{r7, pc}

08005144 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b084      	sub	sp, #16
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800514c:	2300      	movs	r3, #0
 800514e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005150:	2300      	movs	r3, #0
 8005152:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	68db      	ldr	r3, [r3, #12]
 800515a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800515e:	2b00      	cmp	r3, #0
 8005160:	d122      	bne.n	80051a8 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	68da      	ldr	r2, [r3, #12]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005170:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005172:	f7fd fd0d 	bl	8002b90 <HAL_GetTick>
 8005176:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005178:	e00c      	b.n	8005194 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800517a:	f7fd fd09 	bl	8002b90 <HAL_GetTick>
 800517e:	4602      	mov	r2, r0
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	1ad3      	subs	r3, r2, r3
 8005184:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005188:	d904      	bls.n	8005194 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2204      	movs	r2, #4
 800518e:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8005190:	2301      	movs	r3, #1
 8005192:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	68db      	ldr	r3, [r3, #12]
 800519a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d102      	bne.n	80051a8 <RTC_EnterInitMode+0x64>
 80051a2:	7bfb      	ldrb	r3, [r7, #15]
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d1e8      	bne.n	800517a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80051a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80051aa:	4618      	mov	r0, r3
 80051ac:	3710      	adds	r7, #16
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bd80      	pop	{r7, pc}

080051b2 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80051b2:	b580      	push	{r7, lr}
 80051b4:	b084      	sub	sp, #16
 80051b6:	af00      	add	r7, sp, #0
 80051b8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051ba:	2300      	movs	r3, #0
 80051bc:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	68da      	ldr	r2, [r3, #12]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80051cc:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	f003 0320 	and.w	r3, r3, #32
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d10a      	bne.n	80051f2 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80051dc:	6878      	ldr	r0, [r7, #4]
 80051de:	f7ff ff89 	bl	80050f4 <HAL_RTC_WaitForSynchro>
 80051e2:	4603      	mov	r3, r0
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d004      	beq.n	80051f2 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2204      	movs	r2, #4
 80051ec:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80051f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80051f4:	4618      	mov	r0, r3
 80051f6:	3710      	adds	r7, #16
 80051f8:	46bd      	mov	sp, r7
 80051fa:	bd80      	pop	{r7, pc}

080051fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b082      	sub	sp, #8
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d101      	bne.n	800520e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800520a:	2301      	movs	r3, #1
 800520c:	e041      	b.n	8005292 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005214:	b2db      	uxtb	r3, r3
 8005216:	2b00      	cmp	r3, #0
 8005218:	d106      	bne.n	8005228 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2200      	movs	r2, #0
 800521e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	f7fd fa42 	bl	80026ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2202      	movs	r2, #2
 800522c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	3304      	adds	r3, #4
 8005238:	4619      	mov	r1, r3
 800523a:	4610      	mov	r0, r2
 800523c:	f000 fb48 	bl	80058d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2201      	movs	r2, #1
 8005244:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2201      	movs	r2, #1
 8005254:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2201      	movs	r2, #1
 800525c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2201      	movs	r2, #1
 8005264:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2201      	movs	r2, #1
 800526c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2201      	movs	r2, #1
 8005274:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2201      	movs	r2, #1
 800527c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2201      	movs	r2, #1
 8005284:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2201      	movs	r2, #1
 800528c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005290:	2300      	movs	r3, #0
}
 8005292:	4618      	mov	r0, r3
 8005294:	3708      	adds	r7, #8
 8005296:	46bd      	mov	sp, r7
 8005298:	bd80      	pop	{r7, pc}

0800529a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800529a:	b580      	push	{r7, lr}
 800529c:	b082      	sub	sp, #8
 800529e:	af00      	add	r7, sp, #0
 80052a0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d101      	bne.n	80052ac <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80052a8:	2301      	movs	r3, #1
 80052aa:	e041      	b.n	8005330 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052b2:	b2db      	uxtb	r3, r3
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d106      	bne.n	80052c6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2200      	movs	r2, #0
 80052bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80052c0:	6878      	ldr	r0, [r7, #4]
 80052c2:	f000 f839 	bl	8005338 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2202      	movs	r2, #2
 80052ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681a      	ldr	r2, [r3, #0]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	3304      	adds	r3, #4
 80052d6:	4619      	mov	r1, r3
 80052d8:	4610      	mov	r0, r2
 80052da:	f000 faf9 	bl	80058d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2201      	movs	r2, #1
 80052e2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2201      	movs	r2, #1
 80052ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2201      	movs	r2, #1
 80052f2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2201      	movs	r2, #1
 80052fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2201      	movs	r2, #1
 8005302:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2201      	movs	r2, #1
 800530a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2201      	movs	r2, #1
 8005312:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2201      	movs	r2, #1
 800531a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2201      	movs	r2, #1
 8005322:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2201      	movs	r2, #1
 800532a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800532e:	2300      	movs	r3, #0
}
 8005330:	4618      	mov	r0, r3
 8005332:	3708      	adds	r7, #8
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}

08005338 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005338:	b480      	push	{r7}
 800533a:	b083      	sub	sp, #12
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005340:	bf00      	nop
 8005342:	370c      	adds	r7, #12
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr

0800534c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b084      	sub	sp, #16
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
 8005354:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d109      	bne.n	8005370 <HAL_TIM_PWM_Start+0x24>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005362:	b2db      	uxtb	r3, r3
 8005364:	2b01      	cmp	r3, #1
 8005366:	bf14      	ite	ne
 8005368:	2301      	movne	r3, #1
 800536a:	2300      	moveq	r3, #0
 800536c:	b2db      	uxtb	r3, r3
 800536e:	e022      	b.n	80053b6 <HAL_TIM_PWM_Start+0x6a>
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	2b04      	cmp	r3, #4
 8005374:	d109      	bne.n	800538a <HAL_TIM_PWM_Start+0x3e>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800537c:	b2db      	uxtb	r3, r3
 800537e:	2b01      	cmp	r3, #1
 8005380:	bf14      	ite	ne
 8005382:	2301      	movne	r3, #1
 8005384:	2300      	moveq	r3, #0
 8005386:	b2db      	uxtb	r3, r3
 8005388:	e015      	b.n	80053b6 <HAL_TIM_PWM_Start+0x6a>
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	2b08      	cmp	r3, #8
 800538e:	d109      	bne.n	80053a4 <HAL_TIM_PWM_Start+0x58>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005396:	b2db      	uxtb	r3, r3
 8005398:	2b01      	cmp	r3, #1
 800539a:	bf14      	ite	ne
 800539c:	2301      	movne	r3, #1
 800539e:	2300      	moveq	r3, #0
 80053a0:	b2db      	uxtb	r3, r3
 80053a2:	e008      	b.n	80053b6 <HAL_TIM_PWM_Start+0x6a>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80053aa:	b2db      	uxtb	r3, r3
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	bf14      	ite	ne
 80053b0:	2301      	movne	r3, #1
 80053b2:	2300      	moveq	r3, #0
 80053b4:	b2db      	uxtb	r3, r3
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d001      	beq.n	80053be <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80053ba:	2301      	movs	r3, #1
 80053bc:	e07c      	b.n	80054b8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d104      	bne.n	80053ce <HAL_TIM_PWM_Start+0x82>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2202      	movs	r2, #2
 80053c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80053cc:	e013      	b.n	80053f6 <HAL_TIM_PWM_Start+0xaa>
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	2b04      	cmp	r3, #4
 80053d2:	d104      	bne.n	80053de <HAL_TIM_PWM_Start+0x92>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2202      	movs	r2, #2
 80053d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80053dc:	e00b      	b.n	80053f6 <HAL_TIM_PWM_Start+0xaa>
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	2b08      	cmp	r3, #8
 80053e2:	d104      	bne.n	80053ee <HAL_TIM_PWM_Start+0xa2>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2202      	movs	r2, #2
 80053e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80053ec:	e003      	b.n	80053f6 <HAL_TIM_PWM_Start+0xaa>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2202      	movs	r2, #2
 80053f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	2201      	movs	r2, #1
 80053fc:	6839      	ldr	r1, [r7, #0]
 80053fe:	4618      	mov	r0, r3
 8005400:	f000 fd50 	bl	8005ea4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a2d      	ldr	r2, [pc, #180]	; (80054c0 <HAL_TIM_PWM_Start+0x174>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d004      	beq.n	8005418 <HAL_TIM_PWM_Start+0xcc>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a2c      	ldr	r2, [pc, #176]	; (80054c4 <HAL_TIM_PWM_Start+0x178>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d101      	bne.n	800541c <HAL_TIM_PWM_Start+0xd0>
 8005418:	2301      	movs	r3, #1
 800541a:	e000      	b.n	800541e <HAL_TIM_PWM_Start+0xd2>
 800541c:	2300      	movs	r3, #0
 800541e:	2b00      	cmp	r3, #0
 8005420:	d007      	beq.n	8005432 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005430:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a22      	ldr	r2, [pc, #136]	; (80054c0 <HAL_TIM_PWM_Start+0x174>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d022      	beq.n	8005482 <HAL_TIM_PWM_Start+0x136>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005444:	d01d      	beq.n	8005482 <HAL_TIM_PWM_Start+0x136>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a1f      	ldr	r2, [pc, #124]	; (80054c8 <HAL_TIM_PWM_Start+0x17c>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d018      	beq.n	8005482 <HAL_TIM_PWM_Start+0x136>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a1d      	ldr	r2, [pc, #116]	; (80054cc <HAL_TIM_PWM_Start+0x180>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d013      	beq.n	8005482 <HAL_TIM_PWM_Start+0x136>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a1c      	ldr	r2, [pc, #112]	; (80054d0 <HAL_TIM_PWM_Start+0x184>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d00e      	beq.n	8005482 <HAL_TIM_PWM_Start+0x136>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a16      	ldr	r2, [pc, #88]	; (80054c4 <HAL_TIM_PWM_Start+0x178>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d009      	beq.n	8005482 <HAL_TIM_PWM_Start+0x136>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a18      	ldr	r2, [pc, #96]	; (80054d4 <HAL_TIM_PWM_Start+0x188>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d004      	beq.n	8005482 <HAL_TIM_PWM_Start+0x136>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a16      	ldr	r2, [pc, #88]	; (80054d8 <HAL_TIM_PWM_Start+0x18c>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d111      	bne.n	80054a6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	689b      	ldr	r3, [r3, #8]
 8005488:	f003 0307 	and.w	r3, r3, #7
 800548c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2b06      	cmp	r3, #6
 8005492:	d010      	beq.n	80054b6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	681a      	ldr	r2, [r3, #0]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f042 0201 	orr.w	r2, r2, #1
 80054a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054a4:	e007      	b.n	80054b6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f042 0201 	orr.w	r2, r2, #1
 80054b4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80054b6:	2300      	movs	r3, #0
}
 80054b8:	4618      	mov	r0, r3
 80054ba:	3710      	adds	r7, #16
 80054bc:	46bd      	mov	sp, r7
 80054be:	bd80      	pop	{r7, pc}
 80054c0:	40010000 	.word	0x40010000
 80054c4:	40010400 	.word	0x40010400
 80054c8:	40000400 	.word	0x40000400
 80054cc:	40000800 	.word	0x40000800
 80054d0:	40000c00 	.word	0x40000c00
 80054d4:	40014000 	.word	0x40014000
 80054d8:	40001800 	.word	0x40001800

080054dc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b082      	sub	sp, #8
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
 80054e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	2200      	movs	r2, #0
 80054ec:	6839      	ldr	r1, [r7, #0]
 80054ee:	4618      	mov	r0, r3
 80054f0:	f000 fcd8 	bl	8005ea4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a2e      	ldr	r2, [pc, #184]	; (80055b4 <HAL_TIM_PWM_Stop+0xd8>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d004      	beq.n	8005508 <HAL_TIM_PWM_Stop+0x2c>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4a2d      	ldr	r2, [pc, #180]	; (80055b8 <HAL_TIM_PWM_Stop+0xdc>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d101      	bne.n	800550c <HAL_TIM_PWM_Stop+0x30>
 8005508:	2301      	movs	r3, #1
 800550a:	e000      	b.n	800550e <HAL_TIM_PWM_Stop+0x32>
 800550c:	2300      	movs	r3, #0
 800550e:	2b00      	cmp	r3, #0
 8005510:	d017      	beq.n	8005542 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	6a1a      	ldr	r2, [r3, #32]
 8005518:	f241 1311 	movw	r3, #4369	; 0x1111
 800551c:	4013      	ands	r3, r2
 800551e:	2b00      	cmp	r3, #0
 8005520:	d10f      	bne.n	8005542 <HAL_TIM_PWM_Stop+0x66>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	6a1a      	ldr	r2, [r3, #32]
 8005528:	f240 4344 	movw	r3, #1092	; 0x444
 800552c:	4013      	ands	r3, r2
 800552e:	2b00      	cmp	r3, #0
 8005530:	d107      	bne.n	8005542 <HAL_TIM_PWM_Stop+0x66>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005540:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	6a1a      	ldr	r2, [r3, #32]
 8005548:	f241 1311 	movw	r3, #4369	; 0x1111
 800554c:	4013      	ands	r3, r2
 800554e:	2b00      	cmp	r3, #0
 8005550:	d10f      	bne.n	8005572 <HAL_TIM_PWM_Stop+0x96>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	6a1a      	ldr	r2, [r3, #32]
 8005558:	f240 4344 	movw	r3, #1092	; 0x444
 800555c:	4013      	ands	r3, r2
 800555e:	2b00      	cmp	r3, #0
 8005560:	d107      	bne.n	8005572 <HAL_TIM_PWM_Stop+0x96>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	681a      	ldr	r2, [r3, #0]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f022 0201 	bic.w	r2, r2, #1
 8005570:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d104      	bne.n	8005582 <HAL_TIM_PWM_Stop+0xa6>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2201      	movs	r2, #1
 800557c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005580:	e013      	b.n	80055aa <HAL_TIM_PWM_Stop+0xce>
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	2b04      	cmp	r3, #4
 8005586:	d104      	bne.n	8005592 <HAL_TIM_PWM_Stop+0xb6>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2201      	movs	r2, #1
 800558c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005590:	e00b      	b.n	80055aa <HAL_TIM_PWM_Stop+0xce>
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	2b08      	cmp	r3, #8
 8005596:	d104      	bne.n	80055a2 <HAL_TIM_PWM_Stop+0xc6>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2201      	movs	r2, #1
 800559c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055a0:	e003      	b.n	80055aa <HAL_TIM_PWM_Stop+0xce>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2201      	movs	r2, #1
 80055a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 80055aa:	2300      	movs	r3, #0
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3708      	adds	r7, #8
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}
 80055b4:	40010000 	.word	0x40010000
 80055b8:	40010400 	.word	0x40010400

080055bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b086      	sub	sp, #24
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	60f8      	str	r0, [r7, #12]
 80055c4:	60b9      	str	r1, [r7, #8]
 80055c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055c8:	2300      	movs	r3, #0
 80055ca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055d2:	2b01      	cmp	r3, #1
 80055d4:	d101      	bne.n	80055da <HAL_TIM_PWM_ConfigChannel+0x1e>
 80055d6:	2302      	movs	r3, #2
 80055d8:	e0ae      	b.n	8005738 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2201      	movs	r2, #1
 80055de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2b0c      	cmp	r3, #12
 80055e6:	f200 809f 	bhi.w	8005728 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80055ea:	a201      	add	r2, pc, #4	; (adr r2, 80055f0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80055ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055f0:	08005625 	.word	0x08005625
 80055f4:	08005729 	.word	0x08005729
 80055f8:	08005729 	.word	0x08005729
 80055fc:	08005729 	.word	0x08005729
 8005600:	08005665 	.word	0x08005665
 8005604:	08005729 	.word	0x08005729
 8005608:	08005729 	.word	0x08005729
 800560c:	08005729 	.word	0x08005729
 8005610:	080056a7 	.word	0x080056a7
 8005614:	08005729 	.word	0x08005729
 8005618:	08005729 	.word	0x08005729
 800561c:	08005729 	.word	0x08005729
 8005620:	080056e7 	.word	0x080056e7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	68b9      	ldr	r1, [r7, #8]
 800562a:	4618      	mov	r0, r3
 800562c:	f000 f9f0 	bl	8005a10 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	699a      	ldr	r2, [r3, #24]
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f042 0208 	orr.w	r2, r2, #8
 800563e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	699a      	ldr	r2, [r3, #24]
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f022 0204 	bic.w	r2, r2, #4
 800564e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	6999      	ldr	r1, [r3, #24]
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	691a      	ldr	r2, [r3, #16]
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	430a      	orrs	r2, r1
 8005660:	619a      	str	r2, [r3, #24]
      break;
 8005662:	e064      	b.n	800572e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	68b9      	ldr	r1, [r7, #8]
 800566a:	4618      	mov	r0, r3
 800566c:	f000 fa40 	bl	8005af0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	699a      	ldr	r2, [r3, #24]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800567e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	699a      	ldr	r2, [r3, #24]
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800568e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	6999      	ldr	r1, [r3, #24]
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	691b      	ldr	r3, [r3, #16]
 800569a:	021a      	lsls	r2, r3, #8
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	430a      	orrs	r2, r1
 80056a2:	619a      	str	r2, [r3, #24]
      break;
 80056a4:	e043      	b.n	800572e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	68b9      	ldr	r1, [r7, #8]
 80056ac:	4618      	mov	r0, r3
 80056ae:	f000 fa95 	bl	8005bdc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	69da      	ldr	r2, [r3, #28]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f042 0208 	orr.w	r2, r2, #8
 80056c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	69da      	ldr	r2, [r3, #28]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f022 0204 	bic.w	r2, r2, #4
 80056d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	69d9      	ldr	r1, [r3, #28]
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	691a      	ldr	r2, [r3, #16]
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	430a      	orrs	r2, r1
 80056e2:	61da      	str	r2, [r3, #28]
      break;
 80056e4:	e023      	b.n	800572e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	68b9      	ldr	r1, [r7, #8]
 80056ec:	4618      	mov	r0, r3
 80056ee:	f000 fae9 	bl	8005cc4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	69da      	ldr	r2, [r3, #28]
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005700:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	69da      	ldr	r2, [r3, #28]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005710:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	69d9      	ldr	r1, [r3, #28]
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	691b      	ldr	r3, [r3, #16]
 800571c:	021a      	lsls	r2, r3, #8
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	430a      	orrs	r2, r1
 8005724:	61da      	str	r2, [r3, #28]
      break;
 8005726:	e002      	b.n	800572e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005728:	2301      	movs	r3, #1
 800572a:	75fb      	strb	r3, [r7, #23]
      break;
 800572c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	2200      	movs	r2, #0
 8005732:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005736:	7dfb      	ldrb	r3, [r7, #23]
}
 8005738:	4618      	mov	r0, r3
 800573a:	3718      	adds	r7, #24
 800573c:	46bd      	mov	sp, r7
 800573e:	bd80      	pop	{r7, pc}

08005740 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b084      	sub	sp, #16
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
 8005748:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800574a:	2300      	movs	r3, #0
 800574c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005754:	2b01      	cmp	r3, #1
 8005756:	d101      	bne.n	800575c <HAL_TIM_ConfigClockSource+0x1c>
 8005758:	2302      	movs	r3, #2
 800575a:	e0b4      	b.n	80058c6 <HAL_TIM_ConfigClockSource+0x186>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2201      	movs	r2, #1
 8005760:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2202      	movs	r2, #2
 8005768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800577a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005782:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	68ba      	ldr	r2, [r7, #8]
 800578a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005794:	d03e      	beq.n	8005814 <HAL_TIM_ConfigClockSource+0xd4>
 8005796:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800579a:	f200 8087 	bhi.w	80058ac <HAL_TIM_ConfigClockSource+0x16c>
 800579e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057a2:	f000 8086 	beq.w	80058b2 <HAL_TIM_ConfigClockSource+0x172>
 80057a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057aa:	d87f      	bhi.n	80058ac <HAL_TIM_ConfigClockSource+0x16c>
 80057ac:	2b70      	cmp	r3, #112	; 0x70
 80057ae:	d01a      	beq.n	80057e6 <HAL_TIM_ConfigClockSource+0xa6>
 80057b0:	2b70      	cmp	r3, #112	; 0x70
 80057b2:	d87b      	bhi.n	80058ac <HAL_TIM_ConfigClockSource+0x16c>
 80057b4:	2b60      	cmp	r3, #96	; 0x60
 80057b6:	d050      	beq.n	800585a <HAL_TIM_ConfigClockSource+0x11a>
 80057b8:	2b60      	cmp	r3, #96	; 0x60
 80057ba:	d877      	bhi.n	80058ac <HAL_TIM_ConfigClockSource+0x16c>
 80057bc:	2b50      	cmp	r3, #80	; 0x50
 80057be:	d03c      	beq.n	800583a <HAL_TIM_ConfigClockSource+0xfa>
 80057c0:	2b50      	cmp	r3, #80	; 0x50
 80057c2:	d873      	bhi.n	80058ac <HAL_TIM_ConfigClockSource+0x16c>
 80057c4:	2b40      	cmp	r3, #64	; 0x40
 80057c6:	d058      	beq.n	800587a <HAL_TIM_ConfigClockSource+0x13a>
 80057c8:	2b40      	cmp	r3, #64	; 0x40
 80057ca:	d86f      	bhi.n	80058ac <HAL_TIM_ConfigClockSource+0x16c>
 80057cc:	2b30      	cmp	r3, #48	; 0x30
 80057ce:	d064      	beq.n	800589a <HAL_TIM_ConfigClockSource+0x15a>
 80057d0:	2b30      	cmp	r3, #48	; 0x30
 80057d2:	d86b      	bhi.n	80058ac <HAL_TIM_ConfigClockSource+0x16c>
 80057d4:	2b20      	cmp	r3, #32
 80057d6:	d060      	beq.n	800589a <HAL_TIM_ConfigClockSource+0x15a>
 80057d8:	2b20      	cmp	r3, #32
 80057da:	d867      	bhi.n	80058ac <HAL_TIM_ConfigClockSource+0x16c>
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d05c      	beq.n	800589a <HAL_TIM_ConfigClockSource+0x15a>
 80057e0:	2b10      	cmp	r3, #16
 80057e2:	d05a      	beq.n	800589a <HAL_TIM_ConfigClockSource+0x15a>
 80057e4:	e062      	b.n	80058ac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6818      	ldr	r0, [r3, #0]
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	6899      	ldr	r1, [r3, #8]
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	685a      	ldr	r2, [r3, #4]
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	68db      	ldr	r3, [r3, #12]
 80057f6:	f000 fb35 	bl	8005e64 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005808:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	68ba      	ldr	r2, [r7, #8]
 8005810:	609a      	str	r2, [r3, #8]
      break;
 8005812:	e04f      	b.n	80058b4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6818      	ldr	r0, [r3, #0]
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	6899      	ldr	r1, [r3, #8]
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	685a      	ldr	r2, [r3, #4]
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	f000 fb1e 	bl	8005e64 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	689a      	ldr	r2, [r3, #8]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005836:	609a      	str	r2, [r3, #8]
      break;
 8005838:	e03c      	b.n	80058b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6818      	ldr	r0, [r3, #0]
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	6859      	ldr	r1, [r3, #4]
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	68db      	ldr	r3, [r3, #12]
 8005846:	461a      	mov	r2, r3
 8005848:	f000 fa92 	bl	8005d70 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	2150      	movs	r1, #80	; 0x50
 8005852:	4618      	mov	r0, r3
 8005854:	f000 faeb 	bl	8005e2e <TIM_ITRx_SetConfig>
      break;
 8005858:	e02c      	b.n	80058b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6818      	ldr	r0, [r3, #0]
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	6859      	ldr	r1, [r3, #4]
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	68db      	ldr	r3, [r3, #12]
 8005866:	461a      	mov	r2, r3
 8005868:	f000 fab1 	bl	8005dce <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	2160      	movs	r1, #96	; 0x60
 8005872:	4618      	mov	r0, r3
 8005874:	f000 fadb 	bl	8005e2e <TIM_ITRx_SetConfig>
      break;
 8005878:	e01c      	b.n	80058b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6818      	ldr	r0, [r3, #0]
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	6859      	ldr	r1, [r3, #4]
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	68db      	ldr	r3, [r3, #12]
 8005886:	461a      	mov	r2, r3
 8005888:	f000 fa72 	bl	8005d70 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	2140      	movs	r1, #64	; 0x40
 8005892:	4618      	mov	r0, r3
 8005894:	f000 facb 	bl	8005e2e <TIM_ITRx_SetConfig>
      break;
 8005898:	e00c      	b.n	80058b4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681a      	ldr	r2, [r3, #0]
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4619      	mov	r1, r3
 80058a4:	4610      	mov	r0, r2
 80058a6:	f000 fac2 	bl	8005e2e <TIM_ITRx_SetConfig>
      break;
 80058aa:	e003      	b.n	80058b4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80058ac:	2301      	movs	r3, #1
 80058ae:	73fb      	strb	r3, [r7, #15]
      break;
 80058b0:	e000      	b.n	80058b4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80058b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2201      	movs	r2, #1
 80058b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2200      	movs	r2, #0
 80058c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80058c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3710      	adds	r7, #16
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}
	...

080058d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b085      	sub	sp, #20
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
 80058d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	4a40      	ldr	r2, [pc, #256]	; (80059e4 <TIM_Base_SetConfig+0x114>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d013      	beq.n	8005910 <TIM_Base_SetConfig+0x40>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058ee:	d00f      	beq.n	8005910 <TIM_Base_SetConfig+0x40>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	4a3d      	ldr	r2, [pc, #244]	; (80059e8 <TIM_Base_SetConfig+0x118>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d00b      	beq.n	8005910 <TIM_Base_SetConfig+0x40>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	4a3c      	ldr	r2, [pc, #240]	; (80059ec <TIM_Base_SetConfig+0x11c>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d007      	beq.n	8005910 <TIM_Base_SetConfig+0x40>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	4a3b      	ldr	r2, [pc, #236]	; (80059f0 <TIM_Base_SetConfig+0x120>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d003      	beq.n	8005910 <TIM_Base_SetConfig+0x40>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	4a3a      	ldr	r2, [pc, #232]	; (80059f4 <TIM_Base_SetConfig+0x124>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d108      	bne.n	8005922 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005916:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	68fa      	ldr	r2, [r7, #12]
 800591e:	4313      	orrs	r3, r2
 8005920:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	4a2f      	ldr	r2, [pc, #188]	; (80059e4 <TIM_Base_SetConfig+0x114>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d02b      	beq.n	8005982 <TIM_Base_SetConfig+0xb2>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005930:	d027      	beq.n	8005982 <TIM_Base_SetConfig+0xb2>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	4a2c      	ldr	r2, [pc, #176]	; (80059e8 <TIM_Base_SetConfig+0x118>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d023      	beq.n	8005982 <TIM_Base_SetConfig+0xb2>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	4a2b      	ldr	r2, [pc, #172]	; (80059ec <TIM_Base_SetConfig+0x11c>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d01f      	beq.n	8005982 <TIM_Base_SetConfig+0xb2>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4a2a      	ldr	r2, [pc, #168]	; (80059f0 <TIM_Base_SetConfig+0x120>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d01b      	beq.n	8005982 <TIM_Base_SetConfig+0xb2>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	4a29      	ldr	r2, [pc, #164]	; (80059f4 <TIM_Base_SetConfig+0x124>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d017      	beq.n	8005982 <TIM_Base_SetConfig+0xb2>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	4a28      	ldr	r2, [pc, #160]	; (80059f8 <TIM_Base_SetConfig+0x128>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d013      	beq.n	8005982 <TIM_Base_SetConfig+0xb2>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	4a27      	ldr	r2, [pc, #156]	; (80059fc <TIM_Base_SetConfig+0x12c>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d00f      	beq.n	8005982 <TIM_Base_SetConfig+0xb2>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	4a26      	ldr	r2, [pc, #152]	; (8005a00 <TIM_Base_SetConfig+0x130>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d00b      	beq.n	8005982 <TIM_Base_SetConfig+0xb2>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	4a25      	ldr	r2, [pc, #148]	; (8005a04 <TIM_Base_SetConfig+0x134>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d007      	beq.n	8005982 <TIM_Base_SetConfig+0xb2>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a24      	ldr	r2, [pc, #144]	; (8005a08 <TIM_Base_SetConfig+0x138>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d003      	beq.n	8005982 <TIM_Base_SetConfig+0xb2>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a23      	ldr	r2, [pc, #140]	; (8005a0c <TIM_Base_SetConfig+0x13c>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d108      	bne.n	8005994 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005988:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	68db      	ldr	r3, [r3, #12]
 800598e:	68fa      	ldr	r2, [r7, #12]
 8005990:	4313      	orrs	r3, r2
 8005992:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	695b      	ldr	r3, [r3, #20]
 800599e:	4313      	orrs	r3, r2
 80059a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	68fa      	ldr	r2, [r7, #12]
 80059a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	689a      	ldr	r2, [r3, #8]
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	4a0a      	ldr	r2, [pc, #40]	; (80059e4 <TIM_Base_SetConfig+0x114>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d003      	beq.n	80059c8 <TIM_Base_SetConfig+0xf8>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	4a0c      	ldr	r2, [pc, #48]	; (80059f4 <TIM_Base_SetConfig+0x124>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d103      	bne.n	80059d0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	691a      	ldr	r2, [r3, #16]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2201      	movs	r2, #1
 80059d4:	615a      	str	r2, [r3, #20]
}
 80059d6:	bf00      	nop
 80059d8:	3714      	adds	r7, #20
 80059da:	46bd      	mov	sp, r7
 80059dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e0:	4770      	bx	lr
 80059e2:	bf00      	nop
 80059e4:	40010000 	.word	0x40010000
 80059e8:	40000400 	.word	0x40000400
 80059ec:	40000800 	.word	0x40000800
 80059f0:	40000c00 	.word	0x40000c00
 80059f4:	40010400 	.word	0x40010400
 80059f8:	40014000 	.word	0x40014000
 80059fc:	40014400 	.word	0x40014400
 8005a00:	40014800 	.word	0x40014800
 8005a04:	40001800 	.word	0x40001800
 8005a08:	40001c00 	.word	0x40001c00
 8005a0c:	40002000 	.word	0x40002000

08005a10 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b087      	sub	sp, #28
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
 8005a18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6a1b      	ldr	r3, [r3, #32]
 8005a1e:	f023 0201 	bic.w	r2, r3, #1
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6a1b      	ldr	r3, [r3, #32]
 8005a2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	699b      	ldr	r3, [r3, #24]
 8005a36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f023 0303 	bic.w	r3, r3, #3
 8005a46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	68fa      	ldr	r2, [r7, #12]
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005a52:	697b      	ldr	r3, [r7, #20]
 8005a54:	f023 0302 	bic.w	r3, r3, #2
 8005a58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	689b      	ldr	r3, [r3, #8]
 8005a5e:	697a      	ldr	r2, [r7, #20]
 8005a60:	4313      	orrs	r3, r2
 8005a62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	4a20      	ldr	r2, [pc, #128]	; (8005ae8 <TIM_OC1_SetConfig+0xd8>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d003      	beq.n	8005a74 <TIM_OC1_SetConfig+0x64>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	4a1f      	ldr	r2, [pc, #124]	; (8005aec <TIM_OC1_SetConfig+0xdc>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d10c      	bne.n	8005a8e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	f023 0308 	bic.w	r3, r3, #8
 8005a7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	68db      	ldr	r3, [r3, #12]
 8005a80:	697a      	ldr	r2, [r7, #20]
 8005a82:	4313      	orrs	r3, r2
 8005a84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	f023 0304 	bic.w	r3, r3, #4
 8005a8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	4a15      	ldr	r2, [pc, #84]	; (8005ae8 <TIM_OC1_SetConfig+0xd8>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d003      	beq.n	8005a9e <TIM_OC1_SetConfig+0x8e>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	4a14      	ldr	r2, [pc, #80]	; (8005aec <TIM_OC1_SetConfig+0xdc>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d111      	bne.n	8005ac2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005aa4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005aa6:	693b      	ldr	r3, [r7, #16]
 8005aa8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005aac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	695b      	ldr	r3, [r3, #20]
 8005ab2:	693a      	ldr	r2, [r7, #16]
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	699b      	ldr	r3, [r3, #24]
 8005abc:	693a      	ldr	r2, [r7, #16]
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	693a      	ldr	r2, [r7, #16]
 8005ac6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	68fa      	ldr	r2, [r7, #12]
 8005acc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	685a      	ldr	r2, [r3, #4]
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	697a      	ldr	r2, [r7, #20]
 8005ada:	621a      	str	r2, [r3, #32]
}
 8005adc:	bf00      	nop
 8005ade:	371c      	adds	r7, #28
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae6:	4770      	bx	lr
 8005ae8:	40010000 	.word	0x40010000
 8005aec:	40010400 	.word	0x40010400

08005af0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b087      	sub	sp, #28
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
 8005af8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6a1b      	ldr	r3, [r3, #32]
 8005afe:	f023 0210 	bic.w	r2, r3, #16
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6a1b      	ldr	r3, [r3, #32]
 8005b0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	699b      	ldr	r3, [r3, #24]
 8005b16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	021b      	lsls	r3, r3, #8
 8005b2e:	68fa      	ldr	r2, [r7, #12]
 8005b30:	4313      	orrs	r3, r2
 8005b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	f023 0320 	bic.w	r3, r3, #32
 8005b3a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	011b      	lsls	r3, r3, #4
 8005b42:	697a      	ldr	r2, [r7, #20]
 8005b44:	4313      	orrs	r3, r2
 8005b46:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	4a22      	ldr	r2, [pc, #136]	; (8005bd4 <TIM_OC2_SetConfig+0xe4>)
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	d003      	beq.n	8005b58 <TIM_OC2_SetConfig+0x68>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	4a21      	ldr	r2, [pc, #132]	; (8005bd8 <TIM_OC2_SetConfig+0xe8>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d10d      	bne.n	8005b74 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	68db      	ldr	r3, [r3, #12]
 8005b64:	011b      	lsls	r3, r3, #4
 8005b66:	697a      	ldr	r2, [r7, #20]
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b72:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	4a17      	ldr	r2, [pc, #92]	; (8005bd4 <TIM_OC2_SetConfig+0xe4>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d003      	beq.n	8005b84 <TIM_OC2_SetConfig+0x94>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	4a16      	ldr	r2, [pc, #88]	; (8005bd8 <TIM_OC2_SetConfig+0xe8>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d113      	bne.n	8005bac <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005b84:	693b      	ldr	r3, [r7, #16]
 8005b86:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b8a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005b8c:	693b      	ldr	r3, [r7, #16]
 8005b8e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005b92:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	695b      	ldr	r3, [r3, #20]
 8005b98:	009b      	lsls	r3, r3, #2
 8005b9a:	693a      	ldr	r2, [r7, #16]
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	699b      	ldr	r3, [r3, #24]
 8005ba4:	009b      	lsls	r3, r3, #2
 8005ba6:	693a      	ldr	r2, [r7, #16]
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	693a      	ldr	r2, [r7, #16]
 8005bb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	68fa      	ldr	r2, [r7, #12]
 8005bb6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	685a      	ldr	r2, [r3, #4]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	697a      	ldr	r2, [r7, #20]
 8005bc4:	621a      	str	r2, [r3, #32]
}
 8005bc6:	bf00      	nop
 8005bc8:	371c      	adds	r7, #28
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd0:	4770      	bx	lr
 8005bd2:	bf00      	nop
 8005bd4:	40010000 	.word	0x40010000
 8005bd8:	40010400 	.word	0x40010400

08005bdc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	b087      	sub	sp, #28
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
 8005be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6a1b      	ldr	r3, [r3, #32]
 8005bea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6a1b      	ldr	r3, [r3, #32]
 8005bf6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	685b      	ldr	r3, [r3, #4]
 8005bfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	69db      	ldr	r3, [r3, #28]
 8005c02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	f023 0303 	bic.w	r3, r3, #3
 8005c12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	68fa      	ldr	r2, [r7, #12]
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005c24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	689b      	ldr	r3, [r3, #8]
 8005c2a:	021b      	lsls	r3, r3, #8
 8005c2c:	697a      	ldr	r2, [r7, #20]
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	4a21      	ldr	r2, [pc, #132]	; (8005cbc <TIM_OC3_SetConfig+0xe0>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d003      	beq.n	8005c42 <TIM_OC3_SetConfig+0x66>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	4a20      	ldr	r2, [pc, #128]	; (8005cc0 <TIM_OC3_SetConfig+0xe4>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d10d      	bne.n	8005c5e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c48:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	68db      	ldr	r3, [r3, #12]
 8005c4e:	021b      	lsls	r3, r3, #8
 8005c50:	697a      	ldr	r2, [r7, #20]
 8005c52:	4313      	orrs	r3, r2
 8005c54:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005c56:	697b      	ldr	r3, [r7, #20]
 8005c58:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005c5c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	4a16      	ldr	r2, [pc, #88]	; (8005cbc <TIM_OC3_SetConfig+0xe0>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d003      	beq.n	8005c6e <TIM_OC3_SetConfig+0x92>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	4a15      	ldr	r2, [pc, #84]	; (8005cc0 <TIM_OC3_SetConfig+0xe4>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d113      	bne.n	8005c96 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005c7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	695b      	ldr	r3, [r3, #20]
 8005c82:	011b      	lsls	r3, r3, #4
 8005c84:	693a      	ldr	r2, [r7, #16]
 8005c86:	4313      	orrs	r3, r2
 8005c88:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	699b      	ldr	r3, [r3, #24]
 8005c8e:	011b      	lsls	r3, r3, #4
 8005c90:	693a      	ldr	r2, [r7, #16]
 8005c92:	4313      	orrs	r3, r2
 8005c94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	693a      	ldr	r2, [r7, #16]
 8005c9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	68fa      	ldr	r2, [r7, #12]
 8005ca0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	685a      	ldr	r2, [r3, #4]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	697a      	ldr	r2, [r7, #20]
 8005cae:	621a      	str	r2, [r3, #32]
}
 8005cb0:	bf00      	nop
 8005cb2:	371c      	adds	r7, #28
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr
 8005cbc:	40010000 	.word	0x40010000
 8005cc0:	40010400 	.word	0x40010400

08005cc4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b087      	sub	sp, #28
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
 8005ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6a1b      	ldr	r3, [r3, #32]
 8005cd2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6a1b      	ldr	r3, [r3, #32]
 8005cde:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	69db      	ldr	r3, [r3, #28]
 8005cea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005cf2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cfa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	021b      	lsls	r3, r3, #8
 8005d02:	68fa      	ldr	r2, [r7, #12]
 8005d04:	4313      	orrs	r3, r2
 8005d06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005d08:	693b      	ldr	r3, [r7, #16]
 8005d0a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005d0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	689b      	ldr	r3, [r3, #8]
 8005d14:	031b      	lsls	r3, r3, #12
 8005d16:	693a      	ldr	r2, [r7, #16]
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	4a12      	ldr	r2, [pc, #72]	; (8005d68 <TIM_OC4_SetConfig+0xa4>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d003      	beq.n	8005d2c <TIM_OC4_SetConfig+0x68>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	4a11      	ldr	r2, [pc, #68]	; (8005d6c <TIM_OC4_SetConfig+0xa8>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d109      	bne.n	8005d40 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005d2c:	697b      	ldr	r3, [r7, #20]
 8005d2e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005d32:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	695b      	ldr	r3, [r3, #20]
 8005d38:	019b      	lsls	r3, r3, #6
 8005d3a:	697a      	ldr	r2, [r7, #20]
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	697a      	ldr	r2, [r7, #20]
 8005d44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	68fa      	ldr	r2, [r7, #12]
 8005d4a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	685a      	ldr	r2, [r3, #4]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	693a      	ldr	r2, [r7, #16]
 8005d58:	621a      	str	r2, [r3, #32]
}
 8005d5a:	bf00      	nop
 8005d5c:	371c      	adds	r7, #28
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d64:	4770      	bx	lr
 8005d66:	bf00      	nop
 8005d68:	40010000 	.word	0x40010000
 8005d6c:	40010400 	.word	0x40010400

08005d70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b087      	sub	sp, #28
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	60f8      	str	r0, [r7, #12]
 8005d78:	60b9      	str	r1, [r7, #8]
 8005d7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	6a1b      	ldr	r3, [r3, #32]
 8005d80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	6a1b      	ldr	r3, [r3, #32]
 8005d86:	f023 0201 	bic.w	r2, r3, #1
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	699b      	ldr	r3, [r3, #24]
 8005d92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d94:	693b      	ldr	r3, [r7, #16]
 8005d96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	011b      	lsls	r3, r3, #4
 8005da0:	693a      	ldr	r2, [r7, #16]
 8005da2:	4313      	orrs	r3, r2
 8005da4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	f023 030a 	bic.w	r3, r3, #10
 8005dac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005dae:	697a      	ldr	r2, [r7, #20]
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	4313      	orrs	r3, r2
 8005db4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	693a      	ldr	r2, [r7, #16]
 8005dba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	697a      	ldr	r2, [r7, #20]
 8005dc0:	621a      	str	r2, [r3, #32]
}
 8005dc2:	bf00      	nop
 8005dc4:	371c      	adds	r7, #28
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dcc:	4770      	bx	lr

08005dce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005dce:	b480      	push	{r7}
 8005dd0:	b087      	sub	sp, #28
 8005dd2:	af00      	add	r7, sp, #0
 8005dd4:	60f8      	str	r0, [r7, #12]
 8005dd6:	60b9      	str	r1, [r7, #8]
 8005dd8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	6a1b      	ldr	r3, [r3, #32]
 8005dde:	f023 0210 	bic.w	r2, r3, #16
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	699b      	ldr	r3, [r3, #24]
 8005dea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	6a1b      	ldr	r3, [r3, #32]
 8005df0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005df8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	031b      	lsls	r3, r3, #12
 8005dfe:	697a      	ldr	r2, [r7, #20]
 8005e00:	4313      	orrs	r3, r2
 8005e02:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005e0a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e0c:	68bb      	ldr	r3, [r7, #8]
 8005e0e:	011b      	lsls	r3, r3, #4
 8005e10:	693a      	ldr	r2, [r7, #16]
 8005e12:	4313      	orrs	r3, r2
 8005e14:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	697a      	ldr	r2, [r7, #20]
 8005e1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	693a      	ldr	r2, [r7, #16]
 8005e20:	621a      	str	r2, [r3, #32]
}
 8005e22:	bf00      	nop
 8005e24:	371c      	adds	r7, #28
 8005e26:	46bd      	mov	sp, r7
 8005e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2c:	4770      	bx	lr

08005e2e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e2e:	b480      	push	{r7}
 8005e30:	b085      	sub	sp, #20
 8005e32:	af00      	add	r7, sp, #0
 8005e34:	6078      	str	r0, [r7, #4]
 8005e36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e46:	683a      	ldr	r2, [r7, #0]
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	f043 0307 	orr.w	r3, r3, #7
 8005e50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	68fa      	ldr	r2, [r7, #12]
 8005e56:	609a      	str	r2, [r3, #8]
}
 8005e58:	bf00      	nop
 8005e5a:	3714      	adds	r7, #20
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e62:	4770      	bx	lr

08005e64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e64:	b480      	push	{r7}
 8005e66:	b087      	sub	sp, #28
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	60f8      	str	r0, [r7, #12]
 8005e6c:	60b9      	str	r1, [r7, #8]
 8005e6e:	607a      	str	r2, [r7, #4]
 8005e70:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	689b      	ldr	r3, [r3, #8]
 8005e76:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e78:	697b      	ldr	r3, [r7, #20]
 8005e7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005e7e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	021a      	lsls	r2, r3, #8
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	431a      	orrs	r2, r3
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	4313      	orrs	r3, r2
 8005e8c:	697a      	ldr	r2, [r7, #20]
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	697a      	ldr	r2, [r7, #20]
 8005e96:	609a      	str	r2, [r3, #8]
}
 8005e98:	bf00      	nop
 8005e9a:	371c      	adds	r7, #28
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea2:	4770      	bx	lr

08005ea4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b087      	sub	sp, #28
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	60f8      	str	r0, [r7, #12]
 8005eac:	60b9      	str	r1, [r7, #8]
 8005eae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	f003 031f 	and.w	r3, r3, #31
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8005ebc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	6a1a      	ldr	r2, [r3, #32]
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	43db      	mvns	r3, r3
 8005ec6:	401a      	ands	r2, r3
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	6a1a      	ldr	r2, [r3, #32]
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	f003 031f 	and.w	r3, r3, #31
 8005ed6:	6879      	ldr	r1, [r7, #4]
 8005ed8:	fa01 f303 	lsl.w	r3, r1, r3
 8005edc:	431a      	orrs	r2, r3
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	621a      	str	r2, [r3, #32]
}
 8005ee2:	bf00      	nop
 8005ee4:	371c      	adds	r7, #28
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eec:	4770      	bx	lr
	...

08005ef0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b085      	sub	sp, #20
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
 8005ef8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f00:	2b01      	cmp	r3, #1
 8005f02:	d101      	bne.n	8005f08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f04:	2302      	movs	r3, #2
 8005f06:	e05a      	b.n	8005fbe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2202      	movs	r2, #2
 8005f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	685b      	ldr	r3, [r3, #4]
 8005f1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	689b      	ldr	r3, [r3, #8]
 8005f26:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	68fa      	ldr	r2, [r7, #12]
 8005f36:	4313      	orrs	r3, r2
 8005f38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	68fa      	ldr	r2, [r7, #12]
 8005f40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	4a21      	ldr	r2, [pc, #132]	; (8005fcc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d022      	beq.n	8005f92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f54:	d01d      	beq.n	8005f92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4a1d      	ldr	r2, [pc, #116]	; (8005fd0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d018      	beq.n	8005f92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a1b      	ldr	r2, [pc, #108]	; (8005fd4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d013      	beq.n	8005f92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	4a1a      	ldr	r2, [pc, #104]	; (8005fd8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d00e      	beq.n	8005f92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4a18      	ldr	r2, [pc, #96]	; (8005fdc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d009      	beq.n	8005f92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a17      	ldr	r2, [pc, #92]	; (8005fe0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d004      	beq.n	8005f92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a15      	ldr	r2, [pc, #84]	; (8005fe4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d10c      	bne.n	8005fac <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	68ba      	ldr	r2, [r7, #8]
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	68ba      	ldr	r2, [r7, #8]
 8005faa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005fbc:	2300      	movs	r3, #0
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	3714      	adds	r7, #20
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc8:	4770      	bx	lr
 8005fca:	bf00      	nop
 8005fcc:	40010000 	.word	0x40010000
 8005fd0:	40000400 	.word	0x40000400
 8005fd4:	40000800 	.word	0x40000800
 8005fd8:	40000c00 	.word	0x40000c00
 8005fdc:	40010400 	.word	0x40010400
 8005fe0:	40014000 	.word	0x40014000
 8005fe4:	40001800 	.word	0x40001800

08005fe8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b082      	sub	sp, #8
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d101      	bne.n	8005ffa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	e03f      	b.n	800607a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006000:	b2db      	uxtb	r3, r3
 8006002:	2b00      	cmp	r3, #0
 8006004:	d106      	bne.n	8006014 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2200      	movs	r2, #0
 800600a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	f7fc fc42 	bl	8002898 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2224      	movs	r2, #36	; 0x24
 8006018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	68da      	ldr	r2, [r3, #12]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800602a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f000 fddf 	bl	8006bf0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	691a      	ldr	r2, [r3, #16]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006040:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	695a      	ldr	r2, [r3, #20]
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006050:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	68da      	ldr	r2, [r3, #12]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006060:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2200      	movs	r2, #0
 8006066:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2220      	movs	r2, #32
 800606c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2220      	movs	r2, #32
 8006074:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006078:	2300      	movs	r3, #0
}
 800607a:	4618      	mov	r0, r3
 800607c:	3708      	adds	r7, #8
 800607e:	46bd      	mov	sp, r7
 8006080:	bd80      	pop	{r7, pc}

08006082 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006082:	b580      	push	{r7, lr}
 8006084:	b08a      	sub	sp, #40	; 0x28
 8006086:	af02      	add	r7, sp, #8
 8006088:	60f8      	str	r0, [r7, #12]
 800608a:	60b9      	str	r1, [r7, #8]
 800608c:	603b      	str	r3, [r7, #0]
 800608e:	4613      	mov	r3, r2
 8006090:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006092:	2300      	movs	r3, #0
 8006094:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800609c:	b2db      	uxtb	r3, r3
 800609e:	2b20      	cmp	r3, #32
 80060a0:	d17c      	bne.n	800619c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d002      	beq.n	80060ae <HAL_UART_Transmit+0x2c>
 80060a8:	88fb      	ldrh	r3, [r7, #6]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d101      	bne.n	80060b2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80060ae:	2301      	movs	r3, #1
 80060b0:	e075      	b.n	800619e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060b8:	2b01      	cmp	r3, #1
 80060ba:	d101      	bne.n	80060c0 <HAL_UART_Transmit+0x3e>
 80060bc:	2302      	movs	r3, #2
 80060be:	e06e      	b.n	800619e <HAL_UART_Transmit+0x11c>
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	2201      	movs	r2, #1
 80060c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2200      	movs	r2, #0
 80060cc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2221      	movs	r2, #33	; 0x21
 80060d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80060d6:	f7fc fd5b 	bl	8002b90 <HAL_GetTick>
 80060da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	88fa      	ldrh	r2, [r7, #6]
 80060e0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	88fa      	ldrh	r2, [r7, #6]
 80060e6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	689b      	ldr	r3, [r3, #8]
 80060ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060f0:	d108      	bne.n	8006104 <HAL_UART_Transmit+0x82>
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	691b      	ldr	r3, [r3, #16]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d104      	bne.n	8006104 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80060fa:	2300      	movs	r3, #0
 80060fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	61bb      	str	r3, [r7, #24]
 8006102:	e003      	b.n	800610c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006108:	2300      	movs	r3, #0
 800610a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2200      	movs	r2, #0
 8006110:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006114:	e02a      	b.n	800616c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	9300      	str	r3, [sp, #0]
 800611a:	697b      	ldr	r3, [r7, #20]
 800611c:	2200      	movs	r2, #0
 800611e:	2180      	movs	r1, #128	; 0x80
 8006120:	68f8      	ldr	r0, [r7, #12]
 8006122:	f000 fb1f 	bl	8006764 <UART_WaitOnFlagUntilTimeout>
 8006126:	4603      	mov	r3, r0
 8006128:	2b00      	cmp	r3, #0
 800612a:	d001      	beq.n	8006130 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800612c:	2303      	movs	r3, #3
 800612e:	e036      	b.n	800619e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006130:	69fb      	ldr	r3, [r7, #28]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d10b      	bne.n	800614e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006136:	69bb      	ldr	r3, [r7, #24]
 8006138:	881b      	ldrh	r3, [r3, #0]
 800613a:	461a      	mov	r2, r3
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006144:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006146:	69bb      	ldr	r3, [r7, #24]
 8006148:	3302      	adds	r3, #2
 800614a:	61bb      	str	r3, [r7, #24]
 800614c:	e007      	b.n	800615e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800614e:	69fb      	ldr	r3, [r7, #28]
 8006150:	781a      	ldrb	r2, [r3, #0]
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006158:	69fb      	ldr	r3, [r7, #28]
 800615a:	3301      	adds	r3, #1
 800615c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006162:	b29b      	uxth	r3, r3
 8006164:	3b01      	subs	r3, #1
 8006166:	b29a      	uxth	r2, r3
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006170:	b29b      	uxth	r3, r3
 8006172:	2b00      	cmp	r3, #0
 8006174:	d1cf      	bne.n	8006116 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006176:	683b      	ldr	r3, [r7, #0]
 8006178:	9300      	str	r3, [sp, #0]
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	2200      	movs	r2, #0
 800617e:	2140      	movs	r1, #64	; 0x40
 8006180:	68f8      	ldr	r0, [r7, #12]
 8006182:	f000 faef 	bl	8006764 <UART_WaitOnFlagUntilTimeout>
 8006186:	4603      	mov	r3, r0
 8006188:	2b00      	cmp	r3, #0
 800618a:	d001      	beq.n	8006190 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800618c:	2303      	movs	r3, #3
 800618e:	e006      	b.n	800619e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	2220      	movs	r2, #32
 8006194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006198:	2300      	movs	r3, #0
 800619a:	e000      	b.n	800619e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800619c:	2302      	movs	r3, #2
  }
}
 800619e:	4618      	mov	r0, r3
 80061a0:	3720      	adds	r7, #32
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}

080061a6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80061a6:	b580      	push	{r7, lr}
 80061a8:	b084      	sub	sp, #16
 80061aa:	af00      	add	r7, sp, #0
 80061ac:	60f8      	str	r0, [r7, #12]
 80061ae:	60b9      	str	r1, [r7, #8]
 80061b0:	4613      	mov	r3, r2
 80061b2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80061ba:	b2db      	uxtb	r3, r3
 80061bc:	2b20      	cmp	r3, #32
 80061be:	d11d      	bne.n	80061fc <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d002      	beq.n	80061cc <HAL_UART_Receive_IT+0x26>
 80061c6:	88fb      	ldrh	r3, [r7, #6]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d101      	bne.n	80061d0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80061cc:	2301      	movs	r3, #1
 80061ce:	e016      	b.n	80061fe <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061d6:	2b01      	cmp	r3, #1
 80061d8:	d101      	bne.n	80061de <HAL_UART_Receive_IT+0x38>
 80061da:	2302      	movs	r3, #2
 80061dc:	e00f      	b.n	80061fe <HAL_UART_Receive_IT+0x58>
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	2201      	movs	r2, #1
 80061e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	2200      	movs	r2, #0
 80061ea:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80061ec:	88fb      	ldrh	r3, [r7, #6]
 80061ee:	461a      	mov	r2, r3
 80061f0:	68b9      	ldr	r1, [r7, #8]
 80061f2:	68f8      	ldr	r0, [r7, #12]
 80061f4:	f000 fb24 	bl	8006840 <UART_Start_Receive_IT>
 80061f8:	4603      	mov	r3, r0
 80061fa:	e000      	b.n	80061fe <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80061fc:	2302      	movs	r3, #2
  }
}
 80061fe:	4618      	mov	r0, r3
 8006200:	3710      	adds	r7, #16
 8006202:	46bd      	mov	sp, r7
 8006204:	bd80      	pop	{r7, pc}
	...

08006208 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b0ba      	sub	sp, #232	; 0xe8
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	68db      	ldr	r3, [r3, #12]
 8006220:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	695b      	ldr	r3, [r3, #20]
 800622a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800622e:	2300      	movs	r3, #0
 8006230:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006234:	2300      	movs	r3, #0
 8006236:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800623a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800623e:	f003 030f 	and.w	r3, r3, #15
 8006242:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006246:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800624a:	2b00      	cmp	r3, #0
 800624c:	d10f      	bne.n	800626e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800624e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006252:	f003 0320 	and.w	r3, r3, #32
 8006256:	2b00      	cmp	r3, #0
 8006258:	d009      	beq.n	800626e <HAL_UART_IRQHandler+0x66>
 800625a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800625e:	f003 0320 	and.w	r3, r3, #32
 8006262:	2b00      	cmp	r3, #0
 8006264:	d003      	beq.n	800626e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006266:	6878      	ldr	r0, [r7, #4]
 8006268:	f000 fc07 	bl	8006a7a <UART_Receive_IT>
      return;
 800626c:	e256      	b.n	800671c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800626e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006272:	2b00      	cmp	r3, #0
 8006274:	f000 80de 	beq.w	8006434 <HAL_UART_IRQHandler+0x22c>
 8006278:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800627c:	f003 0301 	and.w	r3, r3, #1
 8006280:	2b00      	cmp	r3, #0
 8006282:	d106      	bne.n	8006292 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006284:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006288:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800628c:	2b00      	cmp	r3, #0
 800628e:	f000 80d1 	beq.w	8006434 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006292:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006296:	f003 0301 	and.w	r3, r3, #1
 800629a:	2b00      	cmp	r3, #0
 800629c:	d00b      	beq.n	80062b6 <HAL_UART_IRQHandler+0xae>
 800629e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d005      	beq.n	80062b6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ae:	f043 0201 	orr.w	r2, r3, #1
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80062b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062ba:	f003 0304 	and.w	r3, r3, #4
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d00b      	beq.n	80062da <HAL_UART_IRQHandler+0xd2>
 80062c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80062c6:	f003 0301 	and.w	r3, r3, #1
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d005      	beq.n	80062da <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062d2:	f043 0202 	orr.w	r2, r3, #2
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80062da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062de:	f003 0302 	and.w	r3, r3, #2
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d00b      	beq.n	80062fe <HAL_UART_IRQHandler+0xf6>
 80062e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80062ea:	f003 0301 	and.w	r3, r3, #1
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d005      	beq.n	80062fe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062f6:	f043 0204 	orr.w	r2, r3, #4
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80062fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006302:	f003 0308 	and.w	r3, r3, #8
 8006306:	2b00      	cmp	r3, #0
 8006308:	d011      	beq.n	800632e <HAL_UART_IRQHandler+0x126>
 800630a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800630e:	f003 0320 	and.w	r3, r3, #32
 8006312:	2b00      	cmp	r3, #0
 8006314:	d105      	bne.n	8006322 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006316:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800631a:	f003 0301 	and.w	r3, r3, #1
 800631e:	2b00      	cmp	r3, #0
 8006320:	d005      	beq.n	800632e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006326:	f043 0208 	orr.w	r2, r3, #8
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006332:	2b00      	cmp	r3, #0
 8006334:	f000 81ed 	beq.w	8006712 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006338:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800633c:	f003 0320 	and.w	r3, r3, #32
 8006340:	2b00      	cmp	r3, #0
 8006342:	d008      	beq.n	8006356 <HAL_UART_IRQHandler+0x14e>
 8006344:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006348:	f003 0320 	and.w	r3, r3, #32
 800634c:	2b00      	cmp	r3, #0
 800634e:	d002      	beq.n	8006356 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006350:	6878      	ldr	r0, [r7, #4]
 8006352:	f000 fb92 	bl	8006a7a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	695b      	ldr	r3, [r3, #20]
 800635c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006360:	2b40      	cmp	r3, #64	; 0x40
 8006362:	bf0c      	ite	eq
 8006364:	2301      	moveq	r3, #1
 8006366:	2300      	movne	r3, #0
 8006368:	b2db      	uxtb	r3, r3
 800636a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006372:	f003 0308 	and.w	r3, r3, #8
 8006376:	2b00      	cmp	r3, #0
 8006378:	d103      	bne.n	8006382 <HAL_UART_IRQHandler+0x17a>
 800637a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800637e:	2b00      	cmp	r3, #0
 8006380:	d04f      	beq.n	8006422 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f000 fa9a 	bl	80068bc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	695b      	ldr	r3, [r3, #20]
 800638e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006392:	2b40      	cmp	r3, #64	; 0x40
 8006394:	d141      	bne.n	800641a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	3314      	adds	r3, #20
 800639c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80063a4:	e853 3f00 	ldrex	r3, [r3]
 80063a8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80063ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80063b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80063b4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	3314      	adds	r3, #20
 80063be:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80063c2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80063c6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80063ce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80063d2:	e841 2300 	strex	r3, r2, [r1]
 80063d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80063da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d1d9      	bne.n	8006396 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d013      	beq.n	8006412 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063ee:	4a7d      	ldr	r2, [pc, #500]	; (80065e4 <HAL_UART_IRQHandler+0x3dc>)
 80063f0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063f6:	4618      	mov	r0, r3
 80063f8:	f7fc fd7b 	bl	8002ef2 <HAL_DMA_Abort_IT>
 80063fc:	4603      	mov	r3, r0
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d016      	beq.n	8006430 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006406:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006408:	687a      	ldr	r2, [r7, #4]
 800640a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800640c:	4610      	mov	r0, r2
 800640e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006410:	e00e      	b.n	8006430 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006412:	6878      	ldr	r0, [r7, #4]
 8006414:	f000 f990 	bl	8006738 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006418:	e00a      	b.n	8006430 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f000 f98c 	bl	8006738 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006420:	e006      	b.n	8006430 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f000 f988 	bl	8006738 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2200      	movs	r2, #0
 800642c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800642e:	e170      	b.n	8006712 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006430:	bf00      	nop
    return;
 8006432:	e16e      	b.n	8006712 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006438:	2b01      	cmp	r3, #1
 800643a:	f040 814a 	bne.w	80066d2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800643e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006442:	f003 0310 	and.w	r3, r3, #16
 8006446:	2b00      	cmp	r3, #0
 8006448:	f000 8143 	beq.w	80066d2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800644c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006450:	f003 0310 	and.w	r3, r3, #16
 8006454:	2b00      	cmp	r3, #0
 8006456:	f000 813c 	beq.w	80066d2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800645a:	2300      	movs	r3, #0
 800645c:	60bb      	str	r3, [r7, #8]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	60bb      	str	r3, [r7, #8]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	60bb      	str	r3, [r7, #8]
 800646e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	695b      	ldr	r3, [r3, #20]
 8006476:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800647a:	2b40      	cmp	r3, #64	; 0x40
 800647c:	f040 80b4 	bne.w	80065e8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800648c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006490:	2b00      	cmp	r3, #0
 8006492:	f000 8140 	beq.w	8006716 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800649a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800649e:	429a      	cmp	r2, r3
 80064a0:	f080 8139 	bcs.w	8006716 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80064aa:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064b0:	69db      	ldr	r3, [r3, #28]
 80064b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064b6:	f000 8088 	beq.w	80065ca <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	330c      	adds	r3, #12
 80064c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80064c8:	e853 3f00 	ldrex	r3, [r3]
 80064cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80064d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80064d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80064d8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	330c      	adds	r3, #12
 80064e2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80064e6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80064ea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064ee:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80064f2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80064f6:	e841 2300 	strex	r3, r2, [r1]
 80064fa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80064fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006502:	2b00      	cmp	r3, #0
 8006504:	d1d9      	bne.n	80064ba <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	3314      	adds	r3, #20
 800650c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800650e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006510:	e853 3f00 	ldrex	r3, [r3]
 8006514:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006516:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006518:	f023 0301 	bic.w	r3, r3, #1
 800651c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	3314      	adds	r3, #20
 8006526:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800652a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800652e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006530:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006532:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006536:	e841 2300 	strex	r3, r2, [r1]
 800653a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800653c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800653e:	2b00      	cmp	r3, #0
 8006540:	d1e1      	bne.n	8006506 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	3314      	adds	r3, #20
 8006548:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800654a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800654c:	e853 3f00 	ldrex	r3, [r3]
 8006550:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006552:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006554:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006558:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	3314      	adds	r3, #20
 8006562:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006566:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006568:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800656a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800656c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800656e:	e841 2300 	strex	r3, r2, [r1]
 8006572:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006574:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006576:	2b00      	cmp	r3, #0
 8006578:	d1e3      	bne.n	8006542 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2220      	movs	r2, #32
 800657e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2200      	movs	r2, #0
 8006586:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	330c      	adds	r3, #12
 800658e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006590:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006592:	e853 3f00 	ldrex	r3, [r3]
 8006596:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006598:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800659a:	f023 0310 	bic.w	r3, r3, #16
 800659e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	330c      	adds	r3, #12
 80065a8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80065ac:	65ba      	str	r2, [r7, #88]	; 0x58
 80065ae:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065b0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80065b2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80065b4:	e841 2300 	strex	r3, r2, [r1]
 80065b8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80065ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d1e3      	bne.n	8006588 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065c4:	4618      	mov	r0, r3
 80065c6:	f7fc fc24 	bl	8002e12 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80065d2:	b29b      	uxth	r3, r3
 80065d4:	1ad3      	subs	r3, r2, r3
 80065d6:	b29b      	uxth	r3, r3
 80065d8:	4619      	mov	r1, r3
 80065da:	6878      	ldr	r0, [r7, #4]
 80065dc:	f000 f8b6 	bl	800674c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80065e0:	e099      	b.n	8006716 <HAL_UART_IRQHandler+0x50e>
 80065e2:	bf00      	nop
 80065e4:	08006983 	.word	0x08006983
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80065f0:	b29b      	uxth	r3, r3
 80065f2:	1ad3      	subs	r3, r2, r3
 80065f4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80065fc:	b29b      	uxth	r3, r3
 80065fe:	2b00      	cmp	r3, #0
 8006600:	f000 808b 	beq.w	800671a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006604:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006608:	2b00      	cmp	r3, #0
 800660a:	f000 8086 	beq.w	800671a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	330c      	adds	r3, #12
 8006614:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006616:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006618:	e853 3f00 	ldrex	r3, [r3]
 800661c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800661e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006620:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006624:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	330c      	adds	r3, #12
 800662e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006632:	647a      	str	r2, [r7, #68]	; 0x44
 8006634:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006636:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006638:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800663a:	e841 2300 	strex	r3, r2, [r1]
 800663e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006640:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006642:	2b00      	cmp	r3, #0
 8006644:	d1e3      	bne.n	800660e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	3314      	adds	r3, #20
 800664c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800664e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006650:	e853 3f00 	ldrex	r3, [r3]
 8006654:	623b      	str	r3, [r7, #32]
   return(result);
 8006656:	6a3b      	ldr	r3, [r7, #32]
 8006658:	f023 0301 	bic.w	r3, r3, #1
 800665c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	3314      	adds	r3, #20
 8006666:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800666a:	633a      	str	r2, [r7, #48]	; 0x30
 800666c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800666e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006670:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006672:	e841 2300 	strex	r3, r2, [r1]
 8006676:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006678:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800667a:	2b00      	cmp	r3, #0
 800667c:	d1e3      	bne.n	8006646 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2220      	movs	r2, #32
 8006682:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2200      	movs	r2, #0
 800668a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	330c      	adds	r3, #12
 8006692:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006694:	693b      	ldr	r3, [r7, #16]
 8006696:	e853 3f00 	ldrex	r3, [r3]
 800669a:	60fb      	str	r3, [r7, #12]
   return(result);
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	f023 0310 	bic.w	r3, r3, #16
 80066a2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	330c      	adds	r3, #12
 80066ac:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80066b0:	61fa      	str	r2, [r7, #28]
 80066b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066b4:	69b9      	ldr	r1, [r7, #24]
 80066b6:	69fa      	ldr	r2, [r7, #28]
 80066b8:	e841 2300 	strex	r3, r2, [r1]
 80066bc:	617b      	str	r3, [r7, #20]
   return(result);
 80066be:	697b      	ldr	r3, [r7, #20]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d1e3      	bne.n	800668c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80066c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80066c8:	4619      	mov	r1, r3
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f000 f83e 	bl	800674c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80066d0:	e023      	b.n	800671a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80066d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d009      	beq.n	80066f2 <HAL_UART_IRQHandler+0x4ea>
 80066de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80066e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d003      	beq.n	80066f2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	f000 f95d 	bl	80069aa <UART_Transmit_IT>
    return;
 80066f0:	e014      	b.n	800671c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80066f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d00e      	beq.n	800671c <HAL_UART_IRQHandler+0x514>
 80066fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006702:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006706:	2b00      	cmp	r3, #0
 8006708:	d008      	beq.n	800671c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f000 f99d 	bl	8006a4a <UART_EndTransmit_IT>
    return;
 8006710:	e004      	b.n	800671c <HAL_UART_IRQHandler+0x514>
    return;
 8006712:	bf00      	nop
 8006714:	e002      	b.n	800671c <HAL_UART_IRQHandler+0x514>
      return;
 8006716:	bf00      	nop
 8006718:	e000      	b.n	800671c <HAL_UART_IRQHandler+0x514>
      return;
 800671a:	bf00      	nop
  }
}
 800671c:	37e8      	adds	r7, #232	; 0xe8
 800671e:	46bd      	mov	sp, r7
 8006720:	bd80      	pop	{r7, pc}
 8006722:	bf00      	nop

08006724 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006724:	b480      	push	{r7}
 8006726:	b083      	sub	sp, #12
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800672c:	bf00      	nop
 800672e:	370c      	adds	r7, #12
 8006730:	46bd      	mov	sp, r7
 8006732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006736:	4770      	bx	lr

08006738 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006738:	b480      	push	{r7}
 800673a:	b083      	sub	sp, #12
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006740:	bf00      	nop
 8006742:	370c      	adds	r7, #12
 8006744:	46bd      	mov	sp, r7
 8006746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674a:	4770      	bx	lr

0800674c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800674c:	b480      	push	{r7}
 800674e:	b083      	sub	sp, #12
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
 8006754:	460b      	mov	r3, r1
 8006756:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006758:	bf00      	nop
 800675a:	370c      	adds	r7, #12
 800675c:	46bd      	mov	sp, r7
 800675e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006762:	4770      	bx	lr

08006764 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b090      	sub	sp, #64	; 0x40
 8006768:	af00      	add	r7, sp, #0
 800676a:	60f8      	str	r0, [r7, #12]
 800676c:	60b9      	str	r1, [r7, #8]
 800676e:	603b      	str	r3, [r7, #0]
 8006770:	4613      	mov	r3, r2
 8006772:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006774:	e050      	b.n	8006818 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006776:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800677c:	d04c      	beq.n	8006818 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800677e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006780:	2b00      	cmp	r3, #0
 8006782:	d007      	beq.n	8006794 <UART_WaitOnFlagUntilTimeout+0x30>
 8006784:	f7fc fa04 	bl	8002b90 <HAL_GetTick>
 8006788:	4602      	mov	r2, r0
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	1ad3      	subs	r3, r2, r3
 800678e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006790:	429a      	cmp	r2, r3
 8006792:	d241      	bcs.n	8006818 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	330c      	adds	r3, #12
 800679a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800679c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800679e:	e853 3f00 	ldrex	r3, [r3]
 80067a2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80067a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067a6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80067aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	330c      	adds	r3, #12
 80067b2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80067b4:	637a      	str	r2, [r7, #52]	; 0x34
 80067b6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067b8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80067ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80067bc:	e841 2300 	strex	r3, r2, [r1]
 80067c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80067c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d1e5      	bne.n	8006794 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	3314      	adds	r3, #20
 80067ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	e853 3f00 	ldrex	r3, [r3]
 80067d6:	613b      	str	r3, [r7, #16]
   return(result);
 80067d8:	693b      	ldr	r3, [r7, #16]
 80067da:	f023 0301 	bic.w	r3, r3, #1
 80067de:	63bb      	str	r3, [r7, #56]	; 0x38
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	3314      	adds	r3, #20
 80067e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80067e8:	623a      	str	r2, [r7, #32]
 80067ea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ec:	69f9      	ldr	r1, [r7, #28]
 80067ee:	6a3a      	ldr	r2, [r7, #32]
 80067f0:	e841 2300 	strex	r3, r2, [r1]
 80067f4:	61bb      	str	r3, [r7, #24]
   return(result);
 80067f6:	69bb      	ldr	r3, [r7, #24]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d1e5      	bne.n	80067c8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2220      	movs	r2, #32
 8006800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2220      	movs	r2, #32
 8006808:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2200      	movs	r2, #0
 8006810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006814:	2303      	movs	r3, #3
 8006816:	e00f      	b.n	8006838 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	681a      	ldr	r2, [r3, #0]
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	4013      	ands	r3, r2
 8006822:	68ba      	ldr	r2, [r7, #8]
 8006824:	429a      	cmp	r2, r3
 8006826:	bf0c      	ite	eq
 8006828:	2301      	moveq	r3, #1
 800682a:	2300      	movne	r3, #0
 800682c:	b2db      	uxtb	r3, r3
 800682e:	461a      	mov	r2, r3
 8006830:	79fb      	ldrb	r3, [r7, #7]
 8006832:	429a      	cmp	r2, r3
 8006834:	d09f      	beq.n	8006776 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006836:	2300      	movs	r3, #0
}
 8006838:	4618      	mov	r0, r3
 800683a:	3740      	adds	r7, #64	; 0x40
 800683c:	46bd      	mov	sp, r7
 800683e:	bd80      	pop	{r7, pc}

08006840 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006840:	b480      	push	{r7}
 8006842:	b085      	sub	sp, #20
 8006844:	af00      	add	r7, sp, #0
 8006846:	60f8      	str	r0, [r7, #12]
 8006848:	60b9      	str	r1, [r7, #8]
 800684a:	4613      	mov	r3, r2
 800684c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	68ba      	ldr	r2, [r7, #8]
 8006852:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	88fa      	ldrh	r2, [r7, #6]
 8006858:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	88fa      	ldrh	r2, [r7, #6]
 800685e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	2200      	movs	r2, #0
 8006864:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	2222      	movs	r2, #34	; 0x22
 800686a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2200      	movs	r2, #0
 8006872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	691b      	ldr	r3, [r3, #16]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d007      	beq.n	800688e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	68da      	ldr	r2, [r3, #12]
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800688c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	695a      	ldr	r2, [r3, #20]
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f042 0201 	orr.w	r2, r2, #1
 800689c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	68da      	ldr	r2, [r3, #12]
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f042 0220 	orr.w	r2, r2, #32
 80068ac:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80068ae:	2300      	movs	r3, #0
}
 80068b0:	4618      	mov	r0, r3
 80068b2:	3714      	adds	r7, #20
 80068b4:	46bd      	mov	sp, r7
 80068b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ba:	4770      	bx	lr

080068bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80068bc:	b480      	push	{r7}
 80068be:	b095      	sub	sp, #84	; 0x54
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	330c      	adds	r3, #12
 80068ca:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068ce:	e853 3f00 	ldrex	r3, [r3]
 80068d2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80068d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068d6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80068da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	330c      	adds	r3, #12
 80068e2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80068e4:	643a      	str	r2, [r7, #64]	; 0x40
 80068e6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068e8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80068ea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80068ec:	e841 2300 	strex	r3, r2, [r1]
 80068f0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80068f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d1e5      	bne.n	80068c4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	3314      	adds	r3, #20
 80068fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006900:	6a3b      	ldr	r3, [r7, #32]
 8006902:	e853 3f00 	ldrex	r3, [r3]
 8006906:	61fb      	str	r3, [r7, #28]
   return(result);
 8006908:	69fb      	ldr	r3, [r7, #28]
 800690a:	f023 0301 	bic.w	r3, r3, #1
 800690e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	3314      	adds	r3, #20
 8006916:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006918:	62fa      	str	r2, [r7, #44]	; 0x2c
 800691a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800691c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800691e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006920:	e841 2300 	strex	r3, r2, [r1]
 8006924:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006928:	2b00      	cmp	r3, #0
 800692a:	d1e5      	bne.n	80068f8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006930:	2b01      	cmp	r3, #1
 8006932:	d119      	bne.n	8006968 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	330c      	adds	r3, #12
 800693a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	e853 3f00 	ldrex	r3, [r3]
 8006942:	60bb      	str	r3, [r7, #8]
   return(result);
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	f023 0310 	bic.w	r3, r3, #16
 800694a:	647b      	str	r3, [r7, #68]	; 0x44
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	330c      	adds	r3, #12
 8006952:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006954:	61ba      	str	r2, [r7, #24]
 8006956:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006958:	6979      	ldr	r1, [r7, #20]
 800695a:	69ba      	ldr	r2, [r7, #24]
 800695c:	e841 2300 	strex	r3, r2, [r1]
 8006960:	613b      	str	r3, [r7, #16]
   return(result);
 8006962:	693b      	ldr	r3, [r7, #16]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d1e5      	bne.n	8006934 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2220      	movs	r2, #32
 800696c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2200      	movs	r2, #0
 8006974:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006976:	bf00      	nop
 8006978:	3754      	adds	r7, #84	; 0x54
 800697a:	46bd      	mov	sp, r7
 800697c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006980:	4770      	bx	lr

08006982 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006982:	b580      	push	{r7, lr}
 8006984:	b084      	sub	sp, #16
 8006986:	af00      	add	r7, sp, #0
 8006988:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800698e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2200      	movs	r2, #0
 8006994:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	2200      	movs	r2, #0
 800699a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800699c:	68f8      	ldr	r0, [r7, #12]
 800699e:	f7ff fecb 	bl	8006738 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069a2:	bf00      	nop
 80069a4:	3710      	adds	r7, #16
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bd80      	pop	{r7, pc}

080069aa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80069aa:	b480      	push	{r7}
 80069ac:	b085      	sub	sp, #20
 80069ae:	af00      	add	r7, sp, #0
 80069b0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069b8:	b2db      	uxtb	r3, r3
 80069ba:	2b21      	cmp	r3, #33	; 0x21
 80069bc:	d13e      	bne.n	8006a3c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	689b      	ldr	r3, [r3, #8]
 80069c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069c6:	d114      	bne.n	80069f2 <UART_Transmit_IT+0x48>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	691b      	ldr	r3, [r3, #16]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d110      	bne.n	80069f2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6a1b      	ldr	r3, [r3, #32]
 80069d4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	881b      	ldrh	r3, [r3, #0]
 80069da:	461a      	mov	r2, r3
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80069e4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6a1b      	ldr	r3, [r3, #32]
 80069ea:	1c9a      	adds	r2, r3, #2
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	621a      	str	r2, [r3, #32]
 80069f0:	e008      	b.n	8006a04 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6a1b      	ldr	r3, [r3, #32]
 80069f6:	1c59      	adds	r1, r3, #1
 80069f8:	687a      	ldr	r2, [r7, #4]
 80069fa:	6211      	str	r1, [r2, #32]
 80069fc:	781a      	ldrb	r2, [r3, #0]
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006a08:	b29b      	uxth	r3, r3
 8006a0a:	3b01      	subs	r3, #1
 8006a0c:	b29b      	uxth	r3, r3
 8006a0e:	687a      	ldr	r2, [r7, #4]
 8006a10:	4619      	mov	r1, r3
 8006a12:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d10f      	bne.n	8006a38 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	68da      	ldr	r2, [r3, #12]
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a26:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	68da      	ldr	r2, [r3, #12]
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a36:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006a38:	2300      	movs	r3, #0
 8006a3a:	e000      	b.n	8006a3e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006a3c:	2302      	movs	r3, #2
  }
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	3714      	adds	r7, #20
 8006a42:	46bd      	mov	sp, r7
 8006a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a48:	4770      	bx	lr

08006a4a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006a4a:	b580      	push	{r7, lr}
 8006a4c:	b082      	sub	sp, #8
 8006a4e:	af00      	add	r7, sp, #0
 8006a50:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	68da      	ldr	r2, [r3, #12]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a60:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2220      	movs	r2, #32
 8006a66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006a6a:	6878      	ldr	r0, [r7, #4]
 8006a6c:	f7ff fe5a 	bl	8006724 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006a70:	2300      	movs	r3, #0
}
 8006a72:	4618      	mov	r0, r3
 8006a74:	3708      	adds	r7, #8
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}

08006a7a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006a7a:	b580      	push	{r7, lr}
 8006a7c:	b08c      	sub	sp, #48	; 0x30
 8006a7e:	af00      	add	r7, sp, #0
 8006a80:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a88:	b2db      	uxtb	r3, r3
 8006a8a:	2b22      	cmp	r3, #34	; 0x22
 8006a8c:	f040 80ab 	bne.w	8006be6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	689b      	ldr	r3, [r3, #8]
 8006a94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a98:	d117      	bne.n	8006aca <UART_Receive_IT+0x50>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	691b      	ldr	r3, [r3, #16]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d113      	bne.n	8006aca <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006aaa:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	685b      	ldr	r3, [r3, #4]
 8006ab2:	b29b      	uxth	r3, r3
 8006ab4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ab8:	b29a      	uxth	r2, r3
 8006aba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006abc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ac2:	1c9a      	adds	r2, r3, #2
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	629a      	str	r2, [r3, #40]	; 0x28
 8006ac8:	e026      	b.n	8006b18 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ace:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	689b      	ldr	r3, [r3, #8]
 8006ad8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006adc:	d007      	beq.n	8006aee <UART_Receive_IT+0x74>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	689b      	ldr	r3, [r3, #8]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d10a      	bne.n	8006afc <UART_Receive_IT+0x82>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	691b      	ldr	r3, [r3, #16]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d106      	bne.n	8006afc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	b2da      	uxtb	r2, r3
 8006af6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006af8:	701a      	strb	r2, [r3, #0]
 8006afa:	e008      	b.n	8006b0e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	685b      	ldr	r3, [r3, #4]
 8006b02:	b2db      	uxtb	r3, r3
 8006b04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b08:	b2da      	uxtb	r2, r3
 8006b0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b0c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b12:	1c5a      	adds	r2, r3, #1
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b1c:	b29b      	uxth	r3, r3
 8006b1e:	3b01      	subs	r3, #1
 8006b20:	b29b      	uxth	r3, r3
 8006b22:	687a      	ldr	r2, [r7, #4]
 8006b24:	4619      	mov	r1, r3
 8006b26:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d15a      	bne.n	8006be2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	68da      	ldr	r2, [r3, #12]
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f022 0220 	bic.w	r2, r2, #32
 8006b3a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	68da      	ldr	r2, [r3, #12]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006b4a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	695a      	ldr	r2, [r3, #20]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f022 0201 	bic.w	r2, r2, #1
 8006b5a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2220      	movs	r2, #32
 8006b60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b68:	2b01      	cmp	r3, #1
 8006b6a:	d135      	bne.n	8006bd8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2200      	movs	r2, #0
 8006b70:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	330c      	adds	r3, #12
 8006b78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	e853 3f00 	ldrex	r3, [r3]
 8006b80:	613b      	str	r3, [r7, #16]
   return(result);
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	f023 0310 	bic.w	r3, r3, #16
 8006b88:	627b      	str	r3, [r7, #36]	; 0x24
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	330c      	adds	r3, #12
 8006b90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b92:	623a      	str	r2, [r7, #32]
 8006b94:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b96:	69f9      	ldr	r1, [r7, #28]
 8006b98:	6a3a      	ldr	r2, [r7, #32]
 8006b9a:	e841 2300 	strex	r3, r2, [r1]
 8006b9e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006ba0:	69bb      	ldr	r3, [r7, #24]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d1e5      	bne.n	8006b72 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f003 0310 	and.w	r3, r3, #16
 8006bb0:	2b10      	cmp	r3, #16
 8006bb2:	d10a      	bne.n	8006bca <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	60fb      	str	r3, [r7, #12]
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	60fb      	str	r3, [r7, #12]
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	685b      	ldr	r3, [r3, #4]
 8006bc6:	60fb      	str	r3, [r7, #12]
 8006bc8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006bce:	4619      	mov	r1, r3
 8006bd0:	6878      	ldr	r0, [r7, #4]
 8006bd2:	f7ff fdbb 	bl	800674c <HAL_UARTEx_RxEventCallback>
 8006bd6:	e002      	b.n	8006bde <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006bd8:	6878      	ldr	r0, [r7, #4]
 8006bda:	f7fb f875 	bl	8001cc8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006bde:	2300      	movs	r3, #0
 8006be0:	e002      	b.n	8006be8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006be2:	2300      	movs	r3, #0
 8006be4:	e000      	b.n	8006be8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006be6:	2302      	movs	r3, #2
  }
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3730      	adds	r7, #48	; 0x30
 8006bec:	46bd      	mov	sp, r7
 8006bee:	bd80      	pop	{r7, pc}

08006bf0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bf0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006bf4:	b0c0      	sub	sp, #256	; 0x100
 8006bf6:	af00      	add	r7, sp, #0
 8006bf8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006bfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	691b      	ldr	r3, [r3, #16]
 8006c04:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c0c:	68d9      	ldr	r1, [r3, #12]
 8006c0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c12:	681a      	ldr	r2, [r3, #0]
 8006c14:	ea40 0301 	orr.w	r3, r0, r1
 8006c18:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006c1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c1e:	689a      	ldr	r2, [r3, #8]
 8006c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c24:	691b      	ldr	r3, [r3, #16]
 8006c26:	431a      	orrs	r2, r3
 8006c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c2c:	695b      	ldr	r3, [r3, #20]
 8006c2e:	431a      	orrs	r2, r3
 8006c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c34:	69db      	ldr	r3, [r3, #28]
 8006c36:	4313      	orrs	r3, r2
 8006c38:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	68db      	ldr	r3, [r3, #12]
 8006c44:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006c48:	f021 010c 	bic.w	r1, r1, #12
 8006c4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c50:	681a      	ldr	r2, [r3, #0]
 8006c52:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006c56:	430b      	orrs	r3, r1
 8006c58:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006c5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	695b      	ldr	r3, [r3, #20]
 8006c62:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006c66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c6a:	6999      	ldr	r1, [r3, #24]
 8006c6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c70:	681a      	ldr	r2, [r3, #0]
 8006c72:	ea40 0301 	orr.w	r3, r0, r1
 8006c76:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006c78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c7c:	681a      	ldr	r2, [r3, #0]
 8006c7e:	4b8f      	ldr	r3, [pc, #572]	; (8006ebc <UART_SetConfig+0x2cc>)
 8006c80:	429a      	cmp	r2, r3
 8006c82:	d005      	beq.n	8006c90 <UART_SetConfig+0xa0>
 8006c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c88:	681a      	ldr	r2, [r3, #0]
 8006c8a:	4b8d      	ldr	r3, [pc, #564]	; (8006ec0 <UART_SetConfig+0x2d0>)
 8006c8c:	429a      	cmp	r2, r3
 8006c8e:	d104      	bne.n	8006c9a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006c90:	f7fd ffe6 	bl	8004c60 <HAL_RCC_GetPCLK2Freq>
 8006c94:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006c98:	e003      	b.n	8006ca2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006c9a:	f7fd ffcd 	bl	8004c38 <HAL_RCC_GetPCLK1Freq>
 8006c9e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ca2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ca6:	69db      	ldr	r3, [r3, #28]
 8006ca8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006cac:	f040 810c 	bne.w	8006ec8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006cb0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006cba:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006cbe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006cc2:	4622      	mov	r2, r4
 8006cc4:	462b      	mov	r3, r5
 8006cc6:	1891      	adds	r1, r2, r2
 8006cc8:	65b9      	str	r1, [r7, #88]	; 0x58
 8006cca:	415b      	adcs	r3, r3
 8006ccc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006cce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006cd2:	4621      	mov	r1, r4
 8006cd4:	eb12 0801 	adds.w	r8, r2, r1
 8006cd8:	4629      	mov	r1, r5
 8006cda:	eb43 0901 	adc.w	r9, r3, r1
 8006cde:	f04f 0200 	mov.w	r2, #0
 8006ce2:	f04f 0300 	mov.w	r3, #0
 8006ce6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006cea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006cee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006cf2:	4690      	mov	r8, r2
 8006cf4:	4699      	mov	r9, r3
 8006cf6:	4623      	mov	r3, r4
 8006cf8:	eb18 0303 	adds.w	r3, r8, r3
 8006cfc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006d00:	462b      	mov	r3, r5
 8006d02:	eb49 0303 	adc.w	r3, r9, r3
 8006d06:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006d0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d0e:	685b      	ldr	r3, [r3, #4]
 8006d10:	2200      	movs	r2, #0
 8006d12:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006d16:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006d1a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006d1e:	460b      	mov	r3, r1
 8006d20:	18db      	adds	r3, r3, r3
 8006d22:	653b      	str	r3, [r7, #80]	; 0x50
 8006d24:	4613      	mov	r3, r2
 8006d26:	eb42 0303 	adc.w	r3, r2, r3
 8006d2a:	657b      	str	r3, [r7, #84]	; 0x54
 8006d2c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006d30:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006d34:	f7f9 ffb8 	bl	8000ca8 <__aeabi_uldivmod>
 8006d38:	4602      	mov	r2, r0
 8006d3a:	460b      	mov	r3, r1
 8006d3c:	4b61      	ldr	r3, [pc, #388]	; (8006ec4 <UART_SetConfig+0x2d4>)
 8006d3e:	fba3 2302 	umull	r2, r3, r3, r2
 8006d42:	095b      	lsrs	r3, r3, #5
 8006d44:	011c      	lsls	r4, r3, #4
 8006d46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006d50:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006d54:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006d58:	4642      	mov	r2, r8
 8006d5a:	464b      	mov	r3, r9
 8006d5c:	1891      	adds	r1, r2, r2
 8006d5e:	64b9      	str	r1, [r7, #72]	; 0x48
 8006d60:	415b      	adcs	r3, r3
 8006d62:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006d64:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006d68:	4641      	mov	r1, r8
 8006d6a:	eb12 0a01 	adds.w	sl, r2, r1
 8006d6e:	4649      	mov	r1, r9
 8006d70:	eb43 0b01 	adc.w	fp, r3, r1
 8006d74:	f04f 0200 	mov.w	r2, #0
 8006d78:	f04f 0300 	mov.w	r3, #0
 8006d7c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006d80:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006d84:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006d88:	4692      	mov	sl, r2
 8006d8a:	469b      	mov	fp, r3
 8006d8c:	4643      	mov	r3, r8
 8006d8e:	eb1a 0303 	adds.w	r3, sl, r3
 8006d92:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006d96:	464b      	mov	r3, r9
 8006d98:	eb4b 0303 	adc.w	r3, fp, r3
 8006d9c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006da0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006da4:	685b      	ldr	r3, [r3, #4]
 8006da6:	2200      	movs	r2, #0
 8006da8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006dac:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006db0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006db4:	460b      	mov	r3, r1
 8006db6:	18db      	adds	r3, r3, r3
 8006db8:	643b      	str	r3, [r7, #64]	; 0x40
 8006dba:	4613      	mov	r3, r2
 8006dbc:	eb42 0303 	adc.w	r3, r2, r3
 8006dc0:	647b      	str	r3, [r7, #68]	; 0x44
 8006dc2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006dc6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006dca:	f7f9 ff6d 	bl	8000ca8 <__aeabi_uldivmod>
 8006dce:	4602      	mov	r2, r0
 8006dd0:	460b      	mov	r3, r1
 8006dd2:	4611      	mov	r1, r2
 8006dd4:	4b3b      	ldr	r3, [pc, #236]	; (8006ec4 <UART_SetConfig+0x2d4>)
 8006dd6:	fba3 2301 	umull	r2, r3, r3, r1
 8006dda:	095b      	lsrs	r3, r3, #5
 8006ddc:	2264      	movs	r2, #100	; 0x64
 8006dde:	fb02 f303 	mul.w	r3, r2, r3
 8006de2:	1acb      	subs	r3, r1, r3
 8006de4:	00db      	lsls	r3, r3, #3
 8006de6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006dea:	4b36      	ldr	r3, [pc, #216]	; (8006ec4 <UART_SetConfig+0x2d4>)
 8006dec:	fba3 2302 	umull	r2, r3, r3, r2
 8006df0:	095b      	lsrs	r3, r3, #5
 8006df2:	005b      	lsls	r3, r3, #1
 8006df4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006df8:	441c      	add	r4, r3
 8006dfa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006dfe:	2200      	movs	r2, #0
 8006e00:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006e04:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006e08:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006e0c:	4642      	mov	r2, r8
 8006e0e:	464b      	mov	r3, r9
 8006e10:	1891      	adds	r1, r2, r2
 8006e12:	63b9      	str	r1, [r7, #56]	; 0x38
 8006e14:	415b      	adcs	r3, r3
 8006e16:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006e18:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006e1c:	4641      	mov	r1, r8
 8006e1e:	1851      	adds	r1, r2, r1
 8006e20:	6339      	str	r1, [r7, #48]	; 0x30
 8006e22:	4649      	mov	r1, r9
 8006e24:	414b      	adcs	r3, r1
 8006e26:	637b      	str	r3, [r7, #52]	; 0x34
 8006e28:	f04f 0200 	mov.w	r2, #0
 8006e2c:	f04f 0300 	mov.w	r3, #0
 8006e30:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006e34:	4659      	mov	r1, fp
 8006e36:	00cb      	lsls	r3, r1, #3
 8006e38:	4651      	mov	r1, sl
 8006e3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e3e:	4651      	mov	r1, sl
 8006e40:	00ca      	lsls	r2, r1, #3
 8006e42:	4610      	mov	r0, r2
 8006e44:	4619      	mov	r1, r3
 8006e46:	4603      	mov	r3, r0
 8006e48:	4642      	mov	r2, r8
 8006e4a:	189b      	adds	r3, r3, r2
 8006e4c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006e50:	464b      	mov	r3, r9
 8006e52:	460a      	mov	r2, r1
 8006e54:	eb42 0303 	adc.w	r3, r2, r3
 8006e58:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	2200      	movs	r2, #0
 8006e64:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006e68:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006e6c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006e70:	460b      	mov	r3, r1
 8006e72:	18db      	adds	r3, r3, r3
 8006e74:	62bb      	str	r3, [r7, #40]	; 0x28
 8006e76:	4613      	mov	r3, r2
 8006e78:	eb42 0303 	adc.w	r3, r2, r3
 8006e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006e7e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006e82:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006e86:	f7f9 ff0f 	bl	8000ca8 <__aeabi_uldivmod>
 8006e8a:	4602      	mov	r2, r0
 8006e8c:	460b      	mov	r3, r1
 8006e8e:	4b0d      	ldr	r3, [pc, #52]	; (8006ec4 <UART_SetConfig+0x2d4>)
 8006e90:	fba3 1302 	umull	r1, r3, r3, r2
 8006e94:	095b      	lsrs	r3, r3, #5
 8006e96:	2164      	movs	r1, #100	; 0x64
 8006e98:	fb01 f303 	mul.w	r3, r1, r3
 8006e9c:	1ad3      	subs	r3, r2, r3
 8006e9e:	00db      	lsls	r3, r3, #3
 8006ea0:	3332      	adds	r3, #50	; 0x32
 8006ea2:	4a08      	ldr	r2, [pc, #32]	; (8006ec4 <UART_SetConfig+0x2d4>)
 8006ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8006ea8:	095b      	lsrs	r3, r3, #5
 8006eaa:	f003 0207 	and.w	r2, r3, #7
 8006eae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	4422      	add	r2, r4
 8006eb6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006eb8:	e105      	b.n	80070c6 <UART_SetConfig+0x4d6>
 8006eba:	bf00      	nop
 8006ebc:	40011000 	.word	0x40011000
 8006ec0:	40011400 	.word	0x40011400
 8006ec4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006ec8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006ecc:	2200      	movs	r2, #0
 8006ece:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006ed2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006ed6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006eda:	4642      	mov	r2, r8
 8006edc:	464b      	mov	r3, r9
 8006ede:	1891      	adds	r1, r2, r2
 8006ee0:	6239      	str	r1, [r7, #32]
 8006ee2:	415b      	adcs	r3, r3
 8006ee4:	627b      	str	r3, [r7, #36]	; 0x24
 8006ee6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006eea:	4641      	mov	r1, r8
 8006eec:	1854      	adds	r4, r2, r1
 8006eee:	4649      	mov	r1, r9
 8006ef0:	eb43 0501 	adc.w	r5, r3, r1
 8006ef4:	f04f 0200 	mov.w	r2, #0
 8006ef8:	f04f 0300 	mov.w	r3, #0
 8006efc:	00eb      	lsls	r3, r5, #3
 8006efe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f02:	00e2      	lsls	r2, r4, #3
 8006f04:	4614      	mov	r4, r2
 8006f06:	461d      	mov	r5, r3
 8006f08:	4643      	mov	r3, r8
 8006f0a:	18e3      	adds	r3, r4, r3
 8006f0c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006f10:	464b      	mov	r3, r9
 8006f12:	eb45 0303 	adc.w	r3, r5, r3
 8006f16:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006f1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f1e:	685b      	ldr	r3, [r3, #4]
 8006f20:	2200      	movs	r2, #0
 8006f22:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006f26:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006f2a:	f04f 0200 	mov.w	r2, #0
 8006f2e:	f04f 0300 	mov.w	r3, #0
 8006f32:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006f36:	4629      	mov	r1, r5
 8006f38:	008b      	lsls	r3, r1, #2
 8006f3a:	4621      	mov	r1, r4
 8006f3c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f40:	4621      	mov	r1, r4
 8006f42:	008a      	lsls	r2, r1, #2
 8006f44:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006f48:	f7f9 feae 	bl	8000ca8 <__aeabi_uldivmod>
 8006f4c:	4602      	mov	r2, r0
 8006f4e:	460b      	mov	r3, r1
 8006f50:	4b60      	ldr	r3, [pc, #384]	; (80070d4 <UART_SetConfig+0x4e4>)
 8006f52:	fba3 2302 	umull	r2, r3, r3, r2
 8006f56:	095b      	lsrs	r3, r3, #5
 8006f58:	011c      	lsls	r4, r3, #4
 8006f5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006f5e:	2200      	movs	r2, #0
 8006f60:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006f64:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006f68:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006f6c:	4642      	mov	r2, r8
 8006f6e:	464b      	mov	r3, r9
 8006f70:	1891      	adds	r1, r2, r2
 8006f72:	61b9      	str	r1, [r7, #24]
 8006f74:	415b      	adcs	r3, r3
 8006f76:	61fb      	str	r3, [r7, #28]
 8006f78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006f7c:	4641      	mov	r1, r8
 8006f7e:	1851      	adds	r1, r2, r1
 8006f80:	6139      	str	r1, [r7, #16]
 8006f82:	4649      	mov	r1, r9
 8006f84:	414b      	adcs	r3, r1
 8006f86:	617b      	str	r3, [r7, #20]
 8006f88:	f04f 0200 	mov.w	r2, #0
 8006f8c:	f04f 0300 	mov.w	r3, #0
 8006f90:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006f94:	4659      	mov	r1, fp
 8006f96:	00cb      	lsls	r3, r1, #3
 8006f98:	4651      	mov	r1, sl
 8006f9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f9e:	4651      	mov	r1, sl
 8006fa0:	00ca      	lsls	r2, r1, #3
 8006fa2:	4610      	mov	r0, r2
 8006fa4:	4619      	mov	r1, r3
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	4642      	mov	r2, r8
 8006faa:	189b      	adds	r3, r3, r2
 8006fac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006fb0:	464b      	mov	r3, r9
 8006fb2:	460a      	mov	r2, r1
 8006fb4:	eb42 0303 	adc.w	r3, r2, r3
 8006fb8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006fbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006fc0:	685b      	ldr	r3, [r3, #4]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	67bb      	str	r3, [r7, #120]	; 0x78
 8006fc6:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006fc8:	f04f 0200 	mov.w	r2, #0
 8006fcc:	f04f 0300 	mov.w	r3, #0
 8006fd0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006fd4:	4649      	mov	r1, r9
 8006fd6:	008b      	lsls	r3, r1, #2
 8006fd8:	4641      	mov	r1, r8
 8006fda:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006fde:	4641      	mov	r1, r8
 8006fe0:	008a      	lsls	r2, r1, #2
 8006fe2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006fe6:	f7f9 fe5f 	bl	8000ca8 <__aeabi_uldivmod>
 8006fea:	4602      	mov	r2, r0
 8006fec:	460b      	mov	r3, r1
 8006fee:	4b39      	ldr	r3, [pc, #228]	; (80070d4 <UART_SetConfig+0x4e4>)
 8006ff0:	fba3 1302 	umull	r1, r3, r3, r2
 8006ff4:	095b      	lsrs	r3, r3, #5
 8006ff6:	2164      	movs	r1, #100	; 0x64
 8006ff8:	fb01 f303 	mul.w	r3, r1, r3
 8006ffc:	1ad3      	subs	r3, r2, r3
 8006ffe:	011b      	lsls	r3, r3, #4
 8007000:	3332      	adds	r3, #50	; 0x32
 8007002:	4a34      	ldr	r2, [pc, #208]	; (80070d4 <UART_SetConfig+0x4e4>)
 8007004:	fba2 2303 	umull	r2, r3, r2, r3
 8007008:	095b      	lsrs	r3, r3, #5
 800700a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800700e:	441c      	add	r4, r3
 8007010:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007014:	2200      	movs	r2, #0
 8007016:	673b      	str	r3, [r7, #112]	; 0x70
 8007018:	677a      	str	r2, [r7, #116]	; 0x74
 800701a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800701e:	4642      	mov	r2, r8
 8007020:	464b      	mov	r3, r9
 8007022:	1891      	adds	r1, r2, r2
 8007024:	60b9      	str	r1, [r7, #8]
 8007026:	415b      	adcs	r3, r3
 8007028:	60fb      	str	r3, [r7, #12]
 800702a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800702e:	4641      	mov	r1, r8
 8007030:	1851      	adds	r1, r2, r1
 8007032:	6039      	str	r1, [r7, #0]
 8007034:	4649      	mov	r1, r9
 8007036:	414b      	adcs	r3, r1
 8007038:	607b      	str	r3, [r7, #4]
 800703a:	f04f 0200 	mov.w	r2, #0
 800703e:	f04f 0300 	mov.w	r3, #0
 8007042:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007046:	4659      	mov	r1, fp
 8007048:	00cb      	lsls	r3, r1, #3
 800704a:	4651      	mov	r1, sl
 800704c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007050:	4651      	mov	r1, sl
 8007052:	00ca      	lsls	r2, r1, #3
 8007054:	4610      	mov	r0, r2
 8007056:	4619      	mov	r1, r3
 8007058:	4603      	mov	r3, r0
 800705a:	4642      	mov	r2, r8
 800705c:	189b      	adds	r3, r3, r2
 800705e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007060:	464b      	mov	r3, r9
 8007062:	460a      	mov	r2, r1
 8007064:	eb42 0303 	adc.w	r3, r2, r3
 8007068:	66fb      	str	r3, [r7, #108]	; 0x6c
 800706a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800706e:	685b      	ldr	r3, [r3, #4]
 8007070:	2200      	movs	r2, #0
 8007072:	663b      	str	r3, [r7, #96]	; 0x60
 8007074:	667a      	str	r2, [r7, #100]	; 0x64
 8007076:	f04f 0200 	mov.w	r2, #0
 800707a:	f04f 0300 	mov.w	r3, #0
 800707e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007082:	4649      	mov	r1, r9
 8007084:	008b      	lsls	r3, r1, #2
 8007086:	4641      	mov	r1, r8
 8007088:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800708c:	4641      	mov	r1, r8
 800708e:	008a      	lsls	r2, r1, #2
 8007090:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007094:	f7f9 fe08 	bl	8000ca8 <__aeabi_uldivmod>
 8007098:	4602      	mov	r2, r0
 800709a:	460b      	mov	r3, r1
 800709c:	4b0d      	ldr	r3, [pc, #52]	; (80070d4 <UART_SetConfig+0x4e4>)
 800709e:	fba3 1302 	umull	r1, r3, r3, r2
 80070a2:	095b      	lsrs	r3, r3, #5
 80070a4:	2164      	movs	r1, #100	; 0x64
 80070a6:	fb01 f303 	mul.w	r3, r1, r3
 80070aa:	1ad3      	subs	r3, r2, r3
 80070ac:	011b      	lsls	r3, r3, #4
 80070ae:	3332      	adds	r3, #50	; 0x32
 80070b0:	4a08      	ldr	r2, [pc, #32]	; (80070d4 <UART_SetConfig+0x4e4>)
 80070b2:	fba2 2303 	umull	r2, r3, r2, r3
 80070b6:	095b      	lsrs	r3, r3, #5
 80070b8:	f003 020f 	and.w	r2, r3, #15
 80070bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4422      	add	r2, r4
 80070c4:	609a      	str	r2, [r3, #8]
}
 80070c6:	bf00      	nop
 80070c8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80070cc:	46bd      	mov	sp, r7
 80070ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80070d2:	bf00      	nop
 80070d4:	51eb851f 	.word	0x51eb851f

080070d8 <__errno>:
 80070d8:	4b01      	ldr	r3, [pc, #4]	; (80070e0 <__errno+0x8>)
 80070da:	6818      	ldr	r0, [r3, #0]
 80070dc:	4770      	bx	lr
 80070de:	bf00      	nop
 80070e0:	2000000c 	.word	0x2000000c

080070e4 <__libc_init_array>:
 80070e4:	b570      	push	{r4, r5, r6, lr}
 80070e6:	4d0d      	ldr	r5, [pc, #52]	; (800711c <__libc_init_array+0x38>)
 80070e8:	4c0d      	ldr	r4, [pc, #52]	; (8007120 <__libc_init_array+0x3c>)
 80070ea:	1b64      	subs	r4, r4, r5
 80070ec:	10a4      	asrs	r4, r4, #2
 80070ee:	2600      	movs	r6, #0
 80070f0:	42a6      	cmp	r6, r4
 80070f2:	d109      	bne.n	8007108 <__libc_init_array+0x24>
 80070f4:	4d0b      	ldr	r5, [pc, #44]	; (8007124 <__libc_init_array+0x40>)
 80070f6:	4c0c      	ldr	r4, [pc, #48]	; (8007128 <__libc_init_array+0x44>)
 80070f8:	f005 fb40 	bl	800c77c <_init>
 80070fc:	1b64      	subs	r4, r4, r5
 80070fe:	10a4      	asrs	r4, r4, #2
 8007100:	2600      	movs	r6, #0
 8007102:	42a6      	cmp	r6, r4
 8007104:	d105      	bne.n	8007112 <__libc_init_array+0x2e>
 8007106:	bd70      	pop	{r4, r5, r6, pc}
 8007108:	f855 3b04 	ldr.w	r3, [r5], #4
 800710c:	4798      	blx	r3
 800710e:	3601      	adds	r6, #1
 8007110:	e7ee      	b.n	80070f0 <__libc_init_array+0xc>
 8007112:	f855 3b04 	ldr.w	r3, [r5], #4
 8007116:	4798      	blx	r3
 8007118:	3601      	adds	r6, #1
 800711a:	e7f2      	b.n	8007102 <__libc_init_array+0x1e>
 800711c:	0800cdc8 	.word	0x0800cdc8
 8007120:	0800cdc8 	.word	0x0800cdc8
 8007124:	0800cdc8 	.word	0x0800cdc8
 8007128:	0800cdcc 	.word	0x0800cdcc

0800712c <memset>:
 800712c:	4402      	add	r2, r0
 800712e:	4603      	mov	r3, r0
 8007130:	4293      	cmp	r3, r2
 8007132:	d100      	bne.n	8007136 <memset+0xa>
 8007134:	4770      	bx	lr
 8007136:	f803 1b01 	strb.w	r1, [r3], #1
 800713a:	e7f9      	b.n	8007130 <memset+0x4>

0800713c <__cvt>:
 800713c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007140:	ec55 4b10 	vmov	r4, r5, d0
 8007144:	2d00      	cmp	r5, #0
 8007146:	460e      	mov	r6, r1
 8007148:	4619      	mov	r1, r3
 800714a:	462b      	mov	r3, r5
 800714c:	bfbb      	ittet	lt
 800714e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007152:	461d      	movlt	r5, r3
 8007154:	2300      	movge	r3, #0
 8007156:	232d      	movlt	r3, #45	; 0x2d
 8007158:	700b      	strb	r3, [r1, #0]
 800715a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800715c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007160:	4691      	mov	r9, r2
 8007162:	f023 0820 	bic.w	r8, r3, #32
 8007166:	bfbc      	itt	lt
 8007168:	4622      	movlt	r2, r4
 800716a:	4614      	movlt	r4, r2
 800716c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007170:	d005      	beq.n	800717e <__cvt+0x42>
 8007172:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007176:	d100      	bne.n	800717a <__cvt+0x3e>
 8007178:	3601      	adds	r6, #1
 800717a:	2102      	movs	r1, #2
 800717c:	e000      	b.n	8007180 <__cvt+0x44>
 800717e:	2103      	movs	r1, #3
 8007180:	ab03      	add	r3, sp, #12
 8007182:	9301      	str	r3, [sp, #4]
 8007184:	ab02      	add	r3, sp, #8
 8007186:	9300      	str	r3, [sp, #0]
 8007188:	ec45 4b10 	vmov	d0, r4, r5
 800718c:	4653      	mov	r3, sl
 800718e:	4632      	mov	r2, r6
 8007190:	f001 fe56 	bl	8008e40 <_dtoa_r>
 8007194:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007198:	4607      	mov	r7, r0
 800719a:	d102      	bne.n	80071a2 <__cvt+0x66>
 800719c:	f019 0f01 	tst.w	r9, #1
 80071a0:	d022      	beq.n	80071e8 <__cvt+0xac>
 80071a2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80071a6:	eb07 0906 	add.w	r9, r7, r6
 80071aa:	d110      	bne.n	80071ce <__cvt+0x92>
 80071ac:	783b      	ldrb	r3, [r7, #0]
 80071ae:	2b30      	cmp	r3, #48	; 0x30
 80071b0:	d10a      	bne.n	80071c8 <__cvt+0x8c>
 80071b2:	2200      	movs	r2, #0
 80071b4:	2300      	movs	r3, #0
 80071b6:	4620      	mov	r0, r4
 80071b8:	4629      	mov	r1, r5
 80071ba:	f7f9 fc95 	bl	8000ae8 <__aeabi_dcmpeq>
 80071be:	b918      	cbnz	r0, 80071c8 <__cvt+0x8c>
 80071c0:	f1c6 0601 	rsb	r6, r6, #1
 80071c4:	f8ca 6000 	str.w	r6, [sl]
 80071c8:	f8da 3000 	ldr.w	r3, [sl]
 80071cc:	4499      	add	r9, r3
 80071ce:	2200      	movs	r2, #0
 80071d0:	2300      	movs	r3, #0
 80071d2:	4620      	mov	r0, r4
 80071d4:	4629      	mov	r1, r5
 80071d6:	f7f9 fc87 	bl	8000ae8 <__aeabi_dcmpeq>
 80071da:	b108      	cbz	r0, 80071e0 <__cvt+0xa4>
 80071dc:	f8cd 900c 	str.w	r9, [sp, #12]
 80071e0:	2230      	movs	r2, #48	; 0x30
 80071e2:	9b03      	ldr	r3, [sp, #12]
 80071e4:	454b      	cmp	r3, r9
 80071e6:	d307      	bcc.n	80071f8 <__cvt+0xbc>
 80071e8:	9b03      	ldr	r3, [sp, #12]
 80071ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80071ec:	1bdb      	subs	r3, r3, r7
 80071ee:	4638      	mov	r0, r7
 80071f0:	6013      	str	r3, [r2, #0]
 80071f2:	b004      	add	sp, #16
 80071f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071f8:	1c59      	adds	r1, r3, #1
 80071fa:	9103      	str	r1, [sp, #12]
 80071fc:	701a      	strb	r2, [r3, #0]
 80071fe:	e7f0      	b.n	80071e2 <__cvt+0xa6>

08007200 <__exponent>:
 8007200:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007202:	4603      	mov	r3, r0
 8007204:	2900      	cmp	r1, #0
 8007206:	bfb8      	it	lt
 8007208:	4249      	neglt	r1, r1
 800720a:	f803 2b02 	strb.w	r2, [r3], #2
 800720e:	bfb4      	ite	lt
 8007210:	222d      	movlt	r2, #45	; 0x2d
 8007212:	222b      	movge	r2, #43	; 0x2b
 8007214:	2909      	cmp	r1, #9
 8007216:	7042      	strb	r2, [r0, #1]
 8007218:	dd2a      	ble.n	8007270 <__exponent+0x70>
 800721a:	f10d 0407 	add.w	r4, sp, #7
 800721e:	46a4      	mov	ip, r4
 8007220:	270a      	movs	r7, #10
 8007222:	46a6      	mov	lr, r4
 8007224:	460a      	mov	r2, r1
 8007226:	fb91 f6f7 	sdiv	r6, r1, r7
 800722a:	fb07 1516 	mls	r5, r7, r6, r1
 800722e:	3530      	adds	r5, #48	; 0x30
 8007230:	2a63      	cmp	r2, #99	; 0x63
 8007232:	f104 34ff 	add.w	r4, r4, #4294967295
 8007236:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800723a:	4631      	mov	r1, r6
 800723c:	dcf1      	bgt.n	8007222 <__exponent+0x22>
 800723e:	3130      	adds	r1, #48	; 0x30
 8007240:	f1ae 0502 	sub.w	r5, lr, #2
 8007244:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007248:	1c44      	adds	r4, r0, #1
 800724a:	4629      	mov	r1, r5
 800724c:	4561      	cmp	r1, ip
 800724e:	d30a      	bcc.n	8007266 <__exponent+0x66>
 8007250:	f10d 0209 	add.w	r2, sp, #9
 8007254:	eba2 020e 	sub.w	r2, r2, lr
 8007258:	4565      	cmp	r5, ip
 800725a:	bf88      	it	hi
 800725c:	2200      	movhi	r2, #0
 800725e:	4413      	add	r3, r2
 8007260:	1a18      	subs	r0, r3, r0
 8007262:	b003      	add	sp, #12
 8007264:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007266:	f811 2b01 	ldrb.w	r2, [r1], #1
 800726a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800726e:	e7ed      	b.n	800724c <__exponent+0x4c>
 8007270:	2330      	movs	r3, #48	; 0x30
 8007272:	3130      	adds	r1, #48	; 0x30
 8007274:	7083      	strb	r3, [r0, #2]
 8007276:	70c1      	strb	r1, [r0, #3]
 8007278:	1d03      	adds	r3, r0, #4
 800727a:	e7f1      	b.n	8007260 <__exponent+0x60>

0800727c <_printf_float>:
 800727c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007280:	ed2d 8b02 	vpush	{d8}
 8007284:	b08d      	sub	sp, #52	; 0x34
 8007286:	460c      	mov	r4, r1
 8007288:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800728c:	4616      	mov	r6, r2
 800728e:	461f      	mov	r7, r3
 8007290:	4605      	mov	r5, r0
 8007292:	f002 ff33 	bl	800a0fc <_localeconv_r>
 8007296:	f8d0 a000 	ldr.w	sl, [r0]
 800729a:	4650      	mov	r0, sl
 800729c:	f7f8 ffa8 	bl	80001f0 <strlen>
 80072a0:	2300      	movs	r3, #0
 80072a2:	930a      	str	r3, [sp, #40]	; 0x28
 80072a4:	6823      	ldr	r3, [r4, #0]
 80072a6:	9305      	str	r3, [sp, #20]
 80072a8:	f8d8 3000 	ldr.w	r3, [r8]
 80072ac:	f894 b018 	ldrb.w	fp, [r4, #24]
 80072b0:	3307      	adds	r3, #7
 80072b2:	f023 0307 	bic.w	r3, r3, #7
 80072b6:	f103 0208 	add.w	r2, r3, #8
 80072ba:	f8c8 2000 	str.w	r2, [r8]
 80072be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072c2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80072c6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80072ca:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80072ce:	9307      	str	r3, [sp, #28]
 80072d0:	f8cd 8018 	str.w	r8, [sp, #24]
 80072d4:	ee08 0a10 	vmov	s16, r0
 80072d8:	4b9f      	ldr	r3, [pc, #636]	; (8007558 <_printf_float+0x2dc>)
 80072da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80072de:	f04f 32ff 	mov.w	r2, #4294967295
 80072e2:	f7f9 fc33 	bl	8000b4c <__aeabi_dcmpun>
 80072e6:	bb88      	cbnz	r0, 800734c <_printf_float+0xd0>
 80072e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80072ec:	4b9a      	ldr	r3, [pc, #616]	; (8007558 <_printf_float+0x2dc>)
 80072ee:	f04f 32ff 	mov.w	r2, #4294967295
 80072f2:	f7f9 fc0d 	bl	8000b10 <__aeabi_dcmple>
 80072f6:	bb48      	cbnz	r0, 800734c <_printf_float+0xd0>
 80072f8:	2200      	movs	r2, #0
 80072fa:	2300      	movs	r3, #0
 80072fc:	4640      	mov	r0, r8
 80072fe:	4649      	mov	r1, r9
 8007300:	f7f9 fbfc 	bl	8000afc <__aeabi_dcmplt>
 8007304:	b110      	cbz	r0, 800730c <_printf_float+0x90>
 8007306:	232d      	movs	r3, #45	; 0x2d
 8007308:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800730c:	4b93      	ldr	r3, [pc, #588]	; (800755c <_printf_float+0x2e0>)
 800730e:	4894      	ldr	r0, [pc, #592]	; (8007560 <_printf_float+0x2e4>)
 8007310:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007314:	bf94      	ite	ls
 8007316:	4698      	movls	r8, r3
 8007318:	4680      	movhi	r8, r0
 800731a:	2303      	movs	r3, #3
 800731c:	6123      	str	r3, [r4, #16]
 800731e:	9b05      	ldr	r3, [sp, #20]
 8007320:	f023 0204 	bic.w	r2, r3, #4
 8007324:	6022      	str	r2, [r4, #0]
 8007326:	f04f 0900 	mov.w	r9, #0
 800732a:	9700      	str	r7, [sp, #0]
 800732c:	4633      	mov	r3, r6
 800732e:	aa0b      	add	r2, sp, #44	; 0x2c
 8007330:	4621      	mov	r1, r4
 8007332:	4628      	mov	r0, r5
 8007334:	f000 f9d8 	bl	80076e8 <_printf_common>
 8007338:	3001      	adds	r0, #1
 800733a:	f040 8090 	bne.w	800745e <_printf_float+0x1e2>
 800733e:	f04f 30ff 	mov.w	r0, #4294967295
 8007342:	b00d      	add	sp, #52	; 0x34
 8007344:	ecbd 8b02 	vpop	{d8}
 8007348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800734c:	4642      	mov	r2, r8
 800734e:	464b      	mov	r3, r9
 8007350:	4640      	mov	r0, r8
 8007352:	4649      	mov	r1, r9
 8007354:	f7f9 fbfa 	bl	8000b4c <__aeabi_dcmpun>
 8007358:	b140      	cbz	r0, 800736c <_printf_float+0xf0>
 800735a:	464b      	mov	r3, r9
 800735c:	2b00      	cmp	r3, #0
 800735e:	bfbc      	itt	lt
 8007360:	232d      	movlt	r3, #45	; 0x2d
 8007362:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007366:	487f      	ldr	r0, [pc, #508]	; (8007564 <_printf_float+0x2e8>)
 8007368:	4b7f      	ldr	r3, [pc, #508]	; (8007568 <_printf_float+0x2ec>)
 800736a:	e7d1      	b.n	8007310 <_printf_float+0x94>
 800736c:	6863      	ldr	r3, [r4, #4]
 800736e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007372:	9206      	str	r2, [sp, #24]
 8007374:	1c5a      	adds	r2, r3, #1
 8007376:	d13f      	bne.n	80073f8 <_printf_float+0x17c>
 8007378:	2306      	movs	r3, #6
 800737a:	6063      	str	r3, [r4, #4]
 800737c:	9b05      	ldr	r3, [sp, #20]
 800737e:	6861      	ldr	r1, [r4, #4]
 8007380:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007384:	2300      	movs	r3, #0
 8007386:	9303      	str	r3, [sp, #12]
 8007388:	ab0a      	add	r3, sp, #40	; 0x28
 800738a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800738e:	ab09      	add	r3, sp, #36	; 0x24
 8007390:	ec49 8b10 	vmov	d0, r8, r9
 8007394:	9300      	str	r3, [sp, #0]
 8007396:	6022      	str	r2, [r4, #0]
 8007398:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800739c:	4628      	mov	r0, r5
 800739e:	f7ff fecd 	bl	800713c <__cvt>
 80073a2:	9b06      	ldr	r3, [sp, #24]
 80073a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80073a6:	2b47      	cmp	r3, #71	; 0x47
 80073a8:	4680      	mov	r8, r0
 80073aa:	d108      	bne.n	80073be <_printf_float+0x142>
 80073ac:	1cc8      	adds	r0, r1, #3
 80073ae:	db02      	blt.n	80073b6 <_printf_float+0x13a>
 80073b0:	6863      	ldr	r3, [r4, #4]
 80073b2:	4299      	cmp	r1, r3
 80073b4:	dd41      	ble.n	800743a <_printf_float+0x1be>
 80073b6:	f1ab 0b02 	sub.w	fp, fp, #2
 80073ba:	fa5f fb8b 	uxtb.w	fp, fp
 80073be:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80073c2:	d820      	bhi.n	8007406 <_printf_float+0x18a>
 80073c4:	3901      	subs	r1, #1
 80073c6:	465a      	mov	r2, fp
 80073c8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80073cc:	9109      	str	r1, [sp, #36]	; 0x24
 80073ce:	f7ff ff17 	bl	8007200 <__exponent>
 80073d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80073d4:	1813      	adds	r3, r2, r0
 80073d6:	2a01      	cmp	r2, #1
 80073d8:	4681      	mov	r9, r0
 80073da:	6123      	str	r3, [r4, #16]
 80073dc:	dc02      	bgt.n	80073e4 <_printf_float+0x168>
 80073de:	6822      	ldr	r2, [r4, #0]
 80073e0:	07d2      	lsls	r2, r2, #31
 80073e2:	d501      	bpl.n	80073e8 <_printf_float+0x16c>
 80073e4:	3301      	adds	r3, #1
 80073e6:	6123      	str	r3, [r4, #16]
 80073e8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d09c      	beq.n	800732a <_printf_float+0xae>
 80073f0:	232d      	movs	r3, #45	; 0x2d
 80073f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80073f6:	e798      	b.n	800732a <_printf_float+0xae>
 80073f8:	9a06      	ldr	r2, [sp, #24]
 80073fa:	2a47      	cmp	r2, #71	; 0x47
 80073fc:	d1be      	bne.n	800737c <_printf_float+0x100>
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d1bc      	bne.n	800737c <_printf_float+0x100>
 8007402:	2301      	movs	r3, #1
 8007404:	e7b9      	b.n	800737a <_printf_float+0xfe>
 8007406:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800740a:	d118      	bne.n	800743e <_printf_float+0x1c2>
 800740c:	2900      	cmp	r1, #0
 800740e:	6863      	ldr	r3, [r4, #4]
 8007410:	dd0b      	ble.n	800742a <_printf_float+0x1ae>
 8007412:	6121      	str	r1, [r4, #16]
 8007414:	b913      	cbnz	r3, 800741c <_printf_float+0x1a0>
 8007416:	6822      	ldr	r2, [r4, #0]
 8007418:	07d0      	lsls	r0, r2, #31
 800741a:	d502      	bpl.n	8007422 <_printf_float+0x1a6>
 800741c:	3301      	adds	r3, #1
 800741e:	440b      	add	r3, r1
 8007420:	6123      	str	r3, [r4, #16]
 8007422:	65a1      	str	r1, [r4, #88]	; 0x58
 8007424:	f04f 0900 	mov.w	r9, #0
 8007428:	e7de      	b.n	80073e8 <_printf_float+0x16c>
 800742a:	b913      	cbnz	r3, 8007432 <_printf_float+0x1b6>
 800742c:	6822      	ldr	r2, [r4, #0]
 800742e:	07d2      	lsls	r2, r2, #31
 8007430:	d501      	bpl.n	8007436 <_printf_float+0x1ba>
 8007432:	3302      	adds	r3, #2
 8007434:	e7f4      	b.n	8007420 <_printf_float+0x1a4>
 8007436:	2301      	movs	r3, #1
 8007438:	e7f2      	b.n	8007420 <_printf_float+0x1a4>
 800743a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800743e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007440:	4299      	cmp	r1, r3
 8007442:	db05      	blt.n	8007450 <_printf_float+0x1d4>
 8007444:	6823      	ldr	r3, [r4, #0]
 8007446:	6121      	str	r1, [r4, #16]
 8007448:	07d8      	lsls	r0, r3, #31
 800744a:	d5ea      	bpl.n	8007422 <_printf_float+0x1a6>
 800744c:	1c4b      	adds	r3, r1, #1
 800744e:	e7e7      	b.n	8007420 <_printf_float+0x1a4>
 8007450:	2900      	cmp	r1, #0
 8007452:	bfd4      	ite	le
 8007454:	f1c1 0202 	rsble	r2, r1, #2
 8007458:	2201      	movgt	r2, #1
 800745a:	4413      	add	r3, r2
 800745c:	e7e0      	b.n	8007420 <_printf_float+0x1a4>
 800745e:	6823      	ldr	r3, [r4, #0]
 8007460:	055a      	lsls	r2, r3, #21
 8007462:	d407      	bmi.n	8007474 <_printf_float+0x1f8>
 8007464:	6923      	ldr	r3, [r4, #16]
 8007466:	4642      	mov	r2, r8
 8007468:	4631      	mov	r1, r6
 800746a:	4628      	mov	r0, r5
 800746c:	47b8      	blx	r7
 800746e:	3001      	adds	r0, #1
 8007470:	d12c      	bne.n	80074cc <_printf_float+0x250>
 8007472:	e764      	b.n	800733e <_printf_float+0xc2>
 8007474:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007478:	f240 80e0 	bls.w	800763c <_printf_float+0x3c0>
 800747c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007480:	2200      	movs	r2, #0
 8007482:	2300      	movs	r3, #0
 8007484:	f7f9 fb30 	bl	8000ae8 <__aeabi_dcmpeq>
 8007488:	2800      	cmp	r0, #0
 800748a:	d034      	beq.n	80074f6 <_printf_float+0x27a>
 800748c:	4a37      	ldr	r2, [pc, #220]	; (800756c <_printf_float+0x2f0>)
 800748e:	2301      	movs	r3, #1
 8007490:	4631      	mov	r1, r6
 8007492:	4628      	mov	r0, r5
 8007494:	47b8      	blx	r7
 8007496:	3001      	adds	r0, #1
 8007498:	f43f af51 	beq.w	800733e <_printf_float+0xc2>
 800749c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80074a0:	429a      	cmp	r2, r3
 80074a2:	db02      	blt.n	80074aa <_printf_float+0x22e>
 80074a4:	6823      	ldr	r3, [r4, #0]
 80074a6:	07d8      	lsls	r0, r3, #31
 80074a8:	d510      	bpl.n	80074cc <_printf_float+0x250>
 80074aa:	ee18 3a10 	vmov	r3, s16
 80074ae:	4652      	mov	r2, sl
 80074b0:	4631      	mov	r1, r6
 80074b2:	4628      	mov	r0, r5
 80074b4:	47b8      	blx	r7
 80074b6:	3001      	adds	r0, #1
 80074b8:	f43f af41 	beq.w	800733e <_printf_float+0xc2>
 80074bc:	f04f 0800 	mov.w	r8, #0
 80074c0:	f104 091a 	add.w	r9, r4, #26
 80074c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074c6:	3b01      	subs	r3, #1
 80074c8:	4543      	cmp	r3, r8
 80074ca:	dc09      	bgt.n	80074e0 <_printf_float+0x264>
 80074cc:	6823      	ldr	r3, [r4, #0]
 80074ce:	079b      	lsls	r3, r3, #30
 80074d0:	f100 8105 	bmi.w	80076de <_printf_float+0x462>
 80074d4:	68e0      	ldr	r0, [r4, #12]
 80074d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074d8:	4298      	cmp	r0, r3
 80074da:	bfb8      	it	lt
 80074dc:	4618      	movlt	r0, r3
 80074de:	e730      	b.n	8007342 <_printf_float+0xc6>
 80074e0:	2301      	movs	r3, #1
 80074e2:	464a      	mov	r2, r9
 80074e4:	4631      	mov	r1, r6
 80074e6:	4628      	mov	r0, r5
 80074e8:	47b8      	blx	r7
 80074ea:	3001      	adds	r0, #1
 80074ec:	f43f af27 	beq.w	800733e <_printf_float+0xc2>
 80074f0:	f108 0801 	add.w	r8, r8, #1
 80074f4:	e7e6      	b.n	80074c4 <_printf_float+0x248>
 80074f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	dc39      	bgt.n	8007570 <_printf_float+0x2f4>
 80074fc:	4a1b      	ldr	r2, [pc, #108]	; (800756c <_printf_float+0x2f0>)
 80074fe:	2301      	movs	r3, #1
 8007500:	4631      	mov	r1, r6
 8007502:	4628      	mov	r0, r5
 8007504:	47b8      	blx	r7
 8007506:	3001      	adds	r0, #1
 8007508:	f43f af19 	beq.w	800733e <_printf_float+0xc2>
 800750c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007510:	4313      	orrs	r3, r2
 8007512:	d102      	bne.n	800751a <_printf_float+0x29e>
 8007514:	6823      	ldr	r3, [r4, #0]
 8007516:	07d9      	lsls	r1, r3, #31
 8007518:	d5d8      	bpl.n	80074cc <_printf_float+0x250>
 800751a:	ee18 3a10 	vmov	r3, s16
 800751e:	4652      	mov	r2, sl
 8007520:	4631      	mov	r1, r6
 8007522:	4628      	mov	r0, r5
 8007524:	47b8      	blx	r7
 8007526:	3001      	adds	r0, #1
 8007528:	f43f af09 	beq.w	800733e <_printf_float+0xc2>
 800752c:	f04f 0900 	mov.w	r9, #0
 8007530:	f104 0a1a 	add.w	sl, r4, #26
 8007534:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007536:	425b      	negs	r3, r3
 8007538:	454b      	cmp	r3, r9
 800753a:	dc01      	bgt.n	8007540 <_printf_float+0x2c4>
 800753c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800753e:	e792      	b.n	8007466 <_printf_float+0x1ea>
 8007540:	2301      	movs	r3, #1
 8007542:	4652      	mov	r2, sl
 8007544:	4631      	mov	r1, r6
 8007546:	4628      	mov	r0, r5
 8007548:	47b8      	blx	r7
 800754a:	3001      	adds	r0, #1
 800754c:	f43f aef7 	beq.w	800733e <_printf_float+0xc2>
 8007550:	f109 0901 	add.w	r9, r9, #1
 8007554:	e7ee      	b.n	8007534 <_printf_float+0x2b8>
 8007556:	bf00      	nop
 8007558:	7fefffff 	.word	0x7fefffff
 800755c:	0800c894 	.word	0x0800c894
 8007560:	0800c898 	.word	0x0800c898
 8007564:	0800c8a0 	.word	0x0800c8a0
 8007568:	0800c89c 	.word	0x0800c89c
 800756c:	0800cc99 	.word	0x0800cc99
 8007570:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007572:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007574:	429a      	cmp	r2, r3
 8007576:	bfa8      	it	ge
 8007578:	461a      	movge	r2, r3
 800757a:	2a00      	cmp	r2, #0
 800757c:	4691      	mov	r9, r2
 800757e:	dc37      	bgt.n	80075f0 <_printf_float+0x374>
 8007580:	f04f 0b00 	mov.w	fp, #0
 8007584:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007588:	f104 021a 	add.w	r2, r4, #26
 800758c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800758e:	9305      	str	r3, [sp, #20]
 8007590:	eba3 0309 	sub.w	r3, r3, r9
 8007594:	455b      	cmp	r3, fp
 8007596:	dc33      	bgt.n	8007600 <_printf_float+0x384>
 8007598:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800759c:	429a      	cmp	r2, r3
 800759e:	db3b      	blt.n	8007618 <_printf_float+0x39c>
 80075a0:	6823      	ldr	r3, [r4, #0]
 80075a2:	07da      	lsls	r2, r3, #31
 80075a4:	d438      	bmi.n	8007618 <_printf_float+0x39c>
 80075a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075a8:	9a05      	ldr	r2, [sp, #20]
 80075aa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80075ac:	1a9a      	subs	r2, r3, r2
 80075ae:	eba3 0901 	sub.w	r9, r3, r1
 80075b2:	4591      	cmp	r9, r2
 80075b4:	bfa8      	it	ge
 80075b6:	4691      	movge	r9, r2
 80075b8:	f1b9 0f00 	cmp.w	r9, #0
 80075bc:	dc35      	bgt.n	800762a <_printf_float+0x3ae>
 80075be:	f04f 0800 	mov.w	r8, #0
 80075c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80075c6:	f104 0a1a 	add.w	sl, r4, #26
 80075ca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80075ce:	1a9b      	subs	r3, r3, r2
 80075d0:	eba3 0309 	sub.w	r3, r3, r9
 80075d4:	4543      	cmp	r3, r8
 80075d6:	f77f af79 	ble.w	80074cc <_printf_float+0x250>
 80075da:	2301      	movs	r3, #1
 80075dc:	4652      	mov	r2, sl
 80075de:	4631      	mov	r1, r6
 80075e0:	4628      	mov	r0, r5
 80075e2:	47b8      	blx	r7
 80075e4:	3001      	adds	r0, #1
 80075e6:	f43f aeaa 	beq.w	800733e <_printf_float+0xc2>
 80075ea:	f108 0801 	add.w	r8, r8, #1
 80075ee:	e7ec      	b.n	80075ca <_printf_float+0x34e>
 80075f0:	4613      	mov	r3, r2
 80075f2:	4631      	mov	r1, r6
 80075f4:	4642      	mov	r2, r8
 80075f6:	4628      	mov	r0, r5
 80075f8:	47b8      	blx	r7
 80075fa:	3001      	adds	r0, #1
 80075fc:	d1c0      	bne.n	8007580 <_printf_float+0x304>
 80075fe:	e69e      	b.n	800733e <_printf_float+0xc2>
 8007600:	2301      	movs	r3, #1
 8007602:	4631      	mov	r1, r6
 8007604:	4628      	mov	r0, r5
 8007606:	9205      	str	r2, [sp, #20]
 8007608:	47b8      	blx	r7
 800760a:	3001      	adds	r0, #1
 800760c:	f43f ae97 	beq.w	800733e <_printf_float+0xc2>
 8007610:	9a05      	ldr	r2, [sp, #20]
 8007612:	f10b 0b01 	add.w	fp, fp, #1
 8007616:	e7b9      	b.n	800758c <_printf_float+0x310>
 8007618:	ee18 3a10 	vmov	r3, s16
 800761c:	4652      	mov	r2, sl
 800761e:	4631      	mov	r1, r6
 8007620:	4628      	mov	r0, r5
 8007622:	47b8      	blx	r7
 8007624:	3001      	adds	r0, #1
 8007626:	d1be      	bne.n	80075a6 <_printf_float+0x32a>
 8007628:	e689      	b.n	800733e <_printf_float+0xc2>
 800762a:	9a05      	ldr	r2, [sp, #20]
 800762c:	464b      	mov	r3, r9
 800762e:	4442      	add	r2, r8
 8007630:	4631      	mov	r1, r6
 8007632:	4628      	mov	r0, r5
 8007634:	47b8      	blx	r7
 8007636:	3001      	adds	r0, #1
 8007638:	d1c1      	bne.n	80075be <_printf_float+0x342>
 800763a:	e680      	b.n	800733e <_printf_float+0xc2>
 800763c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800763e:	2a01      	cmp	r2, #1
 8007640:	dc01      	bgt.n	8007646 <_printf_float+0x3ca>
 8007642:	07db      	lsls	r3, r3, #31
 8007644:	d538      	bpl.n	80076b8 <_printf_float+0x43c>
 8007646:	2301      	movs	r3, #1
 8007648:	4642      	mov	r2, r8
 800764a:	4631      	mov	r1, r6
 800764c:	4628      	mov	r0, r5
 800764e:	47b8      	blx	r7
 8007650:	3001      	adds	r0, #1
 8007652:	f43f ae74 	beq.w	800733e <_printf_float+0xc2>
 8007656:	ee18 3a10 	vmov	r3, s16
 800765a:	4652      	mov	r2, sl
 800765c:	4631      	mov	r1, r6
 800765e:	4628      	mov	r0, r5
 8007660:	47b8      	blx	r7
 8007662:	3001      	adds	r0, #1
 8007664:	f43f ae6b 	beq.w	800733e <_printf_float+0xc2>
 8007668:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800766c:	2200      	movs	r2, #0
 800766e:	2300      	movs	r3, #0
 8007670:	f7f9 fa3a 	bl	8000ae8 <__aeabi_dcmpeq>
 8007674:	b9d8      	cbnz	r0, 80076ae <_printf_float+0x432>
 8007676:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007678:	f108 0201 	add.w	r2, r8, #1
 800767c:	3b01      	subs	r3, #1
 800767e:	4631      	mov	r1, r6
 8007680:	4628      	mov	r0, r5
 8007682:	47b8      	blx	r7
 8007684:	3001      	adds	r0, #1
 8007686:	d10e      	bne.n	80076a6 <_printf_float+0x42a>
 8007688:	e659      	b.n	800733e <_printf_float+0xc2>
 800768a:	2301      	movs	r3, #1
 800768c:	4652      	mov	r2, sl
 800768e:	4631      	mov	r1, r6
 8007690:	4628      	mov	r0, r5
 8007692:	47b8      	blx	r7
 8007694:	3001      	adds	r0, #1
 8007696:	f43f ae52 	beq.w	800733e <_printf_float+0xc2>
 800769a:	f108 0801 	add.w	r8, r8, #1
 800769e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076a0:	3b01      	subs	r3, #1
 80076a2:	4543      	cmp	r3, r8
 80076a4:	dcf1      	bgt.n	800768a <_printf_float+0x40e>
 80076a6:	464b      	mov	r3, r9
 80076a8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80076ac:	e6dc      	b.n	8007468 <_printf_float+0x1ec>
 80076ae:	f04f 0800 	mov.w	r8, #0
 80076b2:	f104 0a1a 	add.w	sl, r4, #26
 80076b6:	e7f2      	b.n	800769e <_printf_float+0x422>
 80076b8:	2301      	movs	r3, #1
 80076ba:	4642      	mov	r2, r8
 80076bc:	e7df      	b.n	800767e <_printf_float+0x402>
 80076be:	2301      	movs	r3, #1
 80076c0:	464a      	mov	r2, r9
 80076c2:	4631      	mov	r1, r6
 80076c4:	4628      	mov	r0, r5
 80076c6:	47b8      	blx	r7
 80076c8:	3001      	adds	r0, #1
 80076ca:	f43f ae38 	beq.w	800733e <_printf_float+0xc2>
 80076ce:	f108 0801 	add.w	r8, r8, #1
 80076d2:	68e3      	ldr	r3, [r4, #12]
 80076d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80076d6:	1a5b      	subs	r3, r3, r1
 80076d8:	4543      	cmp	r3, r8
 80076da:	dcf0      	bgt.n	80076be <_printf_float+0x442>
 80076dc:	e6fa      	b.n	80074d4 <_printf_float+0x258>
 80076de:	f04f 0800 	mov.w	r8, #0
 80076e2:	f104 0919 	add.w	r9, r4, #25
 80076e6:	e7f4      	b.n	80076d2 <_printf_float+0x456>

080076e8 <_printf_common>:
 80076e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076ec:	4616      	mov	r6, r2
 80076ee:	4699      	mov	r9, r3
 80076f0:	688a      	ldr	r2, [r1, #8]
 80076f2:	690b      	ldr	r3, [r1, #16]
 80076f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80076f8:	4293      	cmp	r3, r2
 80076fa:	bfb8      	it	lt
 80076fc:	4613      	movlt	r3, r2
 80076fe:	6033      	str	r3, [r6, #0]
 8007700:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007704:	4607      	mov	r7, r0
 8007706:	460c      	mov	r4, r1
 8007708:	b10a      	cbz	r2, 800770e <_printf_common+0x26>
 800770a:	3301      	adds	r3, #1
 800770c:	6033      	str	r3, [r6, #0]
 800770e:	6823      	ldr	r3, [r4, #0]
 8007710:	0699      	lsls	r1, r3, #26
 8007712:	bf42      	ittt	mi
 8007714:	6833      	ldrmi	r3, [r6, #0]
 8007716:	3302      	addmi	r3, #2
 8007718:	6033      	strmi	r3, [r6, #0]
 800771a:	6825      	ldr	r5, [r4, #0]
 800771c:	f015 0506 	ands.w	r5, r5, #6
 8007720:	d106      	bne.n	8007730 <_printf_common+0x48>
 8007722:	f104 0a19 	add.w	sl, r4, #25
 8007726:	68e3      	ldr	r3, [r4, #12]
 8007728:	6832      	ldr	r2, [r6, #0]
 800772a:	1a9b      	subs	r3, r3, r2
 800772c:	42ab      	cmp	r3, r5
 800772e:	dc26      	bgt.n	800777e <_printf_common+0x96>
 8007730:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007734:	1e13      	subs	r3, r2, #0
 8007736:	6822      	ldr	r2, [r4, #0]
 8007738:	bf18      	it	ne
 800773a:	2301      	movne	r3, #1
 800773c:	0692      	lsls	r2, r2, #26
 800773e:	d42b      	bmi.n	8007798 <_printf_common+0xb0>
 8007740:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007744:	4649      	mov	r1, r9
 8007746:	4638      	mov	r0, r7
 8007748:	47c0      	blx	r8
 800774a:	3001      	adds	r0, #1
 800774c:	d01e      	beq.n	800778c <_printf_common+0xa4>
 800774e:	6823      	ldr	r3, [r4, #0]
 8007750:	68e5      	ldr	r5, [r4, #12]
 8007752:	6832      	ldr	r2, [r6, #0]
 8007754:	f003 0306 	and.w	r3, r3, #6
 8007758:	2b04      	cmp	r3, #4
 800775a:	bf08      	it	eq
 800775c:	1aad      	subeq	r5, r5, r2
 800775e:	68a3      	ldr	r3, [r4, #8]
 8007760:	6922      	ldr	r2, [r4, #16]
 8007762:	bf0c      	ite	eq
 8007764:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007768:	2500      	movne	r5, #0
 800776a:	4293      	cmp	r3, r2
 800776c:	bfc4      	itt	gt
 800776e:	1a9b      	subgt	r3, r3, r2
 8007770:	18ed      	addgt	r5, r5, r3
 8007772:	2600      	movs	r6, #0
 8007774:	341a      	adds	r4, #26
 8007776:	42b5      	cmp	r5, r6
 8007778:	d11a      	bne.n	80077b0 <_printf_common+0xc8>
 800777a:	2000      	movs	r0, #0
 800777c:	e008      	b.n	8007790 <_printf_common+0xa8>
 800777e:	2301      	movs	r3, #1
 8007780:	4652      	mov	r2, sl
 8007782:	4649      	mov	r1, r9
 8007784:	4638      	mov	r0, r7
 8007786:	47c0      	blx	r8
 8007788:	3001      	adds	r0, #1
 800778a:	d103      	bne.n	8007794 <_printf_common+0xac>
 800778c:	f04f 30ff 	mov.w	r0, #4294967295
 8007790:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007794:	3501      	adds	r5, #1
 8007796:	e7c6      	b.n	8007726 <_printf_common+0x3e>
 8007798:	18e1      	adds	r1, r4, r3
 800779a:	1c5a      	adds	r2, r3, #1
 800779c:	2030      	movs	r0, #48	; 0x30
 800779e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80077a2:	4422      	add	r2, r4
 80077a4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80077a8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80077ac:	3302      	adds	r3, #2
 80077ae:	e7c7      	b.n	8007740 <_printf_common+0x58>
 80077b0:	2301      	movs	r3, #1
 80077b2:	4622      	mov	r2, r4
 80077b4:	4649      	mov	r1, r9
 80077b6:	4638      	mov	r0, r7
 80077b8:	47c0      	blx	r8
 80077ba:	3001      	adds	r0, #1
 80077bc:	d0e6      	beq.n	800778c <_printf_common+0xa4>
 80077be:	3601      	adds	r6, #1
 80077c0:	e7d9      	b.n	8007776 <_printf_common+0x8e>
	...

080077c4 <_printf_i>:
 80077c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077c8:	7e0f      	ldrb	r7, [r1, #24]
 80077ca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80077cc:	2f78      	cmp	r7, #120	; 0x78
 80077ce:	4691      	mov	r9, r2
 80077d0:	4680      	mov	r8, r0
 80077d2:	460c      	mov	r4, r1
 80077d4:	469a      	mov	sl, r3
 80077d6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80077da:	d807      	bhi.n	80077ec <_printf_i+0x28>
 80077dc:	2f62      	cmp	r7, #98	; 0x62
 80077de:	d80a      	bhi.n	80077f6 <_printf_i+0x32>
 80077e0:	2f00      	cmp	r7, #0
 80077e2:	f000 80d8 	beq.w	8007996 <_printf_i+0x1d2>
 80077e6:	2f58      	cmp	r7, #88	; 0x58
 80077e8:	f000 80a3 	beq.w	8007932 <_printf_i+0x16e>
 80077ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80077f0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80077f4:	e03a      	b.n	800786c <_printf_i+0xa8>
 80077f6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80077fa:	2b15      	cmp	r3, #21
 80077fc:	d8f6      	bhi.n	80077ec <_printf_i+0x28>
 80077fe:	a101      	add	r1, pc, #4	; (adr r1, 8007804 <_printf_i+0x40>)
 8007800:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007804:	0800785d 	.word	0x0800785d
 8007808:	08007871 	.word	0x08007871
 800780c:	080077ed 	.word	0x080077ed
 8007810:	080077ed 	.word	0x080077ed
 8007814:	080077ed 	.word	0x080077ed
 8007818:	080077ed 	.word	0x080077ed
 800781c:	08007871 	.word	0x08007871
 8007820:	080077ed 	.word	0x080077ed
 8007824:	080077ed 	.word	0x080077ed
 8007828:	080077ed 	.word	0x080077ed
 800782c:	080077ed 	.word	0x080077ed
 8007830:	0800797d 	.word	0x0800797d
 8007834:	080078a1 	.word	0x080078a1
 8007838:	0800795f 	.word	0x0800795f
 800783c:	080077ed 	.word	0x080077ed
 8007840:	080077ed 	.word	0x080077ed
 8007844:	0800799f 	.word	0x0800799f
 8007848:	080077ed 	.word	0x080077ed
 800784c:	080078a1 	.word	0x080078a1
 8007850:	080077ed 	.word	0x080077ed
 8007854:	080077ed 	.word	0x080077ed
 8007858:	08007967 	.word	0x08007967
 800785c:	682b      	ldr	r3, [r5, #0]
 800785e:	1d1a      	adds	r2, r3, #4
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	602a      	str	r2, [r5, #0]
 8007864:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007868:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800786c:	2301      	movs	r3, #1
 800786e:	e0a3      	b.n	80079b8 <_printf_i+0x1f4>
 8007870:	6820      	ldr	r0, [r4, #0]
 8007872:	6829      	ldr	r1, [r5, #0]
 8007874:	0606      	lsls	r6, r0, #24
 8007876:	f101 0304 	add.w	r3, r1, #4
 800787a:	d50a      	bpl.n	8007892 <_printf_i+0xce>
 800787c:	680e      	ldr	r6, [r1, #0]
 800787e:	602b      	str	r3, [r5, #0]
 8007880:	2e00      	cmp	r6, #0
 8007882:	da03      	bge.n	800788c <_printf_i+0xc8>
 8007884:	232d      	movs	r3, #45	; 0x2d
 8007886:	4276      	negs	r6, r6
 8007888:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800788c:	485e      	ldr	r0, [pc, #376]	; (8007a08 <_printf_i+0x244>)
 800788e:	230a      	movs	r3, #10
 8007890:	e019      	b.n	80078c6 <_printf_i+0x102>
 8007892:	680e      	ldr	r6, [r1, #0]
 8007894:	602b      	str	r3, [r5, #0]
 8007896:	f010 0f40 	tst.w	r0, #64	; 0x40
 800789a:	bf18      	it	ne
 800789c:	b236      	sxthne	r6, r6
 800789e:	e7ef      	b.n	8007880 <_printf_i+0xbc>
 80078a0:	682b      	ldr	r3, [r5, #0]
 80078a2:	6820      	ldr	r0, [r4, #0]
 80078a4:	1d19      	adds	r1, r3, #4
 80078a6:	6029      	str	r1, [r5, #0]
 80078a8:	0601      	lsls	r1, r0, #24
 80078aa:	d501      	bpl.n	80078b0 <_printf_i+0xec>
 80078ac:	681e      	ldr	r6, [r3, #0]
 80078ae:	e002      	b.n	80078b6 <_printf_i+0xf2>
 80078b0:	0646      	lsls	r6, r0, #25
 80078b2:	d5fb      	bpl.n	80078ac <_printf_i+0xe8>
 80078b4:	881e      	ldrh	r6, [r3, #0]
 80078b6:	4854      	ldr	r0, [pc, #336]	; (8007a08 <_printf_i+0x244>)
 80078b8:	2f6f      	cmp	r7, #111	; 0x6f
 80078ba:	bf0c      	ite	eq
 80078bc:	2308      	moveq	r3, #8
 80078be:	230a      	movne	r3, #10
 80078c0:	2100      	movs	r1, #0
 80078c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80078c6:	6865      	ldr	r5, [r4, #4]
 80078c8:	60a5      	str	r5, [r4, #8]
 80078ca:	2d00      	cmp	r5, #0
 80078cc:	bfa2      	ittt	ge
 80078ce:	6821      	ldrge	r1, [r4, #0]
 80078d0:	f021 0104 	bicge.w	r1, r1, #4
 80078d4:	6021      	strge	r1, [r4, #0]
 80078d6:	b90e      	cbnz	r6, 80078dc <_printf_i+0x118>
 80078d8:	2d00      	cmp	r5, #0
 80078da:	d04d      	beq.n	8007978 <_printf_i+0x1b4>
 80078dc:	4615      	mov	r5, r2
 80078de:	fbb6 f1f3 	udiv	r1, r6, r3
 80078e2:	fb03 6711 	mls	r7, r3, r1, r6
 80078e6:	5dc7      	ldrb	r7, [r0, r7]
 80078e8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80078ec:	4637      	mov	r7, r6
 80078ee:	42bb      	cmp	r3, r7
 80078f0:	460e      	mov	r6, r1
 80078f2:	d9f4      	bls.n	80078de <_printf_i+0x11a>
 80078f4:	2b08      	cmp	r3, #8
 80078f6:	d10b      	bne.n	8007910 <_printf_i+0x14c>
 80078f8:	6823      	ldr	r3, [r4, #0]
 80078fa:	07de      	lsls	r6, r3, #31
 80078fc:	d508      	bpl.n	8007910 <_printf_i+0x14c>
 80078fe:	6923      	ldr	r3, [r4, #16]
 8007900:	6861      	ldr	r1, [r4, #4]
 8007902:	4299      	cmp	r1, r3
 8007904:	bfde      	ittt	le
 8007906:	2330      	movle	r3, #48	; 0x30
 8007908:	f805 3c01 	strble.w	r3, [r5, #-1]
 800790c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007910:	1b52      	subs	r2, r2, r5
 8007912:	6122      	str	r2, [r4, #16]
 8007914:	f8cd a000 	str.w	sl, [sp]
 8007918:	464b      	mov	r3, r9
 800791a:	aa03      	add	r2, sp, #12
 800791c:	4621      	mov	r1, r4
 800791e:	4640      	mov	r0, r8
 8007920:	f7ff fee2 	bl	80076e8 <_printf_common>
 8007924:	3001      	adds	r0, #1
 8007926:	d14c      	bne.n	80079c2 <_printf_i+0x1fe>
 8007928:	f04f 30ff 	mov.w	r0, #4294967295
 800792c:	b004      	add	sp, #16
 800792e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007932:	4835      	ldr	r0, [pc, #212]	; (8007a08 <_printf_i+0x244>)
 8007934:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007938:	6829      	ldr	r1, [r5, #0]
 800793a:	6823      	ldr	r3, [r4, #0]
 800793c:	f851 6b04 	ldr.w	r6, [r1], #4
 8007940:	6029      	str	r1, [r5, #0]
 8007942:	061d      	lsls	r5, r3, #24
 8007944:	d514      	bpl.n	8007970 <_printf_i+0x1ac>
 8007946:	07df      	lsls	r7, r3, #31
 8007948:	bf44      	itt	mi
 800794a:	f043 0320 	orrmi.w	r3, r3, #32
 800794e:	6023      	strmi	r3, [r4, #0]
 8007950:	b91e      	cbnz	r6, 800795a <_printf_i+0x196>
 8007952:	6823      	ldr	r3, [r4, #0]
 8007954:	f023 0320 	bic.w	r3, r3, #32
 8007958:	6023      	str	r3, [r4, #0]
 800795a:	2310      	movs	r3, #16
 800795c:	e7b0      	b.n	80078c0 <_printf_i+0xfc>
 800795e:	6823      	ldr	r3, [r4, #0]
 8007960:	f043 0320 	orr.w	r3, r3, #32
 8007964:	6023      	str	r3, [r4, #0]
 8007966:	2378      	movs	r3, #120	; 0x78
 8007968:	4828      	ldr	r0, [pc, #160]	; (8007a0c <_printf_i+0x248>)
 800796a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800796e:	e7e3      	b.n	8007938 <_printf_i+0x174>
 8007970:	0659      	lsls	r1, r3, #25
 8007972:	bf48      	it	mi
 8007974:	b2b6      	uxthmi	r6, r6
 8007976:	e7e6      	b.n	8007946 <_printf_i+0x182>
 8007978:	4615      	mov	r5, r2
 800797a:	e7bb      	b.n	80078f4 <_printf_i+0x130>
 800797c:	682b      	ldr	r3, [r5, #0]
 800797e:	6826      	ldr	r6, [r4, #0]
 8007980:	6961      	ldr	r1, [r4, #20]
 8007982:	1d18      	adds	r0, r3, #4
 8007984:	6028      	str	r0, [r5, #0]
 8007986:	0635      	lsls	r5, r6, #24
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	d501      	bpl.n	8007990 <_printf_i+0x1cc>
 800798c:	6019      	str	r1, [r3, #0]
 800798e:	e002      	b.n	8007996 <_printf_i+0x1d2>
 8007990:	0670      	lsls	r0, r6, #25
 8007992:	d5fb      	bpl.n	800798c <_printf_i+0x1c8>
 8007994:	8019      	strh	r1, [r3, #0]
 8007996:	2300      	movs	r3, #0
 8007998:	6123      	str	r3, [r4, #16]
 800799a:	4615      	mov	r5, r2
 800799c:	e7ba      	b.n	8007914 <_printf_i+0x150>
 800799e:	682b      	ldr	r3, [r5, #0]
 80079a0:	1d1a      	adds	r2, r3, #4
 80079a2:	602a      	str	r2, [r5, #0]
 80079a4:	681d      	ldr	r5, [r3, #0]
 80079a6:	6862      	ldr	r2, [r4, #4]
 80079a8:	2100      	movs	r1, #0
 80079aa:	4628      	mov	r0, r5
 80079ac:	f7f8 fc28 	bl	8000200 <memchr>
 80079b0:	b108      	cbz	r0, 80079b6 <_printf_i+0x1f2>
 80079b2:	1b40      	subs	r0, r0, r5
 80079b4:	6060      	str	r0, [r4, #4]
 80079b6:	6863      	ldr	r3, [r4, #4]
 80079b8:	6123      	str	r3, [r4, #16]
 80079ba:	2300      	movs	r3, #0
 80079bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80079c0:	e7a8      	b.n	8007914 <_printf_i+0x150>
 80079c2:	6923      	ldr	r3, [r4, #16]
 80079c4:	462a      	mov	r2, r5
 80079c6:	4649      	mov	r1, r9
 80079c8:	4640      	mov	r0, r8
 80079ca:	47d0      	blx	sl
 80079cc:	3001      	adds	r0, #1
 80079ce:	d0ab      	beq.n	8007928 <_printf_i+0x164>
 80079d0:	6823      	ldr	r3, [r4, #0]
 80079d2:	079b      	lsls	r3, r3, #30
 80079d4:	d413      	bmi.n	80079fe <_printf_i+0x23a>
 80079d6:	68e0      	ldr	r0, [r4, #12]
 80079d8:	9b03      	ldr	r3, [sp, #12]
 80079da:	4298      	cmp	r0, r3
 80079dc:	bfb8      	it	lt
 80079de:	4618      	movlt	r0, r3
 80079e0:	e7a4      	b.n	800792c <_printf_i+0x168>
 80079e2:	2301      	movs	r3, #1
 80079e4:	4632      	mov	r2, r6
 80079e6:	4649      	mov	r1, r9
 80079e8:	4640      	mov	r0, r8
 80079ea:	47d0      	blx	sl
 80079ec:	3001      	adds	r0, #1
 80079ee:	d09b      	beq.n	8007928 <_printf_i+0x164>
 80079f0:	3501      	adds	r5, #1
 80079f2:	68e3      	ldr	r3, [r4, #12]
 80079f4:	9903      	ldr	r1, [sp, #12]
 80079f6:	1a5b      	subs	r3, r3, r1
 80079f8:	42ab      	cmp	r3, r5
 80079fa:	dcf2      	bgt.n	80079e2 <_printf_i+0x21e>
 80079fc:	e7eb      	b.n	80079d6 <_printf_i+0x212>
 80079fe:	2500      	movs	r5, #0
 8007a00:	f104 0619 	add.w	r6, r4, #25
 8007a04:	e7f5      	b.n	80079f2 <_printf_i+0x22e>
 8007a06:	bf00      	nop
 8007a08:	0800c8a4 	.word	0x0800c8a4
 8007a0c:	0800c8b5 	.word	0x0800c8b5

08007a10 <_scanf_float>:
 8007a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a14:	b087      	sub	sp, #28
 8007a16:	4617      	mov	r7, r2
 8007a18:	9303      	str	r3, [sp, #12]
 8007a1a:	688b      	ldr	r3, [r1, #8]
 8007a1c:	1e5a      	subs	r2, r3, #1
 8007a1e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007a22:	bf83      	ittte	hi
 8007a24:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007a28:	195b      	addhi	r3, r3, r5
 8007a2a:	9302      	strhi	r3, [sp, #8]
 8007a2c:	2300      	movls	r3, #0
 8007a2e:	bf86      	itte	hi
 8007a30:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007a34:	608b      	strhi	r3, [r1, #8]
 8007a36:	9302      	strls	r3, [sp, #8]
 8007a38:	680b      	ldr	r3, [r1, #0]
 8007a3a:	468b      	mov	fp, r1
 8007a3c:	2500      	movs	r5, #0
 8007a3e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8007a42:	f84b 3b1c 	str.w	r3, [fp], #28
 8007a46:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007a4a:	4680      	mov	r8, r0
 8007a4c:	460c      	mov	r4, r1
 8007a4e:	465e      	mov	r6, fp
 8007a50:	46aa      	mov	sl, r5
 8007a52:	46a9      	mov	r9, r5
 8007a54:	9501      	str	r5, [sp, #4]
 8007a56:	68a2      	ldr	r2, [r4, #8]
 8007a58:	b152      	cbz	r2, 8007a70 <_scanf_float+0x60>
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	781b      	ldrb	r3, [r3, #0]
 8007a5e:	2b4e      	cmp	r3, #78	; 0x4e
 8007a60:	d864      	bhi.n	8007b2c <_scanf_float+0x11c>
 8007a62:	2b40      	cmp	r3, #64	; 0x40
 8007a64:	d83c      	bhi.n	8007ae0 <_scanf_float+0xd0>
 8007a66:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8007a6a:	b2c8      	uxtb	r0, r1
 8007a6c:	280e      	cmp	r0, #14
 8007a6e:	d93a      	bls.n	8007ae6 <_scanf_float+0xd6>
 8007a70:	f1b9 0f00 	cmp.w	r9, #0
 8007a74:	d003      	beq.n	8007a7e <_scanf_float+0x6e>
 8007a76:	6823      	ldr	r3, [r4, #0]
 8007a78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a7c:	6023      	str	r3, [r4, #0]
 8007a7e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a82:	f1ba 0f01 	cmp.w	sl, #1
 8007a86:	f200 8113 	bhi.w	8007cb0 <_scanf_float+0x2a0>
 8007a8a:	455e      	cmp	r6, fp
 8007a8c:	f200 8105 	bhi.w	8007c9a <_scanf_float+0x28a>
 8007a90:	2501      	movs	r5, #1
 8007a92:	4628      	mov	r0, r5
 8007a94:	b007      	add	sp, #28
 8007a96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a9a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8007a9e:	2a0d      	cmp	r2, #13
 8007aa0:	d8e6      	bhi.n	8007a70 <_scanf_float+0x60>
 8007aa2:	a101      	add	r1, pc, #4	; (adr r1, 8007aa8 <_scanf_float+0x98>)
 8007aa4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007aa8:	08007be7 	.word	0x08007be7
 8007aac:	08007a71 	.word	0x08007a71
 8007ab0:	08007a71 	.word	0x08007a71
 8007ab4:	08007a71 	.word	0x08007a71
 8007ab8:	08007c47 	.word	0x08007c47
 8007abc:	08007c1f 	.word	0x08007c1f
 8007ac0:	08007a71 	.word	0x08007a71
 8007ac4:	08007a71 	.word	0x08007a71
 8007ac8:	08007bf5 	.word	0x08007bf5
 8007acc:	08007a71 	.word	0x08007a71
 8007ad0:	08007a71 	.word	0x08007a71
 8007ad4:	08007a71 	.word	0x08007a71
 8007ad8:	08007a71 	.word	0x08007a71
 8007adc:	08007bad 	.word	0x08007bad
 8007ae0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8007ae4:	e7db      	b.n	8007a9e <_scanf_float+0x8e>
 8007ae6:	290e      	cmp	r1, #14
 8007ae8:	d8c2      	bhi.n	8007a70 <_scanf_float+0x60>
 8007aea:	a001      	add	r0, pc, #4	; (adr r0, 8007af0 <_scanf_float+0xe0>)
 8007aec:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007af0:	08007b9f 	.word	0x08007b9f
 8007af4:	08007a71 	.word	0x08007a71
 8007af8:	08007b9f 	.word	0x08007b9f
 8007afc:	08007c33 	.word	0x08007c33
 8007b00:	08007a71 	.word	0x08007a71
 8007b04:	08007b4d 	.word	0x08007b4d
 8007b08:	08007b89 	.word	0x08007b89
 8007b0c:	08007b89 	.word	0x08007b89
 8007b10:	08007b89 	.word	0x08007b89
 8007b14:	08007b89 	.word	0x08007b89
 8007b18:	08007b89 	.word	0x08007b89
 8007b1c:	08007b89 	.word	0x08007b89
 8007b20:	08007b89 	.word	0x08007b89
 8007b24:	08007b89 	.word	0x08007b89
 8007b28:	08007b89 	.word	0x08007b89
 8007b2c:	2b6e      	cmp	r3, #110	; 0x6e
 8007b2e:	d809      	bhi.n	8007b44 <_scanf_float+0x134>
 8007b30:	2b60      	cmp	r3, #96	; 0x60
 8007b32:	d8b2      	bhi.n	8007a9a <_scanf_float+0x8a>
 8007b34:	2b54      	cmp	r3, #84	; 0x54
 8007b36:	d077      	beq.n	8007c28 <_scanf_float+0x218>
 8007b38:	2b59      	cmp	r3, #89	; 0x59
 8007b3a:	d199      	bne.n	8007a70 <_scanf_float+0x60>
 8007b3c:	2d07      	cmp	r5, #7
 8007b3e:	d197      	bne.n	8007a70 <_scanf_float+0x60>
 8007b40:	2508      	movs	r5, #8
 8007b42:	e029      	b.n	8007b98 <_scanf_float+0x188>
 8007b44:	2b74      	cmp	r3, #116	; 0x74
 8007b46:	d06f      	beq.n	8007c28 <_scanf_float+0x218>
 8007b48:	2b79      	cmp	r3, #121	; 0x79
 8007b4a:	e7f6      	b.n	8007b3a <_scanf_float+0x12a>
 8007b4c:	6821      	ldr	r1, [r4, #0]
 8007b4e:	05c8      	lsls	r0, r1, #23
 8007b50:	d51a      	bpl.n	8007b88 <_scanf_float+0x178>
 8007b52:	9b02      	ldr	r3, [sp, #8]
 8007b54:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007b58:	6021      	str	r1, [r4, #0]
 8007b5a:	f109 0901 	add.w	r9, r9, #1
 8007b5e:	b11b      	cbz	r3, 8007b68 <_scanf_float+0x158>
 8007b60:	3b01      	subs	r3, #1
 8007b62:	3201      	adds	r2, #1
 8007b64:	9302      	str	r3, [sp, #8]
 8007b66:	60a2      	str	r2, [r4, #8]
 8007b68:	68a3      	ldr	r3, [r4, #8]
 8007b6a:	3b01      	subs	r3, #1
 8007b6c:	60a3      	str	r3, [r4, #8]
 8007b6e:	6923      	ldr	r3, [r4, #16]
 8007b70:	3301      	adds	r3, #1
 8007b72:	6123      	str	r3, [r4, #16]
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	3b01      	subs	r3, #1
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	607b      	str	r3, [r7, #4]
 8007b7c:	f340 8084 	ble.w	8007c88 <_scanf_float+0x278>
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	3301      	adds	r3, #1
 8007b84:	603b      	str	r3, [r7, #0]
 8007b86:	e766      	b.n	8007a56 <_scanf_float+0x46>
 8007b88:	eb1a 0f05 	cmn.w	sl, r5
 8007b8c:	f47f af70 	bne.w	8007a70 <_scanf_float+0x60>
 8007b90:	6822      	ldr	r2, [r4, #0]
 8007b92:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8007b96:	6022      	str	r2, [r4, #0]
 8007b98:	f806 3b01 	strb.w	r3, [r6], #1
 8007b9c:	e7e4      	b.n	8007b68 <_scanf_float+0x158>
 8007b9e:	6822      	ldr	r2, [r4, #0]
 8007ba0:	0610      	lsls	r0, r2, #24
 8007ba2:	f57f af65 	bpl.w	8007a70 <_scanf_float+0x60>
 8007ba6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007baa:	e7f4      	b.n	8007b96 <_scanf_float+0x186>
 8007bac:	f1ba 0f00 	cmp.w	sl, #0
 8007bb0:	d10e      	bne.n	8007bd0 <_scanf_float+0x1c0>
 8007bb2:	f1b9 0f00 	cmp.w	r9, #0
 8007bb6:	d10e      	bne.n	8007bd6 <_scanf_float+0x1c6>
 8007bb8:	6822      	ldr	r2, [r4, #0]
 8007bba:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007bbe:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007bc2:	d108      	bne.n	8007bd6 <_scanf_float+0x1c6>
 8007bc4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007bc8:	6022      	str	r2, [r4, #0]
 8007bca:	f04f 0a01 	mov.w	sl, #1
 8007bce:	e7e3      	b.n	8007b98 <_scanf_float+0x188>
 8007bd0:	f1ba 0f02 	cmp.w	sl, #2
 8007bd4:	d055      	beq.n	8007c82 <_scanf_float+0x272>
 8007bd6:	2d01      	cmp	r5, #1
 8007bd8:	d002      	beq.n	8007be0 <_scanf_float+0x1d0>
 8007bda:	2d04      	cmp	r5, #4
 8007bdc:	f47f af48 	bne.w	8007a70 <_scanf_float+0x60>
 8007be0:	3501      	adds	r5, #1
 8007be2:	b2ed      	uxtb	r5, r5
 8007be4:	e7d8      	b.n	8007b98 <_scanf_float+0x188>
 8007be6:	f1ba 0f01 	cmp.w	sl, #1
 8007bea:	f47f af41 	bne.w	8007a70 <_scanf_float+0x60>
 8007bee:	f04f 0a02 	mov.w	sl, #2
 8007bf2:	e7d1      	b.n	8007b98 <_scanf_float+0x188>
 8007bf4:	b97d      	cbnz	r5, 8007c16 <_scanf_float+0x206>
 8007bf6:	f1b9 0f00 	cmp.w	r9, #0
 8007bfa:	f47f af3c 	bne.w	8007a76 <_scanf_float+0x66>
 8007bfe:	6822      	ldr	r2, [r4, #0]
 8007c00:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007c04:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007c08:	f47f af39 	bne.w	8007a7e <_scanf_float+0x6e>
 8007c0c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007c10:	6022      	str	r2, [r4, #0]
 8007c12:	2501      	movs	r5, #1
 8007c14:	e7c0      	b.n	8007b98 <_scanf_float+0x188>
 8007c16:	2d03      	cmp	r5, #3
 8007c18:	d0e2      	beq.n	8007be0 <_scanf_float+0x1d0>
 8007c1a:	2d05      	cmp	r5, #5
 8007c1c:	e7de      	b.n	8007bdc <_scanf_float+0x1cc>
 8007c1e:	2d02      	cmp	r5, #2
 8007c20:	f47f af26 	bne.w	8007a70 <_scanf_float+0x60>
 8007c24:	2503      	movs	r5, #3
 8007c26:	e7b7      	b.n	8007b98 <_scanf_float+0x188>
 8007c28:	2d06      	cmp	r5, #6
 8007c2a:	f47f af21 	bne.w	8007a70 <_scanf_float+0x60>
 8007c2e:	2507      	movs	r5, #7
 8007c30:	e7b2      	b.n	8007b98 <_scanf_float+0x188>
 8007c32:	6822      	ldr	r2, [r4, #0]
 8007c34:	0591      	lsls	r1, r2, #22
 8007c36:	f57f af1b 	bpl.w	8007a70 <_scanf_float+0x60>
 8007c3a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8007c3e:	6022      	str	r2, [r4, #0]
 8007c40:	f8cd 9004 	str.w	r9, [sp, #4]
 8007c44:	e7a8      	b.n	8007b98 <_scanf_float+0x188>
 8007c46:	6822      	ldr	r2, [r4, #0]
 8007c48:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007c4c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8007c50:	d006      	beq.n	8007c60 <_scanf_float+0x250>
 8007c52:	0550      	lsls	r0, r2, #21
 8007c54:	f57f af0c 	bpl.w	8007a70 <_scanf_float+0x60>
 8007c58:	f1b9 0f00 	cmp.w	r9, #0
 8007c5c:	f43f af0f 	beq.w	8007a7e <_scanf_float+0x6e>
 8007c60:	0591      	lsls	r1, r2, #22
 8007c62:	bf58      	it	pl
 8007c64:	9901      	ldrpl	r1, [sp, #4]
 8007c66:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007c6a:	bf58      	it	pl
 8007c6c:	eba9 0101 	subpl.w	r1, r9, r1
 8007c70:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8007c74:	bf58      	it	pl
 8007c76:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007c7a:	6022      	str	r2, [r4, #0]
 8007c7c:	f04f 0900 	mov.w	r9, #0
 8007c80:	e78a      	b.n	8007b98 <_scanf_float+0x188>
 8007c82:	f04f 0a03 	mov.w	sl, #3
 8007c86:	e787      	b.n	8007b98 <_scanf_float+0x188>
 8007c88:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007c8c:	4639      	mov	r1, r7
 8007c8e:	4640      	mov	r0, r8
 8007c90:	4798      	blx	r3
 8007c92:	2800      	cmp	r0, #0
 8007c94:	f43f aedf 	beq.w	8007a56 <_scanf_float+0x46>
 8007c98:	e6ea      	b.n	8007a70 <_scanf_float+0x60>
 8007c9a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007c9e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007ca2:	463a      	mov	r2, r7
 8007ca4:	4640      	mov	r0, r8
 8007ca6:	4798      	blx	r3
 8007ca8:	6923      	ldr	r3, [r4, #16]
 8007caa:	3b01      	subs	r3, #1
 8007cac:	6123      	str	r3, [r4, #16]
 8007cae:	e6ec      	b.n	8007a8a <_scanf_float+0x7a>
 8007cb0:	1e6b      	subs	r3, r5, #1
 8007cb2:	2b06      	cmp	r3, #6
 8007cb4:	d825      	bhi.n	8007d02 <_scanf_float+0x2f2>
 8007cb6:	2d02      	cmp	r5, #2
 8007cb8:	d836      	bhi.n	8007d28 <_scanf_float+0x318>
 8007cba:	455e      	cmp	r6, fp
 8007cbc:	f67f aee8 	bls.w	8007a90 <_scanf_float+0x80>
 8007cc0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007cc4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007cc8:	463a      	mov	r2, r7
 8007cca:	4640      	mov	r0, r8
 8007ccc:	4798      	blx	r3
 8007cce:	6923      	ldr	r3, [r4, #16]
 8007cd0:	3b01      	subs	r3, #1
 8007cd2:	6123      	str	r3, [r4, #16]
 8007cd4:	e7f1      	b.n	8007cba <_scanf_float+0x2aa>
 8007cd6:	9802      	ldr	r0, [sp, #8]
 8007cd8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007cdc:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007ce0:	9002      	str	r0, [sp, #8]
 8007ce2:	463a      	mov	r2, r7
 8007ce4:	4640      	mov	r0, r8
 8007ce6:	4798      	blx	r3
 8007ce8:	6923      	ldr	r3, [r4, #16]
 8007cea:	3b01      	subs	r3, #1
 8007cec:	6123      	str	r3, [r4, #16]
 8007cee:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007cf2:	fa5f fa8a 	uxtb.w	sl, sl
 8007cf6:	f1ba 0f02 	cmp.w	sl, #2
 8007cfa:	d1ec      	bne.n	8007cd6 <_scanf_float+0x2c6>
 8007cfc:	3d03      	subs	r5, #3
 8007cfe:	b2ed      	uxtb	r5, r5
 8007d00:	1b76      	subs	r6, r6, r5
 8007d02:	6823      	ldr	r3, [r4, #0]
 8007d04:	05da      	lsls	r2, r3, #23
 8007d06:	d52f      	bpl.n	8007d68 <_scanf_float+0x358>
 8007d08:	055b      	lsls	r3, r3, #21
 8007d0a:	d510      	bpl.n	8007d2e <_scanf_float+0x31e>
 8007d0c:	455e      	cmp	r6, fp
 8007d0e:	f67f aebf 	bls.w	8007a90 <_scanf_float+0x80>
 8007d12:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007d16:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007d1a:	463a      	mov	r2, r7
 8007d1c:	4640      	mov	r0, r8
 8007d1e:	4798      	blx	r3
 8007d20:	6923      	ldr	r3, [r4, #16]
 8007d22:	3b01      	subs	r3, #1
 8007d24:	6123      	str	r3, [r4, #16]
 8007d26:	e7f1      	b.n	8007d0c <_scanf_float+0x2fc>
 8007d28:	46aa      	mov	sl, r5
 8007d2a:	9602      	str	r6, [sp, #8]
 8007d2c:	e7df      	b.n	8007cee <_scanf_float+0x2de>
 8007d2e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007d32:	6923      	ldr	r3, [r4, #16]
 8007d34:	2965      	cmp	r1, #101	; 0x65
 8007d36:	f103 33ff 	add.w	r3, r3, #4294967295
 8007d3a:	f106 35ff 	add.w	r5, r6, #4294967295
 8007d3e:	6123      	str	r3, [r4, #16]
 8007d40:	d00c      	beq.n	8007d5c <_scanf_float+0x34c>
 8007d42:	2945      	cmp	r1, #69	; 0x45
 8007d44:	d00a      	beq.n	8007d5c <_scanf_float+0x34c>
 8007d46:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007d4a:	463a      	mov	r2, r7
 8007d4c:	4640      	mov	r0, r8
 8007d4e:	4798      	blx	r3
 8007d50:	6923      	ldr	r3, [r4, #16]
 8007d52:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007d56:	3b01      	subs	r3, #1
 8007d58:	1eb5      	subs	r5, r6, #2
 8007d5a:	6123      	str	r3, [r4, #16]
 8007d5c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007d60:	463a      	mov	r2, r7
 8007d62:	4640      	mov	r0, r8
 8007d64:	4798      	blx	r3
 8007d66:	462e      	mov	r6, r5
 8007d68:	6825      	ldr	r5, [r4, #0]
 8007d6a:	f015 0510 	ands.w	r5, r5, #16
 8007d6e:	d159      	bne.n	8007e24 <_scanf_float+0x414>
 8007d70:	7035      	strb	r5, [r6, #0]
 8007d72:	6823      	ldr	r3, [r4, #0]
 8007d74:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007d78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d7c:	d11b      	bne.n	8007db6 <_scanf_float+0x3a6>
 8007d7e:	9b01      	ldr	r3, [sp, #4]
 8007d80:	454b      	cmp	r3, r9
 8007d82:	eba3 0209 	sub.w	r2, r3, r9
 8007d86:	d123      	bne.n	8007dd0 <_scanf_float+0x3c0>
 8007d88:	2200      	movs	r2, #0
 8007d8a:	4659      	mov	r1, fp
 8007d8c:	4640      	mov	r0, r8
 8007d8e:	f000 ff1d 	bl	8008bcc <_strtod_r>
 8007d92:	6822      	ldr	r2, [r4, #0]
 8007d94:	9b03      	ldr	r3, [sp, #12]
 8007d96:	f012 0f02 	tst.w	r2, #2
 8007d9a:	ec57 6b10 	vmov	r6, r7, d0
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	d021      	beq.n	8007de6 <_scanf_float+0x3d6>
 8007da2:	9903      	ldr	r1, [sp, #12]
 8007da4:	1d1a      	adds	r2, r3, #4
 8007da6:	600a      	str	r2, [r1, #0]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	e9c3 6700 	strd	r6, r7, [r3]
 8007dae:	68e3      	ldr	r3, [r4, #12]
 8007db0:	3301      	adds	r3, #1
 8007db2:	60e3      	str	r3, [r4, #12]
 8007db4:	e66d      	b.n	8007a92 <_scanf_float+0x82>
 8007db6:	9b04      	ldr	r3, [sp, #16]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d0e5      	beq.n	8007d88 <_scanf_float+0x378>
 8007dbc:	9905      	ldr	r1, [sp, #20]
 8007dbe:	230a      	movs	r3, #10
 8007dc0:	462a      	mov	r2, r5
 8007dc2:	3101      	adds	r1, #1
 8007dc4:	4640      	mov	r0, r8
 8007dc6:	f000 ff89 	bl	8008cdc <_strtol_r>
 8007dca:	9b04      	ldr	r3, [sp, #16]
 8007dcc:	9e05      	ldr	r6, [sp, #20]
 8007dce:	1ac2      	subs	r2, r0, r3
 8007dd0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007dd4:	429e      	cmp	r6, r3
 8007dd6:	bf28      	it	cs
 8007dd8:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8007ddc:	4912      	ldr	r1, [pc, #72]	; (8007e28 <_scanf_float+0x418>)
 8007dde:	4630      	mov	r0, r6
 8007de0:	f000 f82c 	bl	8007e3c <siprintf>
 8007de4:	e7d0      	b.n	8007d88 <_scanf_float+0x378>
 8007de6:	9903      	ldr	r1, [sp, #12]
 8007de8:	f012 0f04 	tst.w	r2, #4
 8007dec:	f103 0204 	add.w	r2, r3, #4
 8007df0:	600a      	str	r2, [r1, #0]
 8007df2:	d1d9      	bne.n	8007da8 <_scanf_float+0x398>
 8007df4:	f8d3 8000 	ldr.w	r8, [r3]
 8007df8:	ee10 2a10 	vmov	r2, s0
 8007dfc:	ee10 0a10 	vmov	r0, s0
 8007e00:	463b      	mov	r3, r7
 8007e02:	4639      	mov	r1, r7
 8007e04:	f7f8 fea2 	bl	8000b4c <__aeabi_dcmpun>
 8007e08:	b128      	cbz	r0, 8007e16 <_scanf_float+0x406>
 8007e0a:	4808      	ldr	r0, [pc, #32]	; (8007e2c <_scanf_float+0x41c>)
 8007e0c:	f000 f810 	bl	8007e30 <nanf>
 8007e10:	ed88 0a00 	vstr	s0, [r8]
 8007e14:	e7cb      	b.n	8007dae <_scanf_float+0x39e>
 8007e16:	4630      	mov	r0, r6
 8007e18:	4639      	mov	r1, r7
 8007e1a:	f7f8 fef5 	bl	8000c08 <__aeabi_d2f>
 8007e1e:	f8c8 0000 	str.w	r0, [r8]
 8007e22:	e7c4      	b.n	8007dae <_scanf_float+0x39e>
 8007e24:	2500      	movs	r5, #0
 8007e26:	e634      	b.n	8007a92 <_scanf_float+0x82>
 8007e28:	0800c8c6 	.word	0x0800c8c6
 8007e2c:	0800cceb 	.word	0x0800cceb

08007e30 <nanf>:
 8007e30:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007e38 <nanf+0x8>
 8007e34:	4770      	bx	lr
 8007e36:	bf00      	nop
 8007e38:	7fc00000 	.word	0x7fc00000

08007e3c <siprintf>:
 8007e3c:	b40e      	push	{r1, r2, r3}
 8007e3e:	b500      	push	{lr}
 8007e40:	b09c      	sub	sp, #112	; 0x70
 8007e42:	ab1d      	add	r3, sp, #116	; 0x74
 8007e44:	9002      	str	r0, [sp, #8]
 8007e46:	9006      	str	r0, [sp, #24]
 8007e48:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007e4c:	4809      	ldr	r0, [pc, #36]	; (8007e74 <siprintf+0x38>)
 8007e4e:	9107      	str	r1, [sp, #28]
 8007e50:	9104      	str	r1, [sp, #16]
 8007e52:	4909      	ldr	r1, [pc, #36]	; (8007e78 <siprintf+0x3c>)
 8007e54:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e58:	9105      	str	r1, [sp, #20]
 8007e5a:	6800      	ldr	r0, [r0, #0]
 8007e5c:	9301      	str	r3, [sp, #4]
 8007e5e:	a902      	add	r1, sp, #8
 8007e60:	f002 ff9e 	bl	800ada0 <_svfiprintf_r>
 8007e64:	9b02      	ldr	r3, [sp, #8]
 8007e66:	2200      	movs	r2, #0
 8007e68:	701a      	strb	r2, [r3, #0]
 8007e6a:	b01c      	add	sp, #112	; 0x70
 8007e6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e70:	b003      	add	sp, #12
 8007e72:	4770      	bx	lr
 8007e74:	2000000c 	.word	0x2000000c
 8007e78:	ffff0208 	.word	0xffff0208

08007e7c <siscanf>:
 8007e7c:	b40e      	push	{r1, r2, r3}
 8007e7e:	b510      	push	{r4, lr}
 8007e80:	b09f      	sub	sp, #124	; 0x7c
 8007e82:	ac21      	add	r4, sp, #132	; 0x84
 8007e84:	f44f 7101 	mov.w	r1, #516	; 0x204
 8007e88:	f854 2b04 	ldr.w	r2, [r4], #4
 8007e8c:	9201      	str	r2, [sp, #4]
 8007e8e:	f8ad 101c 	strh.w	r1, [sp, #28]
 8007e92:	9004      	str	r0, [sp, #16]
 8007e94:	9008      	str	r0, [sp, #32]
 8007e96:	f7f8 f9ab 	bl	80001f0 <strlen>
 8007e9a:	4b0c      	ldr	r3, [pc, #48]	; (8007ecc <siscanf+0x50>)
 8007e9c:	9005      	str	r0, [sp, #20]
 8007e9e:	9009      	str	r0, [sp, #36]	; 0x24
 8007ea0:	930d      	str	r3, [sp, #52]	; 0x34
 8007ea2:	480b      	ldr	r0, [pc, #44]	; (8007ed0 <siscanf+0x54>)
 8007ea4:	9a01      	ldr	r2, [sp, #4]
 8007ea6:	6800      	ldr	r0, [r0, #0]
 8007ea8:	9403      	str	r4, [sp, #12]
 8007eaa:	2300      	movs	r3, #0
 8007eac:	9311      	str	r3, [sp, #68]	; 0x44
 8007eae:	9316      	str	r3, [sp, #88]	; 0x58
 8007eb0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007eb4:	f8ad 301e 	strh.w	r3, [sp, #30]
 8007eb8:	a904      	add	r1, sp, #16
 8007eba:	4623      	mov	r3, r4
 8007ebc:	f003 f8ca 	bl	800b054 <__ssvfiscanf_r>
 8007ec0:	b01f      	add	sp, #124	; 0x7c
 8007ec2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ec6:	b003      	add	sp, #12
 8007ec8:	4770      	bx	lr
 8007eca:	bf00      	nop
 8007ecc:	08007ef7 	.word	0x08007ef7
 8007ed0:	2000000c 	.word	0x2000000c

08007ed4 <__sread>:
 8007ed4:	b510      	push	{r4, lr}
 8007ed6:	460c      	mov	r4, r1
 8007ed8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007edc:	f003 fb84 	bl	800b5e8 <_read_r>
 8007ee0:	2800      	cmp	r0, #0
 8007ee2:	bfab      	itete	ge
 8007ee4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007ee6:	89a3      	ldrhlt	r3, [r4, #12]
 8007ee8:	181b      	addge	r3, r3, r0
 8007eea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007eee:	bfac      	ite	ge
 8007ef0:	6563      	strge	r3, [r4, #84]	; 0x54
 8007ef2:	81a3      	strhlt	r3, [r4, #12]
 8007ef4:	bd10      	pop	{r4, pc}

08007ef6 <__seofread>:
 8007ef6:	2000      	movs	r0, #0
 8007ef8:	4770      	bx	lr

08007efa <__swrite>:
 8007efa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007efe:	461f      	mov	r7, r3
 8007f00:	898b      	ldrh	r3, [r1, #12]
 8007f02:	05db      	lsls	r3, r3, #23
 8007f04:	4605      	mov	r5, r0
 8007f06:	460c      	mov	r4, r1
 8007f08:	4616      	mov	r6, r2
 8007f0a:	d505      	bpl.n	8007f18 <__swrite+0x1e>
 8007f0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f10:	2302      	movs	r3, #2
 8007f12:	2200      	movs	r2, #0
 8007f14:	f002 f8f6 	bl	800a104 <_lseek_r>
 8007f18:	89a3      	ldrh	r3, [r4, #12]
 8007f1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007f22:	81a3      	strh	r3, [r4, #12]
 8007f24:	4632      	mov	r2, r6
 8007f26:	463b      	mov	r3, r7
 8007f28:	4628      	mov	r0, r5
 8007f2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f2e:	f000 bed7 	b.w	8008ce0 <_write_r>

08007f32 <__sseek>:
 8007f32:	b510      	push	{r4, lr}
 8007f34:	460c      	mov	r4, r1
 8007f36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f3a:	f002 f8e3 	bl	800a104 <_lseek_r>
 8007f3e:	1c43      	adds	r3, r0, #1
 8007f40:	89a3      	ldrh	r3, [r4, #12]
 8007f42:	bf15      	itete	ne
 8007f44:	6560      	strne	r0, [r4, #84]	; 0x54
 8007f46:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007f4a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007f4e:	81a3      	strheq	r3, [r4, #12]
 8007f50:	bf18      	it	ne
 8007f52:	81a3      	strhne	r3, [r4, #12]
 8007f54:	bd10      	pop	{r4, pc}

08007f56 <__sclose>:
 8007f56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f5a:	f000 bed3 	b.w	8008d04 <_close_r>

08007f5e <strncmp>:
 8007f5e:	b510      	push	{r4, lr}
 8007f60:	b17a      	cbz	r2, 8007f82 <strncmp+0x24>
 8007f62:	4603      	mov	r3, r0
 8007f64:	3901      	subs	r1, #1
 8007f66:	1884      	adds	r4, r0, r2
 8007f68:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007f6c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007f70:	4290      	cmp	r0, r2
 8007f72:	d101      	bne.n	8007f78 <strncmp+0x1a>
 8007f74:	42a3      	cmp	r3, r4
 8007f76:	d101      	bne.n	8007f7c <strncmp+0x1e>
 8007f78:	1a80      	subs	r0, r0, r2
 8007f7a:	bd10      	pop	{r4, pc}
 8007f7c:	2800      	cmp	r0, #0
 8007f7e:	d1f3      	bne.n	8007f68 <strncmp+0xa>
 8007f80:	e7fa      	b.n	8007f78 <strncmp+0x1a>
 8007f82:	4610      	mov	r0, r2
 8007f84:	e7f9      	b.n	8007f7a <strncmp+0x1c>

08007f86 <sulp>:
 8007f86:	b570      	push	{r4, r5, r6, lr}
 8007f88:	4604      	mov	r4, r0
 8007f8a:	460d      	mov	r5, r1
 8007f8c:	ec45 4b10 	vmov	d0, r4, r5
 8007f90:	4616      	mov	r6, r2
 8007f92:	f002 fc63 	bl	800a85c <__ulp>
 8007f96:	ec51 0b10 	vmov	r0, r1, d0
 8007f9a:	b17e      	cbz	r6, 8007fbc <sulp+0x36>
 8007f9c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007fa0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	dd09      	ble.n	8007fbc <sulp+0x36>
 8007fa8:	051b      	lsls	r3, r3, #20
 8007faa:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007fae:	2400      	movs	r4, #0
 8007fb0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007fb4:	4622      	mov	r2, r4
 8007fb6:	462b      	mov	r3, r5
 8007fb8:	f7f8 fb2e 	bl	8000618 <__aeabi_dmul>
 8007fbc:	bd70      	pop	{r4, r5, r6, pc}
	...

08007fc0 <_strtod_l>:
 8007fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fc4:	ed2d 8b02 	vpush	{d8}
 8007fc8:	b09d      	sub	sp, #116	; 0x74
 8007fca:	461f      	mov	r7, r3
 8007fcc:	2300      	movs	r3, #0
 8007fce:	9318      	str	r3, [sp, #96]	; 0x60
 8007fd0:	4ba2      	ldr	r3, [pc, #648]	; (800825c <_strtod_l+0x29c>)
 8007fd2:	9213      	str	r2, [sp, #76]	; 0x4c
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	9305      	str	r3, [sp, #20]
 8007fd8:	4604      	mov	r4, r0
 8007fda:	4618      	mov	r0, r3
 8007fdc:	4688      	mov	r8, r1
 8007fde:	f7f8 f907 	bl	80001f0 <strlen>
 8007fe2:	f04f 0a00 	mov.w	sl, #0
 8007fe6:	4605      	mov	r5, r0
 8007fe8:	f04f 0b00 	mov.w	fp, #0
 8007fec:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007ff0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007ff2:	781a      	ldrb	r2, [r3, #0]
 8007ff4:	2a2b      	cmp	r2, #43	; 0x2b
 8007ff6:	d04e      	beq.n	8008096 <_strtod_l+0xd6>
 8007ff8:	d83b      	bhi.n	8008072 <_strtod_l+0xb2>
 8007ffa:	2a0d      	cmp	r2, #13
 8007ffc:	d834      	bhi.n	8008068 <_strtod_l+0xa8>
 8007ffe:	2a08      	cmp	r2, #8
 8008000:	d834      	bhi.n	800806c <_strtod_l+0xac>
 8008002:	2a00      	cmp	r2, #0
 8008004:	d03e      	beq.n	8008084 <_strtod_l+0xc4>
 8008006:	2300      	movs	r3, #0
 8008008:	930a      	str	r3, [sp, #40]	; 0x28
 800800a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800800c:	7833      	ldrb	r3, [r6, #0]
 800800e:	2b30      	cmp	r3, #48	; 0x30
 8008010:	f040 80b0 	bne.w	8008174 <_strtod_l+0x1b4>
 8008014:	7873      	ldrb	r3, [r6, #1]
 8008016:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800801a:	2b58      	cmp	r3, #88	; 0x58
 800801c:	d168      	bne.n	80080f0 <_strtod_l+0x130>
 800801e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008020:	9301      	str	r3, [sp, #4]
 8008022:	ab18      	add	r3, sp, #96	; 0x60
 8008024:	9702      	str	r7, [sp, #8]
 8008026:	9300      	str	r3, [sp, #0]
 8008028:	4a8d      	ldr	r2, [pc, #564]	; (8008260 <_strtod_l+0x2a0>)
 800802a:	ab19      	add	r3, sp, #100	; 0x64
 800802c:	a917      	add	r1, sp, #92	; 0x5c
 800802e:	4620      	mov	r0, r4
 8008030:	f001 fd5c 	bl	8009aec <__gethex>
 8008034:	f010 0707 	ands.w	r7, r0, #7
 8008038:	4605      	mov	r5, r0
 800803a:	d005      	beq.n	8008048 <_strtod_l+0x88>
 800803c:	2f06      	cmp	r7, #6
 800803e:	d12c      	bne.n	800809a <_strtod_l+0xda>
 8008040:	3601      	adds	r6, #1
 8008042:	2300      	movs	r3, #0
 8008044:	9617      	str	r6, [sp, #92]	; 0x5c
 8008046:	930a      	str	r3, [sp, #40]	; 0x28
 8008048:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800804a:	2b00      	cmp	r3, #0
 800804c:	f040 8590 	bne.w	8008b70 <_strtod_l+0xbb0>
 8008050:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008052:	b1eb      	cbz	r3, 8008090 <_strtod_l+0xd0>
 8008054:	4652      	mov	r2, sl
 8008056:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800805a:	ec43 2b10 	vmov	d0, r2, r3
 800805e:	b01d      	add	sp, #116	; 0x74
 8008060:	ecbd 8b02 	vpop	{d8}
 8008064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008068:	2a20      	cmp	r2, #32
 800806a:	d1cc      	bne.n	8008006 <_strtod_l+0x46>
 800806c:	3301      	adds	r3, #1
 800806e:	9317      	str	r3, [sp, #92]	; 0x5c
 8008070:	e7be      	b.n	8007ff0 <_strtod_l+0x30>
 8008072:	2a2d      	cmp	r2, #45	; 0x2d
 8008074:	d1c7      	bne.n	8008006 <_strtod_l+0x46>
 8008076:	2201      	movs	r2, #1
 8008078:	920a      	str	r2, [sp, #40]	; 0x28
 800807a:	1c5a      	adds	r2, r3, #1
 800807c:	9217      	str	r2, [sp, #92]	; 0x5c
 800807e:	785b      	ldrb	r3, [r3, #1]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d1c2      	bne.n	800800a <_strtod_l+0x4a>
 8008084:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008086:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800808a:	2b00      	cmp	r3, #0
 800808c:	f040 856e 	bne.w	8008b6c <_strtod_l+0xbac>
 8008090:	4652      	mov	r2, sl
 8008092:	465b      	mov	r3, fp
 8008094:	e7e1      	b.n	800805a <_strtod_l+0x9a>
 8008096:	2200      	movs	r2, #0
 8008098:	e7ee      	b.n	8008078 <_strtod_l+0xb8>
 800809a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800809c:	b13a      	cbz	r2, 80080ae <_strtod_l+0xee>
 800809e:	2135      	movs	r1, #53	; 0x35
 80080a0:	a81a      	add	r0, sp, #104	; 0x68
 80080a2:	f002 fce6 	bl	800aa72 <__copybits>
 80080a6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80080a8:	4620      	mov	r0, r4
 80080aa:	f002 f8a5 	bl	800a1f8 <_Bfree>
 80080ae:	3f01      	subs	r7, #1
 80080b0:	2f04      	cmp	r7, #4
 80080b2:	d806      	bhi.n	80080c2 <_strtod_l+0x102>
 80080b4:	e8df f007 	tbb	[pc, r7]
 80080b8:	1714030a 	.word	0x1714030a
 80080bc:	0a          	.byte	0x0a
 80080bd:	00          	.byte	0x00
 80080be:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 80080c2:	0728      	lsls	r0, r5, #28
 80080c4:	d5c0      	bpl.n	8008048 <_strtod_l+0x88>
 80080c6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80080ca:	e7bd      	b.n	8008048 <_strtod_l+0x88>
 80080cc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 80080d0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80080d2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80080d6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80080da:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80080de:	e7f0      	b.n	80080c2 <_strtod_l+0x102>
 80080e0:	f8df b180 	ldr.w	fp, [pc, #384]	; 8008264 <_strtod_l+0x2a4>
 80080e4:	e7ed      	b.n	80080c2 <_strtod_l+0x102>
 80080e6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80080ea:	f04f 3aff 	mov.w	sl, #4294967295
 80080ee:	e7e8      	b.n	80080c2 <_strtod_l+0x102>
 80080f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80080f2:	1c5a      	adds	r2, r3, #1
 80080f4:	9217      	str	r2, [sp, #92]	; 0x5c
 80080f6:	785b      	ldrb	r3, [r3, #1]
 80080f8:	2b30      	cmp	r3, #48	; 0x30
 80080fa:	d0f9      	beq.n	80080f0 <_strtod_l+0x130>
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d0a3      	beq.n	8008048 <_strtod_l+0x88>
 8008100:	2301      	movs	r3, #1
 8008102:	f04f 0900 	mov.w	r9, #0
 8008106:	9304      	str	r3, [sp, #16]
 8008108:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800810a:	9308      	str	r3, [sp, #32]
 800810c:	f8cd 901c 	str.w	r9, [sp, #28]
 8008110:	464f      	mov	r7, r9
 8008112:	220a      	movs	r2, #10
 8008114:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8008116:	7806      	ldrb	r6, [r0, #0]
 8008118:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800811c:	b2d9      	uxtb	r1, r3
 800811e:	2909      	cmp	r1, #9
 8008120:	d92a      	bls.n	8008178 <_strtod_l+0x1b8>
 8008122:	9905      	ldr	r1, [sp, #20]
 8008124:	462a      	mov	r2, r5
 8008126:	f7ff ff1a 	bl	8007f5e <strncmp>
 800812a:	b398      	cbz	r0, 8008194 <_strtod_l+0x1d4>
 800812c:	2000      	movs	r0, #0
 800812e:	4632      	mov	r2, r6
 8008130:	463d      	mov	r5, r7
 8008132:	9005      	str	r0, [sp, #20]
 8008134:	4603      	mov	r3, r0
 8008136:	2a65      	cmp	r2, #101	; 0x65
 8008138:	d001      	beq.n	800813e <_strtod_l+0x17e>
 800813a:	2a45      	cmp	r2, #69	; 0x45
 800813c:	d118      	bne.n	8008170 <_strtod_l+0x1b0>
 800813e:	b91d      	cbnz	r5, 8008148 <_strtod_l+0x188>
 8008140:	9a04      	ldr	r2, [sp, #16]
 8008142:	4302      	orrs	r2, r0
 8008144:	d09e      	beq.n	8008084 <_strtod_l+0xc4>
 8008146:	2500      	movs	r5, #0
 8008148:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800814c:	f108 0201 	add.w	r2, r8, #1
 8008150:	9217      	str	r2, [sp, #92]	; 0x5c
 8008152:	f898 2001 	ldrb.w	r2, [r8, #1]
 8008156:	2a2b      	cmp	r2, #43	; 0x2b
 8008158:	d075      	beq.n	8008246 <_strtod_l+0x286>
 800815a:	2a2d      	cmp	r2, #45	; 0x2d
 800815c:	d07b      	beq.n	8008256 <_strtod_l+0x296>
 800815e:	f04f 0c00 	mov.w	ip, #0
 8008162:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008166:	2909      	cmp	r1, #9
 8008168:	f240 8082 	bls.w	8008270 <_strtod_l+0x2b0>
 800816c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008170:	2600      	movs	r6, #0
 8008172:	e09d      	b.n	80082b0 <_strtod_l+0x2f0>
 8008174:	2300      	movs	r3, #0
 8008176:	e7c4      	b.n	8008102 <_strtod_l+0x142>
 8008178:	2f08      	cmp	r7, #8
 800817a:	bfd8      	it	le
 800817c:	9907      	ldrle	r1, [sp, #28]
 800817e:	f100 0001 	add.w	r0, r0, #1
 8008182:	bfda      	itte	le
 8008184:	fb02 3301 	mlale	r3, r2, r1, r3
 8008188:	9307      	strle	r3, [sp, #28]
 800818a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800818e:	3701      	adds	r7, #1
 8008190:	9017      	str	r0, [sp, #92]	; 0x5c
 8008192:	e7bf      	b.n	8008114 <_strtod_l+0x154>
 8008194:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008196:	195a      	adds	r2, r3, r5
 8008198:	9217      	str	r2, [sp, #92]	; 0x5c
 800819a:	5d5a      	ldrb	r2, [r3, r5]
 800819c:	2f00      	cmp	r7, #0
 800819e:	d037      	beq.n	8008210 <_strtod_l+0x250>
 80081a0:	9005      	str	r0, [sp, #20]
 80081a2:	463d      	mov	r5, r7
 80081a4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80081a8:	2b09      	cmp	r3, #9
 80081aa:	d912      	bls.n	80081d2 <_strtod_l+0x212>
 80081ac:	2301      	movs	r3, #1
 80081ae:	e7c2      	b.n	8008136 <_strtod_l+0x176>
 80081b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80081b2:	1c5a      	adds	r2, r3, #1
 80081b4:	9217      	str	r2, [sp, #92]	; 0x5c
 80081b6:	785a      	ldrb	r2, [r3, #1]
 80081b8:	3001      	adds	r0, #1
 80081ba:	2a30      	cmp	r2, #48	; 0x30
 80081bc:	d0f8      	beq.n	80081b0 <_strtod_l+0x1f0>
 80081be:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80081c2:	2b08      	cmp	r3, #8
 80081c4:	f200 84d9 	bhi.w	8008b7a <_strtod_l+0xbba>
 80081c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80081ca:	9005      	str	r0, [sp, #20]
 80081cc:	2000      	movs	r0, #0
 80081ce:	9308      	str	r3, [sp, #32]
 80081d0:	4605      	mov	r5, r0
 80081d2:	3a30      	subs	r2, #48	; 0x30
 80081d4:	f100 0301 	add.w	r3, r0, #1
 80081d8:	d014      	beq.n	8008204 <_strtod_l+0x244>
 80081da:	9905      	ldr	r1, [sp, #20]
 80081dc:	4419      	add	r1, r3
 80081de:	9105      	str	r1, [sp, #20]
 80081e0:	462b      	mov	r3, r5
 80081e2:	eb00 0e05 	add.w	lr, r0, r5
 80081e6:	210a      	movs	r1, #10
 80081e8:	4573      	cmp	r3, lr
 80081ea:	d113      	bne.n	8008214 <_strtod_l+0x254>
 80081ec:	182b      	adds	r3, r5, r0
 80081ee:	2b08      	cmp	r3, #8
 80081f0:	f105 0501 	add.w	r5, r5, #1
 80081f4:	4405      	add	r5, r0
 80081f6:	dc1c      	bgt.n	8008232 <_strtod_l+0x272>
 80081f8:	9907      	ldr	r1, [sp, #28]
 80081fa:	230a      	movs	r3, #10
 80081fc:	fb03 2301 	mla	r3, r3, r1, r2
 8008200:	9307      	str	r3, [sp, #28]
 8008202:	2300      	movs	r3, #0
 8008204:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008206:	1c51      	adds	r1, r2, #1
 8008208:	9117      	str	r1, [sp, #92]	; 0x5c
 800820a:	7852      	ldrb	r2, [r2, #1]
 800820c:	4618      	mov	r0, r3
 800820e:	e7c9      	b.n	80081a4 <_strtod_l+0x1e4>
 8008210:	4638      	mov	r0, r7
 8008212:	e7d2      	b.n	80081ba <_strtod_l+0x1fa>
 8008214:	2b08      	cmp	r3, #8
 8008216:	dc04      	bgt.n	8008222 <_strtod_l+0x262>
 8008218:	9e07      	ldr	r6, [sp, #28]
 800821a:	434e      	muls	r6, r1
 800821c:	9607      	str	r6, [sp, #28]
 800821e:	3301      	adds	r3, #1
 8008220:	e7e2      	b.n	80081e8 <_strtod_l+0x228>
 8008222:	f103 0c01 	add.w	ip, r3, #1
 8008226:	f1bc 0f10 	cmp.w	ip, #16
 800822a:	bfd8      	it	le
 800822c:	fb01 f909 	mulle.w	r9, r1, r9
 8008230:	e7f5      	b.n	800821e <_strtod_l+0x25e>
 8008232:	2d10      	cmp	r5, #16
 8008234:	bfdc      	itt	le
 8008236:	230a      	movle	r3, #10
 8008238:	fb03 2909 	mlale	r9, r3, r9, r2
 800823c:	e7e1      	b.n	8008202 <_strtod_l+0x242>
 800823e:	2300      	movs	r3, #0
 8008240:	9305      	str	r3, [sp, #20]
 8008242:	2301      	movs	r3, #1
 8008244:	e77c      	b.n	8008140 <_strtod_l+0x180>
 8008246:	f04f 0c00 	mov.w	ip, #0
 800824a:	f108 0202 	add.w	r2, r8, #2
 800824e:	9217      	str	r2, [sp, #92]	; 0x5c
 8008250:	f898 2002 	ldrb.w	r2, [r8, #2]
 8008254:	e785      	b.n	8008162 <_strtod_l+0x1a2>
 8008256:	f04f 0c01 	mov.w	ip, #1
 800825a:	e7f6      	b.n	800824a <_strtod_l+0x28a>
 800825c:	0800cb18 	.word	0x0800cb18
 8008260:	0800c8cc 	.word	0x0800c8cc
 8008264:	7ff00000 	.word	0x7ff00000
 8008268:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800826a:	1c51      	adds	r1, r2, #1
 800826c:	9117      	str	r1, [sp, #92]	; 0x5c
 800826e:	7852      	ldrb	r2, [r2, #1]
 8008270:	2a30      	cmp	r2, #48	; 0x30
 8008272:	d0f9      	beq.n	8008268 <_strtod_l+0x2a8>
 8008274:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008278:	2908      	cmp	r1, #8
 800827a:	f63f af79 	bhi.w	8008170 <_strtod_l+0x1b0>
 800827e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8008282:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008284:	9206      	str	r2, [sp, #24]
 8008286:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008288:	1c51      	adds	r1, r2, #1
 800828a:	9117      	str	r1, [sp, #92]	; 0x5c
 800828c:	7852      	ldrb	r2, [r2, #1]
 800828e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8008292:	2e09      	cmp	r6, #9
 8008294:	d937      	bls.n	8008306 <_strtod_l+0x346>
 8008296:	9e06      	ldr	r6, [sp, #24]
 8008298:	1b89      	subs	r1, r1, r6
 800829a:	2908      	cmp	r1, #8
 800829c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80082a0:	dc02      	bgt.n	80082a8 <_strtod_l+0x2e8>
 80082a2:	4576      	cmp	r6, lr
 80082a4:	bfa8      	it	ge
 80082a6:	4676      	movge	r6, lr
 80082a8:	f1bc 0f00 	cmp.w	ip, #0
 80082ac:	d000      	beq.n	80082b0 <_strtod_l+0x2f0>
 80082ae:	4276      	negs	r6, r6
 80082b0:	2d00      	cmp	r5, #0
 80082b2:	d14d      	bne.n	8008350 <_strtod_l+0x390>
 80082b4:	9904      	ldr	r1, [sp, #16]
 80082b6:	4301      	orrs	r1, r0
 80082b8:	f47f aec6 	bne.w	8008048 <_strtod_l+0x88>
 80082bc:	2b00      	cmp	r3, #0
 80082be:	f47f aee1 	bne.w	8008084 <_strtod_l+0xc4>
 80082c2:	2a69      	cmp	r2, #105	; 0x69
 80082c4:	d027      	beq.n	8008316 <_strtod_l+0x356>
 80082c6:	dc24      	bgt.n	8008312 <_strtod_l+0x352>
 80082c8:	2a49      	cmp	r2, #73	; 0x49
 80082ca:	d024      	beq.n	8008316 <_strtod_l+0x356>
 80082cc:	2a4e      	cmp	r2, #78	; 0x4e
 80082ce:	f47f aed9 	bne.w	8008084 <_strtod_l+0xc4>
 80082d2:	499f      	ldr	r1, [pc, #636]	; (8008550 <_strtod_l+0x590>)
 80082d4:	a817      	add	r0, sp, #92	; 0x5c
 80082d6:	f001 fe61 	bl	8009f9c <__match>
 80082da:	2800      	cmp	r0, #0
 80082dc:	f43f aed2 	beq.w	8008084 <_strtod_l+0xc4>
 80082e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80082e2:	781b      	ldrb	r3, [r3, #0]
 80082e4:	2b28      	cmp	r3, #40	; 0x28
 80082e6:	d12d      	bne.n	8008344 <_strtod_l+0x384>
 80082e8:	499a      	ldr	r1, [pc, #616]	; (8008554 <_strtod_l+0x594>)
 80082ea:	aa1a      	add	r2, sp, #104	; 0x68
 80082ec:	a817      	add	r0, sp, #92	; 0x5c
 80082ee:	f001 fe69 	bl	8009fc4 <__hexnan>
 80082f2:	2805      	cmp	r0, #5
 80082f4:	d126      	bne.n	8008344 <_strtod_l+0x384>
 80082f6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80082f8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80082fc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8008300:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8008304:	e6a0      	b.n	8008048 <_strtod_l+0x88>
 8008306:	210a      	movs	r1, #10
 8008308:	fb01 2e0e 	mla	lr, r1, lr, r2
 800830c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8008310:	e7b9      	b.n	8008286 <_strtod_l+0x2c6>
 8008312:	2a6e      	cmp	r2, #110	; 0x6e
 8008314:	e7db      	b.n	80082ce <_strtod_l+0x30e>
 8008316:	4990      	ldr	r1, [pc, #576]	; (8008558 <_strtod_l+0x598>)
 8008318:	a817      	add	r0, sp, #92	; 0x5c
 800831a:	f001 fe3f 	bl	8009f9c <__match>
 800831e:	2800      	cmp	r0, #0
 8008320:	f43f aeb0 	beq.w	8008084 <_strtod_l+0xc4>
 8008324:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008326:	498d      	ldr	r1, [pc, #564]	; (800855c <_strtod_l+0x59c>)
 8008328:	3b01      	subs	r3, #1
 800832a:	a817      	add	r0, sp, #92	; 0x5c
 800832c:	9317      	str	r3, [sp, #92]	; 0x5c
 800832e:	f001 fe35 	bl	8009f9c <__match>
 8008332:	b910      	cbnz	r0, 800833a <_strtod_l+0x37a>
 8008334:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008336:	3301      	adds	r3, #1
 8008338:	9317      	str	r3, [sp, #92]	; 0x5c
 800833a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800856c <_strtod_l+0x5ac>
 800833e:	f04f 0a00 	mov.w	sl, #0
 8008342:	e681      	b.n	8008048 <_strtod_l+0x88>
 8008344:	4886      	ldr	r0, [pc, #536]	; (8008560 <_strtod_l+0x5a0>)
 8008346:	f003 f963 	bl	800b610 <nan>
 800834a:	ec5b ab10 	vmov	sl, fp, d0
 800834e:	e67b      	b.n	8008048 <_strtod_l+0x88>
 8008350:	9b05      	ldr	r3, [sp, #20]
 8008352:	9807      	ldr	r0, [sp, #28]
 8008354:	1af3      	subs	r3, r6, r3
 8008356:	2f00      	cmp	r7, #0
 8008358:	bf08      	it	eq
 800835a:	462f      	moveq	r7, r5
 800835c:	2d10      	cmp	r5, #16
 800835e:	9306      	str	r3, [sp, #24]
 8008360:	46a8      	mov	r8, r5
 8008362:	bfa8      	it	ge
 8008364:	f04f 0810 	movge.w	r8, #16
 8008368:	f7f8 f8dc 	bl	8000524 <__aeabi_ui2d>
 800836c:	2d09      	cmp	r5, #9
 800836e:	4682      	mov	sl, r0
 8008370:	468b      	mov	fp, r1
 8008372:	dd13      	ble.n	800839c <_strtod_l+0x3dc>
 8008374:	4b7b      	ldr	r3, [pc, #492]	; (8008564 <_strtod_l+0x5a4>)
 8008376:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800837a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800837e:	f7f8 f94b 	bl	8000618 <__aeabi_dmul>
 8008382:	4682      	mov	sl, r0
 8008384:	4648      	mov	r0, r9
 8008386:	468b      	mov	fp, r1
 8008388:	f7f8 f8cc 	bl	8000524 <__aeabi_ui2d>
 800838c:	4602      	mov	r2, r0
 800838e:	460b      	mov	r3, r1
 8008390:	4650      	mov	r0, sl
 8008392:	4659      	mov	r1, fp
 8008394:	f7f7 ff8a 	bl	80002ac <__adddf3>
 8008398:	4682      	mov	sl, r0
 800839a:	468b      	mov	fp, r1
 800839c:	2d0f      	cmp	r5, #15
 800839e:	dc38      	bgt.n	8008412 <_strtod_l+0x452>
 80083a0:	9b06      	ldr	r3, [sp, #24]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	f43f ae50 	beq.w	8008048 <_strtod_l+0x88>
 80083a8:	dd24      	ble.n	80083f4 <_strtod_l+0x434>
 80083aa:	2b16      	cmp	r3, #22
 80083ac:	dc0b      	bgt.n	80083c6 <_strtod_l+0x406>
 80083ae:	496d      	ldr	r1, [pc, #436]	; (8008564 <_strtod_l+0x5a4>)
 80083b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80083b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80083b8:	4652      	mov	r2, sl
 80083ba:	465b      	mov	r3, fp
 80083bc:	f7f8 f92c 	bl	8000618 <__aeabi_dmul>
 80083c0:	4682      	mov	sl, r0
 80083c2:	468b      	mov	fp, r1
 80083c4:	e640      	b.n	8008048 <_strtod_l+0x88>
 80083c6:	9a06      	ldr	r2, [sp, #24]
 80083c8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80083cc:	4293      	cmp	r3, r2
 80083ce:	db20      	blt.n	8008412 <_strtod_l+0x452>
 80083d0:	4c64      	ldr	r4, [pc, #400]	; (8008564 <_strtod_l+0x5a4>)
 80083d2:	f1c5 050f 	rsb	r5, r5, #15
 80083d6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80083da:	4652      	mov	r2, sl
 80083dc:	465b      	mov	r3, fp
 80083de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80083e2:	f7f8 f919 	bl	8000618 <__aeabi_dmul>
 80083e6:	9b06      	ldr	r3, [sp, #24]
 80083e8:	1b5d      	subs	r5, r3, r5
 80083ea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80083ee:	e9d4 2300 	ldrd	r2, r3, [r4]
 80083f2:	e7e3      	b.n	80083bc <_strtod_l+0x3fc>
 80083f4:	9b06      	ldr	r3, [sp, #24]
 80083f6:	3316      	adds	r3, #22
 80083f8:	db0b      	blt.n	8008412 <_strtod_l+0x452>
 80083fa:	9b05      	ldr	r3, [sp, #20]
 80083fc:	1b9e      	subs	r6, r3, r6
 80083fe:	4b59      	ldr	r3, [pc, #356]	; (8008564 <_strtod_l+0x5a4>)
 8008400:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8008404:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008408:	4650      	mov	r0, sl
 800840a:	4659      	mov	r1, fp
 800840c:	f7f8 fa2e 	bl	800086c <__aeabi_ddiv>
 8008410:	e7d6      	b.n	80083c0 <_strtod_l+0x400>
 8008412:	9b06      	ldr	r3, [sp, #24]
 8008414:	eba5 0808 	sub.w	r8, r5, r8
 8008418:	4498      	add	r8, r3
 800841a:	f1b8 0f00 	cmp.w	r8, #0
 800841e:	dd74      	ble.n	800850a <_strtod_l+0x54a>
 8008420:	f018 030f 	ands.w	r3, r8, #15
 8008424:	d00a      	beq.n	800843c <_strtod_l+0x47c>
 8008426:	494f      	ldr	r1, [pc, #316]	; (8008564 <_strtod_l+0x5a4>)
 8008428:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800842c:	4652      	mov	r2, sl
 800842e:	465b      	mov	r3, fp
 8008430:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008434:	f7f8 f8f0 	bl	8000618 <__aeabi_dmul>
 8008438:	4682      	mov	sl, r0
 800843a:	468b      	mov	fp, r1
 800843c:	f038 080f 	bics.w	r8, r8, #15
 8008440:	d04f      	beq.n	80084e2 <_strtod_l+0x522>
 8008442:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8008446:	dd22      	ble.n	800848e <_strtod_l+0x4ce>
 8008448:	2500      	movs	r5, #0
 800844a:	462e      	mov	r6, r5
 800844c:	9507      	str	r5, [sp, #28]
 800844e:	9505      	str	r5, [sp, #20]
 8008450:	2322      	movs	r3, #34	; 0x22
 8008452:	f8df b118 	ldr.w	fp, [pc, #280]	; 800856c <_strtod_l+0x5ac>
 8008456:	6023      	str	r3, [r4, #0]
 8008458:	f04f 0a00 	mov.w	sl, #0
 800845c:	9b07      	ldr	r3, [sp, #28]
 800845e:	2b00      	cmp	r3, #0
 8008460:	f43f adf2 	beq.w	8008048 <_strtod_l+0x88>
 8008464:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008466:	4620      	mov	r0, r4
 8008468:	f001 fec6 	bl	800a1f8 <_Bfree>
 800846c:	9905      	ldr	r1, [sp, #20]
 800846e:	4620      	mov	r0, r4
 8008470:	f001 fec2 	bl	800a1f8 <_Bfree>
 8008474:	4631      	mov	r1, r6
 8008476:	4620      	mov	r0, r4
 8008478:	f001 febe 	bl	800a1f8 <_Bfree>
 800847c:	9907      	ldr	r1, [sp, #28]
 800847e:	4620      	mov	r0, r4
 8008480:	f001 feba 	bl	800a1f8 <_Bfree>
 8008484:	4629      	mov	r1, r5
 8008486:	4620      	mov	r0, r4
 8008488:	f001 feb6 	bl	800a1f8 <_Bfree>
 800848c:	e5dc      	b.n	8008048 <_strtod_l+0x88>
 800848e:	4b36      	ldr	r3, [pc, #216]	; (8008568 <_strtod_l+0x5a8>)
 8008490:	9304      	str	r3, [sp, #16]
 8008492:	2300      	movs	r3, #0
 8008494:	ea4f 1828 	mov.w	r8, r8, asr #4
 8008498:	4650      	mov	r0, sl
 800849a:	4659      	mov	r1, fp
 800849c:	4699      	mov	r9, r3
 800849e:	f1b8 0f01 	cmp.w	r8, #1
 80084a2:	dc21      	bgt.n	80084e8 <_strtod_l+0x528>
 80084a4:	b10b      	cbz	r3, 80084aa <_strtod_l+0x4ea>
 80084a6:	4682      	mov	sl, r0
 80084a8:	468b      	mov	fp, r1
 80084aa:	4b2f      	ldr	r3, [pc, #188]	; (8008568 <_strtod_l+0x5a8>)
 80084ac:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80084b0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80084b4:	4652      	mov	r2, sl
 80084b6:	465b      	mov	r3, fp
 80084b8:	e9d9 0100 	ldrd	r0, r1, [r9]
 80084bc:	f7f8 f8ac 	bl	8000618 <__aeabi_dmul>
 80084c0:	4b2a      	ldr	r3, [pc, #168]	; (800856c <_strtod_l+0x5ac>)
 80084c2:	460a      	mov	r2, r1
 80084c4:	400b      	ands	r3, r1
 80084c6:	492a      	ldr	r1, [pc, #168]	; (8008570 <_strtod_l+0x5b0>)
 80084c8:	428b      	cmp	r3, r1
 80084ca:	4682      	mov	sl, r0
 80084cc:	d8bc      	bhi.n	8008448 <_strtod_l+0x488>
 80084ce:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80084d2:	428b      	cmp	r3, r1
 80084d4:	bf86      	itte	hi
 80084d6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8008574 <_strtod_l+0x5b4>
 80084da:	f04f 3aff 	movhi.w	sl, #4294967295
 80084de:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80084e2:	2300      	movs	r3, #0
 80084e4:	9304      	str	r3, [sp, #16]
 80084e6:	e084      	b.n	80085f2 <_strtod_l+0x632>
 80084e8:	f018 0f01 	tst.w	r8, #1
 80084ec:	d005      	beq.n	80084fa <_strtod_l+0x53a>
 80084ee:	9b04      	ldr	r3, [sp, #16]
 80084f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084f4:	f7f8 f890 	bl	8000618 <__aeabi_dmul>
 80084f8:	2301      	movs	r3, #1
 80084fa:	9a04      	ldr	r2, [sp, #16]
 80084fc:	3208      	adds	r2, #8
 80084fe:	f109 0901 	add.w	r9, r9, #1
 8008502:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008506:	9204      	str	r2, [sp, #16]
 8008508:	e7c9      	b.n	800849e <_strtod_l+0x4de>
 800850a:	d0ea      	beq.n	80084e2 <_strtod_l+0x522>
 800850c:	f1c8 0800 	rsb	r8, r8, #0
 8008510:	f018 020f 	ands.w	r2, r8, #15
 8008514:	d00a      	beq.n	800852c <_strtod_l+0x56c>
 8008516:	4b13      	ldr	r3, [pc, #76]	; (8008564 <_strtod_l+0x5a4>)
 8008518:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800851c:	4650      	mov	r0, sl
 800851e:	4659      	mov	r1, fp
 8008520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008524:	f7f8 f9a2 	bl	800086c <__aeabi_ddiv>
 8008528:	4682      	mov	sl, r0
 800852a:	468b      	mov	fp, r1
 800852c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8008530:	d0d7      	beq.n	80084e2 <_strtod_l+0x522>
 8008532:	f1b8 0f1f 	cmp.w	r8, #31
 8008536:	dd1f      	ble.n	8008578 <_strtod_l+0x5b8>
 8008538:	2500      	movs	r5, #0
 800853a:	462e      	mov	r6, r5
 800853c:	9507      	str	r5, [sp, #28]
 800853e:	9505      	str	r5, [sp, #20]
 8008540:	2322      	movs	r3, #34	; 0x22
 8008542:	f04f 0a00 	mov.w	sl, #0
 8008546:	f04f 0b00 	mov.w	fp, #0
 800854a:	6023      	str	r3, [r4, #0]
 800854c:	e786      	b.n	800845c <_strtod_l+0x49c>
 800854e:	bf00      	nop
 8008550:	0800c8a1 	.word	0x0800c8a1
 8008554:	0800c8e0 	.word	0x0800c8e0
 8008558:	0800c899 	.word	0x0800c899
 800855c:	0800ca24 	.word	0x0800ca24
 8008560:	0800cceb 	.word	0x0800cceb
 8008564:	0800cbb0 	.word	0x0800cbb0
 8008568:	0800cb88 	.word	0x0800cb88
 800856c:	7ff00000 	.word	0x7ff00000
 8008570:	7ca00000 	.word	0x7ca00000
 8008574:	7fefffff 	.word	0x7fefffff
 8008578:	f018 0310 	ands.w	r3, r8, #16
 800857c:	bf18      	it	ne
 800857e:	236a      	movne	r3, #106	; 0x6a
 8008580:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8008930 <_strtod_l+0x970>
 8008584:	9304      	str	r3, [sp, #16]
 8008586:	4650      	mov	r0, sl
 8008588:	4659      	mov	r1, fp
 800858a:	2300      	movs	r3, #0
 800858c:	f018 0f01 	tst.w	r8, #1
 8008590:	d004      	beq.n	800859c <_strtod_l+0x5dc>
 8008592:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008596:	f7f8 f83f 	bl	8000618 <__aeabi_dmul>
 800859a:	2301      	movs	r3, #1
 800859c:	ea5f 0868 	movs.w	r8, r8, asr #1
 80085a0:	f109 0908 	add.w	r9, r9, #8
 80085a4:	d1f2      	bne.n	800858c <_strtod_l+0x5cc>
 80085a6:	b10b      	cbz	r3, 80085ac <_strtod_l+0x5ec>
 80085a8:	4682      	mov	sl, r0
 80085aa:	468b      	mov	fp, r1
 80085ac:	9b04      	ldr	r3, [sp, #16]
 80085ae:	b1c3      	cbz	r3, 80085e2 <_strtod_l+0x622>
 80085b0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80085b4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	4659      	mov	r1, fp
 80085bc:	dd11      	ble.n	80085e2 <_strtod_l+0x622>
 80085be:	2b1f      	cmp	r3, #31
 80085c0:	f340 8124 	ble.w	800880c <_strtod_l+0x84c>
 80085c4:	2b34      	cmp	r3, #52	; 0x34
 80085c6:	bfde      	ittt	le
 80085c8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80085cc:	f04f 33ff 	movle.w	r3, #4294967295
 80085d0:	fa03 f202 	lslle.w	r2, r3, r2
 80085d4:	f04f 0a00 	mov.w	sl, #0
 80085d8:	bfcc      	ite	gt
 80085da:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80085de:	ea02 0b01 	andle.w	fp, r2, r1
 80085e2:	2200      	movs	r2, #0
 80085e4:	2300      	movs	r3, #0
 80085e6:	4650      	mov	r0, sl
 80085e8:	4659      	mov	r1, fp
 80085ea:	f7f8 fa7d 	bl	8000ae8 <__aeabi_dcmpeq>
 80085ee:	2800      	cmp	r0, #0
 80085f0:	d1a2      	bne.n	8008538 <_strtod_l+0x578>
 80085f2:	9b07      	ldr	r3, [sp, #28]
 80085f4:	9300      	str	r3, [sp, #0]
 80085f6:	9908      	ldr	r1, [sp, #32]
 80085f8:	462b      	mov	r3, r5
 80085fa:	463a      	mov	r2, r7
 80085fc:	4620      	mov	r0, r4
 80085fe:	f001 fe63 	bl	800a2c8 <__s2b>
 8008602:	9007      	str	r0, [sp, #28]
 8008604:	2800      	cmp	r0, #0
 8008606:	f43f af1f 	beq.w	8008448 <_strtod_l+0x488>
 800860a:	9b05      	ldr	r3, [sp, #20]
 800860c:	1b9e      	subs	r6, r3, r6
 800860e:	9b06      	ldr	r3, [sp, #24]
 8008610:	2b00      	cmp	r3, #0
 8008612:	bfb4      	ite	lt
 8008614:	4633      	movlt	r3, r6
 8008616:	2300      	movge	r3, #0
 8008618:	930c      	str	r3, [sp, #48]	; 0x30
 800861a:	9b06      	ldr	r3, [sp, #24]
 800861c:	2500      	movs	r5, #0
 800861e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008622:	9312      	str	r3, [sp, #72]	; 0x48
 8008624:	462e      	mov	r6, r5
 8008626:	9b07      	ldr	r3, [sp, #28]
 8008628:	4620      	mov	r0, r4
 800862a:	6859      	ldr	r1, [r3, #4]
 800862c:	f001 fda4 	bl	800a178 <_Balloc>
 8008630:	9005      	str	r0, [sp, #20]
 8008632:	2800      	cmp	r0, #0
 8008634:	f43f af0c 	beq.w	8008450 <_strtod_l+0x490>
 8008638:	9b07      	ldr	r3, [sp, #28]
 800863a:	691a      	ldr	r2, [r3, #16]
 800863c:	3202      	adds	r2, #2
 800863e:	f103 010c 	add.w	r1, r3, #12
 8008642:	0092      	lsls	r2, r2, #2
 8008644:	300c      	adds	r0, #12
 8008646:	f001 fd89 	bl	800a15c <memcpy>
 800864a:	ec4b ab10 	vmov	d0, sl, fp
 800864e:	aa1a      	add	r2, sp, #104	; 0x68
 8008650:	a919      	add	r1, sp, #100	; 0x64
 8008652:	4620      	mov	r0, r4
 8008654:	f002 f97e 	bl	800a954 <__d2b>
 8008658:	ec4b ab18 	vmov	d8, sl, fp
 800865c:	9018      	str	r0, [sp, #96]	; 0x60
 800865e:	2800      	cmp	r0, #0
 8008660:	f43f aef6 	beq.w	8008450 <_strtod_l+0x490>
 8008664:	2101      	movs	r1, #1
 8008666:	4620      	mov	r0, r4
 8008668:	f001 fec8 	bl	800a3fc <__i2b>
 800866c:	4606      	mov	r6, r0
 800866e:	2800      	cmp	r0, #0
 8008670:	f43f aeee 	beq.w	8008450 <_strtod_l+0x490>
 8008674:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008676:	9904      	ldr	r1, [sp, #16]
 8008678:	2b00      	cmp	r3, #0
 800867a:	bfab      	itete	ge
 800867c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800867e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8008680:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8008682:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8008686:	bfac      	ite	ge
 8008688:	eb03 0902 	addge.w	r9, r3, r2
 800868c:	1ad7      	sublt	r7, r2, r3
 800868e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008690:	eba3 0801 	sub.w	r8, r3, r1
 8008694:	4490      	add	r8, r2
 8008696:	4ba1      	ldr	r3, [pc, #644]	; (800891c <_strtod_l+0x95c>)
 8008698:	f108 38ff 	add.w	r8, r8, #4294967295
 800869c:	4598      	cmp	r8, r3
 800869e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80086a2:	f280 80c7 	bge.w	8008834 <_strtod_l+0x874>
 80086a6:	eba3 0308 	sub.w	r3, r3, r8
 80086aa:	2b1f      	cmp	r3, #31
 80086ac:	eba2 0203 	sub.w	r2, r2, r3
 80086b0:	f04f 0101 	mov.w	r1, #1
 80086b4:	f300 80b1 	bgt.w	800881a <_strtod_l+0x85a>
 80086b8:	fa01 f303 	lsl.w	r3, r1, r3
 80086bc:	930d      	str	r3, [sp, #52]	; 0x34
 80086be:	2300      	movs	r3, #0
 80086c0:	9308      	str	r3, [sp, #32]
 80086c2:	eb09 0802 	add.w	r8, r9, r2
 80086c6:	9b04      	ldr	r3, [sp, #16]
 80086c8:	45c1      	cmp	r9, r8
 80086ca:	4417      	add	r7, r2
 80086cc:	441f      	add	r7, r3
 80086ce:	464b      	mov	r3, r9
 80086d0:	bfa8      	it	ge
 80086d2:	4643      	movge	r3, r8
 80086d4:	42bb      	cmp	r3, r7
 80086d6:	bfa8      	it	ge
 80086d8:	463b      	movge	r3, r7
 80086da:	2b00      	cmp	r3, #0
 80086dc:	bfc2      	ittt	gt
 80086de:	eba8 0803 	subgt.w	r8, r8, r3
 80086e2:	1aff      	subgt	r7, r7, r3
 80086e4:	eba9 0903 	subgt.w	r9, r9, r3
 80086e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	dd17      	ble.n	800871e <_strtod_l+0x75e>
 80086ee:	4631      	mov	r1, r6
 80086f0:	461a      	mov	r2, r3
 80086f2:	4620      	mov	r0, r4
 80086f4:	f001 ff42 	bl	800a57c <__pow5mult>
 80086f8:	4606      	mov	r6, r0
 80086fa:	2800      	cmp	r0, #0
 80086fc:	f43f aea8 	beq.w	8008450 <_strtod_l+0x490>
 8008700:	4601      	mov	r1, r0
 8008702:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008704:	4620      	mov	r0, r4
 8008706:	f001 fe8f 	bl	800a428 <__multiply>
 800870a:	900b      	str	r0, [sp, #44]	; 0x2c
 800870c:	2800      	cmp	r0, #0
 800870e:	f43f ae9f 	beq.w	8008450 <_strtod_l+0x490>
 8008712:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008714:	4620      	mov	r0, r4
 8008716:	f001 fd6f 	bl	800a1f8 <_Bfree>
 800871a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800871c:	9318      	str	r3, [sp, #96]	; 0x60
 800871e:	f1b8 0f00 	cmp.w	r8, #0
 8008722:	f300 808c 	bgt.w	800883e <_strtod_l+0x87e>
 8008726:	9b06      	ldr	r3, [sp, #24]
 8008728:	2b00      	cmp	r3, #0
 800872a:	dd08      	ble.n	800873e <_strtod_l+0x77e>
 800872c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800872e:	9905      	ldr	r1, [sp, #20]
 8008730:	4620      	mov	r0, r4
 8008732:	f001 ff23 	bl	800a57c <__pow5mult>
 8008736:	9005      	str	r0, [sp, #20]
 8008738:	2800      	cmp	r0, #0
 800873a:	f43f ae89 	beq.w	8008450 <_strtod_l+0x490>
 800873e:	2f00      	cmp	r7, #0
 8008740:	dd08      	ble.n	8008754 <_strtod_l+0x794>
 8008742:	9905      	ldr	r1, [sp, #20]
 8008744:	463a      	mov	r2, r7
 8008746:	4620      	mov	r0, r4
 8008748:	f001 ff72 	bl	800a630 <__lshift>
 800874c:	9005      	str	r0, [sp, #20]
 800874e:	2800      	cmp	r0, #0
 8008750:	f43f ae7e 	beq.w	8008450 <_strtod_l+0x490>
 8008754:	f1b9 0f00 	cmp.w	r9, #0
 8008758:	dd08      	ble.n	800876c <_strtod_l+0x7ac>
 800875a:	4631      	mov	r1, r6
 800875c:	464a      	mov	r2, r9
 800875e:	4620      	mov	r0, r4
 8008760:	f001 ff66 	bl	800a630 <__lshift>
 8008764:	4606      	mov	r6, r0
 8008766:	2800      	cmp	r0, #0
 8008768:	f43f ae72 	beq.w	8008450 <_strtod_l+0x490>
 800876c:	9a05      	ldr	r2, [sp, #20]
 800876e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008770:	4620      	mov	r0, r4
 8008772:	f001 ffe9 	bl	800a748 <__mdiff>
 8008776:	4605      	mov	r5, r0
 8008778:	2800      	cmp	r0, #0
 800877a:	f43f ae69 	beq.w	8008450 <_strtod_l+0x490>
 800877e:	68c3      	ldr	r3, [r0, #12]
 8008780:	930b      	str	r3, [sp, #44]	; 0x2c
 8008782:	2300      	movs	r3, #0
 8008784:	60c3      	str	r3, [r0, #12]
 8008786:	4631      	mov	r1, r6
 8008788:	f001 ffc2 	bl	800a710 <__mcmp>
 800878c:	2800      	cmp	r0, #0
 800878e:	da60      	bge.n	8008852 <_strtod_l+0x892>
 8008790:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008792:	ea53 030a 	orrs.w	r3, r3, sl
 8008796:	f040 8082 	bne.w	800889e <_strtod_l+0x8de>
 800879a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d17d      	bne.n	800889e <_strtod_l+0x8de>
 80087a2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80087a6:	0d1b      	lsrs	r3, r3, #20
 80087a8:	051b      	lsls	r3, r3, #20
 80087aa:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80087ae:	d976      	bls.n	800889e <_strtod_l+0x8de>
 80087b0:	696b      	ldr	r3, [r5, #20]
 80087b2:	b913      	cbnz	r3, 80087ba <_strtod_l+0x7fa>
 80087b4:	692b      	ldr	r3, [r5, #16]
 80087b6:	2b01      	cmp	r3, #1
 80087b8:	dd71      	ble.n	800889e <_strtod_l+0x8de>
 80087ba:	4629      	mov	r1, r5
 80087bc:	2201      	movs	r2, #1
 80087be:	4620      	mov	r0, r4
 80087c0:	f001 ff36 	bl	800a630 <__lshift>
 80087c4:	4631      	mov	r1, r6
 80087c6:	4605      	mov	r5, r0
 80087c8:	f001 ffa2 	bl	800a710 <__mcmp>
 80087cc:	2800      	cmp	r0, #0
 80087ce:	dd66      	ble.n	800889e <_strtod_l+0x8de>
 80087d0:	9904      	ldr	r1, [sp, #16]
 80087d2:	4a53      	ldr	r2, [pc, #332]	; (8008920 <_strtod_l+0x960>)
 80087d4:	465b      	mov	r3, fp
 80087d6:	2900      	cmp	r1, #0
 80087d8:	f000 8081 	beq.w	80088de <_strtod_l+0x91e>
 80087dc:	ea02 010b 	and.w	r1, r2, fp
 80087e0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80087e4:	dc7b      	bgt.n	80088de <_strtod_l+0x91e>
 80087e6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80087ea:	f77f aea9 	ble.w	8008540 <_strtod_l+0x580>
 80087ee:	4b4d      	ldr	r3, [pc, #308]	; (8008924 <_strtod_l+0x964>)
 80087f0:	4650      	mov	r0, sl
 80087f2:	4659      	mov	r1, fp
 80087f4:	2200      	movs	r2, #0
 80087f6:	f7f7 ff0f 	bl	8000618 <__aeabi_dmul>
 80087fa:	460b      	mov	r3, r1
 80087fc:	4303      	orrs	r3, r0
 80087fe:	bf08      	it	eq
 8008800:	2322      	moveq	r3, #34	; 0x22
 8008802:	4682      	mov	sl, r0
 8008804:	468b      	mov	fp, r1
 8008806:	bf08      	it	eq
 8008808:	6023      	streq	r3, [r4, #0]
 800880a:	e62b      	b.n	8008464 <_strtod_l+0x4a4>
 800880c:	f04f 32ff 	mov.w	r2, #4294967295
 8008810:	fa02 f303 	lsl.w	r3, r2, r3
 8008814:	ea03 0a0a 	and.w	sl, r3, sl
 8008818:	e6e3      	b.n	80085e2 <_strtod_l+0x622>
 800881a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800881e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8008822:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8008826:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800882a:	fa01 f308 	lsl.w	r3, r1, r8
 800882e:	9308      	str	r3, [sp, #32]
 8008830:	910d      	str	r1, [sp, #52]	; 0x34
 8008832:	e746      	b.n	80086c2 <_strtod_l+0x702>
 8008834:	2300      	movs	r3, #0
 8008836:	9308      	str	r3, [sp, #32]
 8008838:	2301      	movs	r3, #1
 800883a:	930d      	str	r3, [sp, #52]	; 0x34
 800883c:	e741      	b.n	80086c2 <_strtod_l+0x702>
 800883e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008840:	4642      	mov	r2, r8
 8008842:	4620      	mov	r0, r4
 8008844:	f001 fef4 	bl	800a630 <__lshift>
 8008848:	9018      	str	r0, [sp, #96]	; 0x60
 800884a:	2800      	cmp	r0, #0
 800884c:	f47f af6b 	bne.w	8008726 <_strtod_l+0x766>
 8008850:	e5fe      	b.n	8008450 <_strtod_l+0x490>
 8008852:	465f      	mov	r7, fp
 8008854:	d16e      	bne.n	8008934 <_strtod_l+0x974>
 8008856:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008858:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800885c:	b342      	cbz	r2, 80088b0 <_strtod_l+0x8f0>
 800885e:	4a32      	ldr	r2, [pc, #200]	; (8008928 <_strtod_l+0x968>)
 8008860:	4293      	cmp	r3, r2
 8008862:	d128      	bne.n	80088b6 <_strtod_l+0x8f6>
 8008864:	9b04      	ldr	r3, [sp, #16]
 8008866:	4651      	mov	r1, sl
 8008868:	b1eb      	cbz	r3, 80088a6 <_strtod_l+0x8e6>
 800886a:	4b2d      	ldr	r3, [pc, #180]	; (8008920 <_strtod_l+0x960>)
 800886c:	403b      	ands	r3, r7
 800886e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008872:	f04f 32ff 	mov.w	r2, #4294967295
 8008876:	d819      	bhi.n	80088ac <_strtod_l+0x8ec>
 8008878:	0d1b      	lsrs	r3, r3, #20
 800887a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800887e:	fa02 f303 	lsl.w	r3, r2, r3
 8008882:	4299      	cmp	r1, r3
 8008884:	d117      	bne.n	80088b6 <_strtod_l+0x8f6>
 8008886:	4b29      	ldr	r3, [pc, #164]	; (800892c <_strtod_l+0x96c>)
 8008888:	429f      	cmp	r7, r3
 800888a:	d102      	bne.n	8008892 <_strtod_l+0x8d2>
 800888c:	3101      	adds	r1, #1
 800888e:	f43f addf 	beq.w	8008450 <_strtod_l+0x490>
 8008892:	4b23      	ldr	r3, [pc, #140]	; (8008920 <_strtod_l+0x960>)
 8008894:	403b      	ands	r3, r7
 8008896:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800889a:	f04f 0a00 	mov.w	sl, #0
 800889e:	9b04      	ldr	r3, [sp, #16]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d1a4      	bne.n	80087ee <_strtod_l+0x82e>
 80088a4:	e5de      	b.n	8008464 <_strtod_l+0x4a4>
 80088a6:	f04f 33ff 	mov.w	r3, #4294967295
 80088aa:	e7ea      	b.n	8008882 <_strtod_l+0x8c2>
 80088ac:	4613      	mov	r3, r2
 80088ae:	e7e8      	b.n	8008882 <_strtod_l+0x8c2>
 80088b0:	ea53 030a 	orrs.w	r3, r3, sl
 80088b4:	d08c      	beq.n	80087d0 <_strtod_l+0x810>
 80088b6:	9b08      	ldr	r3, [sp, #32]
 80088b8:	b1db      	cbz	r3, 80088f2 <_strtod_l+0x932>
 80088ba:	423b      	tst	r3, r7
 80088bc:	d0ef      	beq.n	800889e <_strtod_l+0x8de>
 80088be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80088c0:	9a04      	ldr	r2, [sp, #16]
 80088c2:	4650      	mov	r0, sl
 80088c4:	4659      	mov	r1, fp
 80088c6:	b1c3      	cbz	r3, 80088fa <_strtod_l+0x93a>
 80088c8:	f7ff fb5d 	bl	8007f86 <sulp>
 80088cc:	4602      	mov	r2, r0
 80088ce:	460b      	mov	r3, r1
 80088d0:	ec51 0b18 	vmov	r0, r1, d8
 80088d4:	f7f7 fcea 	bl	80002ac <__adddf3>
 80088d8:	4682      	mov	sl, r0
 80088da:	468b      	mov	fp, r1
 80088dc:	e7df      	b.n	800889e <_strtod_l+0x8de>
 80088de:	4013      	ands	r3, r2
 80088e0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80088e4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80088e8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80088ec:	f04f 3aff 	mov.w	sl, #4294967295
 80088f0:	e7d5      	b.n	800889e <_strtod_l+0x8de>
 80088f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80088f4:	ea13 0f0a 	tst.w	r3, sl
 80088f8:	e7e0      	b.n	80088bc <_strtod_l+0x8fc>
 80088fa:	f7ff fb44 	bl	8007f86 <sulp>
 80088fe:	4602      	mov	r2, r0
 8008900:	460b      	mov	r3, r1
 8008902:	ec51 0b18 	vmov	r0, r1, d8
 8008906:	f7f7 fccf 	bl	80002a8 <__aeabi_dsub>
 800890a:	2200      	movs	r2, #0
 800890c:	2300      	movs	r3, #0
 800890e:	4682      	mov	sl, r0
 8008910:	468b      	mov	fp, r1
 8008912:	f7f8 f8e9 	bl	8000ae8 <__aeabi_dcmpeq>
 8008916:	2800      	cmp	r0, #0
 8008918:	d0c1      	beq.n	800889e <_strtod_l+0x8de>
 800891a:	e611      	b.n	8008540 <_strtod_l+0x580>
 800891c:	fffffc02 	.word	0xfffffc02
 8008920:	7ff00000 	.word	0x7ff00000
 8008924:	39500000 	.word	0x39500000
 8008928:	000fffff 	.word	0x000fffff
 800892c:	7fefffff 	.word	0x7fefffff
 8008930:	0800c8f8 	.word	0x0800c8f8
 8008934:	4631      	mov	r1, r6
 8008936:	4628      	mov	r0, r5
 8008938:	f002 f868 	bl	800aa0c <__ratio>
 800893c:	ec59 8b10 	vmov	r8, r9, d0
 8008940:	ee10 0a10 	vmov	r0, s0
 8008944:	2200      	movs	r2, #0
 8008946:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800894a:	4649      	mov	r1, r9
 800894c:	f7f8 f8e0 	bl	8000b10 <__aeabi_dcmple>
 8008950:	2800      	cmp	r0, #0
 8008952:	d07a      	beq.n	8008a4a <_strtod_l+0xa8a>
 8008954:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008956:	2b00      	cmp	r3, #0
 8008958:	d04a      	beq.n	80089f0 <_strtod_l+0xa30>
 800895a:	4b95      	ldr	r3, [pc, #596]	; (8008bb0 <_strtod_l+0xbf0>)
 800895c:	2200      	movs	r2, #0
 800895e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008962:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8008bb0 <_strtod_l+0xbf0>
 8008966:	f04f 0800 	mov.w	r8, #0
 800896a:	4b92      	ldr	r3, [pc, #584]	; (8008bb4 <_strtod_l+0xbf4>)
 800896c:	403b      	ands	r3, r7
 800896e:	930d      	str	r3, [sp, #52]	; 0x34
 8008970:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008972:	4b91      	ldr	r3, [pc, #580]	; (8008bb8 <_strtod_l+0xbf8>)
 8008974:	429a      	cmp	r2, r3
 8008976:	f040 80b0 	bne.w	8008ada <_strtod_l+0xb1a>
 800897a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800897e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8008982:	ec4b ab10 	vmov	d0, sl, fp
 8008986:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800898a:	f001 ff67 	bl	800a85c <__ulp>
 800898e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008992:	ec53 2b10 	vmov	r2, r3, d0
 8008996:	f7f7 fe3f 	bl	8000618 <__aeabi_dmul>
 800899a:	4652      	mov	r2, sl
 800899c:	465b      	mov	r3, fp
 800899e:	f7f7 fc85 	bl	80002ac <__adddf3>
 80089a2:	460b      	mov	r3, r1
 80089a4:	4983      	ldr	r1, [pc, #524]	; (8008bb4 <_strtod_l+0xbf4>)
 80089a6:	4a85      	ldr	r2, [pc, #532]	; (8008bbc <_strtod_l+0xbfc>)
 80089a8:	4019      	ands	r1, r3
 80089aa:	4291      	cmp	r1, r2
 80089ac:	4682      	mov	sl, r0
 80089ae:	d960      	bls.n	8008a72 <_strtod_l+0xab2>
 80089b0:	ee18 3a90 	vmov	r3, s17
 80089b4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80089b8:	4293      	cmp	r3, r2
 80089ba:	d104      	bne.n	80089c6 <_strtod_l+0xa06>
 80089bc:	ee18 3a10 	vmov	r3, s16
 80089c0:	3301      	adds	r3, #1
 80089c2:	f43f ad45 	beq.w	8008450 <_strtod_l+0x490>
 80089c6:	f8df b200 	ldr.w	fp, [pc, #512]	; 8008bc8 <_strtod_l+0xc08>
 80089ca:	f04f 3aff 	mov.w	sl, #4294967295
 80089ce:	9918      	ldr	r1, [sp, #96]	; 0x60
 80089d0:	4620      	mov	r0, r4
 80089d2:	f001 fc11 	bl	800a1f8 <_Bfree>
 80089d6:	9905      	ldr	r1, [sp, #20]
 80089d8:	4620      	mov	r0, r4
 80089da:	f001 fc0d 	bl	800a1f8 <_Bfree>
 80089de:	4631      	mov	r1, r6
 80089e0:	4620      	mov	r0, r4
 80089e2:	f001 fc09 	bl	800a1f8 <_Bfree>
 80089e6:	4629      	mov	r1, r5
 80089e8:	4620      	mov	r0, r4
 80089ea:	f001 fc05 	bl	800a1f8 <_Bfree>
 80089ee:	e61a      	b.n	8008626 <_strtod_l+0x666>
 80089f0:	f1ba 0f00 	cmp.w	sl, #0
 80089f4:	d11b      	bne.n	8008a2e <_strtod_l+0xa6e>
 80089f6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80089fa:	b9f3      	cbnz	r3, 8008a3a <_strtod_l+0xa7a>
 80089fc:	4b6c      	ldr	r3, [pc, #432]	; (8008bb0 <_strtod_l+0xbf0>)
 80089fe:	2200      	movs	r2, #0
 8008a00:	4640      	mov	r0, r8
 8008a02:	4649      	mov	r1, r9
 8008a04:	f7f8 f87a 	bl	8000afc <__aeabi_dcmplt>
 8008a08:	b9d0      	cbnz	r0, 8008a40 <_strtod_l+0xa80>
 8008a0a:	4640      	mov	r0, r8
 8008a0c:	4649      	mov	r1, r9
 8008a0e:	4b6c      	ldr	r3, [pc, #432]	; (8008bc0 <_strtod_l+0xc00>)
 8008a10:	2200      	movs	r2, #0
 8008a12:	f7f7 fe01 	bl	8000618 <__aeabi_dmul>
 8008a16:	4680      	mov	r8, r0
 8008a18:	4689      	mov	r9, r1
 8008a1a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008a1e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8008a22:	9315      	str	r3, [sp, #84]	; 0x54
 8008a24:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8008a28:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008a2c:	e79d      	b.n	800896a <_strtod_l+0x9aa>
 8008a2e:	f1ba 0f01 	cmp.w	sl, #1
 8008a32:	d102      	bne.n	8008a3a <_strtod_l+0xa7a>
 8008a34:	2f00      	cmp	r7, #0
 8008a36:	f43f ad83 	beq.w	8008540 <_strtod_l+0x580>
 8008a3a:	4b62      	ldr	r3, [pc, #392]	; (8008bc4 <_strtod_l+0xc04>)
 8008a3c:	2200      	movs	r2, #0
 8008a3e:	e78e      	b.n	800895e <_strtod_l+0x99e>
 8008a40:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8008bc0 <_strtod_l+0xc00>
 8008a44:	f04f 0800 	mov.w	r8, #0
 8008a48:	e7e7      	b.n	8008a1a <_strtod_l+0xa5a>
 8008a4a:	4b5d      	ldr	r3, [pc, #372]	; (8008bc0 <_strtod_l+0xc00>)
 8008a4c:	4640      	mov	r0, r8
 8008a4e:	4649      	mov	r1, r9
 8008a50:	2200      	movs	r2, #0
 8008a52:	f7f7 fde1 	bl	8000618 <__aeabi_dmul>
 8008a56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a58:	4680      	mov	r8, r0
 8008a5a:	4689      	mov	r9, r1
 8008a5c:	b933      	cbnz	r3, 8008a6c <_strtod_l+0xaac>
 8008a5e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008a62:	900e      	str	r0, [sp, #56]	; 0x38
 8008a64:	930f      	str	r3, [sp, #60]	; 0x3c
 8008a66:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8008a6a:	e7dd      	b.n	8008a28 <_strtod_l+0xa68>
 8008a6c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8008a70:	e7f9      	b.n	8008a66 <_strtod_l+0xaa6>
 8008a72:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8008a76:	9b04      	ldr	r3, [sp, #16]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d1a8      	bne.n	80089ce <_strtod_l+0xa0e>
 8008a7c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008a80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008a82:	0d1b      	lsrs	r3, r3, #20
 8008a84:	051b      	lsls	r3, r3, #20
 8008a86:	429a      	cmp	r2, r3
 8008a88:	d1a1      	bne.n	80089ce <_strtod_l+0xa0e>
 8008a8a:	4640      	mov	r0, r8
 8008a8c:	4649      	mov	r1, r9
 8008a8e:	f7f8 f923 	bl	8000cd8 <__aeabi_d2lz>
 8008a92:	f7f7 fd93 	bl	80005bc <__aeabi_l2d>
 8008a96:	4602      	mov	r2, r0
 8008a98:	460b      	mov	r3, r1
 8008a9a:	4640      	mov	r0, r8
 8008a9c:	4649      	mov	r1, r9
 8008a9e:	f7f7 fc03 	bl	80002a8 <__aeabi_dsub>
 8008aa2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008aa4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008aa8:	ea43 030a 	orr.w	r3, r3, sl
 8008aac:	4313      	orrs	r3, r2
 8008aae:	4680      	mov	r8, r0
 8008ab0:	4689      	mov	r9, r1
 8008ab2:	d055      	beq.n	8008b60 <_strtod_l+0xba0>
 8008ab4:	a336      	add	r3, pc, #216	; (adr r3, 8008b90 <_strtod_l+0xbd0>)
 8008ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aba:	f7f8 f81f 	bl	8000afc <__aeabi_dcmplt>
 8008abe:	2800      	cmp	r0, #0
 8008ac0:	f47f acd0 	bne.w	8008464 <_strtod_l+0x4a4>
 8008ac4:	a334      	add	r3, pc, #208	; (adr r3, 8008b98 <_strtod_l+0xbd8>)
 8008ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aca:	4640      	mov	r0, r8
 8008acc:	4649      	mov	r1, r9
 8008ace:	f7f8 f833 	bl	8000b38 <__aeabi_dcmpgt>
 8008ad2:	2800      	cmp	r0, #0
 8008ad4:	f43f af7b 	beq.w	80089ce <_strtod_l+0xa0e>
 8008ad8:	e4c4      	b.n	8008464 <_strtod_l+0x4a4>
 8008ada:	9b04      	ldr	r3, [sp, #16]
 8008adc:	b333      	cbz	r3, 8008b2c <_strtod_l+0xb6c>
 8008ade:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008ae0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008ae4:	d822      	bhi.n	8008b2c <_strtod_l+0xb6c>
 8008ae6:	a32e      	add	r3, pc, #184	; (adr r3, 8008ba0 <_strtod_l+0xbe0>)
 8008ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aec:	4640      	mov	r0, r8
 8008aee:	4649      	mov	r1, r9
 8008af0:	f7f8 f80e 	bl	8000b10 <__aeabi_dcmple>
 8008af4:	b1a0      	cbz	r0, 8008b20 <_strtod_l+0xb60>
 8008af6:	4649      	mov	r1, r9
 8008af8:	4640      	mov	r0, r8
 8008afa:	f7f8 f865 	bl	8000bc8 <__aeabi_d2uiz>
 8008afe:	2801      	cmp	r0, #1
 8008b00:	bf38      	it	cc
 8008b02:	2001      	movcc	r0, #1
 8008b04:	f7f7 fd0e 	bl	8000524 <__aeabi_ui2d>
 8008b08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b0a:	4680      	mov	r8, r0
 8008b0c:	4689      	mov	r9, r1
 8008b0e:	bb23      	cbnz	r3, 8008b5a <_strtod_l+0xb9a>
 8008b10:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008b14:	9010      	str	r0, [sp, #64]	; 0x40
 8008b16:	9311      	str	r3, [sp, #68]	; 0x44
 8008b18:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008b1c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008b20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b22:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008b24:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008b28:	1a9b      	subs	r3, r3, r2
 8008b2a:	9309      	str	r3, [sp, #36]	; 0x24
 8008b2c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008b30:	eeb0 0a48 	vmov.f32	s0, s16
 8008b34:	eef0 0a68 	vmov.f32	s1, s17
 8008b38:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008b3c:	f001 fe8e 	bl	800a85c <__ulp>
 8008b40:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008b44:	ec53 2b10 	vmov	r2, r3, d0
 8008b48:	f7f7 fd66 	bl	8000618 <__aeabi_dmul>
 8008b4c:	ec53 2b18 	vmov	r2, r3, d8
 8008b50:	f7f7 fbac 	bl	80002ac <__adddf3>
 8008b54:	4682      	mov	sl, r0
 8008b56:	468b      	mov	fp, r1
 8008b58:	e78d      	b.n	8008a76 <_strtod_l+0xab6>
 8008b5a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8008b5e:	e7db      	b.n	8008b18 <_strtod_l+0xb58>
 8008b60:	a311      	add	r3, pc, #68	; (adr r3, 8008ba8 <_strtod_l+0xbe8>)
 8008b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b66:	f7f7 ffc9 	bl	8000afc <__aeabi_dcmplt>
 8008b6a:	e7b2      	b.n	8008ad2 <_strtod_l+0xb12>
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	930a      	str	r3, [sp, #40]	; 0x28
 8008b70:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008b72:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008b74:	6013      	str	r3, [r2, #0]
 8008b76:	f7ff ba6b 	b.w	8008050 <_strtod_l+0x90>
 8008b7a:	2a65      	cmp	r2, #101	; 0x65
 8008b7c:	f43f ab5f 	beq.w	800823e <_strtod_l+0x27e>
 8008b80:	2a45      	cmp	r2, #69	; 0x45
 8008b82:	f43f ab5c 	beq.w	800823e <_strtod_l+0x27e>
 8008b86:	2301      	movs	r3, #1
 8008b88:	f7ff bb94 	b.w	80082b4 <_strtod_l+0x2f4>
 8008b8c:	f3af 8000 	nop.w
 8008b90:	94a03595 	.word	0x94a03595
 8008b94:	3fdfffff 	.word	0x3fdfffff
 8008b98:	35afe535 	.word	0x35afe535
 8008b9c:	3fe00000 	.word	0x3fe00000
 8008ba0:	ffc00000 	.word	0xffc00000
 8008ba4:	41dfffff 	.word	0x41dfffff
 8008ba8:	94a03595 	.word	0x94a03595
 8008bac:	3fcfffff 	.word	0x3fcfffff
 8008bb0:	3ff00000 	.word	0x3ff00000
 8008bb4:	7ff00000 	.word	0x7ff00000
 8008bb8:	7fe00000 	.word	0x7fe00000
 8008bbc:	7c9fffff 	.word	0x7c9fffff
 8008bc0:	3fe00000 	.word	0x3fe00000
 8008bc4:	bff00000 	.word	0xbff00000
 8008bc8:	7fefffff 	.word	0x7fefffff

08008bcc <_strtod_r>:
 8008bcc:	4b01      	ldr	r3, [pc, #4]	; (8008bd4 <_strtod_r+0x8>)
 8008bce:	f7ff b9f7 	b.w	8007fc0 <_strtod_l>
 8008bd2:	bf00      	nop
 8008bd4:	20000074 	.word	0x20000074

08008bd8 <_strtol_l.constprop.0>:
 8008bd8:	2b01      	cmp	r3, #1
 8008bda:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bde:	d001      	beq.n	8008be4 <_strtol_l.constprop.0+0xc>
 8008be0:	2b24      	cmp	r3, #36	; 0x24
 8008be2:	d906      	bls.n	8008bf2 <_strtol_l.constprop.0+0x1a>
 8008be4:	f7fe fa78 	bl	80070d8 <__errno>
 8008be8:	2316      	movs	r3, #22
 8008bea:	6003      	str	r3, [r0, #0]
 8008bec:	2000      	movs	r0, #0
 8008bee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bf2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008cd8 <_strtol_l.constprop.0+0x100>
 8008bf6:	460d      	mov	r5, r1
 8008bf8:	462e      	mov	r6, r5
 8008bfa:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008bfe:	f814 700c 	ldrb.w	r7, [r4, ip]
 8008c02:	f017 0708 	ands.w	r7, r7, #8
 8008c06:	d1f7      	bne.n	8008bf8 <_strtol_l.constprop.0+0x20>
 8008c08:	2c2d      	cmp	r4, #45	; 0x2d
 8008c0a:	d132      	bne.n	8008c72 <_strtol_l.constprop.0+0x9a>
 8008c0c:	782c      	ldrb	r4, [r5, #0]
 8008c0e:	2701      	movs	r7, #1
 8008c10:	1cb5      	adds	r5, r6, #2
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d05b      	beq.n	8008cce <_strtol_l.constprop.0+0xf6>
 8008c16:	2b10      	cmp	r3, #16
 8008c18:	d109      	bne.n	8008c2e <_strtol_l.constprop.0+0x56>
 8008c1a:	2c30      	cmp	r4, #48	; 0x30
 8008c1c:	d107      	bne.n	8008c2e <_strtol_l.constprop.0+0x56>
 8008c1e:	782c      	ldrb	r4, [r5, #0]
 8008c20:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008c24:	2c58      	cmp	r4, #88	; 0x58
 8008c26:	d14d      	bne.n	8008cc4 <_strtol_l.constprop.0+0xec>
 8008c28:	786c      	ldrb	r4, [r5, #1]
 8008c2a:	2310      	movs	r3, #16
 8008c2c:	3502      	adds	r5, #2
 8008c2e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8008c32:	f108 38ff 	add.w	r8, r8, #4294967295
 8008c36:	f04f 0c00 	mov.w	ip, #0
 8008c3a:	fbb8 f9f3 	udiv	r9, r8, r3
 8008c3e:	4666      	mov	r6, ip
 8008c40:	fb03 8a19 	mls	sl, r3, r9, r8
 8008c44:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008c48:	f1be 0f09 	cmp.w	lr, #9
 8008c4c:	d816      	bhi.n	8008c7c <_strtol_l.constprop.0+0xa4>
 8008c4e:	4674      	mov	r4, lr
 8008c50:	42a3      	cmp	r3, r4
 8008c52:	dd24      	ble.n	8008c9e <_strtol_l.constprop.0+0xc6>
 8008c54:	f1bc 0f00 	cmp.w	ip, #0
 8008c58:	db1e      	blt.n	8008c98 <_strtol_l.constprop.0+0xc0>
 8008c5a:	45b1      	cmp	r9, r6
 8008c5c:	d31c      	bcc.n	8008c98 <_strtol_l.constprop.0+0xc0>
 8008c5e:	d101      	bne.n	8008c64 <_strtol_l.constprop.0+0x8c>
 8008c60:	45a2      	cmp	sl, r4
 8008c62:	db19      	blt.n	8008c98 <_strtol_l.constprop.0+0xc0>
 8008c64:	fb06 4603 	mla	r6, r6, r3, r4
 8008c68:	f04f 0c01 	mov.w	ip, #1
 8008c6c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008c70:	e7e8      	b.n	8008c44 <_strtol_l.constprop.0+0x6c>
 8008c72:	2c2b      	cmp	r4, #43	; 0x2b
 8008c74:	bf04      	itt	eq
 8008c76:	782c      	ldrbeq	r4, [r5, #0]
 8008c78:	1cb5      	addeq	r5, r6, #2
 8008c7a:	e7ca      	b.n	8008c12 <_strtol_l.constprop.0+0x3a>
 8008c7c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8008c80:	f1be 0f19 	cmp.w	lr, #25
 8008c84:	d801      	bhi.n	8008c8a <_strtol_l.constprop.0+0xb2>
 8008c86:	3c37      	subs	r4, #55	; 0x37
 8008c88:	e7e2      	b.n	8008c50 <_strtol_l.constprop.0+0x78>
 8008c8a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8008c8e:	f1be 0f19 	cmp.w	lr, #25
 8008c92:	d804      	bhi.n	8008c9e <_strtol_l.constprop.0+0xc6>
 8008c94:	3c57      	subs	r4, #87	; 0x57
 8008c96:	e7db      	b.n	8008c50 <_strtol_l.constprop.0+0x78>
 8008c98:	f04f 3cff 	mov.w	ip, #4294967295
 8008c9c:	e7e6      	b.n	8008c6c <_strtol_l.constprop.0+0x94>
 8008c9e:	f1bc 0f00 	cmp.w	ip, #0
 8008ca2:	da05      	bge.n	8008cb0 <_strtol_l.constprop.0+0xd8>
 8008ca4:	2322      	movs	r3, #34	; 0x22
 8008ca6:	6003      	str	r3, [r0, #0]
 8008ca8:	4646      	mov	r6, r8
 8008caa:	b942      	cbnz	r2, 8008cbe <_strtol_l.constprop.0+0xe6>
 8008cac:	4630      	mov	r0, r6
 8008cae:	e79e      	b.n	8008bee <_strtol_l.constprop.0+0x16>
 8008cb0:	b107      	cbz	r7, 8008cb4 <_strtol_l.constprop.0+0xdc>
 8008cb2:	4276      	negs	r6, r6
 8008cb4:	2a00      	cmp	r2, #0
 8008cb6:	d0f9      	beq.n	8008cac <_strtol_l.constprop.0+0xd4>
 8008cb8:	f1bc 0f00 	cmp.w	ip, #0
 8008cbc:	d000      	beq.n	8008cc0 <_strtol_l.constprop.0+0xe8>
 8008cbe:	1e69      	subs	r1, r5, #1
 8008cc0:	6011      	str	r1, [r2, #0]
 8008cc2:	e7f3      	b.n	8008cac <_strtol_l.constprop.0+0xd4>
 8008cc4:	2430      	movs	r4, #48	; 0x30
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d1b1      	bne.n	8008c2e <_strtol_l.constprop.0+0x56>
 8008cca:	2308      	movs	r3, #8
 8008ccc:	e7af      	b.n	8008c2e <_strtol_l.constprop.0+0x56>
 8008cce:	2c30      	cmp	r4, #48	; 0x30
 8008cd0:	d0a5      	beq.n	8008c1e <_strtol_l.constprop.0+0x46>
 8008cd2:	230a      	movs	r3, #10
 8008cd4:	e7ab      	b.n	8008c2e <_strtol_l.constprop.0+0x56>
 8008cd6:	bf00      	nop
 8008cd8:	0800c921 	.word	0x0800c921

08008cdc <_strtol_r>:
 8008cdc:	f7ff bf7c 	b.w	8008bd8 <_strtol_l.constprop.0>

08008ce0 <_write_r>:
 8008ce0:	b538      	push	{r3, r4, r5, lr}
 8008ce2:	4d07      	ldr	r5, [pc, #28]	; (8008d00 <_write_r+0x20>)
 8008ce4:	4604      	mov	r4, r0
 8008ce6:	4608      	mov	r0, r1
 8008ce8:	4611      	mov	r1, r2
 8008cea:	2200      	movs	r2, #0
 8008cec:	602a      	str	r2, [r5, #0]
 8008cee:	461a      	mov	r2, r3
 8008cf0:	f7f9 fbad 	bl	800244e <_write>
 8008cf4:	1c43      	adds	r3, r0, #1
 8008cf6:	d102      	bne.n	8008cfe <_write_r+0x1e>
 8008cf8:	682b      	ldr	r3, [r5, #0]
 8008cfa:	b103      	cbz	r3, 8008cfe <_write_r+0x1e>
 8008cfc:	6023      	str	r3, [r4, #0]
 8008cfe:	bd38      	pop	{r3, r4, r5, pc}
 8008d00:	200004d4 	.word	0x200004d4

08008d04 <_close_r>:
 8008d04:	b538      	push	{r3, r4, r5, lr}
 8008d06:	4d06      	ldr	r5, [pc, #24]	; (8008d20 <_close_r+0x1c>)
 8008d08:	2300      	movs	r3, #0
 8008d0a:	4604      	mov	r4, r0
 8008d0c:	4608      	mov	r0, r1
 8008d0e:	602b      	str	r3, [r5, #0]
 8008d10:	f7f9 fbb9 	bl	8002486 <_close>
 8008d14:	1c43      	adds	r3, r0, #1
 8008d16:	d102      	bne.n	8008d1e <_close_r+0x1a>
 8008d18:	682b      	ldr	r3, [r5, #0]
 8008d1a:	b103      	cbz	r3, 8008d1e <_close_r+0x1a>
 8008d1c:	6023      	str	r3, [r4, #0]
 8008d1e:	bd38      	pop	{r3, r4, r5, pc}
 8008d20:	200004d4 	.word	0x200004d4

08008d24 <quorem>:
 8008d24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d28:	6903      	ldr	r3, [r0, #16]
 8008d2a:	690c      	ldr	r4, [r1, #16]
 8008d2c:	42a3      	cmp	r3, r4
 8008d2e:	4607      	mov	r7, r0
 8008d30:	f2c0 8081 	blt.w	8008e36 <quorem+0x112>
 8008d34:	3c01      	subs	r4, #1
 8008d36:	f101 0814 	add.w	r8, r1, #20
 8008d3a:	f100 0514 	add.w	r5, r0, #20
 8008d3e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008d42:	9301      	str	r3, [sp, #4]
 8008d44:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008d48:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008d4c:	3301      	adds	r3, #1
 8008d4e:	429a      	cmp	r2, r3
 8008d50:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008d54:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008d58:	fbb2 f6f3 	udiv	r6, r2, r3
 8008d5c:	d331      	bcc.n	8008dc2 <quorem+0x9e>
 8008d5e:	f04f 0e00 	mov.w	lr, #0
 8008d62:	4640      	mov	r0, r8
 8008d64:	46ac      	mov	ip, r5
 8008d66:	46f2      	mov	sl, lr
 8008d68:	f850 2b04 	ldr.w	r2, [r0], #4
 8008d6c:	b293      	uxth	r3, r2
 8008d6e:	fb06 e303 	mla	r3, r6, r3, lr
 8008d72:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008d76:	b29b      	uxth	r3, r3
 8008d78:	ebaa 0303 	sub.w	r3, sl, r3
 8008d7c:	f8dc a000 	ldr.w	sl, [ip]
 8008d80:	0c12      	lsrs	r2, r2, #16
 8008d82:	fa13 f38a 	uxtah	r3, r3, sl
 8008d86:	fb06 e202 	mla	r2, r6, r2, lr
 8008d8a:	9300      	str	r3, [sp, #0]
 8008d8c:	9b00      	ldr	r3, [sp, #0]
 8008d8e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008d92:	b292      	uxth	r2, r2
 8008d94:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008d98:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008d9c:	f8bd 3000 	ldrh.w	r3, [sp]
 8008da0:	4581      	cmp	r9, r0
 8008da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008da6:	f84c 3b04 	str.w	r3, [ip], #4
 8008daa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008dae:	d2db      	bcs.n	8008d68 <quorem+0x44>
 8008db0:	f855 300b 	ldr.w	r3, [r5, fp]
 8008db4:	b92b      	cbnz	r3, 8008dc2 <quorem+0x9e>
 8008db6:	9b01      	ldr	r3, [sp, #4]
 8008db8:	3b04      	subs	r3, #4
 8008dba:	429d      	cmp	r5, r3
 8008dbc:	461a      	mov	r2, r3
 8008dbe:	d32e      	bcc.n	8008e1e <quorem+0xfa>
 8008dc0:	613c      	str	r4, [r7, #16]
 8008dc2:	4638      	mov	r0, r7
 8008dc4:	f001 fca4 	bl	800a710 <__mcmp>
 8008dc8:	2800      	cmp	r0, #0
 8008dca:	db24      	blt.n	8008e16 <quorem+0xf2>
 8008dcc:	3601      	adds	r6, #1
 8008dce:	4628      	mov	r0, r5
 8008dd0:	f04f 0c00 	mov.w	ip, #0
 8008dd4:	f858 2b04 	ldr.w	r2, [r8], #4
 8008dd8:	f8d0 e000 	ldr.w	lr, [r0]
 8008ddc:	b293      	uxth	r3, r2
 8008dde:	ebac 0303 	sub.w	r3, ip, r3
 8008de2:	0c12      	lsrs	r2, r2, #16
 8008de4:	fa13 f38e 	uxtah	r3, r3, lr
 8008de8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008dec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008df0:	b29b      	uxth	r3, r3
 8008df2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008df6:	45c1      	cmp	r9, r8
 8008df8:	f840 3b04 	str.w	r3, [r0], #4
 8008dfc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008e00:	d2e8      	bcs.n	8008dd4 <quorem+0xb0>
 8008e02:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008e06:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008e0a:	b922      	cbnz	r2, 8008e16 <quorem+0xf2>
 8008e0c:	3b04      	subs	r3, #4
 8008e0e:	429d      	cmp	r5, r3
 8008e10:	461a      	mov	r2, r3
 8008e12:	d30a      	bcc.n	8008e2a <quorem+0x106>
 8008e14:	613c      	str	r4, [r7, #16]
 8008e16:	4630      	mov	r0, r6
 8008e18:	b003      	add	sp, #12
 8008e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e1e:	6812      	ldr	r2, [r2, #0]
 8008e20:	3b04      	subs	r3, #4
 8008e22:	2a00      	cmp	r2, #0
 8008e24:	d1cc      	bne.n	8008dc0 <quorem+0x9c>
 8008e26:	3c01      	subs	r4, #1
 8008e28:	e7c7      	b.n	8008dba <quorem+0x96>
 8008e2a:	6812      	ldr	r2, [r2, #0]
 8008e2c:	3b04      	subs	r3, #4
 8008e2e:	2a00      	cmp	r2, #0
 8008e30:	d1f0      	bne.n	8008e14 <quorem+0xf0>
 8008e32:	3c01      	subs	r4, #1
 8008e34:	e7eb      	b.n	8008e0e <quorem+0xea>
 8008e36:	2000      	movs	r0, #0
 8008e38:	e7ee      	b.n	8008e18 <quorem+0xf4>
 8008e3a:	0000      	movs	r0, r0
 8008e3c:	0000      	movs	r0, r0
	...

08008e40 <_dtoa_r>:
 8008e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e44:	ed2d 8b04 	vpush	{d8-d9}
 8008e48:	ec57 6b10 	vmov	r6, r7, d0
 8008e4c:	b093      	sub	sp, #76	; 0x4c
 8008e4e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008e50:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008e54:	9106      	str	r1, [sp, #24]
 8008e56:	ee10 aa10 	vmov	sl, s0
 8008e5a:	4604      	mov	r4, r0
 8008e5c:	9209      	str	r2, [sp, #36]	; 0x24
 8008e5e:	930c      	str	r3, [sp, #48]	; 0x30
 8008e60:	46bb      	mov	fp, r7
 8008e62:	b975      	cbnz	r5, 8008e82 <_dtoa_r+0x42>
 8008e64:	2010      	movs	r0, #16
 8008e66:	f001 f95f 	bl	800a128 <malloc>
 8008e6a:	4602      	mov	r2, r0
 8008e6c:	6260      	str	r0, [r4, #36]	; 0x24
 8008e6e:	b920      	cbnz	r0, 8008e7a <_dtoa_r+0x3a>
 8008e70:	4ba7      	ldr	r3, [pc, #668]	; (8009110 <_dtoa_r+0x2d0>)
 8008e72:	21ea      	movs	r1, #234	; 0xea
 8008e74:	48a7      	ldr	r0, [pc, #668]	; (8009114 <_dtoa_r+0x2d4>)
 8008e76:	f002 fcd7 	bl	800b828 <__assert_func>
 8008e7a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008e7e:	6005      	str	r5, [r0, #0]
 8008e80:	60c5      	str	r5, [r0, #12]
 8008e82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008e84:	6819      	ldr	r1, [r3, #0]
 8008e86:	b151      	cbz	r1, 8008e9e <_dtoa_r+0x5e>
 8008e88:	685a      	ldr	r2, [r3, #4]
 8008e8a:	604a      	str	r2, [r1, #4]
 8008e8c:	2301      	movs	r3, #1
 8008e8e:	4093      	lsls	r3, r2
 8008e90:	608b      	str	r3, [r1, #8]
 8008e92:	4620      	mov	r0, r4
 8008e94:	f001 f9b0 	bl	800a1f8 <_Bfree>
 8008e98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	601a      	str	r2, [r3, #0]
 8008e9e:	1e3b      	subs	r3, r7, #0
 8008ea0:	bfaa      	itet	ge
 8008ea2:	2300      	movge	r3, #0
 8008ea4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008ea8:	f8c8 3000 	strge.w	r3, [r8]
 8008eac:	4b9a      	ldr	r3, [pc, #616]	; (8009118 <_dtoa_r+0x2d8>)
 8008eae:	bfbc      	itt	lt
 8008eb0:	2201      	movlt	r2, #1
 8008eb2:	f8c8 2000 	strlt.w	r2, [r8]
 8008eb6:	ea33 030b 	bics.w	r3, r3, fp
 8008eba:	d11b      	bne.n	8008ef4 <_dtoa_r+0xb4>
 8008ebc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008ebe:	f242 730f 	movw	r3, #9999	; 0x270f
 8008ec2:	6013      	str	r3, [r2, #0]
 8008ec4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008ec8:	4333      	orrs	r3, r6
 8008eca:	f000 8592 	beq.w	80099f2 <_dtoa_r+0xbb2>
 8008ece:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008ed0:	b963      	cbnz	r3, 8008eec <_dtoa_r+0xac>
 8008ed2:	4b92      	ldr	r3, [pc, #584]	; (800911c <_dtoa_r+0x2dc>)
 8008ed4:	e022      	b.n	8008f1c <_dtoa_r+0xdc>
 8008ed6:	4b92      	ldr	r3, [pc, #584]	; (8009120 <_dtoa_r+0x2e0>)
 8008ed8:	9301      	str	r3, [sp, #4]
 8008eda:	3308      	adds	r3, #8
 8008edc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008ede:	6013      	str	r3, [r2, #0]
 8008ee0:	9801      	ldr	r0, [sp, #4]
 8008ee2:	b013      	add	sp, #76	; 0x4c
 8008ee4:	ecbd 8b04 	vpop	{d8-d9}
 8008ee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008eec:	4b8b      	ldr	r3, [pc, #556]	; (800911c <_dtoa_r+0x2dc>)
 8008eee:	9301      	str	r3, [sp, #4]
 8008ef0:	3303      	adds	r3, #3
 8008ef2:	e7f3      	b.n	8008edc <_dtoa_r+0x9c>
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	4650      	mov	r0, sl
 8008efa:	4659      	mov	r1, fp
 8008efc:	f7f7 fdf4 	bl	8000ae8 <__aeabi_dcmpeq>
 8008f00:	ec4b ab19 	vmov	d9, sl, fp
 8008f04:	4680      	mov	r8, r0
 8008f06:	b158      	cbz	r0, 8008f20 <_dtoa_r+0xe0>
 8008f08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008f0a:	2301      	movs	r3, #1
 8008f0c:	6013      	str	r3, [r2, #0]
 8008f0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	f000 856b 	beq.w	80099ec <_dtoa_r+0xbac>
 8008f16:	4883      	ldr	r0, [pc, #524]	; (8009124 <_dtoa_r+0x2e4>)
 8008f18:	6018      	str	r0, [r3, #0]
 8008f1a:	1e43      	subs	r3, r0, #1
 8008f1c:	9301      	str	r3, [sp, #4]
 8008f1e:	e7df      	b.n	8008ee0 <_dtoa_r+0xa0>
 8008f20:	ec4b ab10 	vmov	d0, sl, fp
 8008f24:	aa10      	add	r2, sp, #64	; 0x40
 8008f26:	a911      	add	r1, sp, #68	; 0x44
 8008f28:	4620      	mov	r0, r4
 8008f2a:	f001 fd13 	bl	800a954 <__d2b>
 8008f2e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8008f32:	ee08 0a10 	vmov	s16, r0
 8008f36:	2d00      	cmp	r5, #0
 8008f38:	f000 8084 	beq.w	8009044 <_dtoa_r+0x204>
 8008f3c:	ee19 3a90 	vmov	r3, s19
 8008f40:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008f44:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008f48:	4656      	mov	r6, sl
 8008f4a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008f4e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008f52:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008f56:	4b74      	ldr	r3, [pc, #464]	; (8009128 <_dtoa_r+0x2e8>)
 8008f58:	2200      	movs	r2, #0
 8008f5a:	4630      	mov	r0, r6
 8008f5c:	4639      	mov	r1, r7
 8008f5e:	f7f7 f9a3 	bl	80002a8 <__aeabi_dsub>
 8008f62:	a365      	add	r3, pc, #404	; (adr r3, 80090f8 <_dtoa_r+0x2b8>)
 8008f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f68:	f7f7 fb56 	bl	8000618 <__aeabi_dmul>
 8008f6c:	a364      	add	r3, pc, #400	; (adr r3, 8009100 <_dtoa_r+0x2c0>)
 8008f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f72:	f7f7 f99b 	bl	80002ac <__adddf3>
 8008f76:	4606      	mov	r6, r0
 8008f78:	4628      	mov	r0, r5
 8008f7a:	460f      	mov	r7, r1
 8008f7c:	f7f7 fae2 	bl	8000544 <__aeabi_i2d>
 8008f80:	a361      	add	r3, pc, #388	; (adr r3, 8009108 <_dtoa_r+0x2c8>)
 8008f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f86:	f7f7 fb47 	bl	8000618 <__aeabi_dmul>
 8008f8a:	4602      	mov	r2, r0
 8008f8c:	460b      	mov	r3, r1
 8008f8e:	4630      	mov	r0, r6
 8008f90:	4639      	mov	r1, r7
 8008f92:	f7f7 f98b 	bl	80002ac <__adddf3>
 8008f96:	4606      	mov	r6, r0
 8008f98:	460f      	mov	r7, r1
 8008f9a:	f7f7 fded 	bl	8000b78 <__aeabi_d2iz>
 8008f9e:	2200      	movs	r2, #0
 8008fa0:	9000      	str	r0, [sp, #0]
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	4630      	mov	r0, r6
 8008fa6:	4639      	mov	r1, r7
 8008fa8:	f7f7 fda8 	bl	8000afc <__aeabi_dcmplt>
 8008fac:	b150      	cbz	r0, 8008fc4 <_dtoa_r+0x184>
 8008fae:	9800      	ldr	r0, [sp, #0]
 8008fb0:	f7f7 fac8 	bl	8000544 <__aeabi_i2d>
 8008fb4:	4632      	mov	r2, r6
 8008fb6:	463b      	mov	r3, r7
 8008fb8:	f7f7 fd96 	bl	8000ae8 <__aeabi_dcmpeq>
 8008fbc:	b910      	cbnz	r0, 8008fc4 <_dtoa_r+0x184>
 8008fbe:	9b00      	ldr	r3, [sp, #0]
 8008fc0:	3b01      	subs	r3, #1
 8008fc2:	9300      	str	r3, [sp, #0]
 8008fc4:	9b00      	ldr	r3, [sp, #0]
 8008fc6:	2b16      	cmp	r3, #22
 8008fc8:	d85a      	bhi.n	8009080 <_dtoa_r+0x240>
 8008fca:	9a00      	ldr	r2, [sp, #0]
 8008fcc:	4b57      	ldr	r3, [pc, #348]	; (800912c <_dtoa_r+0x2ec>)
 8008fce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fd6:	ec51 0b19 	vmov	r0, r1, d9
 8008fda:	f7f7 fd8f 	bl	8000afc <__aeabi_dcmplt>
 8008fde:	2800      	cmp	r0, #0
 8008fe0:	d050      	beq.n	8009084 <_dtoa_r+0x244>
 8008fe2:	9b00      	ldr	r3, [sp, #0]
 8008fe4:	3b01      	subs	r3, #1
 8008fe6:	9300      	str	r3, [sp, #0]
 8008fe8:	2300      	movs	r3, #0
 8008fea:	930b      	str	r3, [sp, #44]	; 0x2c
 8008fec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008fee:	1b5d      	subs	r5, r3, r5
 8008ff0:	1e6b      	subs	r3, r5, #1
 8008ff2:	9305      	str	r3, [sp, #20]
 8008ff4:	bf45      	ittet	mi
 8008ff6:	f1c5 0301 	rsbmi	r3, r5, #1
 8008ffa:	9304      	strmi	r3, [sp, #16]
 8008ffc:	2300      	movpl	r3, #0
 8008ffe:	2300      	movmi	r3, #0
 8009000:	bf4c      	ite	mi
 8009002:	9305      	strmi	r3, [sp, #20]
 8009004:	9304      	strpl	r3, [sp, #16]
 8009006:	9b00      	ldr	r3, [sp, #0]
 8009008:	2b00      	cmp	r3, #0
 800900a:	db3d      	blt.n	8009088 <_dtoa_r+0x248>
 800900c:	9b05      	ldr	r3, [sp, #20]
 800900e:	9a00      	ldr	r2, [sp, #0]
 8009010:	920a      	str	r2, [sp, #40]	; 0x28
 8009012:	4413      	add	r3, r2
 8009014:	9305      	str	r3, [sp, #20]
 8009016:	2300      	movs	r3, #0
 8009018:	9307      	str	r3, [sp, #28]
 800901a:	9b06      	ldr	r3, [sp, #24]
 800901c:	2b09      	cmp	r3, #9
 800901e:	f200 8089 	bhi.w	8009134 <_dtoa_r+0x2f4>
 8009022:	2b05      	cmp	r3, #5
 8009024:	bfc4      	itt	gt
 8009026:	3b04      	subgt	r3, #4
 8009028:	9306      	strgt	r3, [sp, #24]
 800902a:	9b06      	ldr	r3, [sp, #24]
 800902c:	f1a3 0302 	sub.w	r3, r3, #2
 8009030:	bfcc      	ite	gt
 8009032:	2500      	movgt	r5, #0
 8009034:	2501      	movle	r5, #1
 8009036:	2b03      	cmp	r3, #3
 8009038:	f200 8087 	bhi.w	800914a <_dtoa_r+0x30a>
 800903c:	e8df f003 	tbb	[pc, r3]
 8009040:	59383a2d 	.word	0x59383a2d
 8009044:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009048:	441d      	add	r5, r3
 800904a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800904e:	2b20      	cmp	r3, #32
 8009050:	bfc1      	itttt	gt
 8009052:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009056:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800905a:	fa0b f303 	lslgt.w	r3, fp, r3
 800905e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009062:	bfda      	itte	le
 8009064:	f1c3 0320 	rsble	r3, r3, #32
 8009068:	fa06 f003 	lslle.w	r0, r6, r3
 800906c:	4318      	orrgt	r0, r3
 800906e:	f7f7 fa59 	bl	8000524 <__aeabi_ui2d>
 8009072:	2301      	movs	r3, #1
 8009074:	4606      	mov	r6, r0
 8009076:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800907a:	3d01      	subs	r5, #1
 800907c:	930e      	str	r3, [sp, #56]	; 0x38
 800907e:	e76a      	b.n	8008f56 <_dtoa_r+0x116>
 8009080:	2301      	movs	r3, #1
 8009082:	e7b2      	b.n	8008fea <_dtoa_r+0x1aa>
 8009084:	900b      	str	r0, [sp, #44]	; 0x2c
 8009086:	e7b1      	b.n	8008fec <_dtoa_r+0x1ac>
 8009088:	9b04      	ldr	r3, [sp, #16]
 800908a:	9a00      	ldr	r2, [sp, #0]
 800908c:	1a9b      	subs	r3, r3, r2
 800908e:	9304      	str	r3, [sp, #16]
 8009090:	4253      	negs	r3, r2
 8009092:	9307      	str	r3, [sp, #28]
 8009094:	2300      	movs	r3, #0
 8009096:	930a      	str	r3, [sp, #40]	; 0x28
 8009098:	e7bf      	b.n	800901a <_dtoa_r+0x1da>
 800909a:	2300      	movs	r3, #0
 800909c:	9308      	str	r3, [sp, #32]
 800909e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	dc55      	bgt.n	8009150 <_dtoa_r+0x310>
 80090a4:	2301      	movs	r3, #1
 80090a6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80090aa:	461a      	mov	r2, r3
 80090ac:	9209      	str	r2, [sp, #36]	; 0x24
 80090ae:	e00c      	b.n	80090ca <_dtoa_r+0x28a>
 80090b0:	2301      	movs	r3, #1
 80090b2:	e7f3      	b.n	800909c <_dtoa_r+0x25c>
 80090b4:	2300      	movs	r3, #0
 80090b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80090b8:	9308      	str	r3, [sp, #32]
 80090ba:	9b00      	ldr	r3, [sp, #0]
 80090bc:	4413      	add	r3, r2
 80090be:	9302      	str	r3, [sp, #8]
 80090c0:	3301      	adds	r3, #1
 80090c2:	2b01      	cmp	r3, #1
 80090c4:	9303      	str	r3, [sp, #12]
 80090c6:	bfb8      	it	lt
 80090c8:	2301      	movlt	r3, #1
 80090ca:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80090cc:	2200      	movs	r2, #0
 80090ce:	6042      	str	r2, [r0, #4]
 80090d0:	2204      	movs	r2, #4
 80090d2:	f102 0614 	add.w	r6, r2, #20
 80090d6:	429e      	cmp	r6, r3
 80090d8:	6841      	ldr	r1, [r0, #4]
 80090da:	d93d      	bls.n	8009158 <_dtoa_r+0x318>
 80090dc:	4620      	mov	r0, r4
 80090de:	f001 f84b 	bl	800a178 <_Balloc>
 80090e2:	9001      	str	r0, [sp, #4]
 80090e4:	2800      	cmp	r0, #0
 80090e6:	d13b      	bne.n	8009160 <_dtoa_r+0x320>
 80090e8:	4b11      	ldr	r3, [pc, #68]	; (8009130 <_dtoa_r+0x2f0>)
 80090ea:	4602      	mov	r2, r0
 80090ec:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80090f0:	e6c0      	b.n	8008e74 <_dtoa_r+0x34>
 80090f2:	2301      	movs	r3, #1
 80090f4:	e7df      	b.n	80090b6 <_dtoa_r+0x276>
 80090f6:	bf00      	nop
 80090f8:	636f4361 	.word	0x636f4361
 80090fc:	3fd287a7 	.word	0x3fd287a7
 8009100:	8b60c8b3 	.word	0x8b60c8b3
 8009104:	3fc68a28 	.word	0x3fc68a28
 8009108:	509f79fb 	.word	0x509f79fb
 800910c:	3fd34413 	.word	0x3fd34413
 8009110:	0800ca2e 	.word	0x0800ca2e
 8009114:	0800ca45 	.word	0x0800ca45
 8009118:	7ff00000 	.word	0x7ff00000
 800911c:	0800ca2a 	.word	0x0800ca2a
 8009120:	0800ca21 	.word	0x0800ca21
 8009124:	0800cc9a 	.word	0x0800cc9a
 8009128:	3ff80000 	.word	0x3ff80000
 800912c:	0800cbb0 	.word	0x0800cbb0
 8009130:	0800caa0 	.word	0x0800caa0
 8009134:	2501      	movs	r5, #1
 8009136:	2300      	movs	r3, #0
 8009138:	9306      	str	r3, [sp, #24]
 800913a:	9508      	str	r5, [sp, #32]
 800913c:	f04f 33ff 	mov.w	r3, #4294967295
 8009140:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009144:	2200      	movs	r2, #0
 8009146:	2312      	movs	r3, #18
 8009148:	e7b0      	b.n	80090ac <_dtoa_r+0x26c>
 800914a:	2301      	movs	r3, #1
 800914c:	9308      	str	r3, [sp, #32]
 800914e:	e7f5      	b.n	800913c <_dtoa_r+0x2fc>
 8009150:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009152:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009156:	e7b8      	b.n	80090ca <_dtoa_r+0x28a>
 8009158:	3101      	adds	r1, #1
 800915a:	6041      	str	r1, [r0, #4]
 800915c:	0052      	lsls	r2, r2, #1
 800915e:	e7b8      	b.n	80090d2 <_dtoa_r+0x292>
 8009160:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009162:	9a01      	ldr	r2, [sp, #4]
 8009164:	601a      	str	r2, [r3, #0]
 8009166:	9b03      	ldr	r3, [sp, #12]
 8009168:	2b0e      	cmp	r3, #14
 800916a:	f200 809d 	bhi.w	80092a8 <_dtoa_r+0x468>
 800916e:	2d00      	cmp	r5, #0
 8009170:	f000 809a 	beq.w	80092a8 <_dtoa_r+0x468>
 8009174:	9b00      	ldr	r3, [sp, #0]
 8009176:	2b00      	cmp	r3, #0
 8009178:	dd32      	ble.n	80091e0 <_dtoa_r+0x3a0>
 800917a:	4ab7      	ldr	r2, [pc, #732]	; (8009458 <_dtoa_r+0x618>)
 800917c:	f003 030f 	and.w	r3, r3, #15
 8009180:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009184:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009188:	9b00      	ldr	r3, [sp, #0]
 800918a:	05d8      	lsls	r0, r3, #23
 800918c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009190:	d516      	bpl.n	80091c0 <_dtoa_r+0x380>
 8009192:	4bb2      	ldr	r3, [pc, #712]	; (800945c <_dtoa_r+0x61c>)
 8009194:	ec51 0b19 	vmov	r0, r1, d9
 8009198:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800919c:	f7f7 fb66 	bl	800086c <__aeabi_ddiv>
 80091a0:	f007 070f 	and.w	r7, r7, #15
 80091a4:	4682      	mov	sl, r0
 80091a6:	468b      	mov	fp, r1
 80091a8:	2503      	movs	r5, #3
 80091aa:	4eac      	ldr	r6, [pc, #688]	; (800945c <_dtoa_r+0x61c>)
 80091ac:	b957      	cbnz	r7, 80091c4 <_dtoa_r+0x384>
 80091ae:	4642      	mov	r2, r8
 80091b0:	464b      	mov	r3, r9
 80091b2:	4650      	mov	r0, sl
 80091b4:	4659      	mov	r1, fp
 80091b6:	f7f7 fb59 	bl	800086c <__aeabi_ddiv>
 80091ba:	4682      	mov	sl, r0
 80091bc:	468b      	mov	fp, r1
 80091be:	e028      	b.n	8009212 <_dtoa_r+0x3d2>
 80091c0:	2502      	movs	r5, #2
 80091c2:	e7f2      	b.n	80091aa <_dtoa_r+0x36a>
 80091c4:	07f9      	lsls	r1, r7, #31
 80091c6:	d508      	bpl.n	80091da <_dtoa_r+0x39a>
 80091c8:	4640      	mov	r0, r8
 80091ca:	4649      	mov	r1, r9
 80091cc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80091d0:	f7f7 fa22 	bl	8000618 <__aeabi_dmul>
 80091d4:	3501      	adds	r5, #1
 80091d6:	4680      	mov	r8, r0
 80091d8:	4689      	mov	r9, r1
 80091da:	107f      	asrs	r7, r7, #1
 80091dc:	3608      	adds	r6, #8
 80091de:	e7e5      	b.n	80091ac <_dtoa_r+0x36c>
 80091e0:	f000 809b 	beq.w	800931a <_dtoa_r+0x4da>
 80091e4:	9b00      	ldr	r3, [sp, #0]
 80091e6:	4f9d      	ldr	r7, [pc, #628]	; (800945c <_dtoa_r+0x61c>)
 80091e8:	425e      	negs	r6, r3
 80091ea:	4b9b      	ldr	r3, [pc, #620]	; (8009458 <_dtoa_r+0x618>)
 80091ec:	f006 020f 	and.w	r2, r6, #15
 80091f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80091f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091f8:	ec51 0b19 	vmov	r0, r1, d9
 80091fc:	f7f7 fa0c 	bl	8000618 <__aeabi_dmul>
 8009200:	1136      	asrs	r6, r6, #4
 8009202:	4682      	mov	sl, r0
 8009204:	468b      	mov	fp, r1
 8009206:	2300      	movs	r3, #0
 8009208:	2502      	movs	r5, #2
 800920a:	2e00      	cmp	r6, #0
 800920c:	d17a      	bne.n	8009304 <_dtoa_r+0x4c4>
 800920e:	2b00      	cmp	r3, #0
 8009210:	d1d3      	bne.n	80091ba <_dtoa_r+0x37a>
 8009212:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009214:	2b00      	cmp	r3, #0
 8009216:	f000 8082 	beq.w	800931e <_dtoa_r+0x4de>
 800921a:	4b91      	ldr	r3, [pc, #580]	; (8009460 <_dtoa_r+0x620>)
 800921c:	2200      	movs	r2, #0
 800921e:	4650      	mov	r0, sl
 8009220:	4659      	mov	r1, fp
 8009222:	f7f7 fc6b 	bl	8000afc <__aeabi_dcmplt>
 8009226:	2800      	cmp	r0, #0
 8009228:	d079      	beq.n	800931e <_dtoa_r+0x4de>
 800922a:	9b03      	ldr	r3, [sp, #12]
 800922c:	2b00      	cmp	r3, #0
 800922e:	d076      	beq.n	800931e <_dtoa_r+0x4de>
 8009230:	9b02      	ldr	r3, [sp, #8]
 8009232:	2b00      	cmp	r3, #0
 8009234:	dd36      	ble.n	80092a4 <_dtoa_r+0x464>
 8009236:	9b00      	ldr	r3, [sp, #0]
 8009238:	4650      	mov	r0, sl
 800923a:	4659      	mov	r1, fp
 800923c:	1e5f      	subs	r7, r3, #1
 800923e:	2200      	movs	r2, #0
 8009240:	4b88      	ldr	r3, [pc, #544]	; (8009464 <_dtoa_r+0x624>)
 8009242:	f7f7 f9e9 	bl	8000618 <__aeabi_dmul>
 8009246:	9e02      	ldr	r6, [sp, #8]
 8009248:	4682      	mov	sl, r0
 800924a:	468b      	mov	fp, r1
 800924c:	3501      	adds	r5, #1
 800924e:	4628      	mov	r0, r5
 8009250:	f7f7 f978 	bl	8000544 <__aeabi_i2d>
 8009254:	4652      	mov	r2, sl
 8009256:	465b      	mov	r3, fp
 8009258:	f7f7 f9de 	bl	8000618 <__aeabi_dmul>
 800925c:	4b82      	ldr	r3, [pc, #520]	; (8009468 <_dtoa_r+0x628>)
 800925e:	2200      	movs	r2, #0
 8009260:	f7f7 f824 	bl	80002ac <__adddf3>
 8009264:	46d0      	mov	r8, sl
 8009266:	46d9      	mov	r9, fp
 8009268:	4682      	mov	sl, r0
 800926a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800926e:	2e00      	cmp	r6, #0
 8009270:	d158      	bne.n	8009324 <_dtoa_r+0x4e4>
 8009272:	4b7e      	ldr	r3, [pc, #504]	; (800946c <_dtoa_r+0x62c>)
 8009274:	2200      	movs	r2, #0
 8009276:	4640      	mov	r0, r8
 8009278:	4649      	mov	r1, r9
 800927a:	f7f7 f815 	bl	80002a8 <__aeabi_dsub>
 800927e:	4652      	mov	r2, sl
 8009280:	465b      	mov	r3, fp
 8009282:	4680      	mov	r8, r0
 8009284:	4689      	mov	r9, r1
 8009286:	f7f7 fc57 	bl	8000b38 <__aeabi_dcmpgt>
 800928a:	2800      	cmp	r0, #0
 800928c:	f040 8295 	bne.w	80097ba <_dtoa_r+0x97a>
 8009290:	4652      	mov	r2, sl
 8009292:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009296:	4640      	mov	r0, r8
 8009298:	4649      	mov	r1, r9
 800929a:	f7f7 fc2f 	bl	8000afc <__aeabi_dcmplt>
 800929e:	2800      	cmp	r0, #0
 80092a0:	f040 8289 	bne.w	80097b6 <_dtoa_r+0x976>
 80092a4:	ec5b ab19 	vmov	sl, fp, d9
 80092a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	f2c0 8148 	blt.w	8009540 <_dtoa_r+0x700>
 80092b0:	9a00      	ldr	r2, [sp, #0]
 80092b2:	2a0e      	cmp	r2, #14
 80092b4:	f300 8144 	bgt.w	8009540 <_dtoa_r+0x700>
 80092b8:	4b67      	ldr	r3, [pc, #412]	; (8009458 <_dtoa_r+0x618>)
 80092ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80092be:	e9d3 8900 	ldrd	r8, r9, [r3]
 80092c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	f280 80d5 	bge.w	8009474 <_dtoa_r+0x634>
 80092ca:	9b03      	ldr	r3, [sp, #12]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	f300 80d1 	bgt.w	8009474 <_dtoa_r+0x634>
 80092d2:	f040 826f 	bne.w	80097b4 <_dtoa_r+0x974>
 80092d6:	4b65      	ldr	r3, [pc, #404]	; (800946c <_dtoa_r+0x62c>)
 80092d8:	2200      	movs	r2, #0
 80092da:	4640      	mov	r0, r8
 80092dc:	4649      	mov	r1, r9
 80092de:	f7f7 f99b 	bl	8000618 <__aeabi_dmul>
 80092e2:	4652      	mov	r2, sl
 80092e4:	465b      	mov	r3, fp
 80092e6:	f7f7 fc1d 	bl	8000b24 <__aeabi_dcmpge>
 80092ea:	9e03      	ldr	r6, [sp, #12]
 80092ec:	4637      	mov	r7, r6
 80092ee:	2800      	cmp	r0, #0
 80092f0:	f040 8245 	bne.w	800977e <_dtoa_r+0x93e>
 80092f4:	9d01      	ldr	r5, [sp, #4]
 80092f6:	2331      	movs	r3, #49	; 0x31
 80092f8:	f805 3b01 	strb.w	r3, [r5], #1
 80092fc:	9b00      	ldr	r3, [sp, #0]
 80092fe:	3301      	adds	r3, #1
 8009300:	9300      	str	r3, [sp, #0]
 8009302:	e240      	b.n	8009786 <_dtoa_r+0x946>
 8009304:	07f2      	lsls	r2, r6, #31
 8009306:	d505      	bpl.n	8009314 <_dtoa_r+0x4d4>
 8009308:	e9d7 2300 	ldrd	r2, r3, [r7]
 800930c:	f7f7 f984 	bl	8000618 <__aeabi_dmul>
 8009310:	3501      	adds	r5, #1
 8009312:	2301      	movs	r3, #1
 8009314:	1076      	asrs	r6, r6, #1
 8009316:	3708      	adds	r7, #8
 8009318:	e777      	b.n	800920a <_dtoa_r+0x3ca>
 800931a:	2502      	movs	r5, #2
 800931c:	e779      	b.n	8009212 <_dtoa_r+0x3d2>
 800931e:	9f00      	ldr	r7, [sp, #0]
 8009320:	9e03      	ldr	r6, [sp, #12]
 8009322:	e794      	b.n	800924e <_dtoa_r+0x40e>
 8009324:	9901      	ldr	r1, [sp, #4]
 8009326:	4b4c      	ldr	r3, [pc, #304]	; (8009458 <_dtoa_r+0x618>)
 8009328:	4431      	add	r1, r6
 800932a:	910d      	str	r1, [sp, #52]	; 0x34
 800932c:	9908      	ldr	r1, [sp, #32]
 800932e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009332:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009336:	2900      	cmp	r1, #0
 8009338:	d043      	beq.n	80093c2 <_dtoa_r+0x582>
 800933a:	494d      	ldr	r1, [pc, #308]	; (8009470 <_dtoa_r+0x630>)
 800933c:	2000      	movs	r0, #0
 800933e:	f7f7 fa95 	bl	800086c <__aeabi_ddiv>
 8009342:	4652      	mov	r2, sl
 8009344:	465b      	mov	r3, fp
 8009346:	f7f6 ffaf 	bl	80002a8 <__aeabi_dsub>
 800934a:	9d01      	ldr	r5, [sp, #4]
 800934c:	4682      	mov	sl, r0
 800934e:	468b      	mov	fp, r1
 8009350:	4649      	mov	r1, r9
 8009352:	4640      	mov	r0, r8
 8009354:	f7f7 fc10 	bl	8000b78 <__aeabi_d2iz>
 8009358:	4606      	mov	r6, r0
 800935a:	f7f7 f8f3 	bl	8000544 <__aeabi_i2d>
 800935e:	4602      	mov	r2, r0
 8009360:	460b      	mov	r3, r1
 8009362:	4640      	mov	r0, r8
 8009364:	4649      	mov	r1, r9
 8009366:	f7f6 ff9f 	bl	80002a8 <__aeabi_dsub>
 800936a:	3630      	adds	r6, #48	; 0x30
 800936c:	f805 6b01 	strb.w	r6, [r5], #1
 8009370:	4652      	mov	r2, sl
 8009372:	465b      	mov	r3, fp
 8009374:	4680      	mov	r8, r0
 8009376:	4689      	mov	r9, r1
 8009378:	f7f7 fbc0 	bl	8000afc <__aeabi_dcmplt>
 800937c:	2800      	cmp	r0, #0
 800937e:	d163      	bne.n	8009448 <_dtoa_r+0x608>
 8009380:	4642      	mov	r2, r8
 8009382:	464b      	mov	r3, r9
 8009384:	4936      	ldr	r1, [pc, #216]	; (8009460 <_dtoa_r+0x620>)
 8009386:	2000      	movs	r0, #0
 8009388:	f7f6 ff8e 	bl	80002a8 <__aeabi_dsub>
 800938c:	4652      	mov	r2, sl
 800938e:	465b      	mov	r3, fp
 8009390:	f7f7 fbb4 	bl	8000afc <__aeabi_dcmplt>
 8009394:	2800      	cmp	r0, #0
 8009396:	f040 80b5 	bne.w	8009504 <_dtoa_r+0x6c4>
 800939a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800939c:	429d      	cmp	r5, r3
 800939e:	d081      	beq.n	80092a4 <_dtoa_r+0x464>
 80093a0:	4b30      	ldr	r3, [pc, #192]	; (8009464 <_dtoa_r+0x624>)
 80093a2:	2200      	movs	r2, #0
 80093a4:	4650      	mov	r0, sl
 80093a6:	4659      	mov	r1, fp
 80093a8:	f7f7 f936 	bl	8000618 <__aeabi_dmul>
 80093ac:	4b2d      	ldr	r3, [pc, #180]	; (8009464 <_dtoa_r+0x624>)
 80093ae:	4682      	mov	sl, r0
 80093b0:	468b      	mov	fp, r1
 80093b2:	4640      	mov	r0, r8
 80093b4:	4649      	mov	r1, r9
 80093b6:	2200      	movs	r2, #0
 80093b8:	f7f7 f92e 	bl	8000618 <__aeabi_dmul>
 80093bc:	4680      	mov	r8, r0
 80093be:	4689      	mov	r9, r1
 80093c0:	e7c6      	b.n	8009350 <_dtoa_r+0x510>
 80093c2:	4650      	mov	r0, sl
 80093c4:	4659      	mov	r1, fp
 80093c6:	f7f7 f927 	bl	8000618 <__aeabi_dmul>
 80093ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80093cc:	9d01      	ldr	r5, [sp, #4]
 80093ce:	930f      	str	r3, [sp, #60]	; 0x3c
 80093d0:	4682      	mov	sl, r0
 80093d2:	468b      	mov	fp, r1
 80093d4:	4649      	mov	r1, r9
 80093d6:	4640      	mov	r0, r8
 80093d8:	f7f7 fbce 	bl	8000b78 <__aeabi_d2iz>
 80093dc:	4606      	mov	r6, r0
 80093de:	f7f7 f8b1 	bl	8000544 <__aeabi_i2d>
 80093e2:	3630      	adds	r6, #48	; 0x30
 80093e4:	4602      	mov	r2, r0
 80093e6:	460b      	mov	r3, r1
 80093e8:	4640      	mov	r0, r8
 80093ea:	4649      	mov	r1, r9
 80093ec:	f7f6 ff5c 	bl	80002a8 <__aeabi_dsub>
 80093f0:	f805 6b01 	strb.w	r6, [r5], #1
 80093f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80093f6:	429d      	cmp	r5, r3
 80093f8:	4680      	mov	r8, r0
 80093fa:	4689      	mov	r9, r1
 80093fc:	f04f 0200 	mov.w	r2, #0
 8009400:	d124      	bne.n	800944c <_dtoa_r+0x60c>
 8009402:	4b1b      	ldr	r3, [pc, #108]	; (8009470 <_dtoa_r+0x630>)
 8009404:	4650      	mov	r0, sl
 8009406:	4659      	mov	r1, fp
 8009408:	f7f6 ff50 	bl	80002ac <__adddf3>
 800940c:	4602      	mov	r2, r0
 800940e:	460b      	mov	r3, r1
 8009410:	4640      	mov	r0, r8
 8009412:	4649      	mov	r1, r9
 8009414:	f7f7 fb90 	bl	8000b38 <__aeabi_dcmpgt>
 8009418:	2800      	cmp	r0, #0
 800941a:	d173      	bne.n	8009504 <_dtoa_r+0x6c4>
 800941c:	4652      	mov	r2, sl
 800941e:	465b      	mov	r3, fp
 8009420:	4913      	ldr	r1, [pc, #76]	; (8009470 <_dtoa_r+0x630>)
 8009422:	2000      	movs	r0, #0
 8009424:	f7f6 ff40 	bl	80002a8 <__aeabi_dsub>
 8009428:	4602      	mov	r2, r0
 800942a:	460b      	mov	r3, r1
 800942c:	4640      	mov	r0, r8
 800942e:	4649      	mov	r1, r9
 8009430:	f7f7 fb64 	bl	8000afc <__aeabi_dcmplt>
 8009434:	2800      	cmp	r0, #0
 8009436:	f43f af35 	beq.w	80092a4 <_dtoa_r+0x464>
 800943a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800943c:	1e6b      	subs	r3, r5, #1
 800943e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009440:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009444:	2b30      	cmp	r3, #48	; 0x30
 8009446:	d0f8      	beq.n	800943a <_dtoa_r+0x5fa>
 8009448:	9700      	str	r7, [sp, #0]
 800944a:	e049      	b.n	80094e0 <_dtoa_r+0x6a0>
 800944c:	4b05      	ldr	r3, [pc, #20]	; (8009464 <_dtoa_r+0x624>)
 800944e:	f7f7 f8e3 	bl	8000618 <__aeabi_dmul>
 8009452:	4680      	mov	r8, r0
 8009454:	4689      	mov	r9, r1
 8009456:	e7bd      	b.n	80093d4 <_dtoa_r+0x594>
 8009458:	0800cbb0 	.word	0x0800cbb0
 800945c:	0800cb88 	.word	0x0800cb88
 8009460:	3ff00000 	.word	0x3ff00000
 8009464:	40240000 	.word	0x40240000
 8009468:	401c0000 	.word	0x401c0000
 800946c:	40140000 	.word	0x40140000
 8009470:	3fe00000 	.word	0x3fe00000
 8009474:	9d01      	ldr	r5, [sp, #4]
 8009476:	4656      	mov	r6, sl
 8009478:	465f      	mov	r7, fp
 800947a:	4642      	mov	r2, r8
 800947c:	464b      	mov	r3, r9
 800947e:	4630      	mov	r0, r6
 8009480:	4639      	mov	r1, r7
 8009482:	f7f7 f9f3 	bl	800086c <__aeabi_ddiv>
 8009486:	f7f7 fb77 	bl	8000b78 <__aeabi_d2iz>
 800948a:	4682      	mov	sl, r0
 800948c:	f7f7 f85a 	bl	8000544 <__aeabi_i2d>
 8009490:	4642      	mov	r2, r8
 8009492:	464b      	mov	r3, r9
 8009494:	f7f7 f8c0 	bl	8000618 <__aeabi_dmul>
 8009498:	4602      	mov	r2, r0
 800949a:	460b      	mov	r3, r1
 800949c:	4630      	mov	r0, r6
 800949e:	4639      	mov	r1, r7
 80094a0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80094a4:	f7f6 ff00 	bl	80002a8 <__aeabi_dsub>
 80094a8:	f805 6b01 	strb.w	r6, [r5], #1
 80094ac:	9e01      	ldr	r6, [sp, #4]
 80094ae:	9f03      	ldr	r7, [sp, #12]
 80094b0:	1bae      	subs	r6, r5, r6
 80094b2:	42b7      	cmp	r7, r6
 80094b4:	4602      	mov	r2, r0
 80094b6:	460b      	mov	r3, r1
 80094b8:	d135      	bne.n	8009526 <_dtoa_r+0x6e6>
 80094ba:	f7f6 fef7 	bl	80002ac <__adddf3>
 80094be:	4642      	mov	r2, r8
 80094c0:	464b      	mov	r3, r9
 80094c2:	4606      	mov	r6, r0
 80094c4:	460f      	mov	r7, r1
 80094c6:	f7f7 fb37 	bl	8000b38 <__aeabi_dcmpgt>
 80094ca:	b9d0      	cbnz	r0, 8009502 <_dtoa_r+0x6c2>
 80094cc:	4642      	mov	r2, r8
 80094ce:	464b      	mov	r3, r9
 80094d0:	4630      	mov	r0, r6
 80094d2:	4639      	mov	r1, r7
 80094d4:	f7f7 fb08 	bl	8000ae8 <__aeabi_dcmpeq>
 80094d8:	b110      	cbz	r0, 80094e0 <_dtoa_r+0x6a0>
 80094da:	f01a 0f01 	tst.w	sl, #1
 80094de:	d110      	bne.n	8009502 <_dtoa_r+0x6c2>
 80094e0:	4620      	mov	r0, r4
 80094e2:	ee18 1a10 	vmov	r1, s16
 80094e6:	f000 fe87 	bl	800a1f8 <_Bfree>
 80094ea:	2300      	movs	r3, #0
 80094ec:	9800      	ldr	r0, [sp, #0]
 80094ee:	702b      	strb	r3, [r5, #0]
 80094f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80094f2:	3001      	adds	r0, #1
 80094f4:	6018      	str	r0, [r3, #0]
 80094f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	f43f acf1 	beq.w	8008ee0 <_dtoa_r+0xa0>
 80094fe:	601d      	str	r5, [r3, #0]
 8009500:	e4ee      	b.n	8008ee0 <_dtoa_r+0xa0>
 8009502:	9f00      	ldr	r7, [sp, #0]
 8009504:	462b      	mov	r3, r5
 8009506:	461d      	mov	r5, r3
 8009508:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800950c:	2a39      	cmp	r2, #57	; 0x39
 800950e:	d106      	bne.n	800951e <_dtoa_r+0x6de>
 8009510:	9a01      	ldr	r2, [sp, #4]
 8009512:	429a      	cmp	r2, r3
 8009514:	d1f7      	bne.n	8009506 <_dtoa_r+0x6c6>
 8009516:	9901      	ldr	r1, [sp, #4]
 8009518:	2230      	movs	r2, #48	; 0x30
 800951a:	3701      	adds	r7, #1
 800951c:	700a      	strb	r2, [r1, #0]
 800951e:	781a      	ldrb	r2, [r3, #0]
 8009520:	3201      	adds	r2, #1
 8009522:	701a      	strb	r2, [r3, #0]
 8009524:	e790      	b.n	8009448 <_dtoa_r+0x608>
 8009526:	4ba6      	ldr	r3, [pc, #664]	; (80097c0 <_dtoa_r+0x980>)
 8009528:	2200      	movs	r2, #0
 800952a:	f7f7 f875 	bl	8000618 <__aeabi_dmul>
 800952e:	2200      	movs	r2, #0
 8009530:	2300      	movs	r3, #0
 8009532:	4606      	mov	r6, r0
 8009534:	460f      	mov	r7, r1
 8009536:	f7f7 fad7 	bl	8000ae8 <__aeabi_dcmpeq>
 800953a:	2800      	cmp	r0, #0
 800953c:	d09d      	beq.n	800947a <_dtoa_r+0x63a>
 800953e:	e7cf      	b.n	80094e0 <_dtoa_r+0x6a0>
 8009540:	9a08      	ldr	r2, [sp, #32]
 8009542:	2a00      	cmp	r2, #0
 8009544:	f000 80d7 	beq.w	80096f6 <_dtoa_r+0x8b6>
 8009548:	9a06      	ldr	r2, [sp, #24]
 800954a:	2a01      	cmp	r2, #1
 800954c:	f300 80ba 	bgt.w	80096c4 <_dtoa_r+0x884>
 8009550:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009552:	2a00      	cmp	r2, #0
 8009554:	f000 80b2 	beq.w	80096bc <_dtoa_r+0x87c>
 8009558:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800955c:	9e07      	ldr	r6, [sp, #28]
 800955e:	9d04      	ldr	r5, [sp, #16]
 8009560:	9a04      	ldr	r2, [sp, #16]
 8009562:	441a      	add	r2, r3
 8009564:	9204      	str	r2, [sp, #16]
 8009566:	9a05      	ldr	r2, [sp, #20]
 8009568:	2101      	movs	r1, #1
 800956a:	441a      	add	r2, r3
 800956c:	4620      	mov	r0, r4
 800956e:	9205      	str	r2, [sp, #20]
 8009570:	f000 ff44 	bl	800a3fc <__i2b>
 8009574:	4607      	mov	r7, r0
 8009576:	2d00      	cmp	r5, #0
 8009578:	dd0c      	ble.n	8009594 <_dtoa_r+0x754>
 800957a:	9b05      	ldr	r3, [sp, #20]
 800957c:	2b00      	cmp	r3, #0
 800957e:	dd09      	ble.n	8009594 <_dtoa_r+0x754>
 8009580:	42ab      	cmp	r3, r5
 8009582:	9a04      	ldr	r2, [sp, #16]
 8009584:	bfa8      	it	ge
 8009586:	462b      	movge	r3, r5
 8009588:	1ad2      	subs	r2, r2, r3
 800958a:	9204      	str	r2, [sp, #16]
 800958c:	9a05      	ldr	r2, [sp, #20]
 800958e:	1aed      	subs	r5, r5, r3
 8009590:	1ad3      	subs	r3, r2, r3
 8009592:	9305      	str	r3, [sp, #20]
 8009594:	9b07      	ldr	r3, [sp, #28]
 8009596:	b31b      	cbz	r3, 80095e0 <_dtoa_r+0x7a0>
 8009598:	9b08      	ldr	r3, [sp, #32]
 800959a:	2b00      	cmp	r3, #0
 800959c:	f000 80af 	beq.w	80096fe <_dtoa_r+0x8be>
 80095a0:	2e00      	cmp	r6, #0
 80095a2:	dd13      	ble.n	80095cc <_dtoa_r+0x78c>
 80095a4:	4639      	mov	r1, r7
 80095a6:	4632      	mov	r2, r6
 80095a8:	4620      	mov	r0, r4
 80095aa:	f000 ffe7 	bl	800a57c <__pow5mult>
 80095ae:	ee18 2a10 	vmov	r2, s16
 80095b2:	4601      	mov	r1, r0
 80095b4:	4607      	mov	r7, r0
 80095b6:	4620      	mov	r0, r4
 80095b8:	f000 ff36 	bl	800a428 <__multiply>
 80095bc:	ee18 1a10 	vmov	r1, s16
 80095c0:	4680      	mov	r8, r0
 80095c2:	4620      	mov	r0, r4
 80095c4:	f000 fe18 	bl	800a1f8 <_Bfree>
 80095c8:	ee08 8a10 	vmov	s16, r8
 80095cc:	9b07      	ldr	r3, [sp, #28]
 80095ce:	1b9a      	subs	r2, r3, r6
 80095d0:	d006      	beq.n	80095e0 <_dtoa_r+0x7a0>
 80095d2:	ee18 1a10 	vmov	r1, s16
 80095d6:	4620      	mov	r0, r4
 80095d8:	f000 ffd0 	bl	800a57c <__pow5mult>
 80095dc:	ee08 0a10 	vmov	s16, r0
 80095e0:	2101      	movs	r1, #1
 80095e2:	4620      	mov	r0, r4
 80095e4:	f000 ff0a 	bl	800a3fc <__i2b>
 80095e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	4606      	mov	r6, r0
 80095ee:	f340 8088 	ble.w	8009702 <_dtoa_r+0x8c2>
 80095f2:	461a      	mov	r2, r3
 80095f4:	4601      	mov	r1, r0
 80095f6:	4620      	mov	r0, r4
 80095f8:	f000 ffc0 	bl	800a57c <__pow5mult>
 80095fc:	9b06      	ldr	r3, [sp, #24]
 80095fe:	2b01      	cmp	r3, #1
 8009600:	4606      	mov	r6, r0
 8009602:	f340 8081 	ble.w	8009708 <_dtoa_r+0x8c8>
 8009606:	f04f 0800 	mov.w	r8, #0
 800960a:	6933      	ldr	r3, [r6, #16]
 800960c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009610:	6918      	ldr	r0, [r3, #16]
 8009612:	f000 fea3 	bl	800a35c <__hi0bits>
 8009616:	f1c0 0020 	rsb	r0, r0, #32
 800961a:	9b05      	ldr	r3, [sp, #20]
 800961c:	4418      	add	r0, r3
 800961e:	f010 001f 	ands.w	r0, r0, #31
 8009622:	f000 8092 	beq.w	800974a <_dtoa_r+0x90a>
 8009626:	f1c0 0320 	rsb	r3, r0, #32
 800962a:	2b04      	cmp	r3, #4
 800962c:	f340 808a 	ble.w	8009744 <_dtoa_r+0x904>
 8009630:	f1c0 001c 	rsb	r0, r0, #28
 8009634:	9b04      	ldr	r3, [sp, #16]
 8009636:	4403      	add	r3, r0
 8009638:	9304      	str	r3, [sp, #16]
 800963a:	9b05      	ldr	r3, [sp, #20]
 800963c:	4403      	add	r3, r0
 800963e:	4405      	add	r5, r0
 8009640:	9305      	str	r3, [sp, #20]
 8009642:	9b04      	ldr	r3, [sp, #16]
 8009644:	2b00      	cmp	r3, #0
 8009646:	dd07      	ble.n	8009658 <_dtoa_r+0x818>
 8009648:	ee18 1a10 	vmov	r1, s16
 800964c:	461a      	mov	r2, r3
 800964e:	4620      	mov	r0, r4
 8009650:	f000 ffee 	bl	800a630 <__lshift>
 8009654:	ee08 0a10 	vmov	s16, r0
 8009658:	9b05      	ldr	r3, [sp, #20]
 800965a:	2b00      	cmp	r3, #0
 800965c:	dd05      	ble.n	800966a <_dtoa_r+0x82a>
 800965e:	4631      	mov	r1, r6
 8009660:	461a      	mov	r2, r3
 8009662:	4620      	mov	r0, r4
 8009664:	f000 ffe4 	bl	800a630 <__lshift>
 8009668:	4606      	mov	r6, r0
 800966a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800966c:	2b00      	cmp	r3, #0
 800966e:	d06e      	beq.n	800974e <_dtoa_r+0x90e>
 8009670:	ee18 0a10 	vmov	r0, s16
 8009674:	4631      	mov	r1, r6
 8009676:	f001 f84b 	bl	800a710 <__mcmp>
 800967a:	2800      	cmp	r0, #0
 800967c:	da67      	bge.n	800974e <_dtoa_r+0x90e>
 800967e:	9b00      	ldr	r3, [sp, #0]
 8009680:	3b01      	subs	r3, #1
 8009682:	ee18 1a10 	vmov	r1, s16
 8009686:	9300      	str	r3, [sp, #0]
 8009688:	220a      	movs	r2, #10
 800968a:	2300      	movs	r3, #0
 800968c:	4620      	mov	r0, r4
 800968e:	f000 fdd5 	bl	800a23c <__multadd>
 8009692:	9b08      	ldr	r3, [sp, #32]
 8009694:	ee08 0a10 	vmov	s16, r0
 8009698:	2b00      	cmp	r3, #0
 800969a:	f000 81b1 	beq.w	8009a00 <_dtoa_r+0xbc0>
 800969e:	2300      	movs	r3, #0
 80096a0:	4639      	mov	r1, r7
 80096a2:	220a      	movs	r2, #10
 80096a4:	4620      	mov	r0, r4
 80096a6:	f000 fdc9 	bl	800a23c <__multadd>
 80096aa:	9b02      	ldr	r3, [sp, #8]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	4607      	mov	r7, r0
 80096b0:	f300 808e 	bgt.w	80097d0 <_dtoa_r+0x990>
 80096b4:	9b06      	ldr	r3, [sp, #24]
 80096b6:	2b02      	cmp	r3, #2
 80096b8:	dc51      	bgt.n	800975e <_dtoa_r+0x91e>
 80096ba:	e089      	b.n	80097d0 <_dtoa_r+0x990>
 80096bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80096be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80096c2:	e74b      	b.n	800955c <_dtoa_r+0x71c>
 80096c4:	9b03      	ldr	r3, [sp, #12]
 80096c6:	1e5e      	subs	r6, r3, #1
 80096c8:	9b07      	ldr	r3, [sp, #28]
 80096ca:	42b3      	cmp	r3, r6
 80096cc:	bfbf      	itttt	lt
 80096ce:	9b07      	ldrlt	r3, [sp, #28]
 80096d0:	9607      	strlt	r6, [sp, #28]
 80096d2:	1af2      	sublt	r2, r6, r3
 80096d4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80096d6:	bfb6      	itet	lt
 80096d8:	189b      	addlt	r3, r3, r2
 80096da:	1b9e      	subge	r6, r3, r6
 80096dc:	930a      	strlt	r3, [sp, #40]	; 0x28
 80096de:	9b03      	ldr	r3, [sp, #12]
 80096e0:	bfb8      	it	lt
 80096e2:	2600      	movlt	r6, #0
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	bfb7      	itett	lt
 80096e8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80096ec:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80096f0:	1a9d      	sublt	r5, r3, r2
 80096f2:	2300      	movlt	r3, #0
 80096f4:	e734      	b.n	8009560 <_dtoa_r+0x720>
 80096f6:	9e07      	ldr	r6, [sp, #28]
 80096f8:	9d04      	ldr	r5, [sp, #16]
 80096fa:	9f08      	ldr	r7, [sp, #32]
 80096fc:	e73b      	b.n	8009576 <_dtoa_r+0x736>
 80096fe:	9a07      	ldr	r2, [sp, #28]
 8009700:	e767      	b.n	80095d2 <_dtoa_r+0x792>
 8009702:	9b06      	ldr	r3, [sp, #24]
 8009704:	2b01      	cmp	r3, #1
 8009706:	dc18      	bgt.n	800973a <_dtoa_r+0x8fa>
 8009708:	f1ba 0f00 	cmp.w	sl, #0
 800970c:	d115      	bne.n	800973a <_dtoa_r+0x8fa>
 800970e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009712:	b993      	cbnz	r3, 800973a <_dtoa_r+0x8fa>
 8009714:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009718:	0d1b      	lsrs	r3, r3, #20
 800971a:	051b      	lsls	r3, r3, #20
 800971c:	b183      	cbz	r3, 8009740 <_dtoa_r+0x900>
 800971e:	9b04      	ldr	r3, [sp, #16]
 8009720:	3301      	adds	r3, #1
 8009722:	9304      	str	r3, [sp, #16]
 8009724:	9b05      	ldr	r3, [sp, #20]
 8009726:	3301      	adds	r3, #1
 8009728:	9305      	str	r3, [sp, #20]
 800972a:	f04f 0801 	mov.w	r8, #1
 800972e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009730:	2b00      	cmp	r3, #0
 8009732:	f47f af6a 	bne.w	800960a <_dtoa_r+0x7ca>
 8009736:	2001      	movs	r0, #1
 8009738:	e76f      	b.n	800961a <_dtoa_r+0x7da>
 800973a:	f04f 0800 	mov.w	r8, #0
 800973e:	e7f6      	b.n	800972e <_dtoa_r+0x8ee>
 8009740:	4698      	mov	r8, r3
 8009742:	e7f4      	b.n	800972e <_dtoa_r+0x8ee>
 8009744:	f43f af7d 	beq.w	8009642 <_dtoa_r+0x802>
 8009748:	4618      	mov	r0, r3
 800974a:	301c      	adds	r0, #28
 800974c:	e772      	b.n	8009634 <_dtoa_r+0x7f4>
 800974e:	9b03      	ldr	r3, [sp, #12]
 8009750:	2b00      	cmp	r3, #0
 8009752:	dc37      	bgt.n	80097c4 <_dtoa_r+0x984>
 8009754:	9b06      	ldr	r3, [sp, #24]
 8009756:	2b02      	cmp	r3, #2
 8009758:	dd34      	ble.n	80097c4 <_dtoa_r+0x984>
 800975a:	9b03      	ldr	r3, [sp, #12]
 800975c:	9302      	str	r3, [sp, #8]
 800975e:	9b02      	ldr	r3, [sp, #8]
 8009760:	b96b      	cbnz	r3, 800977e <_dtoa_r+0x93e>
 8009762:	4631      	mov	r1, r6
 8009764:	2205      	movs	r2, #5
 8009766:	4620      	mov	r0, r4
 8009768:	f000 fd68 	bl	800a23c <__multadd>
 800976c:	4601      	mov	r1, r0
 800976e:	4606      	mov	r6, r0
 8009770:	ee18 0a10 	vmov	r0, s16
 8009774:	f000 ffcc 	bl	800a710 <__mcmp>
 8009778:	2800      	cmp	r0, #0
 800977a:	f73f adbb 	bgt.w	80092f4 <_dtoa_r+0x4b4>
 800977e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009780:	9d01      	ldr	r5, [sp, #4]
 8009782:	43db      	mvns	r3, r3
 8009784:	9300      	str	r3, [sp, #0]
 8009786:	f04f 0800 	mov.w	r8, #0
 800978a:	4631      	mov	r1, r6
 800978c:	4620      	mov	r0, r4
 800978e:	f000 fd33 	bl	800a1f8 <_Bfree>
 8009792:	2f00      	cmp	r7, #0
 8009794:	f43f aea4 	beq.w	80094e0 <_dtoa_r+0x6a0>
 8009798:	f1b8 0f00 	cmp.w	r8, #0
 800979c:	d005      	beq.n	80097aa <_dtoa_r+0x96a>
 800979e:	45b8      	cmp	r8, r7
 80097a0:	d003      	beq.n	80097aa <_dtoa_r+0x96a>
 80097a2:	4641      	mov	r1, r8
 80097a4:	4620      	mov	r0, r4
 80097a6:	f000 fd27 	bl	800a1f8 <_Bfree>
 80097aa:	4639      	mov	r1, r7
 80097ac:	4620      	mov	r0, r4
 80097ae:	f000 fd23 	bl	800a1f8 <_Bfree>
 80097b2:	e695      	b.n	80094e0 <_dtoa_r+0x6a0>
 80097b4:	2600      	movs	r6, #0
 80097b6:	4637      	mov	r7, r6
 80097b8:	e7e1      	b.n	800977e <_dtoa_r+0x93e>
 80097ba:	9700      	str	r7, [sp, #0]
 80097bc:	4637      	mov	r7, r6
 80097be:	e599      	b.n	80092f4 <_dtoa_r+0x4b4>
 80097c0:	40240000 	.word	0x40240000
 80097c4:	9b08      	ldr	r3, [sp, #32]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	f000 80ca 	beq.w	8009960 <_dtoa_r+0xb20>
 80097cc:	9b03      	ldr	r3, [sp, #12]
 80097ce:	9302      	str	r3, [sp, #8]
 80097d0:	2d00      	cmp	r5, #0
 80097d2:	dd05      	ble.n	80097e0 <_dtoa_r+0x9a0>
 80097d4:	4639      	mov	r1, r7
 80097d6:	462a      	mov	r2, r5
 80097d8:	4620      	mov	r0, r4
 80097da:	f000 ff29 	bl	800a630 <__lshift>
 80097de:	4607      	mov	r7, r0
 80097e0:	f1b8 0f00 	cmp.w	r8, #0
 80097e4:	d05b      	beq.n	800989e <_dtoa_r+0xa5e>
 80097e6:	6879      	ldr	r1, [r7, #4]
 80097e8:	4620      	mov	r0, r4
 80097ea:	f000 fcc5 	bl	800a178 <_Balloc>
 80097ee:	4605      	mov	r5, r0
 80097f0:	b928      	cbnz	r0, 80097fe <_dtoa_r+0x9be>
 80097f2:	4b87      	ldr	r3, [pc, #540]	; (8009a10 <_dtoa_r+0xbd0>)
 80097f4:	4602      	mov	r2, r0
 80097f6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80097fa:	f7ff bb3b 	b.w	8008e74 <_dtoa_r+0x34>
 80097fe:	693a      	ldr	r2, [r7, #16]
 8009800:	3202      	adds	r2, #2
 8009802:	0092      	lsls	r2, r2, #2
 8009804:	f107 010c 	add.w	r1, r7, #12
 8009808:	300c      	adds	r0, #12
 800980a:	f000 fca7 	bl	800a15c <memcpy>
 800980e:	2201      	movs	r2, #1
 8009810:	4629      	mov	r1, r5
 8009812:	4620      	mov	r0, r4
 8009814:	f000 ff0c 	bl	800a630 <__lshift>
 8009818:	9b01      	ldr	r3, [sp, #4]
 800981a:	f103 0901 	add.w	r9, r3, #1
 800981e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8009822:	4413      	add	r3, r2
 8009824:	9305      	str	r3, [sp, #20]
 8009826:	f00a 0301 	and.w	r3, sl, #1
 800982a:	46b8      	mov	r8, r7
 800982c:	9304      	str	r3, [sp, #16]
 800982e:	4607      	mov	r7, r0
 8009830:	4631      	mov	r1, r6
 8009832:	ee18 0a10 	vmov	r0, s16
 8009836:	f7ff fa75 	bl	8008d24 <quorem>
 800983a:	4641      	mov	r1, r8
 800983c:	9002      	str	r0, [sp, #8]
 800983e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009842:	ee18 0a10 	vmov	r0, s16
 8009846:	f000 ff63 	bl	800a710 <__mcmp>
 800984a:	463a      	mov	r2, r7
 800984c:	9003      	str	r0, [sp, #12]
 800984e:	4631      	mov	r1, r6
 8009850:	4620      	mov	r0, r4
 8009852:	f000 ff79 	bl	800a748 <__mdiff>
 8009856:	68c2      	ldr	r2, [r0, #12]
 8009858:	f109 3bff 	add.w	fp, r9, #4294967295
 800985c:	4605      	mov	r5, r0
 800985e:	bb02      	cbnz	r2, 80098a2 <_dtoa_r+0xa62>
 8009860:	4601      	mov	r1, r0
 8009862:	ee18 0a10 	vmov	r0, s16
 8009866:	f000 ff53 	bl	800a710 <__mcmp>
 800986a:	4602      	mov	r2, r0
 800986c:	4629      	mov	r1, r5
 800986e:	4620      	mov	r0, r4
 8009870:	9207      	str	r2, [sp, #28]
 8009872:	f000 fcc1 	bl	800a1f8 <_Bfree>
 8009876:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800987a:	ea43 0102 	orr.w	r1, r3, r2
 800987e:	9b04      	ldr	r3, [sp, #16]
 8009880:	430b      	orrs	r3, r1
 8009882:	464d      	mov	r5, r9
 8009884:	d10f      	bne.n	80098a6 <_dtoa_r+0xa66>
 8009886:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800988a:	d02a      	beq.n	80098e2 <_dtoa_r+0xaa2>
 800988c:	9b03      	ldr	r3, [sp, #12]
 800988e:	2b00      	cmp	r3, #0
 8009890:	dd02      	ble.n	8009898 <_dtoa_r+0xa58>
 8009892:	9b02      	ldr	r3, [sp, #8]
 8009894:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009898:	f88b a000 	strb.w	sl, [fp]
 800989c:	e775      	b.n	800978a <_dtoa_r+0x94a>
 800989e:	4638      	mov	r0, r7
 80098a0:	e7ba      	b.n	8009818 <_dtoa_r+0x9d8>
 80098a2:	2201      	movs	r2, #1
 80098a4:	e7e2      	b.n	800986c <_dtoa_r+0xa2c>
 80098a6:	9b03      	ldr	r3, [sp, #12]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	db04      	blt.n	80098b6 <_dtoa_r+0xa76>
 80098ac:	9906      	ldr	r1, [sp, #24]
 80098ae:	430b      	orrs	r3, r1
 80098b0:	9904      	ldr	r1, [sp, #16]
 80098b2:	430b      	orrs	r3, r1
 80098b4:	d122      	bne.n	80098fc <_dtoa_r+0xabc>
 80098b6:	2a00      	cmp	r2, #0
 80098b8:	ddee      	ble.n	8009898 <_dtoa_r+0xa58>
 80098ba:	ee18 1a10 	vmov	r1, s16
 80098be:	2201      	movs	r2, #1
 80098c0:	4620      	mov	r0, r4
 80098c2:	f000 feb5 	bl	800a630 <__lshift>
 80098c6:	4631      	mov	r1, r6
 80098c8:	ee08 0a10 	vmov	s16, r0
 80098cc:	f000 ff20 	bl	800a710 <__mcmp>
 80098d0:	2800      	cmp	r0, #0
 80098d2:	dc03      	bgt.n	80098dc <_dtoa_r+0xa9c>
 80098d4:	d1e0      	bne.n	8009898 <_dtoa_r+0xa58>
 80098d6:	f01a 0f01 	tst.w	sl, #1
 80098da:	d0dd      	beq.n	8009898 <_dtoa_r+0xa58>
 80098dc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80098e0:	d1d7      	bne.n	8009892 <_dtoa_r+0xa52>
 80098e2:	2339      	movs	r3, #57	; 0x39
 80098e4:	f88b 3000 	strb.w	r3, [fp]
 80098e8:	462b      	mov	r3, r5
 80098ea:	461d      	mov	r5, r3
 80098ec:	3b01      	subs	r3, #1
 80098ee:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80098f2:	2a39      	cmp	r2, #57	; 0x39
 80098f4:	d071      	beq.n	80099da <_dtoa_r+0xb9a>
 80098f6:	3201      	adds	r2, #1
 80098f8:	701a      	strb	r2, [r3, #0]
 80098fa:	e746      	b.n	800978a <_dtoa_r+0x94a>
 80098fc:	2a00      	cmp	r2, #0
 80098fe:	dd07      	ble.n	8009910 <_dtoa_r+0xad0>
 8009900:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009904:	d0ed      	beq.n	80098e2 <_dtoa_r+0xaa2>
 8009906:	f10a 0301 	add.w	r3, sl, #1
 800990a:	f88b 3000 	strb.w	r3, [fp]
 800990e:	e73c      	b.n	800978a <_dtoa_r+0x94a>
 8009910:	9b05      	ldr	r3, [sp, #20]
 8009912:	f809 ac01 	strb.w	sl, [r9, #-1]
 8009916:	4599      	cmp	r9, r3
 8009918:	d047      	beq.n	80099aa <_dtoa_r+0xb6a>
 800991a:	ee18 1a10 	vmov	r1, s16
 800991e:	2300      	movs	r3, #0
 8009920:	220a      	movs	r2, #10
 8009922:	4620      	mov	r0, r4
 8009924:	f000 fc8a 	bl	800a23c <__multadd>
 8009928:	45b8      	cmp	r8, r7
 800992a:	ee08 0a10 	vmov	s16, r0
 800992e:	f04f 0300 	mov.w	r3, #0
 8009932:	f04f 020a 	mov.w	r2, #10
 8009936:	4641      	mov	r1, r8
 8009938:	4620      	mov	r0, r4
 800993a:	d106      	bne.n	800994a <_dtoa_r+0xb0a>
 800993c:	f000 fc7e 	bl	800a23c <__multadd>
 8009940:	4680      	mov	r8, r0
 8009942:	4607      	mov	r7, r0
 8009944:	f109 0901 	add.w	r9, r9, #1
 8009948:	e772      	b.n	8009830 <_dtoa_r+0x9f0>
 800994a:	f000 fc77 	bl	800a23c <__multadd>
 800994e:	4639      	mov	r1, r7
 8009950:	4680      	mov	r8, r0
 8009952:	2300      	movs	r3, #0
 8009954:	220a      	movs	r2, #10
 8009956:	4620      	mov	r0, r4
 8009958:	f000 fc70 	bl	800a23c <__multadd>
 800995c:	4607      	mov	r7, r0
 800995e:	e7f1      	b.n	8009944 <_dtoa_r+0xb04>
 8009960:	9b03      	ldr	r3, [sp, #12]
 8009962:	9302      	str	r3, [sp, #8]
 8009964:	9d01      	ldr	r5, [sp, #4]
 8009966:	ee18 0a10 	vmov	r0, s16
 800996a:	4631      	mov	r1, r6
 800996c:	f7ff f9da 	bl	8008d24 <quorem>
 8009970:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009974:	9b01      	ldr	r3, [sp, #4]
 8009976:	f805 ab01 	strb.w	sl, [r5], #1
 800997a:	1aea      	subs	r2, r5, r3
 800997c:	9b02      	ldr	r3, [sp, #8]
 800997e:	4293      	cmp	r3, r2
 8009980:	dd09      	ble.n	8009996 <_dtoa_r+0xb56>
 8009982:	ee18 1a10 	vmov	r1, s16
 8009986:	2300      	movs	r3, #0
 8009988:	220a      	movs	r2, #10
 800998a:	4620      	mov	r0, r4
 800998c:	f000 fc56 	bl	800a23c <__multadd>
 8009990:	ee08 0a10 	vmov	s16, r0
 8009994:	e7e7      	b.n	8009966 <_dtoa_r+0xb26>
 8009996:	9b02      	ldr	r3, [sp, #8]
 8009998:	2b00      	cmp	r3, #0
 800999a:	bfc8      	it	gt
 800999c:	461d      	movgt	r5, r3
 800999e:	9b01      	ldr	r3, [sp, #4]
 80099a0:	bfd8      	it	le
 80099a2:	2501      	movle	r5, #1
 80099a4:	441d      	add	r5, r3
 80099a6:	f04f 0800 	mov.w	r8, #0
 80099aa:	ee18 1a10 	vmov	r1, s16
 80099ae:	2201      	movs	r2, #1
 80099b0:	4620      	mov	r0, r4
 80099b2:	f000 fe3d 	bl	800a630 <__lshift>
 80099b6:	4631      	mov	r1, r6
 80099b8:	ee08 0a10 	vmov	s16, r0
 80099bc:	f000 fea8 	bl	800a710 <__mcmp>
 80099c0:	2800      	cmp	r0, #0
 80099c2:	dc91      	bgt.n	80098e8 <_dtoa_r+0xaa8>
 80099c4:	d102      	bne.n	80099cc <_dtoa_r+0xb8c>
 80099c6:	f01a 0f01 	tst.w	sl, #1
 80099ca:	d18d      	bne.n	80098e8 <_dtoa_r+0xaa8>
 80099cc:	462b      	mov	r3, r5
 80099ce:	461d      	mov	r5, r3
 80099d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80099d4:	2a30      	cmp	r2, #48	; 0x30
 80099d6:	d0fa      	beq.n	80099ce <_dtoa_r+0xb8e>
 80099d8:	e6d7      	b.n	800978a <_dtoa_r+0x94a>
 80099da:	9a01      	ldr	r2, [sp, #4]
 80099dc:	429a      	cmp	r2, r3
 80099de:	d184      	bne.n	80098ea <_dtoa_r+0xaaa>
 80099e0:	9b00      	ldr	r3, [sp, #0]
 80099e2:	3301      	adds	r3, #1
 80099e4:	9300      	str	r3, [sp, #0]
 80099e6:	2331      	movs	r3, #49	; 0x31
 80099e8:	7013      	strb	r3, [r2, #0]
 80099ea:	e6ce      	b.n	800978a <_dtoa_r+0x94a>
 80099ec:	4b09      	ldr	r3, [pc, #36]	; (8009a14 <_dtoa_r+0xbd4>)
 80099ee:	f7ff ba95 	b.w	8008f1c <_dtoa_r+0xdc>
 80099f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	f47f aa6e 	bne.w	8008ed6 <_dtoa_r+0x96>
 80099fa:	4b07      	ldr	r3, [pc, #28]	; (8009a18 <_dtoa_r+0xbd8>)
 80099fc:	f7ff ba8e 	b.w	8008f1c <_dtoa_r+0xdc>
 8009a00:	9b02      	ldr	r3, [sp, #8]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	dcae      	bgt.n	8009964 <_dtoa_r+0xb24>
 8009a06:	9b06      	ldr	r3, [sp, #24]
 8009a08:	2b02      	cmp	r3, #2
 8009a0a:	f73f aea8 	bgt.w	800975e <_dtoa_r+0x91e>
 8009a0e:	e7a9      	b.n	8009964 <_dtoa_r+0xb24>
 8009a10:	0800caa0 	.word	0x0800caa0
 8009a14:	0800cc99 	.word	0x0800cc99
 8009a18:	0800ca21 	.word	0x0800ca21

08009a1c <rshift>:
 8009a1c:	6903      	ldr	r3, [r0, #16]
 8009a1e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009a22:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009a26:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009a2a:	f100 0414 	add.w	r4, r0, #20
 8009a2e:	dd45      	ble.n	8009abc <rshift+0xa0>
 8009a30:	f011 011f 	ands.w	r1, r1, #31
 8009a34:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009a38:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009a3c:	d10c      	bne.n	8009a58 <rshift+0x3c>
 8009a3e:	f100 0710 	add.w	r7, r0, #16
 8009a42:	4629      	mov	r1, r5
 8009a44:	42b1      	cmp	r1, r6
 8009a46:	d334      	bcc.n	8009ab2 <rshift+0x96>
 8009a48:	1a9b      	subs	r3, r3, r2
 8009a4a:	009b      	lsls	r3, r3, #2
 8009a4c:	1eea      	subs	r2, r5, #3
 8009a4e:	4296      	cmp	r6, r2
 8009a50:	bf38      	it	cc
 8009a52:	2300      	movcc	r3, #0
 8009a54:	4423      	add	r3, r4
 8009a56:	e015      	b.n	8009a84 <rshift+0x68>
 8009a58:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009a5c:	f1c1 0820 	rsb	r8, r1, #32
 8009a60:	40cf      	lsrs	r7, r1
 8009a62:	f105 0e04 	add.w	lr, r5, #4
 8009a66:	46a1      	mov	r9, r4
 8009a68:	4576      	cmp	r6, lr
 8009a6a:	46f4      	mov	ip, lr
 8009a6c:	d815      	bhi.n	8009a9a <rshift+0x7e>
 8009a6e:	1a9a      	subs	r2, r3, r2
 8009a70:	0092      	lsls	r2, r2, #2
 8009a72:	3a04      	subs	r2, #4
 8009a74:	3501      	adds	r5, #1
 8009a76:	42ae      	cmp	r6, r5
 8009a78:	bf38      	it	cc
 8009a7a:	2200      	movcc	r2, #0
 8009a7c:	18a3      	adds	r3, r4, r2
 8009a7e:	50a7      	str	r7, [r4, r2]
 8009a80:	b107      	cbz	r7, 8009a84 <rshift+0x68>
 8009a82:	3304      	adds	r3, #4
 8009a84:	1b1a      	subs	r2, r3, r4
 8009a86:	42a3      	cmp	r3, r4
 8009a88:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009a8c:	bf08      	it	eq
 8009a8e:	2300      	moveq	r3, #0
 8009a90:	6102      	str	r2, [r0, #16]
 8009a92:	bf08      	it	eq
 8009a94:	6143      	streq	r3, [r0, #20]
 8009a96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009a9a:	f8dc c000 	ldr.w	ip, [ip]
 8009a9e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009aa2:	ea4c 0707 	orr.w	r7, ip, r7
 8009aa6:	f849 7b04 	str.w	r7, [r9], #4
 8009aaa:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009aae:	40cf      	lsrs	r7, r1
 8009ab0:	e7da      	b.n	8009a68 <rshift+0x4c>
 8009ab2:	f851 cb04 	ldr.w	ip, [r1], #4
 8009ab6:	f847 cf04 	str.w	ip, [r7, #4]!
 8009aba:	e7c3      	b.n	8009a44 <rshift+0x28>
 8009abc:	4623      	mov	r3, r4
 8009abe:	e7e1      	b.n	8009a84 <rshift+0x68>

08009ac0 <__hexdig_fun>:
 8009ac0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009ac4:	2b09      	cmp	r3, #9
 8009ac6:	d802      	bhi.n	8009ace <__hexdig_fun+0xe>
 8009ac8:	3820      	subs	r0, #32
 8009aca:	b2c0      	uxtb	r0, r0
 8009acc:	4770      	bx	lr
 8009ace:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009ad2:	2b05      	cmp	r3, #5
 8009ad4:	d801      	bhi.n	8009ada <__hexdig_fun+0x1a>
 8009ad6:	3847      	subs	r0, #71	; 0x47
 8009ad8:	e7f7      	b.n	8009aca <__hexdig_fun+0xa>
 8009ada:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009ade:	2b05      	cmp	r3, #5
 8009ae0:	d801      	bhi.n	8009ae6 <__hexdig_fun+0x26>
 8009ae2:	3827      	subs	r0, #39	; 0x27
 8009ae4:	e7f1      	b.n	8009aca <__hexdig_fun+0xa>
 8009ae6:	2000      	movs	r0, #0
 8009ae8:	4770      	bx	lr
	...

08009aec <__gethex>:
 8009aec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009af0:	ed2d 8b02 	vpush	{d8}
 8009af4:	b089      	sub	sp, #36	; 0x24
 8009af6:	ee08 0a10 	vmov	s16, r0
 8009afa:	9304      	str	r3, [sp, #16]
 8009afc:	4bb4      	ldr	r3, [pc, #720]	; (8009dd0 <__gethex+0x2e4>)
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	9301      	str	r3, [sp, #4]
 8009b02:	4618      	mov	r0, r3
 8009b04:	468b      	mov	fp, r1
 8009b06:	4690      	mov	r8, r2
 8009b08:	f7f6 fb72 	bl	80001f0 <strlen>
 8009b0c:	9b01      	ldr	r3, [sp, #4]
 8009b0e:	f8db 2000 	ldr.w	r2, [fp]
 8009b12:	4403      	add	r3, r0
 8009b14:	4682      	mov	sl, r0
 8009b16:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009b1a:	9305      	str	r3, [sp, #20]
 8009b1c:	1c93      	adds	r3, r2, #2
 8009b1e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009b22:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009b26:	32fe      	adds	r2, #254	; 0xfe
 8009b28:	18d1      	adds	r1, r2, r3
 8009b2a:	461f      	mov	r7, r3
 8009b2c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009b30:	9100      	str	r1, [sp, #0]
 8009b32:	2830      	cmp	r0, #48	; 0x30
 8009b34:	d0f8      	beq.n	8009b28 <__gethex+0x3c>
 8009b36:	f7ff ffc3 	bl	8009ac0 <__hexdig_fun>
 8009b3a:	4604      	mov	r4, r0
 8009b3c:	2800      	cmp	r0, #0
 8009b3e:	d13a      	bne.n	8009bb6 <__gethex+0xca>
 8009b40:	9901      	ldr	r1, [sp, #4]
 8009b42:	4652      	mov	r2, sl
 8009b44:	4638      	mov	r0, r7
 8009b46:	f7fe fa0a 	bl	8007f5e <strncmp>
 8009b4a:	4605      	mov	r5, r0
 8009b4c:	2800      	cmp	r0, #0
 8009b4e:	d168      	bne.n	8009c22 <__gethex+0x136>
 8009b50:	f817 000a 	ldrb.w	r0, [r7, sl]
 8009b54:	eb07 060a 	add.w	r6, r7, sl
 8009b58:	f7ff ffb2 	bl	8009ac0 <__hexdig_fun>
 8009b5c:	2800      	cmp	r0, #0
 8009b5e:	d062      	beq.n	8009c26 <__gethex+0x13a>
 8009b60:	4633      	mov	r3, r6
 8009b62:	7818      	ldrb	r0, [r3, #0]
 8009b64:	2830      	cmp	r0, #48	; 0x30
 8009b66:	461f      	mov	r7, r3
 8009b68:	f103 0301 	add.w	r3, r3, #1
 8009b6c:	d0f9      	beq.n	8009b62 <__gethex+0x76>
 8009b6e:	f7ff ffa7 	bl	8009ac0 <__hexdig_fun>
 8009b72:	2301      	movs	r3, #1
 8009b74:	fab0 f480 	clz	r4, r0
 8009b78:	0964      	lsrs	r4, r4, #5
 8009b7a:	4635      	mov	r5, r6
 8009b7c:	9300      	str	r3, [sp, #0]
 8009b7e:	463a      	mov	r2, r7
 8009b80:	4616      	mov	r6, r2
 8009b82:	3201      	adds	r2, #1
 8009b84:	7830      	ldrb	r0, [r6, #0]
 8009b86:	f7ff ff9b 	bl	8009ac0 <__hexdig_fun>
 8009b8a:	2800      	cmp	r0, #0
 8009b8c:	d1f8      	bne.n	8009b80 <__gethex+0x94>
 8009b8e:	9901      	ldr	r1, [sp, #4]
 8009b90:	4652      	mov	r2, sl
 8009b92:	4630      	mov	r0, r6
 8009b94:	f7fe f9e3 	bl	8007f5e <strncmp>
 8009b98:	b980      	cbnz	r0, 8009bbc <__gethex+0xd0>
 8009b9a:	b94d      	cbnz	r5, 8009bb0 <__gethex+0xc4>
 8009b9c:	eb06 050a 	add.w	r5, r6, sl
 8009ba0:	462a      	mov	r2, r5
 8009ba2:	4616      	mov	r6, r2
 8009ba4:	3201      	adds	r2, #1
 8009ba6:	7830      	ldrb	r0, [r6, #0]
 8009ba8:	f7ff ff8a 	bl	8009ac0 <__hexdig_fun>
 8009bac:	2800      	cmp	r0, #0
 8009bae:	d1f8      	bne.n	8009ba2 <__gethex+0xb6>
 8009bb0:	1bad      	subs	r5, r5, r6
 8009bb2:	00ad      	lsls	r5, r5, #2
 8009bb4:	e004      	b.n	8009bc0 <__gethex+0xd4>
 8009bb6:	2400      	movs	r4, #0
 8009bb8:	4625      	mov	r5, r4
 8009bba:	e7e0      	b.n	8009b7e <__gethex+0x92>
 8009bbc:	2d00      	cmp	r5, #0
 8009bbe:	d1f7      	bne.n	8009bb0 <__gethex+0xc4>
 8009bc0:	7833      	ldrb	r3, [r6, #0]
 8009bc2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009bc6:	2b50      	cmp	r3, #80	; 0x50
 8009bc8:	d13b      	bne.n	8009c42 <__gethex+0x156>
 8009bca:	7873      	ldrb	r3, [r6, #1]
 8009bcc:	2b2b      	cmp	r3, #43	; 0x2b
 8009bce:	d02c      	beq.n	8009c2a <__gethex+0x13e>
 8009bd0:	2b2d      	cmp	r3, #45	; 0x2d
 8009bd2:	d02e      	beq.n	8009c32 <__gethex+0x146>
 8009bd4:	1c71      	adds	r1, r6, #1
 8009bd6:	f04f 0900 	mov.w	r9, #0
 8009bda:	7808      	ldrb	r0, [r1, #0]
 8009bdc:	f7ff ff70 	bl	8009ac0 <__hexdig_fun>
 8009be0:	1e43      	subs	r3, r0, #1
 8009be2:	b2db      	uxtb	r3, r3
 8009be4:	2b18      	cmp	r3, #24
 8009be6:	d82c      	bhi.n	8009c42 <__gethex+0x156>
 8009be8:	f1a0 0210 	sub.w	r2, r0, #16
 8009bec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009bf0:	f7ff ff66 	bl	8009ac0 <__hexdig_fun>
 8009bf4:	1e43      	subs	r3, r0, #1
 8009bf6:	b2db      	uxtb	r3, r3
 8009bf8:	2b18      	cmp	r3, #24
 8009bfa:	d91d      	bls.n	8009c38 <__gethex+0x14c>
 8009bfc:	f1b9 0f00 	cmp.w	r9, #0
 8009c00:	d000      	beq.n	8009c04 <__gethex+0x118>
 8009c02:	4252      	negs	r2, r2
 8009c04:	4415      	add	r5, r2
 8009c06:	f8cb 1000 	str.w	r1, [fp]
 8009c0a:	b1e4      	cbz	r4, 8009c46 <__gethex+0x15a>
 8009c0c:	9b00      	ldr	r3, [sp, #0]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	bf14      	ite	ne
 8009c12:	2700      	movne	r7, #0
 8009c14:	2706      	moveq	r7, #6
 8009c16:	4638      	mov	r0, r7
 8009c18:	b009      	add	sp, #36	; 0x24
 8009c1a:	ecbd 8b02 	vpop	{d8}
 8009c1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c22:	463e      	mov	r6, r7
 8009c24:	4625      	mov	r5, r4
 8009c26:	2401      	movs	r4, #1
 8009c28:	e7ca      	b.n	8009bc0 <__gethex+0xd4>
 8009c2a:	f04f 0900 	mov.w	r9, #0
 8009c2e:	1cb1      	adds	r1, r6, #2
 8009c30:	e7d3      	b.n	8009bda <__gethex+0xee>
 8009c32:	f04f 0901 	mov.w	r9, #1
 8009c36:	e7fa      	b.n	8009c2e <__gethex+0x142>
 8009c38:	230a      	movs	r3, #10
 8009c3a:	fb03 0202 	mla	r2, r3, r2, r0
 8009c3e:	3a10      	subs	r2, #16
 8009c40:	e7d4      	b.n	8009bec <__gethex+0x100>
 8009c42:	4631      	mov	r1, r6
 8009c44:	e7df      	b.n	8009c06 <__gethex+0x11a>
 8009c46:	1bf3      	subs	r3, r6, r7
 8009c48:	3b01      	subs	r3, #1
 8009c4a:	4621      	mov	r1, r4
 8009c4c:	2b07      	cmp	r3, #7
 8009c4e:	dc0b      	bgt.n	8009c68 <__gethex+0x17c>
 8009c50:	ee18 0a10 	vmov	r0, s16
 8009c54:	f000 fa90 	bl	800a178 <_Balloc>
 8009c58:	4604      	mov	r4, r0
 8009c5a:	b940      	cbnz	r0, 8009c6e <__gethex+0x182>
 8009c5c:	4b5d      	ldr	r3, [pc, #372]	; (8009dd4 <__gethex+0x2e8>)
 8009c5e:	4602      	mov	r2, r0
 8009c60:	21de      	movs	r1, #222	; 0xde
 8009c62:	485d      	ldr	r0, [pc, #372]	; (8009dd8 <__gethex+0x2ec>)
 8009c64:	f001 fde0 	bl	800b828 <__assert_func>
 8009c68:	3101      	adds	r1, #1
 8009c6a:	105b      	asrs	r3, r3, #1
 8009c6c:	e7ee      	b.n	8009c4c <__gethex+0x160>
 8009c6e:	f100 0914 	add.w	r9, r0, #20
 8009c72:	f04f 0b00 	mov.w	fp, #0
 8009c76:	f1ca 0301 	rsb	r3, sl, #1
 8009c7a:	f8cd 9008 	str.w	r9, [sp, #8]
 8009c7e:	f8cd b000 	str.w	fp, [sp]
 8009c82:	9306      	str	r3, [sp, #24]
 8009c84:	42b7      	cmp	r7, r6
 8009c86:	d340      	bcc.n	8009d0a <__gethex+0x21e>
 8009c88:	9802      	ldr	r0, [sp, #8]
 8009c8a:	9b00      	ldr	r3, [sp, #0]
 8009c8c:	f840 3b04 	str.w	r3, [r0], #4
 8009c90:	eba0 0009 	sub.w	r0, r0, r9
 8009c94:	1080      	asrs	r0, r0, #2
 8009c96:	0146      	lsls	r6, r0, #5
 8009c98:	6120      	str	r0, [r4, #16]
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	f000 fb5e 	bl	800a35c <__hi0bits>
 8009ca0:	1a30      	subs	r0, r6, r0
 8009ca2:	f8d8 6000 	ldr.w	r6, [r8]
 8009ca6:	42b0      	cmp	r0, r6
 8009ca8:	dd63      	ble.n	8009d72 <__gethex+0x286>
 8009caa:	1b87      	subs	r7, r0, r6
 8009cac:	4639      	mov	r1, r7
 8009cae:	4620      	mov	r0, r4
 8009cb0:	f000 ff02 	bl	800aab8 <__any_on>
 8009cb4:	4682      	mov	sl, r0
 8009cb6:	b1a8      	cbz	r0, 8009ce4 <__gethex+0x1f8>
 8009cb8:	1e7b      	subs	r3, r7, #1
 8009cba:	1159      	asrs	r1, r3, #5
 8009cbc:	f003 021f 	and.w	r2, r3, #31
 8009cc0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009cc4:	f04f 0a01 	mov.w	sl, #1
 8009cc8:	fa0a f202 	lsl.w	r2, sl, r2
 8009ccc:	420a      	tst	r2, r1
 8009cce:	d009      	beq.n	8009ce4 <__gethex+0x1f8>
 8009cd0:	4553      	cmp	r3, sl
 8009cd2:	dd05      	ble.n	8009ce0 <__gethex+0x1f4>
 8009cd4:	1eb9      	subs	r1, r7, #2
 8009cd6:	4620      	mov	r0, r4
 8009cd8:	f000 feee 	bl	800aab8 <__any_on>
 8009cdc:	2800      	cmp	r0, #0
 8009cde:	d145      	bne.n	8009d6c <__gethex+0x280>
 8009ce0:	f04f 0a02 	mov.w	sl, #2
 8009ce4:	4639      	mov	r1, r7
 8009ce6:	4620      	mov	r0, r4
 8009ce8:	f7ff fe98 	bl	8009a1c <rshift>
 8009cec:	443d      	add	r5, r7
 8009cee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009cf2:	42ab      	cmp	r3, r5
 8009cf4:	da4c      	bge.n	8009d90 <__gethex+0x2a4>
 8009cf6:	ee18 0a10 	vmov	r0, s16
 8009cfa:	4621      	mov	r1, r4
 8009cfc:	f000 fa7c 	bl	800a1f8 <_Bfree>
 8009d00:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009d02:	2300      	movs	r3, #0
 8009d04:	6013      	str	r3, [r2, #0]
 8009d06:	27a3      	movs	r7, #163	; 0xa3
 8009d08:	e785      	b.n	8009c16 <__gethex+0x12a>
 8009d0a:	1e73      	subs	r3, r6, #1
 8009d0c:	9a05      	ldr	r2, [sp, #20]
 8009d0e:	9303      	str	r3, [sp, #12]
 8009d10:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009d14:	4293      	cmp	r3, r2
 8009d16:	d019      	beq.n	8009d4c <__gethex+0x260>
 8009d18:	f1bb 0f20 	cmp.w	fp, #32
 8009d1c:	d107      	bne.n	8009d2e <__gethex+0x242>
 8009d1e:	9b02      	ldr	r3, [sp, #8]
 8009d20:	9a00      	ldr	r2, [sp, #0]
 8009d22:	f843 2b04 	str.w	r2, [r3], #4
 8009d26:	9302      	str	r3, [sp, #8]
 8009d28:	2300      	movs	r3, #0
 8009d2a:	9300      	str	r3, [sp, #0]
 8009d2c:	469b      	mov	fp, r3
 8009d2e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009d32:	f7ff fec5 	bl	8009ac0 <__hexdig_fun>
 8009d36:	9b00      	ldr	r3, [sp, #0]
 8009d38:	f000 000f 	and.w	r0, r0, #15
 8009d3c:	fa00 f00b 	lsl.w	r0, r0, fp
 8009d40:	4303      	orrs	r3, r0
 8009d42:	9300      	str	r3, [sp, #0]
 8009d44:	f10b 0b04 	add.w	fp, fp, #4
 8009d48:	9b03      	ldr	r3, [sp, #12]
 8009d4a:	e00d      	b.n	8009d68 <__gethex+0x27c>
 8009d4c:	9b03      	ldr	r3, [sp, #12]
 8009d4e:	9a06      	ldr	r2, [sp, #24]
 8009d50:	4413      	add	r3, r2
 8009d52:	42bb      	cmp	r3, r7
 8009d54:	d3e0      	bcc.n	8009d18 <__gethex+0x22c>
 8009d56:	4618      	mov	r0, r3
 8009d58:	9901      	ldr	r1, [sp, #4]
 8009d5a:	9307      	str	r3, [sp, #28]
 8009d5c:	4652      	mov	r2, sl
 8009d5e:	f7fe f8fe 	bl	8007f5e <strncmp>
 8009d62:	9b07      	ldr	r3, [sp, #28]
 8009d64:	2800      	cmp	r0, #0
 8009d66:	d1d7      	bne.n	8009d18 <__gethex+0x22c>
 8009d68:	461e      	mov	r6, r3
 8009d6a:	e78b      	b.n	8009c84 <__gethex+0x198>
 8009d6c:	f04f 0a03 	mov.w	sl, #3
 8009d70:	e7b8      	b.n	8009ce4 <__gethex+0x1f8>
 8009d72:	da0a      	bge.n	8009d8a <__gethex+0x29e>
 8009d74:	1a37      	subs	r7, r6, r0
 8009d76:	4621      	mov	r1, r4
 8009d78:	ee18 0a10 	vmov	r0, s16
 8009d7c:	463a      	mov	r2, r7
 8009d7e:	f000 fc57 	bl	800a630 <__lshift>
 8009d82:	1bed      	subs	r5, r5, r7
 8009d84:	4604      	mov	r4, r0
 8009d86:	f100 0914 	add.w	r9, r0, #20
 8009d8a:	f04f 0a00 	mov.w	sl, #0
 8009d8e:	e7ae      	b.n	8009cee <__gethex+0x202>
 8009d90:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009d94:	42a8      	cmp	r0, r5
 8009d96:	dd72      	ble.n	8009e7e <__gethex+0x392>
 8009d98:	1b45      	subs	r5, r0, r5
 8009d9a:	42ae      	cmp	r6, r5
 8009d9c:	dc36      	bgt.n	8009e0c <__gethex+0x320>
 8009d9e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009da2:	2b02      	cmp	r3, #2
 8009da4:	d02a      	beq.n	8009dfc <__gethex+0x310>
 8009da6:	2b03      	cmp	r3, #3
 8009da8:	d02c      	beq.n	8009e04 <__gethex+0x318>
 8009daa:	2b01      	cmp	r3, #1
 8009dac:	d11c      	bne.n	8009de8 <__gethex+0x2fc>
 8009dae:	42ae      	cmp	r6, r5
 8009db0:	d11a      	bne.n	8009de8 <__gethex+0x2fc>
 8009db2:	2e01      	cmp	r6, #1
 8009db4:	d112      	bne.n	8009ddc <__gethex+0x2f0>
 8009db6:	9a04      	ldr	r2, [sp, #16]
 8009db8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009dbc:	6013      	str	r3, [r2, #0]
 8009dbe:	2301      	movs	r3, #1
 8009dc0:	6123      	str	r3, [r4, #16]
 8009dc2:	f8c9 3000 	str.w	r3, [r9]
 8009dc6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009dc8:	2762      	movs	r7, #98	; 0x62
 8009dca:	601c      	str	r4, [r3, #0]
 8009dcc:	e723      	b.n	8009c16 <__gethex+0x12a>
 8009dce:	bf00      	nop
 8009dd0:	0800cb18 	.word	0x0800cb18
 8009dd4:	0800caa0 	.word	0x0800caa0
 8009dd8:	0800cab1 	.word	0x0800cab1
 8009ddc:	1e71      	subs	r1, r6, #1
 8009dde:	4620      	mov	r0, r4
 8009de0:	f000 fe6a 	bl	800aab8 <__any_on>
 8009de4:	2800      	cmp	r0, #0
 8009de6:	d1e6      	bne.n	8009db6 <__gethex+0x2ca>
 8009de8:	ee18 0a10 	vmov	r0, s16
 8009dec:	4621      	mov	r1, r4
 8009dee:	f000 fa03 	bl	800a1f8 <_Bfree>
 8009df2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009df4:	2300      	movs	r3, #0
 8009df6:	6013      	str	r3, [r2, #0]
 8009df8:	2750      	movs	r7, #80	; 0x50
 8009dfa:	e70c      	b.n	8009c16 <__gethex+0x12a>
 8009dfc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d1f2      	bne.n	8009de8 <__gethex+0x2fc>
 8009e02:	e7d8      	b.n	8009db6 <__gethex+0x2ca>
 8009e04:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d1d5      	bne.n	8009db6 <__gethex+0x2ca>
 8009e0a:	e7ed      	b.n	8009de8 <__gethex+0x2fc>
 8009e0c:	1e6f      	subs	r7, r5, #1
 8009e0e:	f1ba 0f00 	cmp.w	sl, #0
 8009e12:	d131      	bne.n	8009e78 <__gethex+0x38c>
 8009e14:	b127      	cbz	r7, 8009e20 <__gethex+0x334>
 8009e16:	4639      	mov	r1, r7
 8009e18:	4620      	mov	r0, r4
 8009e1a:	f000 fe4d 	bl	800aab8 <__any_on>
 8009e1e:	4682      	mov	sl, r0
 8009e20:	117b      	asrs	r3, r7, #5
 8009e22:	2101      	movs	r1, #1
 8009e24:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009e28:	f007 071f 	and.w	r7, r7, #31
 8009e2c:	fa01 f707 	lsl.w	r7, r1, r7
 8009e30:	421f      	tst	r7, r3
 8009e32:	4629      	mov	r1, r5
 8009e34:	4620      	mov	r0, r4
 8009e36:	bf18      	it	ne
 8009e38:	f04a 0a02 	orrne.w	sl, sl, #2
 8009e3c:	1b76      	subs	r6, r6, r5
 8009e3e:	f7ff fded 	bl	8009a1c <rshift>
 8009e42:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009e46:	2702      	movs	r7, #2
 8009e48:	f1ba 0f00 	cmp.w	sl, #0
 8009e4c:	d048      	beq.n	8009ee0 <__gethex+0x3f4>
 8009e4e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009e52:	2b02      	cmp	r3, #2
 8009e54:	d015      	beq.n	8009e82 <__gethex+0x396>
 8009e56:	2b03      	cmp	r3, #3
 8009e58:	d017      	beq.n	8009e8a <__gethex+0x39e>
 8009e5a:	2b01      	cmp	r3, #1
 8009e5c:	d109      	bne.n	8009e72 <__gethex+0x386>
 8009e5e:	f01a 0f02 	tst.w	sl, #2
 8009e62:	d006      	beq.n	8009e72 <__gethex+0x386>
 8009e64:	f8d9 0000 	ldr.w	r0, [r9]
 8009e68:	ea4a 0a00 	orr.w	sl, sl, r0
 8009e6c:	f01a 0f01 	tst.w	sl, #1
 8009e70:	d10e      	bne.n	8009e90 <__gethex+0x3a4>
 8009e72:	f047 0710 	orr.w	r7, r7, #16
 8009e76:	e033      	b.n	8009ee0 <__gethex+0x3f4>
 8009e78:	f04f 0a01 	mov.w	sl, #1
 8009e7c:	e7d0      	b.n	8009e20 <__gethex+0x334>
 8009e7e:	2701      	movs	r7, #1
 8009e80:	e7e2      	b.n	8009e48 <__gethex+0x35c>
 8009e82:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009e84:	f1c3 0301 	rsb	r3, r3, #1
 8009e88:	9315      	str	r3, [sp, #84]	; 0x54
 8009e8a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d0f0      	beq.n	8009e72 <__gethex+0x386>
 8009e90:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009e94:	f104 0314 	add.w	r3, r4, #20
 8009e98:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009e9c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009ea0:	f04f 0c00 	mov.w	ip, #0
 8009ea4:	4618      	mov	r0, r3
 8009ea6:	f853 2b04 	ldr.w	r2, [r3], #4
 8009eaa:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009eae:	d01c      	beq.n	8009eea <__gethex+0x3fe>
 8009eb0:	3201      	adds	r2, #1
 8009eb2:	6002      	str	r2, [r0, #0]
 8009eb4:	2f02      	cmp	r7, #2
 8009eb6:	f104 0314 	add.w	r3, r4, #20
 8009eba:	d13f      	bne.n	8009f3c <__gethex+0x450>
 8009ebc:	f8d8 2000 	ldr.w	r2, [r8]
 8009ec0:	3a01      	subs	r2, #1
 8009ec2:	42b2      	cmp	r2, r6
 8009ec4:	d10a      	bne.n	8009edc <__gethex+0x3f0>
 8009ec6:	1171      	asrs	r1, r6, #5
 8009ec8:	2201      	movs	r2, #1
 8009eca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009ece:	f006 061f 	and.w	r6, r6, #31
 8009ed2:	fa02 f606 	lsl.w	r6, r2, r6
 8009ed6:	421e      	tst	r6, r3
 8009ed8:	bf18      	it	ne
 8009eda:	4617      	movne	r7, r2
 8009edc:	f047 0720 	orr.w	r7, r7, #32
 8009ee0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009ee2:	601c      	str	r4, [r3, #0]
 8009ee4:	9b04      	ldr	r3, [sp, #16]
 8009ee6:	601d      	str	r5, [r3, #0]
 8009ee8:	e695      	b.n	8009c16 <__gethex+0x12a>
 8009eea:	4299      	cmp	r1, r3
 8009eec:	f843 cc04 	str.w	ip, [r3, #-4]
 8009ef0:	d8d8      	bhi.n	8009ea4 <__gethex+0x3b8>
 8009ef2:	68a3      	ldr	r3, [r4, #8]
 8009ef4:	459b      	cmp	fp, r3
 8009ef6:	db19      	blt.n	8009f2c <__gethex+0x440>
 8009ef8:	6861      	ldr	r1, [r4, #4]
 8009efa:	ee18 0a10 	vmov	r0, s16
 8009efe:	3101      	adds	r1, #1
 8009f00:	f000 f93a 	bl	800a178 <_Balloc>
 8009f04:	4681      	mov	r9, r0
 8009f06:	b918      	cbnz	r0, 8009f10 <__gethex+0x424>
 8009f08:	4b1a      	ldr	r3, [pc, #104]	; (8009f74 <__gethex+0x488>)
 8009f0a:	4602      	mov	r2, r0
 8009f0c:	2184      	movs	r1, #132	; 0x84
 8009f0e:	e6a8      	b.n	8009c62 <__gethex+0x176>
 8009f10:	6922      	ldr	r2, [r4, #16]
 8009f12:	3202      	adds	r2, #2
 8009f14:	f104 010c 	add.w	r1, r4, #12
 8009f18:	0092      	lsls	r2, r2, #2
 8009f1a:	300c      	adds	r0, #12
 8009f1c:	f000 f91e 	bl	800a15c <memcpy>
 8009f20:	4621      	mov	r1, r4
 8009f22:	ee18 0a10 	vmov	r0, s16
 8009f26:	f000 f967 	bl	800a1f8 <_Bfree>
 8009f2a:	464c      	mov	r4, r9
 8009f2c:	6923      	ldr	r3, [r4, #16]
 8009f2e:	1c5a      	adds	r2, r3, #1
 8009f30:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009f34:	6122      	str	r2, [r4, #16]
 8009f36:	2201      	movs	r2, #1
 8009f38:	615a      	str	r2, [r3, #20]
 8009f3a:	e7bb      	b.n	8009eb4 <__gethex+0x3c8>
 8009f3c:	6922      	ldr	r2, [r4, #16]
 8009f3e:	455a      	cmp	r2, fp
 8009f40:	dd0b      	ble.n	8009f5a <__gethex+0x46e>
 8009f42:	2101      	movs	r1, #1
 8009f44:	4620      	mov	r0, r4
 8009f46:	f7ff fd69 	bl	8009a1c <rshift>
 8009f4a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009f4e:	3501      	adds	r5, #1
 8009f50:	42ab      	cmp	r3, r5
 8009f52:	f6ff aed0 	blt.w	8009cf6 <__gethex+0x20a>
 8009f56:	2701      	movs	r7, #1
 8009f58:	e7c0      	b.n	8009edc <__gethex+0x3f0>
 8009f5a:	f016 061f 	ands.w	r6, r6, #31
 8009f5e:	d0fa      	beq.n	8009f56 <__gethex+0x46a>
 8009f60:	4453      	add	r3, sl
 8009f62:	f1c6 0620 	rsb	r6, r6, #32
 8009f66:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009f6a:	f000 f9f7 	bl	800a35c <__hi0bits>
 8009f6e:	42b0      	cmp	r0, r6
 8009f70:	dbe7      	blt.n	8009f42 <__gethex+0x456>
 8009f72:	e7f0      	b.n	8009f56 <__gethex+0x46a>
 8009f74:	0800caa0 	.word	0x0800caa0

08009f78 <L_shift>:
 8009f78:	f1c2 0208 	rsb	r2, r2, #8
 8009f7c:	0092      	lsls	r2, r2, #2
 8009f7e:	b570      	push	{r4, r5, r6, lr}
 8009f80:	f1c2 0620 	rsb	r6, r2, #32
 8009f84:	6843      	ldr	r3, [r0, #4]
 8009f86:	6804      	ldr	r4, [r0, #0]
 8009f88:	fa03 f506 	lsl.w	r5, r3, r6
 8009f8c:	432c      	orrs	r4, r5
 8009f8e:	40d3      	lsrs	r3, r2
 8009f90:	6004      	str	r4, [r0, #0]
 8009f92:	f840 3f04 	str.w	r3, [r0, #4]!
 8009f96:	4288      	cmp	r0, r1
 8009f98:	d3f4      	bcc.n	8009f84 <L_shift+0xc>
 8009f9a:	bd70      	pop	{r4, r5, r6, pc}

08009f9c <__match>:
 8009f9c:	b530      	push	{r4, r5, lr}
 8009f9e:	6803      	ldr	r3, [r0, #0]
 8009fa0:	3301      	adds	r3, #1
 8009fa2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009fa6:	b914      	cbnz	r4, 8009fae <__match+0x12>
 8009fa8:	6003      	str	r3, [r0, #0]
 8009faa:	2001      	movs	r0, #1
 8009fac:	bd30      	pop	{r4, r5, pc}
 8009fae:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009fb2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009fb6:	2d19      	cmp	r5, #25
 8009fb8:	bf98      	it	ls
 8009fba:	3220      	addls	r2, #32
 8009fbc:	42a2      	cmp	r2, r4
 8009fbe:	d0f0      	beq.n	8009fa2 <__match+0x6>
 8009fc0:	2000      	movs	r0, #0
 8009fc2:	e7f3      	b.n	8009fac <__match+0x10>

08009fc4 <__hexnan>:
 8009fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fc8:	680b      	ldr	r3, [r1, #0]
 8009fca:	115e      	asrs	r6, r3, #5
 8009fcc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009fd0:	f013 031f 	ands.w	r3, r3, #31
 8009fd4:	b087      	sub	sp, #28
 8009fd6:	bf18      	it	ne
 8009fd8:	3604      	addne	r6, #4
 8009fda:	2500      	movs	r5, #0
 8009fdc:	1f37      	subs	r7, r6, #4
 8009fde:	4690      	mov	r8, r2
 8009fe0:	6802      	ldr	r2, [r0, #0]
 8009fe2:	9301      	str	r3, [sp, #4]
 8009fe4:	4682      	mov	sl, r0
 8009fe6:	f846 5c04 	str.w	r5, [r6, #-4]
 8009fea:	46b9      	mov	r9, r7
 8009fec:	463c      	mov	r4, r7
 8009fee:	9502      	str	r5, [sp, #8]
 8009ff0:	46ab      	mov	fp, r5
 8009ff2:	7851      	ldrb	r1, [r2, #1]
 8009ff4:	1c53      	adds	r3, r2, #1
 8009ff6:	9303      	str	r3, [sp, #12]
 8009ff8:	b341      	cbz	r1, 800a04c <__hexnan+0x88>
 8009ffa:	4608      	mov	r0, r1
 8009ffc:	9205      	str	r2, [sp, #20]
 8009ffe:	9104      	str	r1, [sp, #16]
 800a000:	f7ff fd5e 	bl	8009ac0 <__hexdig_fun>
 800a004:	2800      	cmp	r0, #0
 800a006:	d14f      	bne.n	800a0a8 <__hexnan+0xe4>
 800a008:	9904      	ldr	r1, [sp, #16]
 800a00a:	9a05      	ldr	r2, [sp, #20]
 800a00c:	2920      	cmp	r1, #32
 800a00e:	d818      	bhi.n	800a042 <__hexnan+0x7e>
 800a010:	9b02      	ldr	r3, [sp, #8]
 800a012:	459b      	cmp	fp, r3
 800a014:	dd13      	ble.n	800a03e <__hexnan+0x7a>
 800a016:	454c      	cmp	r4, r9
 800a018:	d206      	bcs.n	800a028 <__hexnan+0x64>
 800a01a:	2d07      	cmp	r5, #7
 800a01c:	dc04      	bgt.n	800a028 <__hexnan+0x64>
 800a01e:	462a      	mov	r2, r5
 800a020:	4649      	mov	r1, r9
 800a022:	4620      	mov	r0, r4
 800a024:	f7ff ffa8 	bl	8009f78 <L_shift>
 800a028:	4544      	cmp	r4, r8
 800a02a:	d950      	bls.n	800a0ce <__hexnan+0x10a>
 800a02c:	2300      	movs	r3, #0
 800a02e:	f1a4 0904 	sub.w	r9, r4, #4
 800a032:	f844 3c04 	str.w	r3, [r4, #-4]
 800a036:	f8cd b008 	str.w	fp, [sp, #8]
 800a03a:	464c      	mov	r4, r9
 800a03c:	461d      	mov	r5, r3
 800a03e:	9a03      	ldr	r2, [sp, #12]
 800a040:	e7d7      	b.n	8009ff2 <__hexnan+0x2e>
 800a042:	2929      	cmp	r1, #41	; 0x29
 800a044:	d156      	bne.n	800a0f4 <__hexnan+0x130>
 800a046:	3202      	adds	r2, #2
 800a048:	f8ca 2000 	str.w	r2, [sl]
 800a04c:	f1bb 0f00 	cmp.w	fp, #0
 800a050:	d050      	beq.n	800a0f4 <__hexnan+0x130>
 800a052:	454c      	cmp	r4, r9
 800a054:	d206      	bcs.n	800a064 <__hexnan+0xa0>
 800a056:	2d07      	cmp	r5, #7
 800a058:	dc04      	bgt.n	800a064 <__hexnan+0xa0>
 800a05a:	462a      	mov	r2, r5
 800a05c:	4649      	mov	r1, r9
 800a05e:	4620      	mov	r0, r4
 800a060:	f7ff ff8a 	bl	8009f78 <L_shift>
 800a064:	4544      	cmp	r4, r8
 800a066:	d934      	bls.n	800a0d2 <__hexnan+0x10e>
 800a068:	f1a8 0204 	sub.w	r2, r8, #4
 800a06c:	4623      	mov	r3, r4
 800a06e:	f853 1b04 	ldr.w	r1, [r3], #4
 800a072:	f842 1f04 	str.w	r1, [r2, #4]!
 800a076:	429f      	cmp	r7, r3
 800a078:	d2f9      	bcs.n	800a06e <__hexnan+0xaa>
 800a07a:	1b3b      	subs	r3, r7, r4
 800a07c:	f023 0303 	bic.w	r3, r3, #3
 800a080:	3304      	adds	r3, #4
 800a082:	3401      	adds	r4, #1
 800a084:	3e03      	subs	r6, #3
 800a086:	42b4      	cmp	r4, r6
 800a088:	bf88      	it	hi
 800a08a:	2304      	movhi	r3, #4
 800a08c:	4443      	add	r3, r8
 800a08e:	2200      	movs	r2, #0
 800a090:	f843 2b04 	str.w	r2, [r3], #4
 800a094:	429f      	cmp	r7, r3
 800a096:	d2fb      	bcs.n	800a090 <__hexnan+0xcc>
 800a098:	683b      	ldr	r3, [r7, #0]
 800a09a:	b91b      	cbnz	r3, 800a0a4 <__hexnan+0xe0>
 800a09c:	4547      	cmp	r7, r8
 800a09e:	d127      	bne.n	800a0f0 <__hexnan+0x12c>
 800a0a0:	2301      	movs	r3, #1
 800a0a2:	603b      	str	r3, [r7, #0]
 800a0a4:	2005      	movs	r0, #5
 800a0a6:	e026      	b.n	800a0f6 <__hexnan+0x132>
 800a0a8:	3501      	adds	r5, #1
 800a0aa:	2d08      	cmp	r5, #8
 800a0ac:	f10b 0b01 	add.w	fp, fp, #1
 800a0b0:	dd06      	ble.n	800a0c0 <__hexnan+0xfc>
 800a0b2:	4544      	cmp	r4, r8
 800a0b4:	d9c3      	bls.n	800a03e <__hexnan+0x7a>
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	f844 3c04 	str.w	r3, [r4, #-4]
 800a0bc:	2501      	movs	r5, #1
 800a0be:	3c04      	subs	r4, #4
 800a0c0:	6822      	ldr	r2, [r4, #0]
 800a0c2:	f000 000f 	and.w	r0, r0, #15
 800a0c6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800a0ca:	6022      	str	r2, [r4, #0]
 800a0cc:	e7b7      	b.n	800a03e <__hexnan+0x7a>
 800a0ce:	2508      	movs	r5, #8
 800a0d0:	e7b5      	b.n	800a03e <__hexnan+0x7a>
 800a0d2:	9b01      	ldr	r3, [sp, #4]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d0df      	beq.n	800a098 <__hexnan+0xd4>
 800a0d8:	f04f 32ff 	mov.w	r2, #4294967295
 800a0dc:	f1c3 0320 	rsb	r3, r3, #32
 800a0e0:	fa22 f303 	lsr.w	r3, r2, r3
 800a0e4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a0e8:	401a      	ands	r2, r3
 800a0ea:	f846 2c04 	str.w	r2, [r6, #-4]
 800a0ee:	e7d3      	b.n	800a098 <__hexnan+0xd4>
 800a0f0:	3f04      	subs	r7, #4
 800a0f2:	e7d1      	b.n	800a098 <__hexnan+0xd4>
 800a0f4:	2004      	movs	r0, #4
 800a0f6:	b007      	add	sp, #28
 800a0f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a0fc <_localeconv_r>:
 800a0fc:	4800      	ldr	r0, [pc, #0]	; (800a100 <_localeconv_r+0x4>)
 800a0fe:	4770      	bx	lr
 800a100:	20000164 	.word	0x20000164

0800a104 <_lseek_r>:
 800a104:	b538      	push	{r3, r4, r5, lr}
 800a106:	4d07      	ldr	r5, [pc, #28]	; (800a124 <_lseek_r+0x20>)
 800a108:	4604      	mov	r4, r0
 800a10a:	4608      	mov	r0, r1
 800a10c:	4611      	mov	r1, r2
 800a10e:	2200      	movs	r2, #0
 800a110:	602a      	str	r2, [r5, #0]
 800a112:	461a      	mov	r2, r3
 800a114:	f7f8 f9de 	bl	80024d4 <_lseek>
 800a118:	1c43      	adds	r3, r0, #1
 800a11a:	d102      	bne.n	800a122 <_lseek_r+0x1e>
 800a11c:	682b      	ldr	r3, [r5, #0]
 800a11e:	b103      	cbz	r3, 800a122 <_lseek_r+0x1e>
 800a120:	6023      	str	r3, [r4, #0]
 800a122:	bd38      	pop	{r3, r4, r5, pc}
 800a124:	200004d4 	.word	0x200004d4

0800a128 <malloc>:
 800a128:	4b02      	ldr	r3, [pc, #8]	; (800a134 <malloc+0xc>)
 800a12a:	4601      	mov	r1, r0
 800a12c:	6818      	ldr	r0, [r3, #0]
 800a12e:	f000 bd67 	b.w	800ac00 <_malloc_r>
 800a132:	bf00      	nop
 800a134:	2000000c 	.word	0x2000000c

0800a138 <__ascii_mbtowc>:
 800a138:	b082      	sub	sp, #8
 800a13a:	b901      	cbnz	r1, 800a13e <__ascii_mbtowc+0x6>
 800a13c:	a901      	add	r1, sp, #4
 800a13e:	b142      	cbz	r2, 800a152 <__ascii_mbtowc+0x1a>
 800a140:	b14b      	cbz	r3, 800a156 <__ascii_mbtowc+0x1e>
 800a142:	7813      	ldrb	r3, [r2, #0]
 800a144:	600b      	str	r3, [r1, #0]
 800a146:	7812      	ldrb	r2, [r2, #0]
 800a148:	1e10      	subs	r0, r2, #0
 800a14a:	bf18      	it	ne
 800a14c:	2001      	movne	r0, #1
 800a14e:	b002      	add	sp, #8
 800a150:	4770      	bx	lr
 800a152:	4610      	mov	r0, r2
 800a154:	e7fb      	b.n	800a14e <__ascii_mbtowc+0x16>
 800a156:	f06f 0001 	mvn.w	r0, #1
 800a15a:	e7f8      	b.n	800a14e <__ascii_mbtowc+0x16>

0800a15c <memcpy>:
 800a15c:	440a      	add	r2, r1
 800a15e:	4291      	cmp	r1, r2
 800a160:	f100 33ff 	add.w	r3, r0, #4294967295
 800a164:	d100      	bne.n	800a168 <memcpy+0xc>
 800a166:	4770      	bx	lr
 800a168:	b510      	push	{r4, lr}
 800a16a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a16e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a172:	4291      	cmp	r1, r2
 800a174:	d1f9      	bne.n	800a16a <memcpy+0xe>
 800a176:	bd10      	pop	{r4, pc}

0800a178 <_Balloc>:
 800a178:	b570      	push	{r4, r5, r6, lr}
 800a17a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a17c:	4604      	mov	r4, r0
 800a17e:	460d      	mov	r5, r1
 800a180:	b976      	cbnz	r6, 800a1a0 <_Balloc+0x28>
 800a182:	2010      	movs	r0, #16
 800a184:	f7ff ffd0 	bl	800a128 <malloc>
 800a188:	4602      	mov	r2, r0
 800a18a:	6260      	str	r0, [r4, #36]	; 0x24
 800a18c:	b920      	cbnz	r0, 800a198 <_Balloc+0x20>
 800a18e:	4b18      	ldr	r3, [pc, #96]	; (800a1f0 <_Balloc+0x78>)
 800a190:	4818      	ldr	r0, [pc, #96]	; (800a1f4 <_Balloc+0x7c>)
 800a192:	2166      	movs	r1, #102	; 0x66
 800a194:	f001 fb48 	bl	800b828 <__assert_func>
 800a198:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a19c:	6006      	str	r6, [r0, #0]
 800a19e:	60c6      	str	r6, [r0, #12]
 800a1a0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a1a2:	68f3      	ldr	r3, [r6, #12]
 800a1a4:	b183      	cbz	r3, 800a1c8 <_Balloc+0x50>
 800a1a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a1a8:	68db      	ldr	r3, [r3, #12]
 800a1aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a1ae:	b9b8      	cbnz	r0, 800a1e0 <_Balloc+0x68>
 800a1b0:	2101      	movs	r1, #1
 800a1b2:	fa01 f605 	lsl.w	r6, r1, r5
 800a1b6:	1d72      	adds	r2, r6, #5
 800a1b8:	0092      	lsls	r2, r2, #2
 800a1ba:	4620      	mov	r0, r4
 800a1bc:	f000 fc9d 	bl	800aafa <_calloc_r>
 800a1c0:	b160      	cbz	r0, 800a1dc <_Balloc+0x64>
 800a1c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a1c6:	e00e      	b.n	800a1e6 <_Balloc+0x6e>
 800a1c8:	2221      	movs	r2, #33	; 0x21
 800a1ca:	2104      	movs	r1, #4
 800a1cc:	4620      	mov	r0, r4
 800a1ce:	f000 fc94 	bl	800aafa <_calloc_r>
 800a1d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a1d4:	60f0      	str	r0, [r6, #12]
 800a1d6:	68db      	ldr	r3, [r3, #12]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d1e4      	bne.n	800a1a6 <_Balloc+0x2e>
 800a1dc:	2000      	movs	r0, #0
 800a1de:	bd70      	pop	{r4, r5, r6, pc}
 800a1e0:	6802      	ldr	r2, [r0, #0]
 800a1e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a1ec:	e7f7      	b.n	800a1de <_Balloc+0x66>
 800a1ee:	bf00      	nop
 800a1f0:	0800ca2e 	.word	0x0800ca2e
 800a1f4:	0800cb2c 	.word	0x0800cb2c

0800a1f8 <_Bfree>:
 800a1f8:	b570      	push	{r4, r5, r6, lr}
 800a1fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a1fc:	4605      	mov	r5, r0
 800a1fe:	460c      	mov	r4, r1
 800a200:	b976      	cbnz	r6, 800a220 <_Bfree+0x28>
 800a202:	2010      	movs	r0, #16
 800a204:	f7ff ff90 	bl	800a128 <malloc>
 800a208:	4602      	mov	r2, r0
 800a20a:	6268      	str	r0, [r5, #36]	; 0x24
 800a20c:	b920      	cbnz	r0, 800a218 <_Bfree+0x20>
 800a20e:	4b09      	ldr	r3, [pc, #36]	; (800a234 <_Bfree+0x3c>)
 800a210:	4809      	ldr	r0, [pc, #36]	; (800a238 <_Bfree+0x40>)
 800a212:	218a      	movs	r1, #138	; 0x8a
 800a214:	f001 fb08 	bl	800b828 <__assert_func>
 800a218:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a21c:	6006      	str	r6, [r0, #0]
 800a21e:	60c6      	str	r6, [r0, #12]
 800a220:	b13c      	cbz	r4, 800a232 <_Bfree+0x3a>
 800a222:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a224:	6862      	ldr	r2, [r4, #4]
 800a226:	68db      	ldr	r3, [r3, #12]
 800a228:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a22c:	6021      	str	r1, [r4, #0]
 800a22e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a232:	bd70      	pop	{r4, r5, r6, pc}
 800a234:	0800ca2e 	.word	0x0800ca2e
 800a238:	0800cb2c 	.word	0x0800cb2c

0800a23c <__multadd>:
 800a23c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a240:	690d      	ldr	r5, [r1, #16]
 800a242:	4607      	mov	r7, r0
 800a244:	460c      	mov	r4, r1
 800a246:	461e      	mov	r6, r3
 800a248:	f101 0c14 	add.w	ip, r1, #20
 800a24c:	2000      	movs	r0, #0
 800a24e:	f8dc 3000 	ldr.w	r3, [ip]
 800a252:	b299      	uxth	r1, r3
 800a254:	fb02 6101 	mla	r1, r2, r1, r6
 800a258:	0c1e      	lsrs	r6, r3, #16
 800a25a:	0c0b      	lsrs	r3, r1, #16
 800a25c:	fb02 3306 	mla	r3, r2, r6, r3
 800a260:	b289      	uxth	r1, r1
 800a262:	3001      	adds	r0, #1
 800a264:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a268:	4285      	cmp	r5, r0
 800a26a:	f84c 1b04 	str.w	r1, [ip], #4
 800a26e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a272:	dcec      	bgt.n	800a24e <__multadd+0x12>
 800a274:	b30e      	cbz	r6, 800a2ba <__multadd+0x7e>
 800a276:	68a3      	ldr	r3, [r4, #8]
 800a278:	42ab      	cmp	r3, r5
 800a27a:	dc19      	bgt.n	800a2b0 <__multadd+0x74>
 800a27c:	6861      	ldr	r1, [r4, #4]
 800a27e:	4638      	mov	r0, r7
 800a280:	3101      	adds	r1, #1
 800a282:	f7ff ff79 	bl	800a178 <_Balloc>
 800a286:	4680      	mov	r8, r0
 800a288:	b928      	cbnz	r0, 800a296 <__multadd+0x5a>
 800a28a:	4602      	mov	r2, r0
 800a28c:	4b0c      	ldr	r3, [pc, #48]	; (800a2c0 <__multadd+0x84>)
 800a28e:	480d      	ldr	r0, [pc, #52]	; (800a2c4 <__multadd+0x88>)
 800a290:	21b5      	movs	r1, #181	; 0xb5
 800a292:	f001 fac9 	bl	800b828 <__assert_func>
 800a296:	6922      	ldr	r2, [r4, #16]
 800a298:	3202      	adds	r2, #2
 800a29a:	f104 010c 	add.w	r1, r4, #12
 800a29e:	0092      	lsls	r2, r2, #2
 800a2a0:	300c      	adds	r0, #12
 800a2a2:	f7ff ff5b 	bl	800a15c <memcpy>
 800a2a6:	4621      	mov	r1, r4
 800a2a8:	4638      	mov	r0, r7
 800a2aa:	f7ff ffa5 	bl	800a1f8 <_Bfree>
 800a2ae:	4644      	mov	r4, r8
 800a2b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a2b4:	3501      	adds	r5, #1
 800a2b6:	615e      	str	r6, [r3, #20]
 800a2b8:	6125      	str	r5, [r4, #16]
 800a2ba:	4620      	mov	r0, r4
 800a2bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2c0:	0800caa0 	.word	0x0800caa0
 800a2c4:	0800cb2c 	.word	0x0800cb2c

0800a2c8 <__s2b>:
 800a2c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2cc:	460c      	mov	r4, r1
 800a2ce:	4615      	mov	r5, r2
 800a2d0:	461f      	mov	r7, r3
 800a2d2:	2209      	movs	r2, #9
 800a2d4:	3308      	adds	r3, #8
 800a2d6:	4606      	mov	r6, r0
 800a2d8:	fb93 f3f2 	sdiv	r3, r3, r2
 800a2dc:	2100      	movs	r1, #0
 800a2de:	2201      	movs	r2, #1
 800a2e0:	429a      	cmp	r2, r3
 800a2e2:	db09      	blt.n	800a2f8 <__s2b+0x30>
 800a2e4:	4630      	mov	r0, r6
 800a2e6:	f7ff ff47 	bl	800a178 <_Balloc>
 800a2ea:	b940      	cbnz	r0, 800a2fe <__s2b+0x36>
 800a2ec:	4602      	mov	r2, r0
 800a2ee:	4b19      	ldr	r3, [pc, #100]	; (800a354 <__s2b+0x8c>)
 800a2f0:	4819      	ldr	r0, [pc, #100]	; (800a358 <__s2b+0x90>)
 800a2f2:	21ce      	movs	r1, #206	; 0xce
 800a2f4:	f001 fa98 	bl	800b828 <__assert_func>
 800a2f8:	0052      	lsls	r2, r2, #1
 800a2fa:	3101      	adds	r1, #1
 800a2fc:	e7f0      	b.n	800a2e0 <__s2b+0x18>
 800a2fe:	9b08      	ldr	r3, [sp, #32]
 800a300:	6143      	str	r3, [r0, #20]
 800a302:	2d09      	cmp	r5, #9
 800a304:	f04f 0301 	mov.w	r3, #1
 800a308:	6103      	str	r3, [r0, #16]
 800a30a:	dd16      	ble.n	800a33a <__s2b+0x72>
 800a30c:	f104 0909 	add.w	r9, r4, #9
 800a310:	46c8      	mov	r8, r9
 800a312:	442c      	add	r4, r5
 800a314:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a318:	4601      	mov	r1, r0
 800a31a:	3b30      	subs	r3, #48	; 0x30
 800a31c:	220a      	movs	r2, #10
 800a31e:	4630      	mov	r0, r6
 800a320:	f7ff ff8c 	bl	800a23c <__multadd>
 800a324:	45a0      	cmp	r8, r4
 800a326:	d1f5      	bne.n	800a314 <__s2b+0x4c>
 800a328:	f1a5 0408 	sub.w	r4, r5, #8
 800a32c:	444c      	add	r4, r9
 800a32e:	1b2d      	subs	r5, r5, r4
 800a330:	1963      	adds	r3, r4, r5
 800a332:	42bb      	cmp	r3, r7
 800a334:	db04      	blt.n	800a340 <__s2b+0x78>
 800a336:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a33a:	340a      	adds	r4, #10
 800a33c:	2509      	movs	r5, #9
 800a33e:	e7f6      	b.n	800a32e <__s2b+0x66>
 800a340:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a344:	4601      	mov	r1, r0
 800a346:	3b30      	subs	r3, #48	; 0x30
 800a348:	220a      	movs	r2, #10
 800a34a:	4630      	mov	r0, r6
 800a34c:	f7ff ff76 	bl	800a23c <__multadd>
 800a350:	e7ee      	b.n	800a330 <__s2b+0x68>
 800a352:	bf00      	nop
 800a354:	0800caa0 	.word	0x0800caa0
 800a358:	0800cb2c 	.word	0x0800cb2c

0800a35c <__hi0bits>:
 800a35c:	0c03      	lsrs	r3, r0, #16
 800a35e:	041b      	lsls	r3, r3, #16
 800a360:	b9d3      	cbnz	r3, 800a398 <__hi0bits+0x3c>
 800a362:	0400      	lsls	r0, r0, #16
 800a364:	2310      	movs	r3, #16
 800a366:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a36a:	bf04      	itt	eq
 800a36c:	0200      	lsleq	r0, r0, #8
 800a36e:	3308      	addeq	r3, #8
 800a370:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a374:	bf04      	itt	eq
 800a376:	0100      	lsleq	r0, r0, #4
 800a378:	3304      	addeq	r3, #4
 800a37a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a37e:	bf04      	itt	eq
 800a380:	0080      	lsleq	r0, r0, #2
 800a382:	3302      	addeq	r3, #2
 800a384:	2800      	cmp	r0, #0
 800a386:	db05      	blt.n	800a394 <__hi0bits+0x38>
 800a388:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a38c:	f103 0301 	add.w	r3, r3, #1
 800a390:	bf08      	it	eq
 800a392:	2320      	moveq	r3, #32
 800a394:	4618      	mov	r0, r3
 800a396:	4770      	bx	lr
 800a398:	2300      	movs	r3, #0
 800a39a:	e7e4      	b.n	800a366 <__hi0bits+0xa>

0800a39c <__lo0bits>:
 800a39c:	6803      	ldr	r3, [r0, #0]
 800a39e:	f013 0207 	ands.w	r2, r3, #7
 800a3a2:	4601      	mov	r1, r0
 800a3a4:	d00b      	beq.n	800a3be <__lo0bits+0x22>
 800a3a6:	07da      	lsls	r2, r3, #31
 800a3a8:	d423      	bmi.n	800a3f2 <__lo0bits+0x56>
 800a3aa:	0798      	lsls	r0, r3, #30
 800a3ac:	bf49      	itett	mi
 800a3ae:	085b      	lsrmi	r3, r3, #1
 800a3b0:	089b      	lsrpl	r3, r3, #2
 800a3b2:	2001      	movmi	r0, #1
 800a3b4:	600b      	strmi	r3, [r1, #0]
 800a3b6:	bf5c      	itt	pl
 800a3b8:	600b      	strpl	r3, [r1, #0]
 800a3ba:	2002      	movpl	r0, #2
 800a3bc:	4770      	bx	lr
 800a3be:	b298      	uxth	r0, r3
 800a3c0:	b9a8      	cbnz	r0, 800a3ee <__lo0bits+0x52>
 800a3c2:	0c1b      	lsrs	r3, r3, #16
 800a3c4:	2010      	movs	r0, #16
 800a3c6:	b2da      	uxtb	r2, r3
 800a3c8:	b90a      	cbnz	r2, 800a3ce <__lo0bits+0x32>
 800a3ca:	3008      	adds	r0, #8
 800a3cc:	0a1b      	lsrs	r3, r3, #8
 800a3ce:	071a      	lsls	r2, r3, #28
 800a3d0:	bf04      	itt	eq
 800a3d2:	091b      	lsreq	r3, r3, #4
 800a3d4:	3004      	addeq	r0, #4
 800a3d6:	079a      	lsls	r2, r3, #30
 800a3d8:	bf04      	itt	eq
 800a3da:	089b      	lsreq	r3, r3, #2
 800a3dc:	3002      	addeq	r0, #2
 800a3de:	07da      	lsls	r2, r3, #31
 800a3e0:	d403      	bmi.n	800a3ea <__lo0bits+0x4e>
 800a3e2:	085b      	lsrs	r3, r3, #1
 800a3e4:	f100 0001 	add.w	r0, r0, #1
 800a3e8:	d005      	beq.n	800a3f6 <__lo0bits+0x5a>
 800a3ea:	600b      	str	r3, [r1, #0]
 800a3ec:	4770      	bx	lr
 800a3ee:	4610      	mov	r0, r2
 800a3f0:	e7e9      	b.n	800a3c6 <__lo0bits+0x2a>
 800a3f2:	2000      	movs	r0, #0
 800a3f4:	4770      	bx	lr
 800a3f6:	2020      	movs	r0, #32
 800a3f8:	4770      	bx	lr
	...

0800a3fc <__i2b>:
 800a3fc:	b510      	push	{r4, lr}
 800a3fe:	460c      	mov	r4, r1
 800a400:	2101      	movs	r1, #1
 800a402:	f7ff feb9 	bl	800a178 <_Balloc>
 800a406:	4602      	mov	r2, r0
 800a408:	b928      	cbnz	r0, 800a416 <__i2b+0x1a>
 800a40a:	4b05      	ldr	r3, [pc, #20]	; (800a420 <__i2b+0x24>)
 800a40c:	4805      	ldr	r0, [pc, #20]	; (800a424 <__i2b+0x28>)
 800a40e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a412:	f001 fa09 	bl	800b828 <__assert_func>
 800a416:	2301      	movs	r3, #1
 800a418:	6144      	str	r4, [r0, #20]
 800a41a:	6103      	str	r3, [r0, #16]
 800a41c:	bd10      	pop	{r4, pc}
 800a41e:	bf00      	nop
 800a420:	0800caa0 	.word	0x0800caa0
 800a424:	0800cb2c 	.word	0x0800cb2c

0800a428 <__multiply>:
 800a428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a42c:	4691      	mov	r9, r2
 800a42e:	690a      	ldr	r2, [r1, #16]
 800a430:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a434:	429a      	cmp	r2, r3
 800a436:	bfb8      	it	lt
 800a438:	460b      	movlt	r3, r1
 800a43a:	460c      	mov	r4, r1
 800a43c:	bfbc      	itt	lt
 800a43e:	464c      	movlt	r4, r9
 800a440:	4699      	movlt	r9, r3
 800a442:	6927      	ldr	r7, [r4, #16]
 800a444:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a448:	68a3      	ldr	r3, [r4, #8]
 800a44a:	6861      	ldr	r1, [r4, #4]
 800a44c:	eb07 060a 	add.w	r6, r7, sl
 800a450:	42b3      	cmp	r3, r6
 800a452:	b085      	sub	sp, #20
 800a454:	bfb8      	it	lt
 800a456:	3101      	addlt	r1, #1
 800a458:	f7ff fe8e 	bl	800a178 <_Balloc>
 800a45c:	b930      	cbnz	r0, 800a46c <__multiply+0x44>
 800a45e:	4602      	mov	r2, r0
 800a460:	4b44      	ldr	r3, [pc, #272]	; (800a574 <__multiply+0x14c>)
 800a462:	4845      	ldr	r0, [pc, #276]	; (800a578 <__multiply+0x150>)
 800a464:	f240 115d 	movw	r1, #349	; 0x15d
 800a468:	f001 f9de 	bl	800b828 <__assert_func>
 800a46c:	f100 0514 	add.w	r5, r0, #20
 800a470:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a474:	462b      	mov	r3, r5
 800a476:	2200      	movs	r2, #0
 800a478:	4543      	cmp	r3, r8
 800a47a:	d321      	bcc.n	800a4c0 <__multiply+0x98>
 800a47c:	f104 0314 	add.w	r3, r4, #20
 800a480:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a484:	f109 0314 	add.w	r3, r9, #20
 800a488:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a48c:	9202      	str	r2, [sp, #8]
 800a48e:	1b3a      	subs	r2, r7, r4
 800a490:	3a15      	subs	r2, #21
 800a492:	f022 0203 	bic.w	r2, r2, #3
 800a496:	3204      	adds	r2, #4
 800a498:	f104 0115 	add.w	r1, r4, #21
 800a49c:	428f      	cmp	r7, r1
 800a49e:	bf38      	it	cc
 800a4a0:	2204      	movcc	r2, #4
 800a4a2:	9201      	str	r2, [sp, #4]
 800a4a4:	9a02      	ldr	r2, [sp, #8]
 800a4a6:	9303      	str	r3, [sp, #12]
 800a4a8:	429a      	cmp	r2, r3
 800a4aa:	d80c      	bhi.n	800a4c6 <__multiply+0x9e>
 800a4ac:	2e00      	cmp	r6, #0
 800a4ae:	dd03      	ble.n	800a4b8 <__multiply+0x90>
 800a4b0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d05a      	beq.n	800a56e <__multiply+0x146>
 800a4b8:	6106      	str	r6, [r0, #16]
 800a4ba:	b005      	add	sp, #20
 800a4bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4c0:	f843 2b04 	str.w	r2, [r3], #4
 800a4c4:	e7d8      	b.n	800a478 <__multiply+0x50>
 800a4c6:	f8b3 a000 	ldrh.w	sl, [r3]
 800a4ca:	f1ba 0f00 	cmp.w	sl, #0
 800a4ce:	d024      	beq.n	800a51a <__multiply+0xf2>
 800a4d0:	f104 0e14 	add.w	lr, r4, #20
 800a4d4:	46a9      	mov	r9, r5
 800a4d6:	f04f 0c00 	mov.w	ip, #0
 800a4da:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a4de:	f8d9 1000 	ldr.w	r1, [r9]
 800a4e2:	fa1f fb82 	uxth.w	fp, r2
 800a4e6:	b289      	uxth	r1, r1
 800a4e8:	fb0a 110b 	mla	r1, sl, fp, r1
 800a4ec:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a4f0:	f8d9 2000 	ldr.w	r2, [r9]
 800a4f4:	4461      	add	r1, ip
 800a4f6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a4fa:	fb0a c20b 	mla	r2, sl, fp, ip
 800a4fe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a502:	b289      	uxth	r1, r1
 800a504:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a508:	4577      	cmp	r7, lr
 800a50a:	f849 1b04 	str.w	r1, [r9], #4
 800a50e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a512:	d8e2      	bhi.n	800a4da <__multiply+0xb2>
 800a514:	9a01      	ldr	r2, [sp, #4]
 800a516:	f845 c002 	str.w	ip, [r5, r2]
 800a51a:	9a03      	ldr	r2, [sp, #12]
 800a51c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a520:	3304      	adds	r3, #4
 800a522:	f1b9 0f00 	cmp.w	r9, #0
 800a526:	d020      	beq.n	800a56a <__multiply+0x142>
 800a528:	6829      	ldr	r1, [r5, #0]
 800a52a:	f104 0c14 	add.w	ip, r4, #20
 800a52e:	46ae      	mov	lr, r5
 800a530:	f04f 0a00 	mov.w	sl, #0
 800a534:	f8bc b000 	ldrh.w	fp, [ip]
 800a538:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a53c:	fb09 220b 	mla	r2, r9, fp, r2
 800a540:	4492      	add	sl, r2
 800a542:	b289      	uxth	r1, r1
 800a544:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a548:	f84e 1b04 	str.w	r1, [lr], #4
 800a54c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a550:	f8be 1000 	ldrh.w	r1, [lr]
 800a554:	0c12      	lsrs	r2, r2, #16
 800a556:	fb09 1102 	mla	r1, r9, r2, r1
 800a55a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a55e:	4567      	cmp	r7, ip
 800a560:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a564:	d8e6      	bhi.n	800a534 <__multiply+0x10c>
 800a566:	9a01      	ldr	r2, [sp, #4]
 800a568:	50a9      	str	r1, [r5, r2]
 800a56a:	3504      	adds	r5, #4
 800a56c:	e79a      	b.n	800a4a4 <__multiply+0x7c>
 800a56e:	3e01      	subs	r6, #1
 800a570:	e79c      	b.n	800a4ac <__multiply+0x84>
 800a572:	bf00      	nop
 800a574:	0800caa0 	.word	0x0800caa0
 800a578:	0800cb2c 	.word	0x0800cb2c

0800a57c <__pow5mult>:
 800a57c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a580:	4615      	mov	r5, r2
 800a582:	f012 0203 	ands.w	r2, r2, #3
 800a586:	4606      	mov	r6, r0
 800a588:	460f      	mov	r7, r1
 800a58a:	d007      	beq.n	800a59c <__pow5mult+0x20>
 800a58c:	4c25      	ldr	r4, [pc, #148]	; (800a624 <__pow5mult+0xa8>)
 800a58e:	3a01      	subs	r2, #1
 800a590:	2300      	movs	r3, #0
 800a592:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a596:	f7ff fe51 	bl	800a23c <__multadd>
 800a59a:	4607      	mov	r7, r0
 800a59c:	10ad      	asrs	r5, r5, #2
 800a59e:	d03d      	beq.n	800a61c <__pow5mult+0xa0>
 800a5a0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a5a2:	b97c      	cbnz	r4, 800a5c4 <__pow5mult+0x48>
 800a5a4:	2010      	movs	r0, #16
 800a5a6:	f7ff fdbf 	bl	800a128 <malloc>
 800a5aa:	4602      	mov	r2, r0
 800a5ac:	6270      	str	r0, [r6, #36]	; 0x24
 800a5ae:	b928      	cbnz	r0, 800a5bc <__pow5mult+0x40>
 800a5b0:	4b1d      	ldr	r3, [pc, #116]	; (800a628 <__pow5mult+0xac>)
 800a5b2:	481e      	ldr	r0, [pc, #120]	; (800a62c <__pow5mult+0xb0>)
 800a5b4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a5b8:	f001 f936 	bl	800b828 <__assert_func>
 800a5bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a5c0:	6004      	str	r4, [r0, #0]
 800a5c2:	60c4      	str	r4, [r0, #12]
 800a5c4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a5c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a5cc:	b94c      	cbnz	r4, 800a5e2 <__pow5mult+0x66>
 800a5ce:	f240 2171 	movw	r1, #625	; 0x271
 800a5d2:	4630      	mov	r0, r6
 800a5d4:	f7ff ff12 	bl	800a3fc <__i2b>
 800a5d8:	2300      	movs	r3, #0
 800a5da:	f8c8 0008 	str.w	r0, [r8, #8]
 800a5de:	4604      	mov	r4, r0
 800a5e0:	6003      	str	r3, [r0, #0]
 800a5e2:	f04f 0900 	mov.w	r9, #0
 800a5e6:	07eb      	lsls	r3, r5, #31
 800a5e8:	d50a      	bpl.n	800a600 <__pow5mult+0x84>
 800a5ea:	4639      	mov	r1, r7
 800a5ec:	4622      	mov	r2, r4
 800a5ee:	4630      	mov	r0, r6
 800a5f0:	f7ff ff1a 	bl	800a428 <__multiply>
 800a5f4:	4639      	mov	r1, r7
 800a5f6:	4680      	mov	r8, r0
 800a5f8:	4630      	mov	r0, r6
 800a5fa:	f7ff fdfd 	bl	800a1f8 <_Bfree>
 800a5fe:	4647      	mov	r7, r8
 800a600:	106d      	asrs	r5, r5, #1
 800a602:	d00b      	beq.n	800a61c <__pow5mult+0xa0>
 800a604:	6820      	ldr	r0, [r4, #0]
 800a606:	b938      	cbnz	r0, 800a618 <__pow5mult+0x9c>
 800a608:	4622      	mov	r2, r4
 800a60a:	4621      	mov	r1, r4
 800a60c:	4630      	mov	r0, r6
 800a60e:	f7ff ff0b 	bl	800a428 <__multiply>
 800a612:	6020      	str	r0, [r4, #0]
 800a614:	f8c0 9000 	str.w	r9, [r0]
 800a618:	4604      	mov	r4, r0
 800a61a:	e7e4      	b.n	800a5e6 <__pow5mult+0x6a>
 800a61c:	4638      	mov	r0, r7
 800a61e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a622:	bf00      	nop
 800a624:	0800cc78 	.word	0x0800cc78
 800a628:	0800ca2e 	.word	0x0800ca2e
 800a62c:	0800cb2c 	.word	0x0800cb2c

0800a630 <__lshift>:
 800a630:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a634:	460c      	mov	r4, r1
 800a636:	6849      	ldr	r1, [r1, #4]
 800a638:	6923      	ldr	r3, [r4, #16]
 800a63a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a63e:	68a3      	ldr	r3, [r4, #8]
 800a640:	4607      	mov	r7, r0
 800a642:	4691      	mov	r9, r2
 800a644:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a648:	f108 0601 	add.w	r6, r8, #1
 800a64c:	42b3      	cmp	r3, r6
 800a64e:	db0b      	blt.n	800a668 <__lshift+0x38>
 800a650:	4638      	mov	r0, r7
 800a652:	f7ff fd91 	bl	800a178 <_Balloc>
 800a656:	4605      	mov	r5, r0
 800a658:	b948      	cbnz	r0, 800a66e <__lshift+0x3e>
 800a65a:	4602      	mov	r2, r0
 800a65c:	4b2a      	ldr	r3, [pc, #168]	; (800a708 <__lshift+0xd8>)
 800a65e:	482b      	ldr	r0, [pc, #172]	; (800a70c <__lshift+0xdc>)
 800a660:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a664:	f001 f8e0 	bl	800b828 <__assert_func>
 800a668:	3101      	adds	r1, #1
 800a66a:	005b      	lsls	r3, r3, #1
 800a66c:	e7ee      	b.n	800a64c <__lshift+0x1c>
 800a66e:	2300      	movs	r3, #0
 800a670:	f100 0114 	add.w	r1, r0, #20
 800a674:	f100 0210 	add.w	r2, r0, #16
 800a678:	4618      	mov	r0, r3
 800a67a:	4553      	cmp	r3, sl
 800a67c:	db37      	blt.n	800a6ee <__lshift+0xbe>
 800a67e:	6920      	ldr	r0, [r4, #16]
 800a680:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a684:	f104 0314 	add.w	r3, r4, #20
 800a688:	f019 091f 	ands.w	r9, r9, #31
 800a68c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a690:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a694:	d02f      	beq.n	800a6f6 <__lshift+0xc6>
 800a696:	f1c9 0e20 	rsb	lr, r9, #32
 800a69a:	468a      	mov	sl, r1
 800a69c:	f04f 0c00 	mov.w	ip, #0
 800a6a0:	681a      	ldr	r2, [r3, #0]
 800a6a2:	fa02 f209 	lsl.w	r2, r2, r9
 800a6a6:	ea42 020c 	orr.w	r2, r2, ip
 800a6aa:	f84a 2b04 	str.w	r2, [sl], #4
 800a6ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800a6b2:	4298      	cmp	r0, r3
 800a6b4:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a6b8:	d8f2      	bhi.n	800a6a0 <__lshift+0x70>
 800a6ba:	1b03      	subs	r3, r0, r4
 800a6bc:	3b15      	subs	r3, #21
 800a6be:	f023 0303 	bic.w	r3, r3, #3
 800a6c2:	3304      	adds	r3, #4
 800a6c4:	f104 0215 	add.w	r2, r4, #21
 800a6c8:	4290      	cmp	r0, r2
 800a6ca:	bf38      	it	cc
 800a6cc:	2304      	movcc	r3, #4
 800a6ce:	f841 c003 	str.w	ip, [r1, r3]
 800a6d2:	f1bc 0f00 	cmp.w	ip, #0
 800a6d6:	d001      	beq.n	800a6dc <__lshift+0xac>
 800a6d8:	f108 0602 	add.w	r6, r8, #2
 800a6dc:	3e01      	subs	r6, #1
 800a6de:	4638      	mov	r0, r7
 800a6e0:	612e      	str	r6, [r5, #16]
 800a6e2:	4621      	mov	r1, r4
 800a6e4:	f7ff fd88 	bl	800a1f8 <_Bfree>
 800a6e8:	4628      	mov	r0, r5
 800a6ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6ee:	f842 0f04 	str.w	r0, [r2, #4]!
 800a6f2:	3301      	adds	r3, #1
 800a6f4:	e7c1      	b.n	800a67a <__lshift+0x4a>
 800a6f6:	3904      	subs	r1, #4
 800a6f8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a6fc:	f841 2f04 	str.w	r2, [r1, #4]!
 800a700:	4298      	cmp	r0, r3
 800a702:	d8f9      	bhi.n	800a6f8 <__lshift+0xc8>
 800a704:	e7ea      	b.n	800a6dc <__lshift+0xac>
 800a706:	bf00      	nop
 800a708:	0800caa0 	.word	0x0800caa0
 800a70c:	0800cb2c 	.word	0x0800cb2c

0800a710 <__mcmp>:
 800a710:	b530      	push	{r4, r5, lr}
 800a712:	6902      	ldr	r2, [r0, #16]
 800a714:	690c      	ldr	r4, [r1, #16]
 800a716:	1b12      	subs	r2, r2, r4
 800a718:	d10e      	bne.n	800a738 <__mcmp+0x28>
 800a71a:	f100 0314 	add.w	r3, r0, #20
 800a71e:	3114      	adds	r1, #20
 800a720:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a724:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a728:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a72c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a730:	42a5      	cmp	r5, r4
 800a732:	d003      	beq.n	800a73c <__mcmp+0x2c>
 800a734:	d305      	bcc.n	800a742 <__mcmp+0x32>
 800a736:	2201      	movs	r2, #1
 800a738:	4610      	mov	r0, r2
 800a73a:	bd30      	pop	{r4, r5, pc}
 800a73c:	4283      	cmp	r3, r0
 800a73e:	d3f3      	bcc.n	800a728 <__mcmp+0x18>
 800a740:	e7fa      	b.n	800a738 <__mcmp+0x28>
 800a742:	f04f 32ff 	mov.w	r2, #4294967295
 800a746:	e7f7      	b.n	800a738 <__mcmp+0x28>

0800a748 <__mdiff>:
 800a748:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a74c:	460c      	mov	r4, r1
 800a74e:	4606      	mov	r6, r0
 800a750:	4611      	mov	r1, r2
 800a752:	4620      	mov	r0, r4
 800a754:	4690      	mov	r8, r2
 800a756:	f7ff ffdb 	bl	800a710 <__mcmp>
 800a75a:	1e05      	subs	r5, r0, #0
 800a75c:	d110      	bne.n	800a780 <__mdiff+0x38>
 800a75e:	4629      	mov	r1, r5
 800a760:	4630      	mov	r0, r6
 800a762:	f7ff fd09 	bl	800a178 <_Balloc>
 800a766:	b930      	cbnz	r0, 800a776 <__mdiff+0x2e>
 800a768:	4b3a      	ldr	r3, [pc, #232]	; (800a854 <__mdiff+0x10c>)
 800a76a:	4602      	mov	r2, r0
 800a76c:	f240 2132 	movw	r1, #562	; 0x232
 800a770:	4839      	ldr	r0, [pc, #228]	; (800a858 <__mdiff+0x110>)
 800a772:	f001 f859 	bl	800b828 <__assert_func>
 800a776:	2301      	movs	r3, #1
 800a778:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a77c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a780:	bfa4      	itt	ge
 800a782:	4643      	movge	r3, r8
 800a784:	46a0      	movge	r8, r4
 800a786:	4630      	mov	r0, r6
 800a788:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a78c:	bfa6      	itte	ge
 800a78e:	461c      	movge	r4, r3
 800a790:	2500      	movge	r5, #0
 800a792:	2501      	movlt	r5, #1
 800a794:	f7ff fcf0 	bl	800a178 <_Balloc>
 800a798:	b920      	cbnz	r0, 800a7a4 <__mdiff+0x5c>
 800a79a:	4b2e      	ldr	r3, [pc, #184]	; (800a854 <__mdiff+0x10c>)
 800a79c:	4602      	mov	r2, r0
 800a79e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a7a2:	e7e5      	b.n	800a770 <__mdiff+0x28>
 800a7a4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a7a8:	6926      	ldr	r6, [r4, #16]
 800a7aa:	60c5      	str	r5, [r0, #12]
 800a7ac:	f104 0914 	add.w	r9, r4, #20
 800a7b0:	f108 0514 	add.w	r5, r8, #20
 800a7b4:	f100 0e14 	add.w	lr, r0, #20
 800a7b8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a7bc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a7c0:	f108 0210 	add.w	r2, r8, #16
 800a7c4:	46f2      	mov	sl, lr
 800a7c6:	2100      	movs	r1, #0
 800a7c8:	f859 3b04 	ldr.w	r3, [r9], #4
 800a7cc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a7d0:	fa1f f883 	uxth.w	r8, r3
 800a7d4:	fa11 f18b 	uxtah	r1, r1, fp
 800a7d8:	0c1b      	lsrs	r3, r3, #16
 800a7da:	eba1 0808 	sub.w	r8, r1, r8
 800a7de:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a7e2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a7e6:	fa1f f888 	uxth.w	r8, r8
 800a7ea:	1419      	asrs	r1, r3, #16
 800a7ec:	454e      	cmp	r6, r9
 800a7ee:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a7f2:	f84a 3b04 	str.w	r3, [sl], #4
 800a7f6:	d8e7      	bhi.n	800a7c8 <__mdiff+0x80>
 800a7f8:	1b33      	subs	r3, r6, r4
 800a7fa:	3b15      	subs	r3, #21
 800a7fc:	f023 0303 	bic.w	r3, r3, #3
 800a800:	3304      	adds	r3, #4
 800a802:	3415      	adds	r4, #21
 800a804:	42a6      	cmp	r6, r4
 800a806:	bf38      	it	cc
 800a808:	2304      	movcc	r3, #4
 800a80a:	441d      	add	r5, r3
 800a80c:	4473      	add	r3, lr
 800a80e:	469e      	mov	lr, r3
 800a810:	462e      	mov	r6, r5
 800a812:	4566      	cmp	r6, ip
 800a814:	d30e      	bcc.n	800a834 <__mdiff+0xec>
 800a816:	f10c 0203 	add.w	r2, ip, #3
 800a81a:	1b52      	subs	r2, r2, r5
 800a81c:	f022 0203 	bic.w	r2, r2, #3
 800a820:	3d03      	subs	r5, #3
 800a822:	45ac      	cmp	ip, r5
 800a824:	bf38      	it	cc
 800a826:	2200      	movcc	r2, #0
 800a828:	441a      	add	r2, r3
 800a82a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a82e:	b17b      	cbz	r3, 800a850 <__mdiff+0x108>
 800a830:	6107      	str	r7, [r0, #16]
 800a832:	e7a3      	b.n	800a77c <__mdiff+0x34>
 800a834:	f856 8b04 	ldr.w	r8, [r6], #4
 800a838:	fa11 f288 	uxtah	r2, r1, r8
 800a83c:	1414      	asrs	r4, r2, #16
 800a83e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a842:	b292      	uxth	r2, r2
 800a844:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a848:	f84e 2b04 	str.w	r2, [lr], #4
 800a84c:	1421      	asrs	r1, r4, #16
 800a84e:	e7e0      	b.n	800a812 <__mdiff+0xca>
 800a850:	3f01      	subs	r7, #1
 800a852:	e7ea      	b.n	800a82a <__mdiff+0xe2>
 800a854:	0800caa0 	.word	0x0800caa0
 800a858:	0800cb2c 	.word	0x0800cb2c

0800a85c <__ulp>:
 800a85c:	b082      	sub	sp, #8
 800a85e:	ed8d 0b00 	vstr	d0, [sp]
 800a862:	9b01      	ldr	r3, [sp, #4]
 800a864:	4912      	ldr	r1, [pc, #72]	; (800a8b0 <__ulp+0x54>)
 800a866:	4019      	ands	r1, r3
 800a868:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800a86c:	2900      	cmp	r1, #0
 800a86e:	dd05      	ble.n	800a87c <__ulp+0x20>
 800a870:	2200      	movs	r2, #0
 800a872:	460b      	mov	r3, r1
 800a874:	ec43 2b10 	vmov	d0, r2, r3
 800a878:	b002      	add	sp, #8
 800a87a:	4770      	bx	lr
 800a87c:	4249      	negs	r1, r1
 800a87e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800a882:	ea4f 5021 	mov.w	r0, r1, asr #20
 800a886:	f04f 0200 	mov.w	r2, #0
 800a88a:	f04f 0300 	mov.w	r3, #0
 800a88e:	da04      	bge.n	800a89a <__ulp+0x3e>
 800a890:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a894:	fa41 f300 	asr.w	r3, r1, r0
 800a898:	e7ec      	b.n	800a874 <__ulp+0x18>
 800a89a:	f1a0 0114 	sub.w	r1, r0, #20
 800a89e:	291e      	cmp	r1, #30
 800a8a0:	bfda      	itte	le
 800a8a2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800a8a6:	fa20 f101 	lsrle.w	r1, r0, r1
 800a8aa:	2101      	movgt	r1, #1
 800a8ac:	460a      	mov	r2, r1
 800a8ae:	e7e1      	b.n	800a874 <__ulp+0x18>
 800a8b0:	7ff00000 	.word	0x7ff00000

0800a8b4 <__b2d>:
 800a8b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8b6:	6905      	ldr	r5, [r0, #16]
 800a8b8:	f100 0714 	add.w	r7, r0, #20
 800a8bc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a8c0:	1f2e      	subs	r6, r5, #4
 800a8c2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a8c6:	4620      	mov	r0, r4
 800a8c8:	f7ff fd48 	bl	800a35c <__hi0bits>
 800a8cc:	f1c0 0320 	rsb	r3, r0, #32
 800a8d0:	280a      	cmp	r0, #10
 800a8d2:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800a950 <__b2d+0x9c>
 800a8d6:	600b      	str	r3, [r1, #0]
 800a8d8:	dc14      	bgt.n	800a904 <__b2d+0x50>
 800a8da:	f1c0 0e0b 	rsb	lr, r0, #11
 800a8de:	fa24 f10e 	lsr.w	r1, r4, lr
 800a8e2:	42b7      	cmp	r7, r6
 800a8e4:	ea41 030c 	orr.w	r3, r1, ip
 800a8e8:	bf34      	ite	cc
 800a8ea:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a8ee:	2100      	movcs	r1, #0
 800a8f0:	3015      	adds	r0, #21
 800a8f2:	fa04 f000 	lsl.w	r0, r4, r0
 800a8f6:	fa21 f10e 	lsr.w	r1, r1, lr
 800a8fa:	ea40 0201 	orr.w	r2, r0, r1
 800a8fe:	ec43 2b10 	vmov	d0, r2, r3
 800a902:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a904:	42b7      	cmp	r7, r6
 800a906:	bf3a      	itte	cc
 800a908:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a90c:	f1a5 0608 	subcc.w	r6, r5, #8
 800a910:	2100      	movcs	r1, #0
 800a912:	380b      	subs	r0, #11
 800a914:	d017      	beq.n	800a946 <__b2d+0x92>
 800a916:	f1c0 0c20 	rsb	ip, r0, #32
 800a91a:	fa04 f500 	lsl.w	r5, r4, r0
 800a91e:	42be      	cmp	r6, r7
 800a920:	fa21 f40c 	lsr.w	r4, r1, ip
 800a924:	ea45 0504 	orr.w	r5, r5, r4
 800a928:	bf8c      	ite	hi
 800a92a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a92e:	2400      	movls	r4, #0
 800a930:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800a934:	fa01 f000 	lsl.w	r0, r1, r0
 800a938:	fa24 f40c 	lsr.w	r4, r4, ip
 800a93c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a940:	ea40 0204 	orr.w	r2, r0, r4
 800a944:	e7db      	b.n	800a8fe <__b2d+0x4a>
 800a946:	ea44 030c 	orr.w	r3, r4, ip
 800a94a:	460a      	mov	r2, r1
 800a94c:	e7d7      	b.n	800a8fe <__b2d+0x4a>
 800a94e:	bf00      	nop
 800a950:	3ff00000 	.word	0x3ff00000

0800a954 <__d2b>:
 800a954:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a958:	4689      	mov	r9, r1
 800a95a:	2101      	movs	r1, #1
 800a95c:	ec57 6b10 	vmov	r6, r7, d0
 800a960:	4690      	mov	r8, r2
 800a962:	f7ff fc09 	bl	800a178 <_Balloc>
 800a966:	4604      	mov	r4, r0
 800a968:	b930      	cbnz	r0, 800a978 <__d2b+0x24>
 800a96a:	4602      	mov	r2, r0
 800a96c:	4b25      	ldr	r3, [pc, #148]	; (800aa04 <__d2b+0xb0>)
 800a96e:	4826      	ldr	r0, [pc, #152]	; (800aa08 <__d2b+0xb4>)
 800a970:	f240 310a 	movw	r1, #778	; 0x30a
 800a974:	f000 ff58 	bl	800b828 <__assert_func>
 800a978:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a97c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a980:	bb35      	cbnz	r5, 800a9d0 <__d2b+0x7c>
 800a982:	2e00      	cmp	r6, #0
 800a984:	9301      	str	r3, [sp, #4]
 800a986:	d028      	beq.n	800a9da <__d2b+0x86>
 800a988:	4668      	mov	r0, sp
 800a98a:	9600      	str	r6, [sp, #0]
 800a98c:	f7ff fd06 	bl	800a39c <__lo0bits>
 800a990:	9900      	ldr	r1, [sp, #0]
 800a992:	b300      	cbz	r0, 800a9d6 <__d2b+0x82>
 800a994:	9a01      	ldr	r2, [sp, #4]
 800a996:	f1c0 0320 	rsb	r3, r0, #32
 800a99a:	fa02 f303 	lsl.w	r3, r2, r3
 800a99e:	430b      	orrs	r3, r1
 800a9a0:	40c2      	lsrs	r2, r0
 800a9a2:	6163      	str	r3, [r4, #20]
 800a9a4:	9201      	str	r2, [sp, #4]
 800a9a6:	9b01      	ldr	r3, [sp, #4]
 800a9a8:	61a3      	str	r3, [r4, #24]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	bf14      	ite	ne
 800a9ae:	2202      	movne	r2, #2
 800a9b0:	2201      	moveq	r2, #1
 800a9b2:	6122      	str	r2, [r4, #16]
 800a9b4:	b1d5      	cbz	r5, 800a9ec <__d2b+0x98>
 800a9b6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a9ba:	4405      	add	r5, r0
 800a9bc:	f8c9 5000 	str.w	r5, [r9]
 800a9c0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a9c4:	f8c8 0000 	str.w	r0, [r8]
 800a9c8:	4620      	mov	r0, r4
 800a9ca:	b003      	add	sp, #12
 800a9cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a9d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a9d4:	e7d5      	b.n	800a982 <__d2b+0x2e>
 800a9d6:	6161      	str	r1, [r4, #20]
 800a9d8:	e7e5      	b.n	800a9a6 <__d2b+0x52>
 800a9da:	a801      	add	r0, sp, #4
 800a9dc:	f7ff fcde 	bl	800a39c <__lo0bits>
 800a9e0:	9b01      	ldr	r3, [sp, #4]
 800a9e2:	6163      	str	r3, [r4, #20]
 800a9e4:	2201      	movs	r2, #1
 800a9e6:	6122      	str	r2, [r4, #16]
 800a9e8:	3020      	adds	r0, #32
 800a9ea:	e7e3      	b.n	800a9b4 <__d2b+0x60>
 800a9ec:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a9f0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a9f4:	f8c9 0000 	str.w	r0, [r9]
 800a9f8:	6918      	ldr	r0, [r3, #16]
 800a9fa:	f7ff fcaf 	bl	800a35c <__hi0bits>
 800a9fe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800aa02:	e7df      	b.n	800a9c4 <__d2b+0x70>
 800aa04:	0800caa0 	.word	0x0800caa0
 800aa08:	0800cb2c 	.word	0x0800cb2c

0800aa0c <__ratio>:
 800aa0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa10:	4688      	mov	r8, r1
 800aa12:	4669      	mov	r1, sp
 800aa14:	4681      	mov	r9, r0
 800aa16:	f7ff ff4d 	bl	800a8b4 <__b2d>
 800aa1a:	a901      	add	r1, sp, #4
 800aa1c:	4640      	mov	r0, r8
 800aa1e:	ec55 4b10 	vmov	r4, r5, d0
 800aa22:	f7ff ff47 	bl	800a8b4 <__b2d>
 800aa26:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800aa2a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800aa2e:	eba3 0c02 	sub.w	ip, r3, r2
 800aa32:	e9dd 3200 	ldrd	r3, r2, [sp]
 800aa36:	1a9b      	subs	r3, r3, r2
 800aa38:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800aa3c:	ec51 0b10 	vmov	r0, r1, d0
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	bfd6      	itet	le
 800aa44:	460a      	movle	r2, r1
 800aa46:	462a      	movgt	r2, r5
 800aa48:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800aa4c:	468b      	mov	fp, r1
 800aa4e:	462f      	mov	r7, r5
 800aa50:	bfd4      	ite	le
 800aa52:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800aa56:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800aa5a:	4620      	mov	r0, r4
 800aa5c:	ee10 2a10 	vmov	r2, s0
 800aa60:	465b      	mov	r3, fp
 800aa62:	4639      	mov	r1, r7
 800aa64:	f7f5 ff02 	bl	800086c <__aeabi_ddiv>
 800aa68:	ec41 0b10 	vmov	d0, r0, r1
 800aa6c:	b003      	add	sp, #12
 800aa6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800aa72 <__copybits>:
 800aa72:	3901      	subs	r1, #1
 800aa74:	b570      	push	{r4, r5, r6, lr}
 800aa76:	1149      	asrs	r1, r1, #5
 800aa78:	6914      	ldr	r4, [r2, #16]
 800aa7a:	3101      	adds	r1, #1
 800aa7c:	f102 0314 	add.w	r3, r2, #20
 800aa80:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800aa84:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800aa88:	1f05      	subs	r5, r0, #4
 800aa8a:	42a3      	cmp	r3, r4
 800aa8c:	d30c      	bcc.n	800aaa8 <__copybits+0x36>
 800aa8e:	1aa3      	subs	r3, r4, r2
 800aa90:	3b11      	subs	r3, #17
 800aa92:	f023 0303 	bic.w	r3, r3, #3
 800aa96:	3211      	adds	r2, #17
 800aa98:	42a2      	cmp	r2, r4
 800aa9a:	bf88      	it	hi
 800aa9c:	2300      	movhi	r3, #0
 800aa9e:	4418      	add	r0, r3
 800aaa0:	2300      	movs	r3, #0
 800aaa2:	4288      	cmp	r0, r1
 800aaa4:	d305      	bcc.n	800aab2 <__copybits+0x40>
 800aaa6:	bd70      	pop	{r4, r5, r6, pc}
 800aaa8:	f853 6b04 	ldr.w	r6, [r3], #4
 800aaac:	f845 6f04 	str.w	r6, [r5, #4]!
 800aab0:	e7eb      	b.n	800aa8a <__copybits+0x18>
 800aab2:	f840 3b04 	str.w	r3, [r0], #4
 800aab6:	e7f4      	b.n	800aaa2 <__copybits+0x30>

0800aab8 <__any_on>:
 800aab8:	f100 0214 	add.w	r2, r0, #20
 800aabc:	6900      	ldr	r0, [r0, #16]
 800aabe:	114b      	asrs	r3, r1, #5
 800aac0:	4298      	cmp	r0, r3
 800aac2:	b510      	push	{r4, lr}
 800aac4:	db11      	blt.n	800aaea <__any_on+0x32>
 800aac6:	dd0a      	ble.n	800aade <__any_on+0x26>
 800aac8:	f011 011f 	ands.w	r1, r1, #31
 800aacc:	d007      	beq.n	800aade <__any_on+0x26>
 800aace:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800aad2:	fa24 f001 	lsr.w	r0, r4, r1
 800aad6:	fa00 f101 	lsl.w	r1, r0, r1
 800aada:	428c      	cmp	r4, r1
 800aadc:	d10b      	bne.n	800aaf6 <__any_on+0x3e>
 800aade:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800aae2:	4293      	cmp	r3, r2
 800aae4:	d803      	bhi.n	800aaee <__any_on+0x36>
 800aae6:	2000      	movs	r0, #0
 800aae8:	bd10      	pop	{r4, pc}
 800aaea:	4603      	mov	r3, r0
 800aaec:	e7f7      	b.n	800aade <__any_on+0x26>
 800aaee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800aaf2:	2900      	cmp	r1, #0
 800aaf4:	d0f5      	beq.n	800aae2 <__any_on+0x2a>
 800aaf6:	2001      	movs	r0, #1
 800aaf8:	e7f6      	b.n	800aae8 <__any_on+0x30>

0800aafa <_calloc_r>:
 800aafa:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800aafc:	fba1 2402 	umull	r2, r4, r1, r2
 800ab00:	b94c      	cbnz	r4, 800ab16 <_calloc_r+0x1c>
 800ab02:	4611      	mov	r1, r2
 800ab04:	9201      	str	r2, [sp, #4]
 800ab06:	f000 f87b 	bl	800ac00 <_malloc_r>
 800ab0a:	9a01      	ldr	r2, [sp, #4]
 800ab0c:	4605      	mov	r5, r0
 800ab0e:	b930      	cbnz	r0, 800ab1e <_calloc_r+0x24>
 800ab10:	4628      	mov	r0, r5
 800ab12:	b003      	add	sp, #12
 800ab14:	bd30      	pop	{r4, r5, pc}
 800ab16:	220c      	movs	r2, #12
 800ab18:	6002      	str	r2, [r0, #0]
 800ab1a:	2500      	movs	r5, #0
 800ab1c:	e7f8      	b.n	800ab10 <_calloc_r+0x16>
 800ab1e:	4621      	mov	r1, r4
 800ab20:	f7fc fb04 	bl	800712c <memset>
 800ab24:	e7f4      	b.n	800ab10 <_calloc_r+0x16>
	...

0800ab28 <_free_r>:
 800ab28:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ab2a:	2900      	cmp	r1, #0
 800ab2c:	d044      	beq.n	800abb8 <_free_r+0x90>
 800ab2e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab32:	9001      	str	r0, [sp, #4]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	f1a1 0404 	sub.w	r4, r1, #4
 800ab3a:	bfb8      	it	lt
 800ab3c:	18e4      	addlt	r4, r4, r3
 800ab3e:	f001 f877 	bl	800bc30 <__malloc_lock>
 800ab42:	4a1e      	ldr	r2, [pc, #120]	; (800abbc <_free_r+0x94>)
 800ab44:	9801      	ldr	r0, [sp, #4]
 800ab46:	6813      	ldr	r3, [r2, #0]
 800ab48:	b933      	cbnz	r3, 800ab58 <_free_r+0x30>
 800ab4a:	6063      	str	r3, [r4, #4]
 800ab4c:	6014      	str	r4, [r2, #0]
 800ab4e:	b003      	add	sp, #12
 800ab50:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ab54:	f001 b872 	b.w	800bc3c <__malloc_unlock>
 800ab58:	42a3      	cmp	r3, r4
 800ab5a:	d908      	bls.n	800ab6e <_free_r+0x46>
 800ab5c:	6825      	ldr	r5, [r4, #0]
 800ab5e:	1961      	adds	r1, r4, r5
 800ab60:	428b      	cmp	r3, r1
 800ab62:	bf01      	itttt	eq
 800ab64:	6819      	ldreq	r1, [r3, #0]
 800ab66:	685b      	ldreq	r3, [r3, #4]
 800ab68:	1949      	addeq	r1, r1, r5
 800ab6a:	6021      	streq	r1, [r4, #0]
 800ab6c:	e7ed      	b.n	800ab4a <_free_r+0x22>
 800ab6e:	461a      	mov	r2, r3
 800ab70:	685b      	ldr	r3, [r3, #4]
 800ab72:	b10b      	cbz	r3, 800ab78 <_free_r+0x50>
 800ab74:	42a3      	cmp	r3, r4
 800ab76:	d9fa      	bls.n	800ab6e <_free_r+0x46>
 800ab78:	6811      	ldr	r1, [r2, #0]
 800ab7a:	1855      	adds	r5, r2, r1
 800ab7c:	42a5      	cmp	r5, r4
 800ab7e:	d10b      	bne.n	800ab98 <_free_r+0x70>
 800ab80:	6824      	ldr	r4, [r4, #0]
 800ab82:	4421      	add	r1, r4
 800ab84:	1854      	adds	r4, r2, r1
 800ab86:	42a3      	cmp	r3, r4
 800ab88:	6011      	str	r1, [r2, #0]
 800ab8a:	d1e0      	bne.n	800ab4e <_free_r+0x26>
 800ab8c:	681c      	ldr	r4, [r3, #0]
 800ab8e:	685b      	ldr	r3, [r3, #4]
 800ab90:	6053      	str	r3, [r2, #4]
 800ab92:	4421      	add	r1, r4
 800ab94:	6011      	str	r1, [r2, #0]
 800ab96:	e7da      	b.n	800ab4e <_free_r+0x26>
 800ab98:	d902      	bls.n	800aba0 <_free_r+0x78>
 800ab9a:	230c      	movs	r3, #12
 800ab9c:	6003      	str	r3, [r0, #0]
 800ab9e:	e7d6      	b.n	800ab4e <_free_r+0x26>
 800aba0:	6825      	ldr	r5, [r4, #0]
 800aba2:	1961      	adds	r1, r4, r5
 800aba4:	428b      	cmp	r3, r1
 800aba6:	bf04      	itt	eq
 800aba8:	6819      	ldreq	r1, [r3, #0]
 800abaa:	685b      	ldreq	r3, [r3, #4]
 800abac:	6063      	str	r3, [r4, #4]
 800abae:	bf04      	itt	eq
 800abb0:	1949      	addeq	r1, r1, r5
 800abb2:	6021      	streq	r1, [r4, #0]
 800abb4:	6054      	str	r4, [r2, #4]
 800abb6:	e7ca      	b.n	800ab4e <_free_r+0x26>
 800abb8:	b003      	add	sp, #12
 800abba:	bd30      	pop	{r4, r5, pc}
 800abbc:	200004cc 	.word	0x200004cc

0800abc0 <sbrk_aligned>:
 800abc0:	b570      	push	{r4, r5, r6, lr}
 800abc2:	4e0e      	ldr	r6, [pc, #56]	; (800abfc <sbrk_aligned+0x3c>)
 800abc4:	460c      	mov	r4, r1
 800abc6:	6831      	ldr	r1, [r6, #0]
 800abc8:	4605      	mov	r5, r0
 800abca:	b911      	cbnz	r1, 800abd2 <sbrk_aligned+0x12>
 800abcc:	f000 fd28 	bl	800b620 <_sbrk_r>
 800abd0:	6030      	str	r0, [r6, #0]
 800abd2:	4621      	mov	r1, r4
 800abd4:	4628      	mov	r0, r5
 800abd6:	f000 fd23 	bl	800b620 <_sbrk_r>
 800abda:	1c43      	adds	r3, r0, #1
 800abdc:	d00a      	beq.n	800abf4 <sbrk_aligned+0x34>
 800abde:	1cc4      	adds	r4, r0, #3
 800abe0:	f024 0403 	bic.w	r4, r4, #3
 800abe4:	42a0      	cmp	r0, r4
 800abe6:	d007      	beq.n	800abf8 <sbrk_aligned+0x38>
 800abe8:	1a21      	subs	r1, r4, r0
 800abea:	4628      	mov	r0, r5
 800abec:	f000 fd18 	bl	800b620 <_sbrk_r>
 800abf0:	3001      	adds	r0, #1
 800abf2:	d101      	bne.n	800abf8 <sbrk_aligned+0x38>
 800abf4:	f04f 34ff 	mov.w	r4, #4294967295
 800abf8:	4620      	mov	r0, r4
 800abfa:	bd70      	pop	{r4, r5, r6, pc}
 800abfc:	200004d0 	.word	0x200004d0

0800ac00 <_malloc_r>:
 800ac00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac04:	1ccd      	adds	r5, r1, #3
 800ac06:	f025 0503 	bic.w	r5, r5, #3
 800ac0a:	3508      	adds	r5, #8
 800ac0c:	2d0c      	cmp	r5, #12
 800ac0e:	bf38      	it	cc
 800ac10:	250c      	movcc	r5, #12
 800ac12:	2d00      	cmp	r5, #0
 800ac14:	4607      	mov	r7, r0
 800ac16:	db01      	blt.n	800ac1c <_malloc_r+0x1c>
 800ac18:	42a9      	cmp	r1, r5
 800ac1a:	d905      	bls.n	800ac28 <_malloc_r+0x28>
 800ac1c:	230c      	movs	r3, #12
 800ac1e:	603b      	str	r3, [r7, #0]
 800ac20:	2600      	movs	r6, #0
 800ac22:	4630      	mov	r0, r6
 800ac24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac28:	4e2e      	ldr	r6, [pc, #184]	; (800ace4 <_malloc_r+0xe4>)
 800ac2a:	f001 f801 	bl	800bc30 <__malloc_lock>
 800ac2e:	6833      	ldr	r3, [r6, #0]
 800ac30:	461c      	mov	r4, r3
 800ac32:	bb34      	cbnz	r4, 800ac82 <_malloc_r+0x82>
 800ac34:	4629      	mov	r1, r5
 800ac36:	4638      	mov	r0, r7
 800ac38:	f7ff ffc2 	bl	800abc0 <sbrk_aligned>
 800ac3c:	1c43      	adds	r3, r0, #1
 800ac3e:	4604      	mov	r4, r0
 800ac40:	d14d      	bne.n	800acde <_malloc_r+0xde>
 800ac42:	6834      	ldr	r4, [r6, #0]
 800ac44:	4626      	mov	r6, r4
 800ac46:	2e00      	cmp	r6, #0
 800ac48:	d140      	bne.n	800accc <_malloc_r+0xcc>
 800ac4a:	6823      	ldr	r3, [r4, #0]
 800ac4c:	4631      	mov	r1, r6
 800ac4e:	4638      	mov	r0, r7
 800ac50:	eb04 0803 	add.w	r8, r4, r3
 800ac54:	f000 fce4 	bl	800b620 <_sbrk_r>
 800ac58:	4580      	cmp	r8, r0
 800ac5a:	d13a      	bne.n	800acd2 <_malloc_r+0xd2>
 800ac5c:	6821      	ldr	r1, [r4, #0]
 800ac5e:	3503      	adds	r5, #3
 800ac60:	1a6d      	subs	r5, r5, r1
 800ac62:	f025 0503 	bic.w	r5, r5, #3
 800ac66:	3508      	adds	r5, #8
 800ac68:	2d0c      	cmp	r5, #12
 800ac6a:	bf38      	it	cc
 800ac6c:	250c      	movcc	r5, #12
 800ac6e:	4629      	mov	r1, r5
 800ac70:	4638      	mov	r0, r7
 800ac72:	f7ff ffa5 	bl	800abc0 <sbrk_aligned>
 800ac76:	3001      	adds	r0, #1
 800ac78:	d02b      	beq.n	800acd2 <_malloc_r+0xd2>
 800ac7a:	6823      	ldr	r3, [r4, #0]
 800ac7c:	442b      	add	r3, r5
 800ac7e:	6023      	str	r3, [r4, #0]
 800ac80:	e00e      	b.n	800aca0 <_malloc_r+0xa0>
 800ac82:	6822      	ldr	r2, [r4, #0]
 800ac84:	1b52      	subs	r2, r2, r5
 800ac86:	d41e      	bmi.n	800acc6 <_malloc_r+0xc6>
 800ac88:	2a0b      	cmp	r2, #11
 800ac8a:	d916      	bls.n	800acba <_malloc_r+0xba>
 800ac8c:	1961      	adds	r1, r4, r5
 800ac8e:	42a3      	cmp	r3, r4
 800ac90:	6025      	str	r5, [r4, #0]
 800ac92:	bf18      	it	ne
 800ac94:	6059      	strne	r1, [r3, #4]
 800ac96:	6863      	ldr	r3, [r4, #4]
 800ac98:	bf08      	it	eq
 800ac9a:	6031      	streq	r1, [r6, #0]
 800ac9c:	5162      	str	r2, [r4, r5]
 800ac9e:	604b      	str	r3, [r1, #4]
 800aca0:	4638      	mov	r0, r7
 800aca2:	f104 060b 	add.w	r6, r4, #11
 800aca6:	f000 ffc9 	bl	800bc3c <__malloc_unlock>
 800acaa:	f026 0607 	bic.w	r6, r6, #7
 800acae:	1d23      	adds	r3, r4, #4
 800acb0:	1af2      	subs	r2, r6, r3
 800acb2:	d0b6      	beq.n	800ac22 <_malloc_r+0x22>
 800acb4:	1b9b      	subs	r3, r3, r6
 800acb6:	50a3      	str	r3, [r4, r2]
 800acb8:	e7b3      	b.n	800ac22 <_malloc_r+0x22>
 800acba:	6862      	ldr	r2, [r4, #4]
 800acbc:	42a3      	cmp	r3, r4
 800acbe:	bf0c      	ite	eq
 800acc0:	6032      	streq	r2, [r6, #0]
 800acc2:	605a      	strne	r2, [r3, #4]
 800acc4:	e7ec      	b.n	800aca0 <_malloc_r+0xa0>
 800acc6:	4623      	mov	r3, r4
 800acc8:	6864      	ldr	r4, [r4, #4]
 800acca:	e7b2      	b.n	800ac32 <_malloc_r+0x32>
 800accc:	4634      	mov	r4, r6
 800acce:	6876      	ldr	r6, [r6, #4]
 800acd0:	e7b9      	b.n	800ac46 <_malloc_r+0x46>
 800acd2:	230c      	movs	r3, #12
 800acd4:	603b      	str	r3, [r7, #0]
 800acd6:	4638      	mov	r0, r7
 800acd8:	f000 ffb0 	bl	800bc3c <__malloc_unlock>
 800acdc:	e7a1      	b.n	800ac22 <_malloc_r+0x22>
 800acde:	6025      	str	r5, [r4, #0]
 800ace0:	e7de      	b.n	800aca0 <_malloc_r+0xa0>
 800ace2:	bf00      	nop
 800ace4:	200004cc 	.word	0x200004cc

0800ace8 <__ssputs_r>:
 800ace8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800acec:	688e      	ldr	r6, [r1, #8]
 800acee:	429e      	cmp	r6, r3
 800acf0:	4682      	mov	sl, r0
 800acf2:	460c      	mov	r4, r1
 800acf4:	4690      	mov	r8, r2
 800acf6:	461f      	mov	r7, r3
 800acf8:	d838      	bhi.n	800ad6c <__ssputs_r+0x84>
 800acfa:	898a      	ldrh	r2, [r1, #12]
 800acfc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ad00:	d032      	beq.n	800ad68 <__ssputs_r+0x80>
 800ad02:	6825      	ldr	r5, [r4, #0]
 800ad04:	6909      	ldr	r1, [r1, #16]
 800ad06:	eba5 0901 	sub.w	r9, r5, r1
 800ad0a:	6965      	ldr	r5, [r4, #20]
 800ad0c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ad10:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ad14:	3301      	adds	r3, #1
 800ad16:	444b      	add	r3, r9
 800ad18:	106d      	asrs	r5, r5, #1
 800ad1a:	429d      	cmp	r5, r3
 800ad1c:	bf38      	it	cc
 800ad1e:	461d      	movcc	r5, r3
 800ad20:	0553      	lsls	r3, r2, #21
 800ad22:	d531      	bpl.n	800ad88 <__ssputs_r+0xa0>
 800ad24:	4629      	mov	r1, r5
 800ad26:	f7ff ff6b 	bl	800ac00 <_malloc_r>
 800ad2a:	4606      	mov	r6, r0
 800ad2c:	b950      	cbnz	r0, 800ad44 <__ssputs_r+0x5c>
 800ad2e:	230c      	movs	r3, #12
 800ad30:	f8ca 3000 	str.w	r3, [sl]
 800ad34:	89a3      	ldrh	r3, [r4, #12]
 800ad36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad3a:	81a3      	strh	r3, [r4, #12]
 800ad3c:	f04f 30ff 	mov.w	r0, #4294967295
 800ad40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad44:	6921      	ldr	r1, [r4, #16]
 800ad46:	464a      	mov	r2, r9
 800ad48:	f7ff fa08 	bl	800a15c <memcpy>
 800ad4c:	89a3      	ldrh	r3, [r4, #12]
 800ad4e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ad52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad56:	81a3      	strh	r3, [r4, #12]
 800ad58:	6126      	str	r6, [r4, #16]
 800ad5a:	6165      	str	r5, [r4, #20]
 800ad5c:	444e      	add	r6, r9
 800ad5e:	eba5 0509 	sub.w	r5, r5, r9
 800ad62:	6026      	str	r6, [r4, #0]
 800ad64:	60a5      	str	r5, [r4, #8]
 800ad66:	463e      	mov	r6, r7
 800ad68:	42be      	cmp	r6, r7
 800ad6a:	d900      	bls.n	800ad6e <__ssputs_r+0x86>
 800ad6c:	463e      	mov	r6, r7
 800ad6e:	6820      	ldr	r0, [r4, #0]
 800ad70:	4632      	mov	r2, r6
 800ad72:	4641      	mov	r1, r8
 800ad74:	f000 ff42 	bl	800bbfc <memmove>
 800ad78:	68a3      	ldr	r3, [r4, #8]
 800ad7a:	1b9b      	subs	r3, r3, r6
 800ad7c:	60a3      	str	r3, [r4, #8]
 800ad7e:	6823      	ldr	r3, [r4, #0]
 800ad80:	4433      	add	r3, r6
 800ad82:	6023      	str	r3, [r4, #0]
 800ad84:	2000      	movs	r0, #0
 800ad86:	e7db      	b.n	800ad40 <__ssputs_r+0x58>
 800ad88:	462a      	mov	r2, r5
 800ad8a:	f000 ff5d 	bl	800bc48 <_realloc_r>
 800ad8e:	4606      	mov	r6, r0
 800ad90:	2800      	cmp	r0, #0
 800ad92:	d1e1      	bne.n	800ad58 <__ssputs_r+0x70>
 800ad94:	6921      	ldr	r1, [r4, #16]
 800ad96:	4650      	mov	r0, sl
 800ad98:	f7ff fec6 	bl	800ab28 <_free_r>
 800ad9c:	e7c7      	b.n	800ad2e <__ssputs_r+0x46>
	...

0800ada0 <_svfiprintf_r>:
 800ada0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ada4:	4698      	mov	r8, r3
 800ada6:	898b      	ldrh	r3, [r1, #12]
 800ada8:	061b      	lsls	r3, r3, #24
 800adaa:	b09d      	sub	sp, #116	; 0x74
 800adac:	4607      	mov	r7, r0
 800adae:	460d      	mov	r5, r1
 800adb0:	4614      	mov	r4, r2
 800adb2:	d50e      	bpl.n	800add2 <_svfiprintf_r+0x32>
 800adb4:	690b      	ldr	r3, [r1, #16]
 800adb6:	b963      	cbnz	r3, 800add2 <_svfiprintf_r+0x32>
 800adb8:	2140      	movs	r1, #64	; 0x40
 800adba:	f7ff ff21 	bl	800ac00 <_malloc_r>
 800adbe:	6028      	str	r0, [r5, #0]
 800adc0:	6128      	str	r0, [r5, #16]
 800adc2:	b920      	cbnz	r0, 800adce <_svfiprintf_r+0x2e>
 800adc4:	230c      	movs	r3, #12
 800adc6:	603b      	str	r3, [r7, #0]
 800adc8:	f04f 30ff 	mov.w	r0, #4294967295
 800adcc:	e0d1      	b.n	800af72 <_svfiprintf_r+0x1d2>
 800adce:	2340      	movs	r3, #64	; 0x40
 800add0:	616b      	str	r3, [r5, #20]
 800add2:	2300      	movs	r3, #0
 800add4:	9309      	str	r3, [sp, #36]	; 0x24
 800add6:	2320      	movs	r3, #32
 800add8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800addc:	f8cd 800c 	str.w	r8, [sp, #12]
 800ade0:	2330      	movs	r3, #48	; 0x30
 800ade2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800af8c <_svfiprintf_r+0x1ec>
 800ade6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800adea:	f04f 0901 	mov.w	r9, #1
 800adee:	4623      	mov	r3, r4
 800adf0:	469a      	mov	sl, r3
 800adf2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800adf6:	b10a      	cbz	r2, 800adfc <_svfiprintf_r+0x5c>
 800adf8:	2a25      	cmp	r2, #37	; 0x25
 800adfa:	d1f9      	bne.n	800adf0 <_svfiprintf_r+0x50>
 800adfc:	ebba 0b04 	subs.w	fp, sl, r4
 800ae00:	d00b      	beq.n	800ae1a <_svfiprintf_r+0x7a>
 800ae02:	465b      	mov	r3, fp
 800ae04:	4622      	mov	r2, r4
 800ae06:	4629      	mov	r1, r5
 800ae08:	4638      	mov	r0, r7
 800ae0a:	f7ff ff6d 	bl	800ace8 <__ssputs_r>
 800ae0e:	3001      	adds	r0, #1
 800ae10:	f000 80aa 	beq.w	800af68 <_svfiprintf_r+0x1c8>
 800ae14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae16:	445a      	add	r2, fp
 800ae18:	9209      	str	r2, [sp, #36]	; 0x24
 800ae1a:	f89a 3000 	ldrb.w	r3, [sl]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	f000 80a2 	beq.w	800af68 <_svfiprintf_r+0x1c8>
 800ae24:	2300      	movs	r3, #0
 800ae26:	f04f 32ff 	mov.w	r2, #4294967295
 800ae2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ae2e:	f10a 0a01 	add.w	sl, sl, #1
 800ae32:	9304      	str	r3, [sp, #16]
 800ae34:	9307      	str	r3, [sp, #28]
 800ae36:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ae3a:	931a      	str	r3, [sp, #104]	; 0x68
 800ae3c:	4654      	mov	r4, sl
 800ae3e:	2205      	movs	r2, #5
 800ae40:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae44:	4851      	ldr	r0, [pc, #324]	; (800af8c <_svfiprintf_r+0x1ec>)
 800ae46:	f7f5 f9db 	bl	8000200 <memchr>
 800ae4a:	9a04      	ldr	r2, [sp, #16]
 800ae4c:	b9d8      	cbnz	r0, 800ae86 <_svfiprintf_r+0xe6>
 800ae4e:	06d0      	lsls	r0, r2, #27
 800ae50:	bf44      	itt	mi
 800ae52:	2320      	movmi	r3, #32
 800ae54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ae58:	0711      	lsls	r1, r2, #28
 800ae5a:	bf44      	itt	mi
 800ae5c:	232b      	movmi	r3, #43	; 0x2b
 800ae5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ae62:	f89a 3000 	ldrb.w	r3, [sl]
 800ae66:	2b2a      	cmp	r3, #42	; 0x2a
 800ae68:	d015      	beq.n	800ae96 <_svfiprintf_r+0xf6>
 800ae6a:	9a07      	ldr	r2, [sp, #28]
 800ae6c:	4654      	mov	r4, sl
 800ae6e:	2000      	movs	r0, #0
 800ae70:	f04f 0c0a 	mov.w	ip, #10
 800ae74:	4621      	mov	r1, r4
 800ae76:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae7a:	3b30      	subs	r3, #48	; 0x30
 800ae7c:	2b09      	cmp	r3, #9
 800ae7e:	d94e      	bls.n	800af1e <_svfiprintf_r+0x17e>
 800ae80:	b1b0      	cbz	r0, 800aeb0 <_svfiprintf_r+0x110>
 800ae82:	9207      	str	r2, [sp, #28]
 800ae84:	e014      	b.n	800aeb0 <_svfiprintf_r+0x110>
 800ae86:	eba0 0308 	sub.w	r3, r0, r8
 800ae8a:	fa09 f303 	lsl.w	r3, r9, r3
 800ae8e:	4313      	orrs	r3, r2
 800ae90:	9304      	str	r3, [sp, #16]
 800ae92:	46a2      	mov	sl, r4
 800ae94:	e7d2      	b.n	800ae3c <_svfiprintf_r+0x9c>
 800ae96:	9b03      	ldr	r3, [sp, #12]
 800ae98:	1d19      	adds	r1, r3, #4
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	9103      	str	r1, [sp, #12]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	bfbb      	ittet	lt
 800aea2:	425b      	neglt	r3, r3
 800aea4:	f042 0202 	orrlt.w	r2, r2, #2
 800aea8:	9307      	strge	r3, [sp, #28]
 800aeaa:	9307      	strlt	r3, [sp, #28]
 800aeac:	bfb8      	it	lt
 800aeae:	9204      	strlt	r2, [sp, #16]
 800aeb0:	7823      	ldrb	r3, [r4, #0]
 800aeb2:	2b2e      	cmp	r3, #46	; 0x2e
 800aeb4:	d10c      	bne.n	800aed0 <_svfiprintf_r+0x130>
 800aeb6:	7863      	ldrb	r3, [r4, #1]
 800aeb8:	2b2a      	cmp	r3, #42	; 0x2a
 800aeba:	d135      	bne.n	800af28 <_svfiprintf_r+0x188>
 800aebc:	9b03      	ldr	r3, [sp, #12]
 800aebe:	1d1a      	adds	r2, r3, #4
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	9203      	str	r2, [sp, #12]
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	bfb8      	it	lt
 800aec8:	f04f 33ff 	movlt.w	r3, #4294967295
 800aecc:	3402      	adds	r4, #2
 800aece:	9305      	str	r3, [sp, #20]
 800aed0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800af9c <_svfiprintf_r+0x1fc>
 800aed4:	7821      	ldrb	r1, [r4, #0]
 800aed6:	2203      	movs	r2, #3
 800aed8:	4650      	mov	r0, sl
 800aeda:	f7f5 f991 	bl	8000200 <memchr>
 800aede:	b140      	cbz	r0, 800aef2 <_svfiprintf_r+0x152>
 800aee0:	2340      	movs	r3, #64	; 0x40
 800aee2:	eba0 000a 	sub.w	r0, r0, sl
 800aee6:	fa03 f000 	lsl.w	r0, r3, r0
 800aeea:	9b04      	ldr	r3, [sp, #16]
 800aeec:	4303      	orrs	r3, r0
 800aeee:	3401      	adds	r4, #1
 800aef0:	9304      	str	r3, [sp, #16]
 800aef2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aef6:	4826      	ldr	r0, [pc, #152]	; (800af90 <_svfiprintf_r+0x1f0>)
 800aef8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aefc:	2206      	movs	r2, #6
 800aefe:	f7f5 f97f 	bl	8000200 <memchr>
 800af02:	2800      	cmp	r0, #0
 800af04:	d038      	beq.n	800af78 <_svfiprintf_r+0x1d8>
 800af06:	4b23      	ldr	r3, [pc, #140]	; (800af94 <_svfiprintf_r+0x1f4>)
 800af08:	bb1b      	cbnz	r3, 800af52 <_svfiprintf_r+0x1b2>
 800af0a:	9b03      	ldr	r3, [sp, #12]
 800af0c:	3307      	adds	r3, #7
 800af0e:	f023 0307 	bic.w	r3, r3, #7
 800af12:	3308      	adds	r3, #8
 800af14:	9303      	str	r3, [sp, #12]
 800af16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af18:	4433      	add	r3, r6
 800af1a:	9309      	str	r3, [sp, #36]	; 0x24
 800af1c:	e767      	b.n	800adee <_svfiprintf_r+0x4e>
 800af1e:	fb0c 3202 	mla	r2, ip, r2, r3
 800af22:	460c      	mov	r4, r1
 800af24:	2001      	movs	r0, #1
 800af26:	e7a5      	b.n	800ae74 <_svfiprintf_r+0xd4>
 800af28:	2300      	movs	r3, #0
 800af2a:	3401      	adds	r4, #1
 800af2c:	9305      	str	r3, [sp, #20]
 800af2e:	4619      	mov	r1, r3
 800af30:	f04f 0c0a 	mov.w	ip, #10
 800af34:	4620      	mov	r0, r4
 800af36:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af3a:	3a30      	subs	r2, #48	; 0x30
 800af3c:	2a09      	cmp	r2, #9
 800af3e:	d903      	bls.n	800af48 <_svfiprintf_r+0x1a8>
 800af40:	2b00      	cmp	r3, #0
 800af42:	d0c5      	beq.n	800aed0 <_svfiprintf_r+0x130>
 800af44:	9105      	str	r1, [sp, #20]
 800af46:	e7c3      	b.n	800aed0 <_svfiprintf_r+0x130>
 800af48:	fb0c 2101 	mla	r1, ip, r1, r2
 800af4c:	4604      	mov	r4, r0
 800af4e:	2301      	movs	r3, #1
 800af50:	e7f0      	b.n	800af34 <_svfiprintf_r+0x194>
 800af52:	ab03      	add	r3, sp, #12
 800af54:	9300      	str	r3, [sp, #0]
 800af56:	462a      	mov	r2, r5
 800af58:	4b0f      	ldr	r3, [pc, #60]	; (800af98 <_svfiprintf_r+0x1f8>)
 800af5a:	a904      	add	r1, sp, #16
 800af5c:	4638      	mov	r0, r7
 800af5e:	f7fc f98d 	bl	800727c <_printf_float>
 800af62:	1c42      	adds	r2, r0, #1
 800af64:	4606      	mov	r6, r0
 800af66:	d1d6      	bne.n	800af16 <_svfiprintf_r+0x176>
 800af68:	89ab      	ldrh	r3, [r5, #12]
 800af6a:	065b      	lsls	r3, r3, #25
 800af6c:	f53f af2c 	bmi.w	800adc8 <_svfiprintf_r+0x28>
 800af70:	9809      	ldr	r0, [sp, #36]	; 0x24
 800af72:	b01d      	add	sp, #116	; 0x74
 800af74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af78:	ab03      	add	r3, sp, #12
 800af7a:	9300      	str	r3, [sp, #0]
 800af7c:	462a      	mov	r2, r5
 800af7e:	4b06      	ldr	r3, [pc, #24]	; (800af98 <_svfiprintf_r+0x1f8>)
 800af80:	a904      	add	r1, sp, #16
 800af82:	4638      	mov	r0, r7
 800af84:	f7fc fc1e 	bl	80077c4 <_printf_i>
 800af88:	e7eb      	b.n	800af62 <_svfiprintf_r+0x1c2>
 800af8a:	bf00      	nop
 800af8c:	0800cc84 	.word	0x0800cc84
 800af90:	0800cc8e 	.word	0x0800cc8e
 800af94:	0800727d 	.word	0x0800727d
 800af98:	0800ace9 	.word	0x0800ace9
 800af9c:	0800cc8a 	.word	0x0800cc8a

0800afa0 <_sungetc_r>:
 800afa0:	b538      	push	{r3, r4, r5, lr}
 800afa2:	1c4b      	adds	r3, r1, #1
 800afa4:	4614      	mov	r4, r2
 800afa6:	d103      	bne.n	800afb0 <_sungetc_r+0x10>
 800afa8:	f04f 35ff 	mov.w	r5, #4294967295
 800afac:	4628      	mov	r0, r5
 800afae:	bd38      	pop	{r3, r4, r5, pc}
 800afb0:	8993      	ldrh	r3, [r2, #12]
 800afb2:	f023 0320 	bic.w	r3, r3, #32
 800afb6:	8193      	strh	r3, [r2, #12]
 800afb8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800afba:	6852      	ldr	r2, [r2, #4]
 800afbc:	b2cd      	uxtb	r5, r1
 800afbe:	b18b      	cbz	r3, 800afe4 <_sungetc_r+0x44>
 800afc0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800afc2:	4293      	cmp	r3, r2
 800afc4:	dd08      	ble.n	800afd8 <_sungetc_r+0x38>
 800afc6:	6823      	ldr	r3, [r4, #0]
 800afc8:	1e5a      	subs	r2, r3, #1
 800afca:	6022      	str	r2, [r4, #0]
 800afcc:	f803 5c01 	strb.w	r5, [r3, #-1]
 800afd0:	6863      	ldr	r3, [r4, #4]
 800afd2:	3301      	adds	r3, #1
 800afd4:	6063      	str	r3, [r4, #4]
 800afd6:	e7e9      	b.n	800afac <_sungetc_r+0xc>
 800afd8:	4621      	mov	r1, r4
 800afda:	f000 fbdd 	bl	800b798 <__submore>
 800afde:	2800      	cmp	r0, #0
 800afe0:	d0f1      	beq.n	800afc6 <_sungetc_r+0x26>
 800afe2:	e7e1      	b.n	800afa8 <_sungetc_r+0x8>
 800afe4:	6921      	ldr	r1, [r4, #16]
 800afe6:	6823      	ldr	r3, [r4, #0]
 800afe8:	b151      	cbz	r1, 800b000 <_sungetc_r+0x60>
 800afea:	4299      	cmp	r1, r3
 800afec:	d208      	bcs.n	800b000 <_sungetc_r+0x60>
 800afee:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800aff2:	42a9      	cmp	r1, r5
 800aff4:	d104      	bne.n	800b000 <_sungetc_r+0x60>
 800aff6:	3b01      	subs	r3, #1
 800aff8:	3201      	adds	r2, #1
 800affa:	6023      	str	r3, [r4, #0]
 800affc:	6062      	str	r2, [r4, #4]
 800affe:	e7d5      	b.n	800afac <_sungetc_r+0xc>
 800b000:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800b004:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b008:	6363      	str	r3, [r4, #52]	; 0x34
 800b00a:	2303      	movs	r3, #3
 800b00c:	63a3      	str	r3, [r4, #56]	; 0x38
 800b00e:	4623      	mov	r3, r4
 800b010:	f803 5f46 	strb.w	r5, [r3, #70]!
 800b014:	6023      	str	r3, [r4, #0]
 800b016:	2301      	movs	r3, #1
 800b018:	e7dc      	b.n	800afd4 <_sungetc_r+0x34>

0800b01a <__ssrefill_r>:
 800b01a:	b510      	push	{r4, lr}
 800b01c:	460c      	mov	r4, r1
 800b01e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800b020:	b169      	cbz	r1, 800b03e <__ssrefill_r+0x24>
 800b022:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b026:	4299      	cmp	r1, r3
 800b028:	d001      	beq.n	800b02e <__ssrefill_r+0x14>
 800b02a:	f7ff fd7d 	bl	800ab28 <_free_r>
 800b02e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b030:	6063      	str	r3, [r4, #4]
 800b032:	2000      	movs	r0, #0
 800b034:	6360      	str	r0, [r4, #52]	; 0x34
 800b036:	b113      	cbz	r3, 800b03e <__ssrefill_r+0x24>
 800b038:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b03a:	6023      	str	r3, [r4, #0]
 800b03c:	bd10      	pop	{r4, pc}
 800b03e:	6923      	ldr	r3, [r4, #16]
 800b040:	6023      	str	r3, [r4, #0]
 800b042:	2300      	movs	r3, #0
 800b044:	6063      	str	r3, [r4, #4]
 800b046:	89a3      	ldrh	r3, [r4, #12]
 800b048:	f043 0320 	orr.w	r3, r3, #32
 800b04c:	81a3      	strh	r3, [r4, #12]
 800b04e:	f04f 30ff 	mov.w	r0, #4294967295
 800b052:	e7f3      	b.n	800b03c <__ssrefill_r+0x22>

0800b054 <__ssvfiscanf_r>:
 800b054:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b058:	460c      	mov	r4, r1
 800b05a:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800b05e:	2100      	movs	r1, #0
 800b060:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800b064:	49a6      	ldr	r1, [pc, #664]	; (800b300 <__ssvfiscanf_r+0x2ac>)
 800b066:	91a0      	str	r1, [sp, #640]	; 0x280
 800b068:	f10d 0804 	add.w	r8, sp, #4
 800b06c:	49a5      	ldr	r1, [pc, #660]	; (800b304 <__ssvfiscanf_r+0x2b0>)
 800b06e:	4fa6      	ldr	r7, [pc, #664]	; (800b308 <__ssvfiscanf_r+0x2b4>)
 800b070:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800b30c <__ssvfiscanf_r+0x2b8>
 800b074:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800b078:	4606      	mov	r6, r0
 800b07a:	91a1      	str	r1, [sp, #644]	; 0x284
 800b07c:	9300      	str	r3, [sp, #0]
 800b07e:	7813      	ldrb	r3, [r2, #0]
 800b080:	2b00      	cmp	r3, #0
 800b082:	f000 815a 	beq.w	800b33a <__ssvfiscanf_r+0x2e6>
 800b086:	5dd9      	ldrb	r1, [r3, r7]
 800b088:	f011 0108 	ands.w	r1, r1, #8
 800b08c:	f102 0501 	add.w	r5, r2, #1
 800b090:	d019      	beq.n	800b0c6 <__ssvfiscanf_r+0x72>
 800b092:	6863      	ldr	r3, [r4, #4]
 800b094:	2b00      	cmp	r3, #0
 800b096:	dd0f      	ble.n	800b0b8 <__ssvfiscanf_r+0x64>
 800b098:	6823      	ldr	r3, [r4, #0]
 800b09a:	781a      	ldrb	r2, [r3, #0]
 800b09c:	5cba      	ldrb	r2, [r7, r2]
 800b09e:	0712      	lsls	r2, r2, #28
 800b0a0:	d401      	bmi.n	800b0a6 <__ssvfiscanf_r+0x52>
 800b0a2:	462a      	mov	r2, r5
 800b0a4:	e7eb      	b.n	800b07e <__ssvfiscanf_r+0x2a>
 800b0a6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b0a8:	3201      	adds	r2, #1
 800b0aa:	9245      	str	r2, [sp, #276]	; 0x114
 800b0ac:	6862      	ldr	r2, [r4, #4]
 800b0ae:	3301      	adds	r3, #1
 800b0b0:	3a01      	subs	r2, #1
 800b0b2:	6062      	str	r2, [r4, #4]
 800b0b4:	6023      	str	r3, [r4, #0]
 800b0b6:	e7ec      	b.n	800b092 <__ssvfiscanf_r+0x3e>
 800b0b8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b0ba:	4621      	mov	r1, r4
 800b0bc:	4630      	mov	r0, r6
 800b0be:	4798      	blx	r3
 800b0c0:	2800      	cmp	r0, #0
 800b0c2:	d0e9      	beq.n	800b098 <__ssvfiscanf_r+0x44>
 800b0c4:	e7ed      	b.n	800b0a2 <__ssvfiscanf_r+0x4e>
 800b0c6:	2b25      	cmp	r3, #37	; 0x25
 800b0c8:	d012      	beq.n	800b0f0 <__ssvfiscanf_r+0x9c>
 800b0ca:	469a      	mov	sl, r3
 800b0cc:	6863      	ldr	r3, [r4, #4]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	f340 8091 	ble.w	800b1f6 <__ssvfiscanf_r+0x1a2>
 800b0d4:	6822      	ldr	r2, [r4, #0]
 800b0d6:	7813      	ldrb	r3, [r2, #0]
 800b0d8:	4553      	cmp	r3, sl
 800b0da:	f040 812e 	bne.w	800b33a <__ssvfiscanf_r+0x2e6>
 800b0de:	6863      	ldr	r3, [r4, #4]
 800b0e0:	3b01      	subs	r3, #1
 800b0e2:	6063      	str	r3, [r4, #4]
 800b0e4:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800b0e6:	3201      	adds	r2, #1
 800b0e8:	3301      	adds	r3, #1
 800b0ea:	6022      	str	r2, [r4, #0]
 800b0ec:	9345      	str	r3, [sp, #276]	; 0x114
 800b0ee:	e7d8      	b.n	800b0a2 <__ssvfiscanf_r+0x4e>
 800b0f0:	9141      	str	r1, [sp, #260]	; 0x104
 800b0f2:	9143      	str	r1, [sp, #268]	; 0x10c
 800b0f4:	7853      	ldrb	r3, [r2, #1]
 800b0f6:	2b2a      	cmp	r3, #42	; 0x2a
 800b0f8:	bf02      	ittt	eq
 800b0fa:	2310      	moveq	r3, #16
 800b0fc:	1c95      	addeq	r5, r2, #2
 800b0fe:	9341      	streq	r3, [sp, #260]	; 0x104
 800b100:	220a      	movs	r2, #10
 800b102:	46aa      	mov	sl, r5
 800b104:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800b108:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800b10c:	2b09      	cmp	r3, #9
 800b10e:	d91d      	bls.n	800b14c <__ssvfiscanf_r+0xf8>
 800b110:	487e      	ldr	r0, [pc, #504]	; (800b30c <__ssvfiscanf_r+0x2b8>)
 800b112:	2203      	movs	r2, #3
 800b114:	f7f5 f874 	bl	8000200 <memchr>
 800b118:	b140      	cbz	r0, 800b12c <__ssvfiscanf_r+0xd8>
 800b11a:	2301      	movs	r3, #1
 800b11c:	eba0 0009 	sub.w	r0, r0, r9
 800b120:	fa03 f000 	lsl.w	r0, r3, r0
 800b124:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b126:	4318      	orrs	r0, r3
 800b128:	9041      	str	r0, [sp, #260]	; 0x104
 800b12a:	4655      	mov	r5, sl
 800b12c:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b130:	2b78      	cmp	r3, #120	; 0x78
 800b132:	d806      	bhi.n	800b142 <__ssvfiscanf_r+0xee>
 800b134:	2b57      	cmp	r3, #87	; 0x57
 800b136:	d810      	bhi.n	800b15a <__ssvfiscanf_r+0x106>
 800b138:	2b25      	cmp	r3, #37	; 0x25
 800b13a:	d0c6      	beq.n	800b0ca <__ssvfiscanf_r+0x76>
 800b13c:	d856      	bhi.n	800b1ec <__ssvfiscanf_r+0x198>
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d064      	beq.n	800b20c <__ssvfiscanf_r+0x1b8>
 800b142:	2303      	movs	r3, #3
 800b144:	9347      	str	r3, [sp, #284]	; 0x11c
 800b146:	230a      	movs	r3, #10
 800b148:	9342      	str	r3, [sp, #264]	; 0x108
 800b14a:	e071      	b.n	800b230 <__ssvfiscanf_r+0x1dc>
 800b14c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800b14e:	fb02 1103 	mla	r1, r2, r3, r1
 800b152:	3930      	subs	r1, #48	; 0x30
 800b154:	9143      	str	r1, [sp, #268]	; 0x10c
 800b156:	4655      	mov	r5, sl
 800b158:	e7d3      	b.n	800b102 <__ssvfiscanf_r+0xae>
 800b15a:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800b15e:	2a20      	cmp	r2, #32
 800b160:	d8ef      	bhi.n	800b142 <__ssvfiscanf_r+0xee>
 800b162:	a101      	add	r1, pc, #4	; (adr r1, 800b168 <__ssvfiscanf_r+0x114>)
 800b164:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b168:	0800b21b 	.word	0x0800b21b
 800b16c:	0800b143 	.word	0x0800b143
 800b170:	0800b143 	.word	0x0800b143
 800b174:	0800b279 	.word	0x0800b279
 800b178:	0800b143 	.word	0x0800b143
 800b17c:	0800b143 	.word	0x0800b143
 800b180:	0800b143 	.word	0x0800b143
 800b184:	0800b143 	.word	0x0800b143
 800b188:	0800b143 	.word	0x0800b143
 800b18c:	0800b143 	.word	0x0800b143
 800b190:	0800b143 	.word	0x0800b143
 800b194:	0800b28f 	.word	0x0800b28f
 800b198:	0800b265 	.word	0x0800b265
 800b19c:	0800b1f3 	.word	0x0800b1f3
 800b1a0:	0800b1f3 	.word	0x0800b1f3
 800b1a4:	0800b1f3 	.word	0x0800b1f3
 800b1a8:	0800b143 	.word	0x0800b143
 800b1ac:	0800b269 	.word	0x0800b269
 800b1b0:	0800b143 	.word	0x0800b143
 800b1b4:	0800b143 	.word	0x0800b143
 800b1b8:	0800b143 	.word	0x0800b143
 800b1bc:	0800b143 	.word	0x0800b143
 800b1c0:	0800b29f 	.word	0x0800b29f
 800b1c4:	0800b271 	.word	0x0800b271
 800b1c8:	0800b213 	.word	0x0800b213
 800b1cc:	0800b143 	.word	0x0800b143
 800b1d0:	0800b143 	.word	0x0800b143
 800b1d4:	0800b29b 	.word	0x0800b29b
 800b1d8:	0800b143 	.word	0x0800b143
 800b1dc:	0800b265 	.word	0x0800b265
 800b1e0:	0800b143 	.word	0x0800b143
 800b1e4:	0800b143 	.word	0x0800b143
 800b1e8:	0800b21b 	.word	0x0800b21b
 800b1ec:	3b45      	subs	r3, #69	; 0x45
 800b1ee:	2b02      	cmp	r3, #2
 800b1f0:	d8a7      	bhi.n	800b142 <__ssvfiscanf_r+0xee>
 800b1f2:	2305      	movs	r3, #5
 800b1f4:	e01b      	b.n	800b22e <__ssvfiscanf_r+0x1da>
 800b1f6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b1f8:	4621      	mov	r1, r4
 800b1fa:	4630      	mov	r0, r6
 800b1fc:	4798      	blx	r3
 800b1fe:	2800      	cmp	r0, #0
 800b200:	f43f af68 	beq.w	800b0d4 <__ssvfiscanf_r+0x80>
 800b204:	9844      	ldr	r0, [sp, #272]	; 0x110
 800b206:	2800      	cmp	r0, #0
 800b208:	f040 808d 	bne.w	800b326 <__ssvfiscanf_r+0x2d2>
 800b20c:	f04f 30ff 	mov.w	r0, #4294967295
 800b210:	e08f      	b.n	800b332 <__ssvfiscanf_r+0x2de>
 800b212:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800b214:	f042 0220 	orr.w	r2, r2, #32
 800b218:	9241      	str	r2, [sp, #260]	; 0x104
 800b21a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800b21c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b220:	9241      	str	r2, [sp, #260]	; 0x104
 800b222:	2210      	movs	r2, #16
 800b224:	2b6f      	cmp	r3, #111	; 0x6f
 800b226:	9242      	str	r2, [sp, #264]	; 0x108
 800b228:	bf34      	ite	cc
 800b22a:	2303      	movcc	r3, #3
 800b22c:	2304      	movcs	r3, #4
 800b22e:	9347      	str	r3, [sp, #284]	; 0x11c
 800b230:	6863      	ldr	r3, [r4, #4]
 800b232:	2b00      	cmp	r3, #0
 800b234:	dd42      	ble.n	800b2bc <__ssvfiscanf_r+0x268>
 800b236:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b238:	0659      	lsls	r1, r3, #25
 800b23a:	d404      	bmi.n	800b246 <__ssvfiscanf_r+0x1f2>
 800b23c:	6823      	ldr	r3, [r4, #0]
 800b23e:	781a      	ldrb	r2, [r3, #0]
 800b240:	5cba      	ldrb	r2, [r7, r2]
 800b242:	0712      	lsls	r2, r2, #28
 800b244:	d441      	bmi.n	800b2ca <__ssvfiscanf_r+0x276>
 800b246:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800b248:	2b02      	cmp	r3, #2
 800b24a:	dc50      	bgt.n	800b2ee <__ssvfiscanf_r+0x29a>
 800b24c:	466b      	mov	r3, sp
 800b24e:	4622      	mov	r2, r4
 800b250:	a941      	add	r1, sp, #260	; 0x104
 800b252:	4630      	mov	r0, r6
 800b254:	f000 f876 	bl	800b344 <_scanf_chars>
 800b258:	2801      	cmp	r0, #1
 800b25a:	d06e      	beq.n	800b33a <__ssvfiscanf_r+0x2e6>
 800b25c:	2802      	cmp	r0, #2
 800b25e:	f47f af20 	bne.w	800b0a2 <__ssvfiscanf_r+0x4e>
 800b262:	e7cf      	b.n	800b204 <__ssvfiscanf_r+0x1b0>
 800b264:	220a      	movs	r2, #10
 800b266:	e7dd      	b.n	800b224 <__ssvfiscanf_r+0x1d0>
 800b268:	2300      	movs	r3, #0
 800b26a:	9342      	str	r3, [sp, #264]	; 0x108
 800b26c:	2303      	movs	r3, #3
 800b26e:	e7de      	b.n	800b22e <__ssvfiscanf_r+0x1da>
 800b270:	2308      	movs	r3, #8
 800b272:	9342      	str	r3, [sp, #264]	; 0x108
 800b274:	2304      	movs	r3, #4
 800b276:	e7da      	b.n	800b22e <__ssvfiscanf_r+0x1da>
 800b278:	4629      	mov	r1, r5
 800b27a:	4640      	mov	r0, r8
 800b27c:	f000 f9e0 	bl	800b640 <__sccl>
 800b280:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b282:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b286:	9341      	str	r3, [sp, #260]	; 0x104
 800b288:	4605      	mov	r5, r0
 800b28a:	2301      	movs	r3, #1
 800b28c:	e7cf      	b.n	800b22e <__ssvfiscanf_r+0x1da>
 800b28e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b290:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b294:	9341      	str	r3, [sp, #260]	; 0x104
 800b296:	2300      	movs	r3, #0
 800b298:	e7c9      	b.n	800b22e <__ssvfiscanf_r+0x1da>
 800b29a:	2302      	movs	r3, #2
 800b29c:	e7c7      	b.n	800b22e <__ssvfiscanf_r+0x1da>
 800b29e:	9841      	ldr	r0, [sp, #260]	; 0x104
 800b2a0:	06c3      	lsls	r3, r0, #27
 800b2a2:	f53f aefe 	bmi.w	800b0a2 <__ssvfiscanf_r+0x4e>
 800b2a6:	9b00      	ldr	r3, [sp, #0]
 800b2a8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b2aa:	1d19      	adds	r1, r3, #4
 800b2ac:	9100      	str	r1, [sp, #0]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	f010 0f01 	tst.w	r0, #1
 800b2b4:	bf14      	ite	ne
 800b2b6:	801a      	strhne	r2, [r3, #0]
 800b2b8:	601a      	streq	r2, [r3, #0]
 800b2ba:	e6f2      	b.n	800b0a2 <__ssvfiscanf_r+0x4e>
 800b2bc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b2be:	4621      	mov	r1, r4
 800b2c0:	4630      	mov	r0, r6
 800b2c2:	4798      	blx	r3
 800b2c4:	2800      	cmp	r0, #0
 800b2c6:	d0b6      	beq.n	800b236 <__ssvfiscanf_r+0x1e2>
 800b2c8:	e79c      	b.n	800b204 <__ssvfiscanf_r+0x1b0>
 800b2ca:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b2cc:	3201      	adds	r2, #1
 800b2ce:	9245      	str	r2, [sp, #276]	; 0x114
 800b2d0:	6862      	ldr	r2, [r4, #4]
 800b2d2:	3a01      	subs	r2, #1
 800b2d4:	2a00      	cmp	r2, #0
 800b2d6:	6062      	str	r2, [r4, #4]
 800b2d8:	dd02      	ble.n	800b2e0 <__ssvfiscanf_r+0x28c>
 800b2da:	3301      	adds	r3, #1
 800b2dc:	6023      	str	r3, [r4, #0]
 800b2de:	e7ad      	b.n	800b23c <__ssvfiscanf_r+0x1e8>
 800b2e0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b2e2:	4621      	mov	r1, r4
 800b2e4:	4630      	mov	r0, r6
 800b2e6:	4798      	blx	r3
 800b2e8:	2800      	cmp	r0, #0
 800b2ea:	d0a7      	beq.n	800b23c <__ssvfiscanf_r+0x1e8>
 800b2ec:	e78a      	b.n	800b204 <__ssvfiscanf_r+0x1b0>
 800b2ee:	2b04      	cmp	r3, #4
 800b2f0:	dc0e      	bgt.n	800b310 <__ssvfiscanf_r+0x2bc>
 800b2f2:	466b      	mov	r3, sp
 800b2f4:	4622      	mov	r2, r4
 800b2f6:	a941      	add	r1, sp, #260	; 0x104
 800b2f8:	4630      	mov	r0, r6
 800b2fa:	f000 f87d 	bl	800b3f8 <_scanf_i>
 800b2fe:	e7ab      	b.n	800b258 <__ssvfiscanf_r+0x204>
 800b300:	0800afa1 	.word	0x0800afa1
 800b304:	0800b01b 	.word	0x0800b01b
 800b308:	0800c921 	.word	0x0800c921
 800b30c:	0800cc8a 	.word	0x0800cc8a
 800b310:	4b0b      	ldr	r3, [pc, #44]	; (800b340 <__ssvfiscanf_r+0x2ec>)
 800b312:	2b00      	cmp	r3, #0
 800b314:	f43f aec5 	beq.w	800b0a2 <__ssvfiscanf_r+0x4e>
 800b318:	466b      	mov	r3, sp
 800b31a:	4622      	mov	r2, r4
 800b31c:	a941      	add	r1, sp, #260	; 0x104
 800b31e:	4630      	mov	r0, r6
 800b320:	f7fc fb76 	bl	8007a10 <_scanf_float>
 800b324:	e798      	b.n	800b258 <__ssvfiscanf_r+0x204>
 800b326:	89a3      	ldrh	r3, [r4, #12]
 800b328:	f013 0f40 	tst.w	r3, #64	; 0x40
 800b32c:	bf18      	it	ne
 800b32e:	f04f 30ff 	movne.w	r0, #4294967295
 800b332:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800b336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b33a:	9844      	ldr	r0, [sp, #272]	; 0x110
 800b33c:	e7f9      	b.n	800b332 <__ssvfiscanf_r+0x2de>
 800b33e:	bf00      	nop
 800b340:	08007a11 	.word	0x08007a11

0800b344 <_scanf_chars>:
 800b344:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b348:	4615      	mov	r5, r2
 800b34a:	688a      	ldr	r2, [r1, #8]
 800b34c:	4680      	mov	r8, r0
 800b34e:	460c      	mov	r4, r1
 800b350:	b932      	cbnz	r2, 800b360 <_scanf_chars+0x1c>
 800b352:	698a      	ldr	r2, [r1, #24]
 800b354:	2a00      	cmp	r2, #0
 800b356:	bf0c      	ite	eq
 800b358:	2201      	moveq	r2, #1
 800b35a:	f04f 32ff 	movne.w	r2, #4294967295
 800b35e:	608a      	str	r2, [r1, #8]
 800b360:	6822      	ldr	r2, [r4, #0]
 800b362:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800b3f4 <_scanf_chars+0xb0>
 800b366:	06d1      	lsls	r1, r2, #27
 800b368:	bf5f      	itttt	pl
 800b36a:	681a      	ldrpl	r2, [r3, #0]
 800b36c:	1d11      	addpl	r1, r2, #4
 800b36e:	6019      	strpl	r1, [r3, #0]
 800b370:	6816      	ldrpl	r6, [r2, #0]
 800b372:	2700      	movs	r7, #0
 800b374:	69a0      	ldr	r0, [r4, #24]
 800b376:	b188      	cbz	r0, 800b39c <_scanf_chars+0x58>
 800b378:	2801      	cmp	r0, #1
 800b37a:	d107      	bne.n	800b38c <_scanf_chars+0x48>
 800b37c:	682a      	ldr	r2, [r5, #0]
 800b37e:	7811      	ldrb	r1, [r2, #0]
 800b380:	6962      	ldr	r2, [r4, #20]
 800b382:	5c52      	ldrb	r2, [r2, r1]
 800b384:	b952      	cbnz	r2, 800b39c <_scanf_chars+0x58>
 800b386:	2f00      	cmp	r7, #0
 800b388:	d031      	beq.n	800b3ee <_scanf_chars+0xaa>
 800b38a:	e022      	b.n	800b3d2 <_scanf_chars+0x8e>
 800b38c:	2802      	cmp	r0, #2
 800b38e:	d120      	bne.n	800b3d2 <_scanf_chars+0x8e>
 800b390:	682b      	ldr	r3, [r5, #0]
 800b392:	781b      	ldrb	r3, [r3, #0]
 800b394:	f813 3009 	ldrb.w	r3, [r3, r9]
 800b398:	071b      	lsls	r3, r3, #28
 800b39a:	d41a      	bmi.n	800b3d2 <_scanf_chars+0x8e>
 800b39c:	6823      	ldr	r3, [r4, #0]
 800b39e:	06da      	lsls	r2, r3, #27
 800b3a0:	bf5e      	ittt	pl
 800b3a2:	682b      	ldrpl	r3, [r5, #0]
 800b3a4:	781b      	ldrbpl	r3, [r3, #0]
 800b3a6:	f806 3b01 	strbpl.w	r3, [r6], #1
 800b3aa:	682a      	ldr	r2, [r5, #0]
 800b3ac:	686b      	ldr	r3, [r5, #4]
 800b3ae:	3201      	adds	r2, #1
 800b3b0:	602a      	str	r2, [r5, #0]
 800b3b2:	68a2      	ldr	r2, [r4, #8]
 800b3b4:	3b01      	subs	r3, #1
 800b3b6:	3a01      	subs	r2, #1
 800b3b8:	606b      	str	r3, [r5, #4]
 800b3ba:	3701      	adds	r7, #1
 800b3bc:	60a2      	str	r2, [r4, #8]
 800b3be:	b142      	cbz	r2, 800b3d2 <_scanf_chars+0x8e>
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	dcd7      	bgt.n	800b374 <_scanf_chars+0x30>
 800b3c4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b3c8:	4629      	mov	r1, r5
 800b3ca:	4640      	mov	r0, r8
 800b3cc:	4798      	blx	r3
 800b3ce:	2800      	cmp	r0, #0
 800b3d0:	d0d0      	beq.n	800b374 <_scanf_chars+0x30>
 800b3d2:	6823      	ldr	r3, [r4, #0]
 800b3d4:	f013 0310 	ands.w	r3, r3, #16
 800b3d8:	d105      	bne.n	800b3e6 <_scanf_chars+0xa2>
 800b3da:	68e2      	ldr	r2, [r4, #12]
 800b3dc:	3201      	adds	r2, #1
 800b3de:	60e2      	str	r2, [r4, #12]
 800b3e0:	69a2      	ldr	r2, [r4, #24]
 800b3e2:	b102      	cbz	r2, 800b3e6 <_scanf_chars+0xa2>
 800b3e4:	7033      	strb	r3, [r6, #0]
 800b3e6:	6923      	ldr	r3, [r4, #16]
 800b3e8:	443b      	add	r3, r7
 800b3ea:	6123      	str	r3, [r4, #16]
 800b3ec:	2000      	movs	r0, #0
 800b3ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b3f2:	bf00      	nop
 800b3f4:	0800c921 	.word	0x0800c921

0800b3f8 <_scanf_i>:
 800b3f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3fc:	4698      	mov	r8, r3
 800b3fe:	4b76      	ldr	r3, [pc, #472]	; (800b5d8 <_scanf_i+0x1e0>)
 800b400:	460c      	mov	r4, r1
 800b402:	4682      	mov	sl, r0
 800b404:	4616      	mov	r6, r2
 800b406:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b40a:	b087      	sub	sp, #28
 800b40c:	ab03      	add	r3, sp, #12
 800b40e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800b412:	4b72      	ldr	r3, [pc, #456]	; (800b5dc <_scanf_i+0x1e4>)
 800b414:	69a1      	ldr	r1, [r4, #24]
 800b416:	4a72      	ldr	r2, [pc, #456]	; (800b5e0 <_scanf_i+0x1e8>)
 800b418:	2903      	cmp	r1, #3
 800b41a:	bf18      	it	ne
 800b41c:	461a      	movne	r2, r3
 800b41e:	68a3      	ldr	r3, [r4, #8]
 800b420:	9201      	str	r2, [sp, #4]
 800b422:	1e5a      	subs	r2, r3, #1
 800b424:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800b428:	bf88      	it	hi
 800b42a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800b42e:	4627      	mov	r7, r4
 800b430:	bf82      	ittt	hi
 800b432:	eb03 0905 	addhi.w	r9, r3, r5
 800b436:	f240 135d 	movwhi	r3, #349	; 0x15d
 800b43a:	60a3      	strhi	r3, [r4, #8]
 800b43c:	f857 3b1c 	ldr.w	r3, [r7], #28
 800b440:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800b444:	bf98      	it	ls
 800b446:	f04f 0900 	movls.w	r9, #0
 800b44a:	6023      	str	r3, [r4, #0]
 800b44c:	463d      	mov	r5, r7
 800b44e:	f04f 0b00 	mov.w	fp, #0
 800b452:	6831      	ldr	r1, [r6, #0]
 800b454:	ab03      	add	r3, sp, #12
 800b456:	7809      	ldrb	r1, [r1, #0]
 800b458:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800b45c:	2202      	movs	r2, #2
 800b45e:	f7f4 fecf 	bl	8000200 <memchr>
 800b462:	b328      	cbz	r0, 800b4b0 <_scanf_i+0xb8>
 800b464:	f1bb 0f01 	cmp.w	fp, #1
 800b468:	d159      	bne.n	800b51e <_scanf_i+0x126>
 800b46a:	6862      	ldr	r2, [r4, #4]
 800b46c:	b92a      	cbnz	r2, 800b47a <_scanf_i+0x82>
 800b46e:	6822      	ldr	r2, [r4, #0]
 800b470:	2308      	movs	r3, #8
 800b472:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b476:	6063      	str	r3, [r4, #4]
 800b478:	6022      	str	r2, [r4, #0]
 800b47a:	6822      	ldr	r2, [r4, #0]
 800b47c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800b480:	6022      	str	r2, [r4, #0]
 800b482:	68a2      	ldr	r2, [r4, #8]
 800b484:	1e51      	subs	r1, r2, #1
 800b486:	60a1      	str	r1, [r4, #8]
 800b488:	b192      	cbz	r2, 800b4b0 <_scanf_i+0xb8>
 800b48a:	6832      	ldr	r2, [r6, #0]
 800b48c:	1c51      	adds	r1, r2, #1
 800b48e:	6031      	str	r1, [r6, #0]
 800b490:	7812      	ldrb	r2, [r2, #0]
 800b492:	f805 2b01 	strb.w	r2, [r5], #1
 800b496:	6872      	ldr	r2, [r6, #4]
 800b498:	3a01      	subs	r2, #1
 800b49a:	2a00      	cmp	r2, #0
 800b49c:	6072      	str	r2, [r6, #4]
 800b49e:	dc07      	bgt.n	800b4b0 <_scanf_i+0xb8>
 800b4a0:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800b4a4:	4631      	mov	r1, r6
 800b4a6:	4650      	mov	r0, sl
 800b4a8:	4790      	blx	r2
 800b4aa:	2800      	cmp	r0, #0
 800b4ac:	f040 8085 	bne.w	800b5ba <_scanf_i+0x1c2>
 800b4b0:	f10b 0b01 	add.w	fp, fp, #1
 800b4b4:	f1bb 0f03 	cmp.w	fp, #3
 800b4b8:	d1cb      	bne.n	800b452 <_scanf_i+0x5a>
 800b4ba:	6863      	ldr	r3, [r4, #4]
 800b4bc:	b90b      	cbnz	r3, 800b4c2 <_scanf_i+0xca>
 800b4be:	230a      	movs	r3, #10
 800b4c0:	6063      	str	r3, [r4, #4]
 800b4c2:	6863      	ldr	r3, [r4, #4]
 800b4c4:	4947      	ldr	r1, [pc, #284]	; (800b5e4 <_scanf_i+0x1ec>)
 800b4c6:	6960      	ldr	r0, [r4, #20]
 800b4c8:	1ac9      	subs	r1, r1, r3
 800b4ca:	f000 f8b9 	bl	800b640 <__sccl>
 800b4ce:	f04f 0b00 	mov.w	fp, #0
 800b4d2:	68a3      	ldr	r3, [r4, #8]
 800b4d4:	6822      	ldr	r2, [r4, #0]
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d03d      	beq.n	800b556 <_scanf_i+0x15e>
 800b4da:	6831      	ldr	r1, [r6, #0]
 800b4dc:	6960      	ldr	r0, [r4, #20]
 800b4de:	f891 c000 	ldrb.w	ip, [r1]
 800b4e2:	f810 000c 	ldrb.w	r0, [r0, ip]
 800b4e6:	2800      	cmp	r0, #0
 800b4e8:	d035      	beq.n	800b556 <_scanf_i+0x15e>
 800b4ea:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800b4ee:	d124      	bne.n	800b53a <_scanf_i+0x142>
 800b4f0:	0510      	lsls	r0, r2, #20
 800b4f2:	d522      	bpl.n	800b53a <_scanf_i+0x142>
 800b4f4:	f10b 0b01 	add.w	fp, fp, #1
 800b4f8:	f1b9 0f00 	cmp.w	r9, #0
 800b4fc:	d003      	beq.n	800b506 <_scanf_i+0x10e>
 800b4fe:	3301      	adds	r3, #1
 800b500:	f109 39ff 	add.w	r9, r9, #4294967295
 800b504:	60a3      	str	r3, [r4, #8]
 800b506:	6873      	ldr	r3, [r6, #4]
 800b508:	3b01      	subs	r3, #1
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	6073      	str	r3, [r6, #4]
 800b50e:	dd1b      	ble.n	800b548 <_scanf_i+0x150>
 800b510:	6833      	ldr	r3, [r6, #0]
 800b512:	3301      	adds	r3, #1
 800b514:	6033      	str	r3, [r6, #0]
 800b516:	68a3      	ldr	r3, [r4, #8]
 800b518:	3b01      	subs	r3, #1
 800b51a:	60a3      	str	r3, [r4, #8]
 800b51c:	e7d9      	b.n	800b4d2 <_scanf_i+0xda>
 800b51e:	f1bb 0f02 	cmp.w	fp, #2
 800b522:	d1ae      	bne.n	800b482 <_scanf_i+0x8a>
 800b524:	6822      	ldr	r2, [r4, #0]
 800b526:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800b52a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800b52e:	d1bf      	bne.n	800b4b0 <_scanf_i+0xb8>
 800b530:	2310      	movs	r3, #16
 800b532:	6063      	str	r3, [r4, #4]
 800b534:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b538:	e7a2      	b.n	800b480 <_scanf_i+0x88>
 800b53a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800b53e:	6022      	str	r2, [r4, #0]
 800b540:	780b      	ldrb	r3, [r1, #0]
 800b542:	f805 3b01 	strb.w	r3, [r5], #1
 800b546:	e7de      	b.n	800b506 <_scanf_i+0x10e>
 800b548:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b54c:	4631      	mov	r1, r6
 800b54e:	4650      	mov	r0, sl
 800b550:	4798      	blx	r3
 800b552:	2800      	cmp	r0, #0
 800b554:	d0df      	beq.n	800b516 <_scanf_i+0x11e>
 800b556:	6823      	ldr	r3, [r4, #0]
 800b558:	05db      	lsls	r3, r3, #23
 800b55a:	d50d      	bpl.n	800b578 <_scanf_i+0x180>
 800b55c:	42bd      	cmp	r5, r7
 800b55e:	d909      	bls.n	800b574 <_scanf_i+0x17c>
 800b560:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800b564:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b568:	4632      	mov	r2, r6
 800b56a:	4650      	mov	r0, sl
 800b56c:	4798      	blx	r3
 800b56e:	f105 39ff 	add.w	r9, r5, #4294967295
 800b572:	464d      	mov	r5, r9
 800b574:	42bd      	cmp	r5, r7
 800b576:	d02d      	beq.n	800b5d4 <_scanf_i+0x1dc>
 800b578:	6822      	ldr	r2, [r4, #0]
 800b57a:	f012 0210 	ands.w	r2, r2, #16
 800b57e:	d113      	bne.n	800b5a8 <_scanf_i+0x1b0>
 800b580:	702a      	strb	r2, [r5, #0]
 800b582:	6863      	ldr	r3, [r4, #4]
 800b584:	9e01      	ldr	r6, [sp, #4]
 800b586:	4639      	mov	r1, r7
 800b588:	4650      	mov	r0, sl
 800b58a:	47b0      	blx	r6
 800b58c:	6821      	ldr	r1, [r4, #0]
 800b58e:	f8d8 3000 	ldr.w	r3, [r8]
 800b592:	f011 0f20 	tst.w	r1, #32
 800b596:	d013      	beq.n	800b5c0 <_scanf_i+0x1c8>
 800b598:	1d1a      	adds	r2, r3, #4
 800b59a:	f8c8 2000 	str.w	r2, [r8]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	6018      	str	r0, [r3, #0]
 800b5a2:	68e3      	ldr	r3, [r4, #12]
 800b5a4:	3301      	adds	r3, #1
 800b5a6:	60e3      	str	r3, [r4, #12]
 800b5a8:	1bed      	subs	r5, r5, r7
 800b5aa:	44ab      	add	fp, r5
 800b5ac:	6925      	ldr	r5, [r4, #16]
 800b5ae:	445d      	add	r5, fp
 800b5b0:	6125      	str	r5, [r4, #16]
 800b5b2:	2000      	movs	r0, #0
 800b5b4:	b007      	add	sp, #28
 800b5b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5ba:	f04f 0b00 	mov.w	fp, #0
 800b5be:	e7ca      	b.n	800b556 <_scanf_i+0x15e>
 800b5c0:	1d1a      	adds	r2, r3, #4
 800b5c2:	f8c8 2000 	str.w	r2, [r8]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	f011 0f01 	tst.w	r1, #1
 800b5cc:	bf14      	ite	ne
 800b5ce:	8018      	strhne	r0, [r3, #0]
 800b5d0:	6018      	streq	r0, [r3, #0]
 800b5d2:	e7e6      	b.n	800b5a2 <_scanf_i+0x1aa>
 800b5d4:	2001      	movs	r0, #1
 800b5d6:	e7ed      	b.n	800b5b4 <_scanf_i+0x1bc>
 800b5d8:	0800c86c 	.word	0x0800c86c
 800b5dc:	0800b795 	.word	0x0800b795
 800b5e0:	08008cdd 	.word	0x08008cdd
 800b5e4:	0800ccae 	.word	0x0800ccae

0800b5e8 <_read_r>:
 800b5e8:	b538      	push	{r3, r4, r5, lr}
 800b5ea:	4d07      	ldr	r5, [pc, #28]	; (800b608 <_read_r+0x20>)
 800b5ec:	4604      	mov	r4, r0
 800b5ee:	4608      	mov	r0, r1
 800b5f0:	4611      	mov	r1, r2
 800b5f2:	2200      	movs	r2, #0
 800b5f4:	602a      	str	r2, [r5, #0]
 800b5f6:	461a      	mov	r2, r3
 800b5f8:	f7f6 ff0c 	bl	8002414 <_read>
 800b5fc:	1c43      	adds	r3, r0, #1
 800b5fe:	d102      	bne.n	800b606 <_read_r+0x1e>
 800b600:	682b      	ldr	r3, [r5, #0]
 800b602:	b103      	cbz	r3, 800b606 <_read_r+0x1e>
 800b604:	6023      	str	r3, [r4, #0]
 800b606:	bd38      	pop	{r3, r4, r5, pc}
 800b608:	200004d4 	.word	0x200004d4
 800b60c:	00000000 	.word	0x00000000

0800b610 <nan>:
 800b610:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b618 <nan+0x8>
 800b614:	4770      	bx	lr
 800b616:	bf00      	nop
 800b618:	00000000 	.word	0x00000000
 800b61c:	7ff80000 	.word	0x7ff80000

0800b620 <_sbrk_r>:
 800b620:	b538      	push	{r3, r4, r5, lr}
 800b622:	4d06      	ldr	r5, [pc, #24]	; (800b63c <_sbrk_r+0x1c>)
 800b624:	2300      	movs	r3, #0
 800b626:	4604      	mov	r4, r0
 800b628:	4608      	mov	r0, r1
 800b62a:	602b      	str	r3, [r5, #0]
 800b62c:	f7f6 ff60 	bl	80024f0 <_sbrk>
 800b630:	1c43      	adds	r3, r0, #1
 800b632:	d102      	bne.n	800b63a <_sbrk_r+0x1a>
 800b634:	682b      	ldr	r3, [r5, #0]
 800b636:	b103      	cbz	r3, 800b63a <_sbrk_r+0x1a>
 800b638:	6023      	str	r3, [r4, #0]
 800b63a:	bd38      	pop	{r3, r4, r5, pc}
 800b63c:	200004d4 	.word	0x200004d4

0800b640 <__sccl>:
 800b640:	b570      	push	{r4, r5, r6, lr}
 800b642:	780b      	ldrb	r3, [r1, #0]
 800b644:	4604      	mov	r4, r0
 800b646:	2b5e      	cmp	r3, #94	; 0x5e
 800b648:	bf0b      	itete	eq
 800b64a:	784b      	ldrbeq	r3, [r1, #1]
 800b64c:	1c48      	addne	r0, r1, #1
 800b64e:	1c88      	addeq	r0, r1, #2
 800b650:	2200      	movne	r2, #0
 800b652:	bf08      	it	eq
 800b654:	2201      	moveq	r2, #1
 800b656:	1e61      	subs	r1, r4, #1
 800b658:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800b65c:	f801 2f01 	strb.w	r2, [r1, #1]!
 800b660:	42a9      	cmp	r1, r5
 800b662:	d1fb      	bne.n	800b65c <__sccl+0x1c>
 800b664:	b90b      	cbnz	r3, 800b66a <__sccl+0x2a>
 800b666:	3801      	subs	r0, #1
 800b668:	bd70      	pop	{r4, r5, r6, pc}
 800b66a:	f082 0201 	eor.w	r2, r2, #1
 800b66e:	54e2      	strb	r2, [r4, r3]
 800b670:	4605      	mov	r5, r0
 800b672:	4628      	mov	r0, r5
 800b674:	f810 1b01 	ldrb.w	r1, [r0], #1
 800b678:	292d      	cmp	r1, #45	; 0x2d
 800b67a:	d006      	beq.n	800b68a <__sccl+0x4a>
 800b67c:	295d      	cmp	r1, #93	; 0x5d
 800b67e:	d0f3      	beq.n	800b668 <__sccl+0x28>
 800b680:	b909      	cbnz	r1, 800b686 <__sccl+0x46>
 800b682:	4628      	mov	r0, r5
 800b684:	e7f0      	b.n	800b668 <__sccl+0x28>
 800b686:	460b      	mov	r3, r1
 800b688:	e7f1      	b.n	800b66e <__sccl+0x2e>
 800b68a:	786e      	ldrb	r6, [r5, #1]
 800b68c:	2e5d      	cmp	r6, #93	; 0x5d
 800b68e:	d0fa      	beq.n	800b686 <__sccl+0x46>
 800b690:	42b3      	cmp	r3, r6
 800b692:	dcf8      	bgt.n	800b686 <__sccl+0x46>
 800b694:	3502      	adds	r5, #2
 800b696:	4619      	mov	r1, r3
 800b698:	3101      	adds	r1, #1
 800b69a:	428e      	cmp	r6, r1
 800b69c:	5462      	strb	r2, [r4, r1]
 800b69e:	dcfb      	bgt.n	800b698 <__sccl+0x58>
 800b6a0:	1af1      	subs	r1, r6, r3
 800b6a2:	3901      	subs	r1, #1
 800b6a4:	1c58      	adds	r0, r3, #1
 800b6a6:	42b3      	cmp	r3, r6
 800b6a8:	bfa8      	it	ge
 800b6aa:	2100      	movge	r1, #0
 800b6ac:	1843      	adds	r3, r0, r1
 800b6ae:	e7e0      	b.n	800b672 <__sccl+0x32>

0800b6b0 <_strtoul_l.constprop.0>:
 800b6b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b6b4:	4f36      	ldr	r7, [pc, #216]	; (800b790 <_strtoul_l.constprop.0+0xe0>)
 800b6b6:	4686      	mov	lr, r0
 800b6b8:	460d      	mov	r5, r1
 800b6ba:	4628      	mov	r0, r5
 800b6bc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b6c0:	5de6      	ldrb	r6, [r4, r7]
 800b6c2:	f016 0608 	ands.w	r6, r6, #8
 800b6c6:	d1f8      	bne.n	800b6ba <_strtoul_l.constprop.0+0xa>
 800b6c8:	2c2d      	cmp	r4, #45	; 0x2d
 800b6ca:	d12f      	bne.n	800b72c <_strtoul_l.constprop.0+0x7c>
 800b6cc:	782c      	ldrb	r4, [r5, #0]
 800b6ce:	2601      	movs	r6, #1
 800b6d0:	1c85      	adds	r5, r0, #2
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d057      	beq.n	800b786 <_strtoul_l.constprop.0+0xd6>
 800b6d6:	2b10      	cmp	r3, #16
 800b6d8:	d109      	bne.n	800b6ee <_strtoul_l.constprop.0+0x3e>
 800b6da:	2c30      	cmp	r4, #48	; 0x30
 800b6dc:	d107      	bne.n	800b6ee <_strtoul_l.constprop.0+0x3e>
 800b6de:	7828      	ldrb	r0, [r5, #0]
 800b6e0:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800b6e4:	2858      	cmp	r0, #88	; 0x58
 800b6e6:	d149      	bne.n	800b77c <_strtoul_l.constprop.0+0xcc>
 800b6e8:	786c      	ldrb	r4, [r5, #1]
 800b6ea:	2310      	movs	r3, #16
 800b6ec:	3502      	adds	r5, #2
 800b6ee:	f04f 38ff 	mov.w	r8, #4294967295
 800b6f2:	2700      	movs	r7, #0
 800b6f4:	fbb8 f8f3 	udiv	r8, r8, r3
 800b6f8:	fb03 f908 	mul.w	r9, r3, r8
 800b6fc:	ea6f 0909 	mvn.w	r9, r9
 800b700:	4638      	mov	r0, r7
 800b702:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800b706:	f1bc 0f09 	cmp.w	ip, #9
 800b70a:	d814      	bhi.n	800b736 <_strtoul_l.constprop.0+0x86>
 800b70c:	4664      	mov	r4, ip
 800b70e:	42a3      	cmp	r3, r4
 800b710:	dd22      	ble.n	800b758 <_strtoul_l.constprop.0+0xa8>
 800b712:	2f00      	cmp	r7, #0
 800b714:	db1d      	blt.n	800b752 <_strtoul_l.constprop.0+0xa2>
 800b716:	4580      	cmp	r8, r0
 800b718:	d31b      	bcc.n	800b752 <_strtoul_l.constprop.0+0xa2>
 800b71a:	d101      	bne.n	800b720 <_strtoul_l.constprop.0+0x70>
 800b71c:	45a1      	cmp	r9, r4
 800b71e:	db18      	blt.n	800b752 <_strtoul_l.constprop.0+0xa2>
 800b720:	fb00 4003 	mla	r0, r0, r3, r4
 800b724:	2701      	movs	r7, #1
 800b726:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b72a:	e7ea      	b.n	800b702 <_strtoul_l.constprop.0+0x52>
 800b72c:	2c2b      	cmp	r4, #43	; 0x2b
 800b72e:	bf04      	itt	eq
 800b730:	782c      	ldrbeq	r4, [r5, #0]
 800b732:	1c85      	addeq	r5, r0, #2
 800b734:	e7cd      	b.n	800b6d2 <_strtoul_l.constprop.0+0x22>
 800b736:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800b73a:	f1bc 0f19 	cmp.w	ip, #25
 800b73e:	d801      	bhi.n	800b744 <_strtoul_l.constprop.0+0x94>
 800b740:	3c37      	subs	r4, #55	; 0x37
 800b742:	e7e4      	b.n	800b70e <_strtoul_l.constprop.0+0x5e>
 800b744:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800b748:	f1bc 0f19 	cmp.w	ip, #25
 800b74c:	d804      	bhi.n	800b758 <_strtoul_l.constprop.0+0xa8>
 800b74e:	3c57      	subs	r4, #87	; 0x57
 800b750:	e7dd      	b.n	800b70e <_strtoul_l.constprop.0+0x5e>
 800b752:	f04f 37ff 	mov.w	r7, #4294967295
 800b756:	e7e6      	b.n	800b726 <_strtoul_l.constprop.0+0x76>
 800b758:	2f00      	cmp	r7, #0
 800b75a:	da07      	bge.n	800b76c <_strtoul_l.constprop.0+0xbc>
 800b75c:	2322      	movs	r3, #34	; 0x22
 800b75e:	f8ce 3000 	str.w	r3, [lr]
 800b762:	f04f 30ff 	mov.w	r0, #4294967295
 800b766:	b932      	cbnz	r2, 800b776 <_strtoul_l.constprop.0+0xc6>
 800b768:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b76c:	b106      	cbz	r6, 800b770 <_strtoul_l.constprop.0+0xc0>
 800b76e:	4240      	negs	r0, r0
 800b770:	2a00      	cmp	r2, #0
 800b772:	d0f9      	beq.n	800b768 <_strtoul_l.constprop.0+0xb8>
 800b774:	b107      	cbz	r7, 800b778 <_strtoul_l.constprop.0+0xc8>
 800b776:	1e69      	subs	r1, r5, #1
 800b778:	6011      	str	r1, [r2, #0]
 800b77a:	e7f5      	b.n	800b768 <_strtoul_l.constprop.0+0xb8>
 800b77c:	2430      	movs	r4, #48	; 0x30
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d1b5      	bne.n	800b6ee <_strtoul_l.constprop.0+0x3e>
 800b782:	2308      	movs	r3, #8
 800b784:	e7b3      	b.n	800b6ee <_strtoul_l.constprop.0+0x3e>
 800b786:	2c30      	cmp	r4, #48	; 0x30
 800b788:	d0a9      	beq.n	800b6de <_strtoul_l.constprop.0+0x2e>
 800b78a:	230a      	movs	r3, #10
 800b78c:	e7af      	b.n	800b6ee <_strtoul_l.constprop.0+0x3e>
 800b78e:	bf00      	nop
 800b790:	0800c921 	.word	0x0800c921

0800b794 <_strtoul_r>:
 800b794:	f7ff bf8c 	b.w	800b6b0 <_strtoul_l.constprop.0>

0800b798 <__submore>:
 800b798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b79c:	460c      	mov	r4, r1
 800b79e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800b7a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b7a4:	4299      	cmp	r1, r3
 800b7a6:	d11d      	bne.n	800b7e4 <__submore+0x4c>
 800b7a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b7ac:	f7ff fa28 	bl	800ac00 <_malloc_r>
 800b7b0:	b918      	cbnz	r0, 800b7ba <__submore+0x22>
 800b7b2:	f04f 30ff 	mov.w	r0, #4294967295
 800b7b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b7be:	63a3      	str	r3, [r4, #56]	; 0x38
 800b7c0:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800b7c4:	6360      	str	r0, [r4, #52]	; 0x34
 800b7c6:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800b7ca:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800b7ce:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800b7d2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800b7d6:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800b7da:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800b7de:	6020      	str	r0, [r4, #0]
 800b7e0:	2000      	movs	r0, #0
 800b7e2:	e7e8      	b.n	800b7b6 <__submore+0x1e>
 800b7e4:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800b7e6:	0077      	lsls	r7, r6, #1
 800b7e8:	463a      	mov	r2, r7
 800b7ea:	f000 fa2d 	bl	800bc48 <_realloc_r>
 800b7ee:	4605      	mov	r5, r0
 800b7f0:	2800      	cmp	r0, #0
 800b7f2:	d0de      	beq.n	800b7b2 <__submore+0x1a>
 800b7f4:	eb00 0806 	add.w	r8, r0, r6
 800b7f8:	4601      	mov	r1, r0
 800b7fa:	4632      	mov	r2, r6
 800b7fc:	4640      	mov	r0, r8
 800b7fe:	f7fe fcad 	bl	800a15c <memcpy>
 800b802:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800b806:	f8c4 8000 	str.w	r8, [r4]
 800b80a:	e7e9      	b.n	800b7e0 <__submore+0x48>

0800b80c <__ascii_wctomb>:
 800b80c:	b149      	cbz	r1, 800b822 <__ascii_wctomb+0x16>
 800b80e:	2aff      	cmp	r2, #255	; 0xff
 800b810:	bf85      	ittet	hi
 800b812:	238a      	movhi	r3, #138	; 0x8a
 800b814:	6003      	strhi	r3, [r0, #0]
 800b816:	700a      	strbls	r2, [r1, #0]
 800b818:	f04f 30ff 	movhi.w	r0, #4294967295
 800b81c:	bf98      	it	ls
 800b81e:	2001      	movls	r0, #1
 800b820:	4770      	bx	lr
 800b822:	4608      	mov	r0, r1
 800b824:	4770      	bx	lr
	...

0800b828 <__assert_func>:
 800b828:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b82a:	4614      	mov	r4, r2
 800b82c:	461a      	mov	r2, r3
 800b82e:	4b09      	ldr	r3, [pc, #36]	; (800b854 <__assert_func+0x2c>)
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	4605      	mov	r5, r0
 800b834:	68d8      	ldr	r0, [r3, #12]
 800b836:	b14c      	cbz	r4, 800b84c <__assert_func+0x24>
 800b838:	4b07      	ldr	r3, [pc, #28]	; (800b858 <__assert_func+0x30>)
 800b83a:	9100      	str	r1, [sp, #0]
 800b83c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b840:	4906      	ldr	r1, [pc, #24]	; (800b85c <__assert_func+0x34>)
 800b842:	462b      	mov	r3, r5
 800b844:	f000 f9a6 	bl	800bb94 <fiprintf>
 800b848:	f000 fc46 	bl	800c0d8 <abort>
 800b84c:	4b04      	ldr	r3, [pc, #16]	; (800b860 <__assert_func+0x38>)
 800b84e:	461c      	mov	r4, r3
 800b850:	e7f3      	b.n	800b83a <__assert_func+0x12>
 800b852:	bf00      	nop
 800b854:	2000000c 	.word	0x2000000c
 800b858:	0800ccb0 	.word	0x0800ccb0
 800b85c:	0800ccbd 	.word	0x0800ccbd
 800b860:	0800cceb 	.word	0x0800cceb

0800b864 <__sflush_r>:
 800b864:	898a      	ldrh	r2, [r1, #12]
 800b866:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b86a:	4605      	mov	r5, r0
 800b86c:	0710      	lsls	r0, r2, #28
 800b86e:	460c      	mov	r4, r1
 800b870:	d458      	bmi.n	800b924 <__sflush_r+0xc0>
 800b872:	684b      	ldr	r3, [r1, #4]
 800b874:	2b00      	cmp	r3, #0
 800b876:	dc05      	bgt.n	800b884 <__sflush_r+0x20>
 800b878:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	dc02      	bgt.n	800b884 <__sflush_r+0x20>
 800b87e:	2000      	movs	r0, #0
 800b880:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b884:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b886:	2e00      	cmp	r6, #0
 800b888:	d0f9      	beq.n	800b87e <__sflush_r+0x1a>
 800b88a:	2300      	movs	r3, #0
 800b88c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b890:	682f      	ldr	r7, [r5, #0]
 800b892:	602b      	str	r3, [r5, #0]
 800b894:	d032      	beq.n	800b8fc <__sflush_r+0x98>
 800b896:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b898:	89a3      	ldrh	r3, [r4, #12]
 800b89a:	075a      	lsls	r2, r3, #29
 800b89c:	d505      	bpl.n	800b8aa <__sflush_r+0x46>
 800b89e:	6863      	ldr	r3, [r4, #4]
 800b8a0:	1ac0      	subs	r0, r0, r3
 800b8a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b8a4:	b10b      	cbz	r3, 800b8aa <__sflush_r+0x46>
 800b8a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b8a8:	1ac0      	subs	r0, r0, r3
 800b8aa:	2300      	movs	r3, #0
 800b8ac:	4602      	mov	r2, r0
 800b8ae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b8b0:	6a21      	ldr	r1, [r4, #32]
 800b8b2:	4628      	mov	r0, r5
 800b8b4:	47b0      	blx	r6
 800b8b6:	1c43      	adds	r3, r0, #1
 800b8b8:	89a3      	ldrh	r3, [r4, #12]
 800b8ba:	d106      	bne.n	800b8ca <__sflush_r+0x66>
 800b8bc:	6829      	ldr	r1, [r5, #0]
 800b8be:	291d      	cmp	r1, #29
 800b8c0:	d82c      	bhi.n	800b91c <__sflush_r+0xb8>
 800b8c2:	4a2a      	ldr	r2, [pc, #168]	; (800b96c <__sflush_r+0x108>)
 800b8c4:	40ca      	lsrs	r2, r1
 800b8c6:	07d6      	lsls	r6, r2, #31
 800b8c8:	d528      	bpl.n	800b91c <__sflush_r+0xb8>
 800b8ca:	2200      	movs	r2, #0
 800b8cc:	6062      	str	r2, [r4, #4]
 800b8ce:	04d9      	lsls	r1, r3, #19
 800b8d0:	6922      	ldr	r2, [r4, #16]
 800b8d2:	6022      	str	r2, [r4, #0]
 800b8d4:	d504      	bpl.n	800b8e0 <__sflush_r+0x7c>
 800b8d6:	1c42      	adds	r2, r0, #1
 800b8d8:	d101      	bne.n	800b8de <__sflush_r+0x7a>
 800b8da:	682b      	ldr	r3, [r5, #0]
 800b8dc:	b903      	cbnz	r3, 800b8e0 <__sflush_r+0x7c>
 800b8de:	6560      	str	r0, [r4, #84]	; 0x54
 800b8e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b8e2:	602f      	str	r7, [r5, #0]
 800b8e4:	2900      	cmp	r1, #0
 800b8e6:	d0ca      	beq.n	800b87e <__sflush_r+0x1a>
 800b8e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b8ec:	4299      	cmp	r1, r3
 800b8ee:	d002      	beq.n	800b8f6 <__sflush_r+0x92>
 800b8f0:	4628      	mov	r0, r5
 800b8f2:	f7ff f919 	bl	800ab28 <_free_r>
 800b8f6:	2000      	movs	r0, #0
 800b8f8:	6360      	str	r0, [r4, #52]	; 0x34
 800b8fa:	e7c1      	b.n	800b880 <__sflush_r+0x1c>
 800b8fc:	6a21      	ldr	r1, [r4, #32]
 800b8fe:	2301      	movs	r3, #1
 800b900:	4628      	mov	r0, r5
 800b902:	47b0      	blx	r6
 800b904:	1c41      	adds	r1, r0, #1
 800b906:	d1c7      	bne.n	800b898 <__sflush_r+0x34>
 800b908:	682b      	ldr	r3, [r5, #0]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d0c4      	beq.n	800b898 <__sflush_r+0x34>
 800b90e:	2b1d      	cmp	r3, #29
 800b910:	d001      	beq.n	800b916 <__sflush_r+0xb2>
 800b912:	2b16      	cmp	r3, #22
 800b914:	d101      	bne.n	800b91a <__sflush_r+0xb6>
 800b916:	602f      	str	r7, [r5, #0]
 800b918:	e7b1      	b.n	800b87e <__sflush_r+0x1a>
 800b91a:	89a3      	ldrh	r3, [r4, #12]
 800b91c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b920:	81a3      	strh	r3, [r4, #12]
 800b922:	e7ad      	b.n	800b880 <__sflush_r+0x1c>
 800b924:	690f      	ldr	r7, [r1, #16]
 800b926:	2f00      	cmp	r7, #0
 800b928:	d0a9      	beq.n	800b87e <__sflush_r+0x1a>
 800b92a:	0793      	lsls	r3, r2, #30
 800b92c:	680e      	ldr	r6, [r1, #0]
 800b92e:	bf08      	it	eq
 800b930:	694b      	ldreq	r3, [r1, #20]
 800b932:	600f      	str	r7, [r1, #0]
 800b934:	bf18      	it	ne
 800b936:	2300      	movne	r3, #0
 800b938:	eba6 0807 	sub.w	r8, r6, r7
 800b93c:	608b      	str	r3, [r1, #8]
 800b93e:	f1b8 0f00 	cmp.w	r8, #0
 800b942:	dd9c      	ble.n	800b87e <__sflush_r+0x1a>
 800b944:	6a21      	ldr	r1, [r4, #32]
 800b946:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b948:	4643      	mov	r3, r8
 800b94a:	463a      	mov	r2, r7
 800b94c:	4628      	mov	r0, r5
 800b94e:	47b0      	blx	r6
 800b950:	2800      	cmp	r0, #0
 800b952:	dc06      	bgt.n	800b962 <__sflush_r+0xfe>
 800b954:	89a3      	ldrh	r3, [r4, #12]
 800b956:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b95a:	81a3      	strh	r3, [r4, #12]
 800b95c:	f04f 30ff 	mov.w	r0, #4294967295
 800b960:	e78e      	b.n	800b880 <__sflush_r+0x1c>
 800b962:	4407      	add	r7, r0
 800b964:	eba8 0800 	sub.w	r8, r8, r0
 800b968:	e7e9      	b.n	800b93e <__sflush_r+0xda>
 800b96a:	bf00      	nop
 800b96c:	20400001 	.word	0x20400001

0800b970 <_fflush_r>:
 800b970:	b538      	push	{r3, r4, r5, lr}
 800b972:	690b      	ldr	r3, [r1, #16]
 800b974:	4605      	mov	r5, r0
 800b976:	460c      	mov	r4, r1
 800b978:	b913      	cbnz	r3, 800b980 <_fflush_r+0x10>
 800b97a:	2500      	movs	r5, #0
 800b97c:	4628      	mov	r0, r5
 800b97e:	bd38      	pop	{r3, r4, r5, pc}
 800b980:	b118      	cbz	r0, 800b98a <_fflush_r+0x1a>
 800b982:	6983      	ldr	r3, [r0, #24]
 800b984:	b90b      	cbnz	r3, 800b98a <_fflush_r+0x1a>
 800b986:	f000 f887 	bl	800ba98 <__sinit>
 800b98a:	4b14      	ldr	r3, [pc, #80]	; (800b9dc <_fflush_r+0x6c>)
 800b98c:	429c      	cmp	r4, r3
 800b98e:	d11b      	bne.n	800b9c8 <_fflush_r+0x58>
 800b990:	686c      	ldr	r4, [r5, #4]
 800b992:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b996:	2b00      	cmp	r3, #0
 800b998:	d0ef      	beq.n	800b97a <_fflush_r+0xa>
 800b99a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b99c:	07d0      	lsls	r0, r2, #31
 800b99e:	d404      	bmi.n	800b9aa <_fflush_r+0x3a>
 800b9a0:	0599      	lsls	r1, r3, #22
 800b9a2:	d402      	bmi.n	800b9aa <_fflush_r+0x3a>
 800b9a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b9a6:	f000 f927 	bl	800bbf8 <__retarget_lock_acquire_recursive>
 800b9aa:	4628      	mov	r0, r5
 800b9ac:	4621      	mov	r1, r4
 800b9ae:	f7ff ff59 	bl	800b864 <__sflush_r>
 800b9b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b9b4:	07da      	lsls	r2, r3, #31
 800b9b6:	4605      	mov	r5, r0
 800b9b8:	d4e0      	bmi.n	800b97c <_fflush_r+0xc>
 800b9ba:	89a3      	ldrh	r3, [r4, #12]
 800b9bc:	059b      	lsls	r3, r3, #22
 800b9be:	d4dd      	bmi.n	800b97c <_fflush_r+0xc>
 800b9c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b9c2:	f000 f91a 	bl	800bbfa <__retarget_lock_release_recursive>
 800b9c6:	e7d9      	b.n	800b97c <_fflush_r+0xc>
 800b9c8:	4b05      	ldr	r3, [pc, #20]	; (800b9e0 <_fflush_r+0x70>)
 800b9ca:	429c      	cmp	r4, r3
 800b9cc:	d101      	bne.n	800b9d2 <_fflush_r+0x62>
 800b9ce:	68ac      	ldr	r4, [r5, #8]
 800b9d0:	e7df      	b.n	800b992 <_fflush_r+0x22>
 800b9d2:	4b04      	ldr	r3, [pc, #16]	; (800b9e4 <_fflush_r+0x74>)
 800b9d4:	429c      	cmp	r4, r3
 800b9d6:	bf08      	it	eq
 800b9d8:	68ec      	ldreq	r4, [r5, #12]
 800b9da:	e7da      	b.n	800b992 <_fflush_r+0x22>
 800b9dc:	0800cd0c 	.word	0x0800cd0c
 800b9e0:	0800cd2c 	.word	0x0800cd2c
 800b9e4:	0800ccec 	.word	0x0800ccec

0800b9e8 <std>:
 800b9e8:	2300      	movs	r3, #0
 800b9ea:	b510      	push	{r4, lr}
 800b9ec:	4604      	mov	r4, r0
 800b9ee:	e9c0 3300 	strd	r3, r3, [r0]
 800b9f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b9f6:	6083      	str	r3, [r0, #8]
 800b9f8:	8181      	strh	r1, [r0, #12]
 800b9fa:	6643      	str	r3, [r0, #100]	; 0x64
 800b9fc:	81c2      	strh	r2, [r0, #14]
 800b9fe:	6183      	str	r3, [r0, #24]
 800ba00:	4619      	mov	r1, r3
 800ba02:	2208      	movs	r2, #8
 800ba04:	305c      	adds	r0, #92	; 0x5c
 800ba06:	f7fb fb91 	bl	800712c <memset>
 800ba0a:	4b05      	ldr	r3, [pc, #20]	; (800ba20 <std+0x38>)
 800ba0c:	6263      	str	r3, [r4, #36]	; 0x24
 800ba0e:	4b05      	ldr	r3, [pc, #20]	; (800ba24 <std+0x3c>)
 800ba10:	62a3      	str	r3, [r4, #40]	; 0x28
 800ba12:	4b05      	ldr	r3, [pc, #20]	; (800ba28 <std+0x40>)
 800ba14:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ba16:	4b05      	ldr	r3, [pc, #20]	; (800ba2c <std+0x44>)
 800ba18:	6224      	str	r4, [r4, #32]
 800ba1a:	6323      	str	r3, [r4, #48]	; 0x30
 800ba1c:	bd10      	pop	{r4, pc}
 800ba1e:	bf00      	nop
 800ba20:	08007ed5 	.word	0x08007ed5
 800ba24:	08007efb 	.word	0x08007efb
 800ba28:	08007f33 	.word	0x08007f33
 800ba2c:	08007f57 	.word	0x08007f57

0800ba30 <_cleanup_r>:
 800ba30:	4901      	ldr	r1, [pc, #4]	; (800ba38 <_cleanup_r+0x8>)
 800ba32:	f000 b8c1 	b.w	800bbb8 <_fwalk_reent>
 800ba36:	bf00      	nop
 800ba38:	0800b971 	.word	0x0800b971

0800ba3c <__sfmoreglue>:
 800ba3c:	b570      	push	{r4, r5, r6, lr}
 800ba3e:	2268      	movs	r2, #104	; 0x68
 800ba40:	1e4d      	subs	r5, r1, #1
 800ba42:	4355      	muls	r5, r2
 800ba44:	460e      	mov	r6, r1
 800ba46:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ba4a:	f7ff f8d9 	bl	800ac00 <_malloc_r>
 800ba4e:	4604      	mov	r4, r0
 800ba50:	b140      	cbz	r0, 800ba64 <__sfmoreglue+0x28>
 800ba52:	2100      	movs	r1, #0
 800ba54:	e9c0 1600 	strd	r1, r6, [r0]
 800ba58:	300c      	adds	r0, #12
 800ba5a:	60a0      	str	r0, [r4, #8]
 800ba5c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ba60:	f7fb fb64 	bl	800712c <memset>
 800ba64:	4620      	mov	r0, r4
 800ba66:	bd70      	pop	{r4, r5, r6, pc}

0800ba68 <__sfp_lock_acquire>:
 800ba68:	4801      	ldr	r0, [pc, #4]	; (800ba70 <__sfp_lock_acquire+0x8>)
 800ba6a:	f000 b8c5 	b.w	800bbf8 <__retarget_lock_acquire_recursive>
 800ba6e:	bf00      	nop
 800ba70:	200004d9 	.word	0x200004d9

0800ba74 <__sfp_lock_release>:
 800ba74:	4801      	ldr	r0, [pc, #4]	; (800ba7c <__sfp_lock_release+0x8>)
 800ba76:	f000 b8c0 	b.w	800bbfa <__retarget_lock_release_recursive>
 800ba7a:	bf00      	nop
 800ba7c:	200004d9 	.word	0x200004d9

0800ba80 <__sinit_lock_acquire>:
 800ba80:	4801      	ldr	r0, [pc, #4]	; (800ba88 <__sinit_lock_acquire+0x8>)
 800ba82:	f000 b8b9 	b.w	800bbf8 <__retarget_lock_acquire_recursive>
 800ba86:	bf00      	nop
 800ba88:	200004da 	.word	0x200004da

0800ba8c <__sinit_lock_release>:
 800ba8c:	4801      	ldr	r0, [pc, #4]	; (800ba94 <__sinit_lock_release+0x8>)
 800ba8e:	f000 b8b4 	b.w	800bbfa <__retarget_lock_release_recursive>
 800ba92:	bf00      	nop
 800ba94:	200004da 	.word	0x200004da

0800ba98 <__sinit>:
 800ba98:	b510      	push	{r4, lr}
 800ba9a:	4604      	mov	r4, r0
 800ba9c:	f7ff fff0 	bl	800ba80 <__sinit_lock_acquire>
 800baa0:	69a3      	ldr	r3, [r4, #24]
 800baa2:	b11b      	cbz	r3, 800baac <__sinit+0x14>
 800baa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800baa8:	f7ff bff0 	b.w	800ba8c <__sinit_lock_release>
 800baac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800bab0:	6523      	str	r3, [r4, #80]	; 0x50
 800bab2:	4b13      	ldr	r3, [pc, #76]	; (800bb00 <__sinit+0x68>)
 800bab4:	4a13      	ldr	r2, [pc, #76]	; (800bb04 <__sinit+0x6c>)
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	62a2      	str	r2, [r4, #40]	; 0x28
 800baba:	42a3      	cmp	r3, r4
 800babc:	bf04      	itt	eq
 800babe:	2301      	moveq	r3, #1
 800bac0:	61a3      	streq	r3, [r4, #24]
 800bac2:	4620      	mov	r0, r4
 800bac4:	f000 f820 	bl	800bb08 <__sfp>
 800bac8:	6060      	str	r0, [r4, #4]
 800baca:	4620      	mov	r0, r4
 800bacc:	f000 f81c 	bl	800bb08 <__sfp>
 800bad0:	60a0      	str	r0, [r4, #8]
 800bad2:	4620      	mov	r0, r4
 800bad4:	f000 f818 	bl	800bb08 <__sfp>
 800bad8:	2200      	movs	r2, #0
 800bada:	60e0      	str	r0, [r4, #12]
 800badc:	2104      	movs	r1, #4
 800bade:	6860      	ldr	r0, [r4, #4]
 800bae0:	f7ff ff82 	bl	800b9e8 <std>
 800bae4:	68a0      	ldr	r0, [r4, #8]
 800bae6:	2201      	movs	r2, #1
 800bae8:	2109      	movs	r1, #9
 800baea:	f7ff ff7d 	bl	800b9e8 <std>
 800baee:	68e0      	ldr	r0, [r4, #12]
 800baf0:	2202      	movs	r2, #2
 800baf2:	2112      	movs	r1, #18
 800baf4:	f7ff ff78 	bl	800b9e8 <std>
 800baf8:	2301      	movs	r3, #1
 800bafa:	61a3      	str	r3, [r4, #24]
 800bafc:	e7d2      	b.n	800baa4 <__sinit+0xc>
 800bafe:	bf00      	nop
 800bb00:	0800c890 	.word	0x0800c890
 800bb04:	0800ba31 	.word	0x0800ba31

0800bb08 <__sfp>:
 800bb08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb0a:	4607      	mov	r7, r0
 800bb0c:	f7ff ffac 	bl	800ba68 <__sfp_lock_acquire>
 800bb10:	4b1e      	ldr	r3, [pc, #120]	; (800bb8c <__sfp+0x84>)
 800bb12:	681e      	ldr	r6, [r3, #0]
 800bb14:	69b3      	ldr	r3, [r6, #24]
 800bb16:	b913      	cbnz	r3, 800bb1e <__sfp+0x16>
 800bb18:	4630      	mov	r0, r6
 800bb1a:	f7ff ffbd 	bl	800ba98 <__sinit>
 800bb1e:	3648      	adds	r6, #72	; 0x48
 800bb20:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bb24:	3b01      	subs	r3, #1
 800bb26:	d503      	bpl.n	800bb30 <__sfp+0x28>
 800bb28:	6833      	ldr	r3, [r6, #0]
 800bb2a:	b30b      	cbz	r3, 800bb70 <__sfp+0x68>
 800bb2c:	6836      	ldr	r6, [r6, #0]
 800bb2e:	e7f7      	b.n	800bb20 <__sfp+0x18>
 800bb30:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bb34:	b9d5      	cbnz	r5, 800bb6c <__sfp+0x64>
 800bb36:	4b16      	ldr	r3, [pc, #88]	; (800bb90 <__sfp+0x88>)
 800bb38:	60e3      	str	r3, [r4, #12]
 800bb3a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bb3e:	6665      	str	r5, [r4, #100]	; 0x64
 800bb40:	f000 f859 	bl	800bbf6 <__retarget_lock_init_recursive>
 800bb44:	f7ff ff96 	bl	800ba74 <__sfp_lock_release>
 800bb48:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800bb4c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800bb50:	6025      	str	r5, [r4, #0]
 800bb52:	61a5      	str	r5, [r4, #24]
 800bb54:	2208      	movs	r2, #8
 800bb56:	4629      	mov	r1, r5
 800bb58:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bb5c:	f7fb fae6 	bl	800712c <memset>
 800bb60:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bb64:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bb68:	4620      	mov	r0, r4
 800bb6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb6c:	3468      	adds	r4, #104	; 0x68
 800bb6e:	e7d9      	b.n	800bb24 <__sfp+0x1c>
 800bb70:	2104      	movs	r1, #4
 800bb72:	4638      	mov	r0, r7
 800bb74:	f7ff ff62 	bl	800ba3c <__sfmoreglue>
 800bb78:	4604      	mov	r4, r0
 800bb7a:	6030      	str	r0, [r6, #0]
 800bb7c:	2800      	cmp	r0, #0
 800bb7e:	d1d5      	bne.n	800bb2c <__sfp+0x24>
 800bb80:	f7ff ff78 	bl	800ba74 <__sfp_lock_release>
 800bb84:	230c      	movs	r3, #12
 800bb86:	603b      	str	r3, [r7, #0]
 800bb88:	e7ee      	b.n	800bb68 <__sfp+0x60>
 800bb8a:	bf00      	nop
 800bb8c:	0800c890 	.word	0x0800c890
 800bb90:	ffff0001 	.word	0xffff0001

0800bb94 <fiprintf>:
 800bb94:	b40e      	push	{r1, r2, r3}
 800bb96:	b503      	push	{r0, r1, lr}
 800bb98:	4601      	mov	r1, r0
 800bb9a:	ab03      	add	r3, sp, #12
 800bb9c:	4805      	ldr	r0, [pc, #20]	; (800bbb4 <fiprintf+0x20>)
 800bb9e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bba2:	6800      	ldr	r0, [r0, #0]
 800bba4:	9301      	str	r3, [sp, #4]
 800bba6:	f000 f8a7 	bl	800bcf8 <_vfiprintf_r>
 800bbaa:	b002      	add	sp, #8
 800bbac:	f85d eb04 	ldr.w	lr, [sp], #4
 800bbb0:	b003      	add	sp, #12
 800bbb2:	4770      	bx	lr
 800bbb4:	2000000c 	.word	0x2000000c

0800bbb8 <_fwalk_reent>:
 800bbb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bbbc:	4606      	mov	r6, r0
 800bbbe:	4688      	mov	r8, r1
 800bbc0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bbc4:	2700      	movs	r7, #0
 800bbc6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bbca:	f1b9 0901 	subs.w	r9, r9, #1
 800bbce:	d505      	bpl.n	800bbdc <_fwalk_reent+0x24>
 800bbd0:	6824      	ldr	r4, [r4, #0]
 800bbd2:	2c00      	cmp	r4, #0
 800bbd4:	d1f7      	bne.n	800bbc6 <_fwalk_reent+0xe>
 800bbd6:	4638      	mov	r0, r7
 800bbd8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bbdc:	89ab      	ldrh	r3, [r5, #12]
 800bbde:	2b01      	cmp	r3, #1
 800bbe0:	d907      	bls.n	800bbf2 <_fwalk_reent+0x3a>
 800bbe2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bbe6:	3301      	adds	r3, #1
 800bbe8:	d003      	beq.n	800bbf2 <_fwalk_reent+0x3a>
 800bbea:	4629      	mov	r1, r5
 800bbec:	4630      	mov	r0, r6
 800bbee:	47c0      	blx	r8
 800bbf0:	4307      	orrs	r7, r0
 800bbf2:	3568      	adds	r5, #104	; 0x68
 800bbf4:	e7e9      	b.n	800bbca <_fwalk_reent+0x12>

0800bbf6 <__retarget_lock_init_recursive>:
 800bbf6:	4770      	bx	lr

0800bbf8 <__retarget_lock_acquire_recursive>:
 800bbf8:	4770      	bx	lr

0800bbfa <__retarget_lock_release_recursive>:
 800bbfa:	4770      	bx	lr

0800bbfc <memmove>:
 800bbfc:	4288      	cmp	r0, r1
 800bbfe:	b510      	push	{r4, lr}
 800bc00:	eb01 0402 	add.w	r4, r1, r2
 800bc04:	d902      	bls.n	800bc0c <memmove+0x10>
 800bc06:	4284      	cmp	r4, r0
 800bc08:	4623      	mov	r3, r4
 800bc0a:	d807      	bhi.n	800bc1c <memmove+0x20>
 800bc0c:	1e43      	subs	r3, r0, #1
 800bc0e:	42a1      	cmp	r1, r4
 800bc10:	d008      	beq.n	800bc24 <memmove+0x28>
 800bc12:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bc16:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bc1a:	e7f8      	b.n	800bc0e <memmove+0x12>
 800bc1c:	4402      	add	r2, r0
 800bc1e:	4601      	mov	r1, r0
 800bc20:	428a      	cmp	r2, r1
 800bc22:	d100      	bne.n	800bc26 <memmove+0x2a>
 800bc24:	bd10      	pop	{r4, pc}
 800bc26:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bc2a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bc2e:	e7f7      	b.n	800bc20 <memmove+0x24>

0800bc30 <__malloc_lock>:
 800bc30:	4801      	ldr	r0, [pc, #4]	; (800bc38 <__malloc_lock+0x8>)
 800bc32:	f7ff bfe1 	b.w	800bbf8 <__retarget_lock_acquire_recursive>
 800bc36:	bf00      	nop
 800bc38:	200004d8 	.word	0x200004d8

0800bc3c <__malloc_unlock>:
 800bc3c:	4801      	ldr	r0, [pc, #4]	; (800bc44 <__malloc_unlock+0x8>)
 800bc3e:	f7ff bfdc 	b.w	800bbfa <__retarget_lock_release_recursive>
 800bc42:	bf00      	nop
 800bc44:	200004d8 	.word	0x200004d8

0800bc48 <_realloc_r>:
 800bc48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc4c:	4680      	mov	r8, r0
 800bc4e:	4614      	mov	r4, r2
 800bc50:	460e      	mov	r6, r1
 800bc52:	b921      	cbnz	r1, 800bc5e <_realloc_r+0x16>
 800bc54:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc58:	4611      	mov	r1, r2
 800bc5a:	f7fe bfd1 	b.w	800ac00 <_malloc_r>
 800bc5e:	b92a      	cbnz	r2, 800bc6c <_realloc_r+0x24>
 800bc60:	f7fe ff62 	bl	800ab28 <_free_r>
 800bc64:	4625      	mov	r5, r4
 800bc66:	4628      	mov	r0, r5
 800bc68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc6c:	f000 faa0 	bl	800c1b0 <_malloc_usable_size_r>
 800bc70:	4284      	cmp	r4, r0
 800bc72:	4607      	mov	r7, r0
 800bc74:	d802      	bhi.n	800bc7c <_realloc_r+0x34>
 800bc76:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bc7a:	d812      	bhi.n	800bca2 <_realloc_r+0x5a>
 800bc7c:	4621      	mov	r1, r4
 800bc7e:	4640      	mov	r0, r8
 800bc80:	f7fe ffbe 	bl	800ac00 <_malloc_r>
 800bc84:	4605      	mov	r5, r0
 800bc86:	2800      	cmp	r0, #0
 800bc88:	d0ed      	beq.n	800bc66 <_realloc_r+0x1e>
 800bc8a:	42bc      	cmp	r4, r7
 800bc8c:	4622      	mov	r2, r4
 800bc8e:	4631      	mov	r1, r6
 800bc90:	bf28      	it	cs
 800bc92:	463a      	movcs	r2, r7
 800bc94:	f7fe fa62 	bl	800a15c <memcpy>
 800bc98:	4631      	mov	r1, r6
 800bc9a:	4640      	mov	r0, r8
 800bc9c:	f7fe ff44 	bl	800ab28 <_free_r>
 800bca0:	e7e1      	b.n	800bc66 <_realloc_r+0x1e>
 800bca2:	4635      	mov	r5, r6
 800bca4:	e7df      	b.n	800bc66 <_realloc_r+0x1e>

0800bca6 <__sfputc_r>:
 800bca6:	6893      	ldr	r3, [r2, #8]
 800bca8:	3b01      	subs	r3, #1
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	b410      	push	{r4}
 800bcae:	6093      	str	r3, [r2, #8]
 800bcb0:	da08      	bge.n	800bcc4 <__sfputc_r+0x1e>
 800bcb2:	6994      	ldr	r4, [r2, #24]
 800bcb4:	42a3      	cmp	r3, r4
 800bcb6:	db01      	blt.n	800bcbc <__sfputc_r+0x16>
 800bcb8:	290a      	cmp	r1, #10
 800bcba:	d103      	bne.n	800bcc4 <__sfputc_r+0x1e>
 800bcbc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bcc0:	f000 b94a 	b.w	800bf58 <__swbuf_r>
 800bcc4:	6813      	ldr	r3, [r2, #0]
 800bcc6:	1c58      	adds	r0, r3, #1
 800bcc8:	6010      	str	r0, [r2, #0]
 800bcca:	7019      	strb	r1, [r3, #0]
 800bccc:	4608      	mov	r0, r1
 800bcce:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bcd2:	4770      	bx	lr

0800bcd4 <__sfputs_r>:
 800bcd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcd6:	4606      	mov	r6, r0
 800bcd8:	460f      	mov	r7, r1
 800bcda:	4614      	mov	r4, r2
 800bcdc:	18d5      	adds	r5, r2, r3
 800bcde:	42ac      	cmp	r4, r5
 800bce0:	d101      	bne.n	800bce6 <__sfputs_r+0x12>
 800bce2:	2000      	movs	r0, #0
 800bce4:	e007      	b.n	800bcf6 <__sfputs_r+0x22>
 800bce6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcea:	463a      	mov	r2, r7
 800bcec:	4630      	mov	r0, r6
 800bcee:	f7ff ffda 	bl	800bca6 <__sfputc_r>
 800bcf2:	1c43      	adds	r3, r0, #1
 800bcf4:	d1f3      	bne.n	800bcde <__sfputs_r+0xa>
 800bcf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bcf8 <_vfiprintf_r>:
 800bcf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcfc:	460d      	mov	r5, r1
 800bcfe:	b09d      	sub	sp, #116	; 0x74
 800bd00:	4614      	mov	r4, r2
 800bd02:	4698      	mov	r8, r3
 800bd04:	4606      	mov	r6, r0
 800bd06:	b118      	cbz	r0, 800bd10 <_vfiprintf_r+0x18>
 800bd08:	6983      	ldr	r3, [r0, #24]
 800bd0a:	b90b      	cbnz	r3, 800bd10 <_vfiprintf_r+0x18>
 800bd0c:	f7ff fec4 	bl	800ba98 <__sinit>
 800bd10:	4b89      	ldr	r3, [pc, #548]	; (800bf38 <_vfiprintf_r+0x240>)
 800bd12:	429d      	cmp	r5, r3
 800bd14:	d11b      	bne.n	800bd4e <_vfiprintf_r+0x56>
 800bd16:	6875      	ldr	r5, [r6, #4]
 800bd18:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd1a:	07d9      	lsls	r1, r3, #31
 800bd1c:	d405      	bmi.n	800bd2a <_vfiprintf_r+0x32>
 800bd1e:	89ab      	ldrh	r3, [r5, #12]
 800bd20:	059a      	lsls	r2, r3, #22
 800bd22:	d402      	bmi.n	800bd2a <_vfiprintf_r+0x32>
 800bd24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd26:	f7ff ff67 	bl	800bbf8 <__retarget_lock_acquire_recursive>
 800bd2a:	89ab      	ldrh	r3, [r5, #12]
 800bd2c:	071b      	lsls	r3, r3, #28
 800bd2e:	d501      	bpl.n	800bd34 <_vfiprintf_r+0x3c>
 800bd30:	692b      	ldr	r3, [r5, #16]
 800bd32:	b9eb      	cbnz	r3, 800bd70 <_vfiprintf_r+0x78>
 800bd34:	4629      	mov	r1, r5
 800bd36:	4630      	mov	r0, r6
 800bd38:	f000 f960 	bl	800bffc <__swsetup_r>
 800bd3c:	b1c0      	cbz	r0, 800bd70 <_vfiprintf_r+0x78>
 800bd3e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd40:	07dc      	lsls	r4, r3, #31
 800bd42:	d50e      	bpl.n	800bd62 <_vfiprintf_r+0x6a>
 800bd44:	f04f 30ff 	mov.w	r0, #4294967295
 800bd48:	b01d      	add	sp, #116	; 0x74
 800bd4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd4e:	4b7b      	ldr	r3, [pc, #492]	; (800bf3c <_vfiprintf_r+0x244>)
 800bd50:	429d      	cmp	r5, r3
 800bd52:	d101      	bne.n	800bd58 <_vfiprintf_r+0x60>
 800bd54:	68b5      	ldr	r5, [r6, #8]
 800bd56:	e7df      	b.n	800bd18 <_vfiprintf_r+0x20>
 800bd58:	4b79      	ldr	r3, [pc, #484]	; (800bf40 <_vfiprintf_r+0x248>)
 800bd5a:	429d      	cmp	r5, r3
 800bd5c:	bf08      	it	eq
 800bd5e:	68f5      	ldreq	r5, [r6, #12]
 800bd60:	e7da      	b.n	800bd18 <_vfiprintf_r+0x20>
 800bd62:	89ab      	ldrh	r3, [r5, #12]
 800bd64:	0598      	lsls	r0, r3, #22
 800bd66:	d4ed      	bmi.n	800bd44 <_vfiprintf_r+0x4c>
 800bd68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd6a:	f7ff ff46 	bl	800bbfa <__retarget_lock_release_recursive>
 800bd6e:	e7e9      	b.n	800bd44 <_vfiprintf_r+0x4c>
 800bd70:	2300      	movs	r3, #0
 800bd72:	9309      	str	r3, [sp, #36]	; 0x24
 800bd74:	2320      	movs	r3, #32
 800bd76:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bd7a:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd7e:	2330      	movs	r3, #48	; 0x30
 800bd80:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bf44 <_vfiprintf_r+0x24c>
 800bd84:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bd88:	f04f 0901 	mov.w	r9, #1
 800bd8c:	4623      	mov	r3, r4
 800bd8e:	469a      	mov	sl, r3
 800bd90:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd94:	b10a      	cbz	r2, 800bd9a <_vfiprintf_r+0xa2>
 800bd96:	2a25      	cmp	r2, #37	; 0x25
 800bd98:	d1f9      	bne.n	800bd8e <_vfiprintf_r+0x96>
 800bd9a:	ebba 0b04 	subs.w	fp, sl, r4
 800bd9e:	d00b      	beq.n	800bdb8 <_vfiprintf_r+0xc0>
 800bda0:	465b      	mov	r3, fp
 800bda2:	4622      	mov	r2, r4
 800bda4:	4629      	mov	r1, r5
 800bda6:	4630      	mov	r0, r6
 800bda8:	f7ff ff94 	bl	800bcd4 <__sfputs_r>
 800bdac:	3001      	adds	r0, #1
 800bdae:	f000 80aa 	beq.w	800bf06 <_vfiprintf_r+0x20e>
 800bdb2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bdb4:	445a      	add	r2, fp
 800bdb6:	9209      	str	r2, [sp, #36]	; 0x24
 800bdb8:	f89a 3000 	ldrb.w	r3, [sl]
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	f000 80a2 	beq.w	800bf06 <_vfiprintf_r+0x20e>
 800bdc2:	2300      	movs	r3, #0
 800bdc4:	f04f 32ff 	mov.w	r2, #4294967295
 800bdc8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bdcc:	f10a 0a01 	add.w	sl, sl, #1
 800bdd0:	9304      	str	r3, [sp, #16]
 800bdd2:	9307      	str	r3, [sp, #28]
 800bdd4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bdd8:	931a      	str	r3, [sp, #104]	; 0x68
 800bdda:	4654      	mov	r4, sl
 800bddc:	2205      	movs	r2, #5
 800bdde:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bde2:	4858      	ldr	r0, [pc, #352]	; (800bf44 <_vfiprintf_r+0x24c>)
 800bde4:	f7f4 fa0c 	bl	8000200 <memchr>
 800bde8:	9a04      	ldr	r2, [sp, #16]
 800bdea:	b9d8      	cbnz	r0, 800be24 <_vfiprintf_r+0x12c>
 800bdec:	06d1      	lsls	r1, r2, #27
 800bdee:	bf44      	itt	mi
 800bdf0:	2320      	movmi	r3, #32
 800bdf2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bdf6:	0713      	lsls	r3, r2, #28
 800bdf8:	bf44      	itt	mi
 800bdfa:	232b      	movmi	r3, #43	; 0x2b
 800bdfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be00:	f89a 3000 	ldrb.w	r3, [sl]
 800be04:	2b2a      	cmp	r3, #42	; 0x2a
 800be06:	d015      	beq.n	800be34 <_vfiprintf_r+0x13c>
 800be08:	9a07      	ldr	r2, [sp, #28]
 800be0a:	4654      	mov	r4, sl
 800be0c:	2000      	movs	r0, #0
 800be0e:	f04f 0c0a 	mov.w	ip, #10
 800be12:	4621      	mov	r1, r4
 800be14:	f811 3b01 	ldrb.w	r3, [r1], #1
 800be18:	3b30      	subs	r3, #48	; 0x30
 800be1a:	2b09      	cmp	r3, #9
 800be1c:	d94e      	bls.n	800bebc <_vfiprintf_r+0x1c4>
 800be1e:	b1b0      	cbz	r0, 800be4e <_vfiprintf_r+0x156>
 800be20:	9207      	str	r2, [sp, #28]
 800be22:	e014      	b.n	800be4e <_vfiprintf_r+0x156>
 800be24:	eba0 0308 	sub.w	r3, r0, r8
 800be28:	fa09 f303 	lsl.w	r3, r9, r3
 800be2c:	4313      	orrs	r3, r2
 800be2e:	9304      	str	r3, [sp, #16]
 800be30:	46a2      	mov	sl, r4
 800be32:	e7d2      	b.n	800bdda <_vfiprintf_r+0xe2>
 800be34:	9b03      	ldr	r3, [sp, #12]
 800be36:	1d19      	adds	r1, r3, #4
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	9103      	str	r1, [sp, #12]
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	bfbb      	ittet	lt
 800be40:	425b      	neglt	r3, r3
 800be42:	f042 0202 	orrlt.w	r2, r2, #2
 800be46:	9307      	strge	r3, [sp, #28]
 800be48:	9307      	strlt	r3, [sp, #28]
 800be4a:	bfb8      	it	lt
 800be4c:	9204      	strlt	r2, [sp, #16]
 800be4e:	7823      	ldrb	r3, [r4, #0]
 800be50:	2b2e      	cmp	r3, #46	; 0x2e
 800be52:	d10c      	bne.n	800be6e <_vfiprintf_r+0x176>
 800be54:	7863      	ldrb	r3, [r4, #1]
 800be56:	2b2a      	cmp	r3, #42	; 0x2a
 800be58:	d135      	bne.n	800bec6 <_vfiprintf_r+0x1ce>
 800be5a:	9b03      	ldr	r3, [sp, #12]
 800be5c:	1d1a      	adds	r2, r3, #4
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	9203      	str	r2, [sp, #12]
 800be62:	2b00      	cmp	r3, #0
 800be64:	bfb8      	it	lt
 800be66:	f04f 33ff 	movlt.w	r3, #4294967295
 800be6a:	3402      	adds	r4, #2
 800be6c:	9305      	str	r3, [sp, #20]
 800be6e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bf54 <_vfiprintf_r+0x25c>
 800be72:	7821      	ldrb	r1, [r4, #0]
 800be74:	2203      	movs	r2, #3
 800be76:	4650      	mov	r0, sl
 800be78:	f7f4 f9c2 	bl	8000200 <memchr>
 800be7c:	b140      	cbz	r0, 800be90 <_vfiprintf_r+0x198>
 800be7e:	2340      	movs	r3, #64	; 0x40
 800be80:	eba0 000a 	sub.w	r0, r0, sl
 800be84:	fa03 f000 	lsl.w	r0, r3, r0
 800be88:	9b04      	ldr	r3, [sp, #16]
 800be8a:	4303      	orrs	r3, r0
 800be8c:	3401      	adds	r4, #1
 800be8e:	9304      	str	r3, [sp, #16]
 800be90:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be94:	482c      	ldr	r0, [pc, #176]	; (800bf48 <_vfiprintf_r+0x250>)
 800be96:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800be9a:	2206      	movs	r2, #6
 800be9c:	f7f4 f9b0 	bl	8000200 <memchr>
 800bea0:	2800      	cmp	r0, #0
 800bea2:	d03f      	beq.n	800bf24 <_vfiprintf_r+0x22c>
 800bea4:	4b29      	ldr	r3, [pc, #164]	; (800bf4c <_vfiprintf_r+0x254>)
 800bea6:	bb1b      	cbnz	r3, 800bef0 <_vfiprintf_r+0x1f8>
 800bea8:	9b03      	ldr	r3, [sp, #12]
 800beaa:	3307      	adds	r3, #7
 800beac:	f023 0307 	bic.w	r3, r3, #7
 800beb0:	3308      	adds	r3, #8
 800beb2:	9303      	str	r3, [sp, #12]
 800beb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800beb6:	443b      	add	r3, r7
 800beb8:	9309      	str	r3, [sp, #36]	; 0x24
 800beba:	e767      	b.n	800bd8c <_vfiprintf_r+0x94>
 800bebc:	fb0c 3202 	mla	r2, ip, r2, r3
 800bec0:	460c      	mov	r4, r1
 800bec2:	2001      	movs	r0, #1
 800bec4:	e7a5      	b.n	800be12 <_vfiprintf_r+0x11a>
 800bec6:	2300      	movs	r3, #0
 800bec8:	3401      	adds	r4, #1
 800beca:	9305      	str	r3, [sp, #20]
 800becc:	4619      	mov	r1, r3
 800bece:	f04f 0c0a 	mov.w	ip, #10
 800bed2:	4620      	mov	r0, r4
 800bed4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bed8:	3a30      	subs	r2, #48	; 0x30
 800beda:	2a09      	cmp	r2, #9
 800bedc:	d903      	bls.n	800bee6 <_vfiprintf_r+0x1ee>
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d0c5      	beq.n	800be6e <_vfiprintf_r+0x176>
 800bee2:	9105      	str	r1, [sp, #20]
 800bee4:	e7c3      	b.n	800be6e <_vfiprintf_r+0x176>
 800bee6:	fb0c 2101 	mla	r1, ip, r1, r2
 800beea:	4604      	mov	r4, r0
 800beec:	2301      	movs	r3, #1
 800beee:	e7f0      	b.n	800bed2 <_vfiprintf_r+0x1da>
 800bef0:	ab03      	add	r3, sp, #12
 800bef2:	9300      	str	r3, [sp, #0]
 800bef4:	462a      	mov	r2, r5
 800bef6:	4b16      	ldr	r3, [pc, #88]	; (800bf50 <_vfiprintf_r+0x258>)
 800bef8:	a904      	add	r1, sp, #16
 800befa:	4630      	mov	r0, r6
 800befc:	f7fb f9be 	bl	800727c <_printf_float>
 800bf00:	4607      	mov	r7, r0
 800bf02:	1c78      	adds	r0, r7, #1
 800bf04:	d1d6      	bne.n	800beb4 <_vfiprintf_r+0x1bc>
 800bf06:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bf08:	07d9      	lsls	r1, r3, #31
 800bf0a:	d405      	bmi.n	800bf18 <_vfiprintf_r+0x220>
 800bf0c:	89ab      	ldrh	r3, [r5, #12]
 800bf0e:	059a      	lsls	r2, r3, #22
 800bf10:	d402      	bmi.n	800bf18 <_vfiprintf_r+0x220>
 800bf12:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bf14:	f7ff fe71 	bl	800bbfa <__retarget_lock_release_recursive>
 800bf18:	89ab      	ldrh	r3, [r5, #12]
 800bf1a:	065b      	lsls	r3, r3, #25
 800bf1c:	f53f af12 	bmi.w	800bd44 <_vfiprintf_r+0x4c>
 800bf20:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bf22:	e711      	b.n	800bd48 <_vfiprintf_r+0x50>
 800bf24:	ab03      	add	r3, sp, #12
 800bf26:	9300      	str	r3, [sp, #0]
 800bf28:	462a      	mov	r2, r5
 800bf2a:	4b09      	ldr	r3, [pc, #36]	; (800bf50 <_vfiprintf_r+0x258>)
 800bf2c:	a904      	add	r1, sp, #16
 800bf2e:	4630      	mov	r0, r6
 800bf30:	f7fb fc48 	bl	80077c4 <_printf_i>
 800bf34:	e7e4      	b.n	800bf00 <_vfiprintf_r+0x208>
 800bf36:	bf00      	nop
 800bf38:	0800cd0c 	.word	0x0800cd0c
 800bf3c:	0800cd2c 	.word	0x0800cd2c
 800bf40:	0800ccec 	.word	0x0800ccec
 800bf44:	0800cc84 	.word	0x0800cc84
 800bf48:	0800cc8e 	.word	0x0800cc8e
 800bf4c:	0800727d 	.word	0x0800727d
 800bf50:	0800bcd5 	.word	0x0800bcd5
 800bf54:	0800cc8a 	.word	0x0800cc8a

0800bf58 <__swbuf_r>:
 800bf58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf5a:	460e      	mov	r6, r1
 800bf5c:	4614      	mov	r4, r2
 800bf5e:	4605      	mov	r5, r0
 800bf60:	b118      	cbz	r0, 800bf6a <__swbuf_r+0x12>
 800bf62:	6983      	ldr	r3, [r0, #24]
 800bf64:	b90b      	cbnz	r3, 800bf6a <__swbuf_r+0x12>
 800bf66:	f7ff fd97 	bl	800ba98 <__sinit>
 800bf6a:	4b21      	ldr	r3, [pc, #132]	; (800bff0 <__swbuf_r+0x98>)
 800bf6c:	429c      	cmp	r4, r3
 800bf6e:	d12b      	bne.n	800bfc8 <__swbuf_r+0x70>
 800bf70:	686c      	ldr	r4, [r5, #4]
 800bf72:	69a3      	ldr	r3, [r4, #24]
 800bf74:	60a3      	str	r3, [r4, #8]
 800bf76:	89a3      	ldrh	r3, [r4, #12]
 800bf78:	071a      	lsls	r2, r3, #28
 800bf7a:	d52f      	bpl.n	800bfdc <__swbuf_r+0x84>
 800bf7c:	6923      	ldr	r3, [r4, #16]
 800bf7e:	b36b      	cbz	r3, 800bfdc <__swbuf_r+0x84>
 800bf80:	6923      	ldr	r3, [r4, #16]
 800bf82:	6820      	ldr	r0, [r4, #0]
 800bf84:	1ac0      	subs	r0, r0, r3
 800bf86:	6963      	ldr	r3, [r4, #20]
 800bf88:	b2f6      	uxtb	r6, r6
 800bf8a:	4283      	cmp	r3, r0
 800bf8c:	4637      	mov	r7, r6
 800bf8e:	dc04      	bgt.n	800bf9a <__swbuf_r+0x42>
 800bf90:	4621      	mov	r1, r4
 800bf92:	4628      	mov	r0, r5
 800bf94:	f7ff fcec 	bl	800b970 <_fflush_r>
 800bf98:	bb30      	cbnz	r0, 800bfe8 <__swbuf_r+0x90>
 800bf9a:	68a3      	ldr	r3, [r4, #8]
 800bf9c:	3b01      	subs	r3, #1
 800bf9e:	60a3      	str	r3, [r4, #8]
 800bfa0:	6823      	ldr	r3, [r4, #0]
 800bfa2:	1c5a      	adds	r2, r3, #1
 800bfa4:	6022      	str	r2, [r4, #0]
 800bfa6:	701e      	strb	r6, [r3, #0]
 800bfa8:	6963      	ldr	r3, [r4, #20]
 800bfaa:	3001      	adds	r0, #1
 800bfac:	4283      	cmp	r3, r0
 800bfae:	d004      	beq.n	800bfba <__swbuf_r+0x62>
 800bfb0:	89a3      	ldrh	r3, [r4, #12]
 800bfb2:	07db      	lsls	r3, r3, #31
 800bfb4:	d506      	bpl.n	800bfc4 <__swbuf_r+0x6c>
 800bfb6:	2e0a      	cmp	r6, #10
 800bfb8:	d104      	bne.n	800bfc4 <__swbuf_r+0x6c>
 800bfba:	4621      	mov	r1, r4
 800bfbc:	4628      	mov	r0, r5
 800bfbe:	f7ff fcd7 	bl	800b970 <_fflush_r>
 800bfc2:	b988      	cbnz	r0, 800bfe8 <__swbuf_r+0x90>
 800bfc4:	4638      	mov	r0, r7
 800bfc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bfc8:	4b0a      	ldr	r3, [pc, #40]	; (800bff4 <__swbuf_r+0x9c>)
 800bfca:	429c      	cmp	r4, r3
 800bfcc:	d101      	bne.n	800bfd2 <__swbuf_r+0x7a>
 800bfce:	68ac      	ldr	r4, [r5, #8]
 800bfd0:	e7cf      	b.n	800bf72 <__swbuf_r+0x1a>
 800bfd2:	4b09      	ldr	r3, [pc, #36]	; (800bff8 <__swbuf_r+0xa0>)
 800bfd4:	429c      	cmp	r4, r3
 800bfd6:	bf08      	it	eq
 800bfd8:	68ec      	ldreq	r4, [r5, #12]
 800bfda:	e7ca      	b.n	800bf72 <__swbuf_r+0x1a>
 800bfdc:	4621      	mov	r1, r4
 800bfde:	4628      	mov	r0, r5
 800bfe0:	f000 f80c 	bl	800bffc <__swsetup_r>
 800bfe4:	2800      	cmp	r0, #0
 800bfe6:	d0cb      	beq.n	800bf80 <__swbuf_r+0x28>
 800bfe8:	f04f 37ff 	mov.w	r7, #4294967295
 800bfec:	e7ea      	b.n	800bfc4 <__swbuf_r+0x6c>
 800bfee:	bf00      	nop
 800bff0:	0800cd0c 	.word	0x0800cd0c
 800bff4:	0800cd2c 	.word	0x0800cd2c
 800bff8:	0800ccec 	.word	0x0800ccec

0800bffc <__swsetup_r>:
 800bffc:	4b32      	ldr	r3, [pc, #200]	; (800c0c8 <__swsetup_r+0xcc>)
 800bffe:	b570      	push	{r4, r5, r6, lr}
 800c000:	681d      	ldr	r5, [r3, #0]
 800c002:	4606      	mov	r6, r0
 800c004:	460c      	mov	r4, r1
 800c006:	b125      	cbz	r5, 800c012 <__swsetup_r+0x16>
 800c008:	69ab      	ldr	r3, [r5, #24]
 800c00a:	b913      	cbnz	r3, 800c012 <__swsetup_r+0x16>
 800c00c:	4628      	mov	r0, r5
 800c00e:	f7ff fd43 	bl	800ba98 <__sinit>
 800c012:	4b2e      	ldr	r3, [pc, #184]	; (800c0cc <__swsetup_r+0xd0>)
 800c014:	429c      	cmp	r4, r3
 800c016:	d10f      	bne.n	800c038 <__swsetup_r+0x3c>
 800c018:	686c      	ldr	r4, [r5, #4]
 800c01a:	89a3      	ldrh	r3, [r4, #12]
 800c01c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c020:	0719      	lsls	r1, r3, #28
 800c022:	d42c      	bmi.n	800c07e <__swsetup_r+0x82>
 800c024:	06dd      	lsls	r5, r3, #27
 800c026:	d411      	bmi.n	800c04c <__swsetup_r+0x50>
 800c028:	2309      	movs	r3, #9
 800c02a:	6033      	str	r3, [r6, #0]
 800c02c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c030:	81a3      	strh	r3, [r4, #12]
 800c032:	f04f 30ff 	mov.w	r0, #4294967295
 800c036:	e03e      	b.n	800c0b6 <__swsetup_r+0xba>
 800c038:	4b25      	ldr	r3, [pc, #148]	; (800c0d0 <__swsetup_r+0xd4>)
 800c03a:	429c      	cmp	r4, r3
 800c03c:	d101      	bne.n	800c042 <__swsetup_r+0x46>
 800c03e:	68ac      	ldr	r4, [r5, #8]
 800c040:	e7eb      	b.n	800c01a <__swsetup_r+0x1e>
 800c042:	4b24      	ldr	r3, [pc, #144]	; (800c0d4 <__swsetup_r+0xd8>)
 800c044:	429c      	cmp	r4, r3
 800c046:	bf08      	it	eq
 800c048:	68ec      	ldreq	r4, [r5, #12]
 800c04a:	e7e6      	b.n	800c01a <__swsetup_r+0x1e>
 800c04c:	0758      	lsls	r0, r3, #29
 800c04e:	d512      	bpl.n	800c076 <__swsetup_r+0x7a>
 800c050:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c052:	b141      	cbz	r1, 800c066 <__swsetup_r+0x6a>
 800c054:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c058:	4299      	cmp	r1, r3
 800c05a:	d002      	beq.n	800c062 <__swsetup_r+0x66>
 800c05c:	4630      	mov	r0, r6
 800c05e:	f7fe fd63 	bl	800ab28 <_free_r>
 800c062:	2300      	movs	r3, #0
 800c064:	6363      	str	r3, [r4, #52]	; 0x34
 800c066:	89a3      	ldrh	r3, [r4, #12]
 800c068:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c06c:	81a3      	strh	r3, [r4, #12]
 800c06e:	2300      	movs	r3, #0
 800c070:	6063      	str	r3, [r4, #4]
 800c072:	6923      	ldr	r3, [r4, #16]
 800c074:	6023      	str	r3, [r4, #0]
 800c076:	89a3      	ldrh	r3, [r4, #12]
 800c078:	f043 0308 	orr.w	r3, r3, #8
 800c07c:	81a3      	strh	r3, [r4, #12]
 800c07e:	6923      	ldr	r3, [r4, #16]
 800c080:	b94b      	cbnz	r3, 800c096 <__swsetup_r+0x9a>
 800c082:	89a3      	ldrh	r3, [r4, #12]
 800c084:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c088:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c08c:	d003      	beq.n	800c096 <__swsetup_r+0x9a>
 800c08e:	4621      	mov	r1, r4
 800c090:	4630      	mov	r0, r6
 800c092:	f000 f84d 	bl	800c130 <__smakebuf_r>
 800c096:	89a0      	ldrh	r0, [r4, #12]
 800c098:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c09c:	f010 0301 	ands.w	r3, r0, #1
 800c0a0:	d00a      	beq.n	800c0b8 <__swsetup_r+0xbc>
 800c0a2:	2300      	movs	r3, #0
 800c0a4:	60a3      	str	r3, [r4, #8]
 800c0a6:	6963      	ldr	r3, [r4, #20]
 800c0a8:	425b      	negs	r3, r3
 800c0aa:	61a3      	str	r3, [r4, #24]
 800c0ac:	6923      	ldr	r3, [r4, #16]
 800c0ae:	b943      	cbnz	r3, 800c0c2 <__swsetup_r+0xc6>
 800c0b0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c0b4:	d1ba      	bne.n	800c02c <__swsetup_r+0x30>
 800c0b6:	bd70      	pop	{r4, r5, r6, pc}
 800c0b8:	0781      	lsls	r1, r0, #30
 800c0ba:	bf58      	it	pl
 800c0bc:	6963      	ldrpl	r3, [r4, #20]
 800c0be:	60a3      	str	r3, [r4, #8]
 800c0c0:	e7f4      	b.n	800c0ac <__swsetup_r+0xb0>
 800c0c2:	2000      	movs	r0, #0
 800c0c4:	e7f7      	b.n	800c0b6 <__swsetup_r+0xba>
 800c0c6:	bf00      	nop
 800c0c8:	2000000c 	.word	0x2000000c
 800c0cc:	0800cd0c 	.word	0x0800cd0c
 800c0d0:	0800cd2c 	.word	0x0800cd2c
 800c0d4:	0800ccec 	.word	0x0800ccec

0800c0d8 <abort>:
 800c0d8:	b508      	push	{r3, lr}
 800c0da:	2006      	movs	r0, #6
 800c0dc:	f000 f898 	bl	800c210 <raise>
 800c0e0:	2001      	movs	r0, #1
 800c0e2:	f7f6 f98d 	bl	8002400 <_exit>

0800c0e6 <__swhatbuf_r>:
 800c0e6:	b570      	push	{r4, r5, r6, lr}
 800c0e8:	460e      	mov	r6, r1
 800c0ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c0ee:	2900      	cmp	r1, #0
 800c0f0:	b096      	sub	sp, #88	; 0x58
 800c0f2:	4614      	mov	r4, r2
 800c0f4:	461d      	mov	r5, r3
 800c0f6:	da08      	bge.n	800c10a <__swhatbuf_r+0x24>
 800c0f8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c0fc:	2200      	movs	r2, #0
 800c0fe:	602a      	str	r2, [r5, #0]
 800c100:	061a      	lsls	r2, r3, #24
 800c102:	d410      	bmi.n	800c126 <__swhatbuf_r+0x40>
 800c104:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c108:	e00e      	b.n	800c128 <__swhatbuf_r+0x42>
 800c10a:	466a      	mov	r2, sp
 800c10c:	f000 f89c 	bl	800c248 <_fstat_r>
 800c110:	2800      	cmp	r0, #0
 800c112:	dbf1      	blt.n	800c0f8 <__swhatbuf_r+0x12>
 800c114:	9a01      	ldr	r2, [sp, #4]
 800c116:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c11a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c11e:	425a      	negs	r2, r3
 800c120:	415a      	adcs	r2, r3
 800c122:	602a      	str	r2, [r5, #0]
 800c124:	e7ee      	b.n	800c104 <__swhatbuf_r+0x1e>
 800c126:	2340      	movs	r3, #64	; 0x40
 800c128:	2000      	movs	r0, #0
 800c12a:	6023      	str	r3, [r4, #0]
 800c12c:	b016      	add	sp, #88	; 0x58
 800c12e:	bd70      	pop	{r4, r5, r6, pc}

0800c130 <__smakebuf_r>:
 800c130:	898b      	ldrh	r3, [r1, #12]
 800c132:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c134:	079d      	lsls	r5, r3, #30
 800c136:	4606      	mov	r6, r0
 800c138:	460c      	mov	r4, r1
 800c13a:	d507      	bpl.n	800c14c <__smakebuf_r+0x1c>
 800c13c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c140:	6023      	str	r3, [r4, #0]
 800c142:	6123      	str	r3, [r4, #16]
 800c144:	2301      	movs	r3, #1
 800c146:	6163      	str	r3, [r4, #20]
 800c148:	b002      	add	sp, #8
 800c14a:	bd70      	pop	{r4, r5, r6, pc}
 800c14c:	ab01      	add	r3, sp, #4
 800c14e:	466a      	mov	r2, sp
 800c150:	f7ff ffc9 	bl	800c0e6 <__swhatbuf_r>
 800c154:	9900      	ldr	r1, [sp, #0]
 800c156:	4605      	mov	r5, r0
 800c158:	4630      	mov	r0, r6
 800c15a:	f7fe fd51 	bl	800ac00 <_malloc_r>
 800c15e:	b948      	cbnz	r0, 800c174 <__smakebuf_r+0x44>
 800c160:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c164:	059a      	lsls	r2, r3, #22
 800c166:	d4ef      	bmi.n	800c148 <__smakebuf_r+0x18>
 800c168:	f023 0303 	bic.w	r3, r3, #3
 800c16c:	f043 0302 	orr.w	r3, r3, #2
 800c170:	81a3      	strh	r3, [r4, #12]
 800c172:	e7e3      	b.n	800c13c <__smakebuf_r+0xc>
 800c174:	4b0d      	ldr	r3, [pc, #52]	; (800c1ac <__smakebuf_r+0x7c>)
 800c176:	62b3      	str	r3, [r6, #40]	; 0x28
 800c178:	89a3      	ldrh	r3, [r4, #12]
 800c17a:	6020      	str	r0, [r4, #0]
 800c17c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c180:	81a3      	strh	r3, [r4, #12]
 800c182:	9b00      	ldr	r3, [sp, #0]
 800c184:	6163      	str	r3, [r4, #20]
 800c186:	9b01      	ldr	r3, [sp, #4]
 800c188:	6120      	str	r0, [r4, #16]
 800c18a:	b15b      	cbz	r3, 800c1a4 <__smakebuf_r+0x74>
 800c18c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c190:	4630      	mov	r0, r6
 800c192:	f000 f86b 	bl	800c26c <_isatty_r>
 800c196:	b128      	cbz	r0, 800c1a4 <__smakebuf_r+0x74>
 800c198:	89a3      	ldrh	r3, [r4, #12]
 800c19a:	f023 0303 	bic.w	r3, r3, #3
 800c19e:	f043 0301 	orr.w	r3, r3, #1
 800c1a2:	81a3      	strh	r3, [r4, #12]
 800c1a4:	89a0      	ldrh	r0, [r4, #12]
 800c1a6:	4305      	orrs	r5, r0
 800c1a8:	81a5      	strh	r5, [r4, #12]
 800c1aa:	e7cd      	b.n	800c148 <__smakebuf_r+0x18>
 800c1ac:	0800ba31 	.word	0x0800ba31

0800c1b0 <_malloc_usable_size_r>:
 800c1b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c1b4:	1f18      	subs	r0, r3, #4
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	bfbc      	itt	lt
 800c1ba:	580b      	ldrlt	r3, [r1, r0]
 800c1bc:	18c0      	addlt	r0, r0, r3
 800c1be:	4770      	bx	lr

0800c1c0 <_raise_r>:
 800c1c0:	291f      	cmp	r1, #31
 800c1c2:	b538      	push	{r3, r4, r5, lr}
 800c1c4:	4604      	mov	r4, r0
 800c1c6:	460d      	mov	r5, r1
 800c1c8:	d904      	bls.n	800c1d4 <_raise_r+0x14>
 800c1ca:	2316      	movs	r3, #22
 800c1cc:	6003      	str	r3, [r0, #0]
 800c1ce:	f04f 30ff 	mov.w	r0, #4294967295
 800c1d2:	bd38      	pop	{r3, r4, r5, pc}
 800c1d4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c1d6:	b112      	cbz	r2, 800c1de <_raise_r+0x1e>
 800c1d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c1dc:	b94b      	cbnz	r3, 800c1f2 <_raise_r+0x32>
 800c1de:	4620      	mov	r0, r4
 800c1e0:	f000 f830 	bl	800c244 <_getpid_r>
 800c1e4:	462a      	mov	r2, r5
 800c1e6:	4601      	mov	r1, r0
 800c1e8:	4620      	mov	r0, r4
 800c1ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c1ee:	f000 b817 	b.w	800c220 <_kill_r>
 800c1f2:	2b01      	cmp	r3, #1
 800c1f4:	d00a      	beq.n	800c20c <_raise_r+0x4c>
 800c1f6:	1c59      	adds	r1, r3, #1
 800c1f8:	d103      	bne.n	800c202 <_raise_r+0x42>
 800c1fa:	2316      	movs	r3, #22
 800c1fc:	6003      	str	r3, [r0, #0]
 800c1fe:	2001      	movs	r0, #1
 800c200:	e7e7      	b.n	800c1d2 <_raise_r+0x12>
 800c202:	2400      	movs	r4, #0
 800c204:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c208:	4628      	mov	r0, r5
 800c20a:	4798      	blx	r3
 800c20c:	2000      	movs	r0, #0
 800c20e:	e7e0      	b.n	800c1d2 <_raise_r+0x12>

0800c210 <raise>:
 800c210:	4b02      	ldr	r3, [pc, #8]	; (800c21c <raise+0xc>)
 800c212:	4601      	mov	r1, r0
 800c214:	6818      	ldr	r0, [r3, #0]
 800c216:	f7ff bfd3 	b.w	800c1c0 <_raise_r>
 800c21a:	bf00      	nop
 800c21c:	2000000c 	.word	0x2000000c

0800c220 <_kill_r>:
 800c220:	b538      	push	{r3, r4, r5, lr}
 800c222:	4d07      	ldr	r5, [pc, #28]	; (800c240 <_kill_r+0x20>)
 800c224:	2300      	movs	r3, #0
 800c226:	4604      	mov	r4, r0
 800c228:	4608      	mov	r0, r1
 800c22a:	4611      	mov	r1, r2
 800c22c:	602b      	str	r3, [r5, #0]
 800c22e:	f7f6 f8d7 	bl	80023e0 <_kill>
 800c232:	1c43      	adds	r3, r0, #1
 800c234:	d102      	bne.n	800c23c <_kill_r+0x1c>
 800c236:	682b      	ldr	r3, [r5, #0]
 800c238:	b103      	cbz	r3, 800c23c <_kill_r+0x1c>
 800c23a:	6023      	str	r3, [r4, #0]
 800c23c:	bd38      	pop	{r3, r4, r5, pc}
 800c23e:	bf00      	nop
 800c240:	200004d4 	.word	0x200004d4

0800c244 <_getpid_r>:
 800c244:	f7f6 b8c4 	b.w	80023d0 <_getpid>

0800c248 <_fstat_r>:
 800c248:	b538      	push	{r3, r4, r5, lr}
 800c24a:	4d07      	ldr	r5, [pc, #28]	; (800c268 <_fstat_r+0x20>)
 800c24c:	2300      	movs	r3, #0
 800c24e:	4604      	mov	r4, r0
 800c250:	4608      	mov	r0, r1
 800c252:	4611      	mov	r1, r2
 800c254:	602b      	str	r3, [r5, #0]
 800c256:	f7f6 f922 	bl	800249e <_fstat>
 800c25a:	1c43      	adds	r3, r0, #1
 800c25c:	d102      	bne.n	800c264 <_fstat_r+0x1c>
 800c25e:	682b      	ldr	r3, [r5, #0]
 800c260:	b103      	cbz	r3, 800c264 <_fstat_r+0x1c>
 800c262:	6023      	str	r3, [r4, #0]
 800c264:	bd38      	pop	{r3, r4, r5, pc}
 800c266:	bf00      	nop
 800c268:	200004d4 	.word	0x200004d4

0800c26c <_isatty_r>:
 800c26c:	b538      	push	{r3, r4, r5, lr}
 800c26e:	4d06      	ldr	r5, [pc, #24]	; (800c288 <_isatty_r+0x1c>)
 800c270:	2300      	movs	r3, #0
 800c272:	4604      	mov	r4, r0
 800c274:	4608      	mov	r0, r1
 800c276:	602b      	str	r3, [r5, #0]
 800c278:	f7f6 f921 	bl	80024be <_isatty>
 800c27c:	1c43      	adds	r3, r0, #1
 800c27e:	d102      	bne.n	800c286 <_isatty_r+0x1a>
 800c280:	682b      	ldr	r3, [r5, #0]
 800c282:	b103      	cbz	r3, 800c286 <_isatty_r+0x1a>
 800c284:	6023      	str	r3, [r4, #0]
 800c286:	bd38      	pop	{r3, r4, r5, pc}
 800c288:	200004d4 	.word	0x200004d4

0800c28c <atan2>:
 800c28c:	f000 b800 	b.w	800c290 <__ieee754_atan2>

0800c290 <__ieee754_atan2>:
 800c290:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c294:	ec57 6b11 	vmov	r6, r7, d1
 800c298:	4273      	negs	r3, r6
 800c29a:	f8df e184 	ldr.w	lr, [pc, #388]	; 800c420 <__ieee754_atan2+0x190>
 800c29e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800c2a2:	4333      	orrs	r3, r6
 800c2a4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800c2a8:	4573      	cmp	r3, lr
 800c2aa:	ec51 0b10 	vmov	r0, r1, d0
 800c2ae:	ee11 8a10 	vmov	r8, s2
 800c2b2:	d80a      	bhi.n	800c2ca <__ieee754_atan2+0x3a>
 800c2b4:	4244      	negs	r4, r0
 800c2b6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c2ba:	4304      	orrs	r4, r0
 800c2bc:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800c2c0:	4574      	cmp	r4, lr
 800c2c2:	ee10 9a10 	vmov	r9, s0
 800c2c6:	468c      	mov	ip, r1
 800c2c8:	d907      	bls.n	800c2da <__ieee754_atan2+0x4a>
 800c2ca:	4632      	mov	r2, r6
 800c2cc:	463b      	mov	r3, r7
 800c2ce:	f7f3 ffed 	bl	80002ac <__adddf3>
 800c2d2:	ec41 0b10 	vmov	d0, r0, r1
 800c2d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c2da:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800c2de:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c2e2:	4334      	orrs	r4, r6
 800c2e4:	d103      	bne.n	800c2ee <__ieee754_atan2+0x5e>
 800c2e6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c2ea:	f000 b89d 	b.w	800c428 <atan>
 800c2ee:	17bc      	asrs	r4, r7, #30
 800c2f0:	f004 0402 	and.w	r4, r4, #2
 800c2f4:	ea53 0909 	orrs.w	r9, r3, r9
 800c2f8:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800c2fc:	d107      	bne.n	800c30e <__ieee754_atan2+0x7e>
 800c2fe:	2c02      	cmp	r4, #2
 800c300:	d060      	beq.n	800c3c4 <__ieee754_atan2+0x134>
 800c302:	2c03      	cmp	r4, #3
 800c304:	d1e5      	bne.n	800c2d2 <__ieee754_atan2+0x42>
 800c306:	a142      	add	r1, pc, #264	; (adr r1, 800c410 <__ieee754_atan2+0x180>)
 800c308:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c30c:	e7e1      	b.n	800c2d2 <__ieee754_atan2+0x42>
 800c30e:	ea52 0808 	orrs.w	r8, r2, r8
 800c312:	d106      	bne.n	800c322 <__ieee754_atan2+0x92>
 800c314:	f1bc 0f00 	cmp.w	ip, #0
 800c318:	da5f      	bge.n	800c3da <__ieee754_atan2+0x14a>
 800c31a:	a13f      	add	r1, pc, #252	; (adr r1, 800c418 <__ieee754_atan2+0x188>)
 800c31c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c320:	e7d7      	b.n	800c2d2 <__ieee754_atan2+0x42>
 800c322:	4572      	cmp	r2, lr
 800c324:	d10f      	bne.n	800c346 <__ieee754_atan2+0xb6>
 800c326:	4293      	cmp	r3, r2
 800c328:	f104 34ff 	add.w	r4, r4, #4294967295
 800c32c:	d107      	bne.n	800c33e <__ieee754_atan2+0xae>
 800c32e:	2c02      	cmp	r4, #2
 800c330:	d84c      	bhi.n	800c3cc <__ieee754_atan2+0x13c>
 800c332:	4b35      	ldr	r3, [pc, #212]	; (800c408 <__ieee754_atan2+0x178>)
 800c334:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800c338:	e9d4 0100 	ldrd	r0, r1, [r4]
 800c33c:	e7c9      	b.n	800c2d2 <__ieee754_atan2+0x42>
 800c33e:	2c02      	cmp	r4, #2
 800c340:	d848      	bhi.n	800c3d4 <__ieee754_atan2+0x144>
 800c342:	4b32      	ldr	r3, [pc, #200]	; (800c40c <__ieee754_atan2+0x17c>)
 800c344:	e7f6      	b.n	800c334 <__ieee754_atan2+0xa4>
 800c346:	4573      	cmp	r3, lr
 800c348:	d0e4      	beq.n	800c314 <__ieee754_atan2+0x84>
 800c34a:	1a9b      	subs	r3, r3, r2
 800c34c:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800c350:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c354:	da1e      	bge.n	800c394 <__ieee754_atan2+0x104>
 800c356:	2f00      	cmp	r7, #0
 800c358:	da01      	bge.n	800c35e <__ieee754_atan2+0xce>
 800c35a:	323c      	adds	r2, #60	; 0x3c
 800c35c:	db1e      	blt.n	800c39c <__ieee754_atan2+0x10c>
 800c35e:	4632      	mov	r2, r6
 800c360:	463b      	mov	r3, r7
 800c362:	f7f4 fa83 	bl	800086c <__aeabi_ddiv>
 800c366:	ec41 0b10 	vmov	d0, r0, r1
 800c36a:	f000 f9fd 	bl	800c768 <fabs>
 800c36e:	f000 f85b 	bl	800c428 <atan>
 800c372:	ec51 0b10 	vmov	r0, r1, d0
 800c376:	2c01      	cmp	r4, #1
 800c378:	d013      	beq.n	800c3a2 <__ieee754_atan2+0x112>
 800c37a:	2c02      	cmp	r4, #2
 800c37c:	d015      	beq.n	800c3aa <__ieee754_atan2+0x11a>
 800c37e:	2c00      	cmp	r4, #0
 800c380:	d0a7      	beq.n	800c2d2 <__ieee754_atan2+0x42>
 800c382:	a319      	add	r3, pc, #100	; (adr r3, 800c3e8 <__ieee754_atan2+0x158>)
 800c384:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c388:	f7f3 ff8e 	bl	80002a8 <__aeabi_dsub>
 800c38c:	a318      	add	r3, pc, #96	; (adr r3, 800c3f0 <__ieee754_atan2+0x160>)
 800c38e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c392:	e014      	b.n	800c3be <__ieee754_atan2+0x12e>
 800c394:	a118      	add	r1, pc, #96	; (adr r1, 800c3f8 <__ieee754_atan2+0x168>)
 800c396:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c39a:	e7ec      	b.n	800c376 <__ieee754_atan2+0xe6>
 800c39c:	2000      	movs	r0, #0
 800c39e:	2100      	movs	r1, #0
 800c3a0:	e7e9      	b.n	800c376 <__ieee754_atan2+0xe6>
 800c3a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c3a6:	4619      	mov	r1, r3
 800c3a8:	e793      	b.n	800c2d2 <__ieee754_atan2+0x42>
 800c3aa:	a30f      	add	r3, pc, #60	; (adr r3, 800c3e8 <__ieee754_atan2+0x158>)
 800c3ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3b0:	f7f3 ff7a 	bl	80002a8 <__aeabi_dsub>
 800c3b4:	4602      	mov	r2, r0
 800c3b6:	460b      	mov	r3, r1
 800c3b8:	a10d      	add	r1, pc, #52	; (adr r1, 800c3f0 <__ieee754_atan2+0x160>)
 800c3ba:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c3be:	f7f3 ff73 	bl	80002a8 <__aeabi_dsub>
 800c3c2:	e786      	b.n	800c2d2 <__ieee754_atan2+0x42>
 800c3c4:	a10a      	add	r1, pc, #40	; (adr r1, 800c3f0 <__ieee754_atan2+0x160>)
 800c3c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c3ca:	e782      	b.n	800c2d2 <__ieee754_atan2+0x42>
 800c3cc:	a10c      	add	r1, pc, #48	; (adr r1, 800c400 <__ieee754_atan2+0x170>)
 800c3ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c3d2:	e77e      	b.n	800c2d2 <__ieee754_atan2+0x42>
 800c3d4:	2000      	movs	r0, #0
 800c3d6:	2100      	movs	r1, #0
 800c3d8:	e77b      	b.n	800c2d2 <__ieee754_atan2+0x42>
 800c3da:	a107      	add	r1, pc, #28	; (adr r1, 800c3f8 <__ieee754_atan2+0x168>)
 800c3dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c3e0:	e777      	b.n	800c2d2 <__ieee754_atan2+0x42>
 800c3e2:	bf00      	nop
 800c3e4:	f3af 8000 	nop.w
 800c3e8:	33145c07 	.word	0x33145c07
 800c3ec:	3ca1a626 	.word	0x3ca1a626
 800c3f0:	54442d18 	.word	0x54442d18
 800c3f4:	400921fb 	.word	0x400921fb
 800c3f8:	54442d18 	.word	0x54442d18
 800c3fc:	3ff921fb 	.word	0x3ff921fb
 800c400:	54442d18 	.word	0x54442d18
 800c404:	3fe921fb 	.word	0x3fe921fb
 800c408:	0800cd50 	.word	0x0800cd50
 800c40c:	0800cd68 	.word	0x0800cd68
 800c410:	54442d18 	.word	0x54442d18
 800c414:	c00921fb 	.word	0xc00921fb
 800c418:	54442d18 	.word	0x54442d18
 800c41c:	bff921fb 	.word	0xbff921fb
 800c420:	7ff00000 	.word	0x7ff00000
 800c424:	00000000 	.word	0x00000000

0800c428 <atan>:
 800c428:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c42c:	ec55 4b10 	vmov	r4, r5, d0
 800c430:	4bc3      	ldr	r3, [pc, #780]	; (800c740 <atan+0x318>)
 800c432:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c436:	429e      	cmp	r6, r3
 800c438:	46ab      	mov	fp, r5
 800c43a:	dd18      	ble.n	800c46e <atan+0x46>
 800c43c:	4bc1      	ldr	r3, [pc, #772]	; (800c744 <atan+0x31c>)
 800c43e:	429e      	cmp	r6, r3
 800c440:	dc01      	bgt.n	800c446 <atan+0x1e>
 800c442:	d109      	bne.n	800c458 <atan+0x30>
 800c444:	b144      	cbz	r4, 800c458 <atan+0x30>
 800c446:	4622      	mov	r2, r4
 800c448:	462b      	mov	r3, r5
 800c44a:	4620      	mov	r0, r4
 800c44c:	4629      	mov	r1, r5
 800c44e:	f7f3 ff2d 	bl	80002ac <__adddf3>
 800c452:	4604      	mov	r4, r0
 800c454:	460d      	mov	r5, r1
 800c456:	e006      	b.n	800c466 <atan+0x3e>
 800c458:	f1bb 0f00 	cmp.w	fp, #0
 800c45c:	f300 8131 	bgt.w	800c6c2 <atan+0x29a>
 800c460:	a59b      	add	r5, pc, #620	; (adr r5, 800c6d0 <atan+0x2a8>)
 800c462:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c466:	ec45 4b10 	vmov	d0, r4, r5
 800c46a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c46e:	4bb6      	ldr	r3, [pc, #728]	; (800c748 <atan+0x320>)
 800c470:	429e      	cmp	r6, r3
 800c472:	dc14      	bgt.n	800c49e <atan+0x76>
 800c474:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800c478:	429e      	cmp	r6, r3
 800c47a:	dc0d      	bgt.n	800c498 <atan+0x70>
 800c47c:	a396      	add	r3, pc, #600	; (adr r3, 800c6d8 <atan+0x2b0>)
 800c47e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c482:	ee10 0a10 	vmov	r0, s0
 800c486:	4629      	mov	r1, r5
 800c488:	f7f3 ff10 	bl	80002ac <__adddf3>
 800c48c:	4baf      	ldr	r3, [pc, #700]	; (800c74c <atan+0x324>)
 800c48e:	2200      	movs	r2, #0
 800c490:	f7f4 fb52 	bl	8000b38 <__aeabi_dcmpgt>
 800c494:	2800      	cmp	r0, #0
 800c496:	d1e6      	bne.n	800c466 <atan+0x3e>
 800c498:	f04f 3aff 	mov.w	sl, #4294967295
 800c49c:	e02b      	b.n	800c4f6 <atan+0xce>
 800c49e:	f000 f963 	bl	800c768 <fabs>
 800c4a2:	4bab      	ldr	r3, [pc, #684]	; (800c750 <atan+0x328>)
 800c4a4:	429e      	cmp	r6, r3
 800c4a6:	ec55 4b10 	vmov	r4, r5, d0
 800c4aa:	f300 80bf 	bgt.w	800c62c <atan+0x204>
 800c4ae:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800c4b2:	429e      	cmp	r6, r3
 800c4b4:	f300 80a0 	bgt.w	800c5f8 <atan+0x1d0>
 800c4b8:	ee10 2a10 	vmov	r2, s0
 800c4bc:	ee10 0a10 	vmov	r0, s0
 800c4c0:	462b      	mov	r3, r5
 800c4c2:	4629      	mov	r1, r5
 800c4c4:	f7f3 fef2 	bl	80002ac <__adddf3>
 800c4c8:	4ba0      	ldr	r3, [pc, #640]	; (800c74c <atan+0x324>)
 800c4ca:	2200      	movs	r2, #0
 800c4cc:	f7f3 feec 	bl	80002a8 <__aeabi_dsub>
 800c4d0:	2200      	movs	r2, #0
 800c4d2:	4606      	mov	r6, r0
 800c4d4:	460f      	mov	r7, r1
 800c4d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c4da:	4620      	mov	r0, r4
 800c4dc:	4629      	mov	r1, r5
 800c4de:	f7f3 fee5 	bl	80002ac <__adddf3>
 800c4e2:	4602      	mov	r2, r0
 800c4e4:	460b      	mov	r3, r1
 800c4e6:	4630      	mov	r0, r6
 800c4e8:	4639      	mov	r1, r7
 800c4ea:	f7f4 f9bf 	bl	800086c <__aeabi_ddiv>
 800c4ee:	f04f 0a00 	mov.w	sl, #0
 800c4f2:	4604      	mov	r4, r0
 800c4f4:	460d      	mov	r5, r1
 800c4f6:	4622      	mov	r2, r4
 800c4f8:	462b      	mov	r3, r5
 800c4fa:	4620      	mov	r0, r4
 800c4fc:	4629      	mov	r1, r5
 800c4fe:	f7f4 f88b 	bl	8000618 <__aeabi_dmul>
 800c502:	4602      	mov	r2, r0
 800c504:	460b      	mov	r3, r1
 800c506:	4680      	mov	r8, r0
 800c508:	4689      	mov	r9, r1
 800c50a:	f7f4 f885 	bl	8000618 <__aeabi_dmul>
 800c50e:	a374      	add	r3, pc, #464	; (adr r3, 800c6e0 <atan+0x2b8>)
 800c510:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c514:	4606      	mov	r6, r0
 800c516:	460f      	mov	r7, r1
 800c518:	f7f4 f87e 	bl	8000618 <__aeabi_dmul>
 800c51c:	a372      	add	r3, pc, #456	; (adr r3, 800c6e8 <atan+0x2c0>)
 800c51e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c522:	f7f3 fec3 	bl	80002ac <__adddf3>
 800c526:	4632      	mov	r2, r6
 800c528:	463b      	mov	r3, r7
 800c52a:	f7f4 f875 	bl	8000618 <__aeabi_dmul>
 800c52e:	a370      	add	r3, pc, #448	; (adr r3, 800c6f0 <atan+0x2c8>)
 800c530:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c534:	f7f3 feba 	bl	80002ac <__adddf3>
 800c538:	4632      	mov	r2, r6
 800c53a:	463b      	mov	r3, r7
 800c53c:	f7f4 f86c 	bl	8000618 <__aeabi_dmul>
 800c540:	a36d      	add	r3, pc, #436	; (adr r3, 800c6f8 <atan+0x2d0>)
 800c542:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c546:	f7f3 feb1 	bl	80002ac <__adddf3>
 800c54a:	4632      	mov	r2, r6
 800c54c:	463b      	mov	r3, r7
 800c54e:	f7f4 f863 	bl	8000618 <__aeabi_dmul>
 800c552:	a36b      	add	r3, pc, #428	; (adr r3, 800c700 <atan+0x2d8>)
 800c554:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c558:	f7f3 fea8 	bl	80002ac <__adddf3>
 800c55c:	4632      	mov	r2, r6
 800c55e:	463b      	mov	r3, r7
 800c560:	f7f4 f85a 	bl	8000618 <__aeabi_dmul>
 800c564:	a368      	add	r3, pc, #416	; (adr r3, 800c708 <atan+0x2e0>)
 800c566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c56a:	f7f3 fe9f 	bl	80002ac <__adddf3>
 800c56e:	4642      	mov	r2, r8
 800c570:	464b      	mov	r3, r9
 800c572:	f7f4 f851 	bl	8000618 <__aeabi_dmul>
 800c576:	a366      	add	r3, pc, #408	; (adr r3, 800c710 <atan+0x2e8>)
 800c578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c57c:	4680      	mov	r8, r0
 800c57e:	4689      	mov	r9, r1
 800c580:	4630      	mov	r0, r6
 800c582:	4639      	mov	r1, r7
 800c584:	f7f4 f848 	bl	8000618 <__aeabi_dmul>
 800c588:	a363      	add	r3, pc, #396	; (adr r3, 800c718 <atan+0x2f0>)
 800c58a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c58e:	f7f3 fe8b 	bl	80002a8 <__aeabi_dsub>
 800c592:	4632      	mov	r2, r6
 800c594:	463b      	mov	r3, r7
 800c596:	f7f4 f83f 	bl	8000618 <__aeabi_dmul>
 800c59a:	a361      	add	r3, pc, #388	; (adr r3, 800c720 <atan+0x2f8>)
 800c59c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5a0:	f7f3 fe82 	bl	80002a8 <__aeabi_dsub>
 800c5a4:	4632      	mov	r2, r6
 800c5a6:	463b      	mov	r3, r7
 800c5a8:	f7f4 f836 	bl	8000618 <__aeabi_dmul>
 800c5ac:	a35e      	add	r3, pc, #376	; (adr r3, 800c728 <atan+0x300>)
 800c5ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5b2:	f7f3 fe79 	bl	80002a8 <__aeabi_dsub>
 800c5b6:	4632      	mov	r2, r6
 800c5b8:	463b      	mov	r3, r7
 800c5ba:	f7f4 f82d 	bl	8000618 <__aeabi_dmul>
 800c5be:	a35c      	add	r3, pc, #368	; (adr r3, 800c730 <atan+0x308>)
 800c5c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5c4:	f7f3 fe70 	bl	80002a8 <__aeabi_dsub>
 800c5c8:	4632      	mov	r2, r6
 800c5ca:	463b      	mov	r3, r7
 800c5cc:	f7f4 f824 	bl	8000618 <__aeabi_dmul>
 800c5d0:	4602      	mov	r2, r0
 800c5d2:	460b      	mov	r3, r1
 800c5d4:	4640      	mov	r0, r8
 800c5d6:	4649      	mov	r1, r9
 800c5d8:	f7f3 fe68 	bl	80002ac <__adddf3>
 800c5dc:	4622      	mov	r2, r4
 800c5de:	462b      	mov	r3, r5
 800c5e0:	f7f4 f81a 	bl	8000618 <__aeabi_dmul>
 800c5e4:	f1ba 3fff 	cmp.w	sl, #4294967295
 800c5e8:	4602      	mov	r2, r0
 800c5ea:	460b      	mov	r3, r1
 800c5ec:	d14b      	bne.n	800c686 <atan+0x25e>
 800c5ee:	4620      	mov	r0, r4
 800c5f0:	4629      	mov	r1, r5
 800c5f2:	f7f3 fe59 	bl	80002a8 <__aeabi_dsub>
 800c5f6:	e72c      	b.n	800c452 <atan+0x2a>
 800c5f8:	ee10 0a10 	vmov	r0, s0
 800c5fc:	4b53      	ldr	r3, [pc, #332]	; (800c74c <atan+0x324>)
 800c5fe:	2200      	movs	r2, #0
 800c600:	4629      	mov	r1, r5
 800c602:	f7f3 fe51 	bl	80002a8 <__aeabi_dsub>
 800c606:	4b51      	ldr	r3, [pc, #324]	; (800c74c <atan+0x324>)
 800c608:	4606      	mov	r6, r0
 800c60a:	460f      	mov	r7, r1
 800c60c:	2200      	movs	r2, #0
 800c60e:	4620      	mov	r0, r4
 800c610:	4629      	mov	r1, r5
 800c612:	f7f3 fe4b 	bl	80002ac <__adddf3>
 800c616:	4602      	mov	r2, r0
 800c618:	460b      	mov	r3, r1
 800c61a:	4630      	mov	r0, r6
 800c61c:	4639      	mov	r1, r7
 800c61e:	f7f4 f925 	bl	800086c <__aeabi_ddiv>
 800c622:	f04f 0a01 	mov.w	sl, #1
 800c626:	4604      	mov	r4, r0
 800c628:	460d      	mov	r5, r1
 800c62a:	e764      	b.n	800c4f6 <atan+0xce>
 800c62c:	4b49      	ldr	r3, [pc, #292]	; (800c754 <atan+0x32c>)
 800c62e:	429e      	cmp	r6, r3
 800c630:	da1d      	bge.n	800c66e <atan+0x246>
 800c632:	ee10 0a10 	vmov	r0, s0
 800c636:	4b48      	ldr	r3, [pc, #288]	; (800c758 <atan+0x330>)
 800c638:	2200      	movs	r2, #0
 800c63a:	4629      	mov	r1, r5
 800c63c:	f7f3 fe34 	bl	80002a8 <__aeabi_dsub>
 800c640:	4b45      	ldr	r3, [pc, #276]	; (800c758 <atan+0x330>)
 800c642:	4606      	mov	r6, r0
 800c644:	460f      	mov	r7, r1
 800c646:	2200      	movs	r2, #0
 800c648:	4620      	mov	r0, r4
 800c64a:	4629      	mov	r1, r5
 800c64c:	f7f3 ffe4 	bl	8000618 <__aeabi_dmul>
 800c650:	4b3e      	ldr	r3, [pc, #248]	; (800c74c <atan+0x324>)
 800c652:	2200      	movs	r2, #0
 800c654:	f7f3 fe2a 	bl	80002ac <__adddf3>
 800c658:	4602      	mov	r2, r0
 800c65a:	460b      	mov	r3, r1
 800c65c:	4630      	mov	r0, r6
 800c65e:	4639      	mov	r1, r7
 800c660:	f7f4 f904 	bl	800086c <__aeabi_ddiv>
 800c664:	f04f 0a02 	mov.w	sl, #2
 800c668:	4604      	mov	r4, r0
 800c66a:	460d      	mov	r5, r1
 800c66c:	e743      	b.n	800c4f6 <atan+0xce>
 800c66e:	462b      	mov	r3, r5
 800c670:	ee10 2a10 	vmov	r2, s0
 800c674:	4939      	ldr	r1, [pc, #228]	; (800c75c <atan+0x334>)
 800c676:	2000      	movs	r0, #0
 800c678:	f7f4 f8f8 	bl	800086c <__aeabi_ddiv>
 800c67c:	f04f 0a03 	mov.w	sl, #3
 800c680:	4604      	mov	r4, r0
 800c682:	460d      	mov	r5, r1
 800c684:	e737      	b.n	800c4f6 <atan+0xce>
 800c686:	4b36      	ldr	r3, [pc, #216]	; (800c760 <atan+0x338>)
 800c688:	4e36      	ldr	r6, [pc, #216]	; (800c764 <atan+0x33c>)
 800c68a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800c68e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800c692:	e9da 2300 	ldrd	r2, r3, [sl]
 800c696:	f7f3 fe07 	bl	80002a8 <__aeabi_dsub>
 800c69a:	4622      	mov	r2, r4
 800c69c:	462b      	mov	r3, r5
 800c69e:	f7f3 fe03 	bl	80002a8 <__aeabi_dsub>
 800c6a2:	4602      	mov	r2, r0
 800c6a4:	460b      	mov	r3, r1
 800c6a6:	e9d6 0100 	ldrd	r0, r1, [r6]
 800c6aa:	f7f3 fdfd 	bl	80002a8 <__aeabi_dsub>
 800c6ae:	f1bb 0f00 	cmp.w	fp, #0
 800c6b2:	4604      	mov	r4, r0
 800c6b4:	460d      	mov	r5, r1
 800c6b6:	f6bf aed6 	bge.w	800c466 <atan+0x3e>
 800c6ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c6be:	461d      	mov	r5, r3
 800c6c0:	e6d1      	b.n	800c466 <atan+0x3e>
 800c6c2:	a51d      	add	r5, pc, #116	; (adr r5, 800c738 <atan+0x310>)
 800c6c4:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c6c8:	e6cd      	b.n	800c466 <atan+0x3e>
 800c6ca:	bf00      	nop
 800c6cc:	f3af 8000 	nop.w
 800c6d0:	54442d18 	.word	0x54442d18
 800c6d4:	bff921fb 	.word	0xbff921fb
 800c6d8:	8800759c 	.word	0x8800759c
 800c6dc:	7e37e43c 	.word	0x7e37e43c
 800c6e0:	e322da11 	.word	0xe322da11
 800c6e4:	3f90ad3a 	.word	0x3f90ad3a
 800c6e8:	24760deb 	.word	0x24760deb
 800c6ec:	3fa97b4b 	.word	0x3fa97b4b
 800c6f0:	a0d03d51 	.word	0xa0d03d51
 800c6f4:	3fb10d66 	.word	0x3fb10d66
 800c6f8:	c54c206e 	.word	0xc54c206e
 800c6fc:	3fb745cd 	.word	0x3fb745cd
 800c700:	920083ff 	.word	0x920083ff
 800c704:	3fc24924 	.word	0x3fc24924
 800c708:	5555550d 	.word	0x5555550d
 800c70c:	3fd55555 	.word	0x3fd55555
 800c710:	2c6a6c2f 	.word	0x2c6a6c2f
 800c714:	bfa2b444 	.word	0xbfa2b444
 800c718:	52defd9a 	.word	0x52defd9a
 800c71c:	3fadde2d 	.word	0x3fadde2d
 800c720:	af749a6d 	.word	0xaf749a6d
 800c724:	3fb3b0f2 	.word	0x3fb3b0f2
 800c728:	fe231671 	.word	0xfe231671
 800c72c:	3fbc71c6 	.word	0x3fbc71c6
 800c730:	9998ebc4 	.word	0x9998ebc4
 800c734:	3fc99999 	.word	0x3fc99999
 800c738:	54442d18 	.word	0x54442d18
 800c73c:	3ff921fb 	.word	0x3ff921fb
 800c740:	440fffff 	.word	0x440fffff
 800c744:	7ff00000 	.word	0x7ff00000
 800c748:	3fdbffff 	.word	0x3fdbffff
 800c74c:	3ff00000 	.word	0x3ff00000
 800c750:	3ff2ffff 	.word	0x3ff2ffff
 800c754:	40038000 	.word	0x40038000
 800c758:	3ff80000 	.word	0x3ff80000
 800c75c:	bff00000 	.word	0xbff00000
 800c760:	0800cda0 	.word	0x0800cda0
 800c764:	0800cd80 	.word	0x0800cd80

0800c768 <fabs>:
 800c768:	ec51 0b10 	vmov	r0, r1, d0
 800c76c:	ee10 2a10 	vmov	r2, s0
 800c770:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c774:	ec43 2b10 	vmov	d0, r2, r3
 800c778:	4770      	bx	lr
	...

0800c77c <_init>:
 800c77c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c77e:	bf00      	nop
 800c780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c782:	bc08      	pop	{r3}
 800c784:	469e      	mov	lr, r3
 800c786:	4770      	bx	lr

0800c788 <_fini>:
 800c788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c78a:	bf00      	nop
 800c78c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c78e:	bc08      	pop	{r3}
 800c790:	469e      	mov	lr, r3
 800c792:	4770      	bx	lr
