

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Thu Dec 19 02:28:22 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        cv2d
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  511|  517|  511|  517|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+-----+-----+-----------+-----------+-----------+------+----------+
        |                          |  Latency  | Iteration |  Initiation Interval  | Trip |          |
        |         Loop Name        | min | max |  Latency  |  achieved |   target  | Count| Pipelined|
        +--------------------------+-----+-----+-----------+-----------+-----------+------+----------+
        |- conv2d_label0           |  510|  516| 170 ~ 172 |          -|          -|     3|    no    |
        | + conv2d_label1          |   36|   36|         12|          -|          -|     3|    no    |
        |  ++ conv2d_label1.1      |   10|   10|          2|          -|          -|     5|    no    |
        | + conv2d_label2          |   24|   24|         12|          -|          -|     2|    no    |
        |  ++ conv2d_label2.1      |   10|   10|          2|          -|          -|     5|    no    |
        | + conv2d_label0.3        |   10|   10|          2|          -|          -|     5|    no    |
        | + conv2d_label3          |  132|  132|         44|          -|          -|     3|    no    |
        |  ++ conv2d_label3.1      |   42|   42|         14|          -|          -|     3|    no    |
        |   +++ conv2d_label3.1.1  |   12|   12|          4|          -|          -|     3|    no    |
        +--------------------------+-----+-----+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    495|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      64|      8|
|Multiplexer      |        -|      -|       -|    247|
|Register         |        -|      -|     267|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     331|    750|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+
    |     Memory    |       Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+
    |line_buffer_U  |conv2d_line_buffer  |        0|  64|   8|    15|   32|     1|          480|
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+
    |Total          |                    |        0|  64|   8|    15|   32|     1|          480|
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_15_fu_669_p2     |     *    |      3|  0|  20|          32|          32|
    |i_1_fu_496_p2        |     +    |      0|  0|  10|           2|           1|
    |i_2_fu_417_p2        |     +    |      0|  0|  10|           2|           1|
    |i_3_fu_572_p2        |     +    |      0|  0|  10|           2|           1|
    |j_1_fu_530_p2        |     +    |      0|  0|  12|           3|           1|
    |j_2_fu_433_p2        |     +    |      0|  0|  12|           3|           1|
    |j_3_fu_392_p2        |     +    |      0|  0|  12|           3|           1|
    |j_4_fu_630_p2        |     +    |      0|  0|  10|           2|           1|
    |sum_2_fu_673_p2      |     +    |      0|  0|  39|          32|          32|
    |tmp_10_fu_325_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_12_fu_636_p2     |     +    |      0|  0|  12|           3|           3|
    |tmp_13_fu_353_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_14_fu_540_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_16_fu_443_p2     |     +    |      0|  0|  15|           6|           6|
    |tmp_17_fu_479_p2     |     +    |      0|  0|  13|           4|           4|
    |tmp_18_fu_402_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_20_fu_412_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_23_fu_610_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_26_fu_600_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_27_fu_645_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_28_fu_659_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_2_fu_359_p2      |     +    |      0|  0|  12|           3|           2|
    |tmp_4_fu_518_p2      |     +    |      0|  0|  15|           5|           5|
    |tmp_5_fu_331_p2      |     +    |      0|  0|  10|           2|           2|
    |tmp_7_fu_380_p2      |     +    |      0|  0|  15|           6|           6|
    |x_1_fu_291_p2        |     +    |      0|  0|  10|           2|           1|
    |y_1_fu_560_p2        |     +    |      0|  0|  10|           2|           1|
    |tmp_22_fu_469_p2     |     -    |      0|  0|  15|           5|           5|
    |tmp_25_fu_594_p2     |     -    |      0|  0|  15|           5|           5|
    |exitcond1_fu_566_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond2_fu_554_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond3_fu_427_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond4_fu_386_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond5_fu_303_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond6_fu_524_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond7_fu_490_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond8_fu_285_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_fu_624_p2   |   icmp   |      0|  0|   8|           2|           2|
    |tmp_fu_297_p2        |   icmp   |      0|  0|   8|           2|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 495|         192|         178|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  85|         17|    1|         17|
    |i1_reg_165            |   9|          2|    2|          4|
    |i4_reg_247            |   9|          2|    2|          4|
    |i_reg_200             |   9|          2|    2|          4|
    |input_r_address0      |  15|          3|    5|         15|
    |j2_reg_177            |   9|          2|    3|          6|
    |j3_reg_188            |   9|          2|    3|          6|
    |j5_reg_270            |   9|          2|    2|          4|
    |j_reg_211             |   9|          2|    3|          6|
    |line_buffer_address0  |  33|          6|    4|         24|
    |line_buffer_d0        |  15|          3|   32|         96|
    |sum_1_reg_258         |   9|          2|   32|         64|
    |sum_reg_234           |   9|          2|   32|         64|
    |x_reg_153             |   9|          2|    2|          4|
    |y_reg_222             |   9|          2|    2|          4|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 247|         51|  127|        322|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  16|   0|   16|          0|
    |i1_reg_165                  |   2|   0|    2|          0|
    |i4_reg_247                  |   2|   0|    2|          0|
    |i_1_reg_757                 |   2|   0|    2|          0|
    |i_3_reg_801                 |   2|   0|    2|          0|
    |i_reg_200                   |   2|   0|    2|          0|
    |j2_reg_177                  |   3|   0|    3|          0|
    |j3_reg_188                  |   3|   0|    3|          0|
    |j5_reg_270                  |   2|   0|    2|          0|
    |j_1_reg_770                 |   3|   0|    3|          0|
    |j_2_reg_739                 |   3|   0|    3|          0|
    |j_3_reg_716                 |   3|   0|    3|          0|
    |j_4_reg_819                 |   2|   0|    2|          0|
    |j_reg_211                   |   3|   0|    3|          0|
    |kernel_load_reg_839         |  32|   0|   32|          0|
    |line_buffer_load_1_reg_834  |  32|   0|   32|          0|
    |sum_1_reg_258               |  32|   0|   32|          0|
    |sum_reg_234                 |  32|   0|   32|          0|
    |tmp_10_reg_698              |   5|   0|    5|          0|
    |tmp_13_reg_703              |   5|   0|    5|          0|
    |tmp_15_reg_844              |  32|   0|   32|          0|
    |tmp_20_reg_726              |   5|   0|    5|          0|
    |tmp_22_reg_749              |   5|   0|    5|          0|
    |tmp_25_reg_806              |   5|   0|    5|          0|
    |tmp_26_reg_811              |   5|   0|    5|          0|
    |tmp_28_cast_reg_775         |   5|   0|   64|         59|
    |tmp_4_reg_762               |   5|   0|    5|          0|
    |tmp_7_reg_708               |   6|   0|    6|          0|
    |tmp_reg_691                 |   1|   0|    1|          0|
    |x_1_reg_686                 |   2|   0|    2|          0|
    |x_cast_reg_678              |   2|   0|    3|          1|
    |x_reg_153                   |   2|   0|    2|          0|
    |y_1_reg_793                 |   2|   0|    2|          0|
    |y_cast_reg_785              |   2|   0|    3|          1|
    |y_reg_222                   |   2|   0|    2|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 267|   0|  328|         61|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv2d    | return value |
|input_r_address0   | out |    5|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|kernel_address0    | out |    4|  ap_memory |    kernel    |     array    |
|kernel_ce0         | out |    1|  ap_memory |    kernel    |     array    |
|kernel_q0          |  in |   32|  ap_memory |    kernel    |     array    |
|output_r_address0  | out |    4|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond8 & !tmp)
	8  / (!exitcond8 & tmp)
3 --> 
	4  / (!exitcond5)
	6  / (exitcond5)
4 --> 
	5  / (!exitcond4)
	3  / (exitcond4)
5 --> 
	4  / true
6 --> 
	7  / (!tmp & !exitcond3)
	11  / (exitcond3) | (tmp)
7 --> 
	6  / true
8 --> 
	9  / (!exitcond7)
	6  / (exitcond7)
9 --> 
	10  / (!exitcond6)
	8  / (exitcond6)
10 --> 
	9  / true
11 --> 
	12  / (!exitcond2)
	2  / (exitcond2)
12 --> 
	13  / (!exitcond1)
	11  / (exitcond1)
13 --> 
	14  / (!exitcond)
	12  / (exitcond)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	13  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i32]* %input_r) nounwind, !map !7"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %kernel) nounwind, !map !13"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %output_r) nounwind, !map !19"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind"   --->   Operation 20 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%line_buffer = alloca [15 x i32], align 4" [conv2D.c:9]   --->   Operation 21 'alloca' 'line_buffer' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %1" [conv2D.c:17]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%x = phi i2 [ 0, %0 ], [ %x_1, %16 ]"   --->   Operation 23 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%x_cast = zext i2 %x to i3" [conv2D.c:17]   --->   Operation 24 'zext' 'x_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.95ns)   --->   "%exitcond8 = icmp eq i2 %x, -1" [conv2D.c:17]   --->   Operation 25 'icmp' 'exitcond8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.56ns)   --->   "%x_1 = add i2 %x, 1" [conv2D.c:17]   --->   Operation 27 'add' 'x_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %17, label %2" [conv2D.c:17]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str) nounwind" [conv2D.c:17]   --->   Operation 29 'specloopname' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str) nounwind" [conv2D.c:17]   --->   Operation 30 'specregionbegin' 'tmp_s' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.95ns)   --->   "%tmp = icmp eq i2 %x, 0" [conv2D.c:23]   --->   Operation 31 'icmp' 'tmp' <Predicate = (!exitcond8)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader11.preheader, label %.preheader10.preheader" [conv2D.c:23]   --->   Operation 32 'br' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader10" [conv2D.c:33]   --->   Operation 33 'br' <Predicate = (!exitcond8 & !tmp)> <Delay = 1.76>
ST_2 : Operation 34 [1/1] (1.76ns)   --->   "br label %.preheader11" [conv2D.c:25]   --->   Operation 34 'br' <Predicate = (!exitcond8 & tmp)> <Delay = 1.76>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [conv2D.c:62]   --->   Operation 35 'ret' <Predicate = (exitcond8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.43>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%i1 = phi i2 [ %i_2, %10 ], [ 1, %.preheader10.preheader ]"   --->   Operation 36 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.95ns)   --->   "%exitcond5 = icmp eq i2 %i1, -1" [conv2D.c:33]   --->   Operation 37 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 38 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader9.preheader, label %7" [conv2D.c:33]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str2) nounwind" [conv2D.c:33]   --->   Operation 40 'specloopname' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str2) nounwind" [conv2D.c:33]   --->   Operation 41 'specregionbegin' 'tmp_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i2 %i1 to i5" [conv2D.c:33]   --->   Operation 42 'zext' 'tmp_4_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1, i2 0)" [conv2D.c:33]   --->   Operation 43 'bitconcatenate' 'tmp_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i4 %tmp_9 to i5" [conv2D.c:36]   --->   Operation 44 'zext' 'p_shl4_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.73ns)   --->   "%tmp_10 = add i5 %tmp_4_cast, %p_shl4_cast" [conv2D.c:36]   --->   Operation 45 'add' 'tmp_10' <Predicate = (!exitcond5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.56ns)   --->   "%tmp_5 = add i2 %i1, -1" [conv2D.c:36]   --->   Operation 46 'add' 'tmp_5' <Predicate = (!exitcond5)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i2 %tmp_5 to i5" [conv2D.c:36]   --->   Operation 47 'zext' 'tmp_6_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_11 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_5, i2 0)" [conv2D.c:36]   --->   Operation 48 'bitconcatenate' 'tmp_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i4 %tmp_11 to i5" [conv2D.c:36]   --->   Operation 49 'zext' 'p_shl3_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.73ns)   --->   "%tmp_13 = add i5 %tmp_6_cast, %p_shl3_cast" [conv2D.c:36]   --->   Operation 50 'add' 'tmp_13' <Predicate = (!exitcond5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.76ns)   --->   "br label %8" [conv2D.c:35]   --->   Operation 51 'br' <Predicate = (!exitcond5)> <Delay = 1.76>
ST_3 : Operation 52 [1/1] (1.65ns)   --->   "%tmp_2 = add i3 %x_cast, 2" [conv2D.c:41]   --->   Operation 52 'add' 'tmp_2' <Predicate = (exitcond5)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i3 %tmp_2 to i6" [conv2D.c:41]   --->   Operation 53 'zext' 'tmp_3_cast' <Predicate = (exitcond5)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_6 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_2, i2 0)" [conv2D.c:41]   --->   Operation 54 'bitconcatenate' 'tmp_6' <Predicate = (exitcond5)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i5 %tmp_6 to i6" [conv2D.c:41]   --->   Operation 55 'zext' 'p_shl2_cast' <Predicate = (exitcond5)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.78ns)   --->   "%tmp_7 = add i6 %tmp_3_cast, %p_shl2_cast" [conv2D.c:41]   --->   Operation 56 'add' 'tmp_7' <Predicate = (exitcond5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.76ns)   --->   "br label %.preheader9" [conv2D.c:40]   --->   Operation 57 'br' <Predicate = (exitcond5)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.10>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%j2 = phi i3 [ 0, %7 ], [ %j_3, %9 ]"   --->   Operation 58 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.13ns)   --->   "%exitcond4 = icmp eq i3 %j2, -3" [conv2D.c:35]   --->   Operation 59 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 60 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.65ns)   --->   "%j_3 = add i3 %j2, 1" [conv2D.c:35]   --->   Operation 61 'add' 'j_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %10, label %9" [conv2D.c:35]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i3 %j2 to i5" [conv2D.c:36]   --->   Operation 63 'zext' 'tmp_7_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.78ns)   --->   "%tmp_18 = add i5 %tmp_10, %tmp_7_cast" [conv2D.c:36]   --->   Operation 64 'add' 'tmp_18' <Predicate = (!exitcond4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_31_cast = zext i5 %tmp_18 to i64" [conv2D.c:36]   --->   Operation 65 'zext' 'tmp_31_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%line_buffer_addr_2 = getelementptr [15 x i32]* %line_buffer, i64 0, i64 %tmp_31_cast" [conv2D.c:36]   --->   Operation 66 'getelementptr' 'line_buffer_addr_2' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.78ns)   --->   "%tmp_20 = add i5 %tmp_13, %tmp_7_cast" [conv2D.c:36]   --->   Operation 67 'add' 'tmp_20' <Predicate = (!exitcond4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [2/2] (2.32ns)   --->   "%line_buffer_load = load i32* %line_buffer_addr_2, align 4" [conv2D.c:36]   --->   Operation 68 'load' 'line_buffer_load' <Predicate = (!exitcond4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str2, i32 %tmp_8) nounwind" [conv2D.c:38]   --->   Operation 69 'specregionend' 'empty_8' <Predicate = (exitcond4)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.56ns)   --->   "%i_2 = add i2 %i1, 1" [conv2D.c:33]   --->   Operation 70 'add' 'i_2' <Predicate = (exitcond4)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader10" [conv2D.c:33]   --->   Operation 71 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.64>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_32_cast = zext i5 %tmp_20 to i64" [conv2D.c:36]   --->   Operation 72 'zext' 'tmp_32_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%line_buffer_addr_3 = getelementptr [15 x i32]* %line_buffer, i64 0, i64 %tmp_32_cast" [conv2D.c:36]   --->   Operation 73 'getelementptr' 'line_buffer_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/2] (2.32ns)   --->   "%line_buffer_load = load i32* %line_buffer_addr_2, align 4" [conv2D.c:36]   --->   Operation 74 'load' 'line_buffer_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_5 : Operation 75 [1/1] (2.32ns)   --->   "store i32 %line_buffer_load, i32* %line_buffer_addr_3, align 4" [conv2D.c:36]   --->   Operation 75 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "br label %8" [conv2D.c:35]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 4.14>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%j3 = phi i3 [ %j_2, %11 ], [ 0, %.preheader9.preheader ]"   --->   Operation 77 'phi' 'j3' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (1.13ns)   --->   "%exitcond3 = icmp eq i3 %j3, -3" [conv2D.c:40]   --->   Operation 78 'icmp' 'exitcond3' <Predicate = (!tmp)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 79 'speclooptripcount' 'empty_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.65ns)   --->   "%j_2 = add i3 %j3, 1" [conv2D.c:40]   --->   Operation 80 'add' 'j_2' <Predicate = (!tmp)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %11" [conv2D.c:40]   --->   Operation 81 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_cast = zext i3 %j3 to i6" [conv2D.c:41]   --->   Operation 82 'zext' 'tmp_cast' <Predicate = (!tmp & !exitcond3)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.82ns)   --->   "%tmp_16 = add i6 %tmp_7, %tmp_cast" [conv2D.c:41]   --->   Operation 83 'add' 'tmp_16' <Predicate = (!tmp & !exitcond3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_29_cast = zext i6 %tmp_16 to i64" [conv2D.c:41]   --->   Operation 84 'zext' 'tmp_29_cast' <Predicate = (!tmp & !exitcond3)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_29_cast" [conv2D.c:41]   --->   Operation 85 'getelementptr' 'input_addr_1' <Predicate = (!tmp & !exitcond3)> <Delay = 0.00>
ST_6 : Operation 86 [2/2] (2.32ns)   --->   "%input_load_1 = load i32* %input_addr_1, align 4" [conv2D.c:41]   --->   Operation 86 'load' 'input_load_1' <Predicate = (!tmp & !exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 87 'br' <Predicate = (!tmp & exitcond3)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i2 %x to i5" [conv2D.c:17]   --->   Operation 88 'zext' 'tmp_9_cast' <Predicate = (exitcond3) | (tmp)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_21 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %x, i2 0)" [conv2D.c:17]   --->   Operation 89 'bitconcatenate' 'tmp_21' <Predicate = (exitcond3) | (tmp)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i4 %tmp_21 to i5" [conv2D.c:59]   --->   Operation 90 'zext' 'p_shl5_cast' <Predicate = (exitcond3) | (tmp)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.73ns)   --->   "%tmp_22 = sub i5 %p_shl5_cast, %tmp_9_cast" [conv2D.c:59]   --->   Operation 91 'sub' 'tmp_22' <Predicate = (exitcond3) | (tmp)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (1.76ns)   --->   "br label %12" [conv2D.c:46]   --->   Operation 92 'br' <Predicate = (exitcond3) | (tmp)> <Delay = 1.76>

State 7 <SV = 4> <Delay = 4.64>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_cast9 = zext i3 %j3 to i4" [conv2D.c:41]   --->   Operation 93 'zext' 'tmp_cast9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (1.73ns)   --->   "%tmp_17 = add i4 %tmp_cast9, -6" [conv2D.c:41]   --->   Operation 94 'add' 'tmp_17' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_30_cast = zext i4 %tmp_17 to i64" [conv2D.c:41]   --->   Operation 95 'zext' 'tmp_30_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%line_buffer_addr_1 = getelementptr [15 x i32]* %line_buffer, i64 0, i64 %tmp_30_cast" [conv2D.c:41]   --->   Operation 96 'getelementptr' 'line_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/2] (2.32ns)   --->   "%input_load_1 = load i32* %input_addr_1, align 4" [conv2D.c:41]   --->   Operation 97 'load' 'input_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_7 : Operation 98 [1/1] (2.32ns)   --->   "store i32 %input_load_1, i32* %line_buffer_addr_1, align 4" [conv2D.c:41]   --->   Operation 98 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader9" [conv2D.c:40]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 1.76>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%i = phi i2 [ %i_1, %6 ], [ 0, %.preheader11.preheader ]"   --->   Operation 100 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.95ns)   --->   "%exitcond7 = icmp eq i2 %i, -1" [conv2D.c:25]   --->   Operation 101 'icmp' 'exitcond7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 102 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (1.56ns)   --->   "%i_1 = add i2 %i, 1" [conv2D.c:25]   --->   Operation 103 'add' 'i_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.loopexit.loopexit12, label %3" [conv2D.c:25]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str1) nounwind" [conv2D.c:25]   --->   Operation 105 'specloopname' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str1) nounwind" [conv2D.c:25]   --->   Operation 106 'specregionbegin' 'tmp_1' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i2 %i to i5" [conv2D.c:25]   --->   Operation 107 'zext' 'tmp_1_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)" [conv2D.c:25]   --->   Operation 108 'bitconcatenate' 'tmp_3' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %tmp_3 to i5" [conv2D.c:28]   --->   Operation 109 'zext' 'p_shl_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (1.73ns)   --->   "%tmp_4 = add i5 %tmp_1_cast, %p_shl_cast" [conv2D.c:28]   --->   Operation 110 'add' 'tmp_4' <Predicate = (!exitcond7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (1.76ns)   --->   "br label %4" [conv2D.c:27]   --->   Operation 111 'br' <Predicate = (!exitcond7)> <Delay = 1.76>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 112 'br' <Predicate = (exitcond7)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 4.10>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%j = phi i3 [ 0, %3 ], [ %j_1, %5 ]"   --->   Operation 113 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (1.13ns)   --->   "%exitcond6 = icmp eq i3 %j, -3" [conv2D.c:27]   --->   Operation 114 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 115 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (1.65ns)   --->   "%j_1 = add i3 %j, 1" [conv2D.c:27]   --->   Operation 116 'add' 'j_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %6, label %5" [conv2D.c:27]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i3 %j to i5" [conv2D.c:28]   --->   Operation 118 'zext' 'tmp_8_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (1.78ns)   --->   "%tmp_14 = add i5 %tmp_4, %tmp_8_cast" [conv2D.c:28]   --->   Operation 119 'add' 'tmp_14' <Predicate = (!exitcond6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i5 %tmp_14 to i64" [conv2D.c:28]   --->   Operation 120 'zext' 'tmp_28_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_28_cast" [conv2D.c:28]   --->   Operation 121 'getelementptr' 'input_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_9 : Operation 122 [2/2] (2.32ns)   --->   "%input_load = load i32* %input_addr, align 4" [conv2D.c:28]   --->   Operation 122 'load' 'input_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str1, i32 %tmp_1) nounwind" [conv2D.c:30]   --->   Operation 123 'specregionend' 'empty_5' <Predicate = (exitcond6)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "br label %.preheader11" [conv2D.c:25]   --->   Operation 124 'br' <Predicate = (exitcond6)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 4.64>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%line_buffer_addr = getelementptr [15 x i32]* %line_buffer, i64 0, i64 %tmp_28_cast" [conv2D.c:28]   --->   Operation 125 'getelementptr' 'line_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/2] (2.32ns)   --->   "%input_load = load i32* %input_addr, align 4" [conv2D.c:28]   --->   Operation 126 'load' 'input_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_10 : Operation 127 [1/1] (2.32ns)   --->   "store i32 %input_load, i32* %line_buffer_addr, align 4" [conv2D.c:28]   --->   Operation 127 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "br label %4" [conv2D.c:27]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 1.76>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%y = phi i2 [ 0, %.loopexit ], [ %y_1, %15 ]"   --->   Operation 129 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%y_cast = zext i2 %y to i3" [conv2D.c:46]   --->   Operation 130 'zext' 'y_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.95ns)   --->   "%exitcond2 = icmp eq i2 %y, -1" [conv2D.c:46]   --->   Operation 131 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 132 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (1.56ns)   --->   "%y_1 = add i2 %y, 1" [conv2D.c:46]   --->   Operation 133 'add' 'y_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %16, label %13" [conv2D.c:46]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str3) nounwind" [conv2D.c:46]   --->   Operation 135 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str3) nounwind" [conv2D.c:46]   --->   Operation 136 'specregionbegin' 'tmp_19' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (1.76ns)   --->   "br label %.loopexit10" [conv2D.c:52]   --->   Operation 137 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str, i32 %tmp_s) nounwind" [conv2D.c:61]   --->   Operation 138 'specregionend' 'empty_14' <Predicate = (exitcond2)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "br label %1" [conv2D.c:17]   --->   Operation 139 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 4.10>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%sum = phi i32 [ 0, %13 ], [ %sum_1, %.loopexit10.loopexit ]" [conv2D.c:54]   --->   Operation 140 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%i4 = phi i2 [ 0, %13 ], [ %i_3, %.loopexit10.loopexit ]"   --->   Operation 141 'phi' 'i4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %i4, -1" [conv2D.c:52]   --->   Operation 142 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 143 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (1.56ns)   --->   "%i_3 = add i2 %i4, 1" [conv2D.c:52]   --->   Operation 144 'add' 'i_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %15, label %.preheader.preheader" [conv2D.c:52]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i2 %i4 to i5" [conv2D.c:52]   --->   Operation 146 'zext' 'tmp_11_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_24 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i4, i2 0)" [conv2D.c:52]   --->   Operation 147 'bitconcatenate' 'tmp_24' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i4 %tmp_24 to i5" [conv2D.c:54]   --->   Operation 148 'zext' 'p_shl7_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (1.73ns)   --->   "%tmp_25 = sub i5 %p_shl7_cast, %tmp_11_cast" [conv2D.c:54]   --->   Operation 149 'sub' 'tmp_25' <Predicate = (!exitcond1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (1.73ns)   --->   "%tmp_26 = add i5 %tmp_11_cast, %p_shl7_cast" [conv2D.c:54]   --->   Operation 150 'add' 'tmp_26' <Predicate = (!exitcond1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [1/1] (1.76ns)   --->   "br label %.preheader" [conv2D.c:53]   --->   Operation 151 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i2 %y to i5" [conv2D.c:59]   --->   Operation 152 'zext' 'tmp_10_cast' <Predicate = (exitcond1)> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (1.78ns)   --->   "%tmp_23 = add i5 %tmp_22, %tmp_10_cast" [conv2D.c:59]   --->   Operation 153 'add' 'tmp_23' <Predicate = (exitcond1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_35_cast = sext i5 %tmp_23 to i64" [conv2D.c:59]   --->   Operation 154 'sext' 'tmp_35_cast' <Predicate = (exitcond1)> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [9 x i32]* %output_r, i64 0, i64 %tmp_35_cast" [conv2D.c:59]   --->   Operation 155 'getelementptr' 'output_addr' <Predicate = (exitcond1)> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (2.32ns)   --->   "store i32 %sum, i32* %output_addr, align 4" [conv2D.c:59]   --->   Operation 156 'store' <Predicate = (exitcond1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str3, i32 %tmp_19) nounwind" [conv2D.c:60]   --->   Operation 157 'specregionend' 'empty_13' <Predicate = (exitcond1)> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "br label %12" [conv2D.c:46]   --->   Operation 158 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 5.66>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%sum_1 = phi i32 [ %sum_2, %14 ], [ %sum, %.preheader.preheader ]"   --->   Operation 159 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%j5 = phi i2 [ %j_4, %14 ], [ 0, %.preheader.preheader ]"   --->   Operation 160 'phi' 'j5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%j5_cast = zext i2 %j5 to i3" [conv2D.c:53]   --->   Operation 161 'zext' 'j5_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %j5, -1" [conv2D.c:53]   --->   Operation 162 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 163 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (1.56ns)   --->   "%j_4 = add i2 %j5, 1" [conv2D.c:53]   --->   Operation 164 'add' 'j_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit10.loopexit, label %14" [conv2D.c:53]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (1.56ns)   --->   "%tmp_12 = add i3 %j5_cast, %y_cast" [conv2D.c:54]   --->   Operation 166 'add' 'tmp_12' <Predicate = (!exitcond)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i3 %tmp_12 to i5" [conv2D.c:54]   --->   Operation 167 'zext' 'tmp_13_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (1.78ns)   --->   "%tmp_27 = add i5 %tmp_26, %tmp_13_cast" [conv2D.c:54]   --->   Operation 168 'add' 'tmp_27' <Predicate = (!exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_40_cast = zext i5 %tmp_27 to i64" [conv2D.c:54]   --->   Operation 169 'zext' 'tmp_40_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%line_buffer_addr_4 = getelementptr [15 x i32]* %line_buffer, i64 0, i64 %tmp_40_cast" [conv2D.c:54]   --->   Operation 170 'getelementptr' 'line_buffer_addr_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 171 [2/2] (2.32ns)   --->   "%line_buffer_load_1 = load i32* %line_buffer_addr_4, align 4" [conv2D.c:54]   --->   Operation 171 'load' 'line_buffer_load_1' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i2 %j5 to i5" [conv2D.c:54]   --->   Operation 172 'zext' 'tmp_14_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (1.78ns)   --->   "%tmp_28 = add i5 %tmp_25, %tmp_14_cast" [conv2D.c:54]   --->   Operation 173 'add' 'tmp_28' <Predicate = (!exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_41_cast = sext i5 %tmp_28 to i64" [conv2D.c:54]   --->   Operation 174 'sext' 'tmp_41_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i32]* %kernel, i64 0, i64 %tmp_41_cast" [conv2D.c:54]   --->   Operation 175 'getelementptr' 'kernel_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 176 [2/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.c:54]   --->   Operation 176 'load' 'kernel_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "br label %.loopexit10"   --->   Operation 177 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 2.32>
ST_14 : Operation 178 [1/2] (2.32ns)   --->   "%line_buffer_load_1 = load i32* %line_buffer_addr_4, align 4" [conv2D.c:54]   --->   Operation 178 'load' 'line_buffer_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_14 : Operation 179 [1/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.c:54]   --->   Operation 179 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>

State 15 <SV = 8> <Delay = 8.51>
ST_15 : Operation 180 [1/1] (8.51ns)   --->   "%tmp_15 = mul nsw i32 %kernel_load, %line_buffer_load_1" [conv2D.c:54]   --->   Operation 180 'mul' 'tmp_15' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 9> <Delay = 2.55>
ST_16 : Operation 181 [1/1] (2.55ns)   --->   "%sum_2 = add nsw i32 %sum_1, %tmp_15" [conv2D.c:54]   --->   Operation 181 'add' 'sum_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "br label %.preheader" [conv2D.c:53]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_17        (specbitsmap      ) [ 00000000000000000]
StgValue_18        (specbitsmap      ) [ 00000000000000000]
StgValue_19        (specbitsmap      ) [ 00000000000000000]
StgValue_20        (spectopmodule    ) [ 00000000000000000]
line_buffer        (alloca           ) [ 00111111111111111]
StgValue_22        (br               ) [ 01111111111111111]
x                  (phi              ) [ 00111111111000000]
x_cast             (zext             ) [ 00011100000000000]
exitcond8          (icmp             ) [ 00111111111111111]
empty              (speclooptripcount) [ 00000000000000000]
x_1                (add              ) [ 01111111111111111]
StgValue_28        (br               ) [ 00000000000000000]
StgValue_29        (specloopname     ) [ 00000000000000000]
tmp_s              (specregionbegin  ) [ 00011111111111111]
tmp                (icmp             ) [ 00111111111111111]
StgValue_32        (br               ) [ 00000000000000000]
StgValue_33        (br               ) [ 00111111111111111]
StgValue_34        (br               ) [ 00111111111111111]
StgValue_35        (ret              ) [ 00000000000000000]
i1                 (phi              ) [ 00011100000000000]
exitcond5          (icmp             ) [ 00111111111111111]
empty_6            (speclooptripcount) [ 00000000000000000]
StgValue_39        (br               ) [ 00000000000000000]
StgValue_40        (specloopname     ) [ 00000000000000000]
tmp_8              (specregionbegin  ) [ 00001100000000000]
tmp_4_cast         (zext             ) [ 00000000000000000]
tmp_9              (bitconcatenate   ) [ 00000000000000000]
p_shl4_cast        (zext             ) [ 00000000000000000]
tmp_10             (add              ) [ 00001100000000000]
tmp_5              (add              ) [ 00000000000000000]
tmp_6_cast         (zext             ) [ 00000000000000000]
tmp_11             (bitconcatenate   ) [ 00000000000000000]
p_shl3_cast        (zext             ) [ 00000000000000000]
tmp_13             (add              ) [ 00001100000000000]
StgValue_51        (br               ) [ 00111111111111111]
tmp_2              (add              ) [ 00000000000000000]
tmp_3_cast         (zext             ) [ 00000000000000000]
tmp_6              (bitconcatenate   ) [ 00000000000000000]
p_shl2_cast        (zext             ) [ 00000000000000000]
tmp_7              (add              ) [ 00100011111111111]
StgValue_57        (br               ) [ 00111111111111111]
j2                 (phi              ) [ 00001000000000000]
exitcond4          (icmp             ) [ 00111111111111111]
empty_7            (speclooptripcount) [ 00000000000000000]
j_3                (add              ) [ 00111111111111111]
StgValue_62        (br               ) [ 00000000000000000]
tmp_7_cast         (zext             ) [ 00000000000000000]
tmp_18             (add              ) [ 00000000000000000]
tmp_31_cast        (zext             ) [ 00000000000000000]
line_buffer_addr_2 (getelementptr    ) [ 00000100000000000]
tmp_20             (add              ) [ 00000100000000000]
empty_8            (specregionend    ) [ 00000000000000000]
i_2                (add              ) [ 00111111111111111]
StgValue_71        (br               ) [ 00111111111111111]
tmp_32_cast        (zext             ) [ 00000000000000000]
line_buffer_addr_3 (getelementptr    ) [ 00000000000000000]
line_buffer_load   (load             ) [ 00000000000000000]
StgValue_75        (store            ) [ 00000000000000000]
StgValue_76        (br               ) [ 00111111111111111]
j3                 (phi              ) [ 00100011111111111]
exitcond3          (icmp             ) [ 00111111111111111]
empty_9            (speclooptripcount) [ 00000000000000000]
j_2                (add              ) [ 00111111111111111]
StgValue_81        (br               ) [ 00000000000000000]
tmp_cast           (zext             ) [ 00000000000000000]
tmp_16             (add              ) [ 00000000000000000]
tmp_29_cast        (zext             ) [ 00000000000000000]
input_addr_1       (getelementptr    ) [ 00000001000000000]
StgValue_87        (br               ) [ 00000000000000000]
tmp_9_cast         (zext             ) [ 00000000000000000]
tmp_21             (bitconcatenate   ) [ 00000000000000000]
p_shl5_cast        (zext             ) [ 00000000000000000]
tmp_22             (sub              ) [ 00000000000111111]
StgValue_92        (br               ) [ 00111111111111111]
tmp_cast9          (zext             ) [ 00000000000000000]
tmp_17             (add              ) [ 00000000000000000]
tmp_30_cast        (zext             ) [ 00000000000000000]
line_buffer_addr_1 (getelementptr    ) [ 00000000000000000]
input_load_1       (load             ) [ 00000000000000000]
StgValue_98        (store            ) [ 00000000000000000]
StgValue_99        (br               ) [ 00111111111111111]
i                  (phi              ) [ 00000000100000000]
exitcond7          (icmp             ) [ 00111111111111111]
empty_3            (speclooptripcount) [ 00000000000000000]
i_1                (add              ) [ 00111111111111111]
StgValue_104       (br               ) [ 00000000000000000]
StgValue_105       (specloopname     ) [ 00000000000000000]
tmp_1              (specregionbegin  ) [ 00000000011000000]
tmp_1_cast         (zext             ) [ 00000000000000000]
tmp_3              (bitconcatenate   ) [ 00000000000000000]
p_shl_cast         (zext             ) [ 00000000000000000]
tmp_4              (add              ) [ 00000000011000000]
StgValue_111       (br               ) [ 00111111111111111]
StgValue_112       (br               ) [ 00000000000000000]
j                  (phi              ) [ 00000000010000000]
exitcond6          (icmp             ) [ 00111111111111111]
empty_4            (speclooptripcount) [ 00000000000000000]
j_1                (add              ) [ 00111111111111111]
StgValue_117       (br               ) [ 00000000000000000]
tmp_8_cast         (zext             ) [ 00000000000000000]
tmp_14             (add              ) [ 00000000000000000]
tmp_28_cast        (zext             ) [ 00000000001000000]
input_addr         (getelementptr    ) [ 00000000001000000]
empty_5            (specregionend    ) [ 00000000000000000]
StgValue_124       (br               ) [ 00111111111111111]
line_buffer_addr   (getelementptr    ) [ 00000000000000000]
input_load         (load             ) [ 00000000000000000]
StgValue_127       (store            ) [ 00000000000000000]
StgValue_128       (br               ) [ 00111111111111111]
y                  (phi              ) [ 00000000000111111]
y_cast             (zext             ) [ 00000000000011111]
exitcond2          (icmp             ) [ 00111111111111111]
empty_10           (speclooptripcount) [ 00000000000000000]
y_1                (add              ) [ 00111111111111111]
StgValue_134       (br               ) [ 00000000000000000]
StgValue_135       (specloopname     ) [ 00000000000000000]
tmp_19             (specregionbegin  ) [ 00000000000011111]
StgValue_137       (br               ) [ 00111111111111111]
empty_14           (specregionend    ) [ 00000000000000000]
StgValue_139       (br               ) [ 01111111111111111]
sum                (phi              ) [ 00000000000011111]
i4                 (phi              ) [ 00000000000010000]
exitcond1          (icmp             ) [ 00111111111111111]
empty_11           (speclooptripcount) [ 00000000000000000]
i_3                (add              ) [ 00111111111111111]
StgValue_145       (br               ) [ 00000000000000000]
tmp_11_cast        (zext             ) [ 00000000000000000]
tmp_24             (bitconcatenate   ) [ 00000000000000000]
p_shl7_cast        (zext             ) [ 00000000000000000]
tmp_25             (sub              ) [ 00000000000001111]
tmp_26             (add              ) [ 00000000000001111]
StgValue_151       (br               ) [ 00111111111111111]
tmp_10_cast        (zext             ) [ 00000000000000000]
tmp_23             (add              ) [ 00000000000000000]
tmp_35_cast        (sext             ) [ 00000000000000000]
output_addr        (getelementptr    ) [ 00000000000000000]
StgValue_156       (store            ) [ 00000000000000000]
empty_13           (specregionend    ) [ 00000000000000000]
StgValue_158       (br               ) [ 00111111111111111]
sum_1              (phi              ) [ 00111111111111111]
j5                 (phi              ) [ 00000000000001000]
j5_cast            (zext             ) [ 00000000000000000]
exitcond           (icmp             ) [ 00111111111111111]
empty_12           (speclooptripcount) [ 00000000000000000]
j_4                (add              ) [ 00111111111111111]
StgValue_165       (br               ) [ 00000000000000000]
tmp_12             (add              ) [ 00000000000000000]
tmp_13_cast        (zext             ) [ 00000000000000000]
tmp_27             (add              ) [ 00000000000000000]
tmp_40_cast        (zext             ) [ 00000000000000000]
line_buffer_addr_4 (getelementptr    ) [ 00000000000000100]
tmp_14_cast        (zext             ) [ 00000000000000000]
tmp_28             (add              ) [ 00000000000000000]
tmp_41_cast        (sext             ) [ 00000000000000000]
kernel_addr        (getelementptr    ) [ 00000000000000100]
StgValue_177       (br               ) [ 00111111111111111]
line_buffer_load_1 (load             ) [ 00000000000000010]
kernel_load        (load             ) [ 00000000000000010]
tmp_15             (mul              ) [ 00000000000000001]
sum_2              (add              ) [ 00111111111111111]
StgValue_182       (br               ) [ 00111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="line_buffer_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="line_buffer_addr_2_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="5" slack="0"/>
<pin id="68" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr_2/4 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="line_buffer_load/4 StgValue_75/5 StgValue_98/7 StgValue_127/10 line_buffer_load_1/13 "/>
</bind>
</comp>

<comp id="76" class="1004" name="line_buffer_addr_3_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="5" slack="0"/>
<pin id="80" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr_3/5 "/>
</bind>
</comp>

<comp id="84" class="1004" name="input_addr_1_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="6" slack="0"/>
<pin id="88" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/6 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load_1/6 input_load/9 "/>
</bind>
</comp>

<comp id="97" class="1004" name="line_buffer_addr_1_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="4" slack="0"/>
<pin id="101" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr_1/7 "/>
</bind>
</comp>

<comp id="105" class="1004" name="input_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="5" slack="0"/>
<pin id="109" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/9 "/>
</bind>
</comp>

<comp id="113" class="1004" name="line_buffer_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="5" slack="1"/>
<pin id="117" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr/10 "/>
</bind>
</comp>

<comp id="120" class="1004" name="output_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="5" slack="0"/>
<pin id="124" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/12 "/>
</bind>
</comp>

<comp id="127" class="1004" name="StgValue_156_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_156/12 "/>
</bind>
</comp>

<comp id="133" class="1004" name="line_buffer_addr_4_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="5" slack="0"/>
<pin id="137" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr_4/13 "/>
</bind>
</comp>

<comp id="140" class="1004" name="kernel_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="5" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/13 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/13 "/>
</bind>
</comp>

<comp id="153" class="1005" name="x_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="1"/>
<pin id="155" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="x_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="2" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="i1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="1"/>
<pin id="167" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="i1_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="1" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/3 "/>
</bind>
</comp>

<comp id="177" class="1005" name="j2_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="1"/>
<pin id="179" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j2 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="j2_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="3" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2/4 "/>
</bind>
</comp>

<comp id="188" class="1005" name="j3_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="1"/>
<pin id="190" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j3 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="j3_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="1" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3/6 "/>
</bind>
</comp>

<comp id="200" class="1005" name="i_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="1"/>
<pin id="202" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="1" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="211" class="1005" name="j_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="1"/>
<pin id="213" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="j_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="3" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/9 "/>
</bind>
</comp>

<comp id="222" class="1005" name="y_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="1"/>
<pin id="224" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="y_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="2" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/11 "/>
</bind>
</comp>

<comp id="234" class="1005" name="sum_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="sum_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="32" slack="1"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/12 "/>
</bind>
</comp>

<comp id="247" class="1005" name="i4_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="2" slack="1"/>
<pin id="249" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i4 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="i4_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="2" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4/12 "/>
</bind>
</comp>

<comp id="258" class="1005" name="sum_1_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="sum_1_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="32" slack="1"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/13 "/>
</bind>
</comp>

<comp id="270" class="1005" name="j5_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="1"/>
<pin id="272" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j5 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="j5_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="0"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="1" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j5/13 "/>
</bind>
</comp>

<comp id="281" class="1004" name="x_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="0"/>
<pin id="283" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="exitcond8_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="2" slack="0"/>
<pin id="287" dir="0" index="1" bw="2" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="x_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="2" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="2" slack="0"/>
<pin id="299" dir="0" index="1" bw="2" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="exitcond5_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="2" slack="0"/>
<pin id="305" dir="0" index="1" bw="2" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_4_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="2" slack="0"/>
<pin id="311" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_9_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="0" index="1" bw="2" slack="0"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="p_shl4_cast_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_10_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="0"/>
<pin id="327" dir="0" index="1" bw="4" slack="0"/>
<pin id="328" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_5_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_6_cast_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="2" slack="0"/>
<pin id="339" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_11_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="0" index="1" bw="2" slack="0"/>
<pin id="344" dir="0" index="2" bw="1" slack="0"/>
<pin id="345" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="p_shl3_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_13_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="0"/>
<pin id="355" dir="0" index="1" bw="4" slack="0"/>
<pin id="356" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="1"/>
<pin id="361" dir="0" index="1" bw="3" slack="0"/>
<pin id="362" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_3_cast_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="3" slack="0"/>
<pin id="366" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_6_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="0"/>
<pin id="370" dir="0" index="1" bw="3" slack="0"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="p_shl2_cast_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_7_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="3" slack="0"/>
<pin id="382" dir="0" index="1" bw="5" slack="0"/>
<pin id="383" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="exitcond4_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="3" slack="0"/>
<pin id="388" dir="0" index="1" bw="3" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="j_3_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_7_cast_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="3" slack="0"/>
<pin id="400" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_18_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="1"/>
<pin id="404" dir="0" index="1" bw="3" slack="0"/>
<pin id="405" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_31_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_cast/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_20_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="5" slack="1"/>
<pin id="414" dir="0" index="1" bw="3" slack="0"/>
<pin id="415" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="i_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="2" slack="1"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_32_cast_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="1"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_cast/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="exitcond3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="3" slack="0"/>
<pin id="429" dir="0" index="1" bw="3" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/6 "/>
</bind>
</comp>

<comp id="433" class="1004" name="j_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="3" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_cast_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="0"/>
<pin id="441" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_16_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="6" slack="1"/>
<pin id="445" dir="0" index="1" bw="3" slack="0"/>
<pin id="446" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_29_cast_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="6" slack="0"/>
<pin id="450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_cast/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_9_cast_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2" slack="2"/>
<pin id="455" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/6 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_21_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="0"/>
<pin id="459" dir="0" index="1" bw="2" slack="2"/>
<pin id="460" dir="0" index="2" bw="1" slack="0"/>
<pin id="461" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="p_shl5_cast_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="0"/>
<pin id="467" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/6 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_22_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="0"/>
<pin id="471" dir="0" index="1" bw="2" slack="0"/>
<pin id="472" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_cast9_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="3" slack="1"/>
<pin id="477" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast9/7 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_17_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="3" slack="0"/>
<pin id="481" dir="0" index="1" bw="4" slack="0"/>
<pin id="482" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_30_cast_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_cast/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="exitcond7_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="2" slack="0"/>
<pin id="492" dir="0" index="1" bw="2" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/8 "/>
</bind>
</comp>

<comp id="496" class="1004" name="i_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/8 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_1_cast_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="0"/>
<pin id="504" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_3_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="0"/>
<pin id="508" dir="0" index="1" bw="2" slack="0"/>
<pin id="509" dir="0" index="2" bw="1" slack="0"/>
<pin id="510" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="514" class="1004" name="p_shl_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="0"/>
<pin id="516" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_4_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="2" slack="0"/>
<pin id="520" dir="0" index="1" bw="4" slack="0"/>
<pin id="521" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="524" class="1004" name="exitcond6_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="3" slack="0"/>
<pin id="526" dir="0" index="1" bw="3" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/9 "/>
</bind>
</comp>

<comp id="530" class="1004" name="j_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="3" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/9 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_8_cast_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="0"/>
<pin id="538" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/9 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_14_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="5" slack="1"/>
<pin id="542" dir="0" index="1" bw="3" slack="0"/>
<pin id="543" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_28_cast_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="5" slack="0"/>
<pin id="547" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/9 "/>
</bind>
</comp>

<comp id="550" class="1004" name="y_cast_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="2" slack="0"/>
<pin id="552" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast/11 "/>
</bind>
</comp>

<comp id="554" class="1004" name="exitcond2_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="2" slack="0"/>
<pin id="556" dir="0" index="1" bw="2" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/11 "/>
</bind>
</comp>

<comp id="560" class="1004" name="y_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="2" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/11 "/>
</bind>
</comp>

<comp id="566" class="1004" name="exitcond1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="2" slack="0"/>
<pin id="568" dir="0" index="1" bw="2" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/12 "/>
</bind>
</comp>

<comp id="572" class="1004" name="i_3_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="2" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/12 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_11_cast_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="2" slack="0"/>
<pin id="580" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/12 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_24_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="4" slack="0"/>
<pin id="584" dir="0" index="1" bw="2" slack="0"/>
<pin id="585" dir="0" index="2" bw="1" slack="0"/>
<pin id="586" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/12 "/>
</bind>
</comp>

<comp id="590" class="1004" name="p_shl7_cast_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="4" slack="0"/>
<pin id="592" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/12 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_25_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="4" slack="0"/>
<pin id="596" dir="0" index="1" bw="2" slack="0"/>
<pin id="597" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_25/12 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_26_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="2" slack="0"/>
<pin id="602" dir="0" index="1" bw="4" slack="0"/>
<pin id="603" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/12 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_10_cast_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="2" slack="1"/>
<pin id="608" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/12 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_23_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="5" slack="2"/>
<pin id="612" dir="0" index="1" bw="2" slack="0"/>
<pin id="613" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/12 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_35_cast_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="5" slack="0"/>
<pin id="617" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_35_cast/12 "/>
</bind>
</comp>

<comp id="620" class="1004" name="j5_cast_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="2" slack="0"/>
<pin id="622" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j5_cast/13 "/>
</bind>
</comp>

<comp id="624" class="1004" name="exitcond_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="2" slack="0"/>
<pin id="626" dir="0" index="1" bw="2" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/13 "/>
</bind>
</comp>

<comp id="630" class="1004" name="j_4_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="2" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/13 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_12_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="2" slack="0"/>
<pin id="638" dir="0" index="1" bw="2" slack="2"/>
<pin id="639" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/13 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_13_cast_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="3" slack="0"/>
<pin id="643" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/13 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_27_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="5" slack="1"/>
<pin id="647" dir="0" index="1" bw="3" slack="0"/>
<pin id="648" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/13 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_40_cast_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="5" slack="0"/>
<pin id="652" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast/13 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_14_cast_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="2" slack="0"/>
<pin id="657" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/13 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_28_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="5" slack="1"/>
<pin id="661" dir="0" index="1" bw="2" slack="0"/>
<pin id="662" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28/13 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_41_cast_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="5" slack="0"/>
<pin id="666" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_41_cast/13 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_15_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="0" index="1" bw="32" slack="1"/>
<pin id="672" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_15/15 "/>
</bind>
</comp>

<comp id="673" class="1004" name="sum_2_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="3"/>
<pin id="675" dir="0" index="1" bw="32" slack="1"/>
<pin id="676" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2/16 "/>
</bind>
</comp>

<comp id="678" class="1005" name="x_cast_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="3" slack="1"/>
<pin id="680" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_cast "/>
</bind>
</comp>

<comp id="686" class="1005" name="x_1_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="2" slack="0"/>
<pin id="688" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="691" class="1005" name="tmp_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="2"/>
<pin id="693" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="698" class="1005" name="tmp_10_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="5" slack="1"/>
<pin id="700" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="703" class="1005" name="tmp_13_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="5" slack="1"/>
<pin id="705" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="708" class="1005" name="tmp_7_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="6" slack="1"/>
<pin id="710" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="716" class="1005" name="j_3_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="3" slack="0"/>
<pin id="718" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="721" class="1005" name="line_buffer_addr_2_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="4" slack="1"/>
<pin id="723" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_addr_2 "/>
</bind>
</comp>

<comp id="726" class="1005" name="tmp_20_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="5" slack="1"/>
<pin id="728" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="731" class="1005" name="i_2_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="2" slack="1"/>
<pin id="733" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="739" class="1005" name="j_2_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="3" slack="0"/>
<pin id="741" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="744" class="1005" name="input_addr_1_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="5" slack="1"/>
<pin id="746" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="749" class="1005" name="tmp_22_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="5" slack="2"/>
<pin id="751" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="757" class="1005" name="i_1_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="2" slack="0"/>
<pin id="759" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="762" class="1005" name="tmp_4_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="5" slack="1"/>
<pin id="764" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="770" class="1005" name="j_1_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="3" slack="0"/>
<pin id="772" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="775" class="1005" name="tmp_28_cast_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="64" slack="1"/>
<pin id="777" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28_cast "/>
</bind>
</comp>

<comp id="780" class="1005" name="input_addr_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="5" slack="1"/>
<pin id="782" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="785" class="1005" name="y_cast_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="3" slack="2"/>
<pin id="787" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="y_cast "/>
</bind>
</comp>

<comp id="793" class="1005" name="y_1_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="2" slack="0"/>
<pin id="795" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="801" class="1005" name="i_3_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="2" slack="0"/>
<pin id="803" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="806" class="1005" name="tmp_25_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="5" slack="1"/>
<pin id="808" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="811" class="1005" name="tmp_26_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="5" slack="1"/>
<pin id="813" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="819" class="1005" name="j_4_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="2" slack="0"/>
<pin id="821" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="824" class="1005" name="line_buffer_addr_4_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="4" slack="1"/>
<pin id="826" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_addr_4 "/>
</bind>
</comp>

<comp id="829" class="1005" name="kernel_addr_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="4" slack="1"/>
<pin id="831" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="834" class="1005" name="line_buffer_load_1_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="1"/>
<pin id="836" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_load_1 "/>
</bind>
</comp>

<comp id="839" class="1005" name="kernel_load_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="1"/>
<pin id="841" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="844" class="1005" name="tmp_15_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="1"/>
<pin id="846" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="849" class="1005" name="sum_2_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="1"/>
<pin id="851" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="48" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="64" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="48" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="70" pin=1"/></net>

<net id="83"><net_src comp="76" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="48" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="48" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="70" pin=1"/></net>

<net id="104"><net_src comp="97" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="48" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="105" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="118"><net_src comp="48" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="119"><net_src comp="113" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="48" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="48" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="139"><net_src comp="133" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="48" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="157" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="176"><net_src comp="169" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="180"><net_src comp="40" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="199"><net_src comp="192" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="203"><net_src comp="14" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="214"><net_src comp="40" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="226" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="237"><net_src comp="58" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="238" pin="4"/><net_sink comp="127" pin=1"/></net>

<net id="246"><net_src comp="238" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="250"><net_src comp="14" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="258" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="268"><net_src comp="234" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="269"><net_src comp="262" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="273"><net_src comp="14" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="284"><net_src comp="157" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="157" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="16" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="157" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="22" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="157" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="14" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="169" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="16" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="169" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="34" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="169" pin="4"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="14" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="324"><net_src comp="313" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="309" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="321" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="169" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="16" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="34" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="331" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="14" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="352"><net_src comp="341" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="337" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="36" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="359" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="38" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="359" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="14" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="379"><net_src comp="368" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="364" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="376" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="181" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="42" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="181" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="46" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="181" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="402" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="416"><net_src comp="398" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="165" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="22" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="423" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="431"><net_src comp="192" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="42" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="192" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="46" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="192" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="451"><net_src comp="443" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="456"><net_src comp="153" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="34" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="153" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="14" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="468"><net_src comp="457" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="465" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="453" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="188" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="475" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="52" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="494"><net_src comp="204" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="16" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="204" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="22" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="204" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="511"><net_src comp="34" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="204" pin="4"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="14" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="517"><net_src comp="506" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="502" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="514" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="215" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="42" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="215" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="46" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="215" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="536" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="548"><net_src comp="540" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="553"><net_src comp="226" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="226" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="16" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="226" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="22" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="251" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="16" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="251" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="22" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="251" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="587"><net_src comp="34" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="251" pin="4"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="14" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="593"><net_src comp="582" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="578" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="578" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="590" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="609"><net_src comp="222" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="606" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="618"><net_src comp="610" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="623"><net_src comp="274" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="274" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="16" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="274" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="22" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="620" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="636" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="641" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="653"><net_src comp="645" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="658"><net_src comp="274" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="655" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="667"><net_src comp="659" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="677"><net_src comp="258" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="281" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="689"><net_src comp="291" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="694"><net_src comp="297" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="701"><net_src comp="325" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="706"><net_src comp="353" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="711"><net_src comp="380" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="719"><net_src comp="392" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="724"><net_src comp="64" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="729"><net_src comp="412" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="734"><net_src comp="417" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="742"><net_src comp="433" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="747"><net_src comp="84" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="752"><net_src comp="469" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="760"><net_src comp="496" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="765"><net_src comp="518" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="773"><net_src comp="530" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="778"><net_src comp="545" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="783"><net_src comp="105" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="788"><net_src comp="550" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="796"><net_src comp="560" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="804"><net_src comp="572" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="809"><net_src comp="594" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="814"><net_src comp="600" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="822"><net_src comp="630" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="827"><net_src comp="133" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="832"><net_src comp="140" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="837"><net_src comp="70" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="842"><net_src comp="147" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="847"><net_src comp="669" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="852"><net_src comp="673" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="262" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {12 }
 - Input state : 
	Port: conv2d : input_r | {6 7 9 10 }
	Port: conv2d : kernel | {13 14 }
  - Chain level:
	State 1
	State 2
		x_cast : 1
		exitcond8 : 1
		x_1 : 1
		StgValue_28 : 2
		tmp : 1
		StgValue_32 : 2
	State 3
		exitcond5 : 1
		StgValue_39 : 2
		tmp_4_cast : 1
		tmp_9 : 1
		p_shl4_cast : 2
		tmp_10 : 3
		tmp_5 : 1
		tmp_6_cast : 2
		tmp_11 : 2
		p_shl3_cast : 3
		tmp_13 : 4
		tmp_3_cast : 1
		tmp_6 : 1
		p_shl2_cast : 2
		tmp_7 : 3
	State 4
		exitcond4 : 1
		j_3 : 1
		StgValue_62 : 2
		tmp_7_cast : 1
		tmp_18 : 2
		tmp_31_cast : 3
		line_buffer_addr_2 : 4
		tmp_20 : 2
		line_buffer_load : 5
	State 5
		line_buffer_addr_3 : 1
		StgValue_75 : 2
	State 6
		exitcond3 : 1
		j_2 : 1
		StgValue_81 : 2
		tmp_cast : 1
		tmp_16 : 2
		tmp_29_cast : 3
		input_addr_1 : 4
		input_load_1 : 5
		p_shl5_cast : 1
		tmp_22 : 2
	State 7
		tmp_17 : 1
		tmp_30_cast : 2
		line_buffer_addr_1 : 3
		StgValue_98 : 4
	State 8
		exitcond7 : 1
		i_1 : 1
		StgValue_104 : 2
		tmp_1_cast : 1
		tmp_3 : 1
		p_shl_cast : 2
		tmp_4 : 3
	State 9
		exitcond6 : 1
		j_1 : 1
		StgValue_117 : 2
		tmp_8_cast : 1
		tmp_14 : 2
		tmp_28_cast : 3
		input_addr : 4
		input_load : 5
	State 10
		StgValue_127 : 1
	State 11
		y_cast : 1
		exitcond2 : 1
		y_1 : 1
		StgValue_134 : 2
	State 12
		exitcond1 : 1
		i_3 : 1
		StgValue_145 : 2
		tmp_11_cast : 1
		tmp_24 : 1
		p_shl7_cast : 2
		tmp_25 : 3
		tmp_26 : 3
		tmp_23 : 1
		tmp_35_cast : 2
		output_addr : 3
		StgValue_156 : 4
	State 13
		j5_cast : 1
		exitcond : 1
		j_4 : 1
		StgValue_165 : 2
		tmp_12 : 2
		tmp_13_cast : 3
		tmp_27 : 4
		tmp_40_cast : 5
		line_buffer_addr_4 : 6
		line_buffer_load_1 : 7
		tmp_14_cast : 1
		tmp_28 : 2
		tmp_41_cast : 3
		kernel_addr : 4
		kernel_load : 5
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     x_1_fu_291     |    0    |    0    |    10   |
|          |    tmp_10_fu_325   |    0    |    0    |    13   |
|          |    tmp_5_fu_331    |    0    |    0    |    10   |
|          |    tmp_13_fu_353   |    0    |    0    |    13   |
|          |    tmp_2_fu_359    |    0    |    0    |    12   |
|          |    tmp_7_fu_380    |    0    |    0    |    15   |
|          |     j_3_fu_392     |    0    |    0    |    12   |
|          |    tmp_18_fu_402   |    0    |    0    |    15   |
|          |    tmp_20_fu_412   |    0    |    0    |    15   |
|          |     i_2_fu_417     |    0    |    0    |    10   |
|          |     j_2_fu_433     |    0    |    0    |    12   |
|          |    tmp_16_fu_443   |    0    |    0    |    15   |
|    add   |    tmp_17_fu_479   |    0    |    0    |    13   |
|          |     i_1_fu_496     |    0    |    0    |    10   |
|          |    tmp_4_fu_518    |    0    |    0    |    13   |
|          |     j_1_fu_530     |    0    |    0    |    12   |
|          |    tmp_14_fu_540   |    0    |    0    |    15   |
|          |     y_1_fu_560     |    0    |    0    |    10   |
|          |     i_3_fu_572     |    0    |    0    |    10   |
|          |    tmp_26_fu_600   |    0    |    0    |    13   |
|          |    tmp_23_fu_610   |    0    |    0    |    15   |
|          |     j_4_fu_630     |    0    |    0    |    10   |
|          |    tmp_12_fu_636   |    0    |    0    |    10   |
|          |    tmp_27_fu_645   |    0    |    0    |    15   |
|          |    tmp_28_fu_659   |    0    |    0    |    15   |
|          |    sum_2_fu_673    |    0    |    0    |    39   |
|----------|--------------------|---------|---------|---------|
|          |  exitcond8_fu_285  |    0    |    0    |    8    |
|          |     tmp_fu_297     |    0    |    0    |    8    |
|          |  exitcond5_fu_303  |    0    |    0    |    8    |
|          |  exitcond4_fu_386  |    0    |    0    |    9    |
|   icmp   |  exitcond3_fu_427  |    0    |    0    |    9    |
|          |  exitcond7_fu_490  |    0    |    0    |    8    |
|          |  exitcond6_fu_524  |    0    |    0    |    9    |
|          |  exitcond2_fu_554  |    0    |    0    |    8    |
|          |  exitcond1_fu_566  |    0    |    0    |    8    |
|          |   exitcond_fu_624  |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|    sub   |    tmp_22_fu_469   |    0    |    0    |    13   |
|          |    tmp_25_fu_594   |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|    mul   |    tmp_15_fu_669   |    3    |    0    |    20   |
|----------|--------------------|---------|---------|---------|
|          |    x_cast_fu_281   |    0    |    0    |    0    |
|          |  tmp_4_cast_fu_309 |    0    |    0    |    0    |
|          | p_shl4_cast_fu_321 |    0    |    0    |    0    |
|          |  tmp_6_cast_fu_337 |    0    |    0    |    0    |
|          | p_shl3_cast_fu_349 |    0    |    0    |    0    |
|          |  tmp_3_cast_fu_364 |    0    |    0    |    0    |
|          | p_shl2_cast_fu_376 |    0    |    0    |    0    |
|          |  tmp_7_cast_fu_398 |    0    |    0    |    0    |
|          | tmp_31_cast_fu_407 |    0    |    0    |    0    |
|          | tmp_32_cast_fu_423 |    0    |    0    |    0    |
|          |   tmp_cast_fu_439  |    0    |    0    |    0    |
|          | tmp_29_cast_fu_448 |    0    |    0    |    0    |
|          |  tmp_9_cast_fu_453 |    0    |    0    |    0    |
|   zext   | p_shl5_cast_fu_465 |    0    |    0    |    0    |
|          |  tmp_cast9_fu_475  |    0    |    0    |    0    |
|          | tmp_30_cast_fu_485 |    0    |    0    |    0    |
|          |  tmp_1_cast_fu_502 |    0    |    0    |    0    |
|          |  p_shl_cast_fu_514 |    0    |    0    |    0    |
|          |  tmp_8_cast_fu_536 |    0    |    0    |    0    |
|          | tmp_28_cast_fu_545 |    0    |    0    |    0    |
|          |    y_cast_fu_550   |    0    |    0    |    0    |
|          | tmp_11_cast_fu_578 |    0    |    0    |    0    |
|          | p_shl7_cast_fu_590 |    0    |    0    |    0    |
|          | tmp_10_cast_fu_606 |    0    |    0    |    0    |
|          |   j5_cast_fu_620   |    0    |    0    |    0    |
|          | tmp_13_cast_fu_641 |    0    |    0    |    0    |
|          | tmp_40_cast_fu_650 |    0    |    0    |    0    |
|          | tmp_14_cast_fu_655 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_9_fu_313    |    0    |    0    |    0    |
|          |    tmp_11_fu_341   |    0    |    0    |    0    |
|bitconcatenate|    tmp_6_fu_368    |    0    |    0    |    0    |
|          |    tmp_21_fu_457   |    0    |    0    |    0    |
|          |    tmp_3_fu_506    |    0    |    0    |    0    |
|          |    tmp_24_fu_582   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   | tmp_35_cast_fu_615 |    0    |    0    |    0    |
|          | tmp_41_cast_fu_664 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    3    |    0    |   481   |
|----------|--------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|line_buffer|    0   |   64   |    8   |
+-----------+--------+--------+--------+
|   Total   |    0   |   64   |    8   |
+-----------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|        i1_reg_165        |    2   |
|        i4_reg_247        |    2   |
|        i_1_reg_757       |    2   |
|        i_2_reg_731       |    2   |
|        i_3_reg_801       |    2   |
|         i_reg_200        |    2   |
|   input_addr_1_reg_744   |    5   |
|    input_addr_reg_780    |    5   |
|        j2_reg_177        |    3   |
|        j3_reg_188        |    3   |
|        j5_reg_270        |    2   |
|        j_1_reg_770       |    3   |
|        j_2_reg_739       |    3   |
|        j_3_reg_716       |    3   |
|        j_4_reg_819       |    2   |
|         j_reg_211        |    3   |
|    kernel_addr_reg_829   |    4   |
|    kernel_load_reg_839   |   32   |
|line_buffer_addr_2_reg_721|    4   |
|line_buffer_addr_4_reg_824|    4   |
|line_buffer_load_1_reg_834|   32   |
|       sum_1_reg_258      |   32   |
|       sum_2_reg_849      |   32   |
|        sum_reg_234       |   32   |
|      tmp_10_reg_698      |    5   |
|      tmp_13_reg_703      |    5   |
|      tmp_15_reg_844      |   32   |
|      tmp_20_reg_726      |    5   |
|      tmp_22_reg_749      |    5   |
|      tmp_25_reg_806      |    5   |
|      tmp_26_reg_811      |    5   |
|    tmp_28_cast_reg_775   |   64   |
|       tmp_4_reg_762      |    5   |
|       tmp_7_reg_708      |    6   |
|        tmp_reg_691       |    1   |
|        x_1_reg_686       |    2   |
|      x_cast_reg_678      |    3   |
|         x_reg_153        |    2   |
|        y_1_reg_793       |    2   |
|      y_cast_reg_785      |    3   |
|         y_reg_222        |    2   |
+--------------------------+--------+
|           Total          |   368  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_70 |  p0  |   7  |   4  |   28   ||    38   |
|  grp_access_fu_70 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_91 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_147 |  p0  |   2  |   4  |    8   ||    9    |
|     x_reg_153     |  p0  |   2  |   2  |    4   ||    9    |
|     i1_reg_165    |  p0  |   2  |   2  |    4   ||    9    |
|     j3_reg_188    |  p0  |   2  |   3  |    6   ||    9    |
|     y_reg_222     |  p0  |   2  |   2  |    4   ||    9    |
|    sum_reg_234    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   202  || 16.2202 ||   122   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |    0   |   481  |
|   Memory  |    0   |    -   |    -   |   64   |    8   |
|Multiplexer|    -   |    -   |   16   |    -   |   122  |
|  Register |    -   |    -   |    -   |   368  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   16   |   432  |   611  |
+-----------+--------+--------+--------+--------+--------+
