{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671459838610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671459838610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 19 17:23:58 2022 " "Processing started: Mon Dec 19 17:23:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671459838610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671459838610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671459838610 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1671459839563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/proj/uart_tx/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/proj/uart_tx/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-Transmit " "Found design unit 1: UART_TX-Transmit" {  } { { "../UART_TX/uart_tx.vhd" "" { Text "D:/quartus/proj/UART_TX/uart_tx.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671459840208 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../UART_TX/uart_tx.vhd" "" { Text "D:/quartus/proj/UART_TX/uart_tx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671459840208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671459840208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/proj/uart_rx/uart_rx (3).vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/proj/uart_rx/uart_rx (3).vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-rtl " "Found design unit 1: UART_RX-rtl" {  } { { "../UART_RX/UART_RX (3).vhd" "" { Text "D:/quartus/proj/UART_RX/UART_RX (3).vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671459840208 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../UART_RX/UART_RX (3).vhd" "" { Text "D:/quartus/proj/UART_RX/UART_RX (3).vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671459840208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671459840208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-full_uart " "Found design unit 1: uart-full_uart" {  } { { "UART.vhd" "" { Text "D:/quartus/proj/UART_M/UART.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671459840223 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "UART.vhd" "" { Text "D:/quartus/proj/UART_M/UART.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671459840223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671459840223 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671459840270 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire UART.vhd(43) " "Verilog HDL or VHDL warning at UART.vhd(43): object \"wire\" assigned a value but never read" {  } { { "UART.vhd" "" { Text "D:/quartus/proj/UART_M/UART.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671459840270 "|UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:tr " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:tr\"" {  } { { "UART.vhd" "tr" { Text "D:/quartus/proj/UART_M/UART.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671459840286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:rec " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:rec\"" {  } { { "UART.vhd" "rec" { Text "D:/quartus/proj/UART_M/UART.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671459840333 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1671459842399 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1671459842820 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1671459843414 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671459843414 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vector\[0\] " "No output dependent on input pin \"vector\[0\]\"" {  } { { "UART.vhd" "" { Text "D:/quartus/proj/UART_M/UART.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671459843945 "|uart|vector[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vector\[1\] " "No output dependent on input pin \"vector\[1\]\"" {  } { { "UART.vhd" "" { Text "D:/quartus/proj/UART_M/UART.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671459843945 "|uart|vector[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vector\[2\] " "No output dependent on input pin \"vector\[2\]\"" {  } { { "UART.vhd" "" { Text "D:/quartus/proj/UART_M/UART.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671459843945 "|uart|vector[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vector\[3\] " "No output dependent on input pin \"vector\[3\]\"" {  } { { "UART.vhd" "" { Text "D:/quartus/proj/UART_M/UART.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671459843945 "|uart|vector[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vector\[4\] " "No output dependent on input pin \"vector\[4\]\"" {  } { { "UART.vhd" "" { Text "D:/quartus/proj/UART_M/UART.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671459843945 "|uart|vector[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vector\[5\] " "No output dependent on input pin \"vector\[5\]\"" {  } { { "UART.vhd" "" { Text "D:/quartus/proj/UART_M/UART.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671459843945 "|uart|vector[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vector\[6\] " "No output dependent on input pin \"vector\[6\]\"" {  } { { "UART.vhd" "" { Text "D:/quartus/proj/UART_M/UART.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671459843945 "|uart|vector[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vector\[7\] " "No output dependent on input pin \"vector\[7\]\"" {  } { { "UART.vhd" "" { Text "D:/quartus/proj/UART_M/UART.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671459843945 "|uart|vector[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "st_en " "No output dependent on input pin \"st_en\"" {  } { { "UART.vhd" "" { Text "D:/quartus/proj/UART_M/UART.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671459843945 "|uart|st_en"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1671459843945 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671459843961 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671459843961 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1671459843961 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1671459843961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671459844042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 19 17:24:04 2022 " "Processing ended: Mon Dec 19 17:24:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671459844042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671459844042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671459844042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671459844042 ""}
