#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000025fdbd10620 .scope module, "tb_ALU_TOP" "tb_ALU_TOP" 2 3;
 .timescale -9 -12;
P_0000025fdbd54700 .param/l "Width" 0 2 6, +C4<00000000000000000000000000010000>;
v0000025fdbdb2b50_0 .var/s "A", 15 0;
v0000025fdbdb3730_0 .var "ALU_FUN", 3 0;
v0000025fdbdb2dd0_0 .net "Arith_Flag", 0 0, v0000025fdbd5bf60_0;  1 drivers
v0000025fdbdb37d0_0 .net/s "Arith_OUT", 31 0, v0000025fdbd5c1e0_0;  1 drivers
v0000025fdbdb2d30_0 .var/s "B", 15 0;
v0000025fdbdb21f0_0 .var "CLK", 0 0;
v0000025fdbdb2f10_0 .net "CMP_Flag", 0 0, v0000025fdbd5b560_0;  1 drivers
v0000025fdbdb2c90_0 .net "CMP_OUT", 15 0, v0000025fdbd5bb00_0;  1 drivers
v0000025fdbdb30f0_0 .net "Logic_Flag", 0 0, v0000025fdbdb2ab0_0;  1 drivers
v0000025fdbdb2470_0 .net "Logic_OUT", 15 0, v0000025fdbdb3230_0;  1 drivers
v0000025fdbdb2970_0 .var "RST", 0 0;
v0000025fdbdb2fb0_0 .net "Shift_Flag", 0 0, v0000025fdbdb3910_0;  1 drivers
v0000025fdbdb2290_0 .net "Shift_OUT", 15 0, v0000025fdbdb28d0_0;  1 drivers
v0000025fdbdb3870_0 .var "exp_af", 0 0;
v0000025fdbdb2bf0_0 .var/s "exp_arith", 31 0;
v0000025fdbdb2510_0 .var "exp_cf", 0 0;
v0000025fdbdb25b0_0 .var "exp_cmp", 15 0;
v0000025fdbdb34b0_0 .var "exp_lf", 0 0;
v0000025fdbdb35f0_0 .var "exp_logic", 15 0;
v0000025fdbdb5830_0 .var "exp_sf", 0 0;
v0000025fdbdb4070_0 .var "exp_shift", 15 0;
E_0000025fdbd54940 .event posedge, v0000025fdbd5b9c0_0;
S_0000025fdbd582d0 .scope module, "DUT" "ALU_TOP" 2 18, 3 6 0, S_0000025fdbd10620;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 4 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /OUTPUT 32 "Arith_OUT";
    .port_info 6 /OUTPUT 16 "Logic_OUT";
    .port_info 7 /OUTPUT 16 "Shift_OUT";
    .port_info 8 /OUTPUT 16 "CMP_OUT";
    .port_info 9 /OUTPUT 1 "Arith_Flag";
    .port_info 10 /OUTPUT 1 "Logic_Flag";
    .port_info 11 /OUTPUT 1 "Shift_Flag";
    .port_info 12 /OUTPUT 1 "CMP_Flag";
P_0000025fdbd54740 .param/l "Width" 0 3 6, +C4<00000000000000000000000000010000>;
v0000025fdbdb3050_0 .net/s "A", 15 0, v0000025fdbdb2b50_0;  1 drivers
v0000025fdbdb3690_0 .net "ALU_FUN", 3 0, v0000025fdbdb3730_0;  1 drivers
v0000025fdbdb3410_0 .net "Arith_Enable_internal", 0 0, v0000025fdbd5b6a0_0;  1 drivers
v0000025fdbdb1d90_0 .net "Arith_Flag", 0 0, v0000025fdbd5bf60_0;  alias, 1 drivers
v0000025fdbdb2e70_0 .net/s "Arith_OUT", 31 0, v0000025fdbd5c1e0_0;  alias, 1 drivers
v0000025fdbdb2150_0 .net/s "B", 15 0, v0000025fdbdb2d30_0;  1 drivers
v0000025fdbdb2330_0 .net "CLK", 0 0, v0000025fdbdb21f0_0;  1 drivers
v0000025fdbdb3a50_0 .net "CMP_Enable_internal", 0 0, v0000025fdbd5b920_0;  1 drivers
v0000025fdbdb26f0_0 .net "CMP_Flag", 0 0, v0000025fdbd5b560_0;  alias, 1 drivers
v0000025fdbdb32d0_0 .net "CMP_OUT", 15 0, v0000025fdbd5bb00_0;  alias, 1 drivers
v0000025fdbdb1e30_0 .net "Logic_Enable_internal", 0 0, v0000025fdbd5bec0_0;  1 drivers
v0000025fdbdb3b90_0 .net "Logic_Flag", 0 0, v0000025fdbdb2ab0_0;  alias, 1 drivers
v0000025fdbdb3550_0 .net "Logic_OUT", 15 0, v0000025fdbdb3230_0;  alias, 1 drivers
v0000025fdbdb39b0_0 .net "RST", 0 0, v0000025fdbdb2970_0;  1 drivers
v0000025fdbdb2a10_0 .net "Shift_Enable_internal", 0 0, v0000025fdbd5bba0_0;  1 drivers
v0000025fdbdb3af0_0 .net "Shift_Flag", 0 0, v0000025fdbdb3910_0;  alias, 1 drivers
v0000025fdbdb2790_0 .net "Shift_OUT", 15 0, v0000025fdbdb28d0_0;  alias, 1 drivers
L_0000025fdbdb5dd0 .part v0000025fdbdb3730_0, 2, 2;
L_0000025fdbdb5150 .part v0000025fdbdb3730_0, 0, 2;
L_0000025fdbdb51f0 .part v0000025fdbdb3730_0, 0, 2;
L_0000025fdbdb5290 .part v0000025fdbdb3730_0, 0, 2;
L_0000025fdbdb5330 .part v0000025fdbdb3730_0, 0, 2;
S_0000025fdbd39940 .scope module, "ARU1" "ARITHMATIC_UNIT" 3 46, 4 1 0, S_0000025fdbd582d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Arith_Enable";
    .port_info 6 /OUTPUT 32 "Arith_OUT";
    .port_info 7 /OUTPUT 1 "Arith_Flag";
P_0000025fdbd0a490 .param/l "ADD" 1 4 19, C4<00>;
P_0000025fdbd0a4c8 .param/l "DIV" 1 4 22, C4<11>;
P_0000025fdbd0a500 .param/l "MUL" 1 4 21, C4<10>;
P_0000025fdbd0a538 .param/l "SUB" 1 4 20, C4<01>;
P_0000025fdbd0a570 .param/l "Width" 0 4 2, +C4<00000000000000000000000000010000>;
v0000025fdbd5c000_0 .net/s "A", 15 0, v0000025fdbdb2b50_0;  alias, 1 drivers
v0000025fdbd5c0a0_0 .net "ALU_FUN", 1 0, L_0000025fdbdb5150;  1 drivers
v0000025fdbd5c140_0 .net "Arith_Enable", 0 0, v0000025fdbd5b6a0_0;  alias, 1 drivers
v0000025fdbd5bf60_0 .var "Arith_Flag", 0 0;
v0000025fdbd5c1e0_0 .var/s "Arith_OUT", 31 0;
v0000025fdbd5c320_0 .net/s "B", 15 0, v0000025fdbdb2d30_0;  alias, 1 drivers
v0000025fdbd5b9c0_0 .net "CLK", 0 0, v0000025fdbdb21f0_0;  alias, 1 drivers
v0000025fdbd5c460_0 .net "RST", 0 0, v0000025fdbdb2970_0;  alias, 1 drivers
E_0000025fdbd54ac0/0 .event negedge, v0000025fdbd5c460_0;
E_0000025fdbd54ac0/1 .event posedge, v0000025fdbd5b9c0_0;
E_0000025fdbd54ac0 .event/or E_0000025fdbd54ac0/0, E_0000025fdbd54ac0/1;
S_0000025fdbd39ad0 .scope module, "CMPU1" "CMP_UNIT" 3 72, 5 1 0, S_0000025fdbd582d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "CMP_Enable";
    .port_info 6 /OUTPUT 16 "CMP_OUT";
    .port_info 7 /OUTPUT 1 "CMP_Flag";
P_0000025fdbd0b9f0 .param/l "CMPEQ" 1 5 19, C4<01>;
P_0000025fdbd0ba28 .param/l "CMPG" 1 5 20, C4<10>;
P_0000025fdbd0ba60 .param/l "CMPL" 1 5 21, C4<11>;
P_0000025fdbd0ba98 .param/l "NOP" 1 5 18, C4<00>;
P_0000025fdbd0bad0 .param/l "Width" 0 5 1, +C4<00000000000000000000000000010000>;
v0000025fdbd5b600_0 .net "A", 15 0, v0000025fdbdb2b50_0;  alias, 1 drivers
v0000025fdbd5b740_0 .net "ALU_FUN", 1 0, L_0000025fdbdb5290;  1 drivers
v0000025fdbd5bce0_0 .net "B", 15 0, v0000025fdbdb2d30_0;  alias, 1 drivers
v0000025fdbd5b880_0 .net "CLK", 0 0, v0000025fdbdb21f0_0;  alias, 1 drivers
v0000025fdbd5c3c0_0 .net "CMP_Enable", 0 0, v0000025fdbd5b920_0;  alias, 1 drivers
v0000025fdbd5b560_0 .var "CMP_Flag", 0 0;
v0000025fdbd5bb00_0 .var "CMP_OUT", 15 0;
v0000025fdbd5ba60_0 .net "RST", 0 0, v0000025fdbdb2970_0;  alias, 1 drivers
S_0000025fdbd18260 .scope module, "D1" "Decoder" 3 36, 6 1 0, S_0000025fdbd582d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALU_FUN";
    .port_info 1 /OUTPUT 1 "Arith_Enable";
    .port_info 2 /OUTPUT 1 "Logic_Enable";
    .port_info 3 /OUTPUT 1 "CMP_Enable";
    .port_info 4 /OUTPUT 1 "Shift_Enable";
P_0000025fdbd10440 .param/l "Arith" 1 6 15, C4<00>;
P_0000025fdbd10478 .param/l "CMP" 1 6 17, C4<10>;
P_0000025fdbd104b0 .param/l "Logic" 1 6 16, C4<01>;
P_0000025fdbd104e8 .param/l "Shift" 1 6 18, C4<11>;
v0000025fdbd5c280_0 .net "ALU_FUN", 1 0, L_0000025fdbdb5dd0;  1 drivers
v0000025fdbd5b6a0_0 .var "Arith_Enable", 0 0;
v0000025fdbd5b920_0 .var "CMP_Enable", 0 0;
v0000025fdbd5bec0_0 .var "Logic_Enable", 0 0;
v0000025fdbd5bba0_0 .var "Shift_Enable", 0 0;
E_0000025fdbd54280 .event anyedge, v0000025fdbd5c280_0;
S_0000025fdbd183f0 .scope module, "LU1" "LOGIC_UNIT" 3 59, 7 1 0, S_0000025fdbd582d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Logic_Enable";
    .port_info 6 /OUTPUT 16 "Logic_OUT";
    .port_info 7 /OUTPUT 1 "Logic_Flag";
P_0000025fdbd0afd0 .param/l "AND" 1 7 18, C4<00>;
P_0000025fdbd0b008 .param/l "NAND" 1 7 20, C4<10>;
P_0000025fdbd0b040 .param/l "NOR" 1 7 21, C4<11>;
P_0000025fdbd0b078 .param/l "OR" 1 7 19, C4<01>;
P_0000025fdbd0b0b0 .param/l "Width" 0 7 1, +C4<00000000000000000000000000010000>;
v0000025fdbd5bc40_0 .net "A", 15 0, v0000025fdbdb2b50_0;  alias, 1 drivers
v0000025fdbd5bd80_0 .net "ALU_FUN", 1 0, L_0000025fdbdb51f0;  1 drivers
v0000025fdbd5be20_0 .net "B", 15 0, v0000025fdbdb2d30_0;  alias, 1 drivers
v0000025fdbdb1ed0_0 .net "CLK", 0 0, v0000025fdbdb21f0_0;  alias, 1 drivers
v0000025fdbdb20b0_0 .net "Logic_Enable", 0 0, v0000025fdbd5bec0_0;  alias, 1 drivers
v0000025fdbdb2ab0_0 .var "Logic_Flag", 0 0;
v0000025fdbdb3230_0 .var "Logic_OUT", 15 0;
v0000025fdbdb1f70_0 .net "RST", 0 0, v0000025fdbdb2970_0;  alias, 1 drivers
S_0000025fdbdb3d50 .scope module, "SHU1" "SHIFT_UNIT" 3 85, 8 1 0, S_0000025fdbd582d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Shift_Enable";
    .port_info 6 /OUTPUT 16 "Shift_OUT";
    .port_info 7 /OUTPUT 1 "Shift_Flag";
P_0000025fdbd0b0f0 .param/l "SHLA" 1 8 19, C4<01>;
P_0000025fdbd0b128 .param/l "SHLB" 1 8 21, C4<11>;
P_0000025fdbd0b160 .param/l "SHRA" 1 8 18, C4<00>;
P_0000025fdbd0b198 .param/l "SHRB" 1 8 20, C4<10>;
P_0000025fdbd0b1d0 .param/l "Width" 0 8 1, +C4<00000000000000000000000000010000>;
v0000025fdbdb2830_0 .net "A", 15 0, v0000025fdbdb2b50_0;  alias, 1 drivers
v0000025fdbdb3190_0 .net "ALU_FUN", 1 0, L_0000025fdbdb5330;  1 drivers
v0000025fdbdb2010_0 .net "B", 15 0, v0000025fdbdb2d30_0;  alias, 1 drivers
v0000025fdbdb3c30_0 .net "CLK", 0 0, v0000025fdbdb21f0_0;  alias, 1 drivers
v0000025fdbdb2650_0 .net "RST", 0 0, v0000025fdbdb2970_0;  alias, 1 drivers
v0000025fdbdb3370_0 .net "Shift_Enable", 0 0, v0000025fdbd5bba0_0;  alias, 1 drivers
v0000025fdbdb3910_0 .var "Shift_Flag", 0 0;
v0000025fdbdb28d0_0 .var "Shift_OUT", 15 0;
S_0000025fdbd29190 .scope task, "check_outputs" "check_outputs" 2 46, 2 46 0, S_0000025fdbd10620;
 .timescale -9 -12;
v0000025fdbdb23d0_0 .var "func", 3 0;
TD_tb_ALU_TOP.check_outputs ;
    %load/vec4 v0000025fdbdb23d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0000025fdbdb2b50_0;
    %pad/s 32;
    %load/vec4 v0000025fdbdb2d30_0;
    %pad/s 32;
    %add;
    %store/vec4 v0000025fdbdb2bf0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025fdbdb3870_0, 0, 1;
    %load/vec4 v0000025fdbdb37d0_0;
    %load/vec4 v0000025fdbdb2bf0_0;
    %cmp/ne;
    %jmp/0xz  T_0.9, 6;
    %vpi_call 2 55 "$error", "ADD mismatch! A=%0d B=%0d DUT=%0d EXP=%0d", v0000025fdbdb2b50_0, v0000025fdbdb2d30_0, v0000025fdbdb37d0_0, v0000025fdbdb2bf0_0 {0 0 0};
T_0.9 ;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0000025fdbdb2b50_0;
    %pad/s 32;
    %load/vec4 v0000025fdbdb2d30_0;
    %pad/s 32;
    %sub;
    %store/vec4 v0000025fdbdb2bf0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025fdbdb3870_0, 0, 1;
    %load/vec4 v0000025fdbdb37d0_0;
    %load/vec4 v0000025fdbdb2bf0_0;
    %cmp/ne;
    %jmp/0xz  T_0.11, 6;
    %vpi_call 2 61 "$error", "SUB mismatch! A=%0d B=%0d DUT=%0d EXP=%0d", v0000025fdbdb2b50_0, v0000025fdbdb2d30_0, v0000025fdbdb37d0_0, v0000025fdbdb2bf0_0 {0 0 0};
T_0.11 ;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0000025fdbdb2b50_0;
    %load/vec4 v0000025fdbdb2d30_0;
    %and;
    %store/vec4 v0000025fdbdb35f0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025fdbdb34b0_0, 0, 1;
    %load/vec4 v0000025fdbdb2470_0;
    %load/vec4 v0000025fdbdb35f0_0;
    %cmp/ne;
    %jmp/0xz  T_0.13, 6;
    %vpi_call 2 69 "$error", "AND mismatch! A=%h B=%h DUT=%h EXP=%h", v0000025fdbdb2b50_0, v0000025fdbdb2d30_0, v0000025fdbdb2470_0, v0000025fdbdb35f0_0 {0 0 0};
T_0.13 ;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0000025fdbdb2b50_0;
    %load/vec4 v0000025fdbdb2d30_0;
    %or;
    %store/vec4 v0000025fdbdb35f0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025fdbdb34b0_0, 0, 1;
    %load/vec4 v0000025fdbdb2470_0;
    %load/vec4 v0000025fdbdb35f0_0;
    %cmp/ne;
    %jmp/0xz  T_0.15, 6;
    %vpi_call 2 75 "$error", "OR mismatch! A=%h B=%h DUT=%h EXP=%h", v0000025fdbdb2b50_0, v0000025fdbdb2d30_0, v0000025fdbdb2470_0, v0000025fdbdb35f0_0 {0 0 0};
T_0.15 ;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0000025fdbdb2b50_0;
    %load/vec4 v0000025fdbdb2d30_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000025fdbdb4070_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025fdbdb5830_0, 0, 1;
    %load/vec4 v0000025fdbdb2290_0;
    %load/vec4 v0000025fdbdb4070_0;
    %cmp/ne;
    %jmp/0xz  T_0.17, 6;
    %vpi_call 2 83 "$error", "SHL mismatch! A=%h B=%0d DUT=%h EXP=%h", v0000025fdbdb2b50_0, v0000025fdbdb2d30_0, v0000025fdbdb2290_0, v0000025fdbdb4070_0 {0 0 0};
T_0.17 ;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0000025fdbdb2b50_0;
    %load/vec4 v0000025fdbdb2d30_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000025fdbdb4070_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025fdbdb5830_0, 0, 1;
    %load/vec4 v0000025fdbdb2290_0;
    %load/vec4 v0000025fdbdb4070_0;
    %cmp/ne;
    %jmp/0xz  T_0.19, 6;
    %vpi_call 2 89 "$error", "SHR mismatch! A=%h B=%0d DUT=%h EXP=%h", v0000025fdbdb2b50_0, v0000025fdbdb2d30_0, v0000025fdbdb2290_0, v0000025fdbdb4070_0 {0 0 0};
T_0.19 ;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0000025fdbdb2b50_0;
    %load/vec4 v0000025fdbdb2d30_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_0.21, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_0.22, 8;
T_0.21 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_0.22, 8;
 ; End of false expr.
    %blend;
T_0.22;
    %store/vec4 v0000025fdbdb25b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025fdbdb2510_0, 0, 1;
    %load/vec4 v0000025fdbdb2c90_0;
    %load/vec4 v0000025fdbdb25b0_0;
    %cmp/ne;
    %jmp/0xz  T_0.23, 6;
    %vpi_call 2 97 "$error", "CMP_EQ mismatch! A=%0d B=%0d DUT=%h EXP=%h", v0000025fdbdb2b50_0, v0000025fdbdb2d30_0, v0000025fdbdb2c90_0, v0000025fdbdb25b0_0 {0 0 0};
T_0.23 ;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0000025fdbdb2d30_0;
    %load/vec4 v0000025fdbdb2b50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.25, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_0.26, 8;
T_0.25 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_0.26, 8;
 ; End of false expr.
    %blend;
T_0.26;
    %store/vec4 v0000025fdbdb25b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025fdbdb2510_0, 0, 1;
    %load/vec4 v0000025fdbdb2c90_0;
    %load/vec4 v0000025fdbdb25b0_0;
    %cmp/ne;
    %jmp/0xz  T_0.27, 6;
    %vpi_call 2 103 "$error", "CMP_GT mismatch! A=%0d B=%0d DUT=%h EXP=%h", v0000025fdbdb2b50_0, v0000025fdbdb2d30_0, v0000025fdbdb2c90_0, v0000025fdbdb25b0_0 {0 0 0};
T_0.27 ;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %end;
    .scope S_0000025fdbd18260;
T_1 ;
    %wait E_0000025fdbd54280;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025fdbd5b6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025fdbd5bec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025fdbd5b920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025fdbd5bba0_0, 0, 1;
    %load/vec4 v0000025fdbd5c280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025fdbd5b6a0_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025fdbd5bec0_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025fdbd5b920_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025fdbd5bba0_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000025fdbd39940;
T_2 ;
    %wait E_0000025fdbd54ac0;
    %load/vec4 v0000025fdbd5c460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025fdbd5c1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025fdbd5bf60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000025fdbd5c140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000025fdbd5c0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0000025fdbd5c000_0;
    %pad/s 32;
    %load/vec4 v0000025fdbd5c320_0;
    %pad/s 32;
    %add;
    %assign/vec4 v0000025fdbd5c1e0_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0000025fdbd5c000_0;
    %pad/s 32;
    %load/vec4 v0000025fdbd5c320_0;
    %pad/s 32;
    %sub;
    %assign/vec4 v0000025fdbd5c1e0_0, 0;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0000025fdbd5c000_0;
    %pad/s 32;
    %load/vec4 v0000025fdbd5c320_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0000025fdbd5c1e0_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0000025fdbd5c000_0;
    %pad/s 32;
    %load/vec4 v0000025fdbd5c320_0;
    %pad/s 32;
    %div/s;
    %assign/vec4 v0000025fdbd5c1e0_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025fdbd5bf60_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025fdbd5c1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025fdbd5bf60_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000025fdbd183f0;
T_3 ;
    %wait E_0000025fdbd54ac0;
    %load/vec4 v0000025fdbdb1f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000025fdbdb3230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025fdbdb2ab0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000025fdbdb20b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000025fdbd5bd80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0000025fdbd5bc40_0;
    %load/vec4 v0000025fdbd5be20_0;
    %and;
    %assign/vec4 v0000025fdbdb3230_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0000025fdbd5bc40_0;
    %load/vec4 v0000025fdbd5be20_0;
    %or;
    %assign/vec4 v0000025fdbdb3230_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0000025fdbd5bc40_0;
    %load/vec4 v0000025fdbd5be20_0;
    %and;
    %inv;
    %assign/vec4 v0000025fdbdb3230_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0000025fdbd5bc40_0;
    %load/vec4 v0000025fdbd5be20_0;
    %or;
    %inv;
    %assign/vec4 v0000025fdbdb3230_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025fdbdb2ab0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000025fdbdb3230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025fdbdb2ab0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000025fdbd39ad0;
T_4 ;
    %wait E_0000025fdbd54ac0;
    %load/vec4 v0000025fdbd5ba60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000025fdbd5bb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025fdbd5b560_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000025fdbd5c3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000025fdbd5b740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000025fdbd5bb00_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0000025fdbd5b600_0;
    %load/vec4 v0000025fdbd5bce0_0;
    %cmp/e;
    %jmp/0xz  T_4.9, 4;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000025fdbd5bb00_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000025fdbd5bb00_0, 0;
T_4.10 ;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0000025fdbd5bce0_0;
    %load/vec4 v0000025fdbd5b600_0;
    %cmp/u;
    %jmp/0xz  T_4.11, 5;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000025fdbd5bb00_0, 0;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000025fdbd5bb00_0, 0;
T_4.12 ;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0000025fdbd5b600_0;
    %load/vec4 v0000025fdbd5bce0_0;
    %cmp/u;
    %jmp/0xz  T_4.13, 5;
    %pushi/vec4 3, 0, 16;
    %assign/vec4 v0000025fdbd5bb00_0, 0;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000025fdbd5bb00_0, 0;
T_4.14 ;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025fdbd5b560_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000025fdbd5bb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025fdbd5b560_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000025fdbdb3d50;
T_5 ;
    %wait E_0000025fdbd54ac0;
    %load/vec4 v0000025fdbdb2650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000025fdbdb28d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025fdbdb3910_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000025fdbdb3370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000025fdbdb3190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0000025fdbdb2830_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000025fdbdb28d0_0, 0;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0000025fdbdb2830_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000025fdbdb28d0_0, 0;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0000025fdbdb2010_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000025fdbdb28d0_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0000025fdbdb2010_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000025fdbdb28d0_0, 0;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025fdbdb3910_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000025fdbdb28d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025fdbdb3910_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000025fdbd10620;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025fdbdb21f0_0, 0, 1;
T_6.0 ;
    %delay 5000, 0;
    %load/vec4 v0000025fdbdb21f0_0;
    %inv;
    %store/vec4 v0000025fdbdb21f0_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0000025fdbd10620;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025fdbdb2970_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000025fdbdb2b50_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000025fdbdb2d30_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000025fdbdb3730_0, 0, 4;
    %delay 12000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025fdbdb2970_0, 0, 1;
    %wait E_0000025fdbd54940;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0000025fdbdb2b50_0, 0, 16;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0000025fdbdb2d30_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000025fdbdb3730_0, 0, 4;
    %wait E_0000025fdbd54940;
    %load/vec4 v0000025fdbdb3730_0;
    %store/vec4 v0000025fdbdb23d0_0, 0, 4;
    %fork TD_tb_ALU_TOP.check_outputs, S_0000025fdbd29190;
    %join;
    %wait E_0000025fdbd54940;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0000025fdbdb2b50_0, 0, 16;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v0000025fdbdb2d30_0, 0, 16;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000025fdbdb3730_0, 0, 4;
    %wait E_0000025fdbd54940;
    %load/vec4 v0000025fdbdb3730_0;
    %store/vec4 v0000025fdbdb23d0_0, 0, 4;
    %fork TD_tb_ALU_TOP.check_outputs, S_0000025fdbd29190;
    %join;
    %wait E_0000025fdbd54940;
    %pushi/vec4 65280, 0, 16;
    %store/vec4 v0000025fdbdb2b50_0, 0, 16;
    %pushi/vec4 4080, 0, 16;
    %store/vec4 v0000025fdbdb2d30_0, 0, 16;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000025fdbdb3730_0, 0, 4;
    %wait E_0000025fdbd54940;
    %load/vec4 v0000025fdbdb3730_0;
    %store/vec4 v0000025fdbdb23d0_0, 0, 4;
    %fork TD_tb_ALU_TOP.check_outputs, S_0000025fdbd29190;
    %join;
    %wait E_0000025fdbd54940;
    %pushi/vec4 43605, 0, 16;
    %store/vec4 v0000025fdbdb2b50_0, 0, 16;
    %pushi/vec4 255, 0, 16;
    %store/vec4 v0000025fdbdb2d30_0, 0, 16;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000025fdbdb3730_0, 0, 4;
    %wait E_0000025fdbd54940;
    %load/vec4 v0000025fdbdb3730_0;
    %store/vec4 v0000025fdbdb23d0_0, 0, 4;
    %fork TD_tb_ALU_TOP.check_outputs, S_0000025fdbd29190;
    %join;
    %wait E_0000025fdbd54940;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0000025fdbdb2b50_0, 0, 16;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0000025fdbdb2d30_0, 0, 16;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000025fdbdb3730_0, 0, 4;
    %wait E_0000025fdbd54940;
    %load/vec4 v0000025fdbdb3730_0;
    %store/vec4 v0000025fdbdb23d0_0, 0, 4;
    %fork TD_tb_ALU_TOP.check_outputs, S_0000025fdbd29190;
    %join;
    %wait E_0000025fdbd54940;
    %pushi/vec4 25, 0, 16;
    %store/vec4 v0000025fdbdb2b50_0, 0, 16;
    %pushi/vec4 25, 0, 16;
    %store/vec4 v0000025fdbdb2d30_0, 0, 16;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000025fdbdb3730_0, 0, 4;
    %wait E_0000025fdbd54940;
    %load/vec4 v0000025fdbdb3730_0;
    %store/vec4 v0000025fdbdb23d0_0, 0, 4;
    %fork TD_tb_ALU_TOP.check_outputs, S_0000025fdbd29190;
    %join;
    %wait E_0000025fdbd54940;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0000025fdbdb2b50_0, 0, 16;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0000025fdbdb2d30_0, 0, 16;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000025fdbdb3730_0, 0, 4;
    %wait E_0000025fdbd54940;
    %load/vec4 v0000025fdbdb3730_0;
    %store/vec4 v0000025fdbdb23d0_0, 0, 4;
    %fork TD_tb_ALU_TOP.check_outputs, S_0000025fdbd29190;
    %join;
    %delay 20000, 0;
    %vpi_call 2 146 "$display", "All tests finished." {0 0 0};
    %vpi_call 2 147 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "ALU_TOP_tb.v";
    "./ALU_TOP.v";
    "./ARITHMATIC_UNIT.v";
    "./CMP_UNIT.v";
    "./Decoder.v";
    "./LOGIC_UNIT.v";
    "./SHIFT_UNIT.v";
