<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="rayTriangleIntersect" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="dir_DRAM" src_type="ap_fixed&lt;32, 16, AP_TRN, AP_WRAP, 0&gt;*" src_isptr="1" src_bitwidth="32" src_size_or_depth="3">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="dir" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="P1_DRAM" src_type="ap_fixed&lt;32, 16, AP_TRN, AP_WRAP, 0&gt;*" src_isptr="1" src_bitwidth="32" src_size_or_depth="18960">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="P1_DRAM" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="P2_DRAM" src_type="ap_fixed&lt;32, 16, AP_TRN, AP_WRAP, 0&gt;*" src_isptr="1" src_bitwidth="32" src_size_or_depth="18960">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="P2_DRAM" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="P3_DRAM" src_type="ap_fixed&lt;32, 16, AP_TRN, AP_WRAP, 0&gt;*" src_isptr="1" src_bitwidth="32" src_size_or_depth="18960">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="P3_DRAM" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52"/>
        </hw>
      </arg>
      <arg id="4" access_type="w" src_name="intersectIndex" src_type="ap_fixed&lt;32, 16, AP_TRN, AP_WRAP, 0&gt;*" src_isptr="1" src_bitwidth="32" src_size_or_depth="2">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="intersectIndex" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0"/>
    </return>
  </kernel>
</root>
