library verilog;
use verilog.vl_types.all;
entity InsMem is
    port(
        InsAddr         : in     vl_logic_vector(31 downto 0);
        InsData         : out    vl_logic_vector(31 downto 0)
    );
end InsMem;
