

================================================================
== Vitis HLS Report for 'round_float32_to_bf16_ieee'
================================================================
* Date:           Thu Oct 30 14:45:26 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.905 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.90>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%x_in_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_in" [activation_accelerator.cpp:17]   --->   Operation 2 'read' 'x_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%fbits = bitcast i32 %x_in_read" [activation_accelerator.cpp:19]   --->   Operation 3 'bitcast' 'fbits' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%full_mant = trunc i32 %fbits" [activation_accelerator.cpp:19]   --->   Operation 4 'trunc' 'full_mant' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%lower = trunc i32 %fbits" [activation_accelerator.cpp:19]   --->   Operation 5 'trunc' 'lower' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ret = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %fbits, i32 16, i32 31" [activation_accelerator.cpp:25]   --->   Operation 6 'partselect' 'ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node rounded)   --->   "%round_up = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %fbits, i32 16" [activation_accelerator.cpp:25]   --->   Operation 7 'bitselect' 'round_up' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %fbits, i32 23, i32 30" [activation_accelerator.cpp:28]   --->   Operation 8 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%exp_field = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i8.i23, i8 %tmp, i23 0" [activation_accelerator.cpp:28]   --->   Operation 9 'bitconcatenate' 'exp_field' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%icmp_ln31 = icmp_eq  i31 %exp_field, i31 2139095040" [activation_accelerator.cpp:31]   --->   Operation 10 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %fbits, i32 16, i32 22" [activation_accelerator.cpp:32]   --->   Operation 11 'partselect' 'trunc_ln32_1' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.92ns)   --->   "%icmp_ln36 = icmp_ne  i23 %full_mant, i23 0" [activation_accelerator.cpp:36]   --->   Operation 12 'icmp' 'icmp_ln36' <Predicate = (icmp_ln31)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.77ns)   --->   "%icmp_ln36_1 = icmp_eq  i7 %trunc_ln32_1, i7 0" [activation_accelerator.cpp:36]   --->   Operation 13 'icmp' 'icmp_ln36_1' <Predicate = (icmp_ln31)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node ret_2)   --->   "%and_ln36 = and i1 %icmp_ln36, i1 %icmp_ln36_1" [activation_accelerator.cpp:36]   --->   Operation 14 'and' 'and_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node ret_2)   --->   "%tmp_1 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %fbits, i32 17, i32 31" [activation_accelerator.cpp:37]   --->   Operation 15 'partselect' 'tmp_1' <Predicate = (and_ln36 & icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node ret_2)   --->   "%ret_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %tmp_1, i1 1" [activation_accelerator.cpp:37]   --->   Operation 16 'bitconcatenate' 'ret_1' <Predicate = (and_ln36 & icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.35ns) (out node of the LUT)   --->   "%ret_2 = select i1 %and_ln36, i16 %ret_1, i16 %ret" [activation_accelerator.cpp:36]   --->   Operation 17 'select' 'ret_2' <Predicate = (icmp_ln31)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.85ns)   --->   "%icmp_ln48 = icmp_ugt  i16 %lower, i16 32768" [activation_accelerator.cpp:48]   --->   Operation 18 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln31)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node rounded)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %fbits, i32 15" [activation_accelerator.cpp:50]   --->   Operation 19 'bitselect' 'tmp_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node rounded)   --->   "%round_up_1 = and i1 %round_up, i1 %tmp_4" [activation_accelerator.cpp:50]   --->   Operation 20 'and' 'round_up_1' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node rounded)   --->   "%empty = or i1 %icmp_ln48, i1 %round_up_1" [activation_accelerator.cpp:48]   --->   Operation 21 'or' 'empty' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node rounded)   --->   "%zext_ln58 = zext i1 %empty" [activation_accelerator.cpp:58]   --->   Operation 22 'zext' 'zext_ln58' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.85ns) (out node of the LUT)   --->   "%rounded = add i16 %zext_ln58, i16 %ret" [activation_accelerator.cpp:64]   --->   Operation 23 'add' 'rounded' <Predicate = (!icmp_ln31)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %rounded, i32 7, i32 14" [activation_accelerator.cpp:61]   --->   Operation 24 'partselect' 'tmp_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%new_exp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %tmp_2, i7 0" [activation_accelerator.cpp:61]   --->   Operation 25 'bitconcatenate' 'new_exp' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.84ns)   --->   "%icmp_ln63 = icmp_eq  i15 %new_exp, i15 32640" [activation_accelerator.cpp:63]   --->   Operation 26 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln31)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node retval_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %rounded, i32 15" [activation_accelerator.cpp:64]   --->   Operation 27 'bitselect' 'tmp_5' <Predicate = (icmp_ln63 & !icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node retval_1)   --->   "%res = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %tmp_5, i15 32640" [activation_accelerator.cpp:64]   --->   Operation 28 'bitconcatenate' 'res' <Predicate = (icmp_ln63 & !icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node retval_1)   --->   "%select_ln63 = select i1 %icmp_ln63, i16 %res, i16 %rounded" [activation_accelerator.cpp:63]   --->   Operation 29 'select' 'select_ln63' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.35ns) (out node of the LUT)   --->   "%retval_1 = select i1 %icmp_ln31, i16 %ret_2, i16 %select_ln63" [activation_accelerator.cpp:31]   --->   Operation 30 'select' 'retval_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln69 = ret i16 %retval_1" [activation_accelerator.cpp:69]   --->   Operation 31 'ret' 'ret_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.905ns
The critical path consists of the following:
	wire read operation ('x_in', activation_accelerator.cpp:17) on port 'x_in' (activation_accelerator.cpp:17) [2]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln48', activation_accelerator.cpp:48) [18]  (0.853 ns)
	'or' operation 1 bit ('empty', activation_accelerator.cpp:48) [21]  (0.000 ns)
	'add' operation 16 bit ('rounded', activation_accelerator.cpp:64) [23]  (0.853 ns)
	'icmp' operation 1 bit ('icmp_ln63', activation_accelerator.cpp:63) [26]  (0.842 ns)
	'select' operation 16 bit ('select_ln63', activation_accelerator.cpp:63) [29]  (0.000 ns)
	'select' operation 16 bit ('retval_1', activation_accelerator.cpp:31) [30]  (0.357 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
