<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.10.1.112

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 27 11:43:31 2018


Command Line:  synthesis -f motor_controller_impl1_lattice.synproj -gui -msgset C:/lscc/Projects/motor_controller/promote.xml 

Synthesis options:
The -a option is MachXO3LF.
The -s option is 5.
The -t option is CABGA256.
The -d option is LCMXO3LF-6900C.
Using package CABGA256.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO3LF

### Device  : LCMXO3LF-6900C

### Package : CABGA256

### Speed   : 5

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = drone2.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/Projects/motor_controller (searchpath added)
-p C:/lscc/diamond/3.10_x64/ispfpga/xo3c00f/data (searchpath added)
-p C:/lscc/Projects/motor_controller/impl1 (searchpath added)
-p C:/lscc/Projects/motor_controller (searchpath added)
Verilog design file = C:/lscc/Projects/motor_controller/impl1/source/common_defines.v
Verilog design file = C:/lscc/Projects/motor_controller/impl1/source/pwm_generator.v
Verilog design file = C:/lscc/Projects/motor_controller/impl1/source/pwm_generator_block.v
Verilog design file = C:/lscc/Projects/motor_controller/impl1/source/pwm_reader.v
Verilog design file = C:/lscc/Projects/motor_controller/impl1/source/pwm_to_value.v
Verilog design file = C:/lscc/Projects/motor_controller/impl1/source/receiver.v
Verilog design file = C:/lscc/Projects/motor_controller/impl1/source/us_clk.v
Verilog design file = C:/lscc/Projects/motor_controller/impl1/source/top_motor_controller.v
NGD file = motor_controller_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/projects/motor_controller/impl1/source/common_defines.v. VERI-1482
Analyzing Verilog file c:/lscc/projects/motor_controller/impl1/source/pwm_generator.v. VERI-1482
INFO - synthesis: c:/lscc/projects/motor_controller/impl1/source/pwm_generator.v(24): analyzing included file c:/lscc/projects/motor_controller/impl1/source/common_defines.v. VERI-1328
Analyzing Verilog file c:/lscc/projects/motor_controller/impl1/source/pwm_generator_block.v. VERI-1482
INFO - synthesis: c:/lscc/projects/motor_controller/impl1/source/pwm_generator_block.v(24): analyzing included file c:/lscc/projects/motor_controller/impl1/source/common_defines.v. VERI-1328
Analyzing Verilog file c:/lscc/projects/motor_controller/impl1/source/pwm_reader.v. VERI-1482
INFO - synthesis: c:/lscc/projects/motor_controller/impl1/source/pwm_reader.v(26): analyzing included file c:/lscc/projects/motor_controller/impl1/source/common_defines.v. VERI-1328
Analyzing Verilog file c:/lscc/projects/motor_controller/impl1/source/pwm_to_value.v. VERI-1482
INFO - synthesis: c:/lscc/projects/motor_controller/impl1/source/pwm_to_value.v(21): analyzing included file c:/lscc/projects/motor_controller/impl1/source/common_defines.v. VERI-1328
Analyzing Verilog file c:/lscc/projects/motor_controller/impl1/source/receiver.v. VERI-1482
INFO - synthesis: c:/lscc/projects/motor_controller/impl1/source/receiver.v(27): analyzing included file c:/lscc/projects/motor_controller/impl1/source/common_defines.v. VERI-1328
Analyzing Verilog file c:/lscc/projects/motor_controller/impl1/source/us_clk.v. VERI-1482
Analyzing Verilog file c:/lscc/projects/motor_controller/impl1/source/top_motor_controller.v. VERI-1482
INFO - synthesis: c:/lscc/projects/motor_controller/impl1/source/top_motor_controller.v(38): analyzing included file c:/lscc/projects/motor_controller/impl1/source/common_defines.v. VERI-1328
Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Top module name (Verilog): drone2
INFO - synthesis: c:/lscc/projects/motor_controller/impl1/source/top_motor_controller.v(40): compiling module drone2. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1759): compiling module OSCH(NOM_FREQ="38.00"). VERI-1018
INFO - synthesis: c:/lscc/projects/motor_controller/impl1/source/us_clk.v(13): compiling module us_clk. VERI-1018
INFO - synthesis: c:/lscc/projects/motor_controller/impl1/source/receiver.v(29): compiling module receiver. VERI-1018
INFO - synthesis: c:/lscc/projects/motor_controller/impl1/source/pwm_reader.v(28): compiling module pwm_reader(DEFAULT_PWM_TIME_HIGH_US=16'b01111101000). VERI-1018
INFO - synthesis: c:/lscc/projects/motor_controller/impl1/source/pwm_to_value.v(23): compiling module pwm_to_value. VERI-1018
INFO - synthesis: c:/lscc/projects/motor_controller/impl1/source/pwm_generator.v(26): compiling module pwm_generator. VERI-1018
INFO - synthesis: c:/lscc/projects/motor_controller/impl1/source/pwm_generator_block.v(26): compiling module pwm_generator_block. VERI-1018
WARNING - synthesis: c:/lscc/projects/motor_controller/impl1/source/pwm_generator_block.v(80): expression size 8 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/lscc/projects/motor_controller/impl1/source/top_motor_controller.v(60): net throttle_val[7] does not have a driver. VDB-1002
WARNING - synthesis: c:/lscc/projects/motor_controller/impl1/source/top_motor_controller.v(164): input port motor_2_rate[7] is not connected on this instance. VDB-1013
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Top-level module name = drone2.
WARNING - synthesis: c:/lscc/projects/motor_controller/impl1/source/pwm_generator.v(32): net \pwm_generator/motor_2_rate[7] does not have a driver. VDB-1002
WARNING - synthesis: c:/lscc/projects/motor_controller/impl1/source/pwm_generator.v(33): net \pwm_generator/motor_3_rate[7] does not have a driver. VDB-1002
WARNING - synthesis: c:/lscc/projects/motor_controller/impl1/source/pwm_generator.v(34): net \pwm_generator/motor_4_rate[7] does not have a driver. VDB-1002
######## Missing driver on net throttle_val[7]. Patching with GND.
######## Missing driver on net throttle_val[6]. Patching with GND.
######## Missing driver on net throttle_val[5]. Patching with GND.
######## Missing driver on net throttle_val[4]. Patching with GND.
######## Missing driver on net throttle_val[3]. Patching with GND.
######## Missing driver on net throttle_val[2]. Patching with GND.
######## Missing driver on net throttle_val[1]. Patching with GND.
######## Missing driver on net throttle_val[0]. Patching with GND.
######## Missing driver on net \pwm_generator/motor_2_rate[7]. Patching with GND.
######## Missing driver on net \pwm_generator/motor_2_rate[6]. Patching with GND.
######## Missing driver on net \pwm_generator/motor_2_rate[5]. Patching with GND.
######## Missing driver on net \pwm_generator/motor_2_rate[4]. Patching with GND.
######## Missing driver on net \pwm_generator/motor_2_rate[3]. Patching with GND.
######## Missing driver on net \pwm_generator/motor_2_rate[2]. Patching with GND.
######## Missing driver on net \pwm_generator/motor_2_rate[1]. Patching with GND.
######## Missing driver on net \pwm_generator/motor_2_rate[0]. Patching with GND.
######## Missing driver on net \pwm_generator/motor_3_rate[7]. Patching with GND.
######## Missing driver on net \pwm_generator/motor_3_rate[6]. Patching with GND.
######## Missing driver on net \pwm_generator/motor_3_rate[5]. Patching with GND.
######## Missing driver on net \pwm_generator/motor_3_rate[4]. Patching with GND.
######## Missing driver on net \pwm_generator/motor_3_rate[3]. Patching with GND.
######## Missing driver on net \pwm_generator/motor_3_rate[2]. Patching with GND.
######## Missing driver on net \pwm_generator/motor_3_rate[1]. Patching with GND.
######## Missing driver on net \pwm_generator/motor_3_rate[0]. Patching with GND.
######## Missing driver on net \pwm_generator/motor_4_rate[7]. Patching with GND.
######## Missing driver on net \pwm_generator/motor_4_rate[6]. Patching with GND.
######## Missing driver on net \pwm_generator/motor_4_rate[5]. Patching with GND.
######## Missing driver on net \pwm_generator/motor_4_rate[4]. Patching with GND.
######## Missing driver on net \pwm_generator/motor_4_rate[3]. Patching with GND.
######## Missing driver on net \pwm_generator/motor_4_rate[2]. Patching with GND.
######## Missing driver on net \pwm_generator/motor_4_rate[1]. Patching with GND.
######## Missing driver on net \pwm_generator/motor_4_rate[0]. Patching with GND.
INFO - synthesis: Extracted state machine for register '\pwm_generator/pwm1/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 001 

 010 

 100 

original encoding -> new encoding (one-hot encoding)

 001 -> 001

 010 -> 010

 100 -> 100




WARNING - synthesis: Bit 8 of Register \pwm_generator/m1_rate is stuck at Zero
WARNING - synthesis: Bit 9 of Register \pwm_generator/m1_rate is stuck at Zero
GSR instance connected to net machxo3_switch_reset_n_c.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in drone2_drc.log.
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file motor_controller_impl1.ngd.

################### Begin Area Report (drone2)######################
Number of register bits => 98 of 7485 (1 % )
CCU2D => 35
FD1P3AX => 26
FD1P3IX => 12
FD1P3JX => 6
FD1S3AX => 8
FD1S3AY => 2
FD1S3IX => 40
FD1S3JX => 4
GSR => 1
IB => 3
LUT4 => 120
OB => 9
OSCH => 1
PFUMX => 2
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : us_clk_divider/us_clk, loads : 75
  Net : sys_clk, loads : 24
Clock Enable Nets
Number of Clock Enables: 7
Top 7 highest fanout Clock Enables:
  Net : pwm_generator/high_counter_9__N_250, loads : 29
  Net : receiver/throttle_reader/us_clk_enable_16, loads : 14
  Net : pwm_generator/us_clk_enable_1, loads : 12
  Net : pwm_generator/us_clk_enable_28, loads : 10
  Net : receiver/throttle_reader/us_clk_enable_35, loads : 8
  Net : receiver/throttle_reader/us_clk_enable_18, loads : 2
  Net : receiver/throttle_reader/us_clk_enable_36, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : receiver/throttle_reader/state_1, loads : 35
  Net : pwm_generator/high_counter_9__N_250, loads : 30
  Net : machxo3_switch_reset_n_c, loads : 27
  Net : receiver/throttle_reader/state_0, loads : 26
  Net : receiver/throttle_reader/state_2, loads : 26
  Net : state_2__N_92_c_1, loads : 24
  Net : receiver/throttle_reader/pwm_pulse_level_flag, loads : 22
  Net : receiver/throttle_reader/n1795, loads : 15
  Net : receiver/throttle_reader/us_clk_enable_16, loads : 14
  Net : us_clk_divider/n950, loads : 13
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets sys_clk]                 |  200.000 MHz|  111.769 MHz|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets us_clk]                  |  200.000 MHz|  101.771 MHz|     7 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 62.957  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 3.281  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
