# risc-v_cpu_core
RISC-V 5-stage pipelined CPU core in SystemVerilog
