# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 980 0.000256 2048 0.78 4290 79616 11.4467 8.91654 690.383 262.111 972.969 973.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 980 0.000256 2048 0.78 4290 79488 11.4473 8.87485 817.74 261.646 1099.82 1099.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 980 0.000256 2048 0.78 4290 79360 11.4153 8.90678 849.153 261.756 1131.34 1131.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 980 0.000256 2048 0.78 4290 79488 11.4317 8.87808 793.698 261.942 1076.06 1076.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 980 0.000256 2048 0.78 4290 79200 11.4538 8.89821 801.432 261.307 1083.2 1083.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 980 0.000256 2048 0.78 4290 79296 11.4026 8.85968 824.255 261.188 1105.82 1105.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 980 0.000256 2048 0.78 4290 79680 11.4673 8.88365 831.715 261.818 1114 1114.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 980 0.000256 2048 0.78 4290 79360 11.4011 8.87232 799.583 261.42 1081.39 1081.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 980 0.000256 2048 0.78 4290 78336 11.3821 8.81664 797.049 260.151 1077.51 1077.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 980 0.000256 2048 0.78 4290 78400 11.4105 8.84122 859.251 260.526 1140.14 1140.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 980 0.000256 2048 0.78 4290 78848 11.4475 8.87389 1009.78 261.963 1292.18 1292.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 980 0.000256 2048 0.78 4290 79744 11.4331 8.88627 700.477 262.081 982.989 983.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 980 0.000256 2048 0.78 4290 79680 11.4916 8.93139 707.639 262.248 990.424 990.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 980 0.000256 2048 0.78 4290 79680 11.4419 8.88864 701.921 261.914 984.279 984.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 980 0.000256 2048 0.78 4290 79520 11.46 8.90803 718.716 261.631 1000.83 1000.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 980 0.000256 2048 0.78 4290 79616 11.4402 8.89773 712.687 261.96 995.097 995.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 980 0.000256 2048 0.78 4290 79488 11.4456 8.86819 834.307 261.612 1116.34 1116.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 980 0.000256 2048 0.78 4290 79360 11.3994 8.86243 814.459 261.525 1096.36 1096.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 980 0.000256 2048 0.78 4290 79488 11.4264 8.88179 869.976 262.173 1152.57 1152.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 980 0.000256 2048 0.78 4290 79200 11.4522 8.88122 859.619 261.119 1141.19 1141.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 980 0.000256 2048 0.78 4290 79296 11.4083 8.85677 867.001 261.411 1148.78 1148.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 980 0.000256 2048 0.78 4290 79200 11.4752 8.89219 849.305 262.06 1131.85 1131.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 980 0.000256 2048 0.78 4290 79360 11.4044 8.85779 816.228 261.441 1098.04 1098.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 980 0.000256 2048 0.78 4290 78336 11.3706 8.82688 944.091 260.395 1224.79 1224.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 980 0.000256 2048 0.78 4290 78400 11.4131 8.85718 949.509 260.563 1230.45 1230.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 980 0.000256 2048 0.78 4290 78848 11.4346 8.88755 871.051 261.789 1153.27 1153.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 980 0.000256 2048 0.78 4300 79616 11.4315 8.87603 662.968 264.393 947.777 947.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 980 0.000256 2048 0.78 4300 79680 11.4815 8.92941 744.216 262.272 1027.01 1027.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 980 0.000256 2048 0.78 4300 79680 11.4344 8.89242 696.339 262.121 978.898 978.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 980 0.000256 2048 0.78 4300 79520 11.4527 8.89018 706.634 261.858 988.943 989.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 980 0.000256 2048 0.78 4300 79616 11.4389 8.89293 688.478 261.92 970.845 970.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 980 0.000256 2048 0.78 4300 79488 11.4432 8.86989 882.398 261.614 1164.43 1164.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 980 0.000256 2048 0.78 4300 79488 11.4225 8.88422 615.306 261.62 897.341 897.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 980 0.000256 2048 0.78 4300 79360 11.3937 8.88013 844.45 261.318 1126.15 1126.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 980 0.000256 2048 0.78 4300 79360 11.4035 8.88422 593.384 261.476 875.253 875.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 980 0.000256 2048 0.78 4300 79488 11.4253 8.87107 789.703 262.427 1072.54 1072.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 980 0.000256 2048 0.78 4300 78336 11.3697 8.85581 561.826 260.367 842.527 842.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 980 0.000256 2048 0.78 4300 79200 11.4486 8.86582 826.989 261.055 1108.47 1108.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 980 0.000256 2048 0.78 4300 78400 11.4093 8.83782 578.426 260.348 859.128 859.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 980 0.000256 2048 0.78 4300 79296 11.4022 8.85654 1058.25 261.183 1339.8 1339.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 980 0.000256 2048 0.78 4300 78848 11.3637 8.83309 686.901 260.328 967.534 967.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 980 0.000256 2048 0.78 4300 79200 11.4769 8.9047 1012.1 262.004 1294.6 1294.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 980 0.000256 2048 0.78 4300 78720 11.4092 8.84122 682.201 260.852 963.412 963.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 980 0.000256 2048 0.78 4300 79360 11.4084 8.86285 983.826 261.441 1265.65 1265.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 980 0.000256 2048 0.78 4300 78848 11.4435 8.87808 659.18 261.738 941.348 941.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 980 0.000256 2048 0.78 4300 78336 11.3688 8.82893 849.302 260.416 1130.03 1130.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 980 0.000256 2048 0.78 4300 78336 11.3998 8.83942 597.649 260.755 878.757 878.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 980 0.000256 2048 0.78 4300 78400 11.411 8.83856 882.013 260.527 1162.9 1163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 980 0.000256 2048 0.78 4300 76800 11.3532 8.81382 622.535 258.91 901.719 901.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 980 0.000256 2048 0.78 4296 79616 11.4197 8.87437 651.774 261.829 934.01 934.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 980 0.000256 2048 0.78 4296 79680 11.4898 8.9088 694.844 261.966 977.322 977.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 980 0.000256 2048 0.78 4296 79680 11.4276 8.88368 685.892 261.912 968.225 968.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 980 0.000256 2048 0.78 4296 79488 11.4319 8.86704 442.47 262.001 724.877 724.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 980 0.000256 2048 0.78 4296 79520 11.4545 8.88048 790.768 261.886 1073.1 1073.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 980 0.000256 2048 0.78 4296 79296 11.4028 8.87808 501.437 261.233 783.056 783.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 980 0.000256 2048 0.78 4296 79616 11.4284 8.91904 738.451 261.853 1020.76 1020.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 980 0.000256 2048 0.78 4296 79360 11.4037 8.85408 480.172 261.399 761.939 762.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 980 0.000256 2048 0.78 4296 79488 11.4438 8.87792 842.557 261.628 1124.62 1124.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 980 0.000256 2048 0.78 4296 79488 11.4201 8.89882 594 261.58 876.006 876.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 980 0.000256 2048 0.78 4296 79360 11.4076 8.87942 796.674 261.213 1078.29 1078.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 980 0.000256 2048 0.78 4296 79360 11.3939 8.86237 574.373 261.682 856.421 856.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 980 0.000256 2048 0.78 4296 79488 11.4256 8.87235 1026.99 262.195 1309.59 1309.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 980 0.000256 2048 0.78 4296 78336 11.3676 8.83466 647.593 260.229 928.136 928.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 980 0.000256 2048 0.78 4296 79200 11.4442 8.88838 1006.89 261.115 1288.45 1288.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 980 0.000256 2048 0.78 4296 78400 11.4069 8.84253 676.54 260.293 957.188 957.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 980 0.000256 2048 0.78 4296 79296 11.3996 8.88438 987.206 261.407 1269.01 1269.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 980 0.000256 2048 0.78 4296 78848 11.351 8.84326 651.915 260.283 932.507 932.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 980 0.000256 2048 0.78 4296 79200 11.4866 8.9216 956.501 261.826 1238.85 1238.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 980 0.000256 2048 0.78 4296 78720 11.4093 8.85555 617.692 260.812 898.88 898.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 980 0.000256 2048 0.78 4296 79360 11.3978 8.86032 917.073 261.654 1199.1 1199.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 980 0.000256 2048 0.78 4296 78848 11.4404 8.86989 614.272 261.712 896.402 896.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 980 0.000256 2048 0.78 4300 79488 11.4189 8.87398 739.944 261.837 1022.19 1022.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 980 0.000256 2048 0.78 4300 79520 11.4872 8.89862 667.443 262.276 950.213 950.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 980 0.000256 2048 0.78 4300 79040 11.413 8.93318 429.953 261.492 711.899 711.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 980 0.000256 2048 0.78 4300 79488 11.4437 8.88381 708.622 262.095 991.157 991.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 980 0.000256 2048 0.78 4300 79488 11.4232 8.93853 457.068 262.26 739.795 739.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 980 0.000256 2048 0.78 4300 79296 11.4564 8.88109 757.804 261.819 1040.07 1040.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 980 0.000256 2048 0.78 4300 78848 11.423 8.86374 481.087 261.378 762.857 762.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 980 0.000256 2048 0.78 4300 79360 11.4354 8.89651 772.888 261.853 1055.19 1055.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 980 0.000256 2048 0.78 4300 78848 11.4193 8.86192 497.757 261.593 779.744 779.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 980 0.000256 2048 0.78 4300 79200 11.4483 8.87603 838.654 261.643 1120.73 1120.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 980 0.000256 2048 0.78 4300 78912 11.4392 8.87568 604.496 261.867 886.79 886.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 980 0.000256 2048 0.78 4300 79040 11.4126 8.91712 814.896 261.495 1096.83 1096.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 980 0.000256 2048 0.78 4300 78720 11.4198 8.95622 572.991 261.487 854.963 855.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 980 0.000256 2048 0.78 4300 79488 11.4278 8.88627 998.669 262.198 1281.29 1281.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 980 0.000256 2048 0.78 4300 78336 11.3672 8.82688 659.969 260.391 940.659 940.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 980 0.000256 2048 0.78 4300 79200 11.4423 8.87315 994.049 261.111 1275.58 1275.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 980 0.000256 2048 0.78 4300 78400 11.4145 8.83638 665.814 260.242 946.413 946.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 980 0.000256 2048 0.78 4300 78848 11.4155 8.88998 961.896 261.132 1243.44 1243.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 980 0.000256 2048 0.78 4300 77952 11.3798 8.82387 626.163 260.291 906.767 906.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 980 0.000256 2048 0.78 4300 79200 11.472 8.90208 935.249 261.807 1217.54 1217.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 980 0.000256 2048 0.78 4300 78720 11.3988 8.83917 618.144 260.849 899.337 899.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 980 0.000256 2048 0.78 4300 78848 11.425 8.85942 892.567 261.624 1174.59 1174.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 980 0.000256 2048 0.78 4300 78848 11.4298 8.89408 628.6 261.995 911.03 911.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 980 0.000256 2048 0.78 4288 79616 11.4286 8.87283 647.694 261.868 929.976 930.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 980 0.000256 2048 0.78 4288 79616 11.4314 8.92928 418.95 261.854 701.272 701.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 980 0.000256 2048 0.78 4288 79680 11.47 8.88832 662.826 262.239 945.532 945.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 980 0.000256 2048 0.78 4288 79360 11.407 8.97373 427.753 261.328 709.572 709.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 980 0.000256 2048 0.78 4288 79488 11.4315 8.91085 715.344 262.045 997.844 997.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 980 0.000256 2048 0.78 4288 79488 11.4197 8.9208 464.863 262.005 747.318 747.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 980 0.000256 2048 0.78 4288 79520 11.4571 8.87798 709.001 261.858 991.306 991.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 980 0.000256 2048 0.78 4288 79296 11.4041 8.85776 453.282 261.223 734.876 734.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 980 0.000256 2048 0.78 4288 79296 11.4918 8.90061 372.286 262.101 654.89 654.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 980 0.000256 2048 0.78 4288 79616 11.4274 8.88595 696.418 261.909 978.751 978.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 980 0.000256 2048 0.78 4288 79360 11.4082 8.86182 454.957 261.4 736.742 736.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 980 0.000256 2048 0.78 4288 78336 11.3842 8.81683 375.09 260.198 655.597 655.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 980 0.000256 2048 0.78 4288 79200 11.4496 8.90298 1024.51 261.357 1306.32 1306.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 980 0.000256 2048 0.78 4288 78912 11.4367 8.9088 646.732 261.611 928.798 928.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 980 0.000256 2048 0.78 4288 78624 11.4062 8.85347 531.706 260.452 812.524 812.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 980 0.000256 2048 0.78 4288 79360 11.3957 8.86579 955.363 261.459 1237.19 1237.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 980 0.000256 2048 0.78 4288 79360 11.3973 8.90675 645.305 261.485 927.21 927.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 980 0.000256 2048 0.78 4288 78720 11.3979 8.84378 534.542 261.057 815.952 816.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 980 0.000256 2048 0.78 4288 79488 11.4278 8.87398 907.835 262.216 1190.47 1190.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 980 0.000256 2048 0.78 4288 78336 11.366 8.81658 581.376 260.418 862.087 862.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 980 0.000256 2048 0.78 4288 78336 11.3676 8.83712 506.899 260.458 787.673 787.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 980 0.000256 2048 0.78 4288 79200 11.4506 8.87603 893.621 261.054 1175.11 1175.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 980 0.000256 2048 0.78 4288 78400 11.4122 8.84336 615.425 260.52 896.313 896.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 980 0.000256 2048 0.78 4288 79200 11.4893 8.89037 516.92 261.873 799.285 799.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 980 0.000256 2048 0.78 4288 79296 11.3994 8.85872 865.676 261.14 1147.18 1147.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 980 0.000256 2048 0.78 4288 78848 11.3591 8.84221 603.046 260.283 883.644 883.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 980 0.000256 2048 0.78 4288 77952 11.3978 8.83795 492.834 260.807 773.987 774.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 980 0.000256 2048 0.78 4288 79200 11.4779 8.91738 848.977 261.81 1131.29 1131.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 980 0.000256 2048 0.78 4288 78720 11.4039 8.85782 606.489 261.033 887.89 887.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 980 0.000256 2048 0.78 4288 77760 11.4142 8.82243 496.75 260.094 777.192 777.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 980 0.000256 2048 0.78 4288 79360 11.3969 8.85818 856.816 261.397 1138.58 1138.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 980 0.000256 2048 0.78 4288 78848 11.4398 8.87334 578.802 261.744 860.968 861.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 980 0.000256 2048 0.78 4288 78336 11.3986 8.83907 520.736 260.899 801.985 802.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 980 0.000256 2048 0.78 4320 79488 11.4175 8.87603 664.306 261.868 946.58 946.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 980 0.000256 2048 0.78 4320 79360 11.4426 8.87693 425.795 261.95 708.177 708.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 980 0.000256 2048 0.78 4320 79520 11.4688 8.90621 758.675 262.222 1041.38 1041.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 980 0.000256 2048 0.78 4320 79040 11.412 8.86022 481.318 261.237 762.939 763.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 980 0.000256 2048 0.78 4320 79200 11.4878 8.89904 395.924 262.056 678.48 678.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 980 0.000256 2048 0.78 4320 79488 11.4383 8.89677 697.178 261.885 979.508 979.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 980 0.000256 2048 0.78 4320 79488 11.422 8.87194 458.912 261.938 741.252 741.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 980 0.000256 2048 0.78 4320 78912 11.4387 8.89926 374.849 261.861 657.157 657.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 980 0.000256 2048 0.78 4320 79296 11.4585 8.89869 998.003 261.891 1280.36 1280.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 980 0.000256 2048 0.78 4320 78848 11.4191 8.86272 626.777 261.406 908.578 908.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 980 0.000256 2048 0.78 4320 79296 11.4912 9.02365 513.34 262.16 796.123 796.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 980 0.000256 2048 0.78 4320 79360 11.4497 8.89856 925.149 261.854 1207.46 1207.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 980 0.000256 2048 0.78 4320 78848 11.4194 8.90122 569.317 261.559 851.307 851.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 980 0.000256 2048 0.78 4320 78336 11.3777 8.81856 463.577 260.449 744.336 744.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 980 0.000256 2048 0.78 4320 79200 11.4483 8.89635 954.046 261.428 1235.93 1236.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 980 0.000256 2048 0.78 4320 78912 11.4458 8.87917 621.633 261.553 903.618 903.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 980 0.000256 2048 0.78 4320 78624 11.4016 8.8503 544.472 260.452 825.285 825.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 980 0.000256 2048 0.78 4320 78336 11.3707 8.82278 482.335 260.457 763.095 763.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 980 0.000256 2048 0.78 4320 79040 11.4128 8.8712 894.576 261.269 1176.24 1176.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 980 0.000256 2048 0.78 4320 78720 11.4198 8.86125 605.305 261.703 887.404 887.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 980 0.000256 2048 0.78 4320 78720 11.4018 8.8576 509.088 260.862 790.32 790.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 980 0.000256 2048 0.78 4320 78080 11.4904 8.88022 495.496 262.136 778.113 778.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 980 0.000256 2048 0.78 4320 79488 11.4311 8.87242 846.091 262.001 1128.51 1128.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 980 0.000256 2048 0.78 4320 78336 11.3691 8.81939 595.02 260.392 875.711 875.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 980 0.000256 2048 0.78 4320 78336 11.37 8.82483 493.373 260.676 774.351 774.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 980 0.000256 2048 0.78 4320 78336 11.4051 8.91878 462.393 260.898 743.727 743.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 980 0.000256 2048 0.78 4320 78800 11.4626 8.87203 870.271 261.12 1151.84 1151.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 980 0.000256 2048 0.78 4320 78400 11.4153 8.8353 591.735 260.35 872.449 872.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 980 0.000256 2048 0.78 4320 78000 11.546 8.88627 513.246 261.87 795.656 795.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 980 0.000256 2048 0.78 4320 76800 11.3466 8.79104 463.178 258.699 742.127 742.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 980 0.000256 2048 0.78 4320 79360 11.4221 8.88013 720.883 262.085 1003.38 1003.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 980 0.000256 2048 0.78 4320 79360 11.438 8.88406 463.828 261.925 746.182 746.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 980 0.000256 2048 0.78 4320 79104 11.4352 8.88061 383.858 262.004 666.285 666.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 980 0.000256 2048 0.78 4320 79520 11.4784 8.89651 694.407 261.969 976.863 976.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 980 0.000256 2048 0.78 4320 79040 11.4053 8.87997 456.432 261.271 738.101 738.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 980 0.000256 2048 0.78 4320 79200 11.4893 8.89293 373.768 261.81 656.072 656.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 980 0.000256 2048 0.78 4320 79296 11.4401 8.94211 970.721 261.883 1253.09 1253.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 980 0.000256 2048 0.78 4320 79104 11.4375 8.89037 611.135 262.221 893.798 893.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 980 0.000256 2048 0.78 4320 78912 11.4442 8.91904 492.193 261.555 774.222 774.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 980 0.000256 2048 0.78 4320 78336 11.3695 8.82445 414.702 260.425 695.427 695.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 980 0.000256 2048 0.78 4320 79296 11.4594 8.89398 899.664 261.893 1182.02 1182.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 980 0.000256 2048 0.78 4320 78848 11.4182 8.85965 566.042 261.226 847.659 847.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 980 0.000256 2048 0.78 4320 79296 11.4831 8.97069 469.709 262.196 752.468 752.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 980 0.000256 2048 0.78 4320 77952 11.3819 8.82093 415.553 260.224 696.089 696.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 980 0.000256 2048 0.78 4320 79360 11.4409 8.87837 852.444 262.099 1134.97 1135.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 980 0.000256 2048 0.78 4320 78848 11.4298 8.87808 545.207 261.657 827.283 827.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 980 0.000256 2048 0.78 4320 78336 11.3764 8.85302 446.337 260.185 726.862 726.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 980 0.000256 2048 0.78 4320 78848 11.4426 8.87747 398.239 261.995 680.662 680.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 980 0.000256 2048 0.78 4320 79200 11.4452 8.89635 850.421 261.426 1132.3 1132.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 980 0.000256 2048 0.78 4320 78912 11.44 8.88422 594.323 261.864 876.619 876.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 980 0.000256 2048 0.78 4320 78624 11.4052 8.86688 501.584 260.482 782.445 782.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 980 0.000256 2048 0.78 4320 78336 11.3692 8.82323 498.78 260.654 779.735 779.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 980 0.000256 2048 0.78 4320 79040 11.4096 8.86029 840.431 261.256 1122.07 1122.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 980 0.000256 2048 0.78 4320 78720 11.4194 8.88102 601.826 261.711 883.952 884.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 980 0.000256 2048 0.78 4320 78720 11.405 8.84026 498.423 260.881 779.655 779.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 980 0.000256 2048 0.78 4320 78080 11.489 8.89949 463.269 262.142 745.909 746.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 980 0.000256 2048 0.78 4300 79360 11.426 8.90403 742.24 262.047 1024.72 1024.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 980 0.000256 2048 0.78 4300 79360 11.4398 8.88627 479.204 262.169 761.806 761.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 980 0.000256 2048 0.78 4300 79104 11.4368 8.87603 392.821 262.253 675.492 675.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 980 0.000256 2048 0.78 4300 79360 11.4836 8.90586 695.642 262.216 978.359 978.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 980 0.000256 2048 0.78 4300 79040 11.4151 8.86624 448.63 261.465 730.482 730.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 980 0.000256 2048 0.78 4300 79200 11.4851 8.89242 374.278 261.813 656.579 656.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 980 0.000256 2048 0.78 4300 78720 11.4442 8.87632 320.917 261.494 602.846 602.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 980 0.000256 2048 0.78 4300 79296 11.4415 8.88941 952.231 261.873 1234.54 1234.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 980 0.000256 2048 0.78 4300 79104 11.4311 8.88784 593.74 262.007 876.175 876.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 980 0.000256 2048 0.78 4300 78912 11.4452 8.87453 482.649 261.868 764.944 765.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 980 0.000256 2048 0.78 4300 78336 11.3681 8.8231 407.996 260.203 688.5 688.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 980 0.000256 2048 0.78 4300 79296 11.4581 8.89018 872.758 261.677 1154.89 1154.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 980 0.000256 2048 0.78 4300 78848 11.4212 8.87872 553.503 261.384 835.297 835.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 980 0.000256 2048 0.78 4300 79296 11.4935 8.91181 458.376 261.977 740.875 740.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 980 0.000256 2048 0.78 4300 77952 11.3825 8.84736 405.82 260.508 686.665 686.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 980 0.000256 2048 0.78 4300 79360 11.4386 8.87971 850.316 262.139 1132.88 1132.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 980 0.000256 2048 0.78 4300 78848 11.4227 8.91917 550.239 261.648 832.34 832.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 980 0.000256 2048 0.78 4300 78336 11.3675 8.82086 458.25 260.421 738.967 739.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 980 0.000256 2048 0.78 4300 78848 11.4443 8.86784 403.203 261.734 685.358 685.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 980 0.000256 2048 0.78 4300 79200 11.4545 8.8815 888.907 261.61 1170.97 1171.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 980 0.000256 2048 0.78 4300 78912 11.4414 8.87811 631.129 261.549 913.103 913.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 980 0.000256 2048 0.78 4300 78624 11.4072 8.9056 517.995 260.262 798.677 798.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 980 0.000256 2048 0.78 4300 78336 11.3713 8.82509 490.158 260.618 771.084 771.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 980 0.000256 2048 0.78 4300 77760 11.4156 8.88218 447.363 260.063 727.834 727.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 980 0.000256 2048 0.78 4300 79040 11.4132 8.96614 856.33 261.266 1138.09 1138.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 980 0.000256 2048 0.78 4300 78720 11.4197 8.87194 591.696 261.488 873.588 873.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 980 0.000256 2048 0.78 4300 78720 11.4026 8.8488 502.499 261.094 783.951 784.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 980 0.000256 2048 0.78 4300 78080 11.4876 8.88618 460.183 262.173 742.835 742.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 980 0.000256 2048 0.78 4300 76800 11.3521 8.78826 434.079 258.701 713.026 713.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 980 0.000256 2048 0.78 4320 79360 11.4223 8.90586 690.481 261.834 972.753 972.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 980 0.000256 2048 0.78 4320 79360 11.435 8.87638 456.632 261.955 739.012 739.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 980 0.000256 2048 0.78 4320 79104 11.4408 8.91293 369.527 262.257 652.246 652.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 980 0.000256 2048 0.78 4320 78848 11.4404 8.85818 319.24 261.65 601.308 601.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 980 0.000256 2048 0.78 4320 79360 11.479 8.90672 959.737 262.277 1242.51 1242.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 980 0.000256 2048 0.78 4320 79040 11.4179 8.90883 596.327 261.513 878.281 878.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 980 0.000256 2048 0.78 4320 79200 11.479 8.89789 486.988 261.852 769.324 769.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 980 0.000256 2048 0.78 4320 78720 11.4205 8.8528 411.031 261.709 693.12 693.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 980 0.000256 2048 0.78 4320 79296 11.4432 8.90288 879.313 261.843 1161.62 1161.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 980 0.000256 2048 0.78 4320 79104 11.4401 8.87427 552.885 262.224 835.531 835.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 980 0.000256 2048 0.78 4320 78912 11.4463 8.88016 454.625 261.835 736.896 736.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 980 0.000256 2048 0.78 4320 78336 11.3702 8.81546 405.263 260.204 685.764 685.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 980 0.000256 2048 0.78 4320 78720 11.4148 8.84736 354.701 260.882 635.95 636.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 980 0.000256 2048 0.78 4320 79072 11.466 8.89795 837.592 261.888 1119.96 1120.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 980 0.000256 2048 0.78 4320 78848 11.4156 8.85936 534.202 261.433 816.026 816.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 980 0.000256 2048 0.78 4320 78624 11.504 8.89427 446.062 262.185 728.755 728.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 980 0.000256 2048 0.78 4320 77952 11.3747 8.85744 389.401 260.289 670.035 670.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 980 0.000256 2048 0.78 4320 77280 11.4115 8.82064 341.054 259.233 620.629 620.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 980 0.000256 2048 0.78 4320 79360 11.4339 8.90675 772.971 262.163 1055.58 1055.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 980 0.000256 2048 0.78 4320 78848 11.4217 8.85405 520.938 261.392 802.716 802.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 980 0.000256 2048 0.78 4320 78336 11.3744 8.82074 429.686 260.385 710.378 710.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 980 0.000256 2048 0.78 4320 78848 11.4403 8.88422 392.339 262.01 674.781 674.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 980 0.000256 2048 0.78 4320 78080 11.5002 8.88422 356.476 261.956 638.922 639.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 980 0.000256 2048 0.78 4288 79616 11.4094 8.88954 677.43 261.872 959.714 959.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 980 0.000256 2048 0.78 4288 79616 11.4264 8.908 437.726 262.118 720.284 720.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 980 0.000256 2048 0.78 4288 79488 11.4304 8.87626 360.468 262.188 643.068 643.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 980 0.000256 2048 0.78 4288 79360 11.4131 8.86413 311.963 261.646 593.994 594.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 980 0.000256 2048 0.78 4288 79680 11.4673 9.0761 917.662 262.039 1200.35 1200.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 980 0.000256 2048 0.78 4288 79360 11.402 8.86541 560.471 261.27 842.115 842.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 980 0.000256 2048 0.78 4288 79200 11.4839 8.8984 461.708 261.815 744.017 744.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 980 0.000256 2048 0.78 4288 79360 11.3992 8.90618 398.207 261.736 680.364 680.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 980 0.000256 2048 0.78 4288 78400 11.4153 8.83242 357.896 260.492 638.745 638.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 980 0.000256 2048 0.78 4288 79488 11.4327 8.91382 843.264 261.858 1125.58 1125.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 980 0.000256 2048 0.78 4288 79488 11.4249 8.87808 528.435 262.254 811.102 811.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 980 0.000256 2048 0.78 4288 78912 11.4396 8.91251 434.349 261.615 716.427 716.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 980 0.000256 2048 0.78 4288 78336 11.3664 8.88246 381.357 260.193 661.908 662.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 980 0.000256 2048 0.78 4288 78720 11.4046 8.84246 338.501 261.094 619.955 620.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 980 0.000256 2048 0.78 4288 79520 11.4562 8.87683 795.735 261.828 1078.01 1078.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 980 0.000256 2048 0.78 4288 79296 11.3987 8.86784 504.121 261.437 785.935 786.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 980 0.000256 2048 0.78 4288 79296 11.4819 8.91667 426.193 262.156 708.857 708.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 980 0.000256 2048 0.78 4288 78848 11.3593 8.82621 373.641 260.325 654.254 654.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 980 0.000256 2048 0.78 4288 78400 11.4053 8.82483 330.091 259.45 609.88 609.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 980 0.000256 2048 0.78 4288 79616 11.4327 8.88077 766.178 262.11 1048.71 1048.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 980 0.000256 2048 0.78 4288 79360 11.4028 8.86579 505.963 261.334 787.676 787.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 980 0.000256 2048 0.78 4288 78336 11.37 8.81434 411.738 260.451 692.484 692.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 980 0.000256 2048 0.78 4288 78848 11.4466 8.87194 376.48 261.71 658.618 658.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 980 0.000256 2048 0.78 4288 79360 11.4451 8.9025 347.3 262.136 629.89 629.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 980 0.000256 2048 0.78 4288 78336 11.4161 8.88483 320.799 260.713 601.917 602.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 980 0.000256 2048 0.78 4352 79104 11.4514 8.90093 684.919 262.149 967.534 967.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 980 0.000256 2048 0.78 4352 78976 11.4302 8.93216 768.098 261.871 1050.44 1050.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 980 0.000256 2048 0.78 4352 78848 11.4628 8.90266 498.052 261.921 780.464 780.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 980 0.000256 2048 0.78 4352 78720 11.4521 8.87251 406.633 262.044 689.112 689.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 980 0.000256 2048 0.78 4352 78336 11.4477 8.86557 360.203 261.651 642.274 642.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 980 0.000256 2048 0.78 4352 78720 11.4214 8.8617 334.231 261.681 616.303 616.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 980 0.000256 2048 0.78 4352 77568 11.4027 8.82915 303.906 260.2 584.448 584.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 980 0.000256 2048 0.78 4352 77952 11.3725 8.81821 288.173 260.477 568.948 569.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 980 0.000256 2048 0.78 4352 77824 11.4844 8.86989 273.833 261.965 556.262 556.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 980 0.000256 2048 0.78 4320 77952 11.3694 8.8313 263.759 260.329 544.397 544.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 980 0.000256 2048 0.78 4288 78848 11.3649 8.85328 256.932 260.323 537.585 537.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 980 0.000256 2048 0.78 4300 77280 11.4163 8.81315 261.346 259.238 540.923 541.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 980 0.000256 2048 0.78 4320 77280 11.4046 8.8087 260.876 259.232 540.426 540.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 980 0.000256 2048 0.78 4288 79360 11.4147 8.86547 302.185 261.398 583.977 584.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 980 0.000256 2048 0.78 4288 76800 11.3434 8.79616 445.998 258.865 725.112 725.203
