// Seed: 888974493
module module_0 #(
    parameter id_3 = 32'd24
) (
    input  tri0 id_0,
    output tri1 id_1
);
  wire _id_3;
  wire [1  -  -1 : id_3] id_4;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input wand id_2,
    input wire id_3,
    output tri0 id_4,
    input tri0 id_5,
    input wor id_6,
    output tri1 id_7,
    input tri1 id_8,
    output wor id_9,
    input wand id_10,
    output logic id_11,
    output tri1 id_12,
    input wand id_13
);
  for (id_15 = id_15; 1'b0 - id_13; id_11 = -1) logic [7:0][-1] id_16, id_17;
  module_0 modCall_1 (
      id_6,
      id_1
  );
endmodule
