FILES
{
	VHDL_FILE = ..\..\..\library\sys_param\source\rtl\wishbone_pack.vhd;
	VHDL_FILE = ..\..\..\library\sys_param\source\rtl\command_pack.vhd;
	VHDL_FILE = ..\source\rtl\issue_reply_pack.vhd;
	VHDL_FILE = ..\..\..\library\sys_param\source\rtl\data_types_pack.vhd;
	VHDL_FILE = ..\..\..\library\sys_param\source\rtl\frame_timing_pack.vhd;
	VHDL_FILE = ..\..\fibre_rx\source\rtl\fibre_rx_pack.vhd;
	VHDL_FILE = ..\..\..\library\sys_param\source\rtl\general_pack.vhd;
	VHDL_FILE = ..\..\..\library\components\source\rtl\component_pack.vhd;
	VHDL_FILE = ..\..\..\library\components\source\rtl\async_fifo.vhd;
	VHDL_FILE = ..\..\..\library\components\source\rtl\counter.vhd;
	VHDL_FILE = ..\..\..\library\components\source\rtl\counter_xstep.vhd;
	VHDL_FILE = ..\..\..\library\components\source\rtl\crc.vhd;
	VHDL_FILE = ..\..\..\library\components\source\rtl\frame_timing.vhd;
	VHDL_FILE = ..\..\..\library\components\source\rtl\hex2ascii.vhd;
	VHDL_FILE = ..\..\..\library\components\source\rtl\init_1_wire.vhd;
	VHDL_FILE = ..\..\..\library\components\source\rtl\ns_timer.vhd;
	VHDL_FILE = ..\..\..\library\components\source\rtl\prand.vhd;
	VHDL_FILE = ..\..\..\library\components\source\rtl\read_data_1_wire.vhd;
	VHDL_FILE = ..\..\..\library\components\source\rtl\read_spi.vhd;
	VHDL_FILE = ..\..\..\library\components\source\rtl\reg.vhd;
	VHDL_FILE = ..\..\..\library\components\source\rtl\rs232_data_tx.vhd;
	VHDL_FILE = ..\..\..\library\components\source\rtl\shift_reg.vhd;
	VHDL_FILE = ..\..\..\library\components\source\rtl\slave_ctrl.vhd;
	VHDL_FILE = ..\..\..\library\components\source\rtl\tri_state_buf.vhd;
	VHDL_FILE = ..\..\..\library\components\source\rtl\tri_state_buf_vec.vhd;
	VHDL_FILE = ..\..\..\library\components\source\rtl\us_timer.vhd;
	VHDL_FILE = ..\..\..\library\components\source\rtl\write_data_1_wire.vhd;
	VHDL_FILE = ..\..\..\library\components\source\rtl\write_spi.vhd;
	VHDL_FILE = ..\..\..\library\components\source\rtl\write_spi_with_cs.vhd;
	VHDL_FILE = ..\source\rtl\cmd_translator_arbiter.vhd;
	VHDL_FILE = ..\source\rtl\cmd_translator_ret_dat_fsm.vhd;
	VHDL_FILE = ..\source\rtl\cmd_translator_simple_cmd_fsm.vhd;
	VHDL_FILE = ..\source\rtl\cmd_translator.vhd;
	VHDL_FILE = ..\..\fibre_rx\source\rtl\fibre_rx_control.vhd;
	VHDL_FILE = ..\..\fibre_rx\source\rtl\fibre_rx_fifo.vhd;
	VHDL_FILE = ..\..\fibre_rx\source\rtl\fibre_rx_protocol.vhd;
	VHDL_FILE = ..\..\fibre_rx\source\rtl\fibre_rx.vhd;
	VHDL_FILE = ..\source\rtl\issue_reply.vhd;
	VHDL_FILE = ..\..\test\source\issue_reply_test_pll.vhd;
	VHDL_FILE = ..\..\test\source\issue_reply_test.vhd;
}
COMPILER_SETTINGS_LIST
{
	COMPILER_SETTINGS = issue_reply_test;
}
SIMULATOR_SETTINGS_LIST
{
	SIMULATOR_SETTINGS = issue_reply_test;
}
SOFTWARE_SETTINGS_LIST
{
	SOFTWARE_SETTINGS = Debug;
	SOFTWARE_SETTINGS = Release;
}
