
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.295334                       # Number of seconds simulated
sim_ticks                                295333783000                       # Number of ticks simulated
final_tick                               295333783000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 252593                       # Simulator instruction rate (inst/s)
host_op_rate                                   284352                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              126009847                       # Simulator tick rate (ticks/s)
host_mem_usage                                 723596                       # Number of bytes of host memory used
host_seconds                                  2343.74                       # Real time elapsed on the host
sim_insts                                   592010972                       # Number of instructions simulated
sim_ops                                     666446722                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.inst           617088                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data           355648                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst           209664                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data           226752                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1409152                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst       617088                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst       209664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          826752                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       297408                       # Number of bytes written to this memory
system.physmem.bytes_written::total            297408                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst              9642                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data              5557                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst              3276                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data              3543                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 22018                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4647                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4647                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst             2089460                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             1204224                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              709922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data              767782                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 4771388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst        2089460                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         709922                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2799382                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           1007023                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                1007023                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           1007023                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst            2089460                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            1204224                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             709922                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data             767782                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                5778411                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups               62056198                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         36108291                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect          1487362                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            34334167                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               29347455                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.475949                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                8415549                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect            155753                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups        1928579                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits           1913285                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses           15294                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted        16879                       # Number of mispredicted indirect branches.
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls               37668                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON   295333783000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                       295333784                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          57332875                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     355677520                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   62056198                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          39676289                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                    236254484                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                2995701                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                  20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          539                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                 49657589                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               274824                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples         295085768                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.363861                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.864875                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                76212171     25.83%     25.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                35291318     11.96%     37.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               183582279     62.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           295085768                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.210122                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.204324                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                48473336                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             42712147                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                157352462                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles             45161807                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles               1386016                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved            18030773                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred               112469                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             393924008                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts               192806                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles               1386016                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                58056779                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                4788281                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles       1501838                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                192844191                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles             36508663                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             391816297                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents              27899354                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                199953                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  6672                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          497533012                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups           1820339135                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       507721124                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            428674722                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                68858290                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             54422                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts         26672                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 39215805                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            48782435                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           30195449                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads         17022109                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         6526013                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 387630166                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              56987                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                350222576                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued          5129502                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       43771831                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined    178691294                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           837                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples    295085768                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.186850                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.527093                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           18574094      6.29%      6.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          202800772     68.73%     75.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           73710902     24.98%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      295085768                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu              215027660     94.80%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               8354282      3.68%     98.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              3438730      1.52%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            272630971     77.85%     77.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             1973699      0.56%     78.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     78.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     78.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     78.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     78.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     78.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     78.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     78.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     78.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     78.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     78.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     78.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     78.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     78.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     78.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     78.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     78.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     78.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     78.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     78.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc         27526      0.01%     78.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     78.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            47216552     13.48%     91.90% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           28373812      8.10%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             350222576                       # Type of FU issued
system.cpu0.iq.rate                          1.185853                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                  226820672                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.647647                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads        1227481062                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        431464561                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    349043067                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             577043232                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         7082295                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      3608861                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses         1291                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         5636                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores      2386414                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads       496637                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         2644                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles               1386016                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                4698886                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                65431                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          387687212                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts           275869                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             48782435                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            30195449                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             26528                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   867                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 1596                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          5636                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        734363                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       726135                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts             1460498                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            349797590                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             47073256                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           424986                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           59                       # number of nop insts executed
system.cpu0.iew.exec_refs                    75378504                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                53487792                       # Number of branches executed
system.cpu0.iew.exec_stores                  28305248                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.184414                       # Inst execution rate
system.cpu0.iew.wb_sent                     349108647                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    349043083                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                259141550                       # num instructions producing a value
system.cpu0.iew.wb_consumers                615441816                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.181860                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.421066                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts       43772344                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          56150                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts          1375528                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples    289035149                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.189874                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.038477                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     32897814     11.38%     11.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    212127014     73.39%     84.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     26380194      9.13%     93.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      7829590      2.71%     96.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      3379534      1.17%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       693018      0.24%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1918827      0.66%     98.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3430302      1.19%     99.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       378856      0.13%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    289035149                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           304188997                       # Number of instructions committed
system.cpu0.commit.committedOps             343915322                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      72982609                       # Number of memory references committed
system.cpu0.commit.loads                     45173574                       # Number of loads committed
system.cpu0.commit.membars                      30443                       # Number of memory barriers committed
system.cpu0.commit.branches                  52971439                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                313674643                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             9531036                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       269003001     78.22%     78.22% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        1902186      0.55%     78.77% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     78.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     78.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     78.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     78.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     78.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     78.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     78.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     78.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     78.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     78.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     78.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     78.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     78.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     78.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     78.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     78.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     78.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     78.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     78.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     78.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     78.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     78.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     78.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     78.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     78.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc        27526      0.01%     78.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     78.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.78% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       45173574     13.14%     91.91% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      27809019      8.09%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        343915322                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               378856                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   676275269                       # The number of ROB reads
system.cpu0.rob.rob_writes                  781426546                       # The number of ROB writes
system.cpu0.timesIdled                          14671                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         248016                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  304188997                       # Number of Instructions Simulated
system.cpu0.committedOps                    343915322                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.970889                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.970889                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.029984                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.029984                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               414305315                       # number of integer regfile reads
system.cpu0.int_regfile_writes              248820841                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      176                       # number of floating regfile reads
system.cpu0.cc_regfile_reads               1202133001                       # number of cc regfile reads
system.cpu0.cc_regfile_writes               180112279                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               74205406                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 40884                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            14264                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          251.811504                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           65650262                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            14519                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          4521.679317                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle      11921722500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   251.811504                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.983639                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.983639                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        262714961                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       262714961                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     37989577                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       37989577                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     27619473                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      27619473                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        20395                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20395                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data        19857                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        19857                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     65609050                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        65609050                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     65609050                       # number of overall hits
system.cpu0.dcache.overall_hits::total       65609050                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        10816                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10816                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        14249                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14249                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data           69                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           69                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          540                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          540                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        25065                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         25065                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        25065                       # number of overall misses
system.cpu0.dcache.overall_misses::total        25065                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    421531000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    421531000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    485397148                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    485397148                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data      1639000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1639000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      7146000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      7146000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data        30000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        30000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    906928148                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    906928148                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    906928148                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    906928148                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     38000393                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     38000393                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     27633722                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     27633722                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        20464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        20397                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        20397                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     65634115                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     65634115                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     65634115                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     65634115                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000285                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000285                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000516                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000516                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.003372                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.003372                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.026474                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026474                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000382                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000382                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000382                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000382                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 38972.910503                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 38972.910503                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 34065.348305                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34065.348305                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 23753.623188                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23753.623188                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 13233.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 13233.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 36183.049990                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36183.049990                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 36183.049990                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36183.049990                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        11851                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              675                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    17.557037                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         9734                       # number of writebacks
system.cpu0.dcache.writebacks::total             9734                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         4920                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         4920                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         4893                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4893                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data           55                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           55                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         9813                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9813                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         9813                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9813                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         5896                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5896                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         9356                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         9356                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          540                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          540                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        15252                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        15252                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        15252                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        15252                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    225853500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    225853500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    256960799                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    256960799                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       402500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       402500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      6069500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      6069500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data        25500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        25500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    482814299                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    482814299                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    482814299                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    482814299                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000155                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000155                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000339                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000339                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.000684                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000684                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.026474                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.026474                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000232                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000232                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 38306.224559                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 38306.224559                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 27464.813916                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27464.813916                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        28750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        28750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 11239.814815                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11239.814815                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 31655.802452                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 31655.802452                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 31655.802452                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 31655.802452                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements           515082                       # number of replacements
system.cpu0.icache.tags.tagsinuse          255.990522                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           49135988                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           515338                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            95.347108                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle         43061500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   255.990522                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999963                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999963                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        199145694                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       199145694                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     49135988                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       49135988                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     49135988                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        49135988                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     49135988                       # number of overall hits
system.cpu0.icache.overall_hits::total       49135988                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       521601                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       521601                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       521601                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        521601                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       521601                       # number of overall misses
system.cpu0.icache.overall_misses::total       521601                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   8612254000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8612254000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   8612254000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8612254000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   8612254000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8612254000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     49657589                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     49657589                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     49657589                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     49657589                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     49657589                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     49657589                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.010504                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.010504                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.010504                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.010504                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.010504                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.010504                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 16511.191505                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16511.191505                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 16511.191505                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16511.191505                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 16511.191505                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16511.191505                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           90                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    12.857143                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks       515082                       # number of writebacks
system.cpu0.icache.writebacks::total           515082                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         6263                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6263                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         6263                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6263                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         6263                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6263                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       515338                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       515338                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       515338                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       515338                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       515338                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       515338                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   7458581500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7458581500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   7458581500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7458581500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   7458581500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7458581500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.010378                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.010378                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.010378                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.010378                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.010378                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.010378                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 14473.183619                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14473.183619                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 14473.183619                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14473.183619                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 14473.183619                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14473.183619                       # average overall mshr miss latency
system.cpu1.branchPred.lookups               60825784                       # Number of BP lookups
system.cpu1.branchPred.condPredicted         37346434                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect          1353913                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups            33325665                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits               29038131                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.134438                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                7653061                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect            145177                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups        1742775                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits           1729939                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses           12836                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         9564                       # Number of mispredicted indirect branches.
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   295333783000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                       277542040                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          48505410                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                     338438625                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   60825784                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches          38421131                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                    227545720                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                2781451                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          158                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                 44165405                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               239021                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples         277442033                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.368480                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.866364                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                71841369     25.89%     25.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31527358     11.36%     37.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               174073306     62.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           277442033                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.219159                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.219414                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                42657227                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             43636245                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                144955126                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles             44900595                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles               1292840                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved            16250064                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                98413                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts             369927155                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts               167326                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles               1292840                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                52888786                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                4537211                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles       1904019                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                179560570                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles             37258607                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts             367890391                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents              27955832                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                185774                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                  4561                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands          483714862                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups           1711966426                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups       474496079                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps            417490040                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                66224818                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             70831                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts         50761                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                 40622103                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            45328417                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           25832240                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads         15546073                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         5909844                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                 364043339                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             105555                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                328461351                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued          4888085                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       41617494                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined    170252966                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           270                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples    277442033                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.183892                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.514612                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           15918168      5.74%      5.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          194586379     70.14%     75.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           66937486     24.13%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      277442033                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu              208689134     95.49%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               7268782      3.33%     98.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite              2581584      1.18%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            258623781     78.74%     78.74% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             1771236      0.54%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc         19822      0.01%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43889664     13.36%     92.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           24156848      7.35%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             328461351                       # Type of FU issued
system.cpu1.iq.rate                          1.183465                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                  218539500                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.665343                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads        1157792319                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes        405771070                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses    327481888                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses             547000851                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         6361409                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      3371064                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses         1220                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         4696                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores      2216652                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads       381715                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         2270                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles               1292840                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                4463859                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                51327                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts          364148914                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           245974                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             45328417                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts            25832240                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts             50660                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   411                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                 1776                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          4696                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        650739                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       681594                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts             1332333                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts            328105868                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             43772342                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           355482                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           20                       # number of nop insts executed
system.cpu1.iew.exec_refs                    67875820                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                52082523                       # Number of branches executed
system.cpu1.iew.exec_stores                  24103478                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.182184                       # Inst execution rate
system.cpu1.iew.wb_sent                     327558191                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                    327481888                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                245011944                       # num instructions producing a value
system.cpu1.iew.wb_consumers                580143308                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.179936                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.422330                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts       41617548                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         105285                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts          1256028                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples    271697950                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.187095                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.008208                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     28334203     10.43%     10.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    202582297     74.56%     84.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     25520137      9.39%     94.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6708694      2.47%     96.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2906919      1.07%     97.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       491332      0.18%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1692589      0.62%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      3151355      1.16%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       310424      0.11%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    271697950                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts           287821975                       # Number of instructions committed
system.cpu1.commit.committedOps             322531400                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      65572941                       # Number of memory references committed
system.cpu1.commit.loads                     41957353                       # Number of loads committed
system.cpu1.commit.membars                      54883                       # Number of memory barriers committed
system.cpu1.commit.branches                  51598868                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                291416877                       # Number of committed integer instructions.
system.cpu1.commit.function_calls             8618125                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       255231830     79.13%     79.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        1706807      0.53%     79.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     79.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     79.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     79.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     79.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc        19822      0.01%     79.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       41957353     13.01%     92.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      23615588      7.32%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        322531400                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               310424                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   635115434                       # The number of ROB reads
system.cpu1.rob.rob_writes                  734042219                       # The number of ROB writes
system.cpu1.timesIdled                          10126                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         100007                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    17791743                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                  287821975                       # Number of Instructions Simulated
system.cpu1.committedOps                    322531400                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.964284                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.964284                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.037039                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.037039                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads               387876522                       # number of integer regfile reads
system.cpu1.int_regfile_writes              228023197                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads               1126835862                       # number of cc regfile reads
system.cpu1.cc_regfile_writes               190119996                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               66891983                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 36070                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements             6665                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          237.797806                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           59360313                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             6915                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          8584.282430                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle      32508747500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   237.797806                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.928898                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.928898                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          250                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          218                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        237527604                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       237527604                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data     35746415                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       35746415                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data     23584180                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      23584180                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        17950                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17950                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        17678                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17678                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     59330595                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        59330595                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     59330595                       # number of overall hits
system.cpu1.dcache.overall_hits::total       59330595                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         7250                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7250                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         6101                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         6101                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           77                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           77                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          316                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          316                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        13351                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13351                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        13351                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13351                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    233592000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    233592000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    269203192                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    269203192                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      1795000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1795000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      2352000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2352000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    502795192                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    502795192                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    502795192                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    502795192                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data     35753665                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     35753665                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data     23590281                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     23590281                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        18027                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18027                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        17994                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17994                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     59343946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     59343946                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     59343946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     59343946                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.000203                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000203                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.000259                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000259                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.004271                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.004271                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.017561                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.017561                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.000225                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000225                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.000225                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000225                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 32219.586207                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32219.586207                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 44124.437305                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 44124.437305                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 23311.688312                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23311.688312                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  7443.037975                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7443.037975                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 37659.740244                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37659.740244                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 37659.740244                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37659.740244                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        10176                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              596                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    17.073826                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         3385                       # number of writebacks
system.cpu1.dcache.writebacks::total             3385                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         2248                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         2248                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         3212                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3212                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data           71                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           71                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         5460                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         5460                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         5460                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         5460                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         5002                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5002                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         2889                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2889                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          316                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          316                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         7891                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7891                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         7891                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7891                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    144180500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    144180500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    137084326                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    137084326                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data       129500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       129500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      1720000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1720000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    281264826                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    281264826                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    281264826                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    281264826                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.000140                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000140                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.000122                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.000333                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000333                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.017561                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.017561                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.000133                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000133                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.000133                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000133                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 28824.570172                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28824.570172                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 47450.441675                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 47450.441675                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 21583.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21583.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  5443.037975                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5443.037975                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 35643.749335                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35643.749335                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 35643.749335                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 35643.749335                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements           261702                       # number of replacements
system.cpu1.icache.tags.tagsinuse          240.401333                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           43899398                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           261958                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           167.581818                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle      31565237000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   240.401333                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.939068                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.939068                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          237                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        176923578                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       176923578                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst     43899398                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       43899398                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     43899398                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        43899398                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     43899398                       # number of overall hits
system.cpu1.icache.overall_hits::total       43899398                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       266007                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       266007                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       266007                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        266007                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       266007                       # number of overall misses
system.cpu1.icache.overall_misses::total       266007                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   4407770000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   4407770000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   4407770000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   4407770000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   4407770000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   4407770000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     44165405                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     44165405                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     44165405                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     44165405                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     44165405                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     44165405                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.006023                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006023                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.006023                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006023                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.006023                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006023                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 16570.127854                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16570.127854                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 16570.127854                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16570.127854                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 16570.127854                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16570.127854                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           98                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    16.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks       261702                       # number of writebacks
system.cpu1.icache.writebacks::total           261702                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         4049                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4049                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         4049                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4049                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         4049                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4049                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       261958                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       261958                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       261958                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       261958                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       261958                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       261958                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   3833752500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3833752500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   3833752500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3833752500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   3833752500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3833752500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.005931                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005931                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.005931                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005931                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.005931                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005931                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 14634.989197                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14634.989197                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 14634.989197                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14634.989197                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 14634.989197                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14634.989197                       # average overall mshr miss latency
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   295333783000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   295333783000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.branchPred.lookups                      0                       # Number of BP lookups
system.cpu4.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu4.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu4.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu4.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu4.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu4.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.pwrStateResidencyTicks::ON   295333783000                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu4.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu4.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu4.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu4.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu4.iq.rate                               nan                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            0                       # number of nop insts executed
system.cpu4.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                       0                       # Number of branches executed
system.cpu4.iew.exec_stores                         0                       # Number of stores executed
system.cpu4.iew.exec_rate                         nan                       # Inst execution rate
system.cpu4.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                        0                       # num instructions producing a value
system.cpu4.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu4.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu4.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts                   0                       # Number of instructions committed
system.cpu4.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                             0                       # Number of memory references committed
system.cpu4.commit.loads                            0                       # Number of loads committed
system.cpu4.commit.membars                          0                       # Number of memory barriers committed
system.cpu4.commit.branches                         0                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                   0                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                           0                       # The number of ROB reads
system.cpu4.rob.rob_writes                          0                       # The number of ROB writes
system.cpu4.committedInsts                          0                       # Number of Instructions Simulated
system.cpu4.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu4.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.branchPred.lookups                      0                       # Number of BP lookups
system.cpu5.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu5.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu5.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu5.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu5.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu5.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.pwrStateResidencyTicks::ON   295333783000                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu5.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu5.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu5.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu5.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu5.iq.rate                               nan                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            0                       # number of nop insts executed
system.cpu5.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                       0                       # Number of branches executed
system.cpu5.iew.exec_stores                         0                       # Number of stores executed
system.cpu5.iew.exec_rate                         nan                       # Inst execution rate
system.cpu5.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                        0                       # num instructions producing a value
system.cpu5.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu5.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu5.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts                   0                       # Number of instructions committed
system.cpu5.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                             0                       # Number of memory references committed
system.cpu5.commit.loads                            0                       # Number of loads committed
system.cpu5.commit.membars                          0                       # Number of memory barriers committed
system.cpu5.commit.branches                         0                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                   0                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                           0                       # The number of ROB reads
system.cpu5.rob.rob_writes                          0                       # The number of ROB writes
system.cpu5.committedInsts                          0                       # Number of Instructions Simulated
system.cpu5.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu5.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.branchPred.lookups                      0                       # Number of BP lookups
system.cpu6.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu6.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu6.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu6.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu6.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu6.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.pwrStateResidencyTicks::ON   295333783000                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu6.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu6.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu6.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu6.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu6.iq.rate                               nan                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            0                       # number of nop insts executed
system.cpu6.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                       0                       # Number of branches executed
system.cpu6.iew.exec_stores                         0                       # Number of stores executed
system.cpu6.iew.exec_rate                         nan                       # Inst execution rate
system.cpu6.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                        0                       # num instructions producing a value
system.cpu6.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu6.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu6.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts                   0                       # Number of instructions committed
system.cpu6.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                             0                       # Number of memory references committed
system.cpu6.commit.loads                            0                       # Number of loads committed
system.cpu6.commit.membars                          0                       # Number of memory barriers committed
system.cpu6.commit.branches                         0                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                   0                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                           0                       # The number of ROB reads
system.cpu6.rob.rob_writes                          0                       # The number of ROB writes
system.cpu6.committedInsts                          0                       # Number of Instructions Simulated
system.cpu6.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu6.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.branchPred.lookups                      0                       # Number of BP lookups
system.cpu7.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu7.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu7.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu7.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu7.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu7.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.pwrStateResidencyTicks::ON   295333783000                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu7.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu7.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu7.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu7.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu7.iq.rate                               nan                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            0                       # number of nop insts executed
system.cpu7.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                       0                       # Number of branches executed
system.cpu7.iew.exec_stores                         0                       # Number of stores executed
system.cpu7.iew.exec_rate                         nan                       # Inst execution rate
system.cpu7.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                        0                       # num instructions producing a value
system.cpu7.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu7.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu7.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts                   0                       # Number of instructions committed
system.cpu7.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                             0                       # Number of memory references committed
system.cpu7.commit.loads                            0                       # Number of loads committed
system.cpu7.commit.membars                          0                       # Number of memory barriers committed
system.cpu7.commit.branches                         0                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                   0                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                           0                       # The number of ROB reads
system.cpu7.rob.rob_writes                          0                       # The number of ROB writes
system.cpu7.committedInsts                          0                       # Number of Instructions Simulated
system.cpu7.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu7.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     28582                       # number of replacements
system.l2.tags.tagsinuse                  1021.837158                       # Cycle average of tags in use
system.l2.tags.total_refs                     1297756                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     29606                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     43.834223                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               17782388000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      223.921262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       402.508284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       125.912727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       146.419014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       123.075871                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.218673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.393074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.122962                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.142987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.120191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997888                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          234                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          237                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10665550                       # Number of tag accesses
system.l2.tags.data_accesses                 10665550                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        13119                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13119                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       512583                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           512583                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu0.data               75                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data                9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   84                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data            215                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                223                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              6422                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data               700                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7122                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst         505652                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu1.inst         258653                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             764305                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data          2496                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu1.data          2576                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5072                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.inst               505652                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 8918                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst               258653                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                 3276                       # number of demand (read+write) hits
system.l2.demand_hits::total                   776499                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst              505652                       # number of overall hits
system.l2.overall_hits::cpu0.data                8918                       # number of overall hits
system.l2.overall_hits::cpu1.inst              258653                       # number of overall hits
system.l2.overall_hits::cpu1.data                3276                       # number of overall hits
system.l2.overall_hits::total                  776499                       # number of overall hits
system.l2.UpgradeReq_misses::cpu0.data             14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 15                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data           43                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               45                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            2660                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data            1969                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4629                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst         9686                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst         3305                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12991                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data         2963                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data         1606                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4569                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst               9686                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               5623                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst               3305                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               3575                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22189                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst              9686                       # number of overall misses
system.l2.overall_misses::cpu0.data              5623                       # number of overall misses
system.l2.overall_misses::cpu1.inst              3305                       # number of overall misses
system.l2.overall_misses::cpu1.data              3575                       # number of overall misses
system.l2.overall_misses::total                 22189                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu0.data        63000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        63000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu0.data        63000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        92500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    163992000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data    121595000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     285587000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu0.inst    592970000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu1.inst    204143500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    797113500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data    181995500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu1.data     99415000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    281410500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.inst    592970000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    345987500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst    204143500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data    221010000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1364111000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst    592970000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    345987500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst    204143500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data    221010000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1364111000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        13119                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13119                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       512583                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       512583                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           89                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               99                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data          258                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            268                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          9082                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          2669                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11751                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst       515338                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst       261958                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         777296                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data         5459                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data         4182                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9641                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst           515338                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data            14541                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst           261958                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             6851                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               798688                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst          515338                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data           14541                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst          261958                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            6851                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              798688                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.157303                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.100000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.151515                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.166667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.167910                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.292887                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.737729                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.393924                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.018795                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst     0.012617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.016713                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.542773                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data     0.384027                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.473913                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.018795                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.386700                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.012617                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.521822                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.027782                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.018795                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.386700                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.012617                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.521822                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.027782                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu0.data         4500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         4200                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu0.data  1465.116279                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu1.data        14750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2055.555556                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 61651.127820                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 61754.697816                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61695.182545                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu0.inst 61219.285567                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu1.inst 61768.078669                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 61358.902317                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 61422.713466                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu1.data 61902.241594                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 61591.267236                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 61219.285567                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 61530.766495                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 61768.078669                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 61820.979021                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61476.902970                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 61219.285567                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 61530.766495                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 61768.078669                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 61820.979021                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61476.902970                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 4647                       # number of writebacks
system.l2.writebacks::total                      4647                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu0.inst           44                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu1.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            73                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu0.data           66                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu1.data           32                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           98                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst              44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data              32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 171                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst             44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data             32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                171                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks         1905                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1905                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            15                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data           43                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           45                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         2660                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data         1969                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4629                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu0.inst         9642                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu1.inst         3276                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12918                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data         2897                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu1.data         1574                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4471                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst          9642                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          5557                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst          3276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data          3543                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22018                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst         9642                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         5557                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst         3276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data         3543                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22018                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       300500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data        21500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       322000                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data       902500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data        41000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       943500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    137392000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data    101905000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    239297000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu0.inst    494079000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu1.inst    169777500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    663856500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data    149305500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu1.data     81908000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    231213500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst    494079000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    286697500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst    169777500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data    183813000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1134367000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst    494079000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    286697500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst    169777500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data    183813000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1134367000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.157303                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.100000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.151515                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.166667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.167910                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.292887                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.737729                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.393924                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.018710                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.012506                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.016619                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.530683                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu1.data     0.376375                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.463749                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.018710                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.382161                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.012506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.517151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.027568                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.018710                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.382161                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.012506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.517151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.027568                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 21464.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data        21500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21466.666667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 20988.372093                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20966.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 51651.127820                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 51754.697816                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51695.182545                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 51242.377100                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 51824.633700                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 51390.037157                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 51537.970314                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 52038.119441                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 51714.046075                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 51242.377100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 51592.136045                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 51824.633700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 51880.609653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51519.983650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 51242.377100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 51592.136045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 51824.633700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 51880.609653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51519.983650                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         42477                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        21859                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              17389                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4647                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13230                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              292                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            631                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4629                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4629                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         17389                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port        62836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  62836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port      1706560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1706560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              863                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             24433                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   24433    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               24433                       # Request fanout histogram
system.membus.reqLayer0.occupancy            74301013                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          110090000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1599032                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       785995                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       281765                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          12620                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        10612                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2008                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 295333783000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            788197                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        17766                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       776784                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           31745                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             376                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           854                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1230                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11890                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11890                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        777296                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10901                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1545758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        44960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       785618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        21751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2398087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     65946880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1553600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     33514240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       655104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              101669824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           30846                       # Total snoops (count)
system.tol2bus.snoopTraffic                    387072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           829901                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.364100                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.538233                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 547246     65.94%     65.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 267740     32.26%     98.20% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  10344      1.25%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   4545      0.55%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                     26      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             829901                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1589422992                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         773238036                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          23037351                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         393129612                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          11885915                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
