<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Dec  9 12:51:39 2020" VIVADOVERSION="2018.2">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a100t" NAME="design_1" PACKAGE="csg324" SPEEDGRADE="-3"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rom_sum_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="data_out_0" RIGHT="0" SIGIS="undef" SIGNAME="rom_sum_0_data_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rom_sum_0" PORT="data_out"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/rom_sum_0" HWVERSION="1.0" INSTANCE="rom_sum_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="rom_sum" VLNV="xilinx.com:module_ref:rom_sum:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="N_DATA_OUT" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_rom_sum_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="rom_sum_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="data_out_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
