   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"Main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.NVIC_DisableIRQ,"ax",%progbits
  20              		.align	2
  21              		.thumb
  22              		.thumb_func
  24              	NVIC_DisableIRQ:
  25              	.LFB98:
  26              		.file 1 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Include/core_cm4.h"
   1:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @version  V3.20
   5:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @date     25. February 2013
   6:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *
   7:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @note
   8:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *
   9:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  10:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Copyright (c) 2009 - 2013 ARM LIMITED
  11:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  12:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    All rights reserved.
  13:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  14:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  15:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Redistributions of source code must retain the above copyright
  16:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  17:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  18:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  19:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      documentation and/or other materials provided with the distribution.
  20:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      to endorse or promote products derived from this software without
  22:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      specific prior written permission.
  23:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    *
  24:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ---------------------------------------------------------------------------*/
  36:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  37:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  38:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined ( __ICCARM__ )
  39:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
  41:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  42:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  43:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  extern "C" {
  44:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
  45:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  46:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  47:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  48:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  49:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  52:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  54:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  55:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  57:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  58:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  60:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
  61:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  62:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  63:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
  64:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  65:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  66:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup Cortex_M4
  67:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
  68:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
  69:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  70:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  71:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x03)                                   /*!< [31:16] CMSIS HAL m
  72:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x20)                                   /*!< [15:0]  CMSIS HAL s
  73:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \
  74:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  76:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (0x04)                                   /*!< Cortex-M Core      
  77:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  78:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  79:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if   defined ( __CC_ARM )
  80:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  83:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  84:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  85:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  86:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  87:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  88:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  89:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
  90:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  91:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  92:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  93:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
  94:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  95:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  96:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  97:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  98:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
  99:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 102:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 103:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 104:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 105:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not. For this, __FPU_PRESENT has to be checked p
 106:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 107:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
 108:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 109:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 110:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 111:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 112:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 113:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 114:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 115:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 116:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 117:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 118:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 119:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 120:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 121:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 122:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 123:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 124:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 125:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 126:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 127:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 128:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 129:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 130:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 131:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 132:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 133:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 134:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 135:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 136:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 137:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 138:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 139:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 140:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 141:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 142:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 143:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 144:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 145:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 146:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 147:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 148:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 149:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 150:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 151:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 152:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 153:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 154:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 155:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 156:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 157:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 158:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 159:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 160:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 161:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 162:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 163:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 164:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 165:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 166:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 167:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 168:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <stdint.h>                      /* standard types definitions                      */
 169:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 170:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 171:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cm4_simd.h>               /* Compiler specific SIMD Intrinsics               */
 172:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 173:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 174:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 175:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 176:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 177:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 178:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 179:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 180:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 181:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000
 184:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 186:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 187:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0
 189:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 191:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 192:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0
 194:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 196:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 197:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 199:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 201:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 202:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0
 204:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 206:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 207:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 208:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /**
 210:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 212:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 214:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 216:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 217:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 218:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 219:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 220:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 221:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 222:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 223:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 224:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 225:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 226:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 227:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 228:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
 229:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 230:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Core Register contain:
 231:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Register
 232:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 233:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SCB Register
 234:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 235:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Debug Register
 236:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core MPU Register
 237:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core FPU Register
 238:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 239:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 240:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 241:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 242:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 243:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 244:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 245:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief  Core Register type definitions.
 246:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 247:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 248:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 249:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 250:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 251:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 252:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 253:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 254:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 255:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 256:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 257:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 258:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 259:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 260:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 261:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 262:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 263:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 264:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 265:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 266:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 267:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 268:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 269:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } APSR_Type;
 270:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 271:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 272:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 273:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 274:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 275:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 276:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 277:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 278:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 279:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 280:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 281:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 282:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } IPSR_Type;
 283:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 284:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 285:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 286:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 287:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 288:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 289:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 290:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 291:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 292:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 293:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 294:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 295:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 296:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 297:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 298:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 299:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 300:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 301:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 302:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 303:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 304:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 305:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 306:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 307:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 308:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } xPSR_Type;
 309:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 310:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 311:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 312:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 313:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 314:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 315:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 316:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 317:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 318:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 319:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 320:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 321:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 322:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 323:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 324:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 325:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 326:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 327:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 328:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 329:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 330:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 331:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 332:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 333:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 334:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 335:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 336:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 337:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 338:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 339:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[24];
 340:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 341:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RSERVED1[24];
 342:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 343:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[24];
 344:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 345:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[24];
 346:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 347:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[56];
 348:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 349:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[644];
 350:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 351:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 352:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 353:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 354:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 355:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 356:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 357:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 358:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 359:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 360:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 361:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 362:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 363:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 364:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 365:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 366:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 367:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 368:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 369:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 370:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 371:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 372:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 373:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 374:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 375:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 376:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 377:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 378:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 379:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 380:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 381:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 382:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 383:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 384:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 385:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 386:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 387:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 388:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 389:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[5];
 390:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 391:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SCB_Type;
 392:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 393:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 394:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 395:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 396:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 397:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 398:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 399:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 400:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 401:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 402:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 403:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 404:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 405:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 406:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 407:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 408:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 409:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 410:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 411:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 412:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 413:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 414:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 415:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 416:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 417:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 418:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 419:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 420:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 421:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 422:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 423:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 424:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 425:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 426:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 427:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 428:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 429:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 430:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 431:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 432:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 433:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 434:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 435:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 436:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 437:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 438:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 439:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 440:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 441:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 442:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 443:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 444:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 445:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 446:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 447:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 448:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 449:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 450:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 451:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 452:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 453:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 454:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 455:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 456:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 457:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 458:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 459:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 460:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 461:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 462:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 463:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 464:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 465:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 466:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 467:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 468:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 469:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 470:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 471:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 472:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 473:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 474:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 475:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 476:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 477:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 478:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 479:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 480:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 481:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 482:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 483:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 484:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 485:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 486:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 487:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 488:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 489:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 490:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 491:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 492:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 493:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 494:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 495:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 496:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 497:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 498:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 499:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 500:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 501:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 502:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 503:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 504:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 505:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 506:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 507:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 508:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 509:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 510:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 511:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 512:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 513:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 514:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 515:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 516:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 517:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 518:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 519:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 520:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 521:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 522:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 523:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 524:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 525:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 526:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 527:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 528:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 529:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 530:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 531:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 532:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 533:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 534:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 535:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 536:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 537:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 538:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 539:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 540:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 541:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 542:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 543:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 544:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 545:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 546:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 547:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 548:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 549:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 550:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 551:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 552:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 553:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 554:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 555:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 556:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 557:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 558:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 559:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 560:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 561:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 562:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 563:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 564:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 565:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 566:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 567:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 568:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 569:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 570:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 571:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 572:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 573:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 574:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 575:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 576:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 577:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 578:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 579:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 580:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 581:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 582:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 583:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 584:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 585:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 586:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 587:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
 588:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 589:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 590:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 591:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 592:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 593:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 594:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 595:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 596:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 597:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 598:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 599:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 600:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 601:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 602:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 603:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 604:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 605:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 606:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 607:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 608:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 609:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 610:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 611:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 612:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 613:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 614:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 615:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 616:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 617:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 618:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 619:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 620:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 621:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 622:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 623:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 624:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 625:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 626:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 627:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 628:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 629:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SysTick_Type;
 630:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 631:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 632:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 633:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 634:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 635:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 636:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 637:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 638:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 639:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 640:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 641:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 642:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 643:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 644:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 645:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 646:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 647:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 648:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 649:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 650:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 651:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 652:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 653:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 654:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 655:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 656:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 657:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 658:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 659:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 660:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 661:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 662:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 663:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 664:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 665:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 666:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 667:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 668:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 669:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 670:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 671:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 672:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 673:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 674:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 675:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  union
 676:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 677:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 678:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 679:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 680:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 681:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[864];
 682:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 683:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[15];
 684:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 685:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[15];
 686:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 687:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[29];
 688:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 689:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 690:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 691:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[43];
 692:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 693:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 694:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[6];
 695:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 696:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 697:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 698:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 699:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 700:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 701:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 702:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 703:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 704:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 705:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 706:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 707:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } ITM_Type;
 708:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 709:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 710:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 711:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 712:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 713:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 714:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 715:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 716:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 717:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 718:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 719:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 720:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 721:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 722:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 723:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 724:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 725:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 726:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 727:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 728:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 729:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 730:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 731:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 732:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 733:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 734:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 735:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 736:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 737:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 738:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 739:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 740:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 741:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 742:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 743:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 744:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 745:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 746:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 747:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 748:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 749:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 750:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 751:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 752:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 753:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 754:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 755:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 756:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 757:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 758:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 759:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 760:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 761:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 762:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 763:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 764:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 765:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 766:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 767:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 768:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 769:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 770:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 771:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 772:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 773:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 774:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 775:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 776:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 777:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 778:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 779:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 780:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 781:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 782:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 783:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 784:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 785:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 786:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 787:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
 788:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 789:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 790:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 791:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[1];
 792:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 793:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 794:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 795:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[1];
 796:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 797:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 798:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 799:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } DWT_Type;
 800:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 801:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 802:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 803:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 804:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 805:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 806:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 807:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 808:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 809:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 810:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 811:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 812:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 813:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 814:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 815:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 816:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 817:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 818:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 819:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 820:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 821:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 822:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 823:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 824:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 825:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 826:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 827:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 828:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 829:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 830:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 831:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 832:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 833:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 834:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 835:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 836:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 837:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 838:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 839:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 840:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 841:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 842:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 843:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 844:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 845:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 846:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 847:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 848:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 849:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 850:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 851:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 852:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 853:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 854:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 855:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 856:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 857:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 858:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 859:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 860:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 861:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 862:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 863:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 864:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 865:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 866:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 867:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 868:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 869:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 870:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 871:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 872:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 873:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 874:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 875:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 876:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 877:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 878:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 879:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 880:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
 881:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 882:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 883:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 884:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 885:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 886:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 887:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 888:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 889:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 890:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 891:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 892:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 893:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 894:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 895:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 896:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 897:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 898:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 899:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 900:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 901:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 902:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 903:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 904:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 905:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 906:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 907:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 908:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
 909:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 910:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 911:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 912:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 913:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 914:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 915:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 916:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 917:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 918:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 919:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 920:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 921:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 922:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 923:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[2];
 924:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 925:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[55];
 926:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 927:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[131];
 928:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 929:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 930:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 931:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[759];
 932:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 933:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 934:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 935:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[1];
 936:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 937:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 938:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 939:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[39];
 940:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 941:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 942:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED7[8];
 943:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 944:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 945:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } TPI_Type;
 946:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 947:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 948:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 949:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 950:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 951:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
 952:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 953:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 954:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 955:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
 956:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 957:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 958:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 959:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 960:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 961:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 962:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 963:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 964:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 965:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 966:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 967:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 968:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
 969:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 970:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 971:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 972:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 973:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 974:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 975:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
 976:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 977:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 978:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 979:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 980:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 981:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 982:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 983:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 984:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 985:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 986:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 987:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 988:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 989:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 990:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 991:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 992:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
 993:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 994:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 995:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
 996:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 997:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 998:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
 999:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
1000:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1001:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1002:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
1003:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
1004:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1005:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1006:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1007:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1008:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1009:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1010:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1011:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1012:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1013:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1014:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1015:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1016:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1017:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1018:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1019:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1020:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1021:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1022:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1023:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1024:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1025:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
1026:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1027:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1028:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1029:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
1030:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1031:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1032:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1033:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
1034:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1035:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1036:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1037:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1038:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1039:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1040:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1041:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1042:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1043:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1044:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1045:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1046:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1047:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1048:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1049:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1050:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1051:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1052:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
1053:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1054:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1055:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1056:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
1057:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1058:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1059:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1060:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1061:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1062:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1063:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1064:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
1065:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1066:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1067:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1068:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1069:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1070:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1071:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1072:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1073:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1074:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1075:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1076:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1077:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1078:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1079:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1080:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1081:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1082:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1083:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1084:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1085:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1086:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } MPU_Type;
1087:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1088:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Type Register */
1089:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1090:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1091:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1092:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1093:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1094:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1095:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1096:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1097:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1098:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Control Register */
1099:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1100:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1101:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1102:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1103:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1104:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1105:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1106:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1107:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1108:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Number Register */
1109:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1110:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1111:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1112:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register */
1113:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1114:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1115:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1116:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1117:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1118:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1119:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1120:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1121:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1122:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register */
1123:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1124:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1125:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1126:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1127:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1128:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1129:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1130:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1131:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1132:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1133:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1134:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1135:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1136:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1137:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1138:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1139:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1140:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1141:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1142:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1143:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1144:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1145:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1146:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1147:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1148:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1149:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1150:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1151:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1152:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1153:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1154:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1155:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1156:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1157:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1158:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1159:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1160:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1161:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1162:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1163:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1164:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1165:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1166:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1167:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1168:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
1169:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1170:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1171:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1172:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1173:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1174:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } FPU_Type;
1175:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1176:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register */
1177:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
1178:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1179:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1180:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
1181:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1182:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1183:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
1184:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1185:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1186:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
1187:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1188:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1189:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
1190:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1191:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1192:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
1193:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1194:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1195:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
1196:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1197:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1198:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
1199:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1200:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1201:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
1202:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
1203:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1204:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register */
1205:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
1206:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1207:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1208:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register */
1209:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
1210:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1211:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1212:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
1213:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1214:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1215:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
1216:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1217:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1218:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
1219:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1220:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1221:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 */
1222:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
1223:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1224:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1225:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
1226:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1227:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1228:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
1229:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1230:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1231:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
1232:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1233:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1234:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
1235:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1236:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1237:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
1238:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1239:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1240:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
1241:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1242:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1243:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
1244:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
1245:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1246:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 */
1247:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
1248:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1249:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1250:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
1251:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1252:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1253:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
1254:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1255:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1256:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
1257:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
1258:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1259:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1260:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1261:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1262:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1263:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1264:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1265:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1266:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1267:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1268:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1269:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1270:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1271:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1272:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1273:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1274:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1275:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1276:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1277:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1278:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1279:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register */
1280:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1281:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1282:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1283:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1284:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1285:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1286:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1287:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1288:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1289:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1290:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1291:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1292:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1293:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1294:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1295:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1296:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1297:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1298:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1299:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1300:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1301:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1302:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1303:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1304:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1305:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1306:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1307:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1308:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1309:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1310:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1311:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1312:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1313:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1314:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1315:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1316:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register */
1317:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1318:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1319:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1320:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1321:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1322:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1323:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register */
1324:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1325:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1326:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1327:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1328:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1329:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1330:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1331:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1332:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1333:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1334:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1335:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1336:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1337:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1338:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1339:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1340:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1341:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1342:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1343:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1344:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1345:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1346:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1347:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1348:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1349:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1350:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1351:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1352:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1353:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1354:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1355:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1356:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1357:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1358:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1359:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1360:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1361:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1362:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1363:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1364:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1365:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1366:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
1367:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1368:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1369:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1370:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1371:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1372:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1373:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1374:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1375:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1376:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1377:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1378:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1379:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1380:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1381:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1382:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1383:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1384:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1385:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1386:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1387:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1388:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1389:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1390:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1391:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
1392:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1393:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1394:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1395:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1396:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1397:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1398:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1399:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1400:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1401:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} */
1402:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1403:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1404:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1405:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
1406:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1407:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1408:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1409:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1410:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1411:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1412:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1413:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1414:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
1415:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1416:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1417:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1418:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1419:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1420:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1421:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1422:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     @{
1423:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1424:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1425:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Set Priority Grouping
1426:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1427:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1428:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1429:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Only values from 0..7 are used.
1430:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   In case of a conflict between priority grouping and available
1431:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1432:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1433:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1434:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1435:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1436:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1437:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1438:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1439:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1440:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1441:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1442:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                 |
1443:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1444:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1445:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1446:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1447:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1448:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1449:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Priority Grouping
1450:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1451:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1452:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1453:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1454:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1455:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1456:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1457:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1458:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1459:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1460:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1461:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Enable External Interrupt
1462:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1463:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1464:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1465:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1466:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1467:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1468:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1469:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1470:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
1471:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1472:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1473:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1474:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Disable External Interrupt
1475:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1476:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1477:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1478:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1479:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1480:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1481:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
  27              		.loc 1 1481 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42 0006 0346     		mov	r3, r0
  43 0008 FB71     		strb	r3, [r7, #7]
1482:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  44              		.loc 1 1482 0
  45 000a 4FF46143 		mov	r3, #57600
  46 000e CEF20003 		movt	r3, 57344
  47 0012 97F90720 		ldrsb	r2, [r7, #7]
  48 0016 4FEA5212 		lsr	r2, r2, #5
  49 001a F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
  50 001c 01F01F01 		and	r1, r1, #31
  51 0020 4FF00100 		mov	r0, #1
  52 0024 00FA01F1 		lsl	r1, r0, r1
  53 0028 02F12002 		add	r2, r2, #32
  54 002c 43F82210 		str	r1, [r3, r2, lsl #2]
1483:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
  55              		.loc 1 1483 0
  56 0030 07F10C07 		add	r7, r7, #12
  57 0034 BD46     		mov	sp, r7
  58 0036 80BC     		pop	{r7}
  59 0038 7047     		bx	lr
  60              		.cfi_endproc
  61              	.LFE98:
  63 003a 00BF     		.section	.text.NVIC002_DisableIRQ,"ax",%progbits
  64              		.align	2
  65              		.thumb
  66              		.thumb_func
  68              	NVIC002_DisableIRQ:
  69              	.LFB113:
  70              		.file 2 "C:\\DAVE3_workspace\\wsHERBY\\LARIX_Software_150907\\Dave\\Generated\\inc\\DAVESupport/..
   1:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /*CODE_BLOCK_BEGIN[NVIC002.h]*/
   2:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /**************************************************************************//**
   3:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
   4:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * Copyright (C) 2014 Infineon Technologies AG. All rights reserved.
   5:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
   6:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * Infineon Technologies AG (Infineon) is supplying this software for use with 
   7:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * Infineon's microcontrollers.  
   8:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * This file can be freely distributed within development tools that are 
   9:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * supporting such microcontrollers. 
  10:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
  11:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  12:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  13:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  14:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, 
  15:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  16:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
  17:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ********************************************************************************
  18:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                                                                            **
  19:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                                                                            **
  20:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ** PLATFORM : Infineon XMC4000/XMC1000 Series                                 **
  21:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                                                                            **
  22:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ** COMPILER : Compiler Independent                                            **
  23:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                                                                            **
  24:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ** AUTHOR   : App Developer                                                   **
  25:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                                                                            **
  26:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ** MAY BE CHANGED BY USER [yes/no]: Yes                                       **
  27:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                                                                            **
  28:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ** MODIFICATION DATE : July 17, 2014                                          **
  29:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** *******************************************************************************/
  30:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
  31:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /*******************************************************************************
  32:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                       Author(s) Identity                                   **
  33:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ********************************************************************************
  34:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                                                                            **
  35:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ** Initials     Name                                                          ** 
  36:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ** ---------------------------------------------------------------------------**
  37:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ** SNR          App Developer                                                 **
  38:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** *******************************************************************************/
  39:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /**
  40:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @file NVIC002.h
  41:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
  42:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @brief  Header file for NVIC SRGeneral (NVIC002) App.
  43:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
  44:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  */
  45:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  /* Revision History
  46:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   * 18  Feb 2013   v1.0.12  Comments are added.
  47:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   * 28  Nov 2013   v1.0.20  Updated as per coding guidelines
  48:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   * 24  Feb 2014   v1.0.24  Modified all macros to STATIC INLINE
  49:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   * 28  Feb 2014   v1.0.26  Reverted uc_id header file inclusion for backward 
  50:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****                             compatibility with DAVE
  51:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   * 17  Jul 2014   v1.0.28  Typecasted all the NodeIDs with IRQn_Type                            
  52:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   */
  53:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
  54:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #ifndef NVIC002_H_
  55:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #define NVIC002_H_
  56:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
  57:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #ifdef __cplusplus
  58:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** extern "C" {
  59:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #endif
  60:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /******************************************************************************
  61:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                      Include Files                                        **
  62:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ******************************************************************************/
  63:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
  64:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #include <uc_id.h>
  65:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
  66:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #if (__TARGET_DEVICE__ == XMC45)
  67:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #include <XMC4500.h>
  68:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #elif (__TARGET_DEVICE__ == XMC44)
  69:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #include <XMC4400.h>
  70:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #elif ((__TARGET_DEVICE__ == XMC42)||(__TARGET_DEVICE__ == XMC41))
  71:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #include <XMC4200.h>
  72:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #elif (__TARGET_DEVICE__ == XMC13)
  73:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #include <XMC1300.h>
  74:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #elif (__TARGET_DEVICE__ == XMC12)
  75:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #include <XMC1200.h>
  76:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #elif (__TARGET_DEVICE__ == XMC11)
  77:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #include <XMC1100.h>
  78:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #endif
  79:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
  80:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
  81:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /* Include App config file */
  82:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #ifdef DAVE_CE
  83:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #include "NVIC002_Conf.h"
  84:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** #endif 
  85:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /******************************************************************************
  86:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                      Global Macro Definitions                             **
  87:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ******************************************************************************/
  88:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
  89:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /******************************************************************************
  90:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                      Global Type Definitions                              **
  91:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ******************************************************************************/
  92:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /**
  93:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @ingroup NVIC002_datastructures
  94:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @{
  95:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  */
  96:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
  97:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /**
  98:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * Structure which holds the UI configuration mapped for the App
  99:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *        instance.
 100:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  Note: Sub-Priority is not available for TIMM Devices
 101:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  */
 102:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 103:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** typedef struct NVIC002_HandleType
 104:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** {
 105:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   /** Mapped NVIC Node */
 106:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   uint8_t NodeID;     
 107:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   /**  Node Interrupt Priority */
 108:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   uint8_t Priority;    
 109:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   /**  Node Interrupt SubPriority */
 110:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   uint8_t SubPriority;  
 111:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   /* Interrupt enable for Node */
 112:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****   uint8_t InterruptEnable;
 113:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** }NVIC002_HandleType;
 114:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 115:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /**
 116:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @}
 117:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  */
 118:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 119:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /*******************************************************************************
 120:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                      Global Constant Declarations                          **
 121:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** *******************************************************************************/
 122:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 123:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 124:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /*******************************************************************************
 125:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** **                      Extern Variables                                      **
 126:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** *******************************************************************************/
 127:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 128:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 129:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /*******************************************************************************
 130:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** ** FUNCTION PROTOTYPES                                                        **
 131:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** *******************************************************************************/
 132:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 133:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /**
 134:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @ingroup NVIC002_apidoc
 135:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @{
 136:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  */
 137:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 138:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /**
 139:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * This function is used to configure and initialize the NVIC002 App instances
 140:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 141:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 142:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @param[in] None
 143:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 144:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @return     void
 145:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 146:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * <BR><P ALIGN="LEFT"><B>Example:</B>
 147:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @code
 148:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  #include <DAVE3.h>
 149:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 150:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  int main(void)
 151:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  {
 152:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *    DAVE_Init(); // NVIC002_Init() is called within DAVE_Init()
 153:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *    return 0;
 154:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  }
 155:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @endcode<BR> </p>
 156:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 157:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  */
 158:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** void  NVIC002_Init(void);
 159:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 160:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /**
 161:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * This function is used to enable the IRQ
 162:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 163:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @param[in]  Handle Instance Handle
 164:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 165:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @return     void
 166:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 167:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * <BR><P ALIGN="LEFT"><B>Example:</B>
 168:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @code
 169:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  #include <DAVE3.h>
 170:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 171:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  int main(void)
 172:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  {
 173:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *    DAVE_Init(); // NVIC002_Init() is called within DAVE_Init()
 174:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *    NVIC002_EnableIRQ(&NVIC002_Handle0);
 175:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *    return 0;
 176:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  }
 177:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @endcode<BR> </p>
 178:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  */
 179:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** __STATIC_INLINE void NVIC002_EnableIRQ (const NVIC002_HandleType *const Handle) {
 180:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****     NVIC_EnableIRQ((IRQn_Type)(Handle->NodeID));
 181:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** }
 182:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** 
 183:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** /**
 184:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * This function is used to disable the IRQ
 185:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 186:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @param[in]  Handle Instance Handle
 187:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 188:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @return     void
 189:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * <BR><P ALIGN="LEFT"><B>Example:</B>
 190:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @code
 191:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * #include <DAVE3.h>
 192:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *
 193:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  int main(void)
 194:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  {
 195:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *    DAVE_Init(); // NVIC002_Init() is called within DAVE_Init()
 196:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *    NVIC002_DisableIRQ(&NVIC002_Handle0);
 197:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *    return 0;
 198:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  *  }
 199:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  * @endcode<BR> </p>
 200:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****  */
 201:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** __STATIC_INLINE void NVIC002_DisableIRQ (const NVIC002_HandleType *const Handle) {
  71              		.loc 2 201 0
  72              		.cfi_startproc
  73              		@ args = 0, pretend = 0, frame = 8
  74              		@ frame_needed = 1, uses_anonymous_args = 0
  75 0000 80B5     		push	{r7, lr}
  76              	.LCFI3:
  77              		.cfi_def_cfa_offset 8
  78              		.cfi_offset 7, -8
  79              		.cfi_offset 14, -4
  80 0002 82B0     		sub	sp, sp, #8
  81              	.LCFI4:
  82              		.cfi_def_cfa_offset 16
  83 0004 00AF     		add	r7, sp, #0
  84              	.LCFI5:
  85              		.cfi_def_cfa_register 7
  86 0006 7860     		str	r0, [r7, #4]
 202:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h ****     NVIC_DisableIRQ((IRQn_Type)(Handle->NodeID));
  87              		.loc 2 202 0
  88 0008 7B68     		ldr	r3, [r7, #4]
  89 000a 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
  90 000c DBB2     		uxtb	r3, r3
  91 000e 5BB2     		sxtb	r3, r3
  92 0010 1846     		mov	r0, r3
  93 0012 FFF7FEFF 		bl	NVIC_DisableIRQ
 203:C:\DAVE3_workspace\wsHERBY\LARIX_Software_150907\Dave\Generated\inc\DAVESupport/../../inc/NVIC002\NVIC002.h **** }
  94              		.loc 2 203 0
  95 0016 07F10807 		add	r7, r7, #8
  96 001a BD46     		mov	sp, r7
  97 001c 80BD     		pop	{r7, pc}
  98              		.cfi_endproc
  99              	.LFE113:
 101              		.global	yoffset
 102 001e 00BF     		.bss
 103              		.align	2
 106              	yoffset:
 107 0000 00000000 		.space	4
 108              		.global	actuator_speed_percent
 109              		.align	2
 112              	actuator_speed_percent:
 113 0004 00000000 		.space	16
 113      00000000 
 113      00000000 
 113      00000000 
 114              		.global	PWM_width
 115              		.align	2
 118              	PWM_width:
 119 0014 00000000 		.space	16
 119      00000000 
 119      00000000 
 119      00000000 
 120              		.global	newvalue
 123              	newvalue:
 124 0024 00       		.space	1
 125              		.comm	x_pitch,8,4
 126              		.comm	x_roll,8,4
 127              		.global	u_yaw_dot
 128 0025 000000   		.align	2
 131              	u_yaw_dot:
 132 0028 00000000 		.space	4
 133              		.global	u_pitch
 134              		.align	2
 137              	u_pitch:
 138 002c 00000000 		.space	4
 139              		.global	u_roll
 140              		.align	2
 143              	u_roll:
 144 0030 00000000 		.space	4
 145              		.comm	x_yaw,8,4
 146              		.global	T
 147              		.section	.rodata
 148              		.align	2
 151              	T:
 152 0000 0AD7A33B 		.word	1000593162
 153              		.global	P_roll
 154              		.align	2
 157              	P_roll:
 158 0004 0000C842 		.word	1120403456
 159              		.global	I_roll
 160              		.align	2
 163              	I_roll:
 164 0008 00000000 		.space	4
 165              		.global	D_roll
 166              		.align	2
 169              	D_roll:
 170 000c 00004041 		.word	1094713344
 171              		.global	N_roll
 172              		.align	2
 175              	N_roll:
 176 0010 00004843 		.word	1128792064
 177              		.global	P_pitch
 178              		.align	2
 181              	P_pitch:
 182 0014 0000C842 		.word	1120403456
 183              		.global	I_pitch
 184              		.align	2
 187              	I_pitch:
 188 0018 00000000 		.space	4
 189              		.global	D_pitch
 190              		.align	2
 193              	D_pitch:
 194 001c 00004041 		.word	1094713344
 195              		.global	N_pitch
 196              		.align	2
 199              	N_pitch:
 200 0020 00004843 		.word	1128792064
 201              		.global	P_yaw
 202              		.align	2
 205              	P_yaw:
 206 0024 0000DC42 		.word	1121714176
 207              		.global	I_yaw
 208              		.align	2
 211              	I_yaw:
 212 0028 9A99193E 		.word	1041865114
 213              		.global	D_yaw
 214              		.align	2
 217              	D_yaw:
 218 002c 0000003F 		.word	1056964608
 219              		.global	N_yaw
 220              		.align	2
 223              	N_yaw:
 224 0030 00004843 		.word	1128792064
 225              		.comm	a_roll,8,4
 226              		.comm	a_pitch,8,4
 227              		.comm	b_roll,12,4
 228              		.comm	b_pitch,12,4
 229              		.comm	a_yaw,8,4
 230              		.comm	b_yaw,12,4
 231              		.global	powerD
 232              		.bss
 233              		.align	2
 236              	powerD:
 237 0034 00000000 		.space	4
 238              		.global	yawD_dot
 239              		.align	2
 242              	yawD_dot:
 243 0038 00000000 		.space	4
 244              		.global	pitchD
 245              		.align	2
 248              	pitchD:
 249 003c 00000000 		.space	4
 250              		.global	rollD
 251              		.align	2
 254              	rollD:
 255 0040 00000000 		.space	4
 256              		.global	yaw
 257              		.align	2
 260              	yaw:
 261 0044 00000000 		.space	4
 262              		.global	yaw_old
 263              		.align	2
 266              	yaw_old:
 267 0048 00000000 		.space	4
 268              		.global	yaw_dot
 269              		.align	2
 272              	yaw_dot:
 273 004c 00000000 		.space	4
 274              		.global	timePrev
 275              		.align	2
 278              	timePrev:
 279 0050 00000000 		.space	4
 280              		.comm	YPR,12,4
 281              		.comm	mag,12,4
 282              		.global	USB_Rx_Buffer
 283              		.align	2
 286              	USB_Rx_Buffer:
 287 0054 00000000 		.space	100
 287      00000000 
 287      00000000 
 287      00000000 
 287      00000000 
 288              		.comm	USB_Tx_Buffer,100,4
 289              		.global	Bytes
 290              		.align	1
 293              	Bytes:
 294 00b8 0000     		.space	2
 295              		.comm	nByte,2,2
 296              		.global	sendMag
 299              	sendMag:
 300 00ba 00       		.space	1
 301              		.global	counter_main
 302 00bb 00       		.align	1
 305              	counter_main:
 306 00bc 0000     		.space	2
 307              		.global	MonitorBuffer
 308 00be 0000     		.align	2
 311              	MonitorBuffer:
 312 00c0 00000000 		.space	14
 312      00000000 
 312      00000000 
 312      0000
 313              		.global	__aeabi_f2d
 314              		.global	__aeabi_dmul
 315              		.global	__aeabi_dadd
 316              		.global	__aeabi_d2f
 317 00ce 0000     		.section	.text.CCU42_0_IRQHandler,"ax",%progbits
 318              		.align	2
 319              		.global	CCU42_0_IRQHandler
 320              		.thumb
 321              		.thumb_func
 323              	CCU42_0_IRQHandler:
 324              	.LFB168:
 325              		.file 3 "../Main.c"
   1:../Main.c     **** /*
   2:../Main.c     ****  * Main.c
   3:../Main.c     ****  *
   4:../Main.c     ****  *  Created on: 25.12.2014
   5:../Main.c     ****  *      Author: Andreas
   6:../Main.c     ****  */
   7:../Main.c     **** 
   8:../Main.c     **** 
   9:../Main.c     **** #include <DAVE3.h>			//Declarations from DAVE3 Code Generation (includes SFR declaration)
  10:../Main.c     **** #include <limits.h>
  11:../Main.c     **** 
  12:../Main.c     **** #include "_Quadrocopter/_HAL/GPIO.h"
  13:../Main.c     **** #include "_Quadrocopter/_HAL/Delay/util.h"
  14:../Main.c     **** #include "_Quadrocopter/_HAL/I2C/I2Cdev.h"
  15:../Main.c     **** 
  16:../Main.c     **** #include "_Quadrocopter/Sensors/MPU9X50/MPU9150.h"
  17:../Main.c     **** #include "_Quadrocopter/Sensors/DPS310/DPS310.h"
  18:../Main.c     **** //#include "_Quadrocopter/Origa2L/API/origa2_API.h"
  19:../Main.c     **** 
  20:../Main.c     **** #include "_Quadrocopter/RadioControl/RCReceive.h"
  21:../Main.c     **** 
  22:../Main.c     **** #include "_Quadrocopter/Attitude_Control/Attitudecontroller.h"
  23:../Main.c     **** 
  24:../Main.c     **** #include "_Quadrocopter/MCI_DaisyChain/DaisyChain.h"
  25:../Main.c     **** 
  26:../Main.c     **** //#define LARIX_with_PWM_used
  27:../Main.c     **** #define WIDEFIELD_used
  28:../Main.c     **** //--------------------------------Enable SENSORS-----------------------------------------------//
  29:../Main.c     **** #define DPS310
  30:../Main.c     **** //#define ORIGA2L
  31:../Main.c     **** //--------------------------------Enable SENSORS-----------------------------------------------//
  32:../Main.c     **** 
  33:../Main.c     **** //--------------------------------Enable DEBUG-----------------------------------------------//
  34:../Main.c     **** #define DEBUG_SPECIFIC
  35:../Main.c     **** //#define DEBUG_CONTINOUS0
  36:../Main.c     **** #define LED_test
  37:../Main.c     **** //--------------------------------Enable DEBUG-----------------------------------------------//
  38:../Main.c     **** 
  39:../Main.c     **** //--------------------------------OUTPUT Config-----------------------------------------------//
  40:../Main.c     **** #define PWM_OUTPUT
  41:../Main.c     **** #ifndef PWM_OUTPUT
  42:../Main.c     **** 	#define UART_SC_IF
  43:../Main.c     **** //	#define IRMCK
  44:../Main.c     **** #endif
  45:../Main.c     **** 
  46:../Main.c     **** //--------------------------------OUTPUT Config-----------------------------------------------//
  47:../Main.c     **** 
  48:../Main.c     **** 
  49:../Main.c     **** //---------------------------------Rename of SpeedController PWM Handles ----------------
  50:../Main.c     **** #define ESC_PWM_Handle0 PWMSP001_Handle0
  51:../Main.c     **** #define ESC_PWM_Handle1 PWMSP001_Handle1
  52:../Main.c     **** #define ESC_PWM_Handle2 PWMSP001_Handle2
  53:../Main.c     **** #define ESC_PWM_Handle3 PWMSP001_Handle3
  54:../Main.c     **** //---------------------------------Rename of SpeedController PWM Handles ----------------
  55:../Main.c     **** 
  56:../Main.c     **** //---------------------------------Rename of Timer(PWM) Handles used within the Quadrocopter Softwa
  57:../Main.c     **** #define Utils_Timer				 PWMSP001_Handle4
  58:../Main.c     **** #define AttControl_Timer	     PWMSP001_Handle5
  59:../Main.c     **** #define MagCalib_Timer 		     PWMSP001_Handle6
  60:../Main.c     **** #define Monitoring_Timer		 PWMSP001_Handle7
  61:../Main.c     **** //---------------------------------Rename of Timer(PWM) Handles used within the Quadrocopter Softwa
  62:../Main.c     **** 
  63:../Main.c     **** #define CONTROL_ORDER 2
  64:../Main.c     **** 
  65:../Main.c     **** float yoffset = 0.0;
  66:../Main.c     **** 
  67:../Main.c     **** //---------------------------------Actuator Output  -----------------------------------------------
  68:../Main.c     **** float actuator_speed_percent[] = {0.0, 0.0, 0.0, 0.0};
  69:../Main.c     **** 
  70:../Main.c     **** 	float PWM_width[] = {0.0, 0.0, 0.0, 0.0};
  71:../Main.c     **** 
  72:../Main.c     **** #ifdef UART_SC_IF
  73:../Main.c     **** 	uint8_t DaisyTransmit[12];
  74:../Main.c     **** #endif
  75:../Main.c     **** 	volatile uint8_t newvalue = 0;
  76:../Main.c     **** 
  77:../Main.c     **** float x_pitch[CONTROL_ORDER];
  78:../Main.c     **** float x_roll[CONTROL_ORDER];
  79:../Main.c     **** 
  80:../Main.c     **** float u_yaw_dot = 0.0;
  81:../Main.c     **** float u_pitch = 0.0;
  82:../Main.c     **** float u_roll = 0.0;
  83:../Main.c     **** float x_yaw[CONTROL_ORDER];
  84:../Main.c     **** 
  85:../Main.c     **** //Controllerparamter
  86:../Main.c     **** const float T=0.005;
  87:../Main.c     **** const float P_roll =100;//162.0852;//64.3188;
  88:../Main.c     **** const float I_roll = 0;//18;//5;
  89:../Main.c     **** const float D_roll = 12;//19.1013;//12.0355;
  90:../Main.c     **** const float N_roll = 200;//62.4365;//40.5471;
  91:../Main.c     **** const float P_pitch =100;//166.4663;//66.0573;
  92:../Main.c     **** const float I_pitch = 0;//20;//5;
  93:../Main.c     **** const float D_pitch =12;//19.6176;//12.3609;
  94:../Main.c     **** const float N_pitch =200;//62.4365;//40.5471;
  95:../Main.c     **** const float P_yaw = 110;
  96:../Main.c     **** const float I_yaw = 0.15;
  97:../Main.c     **** const float D_yaw = 0.5;
  98:../Main.c     **** const float N_yaw =200;
  99:../Main.c     **** 
 100:../Main.c     **** 
 101:../Main.c     **** //Controllerpolynomials
 102:../Main.c     **** float a_roll[CONTROL_ORDER];
 103:../Main.c     **** float a_pitch[CONTROL_ORDER];
 104:../Main.c     **** float b_roll[CONTROL_ORDER+1];
 105:../Main.c     **** float b_pitch[CONTROL_ORDER+1];
 106:../Main.c     **** float a_yaw[CONTROL_ORDER];
 107:../Main.c     **** float b_yaw[CONTROL_ORDER+1];
 108:../Main.c     **** 
 109:../Main.c     **** //Remote Control
 110:../Main.c     **** float powerD = 0.0;
 111:../Main.c     **** float yawD_dot = 0.0;
 112:../Main.c     **** float pitchD = 0.0;
 113:../Main.c     **** float rollD = 0.0;
 114:../Main.c     **** 
 115:../Main.c     **** float yaw=0.0;
 116:../Main.c     **** float yaw_old=0.0;
 117:../Main.c     **** float yaw_dot=0.0;
 118:../Main.c     **** uint32_t timePrev = 0;
 119:../Main.c     **** 
 120:../Main.c     **** float YPR[3];
 121:../Main.c     **** float mag[3];
 122:../Main.c     **** 
 123:../Main.c     **** #if defined DEBUG_SPECIFIC || defined DEBUG_CONTINOUS
 124:../Main.c     **** 	int8_t USB_Rx_Buffer[100] = { 0 };
 125:../Main.c     **** 	char   USB_Tx_Buffer[100]; //for displaying data
 126:../Main.c     **** 	uint16_t Bytes = 0;
 127:../Main.c     **** 	uint16_t nByte;
 128:../Main.c     **** #endif
 129:../Main.c     **** 
 130:../Main.c     **** 
 131:../Main.c     **** bool sendMag = FALSE;
 132:../Main.c     **** 
 133:../Main.c     **** uint16_t counter_main=0;
 134:../Main.c     **** 
 135:../Main.c     **** int8_t MonitorBuffer[14] = {0};
 136:../Main.c     **** 
 137:../Main.c     **** ///DEBUG///
 138:../Main.c     **** extern uint16_t DPS310_INT_counter;
 139:../Main.c     **** 
 140:../Main.c     **** ///////////
 141:../Main.c     **** extern uint32_t packet_loss;
 142:../Main.c     **** extern uint32_t packets;
 143:../Main.c     **** extern uint32_t undef_error;
 144:../Main.c     **** extern uint32_t timeout_count;
 145:../Main.c     **** ///DEBUG///
 146:../Main.c     **** 
 147:../Main.c     **** void AttControl_TIMER_ISR(void)
 148:../Main.c     **** {
 326              		.loc 3 148 0
 327              		.cfi_startproc
 328              		@ args = 0, pretend = 0, frame = 16
 329              		@ frame_needed = 1, uses_anonymous_args = 0
 330 0000 B0B5     		push	{r4, r5, r7, lr}
 331              	.LCFI6:
 332              		.cfi_def_cfa_offset 16
 333              		.cfi_offset 4, -16
 334              		.cfi_offset 5, -12
 335              		.cfi_offset 7, -8
 336              		.cfi_offset 14, -4
 337 0002 88B0     		sub	sp, sp, #32
 338              	.LCFI7:
 339              		.cfi_def_cfa_offset 48
 340 0004 04AF     		add	r7, sp, #16
 341              	.LCFI8:
 342              		.cfi_def_cfa 7, 32
 149:../Main.c     **** 	GetAngles(YPR,&yoffset);
 343              		.loc 3 149 0
 344 0006 40F20000 		movw	r0, #:lower16:YPR
 345 000a C0F20000 		movt	r0, #:upper16:YPR
 346 000e 40F20001 		movw	r1, #:lower16:yoffset
 347 0012 C0F20001 		movt	r1, #:upper16:yoffset
 348 0016 FFF7FEFF 		bl	GetAngles
 150:../Main.c     **** 	GetRCData(&powerD, &yawD_dot, &pitchD, &rollD);
 349              		.loc 3 150 0
 350 001a 40F20000 		movw	r0, #:lower16:powerD
 351 001e C0F20000 		movt	r0, #:upper16:powerD
 352 0022 40F20001 		movw	r1, #:lower16:yawD_dot
 353 0026 C0F20001 		movt	r1, #:upper16:yawD_dot
 354 002a 40F20002 		movw	r2, #:lower16:pitchD
 355 002e C0F20002 		movt	r2, #:upper16:pitchD
 356 0032 40F20003 		movw	r3, #:lower16:rollD
 357 0036 C0F20003 		movt	r3, #:upper16:rollD
 358 003a FFF7FEFF 		bl	GetRCData
 151:../Main.c     **** 
 152:../Main.c     **** 	uint32_t Now = millis();
 359              		.loc 3 152 0
 360 003e FFF7FEFF 		bl	millis
 361 0042 B860     		str	r0, [r7, #8]
 153:../Main.c     **** 	float dt = ((Now - timePrev)/1000.0f);
 362              		.loc 3 153 0
 363 0044 40F20003 		movw	r3, #:lower16:timePrev
 364 0048 C0F20003 		movt	r3, #:upper16:timePrev
 365 004c 1B68     		ldr	r3, [r3, #0]
 366 004e BA68     		ldr	r2, [r7, #8]
 367 0050 D31A     		subs	r3, r2, r3
 368 0052 07EE903A 		fmsr	s15, r3	@ int
 369 0056 B8EE677A 		fuitos	s14, s15
 370 005a DFEDA77A 		flds	s15, .L22+8
 371 005e C7EE277A 		fdivs	s15, s14, s15
 372 0062 C7ED017A 		fsts	s15, [r7, #4]
 154:../Main.c     **** 	timePrev = Now;
 373              		.loc 3 154 0
 374 0066 40F20003 		movw	r3, #:lower16:timePrev
 375 006a C0F20003 		movt	r3, #:upper16:timePrev
 376 006e BA68     		ldr	r2, [r7, #8]
 377 0070 1A60     		str	r2, [r3, #0]
 155:../Main.c     **** 
 156:../Main.c     **** 	// filter
 157:../Main.c     **** 	float delta_yaw = YPR[0]-yaw;
 378              		.loc 3 157 0
 379 0072 40F20003 		movw	r3, #:lower16:YPR
 380 0076 C0F20003 		movt	r3, #:upper16:YPR
 381 007a 93ED007A 		flds	s14, [r3, #0]
 382 007e 40F20003 		movw	r3, #:lower16:yaw
 383 0082 C0F20003 		movt	r3, #:upper16:yaw
 384 0086 D3ED007A 		flds	s15, [r3, #0]
 385 008a 77EE677A 		fsubs	s15, s14, s15
 386 008e C7ED037A 		fsts	s15, [r7, #12]
 158:../Main.c     **** 	if (delta_yaw >= 180.0)
 387              		.loc 3 158 0
 388 0092 97ED037A 		flds	s14, [r7, #12]
 389 0096 DFED997A 		flds	s15, .L22+12
 390 009a B4EEE77A 		fcmpes	s14, s15
 391 009e F1EE10FA 		fmstat
 392 00a2 07DB     		blt	.L4
 393              	.L16:
 159:../Main.c     **** 		delta_yaw-=360;
 394              		.loc 3 159 0
 395 00a4 97ED037A 		flds	s14, [r7, #12]
 396 00a8 DFED957A 		flds	s15, .L22+16
 397 00ac 77EE677A 		fsubs	s15, s14, s15
 398 00b0 C7ED037A 		fsts	s15, [r7, #12]
 399              	.L4:
 160:../Main.c     **** 	if (delta_yaw <= -180.0)
 400              		.loc 3 160 0
 401 00b4 97ED037A 		flds	s14, [r7, #12]
 402 00b8 DFED927A 		flds	s15, .L22+20
 403 00bc B4EEE77A 		fcmpes	s14, s15
 404 00c0 F1EE10FA 		fmstat
 405 00c4 07D8     		bhi	.L6
 406              	.L17:
 161:../Main.c     **** 		delta_yaw+=360;
 407              		.loc 3 161 0
 408 00c6 97ED037A 		flds	s14, [r7, #12]
 409 00ca DFED8D7A 		flds	s15, .L22+16
 410 00ce 77EE277A 		fadds	s15, s14, s15
 411 00d2 C7ED037A 		fsts	s15, [r7, #12]
 412              	.L6:
 162:../Main.c     **** 
 163:../Main.c     **** 	yaw+=0.3*delta_yaw;
 413              		.loc 3 163 0
 414 00d6 40F20003 		movw	r3, #:lower16:yaw
 415 00da C0F20003 		movt	r3, #:upper16:yaw
 416 00de 1B68     		ldr	r3, [r3, #0]	@ float
 417 00e0 1846     		mov	r0, r3	@ float
 418 00e2 FFF7FEFF 		bl	__aeabi_f2d
 419 00e6 0446     		mov	r4, r0
 420 00e8 0D46     		mov	r5, r1
 421 00ea F868     		ldr	r0, [r7, #12]	@ float
 422 00ec FFF7FEFF 		bl	__aeabi_f2d
 423 00f0 0246     		mov	r2, r0
 424 00f2 0B46     		mov	r3, r1
 425 00f4 1046     		mov	r0, r2
 426 00f6 1946     		mov	r1, r3
 427 00f8 7DA3     		adr	r3, .L22
 428 00fa D3E90023 		ldrd	r2, [r3]
 429 00fe FFF7FEFF 		bl	__aeabi_dmul
 430 0102 0246     		mov	r2, r0
 431 0104 0B46     		mov	r3, r1
 432 0106 2046     		mov	r0, r4
 433 0108 2946     		mov	r1, r5
 434 010a FFF7FEFF 		bl	__aeabi_dadd
 435 010e 0246     		mov	r2, r0
 436 0110 0B46     		mov	r3, r1
 437 0112 1046     		mov	r0, r2
 438 0114 1946     		mov	r1, r3
 439 0116 FFF7FEFF 		bl	__aeabi_d2f
 440 011a 0246     		mov	r2, r0	@ float
 441 011c 40F20003 		movw	r3, #:lower16:yaw
 442 0120 C0F20003 		movt	r3, #:upper16:yaw
 443 0124 1A60     		str	r2, [r3, #0]	@ float
 164:../Main.c     **** 	if (yaw >= 180.0)
 444              		.loc 3 164 0
 445 0126 40F20003 		movw	r3, #:lower16:yaw
 446 012a C0F20003 		movt	r3, #:upper16:yaw
 447 012e 93ED007A 		flds	s14, [r3, #0]
 448 0132 DFED727A 		flds	s15, .L22+12
 449 0136 B4EEE77A 		fcmpes	s14, s15
 450 013a F1EE10FA 		fmstat
 451 013e 0FDB     		blt	.L8
 452              	.L18:
 165:../Main.c     **** 		yaw-=360;
 453              		.loc 3 165 0
 454 0140 40F20003 		movw	r3, #:lower16:yaw
 455 0144 C0F20003 		movt	r3, #:upper16:yaw
 456 0148 93ED007A 		flds	s14, [r3, #0]
 457 014c DFED6C7A 		flds	s15, .L22+16
 458 0150 77EE677A 		fsubs	s15, s14, s15
 459 0154 40F20003 		movw	r3, #:lower16:yaw
 460 0158 C0F20003 		movt	r3, #:upper16:yaw
 461 015c C3ED007A 		fsts	s15, [r3, #0]
 462              	.L8:
 166:../Main.c     **** 	if (yaw <= -180.0)
 463              		.loc 3 166 0
 464 0160 40F20003 		movw	r3, #:lower16:yaw
 465 0164 C0F20003 		movt	r3, #:upper16:yaw
 466 0168 93ED007A 		flds	s14, [r3, #0]
 467 016c DFED657A 		flds	s15, .L22+20
 468 0170 B4EEE77A 		fcmpes	s14, s15
 469 0174 F1EE10FA 		fmstat
 470 0178 0FD8     		bhi	.L10
 471              	.L19:
 167:../Main.c     **** 		yaw+=360;
 472              		.loc 3 167 0
 473 017a 40F20003 		movw	r3, #:lower16:yaw
 474 017e C0F20003 		movt	r3, #:upper16:yaw
 475 0182 93ED007A 		flds	s14, [r3, #0]
 476 0186 DFED5E7A 		flds	s15, .L22+16
 477 018a 77EE277A 		fadds	s15, s14, s15
 478 018e 40F20003 		movw	r3, #:lower16:yaw
 479 0192 C0F20003 		movt	r3, #:upper16:yaw
 480 0196 C3ED007A 		fsts	s15, [r3, #0]
 481              	.L10:
 168:../Main.c     **** 
 169:../Main.c     **** 	//derive
 170:../Main.c     **** 	delta_yaw=yaw-yaw_old;
 482              		.loc 3 170 0
 483 019a 40F20003 		movw	r3, #:lower16:yaw
 484 019e C0F20003 		movt	r3, #:upper16:yaw
 485 01a2 93ED007A 		flds	s14, [r3, #0]
 486 01a6 40F20003 		movw	r3, #:lower16:yaw_old
 487 01aa C0F20003 		movt	r3, #:upper16:yaw_old
 488 01ae D3ED007A 		flds	s15, [r3, #0]
 489 01b2 77EE677A 		fsubs	s15, s14, s15
 490 01b6 C7ED037A 		fsts	s15, [r7, #12]
 171:../Main.c     **** 	if (delta_yaw >= 180.0)
 491              		.loc 3 171 0
 492 01ba 97ED037A 		flds	s14, [r7, #12]
 493 01be DFED4F7A 		flds	s15, .L22+12
 494 01c2 B4EEE77A 		fcmpes	s14, s15
 495 01c6 F1EE10FA 		fmstat
 496 01ca 07DB     		blt	.L12
 497              	.L20:
 172:../Main.c     **** 		delta_yaw-=360;
 498              		.loc 3 172 0
 499 01cc 97ED037A 		flds	s14, [r7, #12]
 500 01d0 DFED4B7A 		flds	s15, .L22+16
 501 01d4 77EE677A 		fsubs	s15, s14, s15
 502 01d8 C7ED037A 		fsts	s15, [r7, #12]
 503              	.L12:
 173:../Main.c     **** 	if (delta_yaw <= -180.0)
 504              		.loc 3 173 0
 505 01dc 97ED037A 		flds	s14, [r7, #12]
 506 01e0 DFED487A 		flds	s15, .L22+20
 507 01e4 B4EEE77A 		fcmpes	s14, s15
 508 01e8 F1EE10FA 		fmstat
 509 01ec 07D8     		bhi	.L14
 510              	.L21:
 174:../Main.c     **** 		delta_yaw+=360;
 511              		.loc 3 174 0
 512 01ee 97ED037A 		flds	s14, [r7, #12]
 513 01f2 DFED437A 		flds	s15, .L22+16
 514 01f6 77EE277A 		fadds	s15, s14, s15
 515 01fa C7ED037A 		fsts	s15, [r7, #12]
 516              	.L14:
 175:../Main.c     **** 	yaw_dot=delta_yaw/dt;
 517              		.loc 3 175 0
 518 01fe 97ED037A 		flds	s14, [r7, #12]
 519 0202 D7ED017A 		flds	s15, [r7, #4]
 520 0206 C7EE277A 		fdivs	s15, s14, s15
 521 020a 40F20003 		movw	r3, #:lower16:yaw_dot
 522 020e C0F20003 		movt	r3, #:upper16:yaw_dot
 523 0212 C3ED007A 		fsts	s15, [r3, #0]
 176:../Main.c     **** 
 177:../Main.c     **** 	yaw_old=yaw;
 524              		.loc 3 177 0
 525 0216 40F20003 		movw	r3, #:lower16:yaw
 526 021a C0F20003 		movt	r3, #:upper16:yaw
 527 021e 1A68     		ldr	r2, [r3, #0]	@ float
 528 0220 40F20003 		movw	r3, #:lower16:yaw_old
 529 0224 C0F20003 		movt	r3, #:upper16:yaw_old
 530 0228 1A60     		str	r2, [r3, #0]	@ float
 178:../Main.c     **** 
 179:../Main.c     **** 	//yaw control
 180:../Main.c     **** 	AngleRateController(&yawD_dot, &yaw_dot, &P_yaw, &u_yaw_dot);
 531              		.loc 3 180 0
 532 022a 40F20000 		movw	r0, #:lower16:yawD_dot
 533 022e C0F20000 		movt	r0, #:upper16:yawD_dot
 534 0232 40F20001 		movw	r1, #:lower16:yaw_dot
 535 0236 C0F20001 		movt	r1, #:upper16:yaw_dot
 536 023a 40F20002 		movw	r2, #:lower16:P_yaw
 537 023e C0F20002 		movt	r2, #:upper16:P_yaw
 538 0242 40F20003 		movw	r3, #:lower16:u_yaw_dot
 539 0246 C0F20003 		movt	r3, #:upper16:u_yaw_dot
 540 024a FFF7FEFF 		bl	AngleRateController
 181:../Main.c     **** 	//AngleController(&yawD_dot, &yaw_dot, CONTROL_ORDER, a_yaw, b_yaw, x_yaw, &u_yaw_dot);
 182:../Main.c     **** 	//pitch control
 183:../Main.c     **** 	AngleController(&pitchD, &YPR[1], CONTROL_ORDER, a_pitch, b_pitch, x_pitch, &u_pitch);
 541              		.loc 3 183 0
 542 024e 40F20003 		movw	r3, #:lower16:b_pitch
 543 0252 C0F20003 		movt	r3, #:upper16:b_pitch
 544 0256 0093     		str	r3, [sp, #0]
 545 0258 40F20003 		movw	r3, #:lower16:x_pitch
 546 025c C0F20003 		movt	r3, #:upper16:x_pitch
 547 0260 0193     		str	r3, [sp, #4]
 548 0262 40F20003 		movw	r3, #:lower16:u_pitch
 549 0266 C0F20003 		movt	r3, #:upper16:u_pitch
 550 026a 0293     		str	r3, [sp, #8]
 551 026c 40F20000 		movw	r0, #:lower16:pitchD
 552 0270 C0F20000 		movt	r0, #:upper16:pitchD
 553 0274 2449     		ldr	r1, .L22+24
 554 0276 4FF00202 		mov	r2, #2
 555 027a 40F20003 		movw	r3, #:lower16:a_pitch
 556 027e C0F20003 		movt	r3, #:upper16:a_pitch
 557 0282 FFF7FEFF 		bl	AngleController
 184:../Main.c     **** 	//roll control
 185:../Main.c     **** 	AngleController(&rollD, &YPR[2], CONTROL_ORDER, a_roll, b_roll, x_roll, &u_roll);
 558              		.loc 3 185 0
 559 0286 40F20003 		movw	r3, #:lower16:b_roll
 560 028a C0F20003 		movt	r3, #:upper16:b_roll
 561 028e 0093     		str	r3, [sp, #0]
 562 0290 40F20003 		movw	r3, #:lower16:x_roll
 563 0294 C0F20003 		movt	r3, #:upper16:x_roll
 564 0298 0193     		str	r3, [sp, #4]
 565 029a 40F20003 		movw	r3, #:lower16:u_roll
 566 029e C0F20003 		movt	r3, #:upper16:u_roll
 567 02a2 0293     		str	r3, [sp, #8]
 568 02a4 40F20000 		movw	r0, #:lower16:rollD
 569 02a8 C0F20000 		movt	r0, #:upper16:rollD
 570 02ac 1749     		ldr	r1, .L22+28
 571 02ae 4FF00202 		mov	r2, #2
 572 02b2 40F20003 		movw	r3, #:lower16:a_roll
 573 02b6 C0F20003 		movt	r3, #:upper16:a_roll
 574 02ba FFF7FEFF 		bl	AngleController
 186:../Main.c     **** 
 187:../Main.c     **** 	counter_main++;
 575              		.loc 3 187 0
 576 02be 40F20003 		movw	r3, #:lower16:counter_main
 577 02c2 C0F20003 		movt	r3, #:upper16:counter_main
 578 02c6 1B88     		ldrh	r3, [r3, #0]
 579 02c8 03F10103 		add	r3, r3, #1
 580 02cc 9AB2     		uxth	r2, r3
 581 02ce 40F20003 		movw	r3, #:lower16:counter_main
 582 02d2 C0F20003 		movt	r3, #:upper16:counter_main
 583 02d6 1A80     		strh	r2, [r3, #0]	@ movhi
 188:../Main.c     **** 	newvalue=1;
 584              		.loc 3 188 0
 585 02d8 40F20003 		movw	r3, #:lower16:newvalue
 586 02dc C0F20003 		movt	r3, #:upper16:newvalue
 587 02e0 4FF00102 		mov	r2, #1
 588 02e4 1A70     		strb	r2, [r3, #0]
 189:../Main.c     **** }
 589              		.loc 3 189 0
 590 02e6 07F11007 		add	r7, r7, #16
 591 02ea BD46     		mov	sp, r7
 592 02ec B0BD     		pop	{r4, r5, r7, pc}
 593              	.L23:
 594 02ee 00BF     		.align	3
 595              	.L22:
 596 02f0 33333333 		.word	858993459
 597 02f4 3333D33F 		.word	1070805811
 598 02f8 00007A44 		.word	1148846080
 599 02fc 00003443 		.word	1127481344
 600 0300 0000B443 		.word	1135869952
 601 0304 000034C3 		.word	-1020002304
 602 0308 04000000 		.word	YPR+4
 603 030c 08000000 		.word	YPR+8
 604              		.cfi_endproc
 605              	.LFE168:
 607              		.section	.text.Initialize,"ax",%progbits
 608              		.align	2
 609              		.global	Initialize
 610              		.thumb
 611              		.thumb_func
 613              	Initialize:
 614              	.LFB169:
 190:../Main.c     **** 
 191:../Main.c     **** void Initialize()
 192:../Main.c     **** {
 615              		.loc 3 192 0
 616              		.cfi_startproc
 617              		@ args = 0, pretend = 0, frame = 0
 618              		@ frame_needed = 1, uses_anonymous_args = 0
 619 0000 80B5     		push	{r7, lr}
 620              	.LCFI9:
 621              		.cfi_def_cfa_offset 8
 622              		.cfi_offset 7, -8
 623              		.cfi_offset 14, -4
 624 0002 00AF     		add	r7, sp, #0
 625              	.LCFI10:
 626              		.cfi_def_cfa_register 7
 193:../Main.c     **** 
 194:../Main.c     **** 	NVIC002_DisableIRQ(&ESC_UART_RX_NVIC_Handle);
 627              		.loc 3 194 0
 628 0004 40F20000 		movw	r0, #:lower16:NVIC002_Handle10
 629 0008 C0F20000 		movt	r0, #:upper16:NVIC002_Handle10
 630 000c FFF7FEFF 		bl	NVIC002_DisableIRQ
 195:../Main.c     **** 
 196:../Main.c     **** 	//Stop Monitoring-Timer
 197:../Main.c     **** 	PWMSP001_Stop(&Monitoring_Timer);
 631              		.loc 3 197 0
 632 0010 40F20000 		movw	r0, #:lower16:PWMSP001_Handle7
 633 0014 C0F20000 		movt	r0, #:upper16:PWMSP001_Handle7
 634 0018 FFF7FEFF 		bl	PWMSP001_Stop
 198:../Main.c     **** 
 199:../Main.c     ****     // initialize device
 200:../Main.c     **** 	MPU9150_Setup();
 635              		.loc 3 200 0
 636 001c FFF7FEFF 		bl	MPU9150_Setup
 201:../Main.c     **** 
 202:../Main.c     **** 	delay(1000);   //Delay 4000?
 637              		.loc 3 202 0
 638 0020 4FF47A70 		mov	r0, #1000
 639 0024 FFF7FEFF 		bl	delay
 203:../Main.c     **** 
 204:../Main.c     ****     // initilize controller polynomials
 205:../Main.c     **** 	b_roll[0]=P_roll-I_roll*T-P_roll*N_roll*T+N_roll*I_roll*T*T+D_roll*N_roll;
 640              		.loc 3 205 0
 641 0028 40F20003 		movw	r3, #:lower16:P_roll
 642 002c C0F20003 		movt	r3, #:upper16:P_roll
 643 0030 93ED007A 		flds	s14, [r3, #0]
 644 0034 40F20003 		movw	r3, #:lower16:I_roll
 645 0038 C0F20003 		movt	r3, #:upper16:I_roll
 646 003c D3ED006A 		flds	s13, [r3, #0]
 647 0040 40F20003 		movw	r3, #:lower16:T
 648 0044 C0F20003 		movt	r3, #:upper16:T
 649 0048 D3ED007A 		flds	s15, [r3, #0]
 650 004c 66EEA77A 		fmuls	s15, s13, s15
 651 0050 37EE677A 		fsubs	s14, s14, s15
 652 0054 40F20003 		movw	r3, #:lower16:P_roll
 653 0058 C0F20003 		movt	r3, #:upper16:P_roll
 654 005c D3ED006A 		flds	s13, [r3, #0]
 655 0060 40F20003 		movw	r3, #:lower16:N_roll
 656 0064 C0F20003 		movt	r3, #:upper16:N_roll
 657 0068 D3ED007A 		flds	s15, [r3, #0]
 658 006c 66EEA76A 		fmuls	s13, s13, s15
 659 0070 40F20003 		movw	r3, #:lower16:T
 660 0074 C0F20003 		movt	r3, #:upper16:T
 661 0078 D3ED007A 		flds	s15, [r3, #0]
 662 007c 66EEA77A 		fmuls	s15, s13, s15
 663 0080 37EE677A 		fsubs	s14, s14, s15
 664 0084 40F20003 		movw	r3, #:lower16:N_roll
 665 0088 C0F20003 		movt	r3, #:upper16:N_roll
 666 008c D3ED006A 		flds	s13, [r3, #0]
 667 0090 40F20003 		movw	r3, #:lower16:I_roll
 668 0094 C0F20003 		movt	r3, #:upper16:I_roll
 669 0098 D3ED007A 		flds	s15, [r3, #0]
 670 009c 66EEA76A 		fmuls	s13, s13, s15
 671 00a0 40F20003 		movw	r3, #:lower16:T
 672 00a4 C0F20003 		movt	r3, #:upper16:T
 673 00a8 D3ED007A 		flds	s15, [r3, #0]
 674 00ac 66EEA76A 		fmuls	s13, s13, s15
 675 00b0 40F20003 		movw	r3, #:lower16:T
 676 00b4 C0F20003 		movt	r3, #:upper16:T
 677 00b8 D3ED007A 		flds	s15, [r3, #0]
 678 00bc 66EEA77A 		fmuls	s15, s13, s15
 679 00c0 37EE277A 		fadds	s14, s14, s15
 680 00c4 40F20003 		movw	r3, #:lower16:D_roll
 681 00c8 C0F20003 		movt	r3, #:upper16:D_roll
 682 00cc D3ED006A 		flds	s13, [r3, #0]
 683 00d0 40F20003 		movw	r3, #:lower16:N_roll
 684 00d4 C0F20003 		movt	r3, #:upper16:N_roll
 685 00d8 D3ED007A 		flds	s15, [r3, #0]
 686 00dc 66EEA77A 		fmuls	s15, s13, s15
 687 00e0 77EE277A 		fadds	s15, s14, s15
 688 00e4 40F20003 		movw	r3, #:lower16:b_roll
 689 00e8 C0F20003 		movt	r3, #:upper16:b_roll
 690 00ec C3ED007A 		fsts	s15, [r3, #0]
 206:../Main.c     **** 	b_roll[1]=I_roll*T-2*P_roll+P_roll*N_roll*T-2*D_roll*N_roll;
 691              		.loc 3 206 0
 692 00f0 40F20003 		movw	r3, #:lower16:I_roll
 693 00f4 C0F20003 		movt	r3, #:upper16:I_roll
 694 00f8 93ED007A 		flds	s14, [r3, #0]
 695 00fc 40F20003 		movw	r3, #:lower16:T
 696 0100 C0F20003 		movt	r3, #:upper16:T
 697 0104 D3ED007A 		flds	s15, [r3, #0]
 698 0108 27EE277A 		fmuls	s14, s14, s15
 699 010c 40F20003 		movw	r3, #:lower16:P_roll
 700 0110 C0F20003 		movt	r3, #:upper16:P_roll
 701 0114 D3ED007A 		flds	s15, [r3, #0]
 702 0118 77EEA77A 		fadds	s15, s15, s15
 703 011c 37EE677A 		fsubs	s14, s14, s15
 704 0120 40F20003 		movw	r3, #:lower16:P_roll
 705 0124 C0F20003 		movt	r3, #:upper16:P_roll
 706 0128 D3ED006A 		flds	s13, [r3, #0]
 707 012c 40F20003 		movw	r3, #:lower16:N_roll
 708 0130 C0F20003 		movt	r3, #:upper16:N_roll
 709 0134 D3ED007A 		flds	s15, [r3, #0]
 710 0138 66EEA76A 		fmuls	s13, s13, s15
 711 013c 40F20003 		movw	r3, #:lower16:T
 712 0140 C0F20003 		movt	r3, #:upper16:T
 713 0144 D3ED007A 		flds	s15, [r3, #0]
 714 0148 66EEA77A 		fmuls	s15, s13, s15
 715 014c 37EE277A 		fadds	s14, s14, s15
 716 0150 40F20003 		movw	r3, #:lower16:D_roll
 717 0154 C0F20003 		movt	r3, #:upper16:D_roll
 718 0158 D3ED007A 		flds	s15, [r3, #0]
 719 015c 77EEA76A 		fadds	s13, s15, s15
 720 0160 40F20003 		movw	r3, #:lower16:N_roll
 721 0164 C0F20003 		movt	r3, #:upper16:N_roll
 722 0168 D3ED007A 		flds	s15, [r3, #0]
 723 016c 66EEA77A 		fmuls	s15, s13, s15
 724 0170 77EE677A 		fsubs	s15, s14, s15
 725 0174 40F20003 		movw	r3, #:lower16:b_roll
 726 0178 C0F20003 		movt	r3, #:upper16:b_roll
 727 017c C3ED017A 		fsts	s15, [r3, #4]
 207:../Main.c     **** 	b_roll[2]=P_roll+D_roll*N_roll;
 728              		.loc 3 207 0
 729 0180 40F20003 		movw	r3, #:lower16:D_roll
 730 0184 C0F20003 		movt	r3, #:upper16:D_roll
 731 0188 93ED007A 		flds	s14, [r3, #0]
 732 018c 40F20003 		movw	r3, #:lower16:N_roll
 733 0190 C0F20003 		movt	r3, #:upper16:N_roll
 734 0194 D3ED007A 		flds	s15, [r3, #0]
 735 0198 27EE277A 		fmuls	s14, s14, s15
 736 019c 40F20003 		movw	r3, #:lower16:P_roll
 737 01a0 C0F20003 		movt	r3, #:upper16:P_roll
 738 01a4 D3ED007A 		flds	s15, [r3, #0]
 739 01a8 77EE277A 		fadds	s15, s14, s15
 740 01ac 40F20003 		movw	r3, #:lower16:b_roll
 741 01b0 C0F20003 		movt	r3, #:upper16:b_roll
 742 01b4 C3ED027A 		fsts	s15, [r3, #8]
 208:../Main.c     **** 	a_roll[0]=1-N_roll*T;
 743              		.loc 3 208 0
 744 01b8 40F20003 		movw	r3, #:lower16:N_roll
 745 01bc C0F20003 		movt	r3, #:upper16:N_roll
 746 01c0 93ED007A 		flds	s14, [r3, #0]
 747 01c4 40F20003 		movw	r3, #:lower16:T
 748 01c8 C0F20003 		movt	r3, #:upper16:T
 749 01cc D3ED007A 		flds	s15, [r3, #0]
 750 01d0 67EE277A 		fmuls	s15, s14, s15
 751 01d4 B7EE007A 		fconsts	s14, #112
 752 01d8 77EE677A 		fsubs	s15, s14, s15
 753 01dc 40F20003 		movw	r3, #:lower16:a_roll
 754 01e0 C0F20003 		movt	r3, #:upper16:a_roll
 755 01e4 C3ED007A 		fsts	s15, [r3, #0]
 209:../Main.c     **** 	a_roll[1]=N_roll*T-2;
 756              		.loc 3 209 0
 757 01e8 40F20003 		movw	r3, #:lower16:N_roll
 758 01ec C0F20003 		movt	r3, #:upper16:N_roll
 759 01f0 93ED007A 		flds	s14, [r3, #0]
 760 01f4 40F20003 		movw	r3, #:lower16:T
 761 01f8 C0F20003 		movt	r3, #:upper16:T
 762 01fc D3ED007A 		flds	s15, [r3, #0]
 763 0200 27EE277A 		fmuls	s14, s14, s15
 764 0204 F0EE007A 		fconsts	s15, #0
 765 0208 77EE677A 		fsubs	s15, s14, s15
 766 020c 40F20003 		movw	r3, #:lower16:a_roll
 767 0210 C0F20003 		movt	r3, #:upper16:a_roll
 768 0214 C3ED017A 		fsts	s15, [r3, #4]
 210:../Main.c     **** 
 211:../Main.c     **** 	b_pitch[0]=P_pitch-I_pitch*T-P_pitch*N_pitch*T+N_pitch*I_pitch*T*T+D_pitch*N_pitch;
 769              		.loc 3 211 0
 770 0218 40F20003 		movw	r3, #:lower16:P_pitch
 771 021c C0F20003 		movt	r3, #:upper16:P_pitch
 772 0220 93ED007A 		flds	s14, [r3, #0]
 773 0224 40F20003 		movw	r3, #:lower16:I_pitch
 774 0228 C0F20003 		movt	r3, #:upper16:I_pitch
 775 022c D3ED006A 		flds	s13, [r3, #0]
 776 0230 40F20003 		movw	r3, #:lower16:T
 777 0234 C0F20003 		movt	r3, #:upper16:T
 778 0238 D3ED007A 		flds	s15, [r3, #0]
 779 023c 66EEA77A 		fmuls	s15, s13, s15
 780 0240 37EE677A 		fsubs	s14, s14, s15
 781 0244 40F20003 		movw	r3, #:lower16:P_pitch
 782 0248 C0F20003 		movt	r3, #:upper16:P_pitch
 783 024c D3ED006A 		flds	s13, [r3, #0]
 784 0250 40F20003 		movw	r3, #:lower16:N_pitch
 785 0254 C0F20003 		movt	r3, #:upper16:N_pitch
 786 0258 D3ED007A 		flds	s15, [r3, #0]
 787 025c 66EEA76A 		fmuls	s13, s13, s15
 788 0260 40F20003 		movw	r3, #:lower16:T
 789 0264 C0F20003 		movt	r3, #:upper16:T
 790 0268 D3ED007A 		flds	s15, [r3, #0]
 791 026c 66EEA77A 		fmuls	s15, s13, s15
 792 0270 37EE677A 		fsubs	s14, s14, s15
 793 0274 40F20003 		movw	r3, #:lower16:N_pitch
 794 0278 C0F20003 		movt	r3, #:upper16:N_pitch
 795 027c D3ED006A 		flds	s13, [r3, #0]
 796 0280 40F20003 		movw	r3, #:lower16:I_pitch
 797 0284 C0F20003 		movt	r3, #:upper16:I_pitch
 798 0288 D3ED007A 		flds	s15, [r3, #0]
 799 028c 66EEA76A 		fmuls	s13, s13, s15
 800 0290 40F20003 		movw	r3, #:lower16:T
 801 0294 C0F20003 		movt	r3, #:upper16:T
 802 0298 D3ED007A 		flds	s15, [r3, #0]
 803 029c 66EEA76A 		fmuls	s13, s13, s15
 804 02a0 40F20003 		movw	r3, #:lower16:T
 805 02a4 C0F20003 		movt	r3, #:upper16:T
 806 02a8 D3ED007A 		flds	s15, [r3, #0]
 807 02ac 66EEA77A 		fmuls	s15, s13, s15
 808 02b0 37EE277A 		fadds	s14, s14, s15
 809 02b4 40F20003 		movw	r3, #:lower16:D_pitch
 810 02b8 C0F20003 		movt	r3, #:upper16:D_pitch
 811 02bc D3ED006A 		flds	s13, [r3, #0]
 812 02c0 40F20003 		movw	r3, #:lower16:N_pitch
 813 02c4 C0F20003 		movt	r3, #:upper16:N_pitch
 814 02c8 D3ED007A 		flds	s15, [r3, #0]
 815 02cc 66EEA77A 		fmuls	s15, s13, s15
 816 02d0 77EE277A 		fadds	s15, s14, s15
 817 02d4 40F20003 		movw	r3, #:lower16:b_pitch
 818 02d8 C0F20003 		movt	r3, #:upper16:b_pitch
 819 02dc C3ED007A 		fsts	s15, [r3, #0]
 212:../Main.c     **** 	b_pitch[1]=I_pitch*T-2*P_pitch+P_pitch*N_pitch*T-2*D_pitch*N_pitch;
 820              		.loc 3 212 0
 821 02e0 40F20003 		movw	r3, #:lower16:I_pitch
 822 02e4 C0F20003 		movt	r3, #:upper16:I_pitch
 823 02e8 93ED007A 		flds	s14, [r3, #0]
 824 02ec 40F20003 		movw	r3, #:lower16:T
 825 02f0 C0F20003 		movt	r3, #:upper16:T
 826 02f4 D3ED007A 		flds	s15, [r3, #0]
 827 02f8 27EE277A 		fmuls	s14, s14, s15
 828 02fc 40F20003 		movw	r3, #:lower16:P_pitch
 829 0300 C0F20003 		movt	r3, #:upper16:P_pitch
 830 0304 D3ED007A 		flds	s15, [r3, #0]
 831 0308 77EEA77A 		fadds	s15, s15, s15
 832 030c 37EE677A 		fsubs	s14, s14, s15
 833 0310 40F20003 		movw	r3, #:lower16:P_pitch
 834 0314 C0F20003 		movt	r3, #:upper16:P_pitch
 835 0318 D3ED006A 		flds	s13, [r3, #0]
 836 031c 40F20003 		movw	r3, #:lower16:N_pitch
 837 0320 C0F20003 		movt	r3, #:upper16:N_pitch
 838 0324 D3ED007A 		flds	s15, [r3, #0]
 839 0328 66EEA76A 		fmuls	s13, s13, s15
 840 032c 40F20003 		movw	r3, #:lower16:T
 841 0330 C0F20003 		movt	r3, #:upper16:T
 842 0334 D3ED007A 		flds	s15, [r3, #0]
 843 0338 66EEA77A 		fmuls	s15, s13, s15
 844 033c 37EE277A 		fadds	s14, s14, s15
 845 0340 40F20003 		movw	r3, #:lower16:D_pitch
 846 0344 C0F20003 		movt	r3, #:upper16:D_pitch
 847 0348 D3ED007A 		flds	s15, [r3, #0]
 848 034c 77EEA76A 		fadds	s13, s15, s15
 849 0350 40F20003 		movw	r3, #:lower16:N_pitch
 850 0354 C0F20003 		movt	r3, #:upper16:N_pitch
 851 0358 D3ED007A 		flds	s15, [r3, #0]
 852 035c 66EEA77A 		fmuls	s15, s13, s15
 853 0360 77EE677A 		fsubs	s15, s14, s15
 854 0364 40F20003 		movw	r3, #:lower16:b_pitch
 855 0368 C0F20003 		movt	r3, #:upper16:b_pitch
 856 036c C3ED017A 		fsts	s15, [r3, #4]
 213:../Main.c     **** 	b_pitch[2]=P_pitch+D_pitch*N_pitch;
 857              		.loc 3 213 0
 858 0370 40F20003 		movw	r3, #:lower16:D_pitch
 859 0374 C0F20003 		movt	r3, #:upper16:D_pitch
 860 0378 93ED007A 		flds	s14, [r3, #0]
 861 037c 40F20003 		movw	r3, #:lower16:N_pitch
 862 0380 C0F20003 		movt	r3, #:upper16:N_pitch
 863 0384 D3ED007A 		flds	s15, [r3, #0]
 864 0388 27EE277A 		fmuls	s14, s14, s15
 865 038c 40F20003 		movw	r3, #:lower16:P_pitch
 866 0390 C0F20003 		movt	r3, #:upper16:P_pitch
 867 0394 D3ED007A 		flds	s15, [r3, #0]
 868 0398 77EE277A 		fadds	s15, s14, s15
 869 039c 40F20003 		movw	r3, #:lower16:b_pitch
 870 03a0 C0F20003 		movt	r3, #:upper16:b_pitch
 871 03a4 C3ED027A 		fsts	s15, [r3, #8]
 214:../Main.c     **** 	a_pitch[0]=1-N_pitch*T;
 872              		.loc 3 214 0
 873 03a8 40F20003 		movw	r3, #:lower16:N_pitch
 874 03ac C0F20003 		movt	r3, #:upper16:N_pitch
 875 03b0 93ED007A 		flds	s14, [r3, #0]
 876 03b4 40F20003 		movw	r3, #:lower16:T
 877 03b8 C0F20003 		movt	r3, #:upper16:T
 878 03bc D3ED007A 		flds	s15, [r3, #0]
 879 03c0 67EE277A 		fmuls	s15, s14, s15
 880 03c4 B7EE007A 		fconsts	s14, #112
 881 03c8 77EE677A 		fsubs	s15, s14, s15
 882 03cc 40F20003 		movw	r3, #:lower16:a_pitch
 883 03d0 C0F20003 		movt	r3, #:upper16:a_pitch
 884 03d4 C3ED007A 		fsts	s15, [r3, #0]
 215:../Main.c     **** 	a_pitch[1]=N_pitch*T-2;
 885              		.loc 3 215 0
 886 03d8 40F20003 		movw	r3, #:lower16:N_pitch
 887 03dc C0F20003 		movt	r3, #:upper16:N_pitch
 888 03e0 93ED007A 		flds	s14, [r3, #0]
 889 03e4 40F20003 		movw	r3, #:lower16:T
 890 03e8 C0F20003 		movt	r3, #:upper16:T
 891 03ec D3ED007A 		flds	s15, [r3, #0]
 892 03f0 27EE277A 		fmuls	s14, s14, s15
 893 03f4 F0EE007A 		fconsts	s15, #0
 894 03f8 77EE677A 		fsubs	s15, s14, s15
 895 03fc 40F20003 		movw	r3, #:lower16:a_pitch
 896 0400 C0F20003 		movt	r3, #:upper16:a_pitch
 897 0404 C3ED017A 		fsts	s15, [r3, #4]
 216:../Main.c     **** 
 217:../Main.c     **** 	WatchRC_Init(); //Initialize RC watchdog
 898              		.loc 3 217 0
 899 0408 FFF7FEFF 		bl	WatchRC_Init
 218:../Main.c     **** 
 219:../Main.c     **** 
 220:../Main.c     **** 
 221:../Main.c     **** 	#ifdef UART_SC_IF
 222:../Main.c     **** 
 223:../Main.c     **** 	uint32_t data=0;
 224:../Main.c     **** 
 225:../Main.c     **** 	uint8_t trans = MCI_DAISY_INIT_BYTE;
 226:../Main.c     **** 	uint8_t rec = 0;
 227:../Main.c     **** 
 228:../Main.c     **** 	UART001_WriteDataBytes(&ESC_UART_Handle, &trans, 1);
 229:../Main.c     **** 
 230:../Main.c     **** 	while (rec != 111)
 231:../Main.c     **** 		while(!UART001_ReadDataBytes(&ESC_UART_Handle, &rec, 1));
 232:../Main.c     **** 
 233:../Main.c     **** 	// if init-Byte has been received empty IO buffer
 234:../Main.c     **** 	while(UART001_ReadDataBytes(&ESC_UART_Handle, &rec, 1));
 235:../Main.c     **** 
 236:../Main.c     **** 	//Motor 1
 237:../Main.c     **** 	DaisyTransmit[0]=MOTOR_START;
 238:../Main.c     **** 	data=0;
 239:../Main.c     **** 	DaisyTransmit[1]=(uint8_t)(data>>8);
 240:../Main.c     **** 	DaisyTransmit[2]=(uint8_t)data;
 241:../Main.c     **** 
 242:../Main.c     **** 	//Motor 2
 243:../Main.c     **** 	DaisyTransmit[3]=MOTOR_START;
 244:../Main.c     **** 	data=0;
 245:../Main.c     **** 	DaisyTransmit[4]=(uint8_t)(data>>8);
 246:../Main.c     **** 	DaisyTransmit[5]=(uint8_t) data;
 247:../Main.c     **** 
 248:../Main.c     **** 	//Motor 3
 249:../Main.c     **** 	DaisyTransmit[6]=MOTOR_START;
 250:../Main.c     **** 	data=0;
 251:../Main.c     **** 	DaisyTransmit[7]=(uint8_t)(data>>8);
 252:../Main.c     **** 	DaisyTransmit[8]=(uint8_t) data;
 253:../Main.c     **** 
 254:../Main.c     **** 	//Motor 4
 255:../Main.c     **** 	DaisyTransmit[9]=MOTOR_START;
 256:../Main.c     **** 	data=0;
 257:../Main.c     **** 	DaisyTransmit[10]=(uint8_t)(data>>8);
 258:../Main.c     **** 	DaisyTransmit[11]=(uint8_t) data;
 259:../Main.c     **** 
 260:../Main.c     **** 	UART001_WriteDataBytes(&ESC_UART_Handle, DaisyTransmit, 12);
 261:../Main.c     **** 
 262:../Main.c     **** 	#endif
 263:../Main.c     **** 
 264:../Main.c     **** 	PWMSP001_Start(&AttControl_Timer);
 900              		.loc 3 264 0
 901 040c 40F20000 		movw	r0, #:lower16:PWMSP001_Handle5
 902 0410 C0F20000 		movt	r0, #:upper16:PWMSP001_Handle5
 903 0414 FFF7FEFF 		bl	PWMSP001_Start
 265:../Main.c     **** }
 904              		.loc 3 265 0
 905 0418 80BD     		pop	{r7, pc}
 906              		.cfi_endproc
 907              	.LFE169:
 909 041a 00BF     		.section	.rodata
 910              		.align	2
 911              	.LC0:
 912 0034 5468726F 		.ascii	"Throttle: %f   Rudder: %f   Elevator: %f   Aileron:"
 912      74746C65 
 912      3A202566 
 912      20202052 
 912      75646465 
 913 0067 2025660A 		.ascii	" %f\012\000"
 913      00
 914              		.align	2
 915              	.LC1:
 916 006c 593A2531 		.ascii	"Y:%1.2f P:%1.2f R:%1.2f YOff:%1.2f\012\000"
 916      2E326620 
 916      503A2531 
 916      2E326620 
 916      523A2531 
 917              		.align	2
 918              	.LC2:
 919 0090 595F646F 		.ascii	"Y_dot:%1.2f\012\000"
 919      743A2531 
 919      2E32660A 
 919      00
 920 009d 000000   		.align	2
 921              	.LC3:
 922 00a0 50574D31 		.ascii	"PWM1:%f PWM2:%f PWM3:%f PWM4:%f\012\000"
 922      3A256620 
 922      50574D32 
 922      3A256620 
 922      50574D33 
 923 00c1 000000   		.align	2
 924              	.LC4:
 925 00c4 65593A25 		.ascii	"eY:%f eP:%f eR:%f\012\000"
 925      66206550 
 925      3A256620 
 925      65523A25 
 925      660A00
 926 00d7 00       		.align	2
 927              	.LC5:
 928 00d8 54696D65 		.ascii	"TimerSensor:%d TimerMain:%d TimerRC:%d\012\000"
 928      7253656E 
 928      736F723A 
 928      25642054 
 928      696D6572 
 929              		.align	2
 930              	.LC6:
 931 0100 50726573 		.ascii	"Pressure: %d Temperature: %d Counter: %d\012\000"
 931      73757265 
 931      3A202564 
 931      2054656D 
 931      70657261 
 932              		.section	.text.main,"ax",%progbits
 933              		.align	2
 934              		.global	main
 935              		.thumb
 936              		.thumb_func
 938              	main:
 939              	.LFB170:
 266:../Main.c     **** 
 267:../Main.c     **** int main(void)
 268:../Main.c     **** {
 940              		.loc 3 268 0
 941              		.cfi_startproc
 942              		@ args = 0, pretend = 0, frame = 40
 943              		@ frame_needed = 1, uses_anonymous_args = 0
 944 0000 2DE9B04F 		push	{r4, r5, r7, r8, r9, sl, fp, lr}
 945              	.LCFI11:
 946              		.cfi_def_cfa_offset 32
 947              		.cfi_offset 4, -32
 948              		.cfi_offset 5, -28
 949              		.cfi_offset 7, -24
 950              		.cfi_offset 8, -20
 951              		.cfi_offset 9, -16
 952              		.cfi_offset 10, -12
 953              		.cfi_offset 11, -8
 954              		.cfi_offset 14, -4
 955 0004 90B0     		sub	sp, sp, #64
 956              	.LCFI12:
 957              		.cfi_def_cfa_offset 96
 958 0006 06AF     		add	r7, sp, #24
 959              	.LCFI13:
 960              		.cfi_def_cfa 7, 72
 269:../Main.c     **** 
 270:../Main.c     **** 
 271:../Main.c     **** 	Control_P0_9(OUTPUT_PP_GP, VERYSTRONG);
 961              		.loc 3 271 0
 962 0008 4FF40043 		mov	r3, #32768
 963 000c C4F60203 		movt	r3, 18434
 964 0010 4FF40042 		mov	r2, #32768
 965 0014 C4F60202 		movt	r2, 18434
 966 0018 9269     		ldr	r2, [r2, #24]
 967 001a 22F47842 		bic	r2, r2, #63488
 968 001e 42F40042 		orr	r2, r2, #32768
 969 0022 9A61     		str	r2, [r3, #24]
 970 0024 4FF40043 		mov	r3, #32768
 971 0028 C4F60203 		movt	r3, 18434
 972 002c 4FF40042 		mov	r2, #32768
 973 0030 C4F60202 		movt	r2, 18434
 974 0034 526C     		ldr	r2, [r2, #68]
 975 0036 22F07002 		bic	r2, r2, #112
 976 003a 5A64     		str	r2, [r3, #68]
 272:../Main.c     **** 	Control_P3_2(OUTPUT_PP_GP, VERYSTRONG);
 977              		.loc 3 272 0
 978 003c 4FF40343 		mov	r3, #33536
 979 0040 C4F60203 		movt	r3, 18434
 980 0044 4FF40342 		mov	r2, #33536
 981 0048 C4F60202 		movt	r2, 18434
 982 004c 1269     		ldr	r2, [r2, #16]
 983 004e 22F47802 		bic	r2, r2, #16252928
 984 0052 42F40002 		orr	r2, r2, #8388608
 985 0056 1A61     		str	r2, [r3, #16]
 986 0058 4FF40343 		mov	r3, #33536
 987 005c C4F60203 		movt	r3, 18434
 988 0060 4FF40342 		mov	r2, #33536
 989 0064 C4F60202 		movt	r2, 18434
 990 0068 126C     		ldr	r2, [r2, #64]
 991 006a 22F4E062 		bic	r2, r2, #1792
 992 006e 1A64     		str	r2, [r3, #64]
 273:../Main.c     **** 	Control_P3_1(OUTPUT_PP_GP, VERYSTRONG);
 993              		.loc 3 273 0
 994 0070 4FF40343 		mov	r3, #33536
 995 0074 C4F60203 		movt	r3, 18434
 996 0078 4FF40342 		mov	r2, #33536
 997 007c C4F60202 		movt	r2, 18434
 998 0080 1269     		ldr	r2, [r2, #16]
 999 0082 22F47842 		bic	r2, r2, #63488
 1000 0086 42F40042 		orr	r2, r2, #32768
 1001 008a 1A61     		str	r2, [r3, #16]
 1002 008c 4FF40343 		mov	r3, #33536
 1003 0090 C4F60203 		movt	r3, 18434
 1004 0094 4FF40342 		mov	r2, #33536
 1005 0098 C4F60202 		movt	r2, 18434
 1006 009c 126C     		ldr	r2, [r2, #64]
 1007 009e 22F07002 		bic	r2, r2, #112
 1008 00a2 1A64     		str	r2, [r3, #64]
 274:../Main.c     **** 	Control_P3_0(OUTPUT_PP_GP, VERYSTRONG);
 1009              		.loc 3 274 0
 1010 00a4 4FF40343 		mov	r3, #33536
 1011 00a8 C4F60203 		movt	r3, 18434
 1012 00ac 4FF40342 		mov	r2, #33536
 1013 00b0 C4F60202 		movt	r2, 18434
 1014 00b4 1269     		ldr	r2, [r2, #16]
 1015 00b6 22F0F802 		bic	r2, r2, #248
 1016 00ba 42F08002 		orr	r2, r2, #128
 1017 00be 1A61     		str	r2, [r3, #16]
 1018 00c0 4FF40343 		mov	r3, #33536
 1019 00c4 C4F60203 		movt	r3, 18434
 1020 00c8 4FF40342 		mov	r2, #33536
 1021 00cc C4F60202 		movt	r2, 18434
 1022 00d0 126C     		ldr	r2, [r2, #64]
 1023 00d2 22F00702 		bic	r2, r2, #7
 1024 00d6 1A64     		str	r2, [r3, #64]
 275:../Main.c     **** 	Control_P0_2(OUTPUT_PP_GP, VERYSTRONG);
 1025              		.loc 3 275 0
 1026 00d8 4FF40043 		mov	r3, #32768
 1027 00dc C4F60203 		movt	r3, 18434
 1028 00e0 4FF40042 		mov	r2, #32768
 1029 00e4 C4F60202 		movt	r2, 18434
 1030 00e8 1269     		ldr	r2, [r2, #16]
 1031 00ea 22F47802 		bic	r2, r2, #16252928
 1032 00ee 42F40002 		orr	r2, r2, #8388608
 1033 00f2 1A61     		str	r2, [r3, #16]
 1034 00f4 4FF40043 		mov	r3, #32768
 1035 00f8 C4F60203 		movt	r3, 18434
 1036 00fc 4FF40042 		mov	r2, #32768
 1037 0100 C4F60202 		movt	r2, 18434
 1038 0104 126C     		ldr	r2, [r2, #64]
 1039 0106 22F4E062 		bic	r2, r2, #1792
 1040 010a 1A64     		str	r2, [r3, #64]
 276:../Main.c     **** 	Control_P0_3(OUTPUT_PP_GP, VERYSTRONG);
 1041              		.loc 3 276 0
 1042 010c 4FF40043 		mov	r3, #32768
 1043 0110 C4F60203 		movt	r3, 18434
 1044 0114 4FF40042 		mov	r2, #32768
 1045 0118 C4F60202 		movt	r2, 18434
 1046 011c 1269     		ldr	r2, [r2, #16]
 1047 011e 22F07842 		bic	r2, r2, #-134217728
 1048 0122 42F00042 		orr	r2, r2, #-2147483648
 1049 0126 1A61     		str	r2, [r3, #16]
 1050 0128 4FF40043 		mov	r3, #32768
 1051 012c C4F60203 		movt	r3, 18434
 1052 0130 4FF40042 		mov	r2, #32768
 1053 0134 C4F60202 		movt	r2, 18434
 1054 0138 126C     		ldr	r2, [r2, #64]
 1055 013a 22F4E042 		bic	r2, r2, #28672
 1056 013e 1A64     		str	r2, [r3, #64]
 277:../Main.c     **** 	Control_P2_0(OUTPUT_PP_GP, VERYSTRONG);
 1057              		.loc 3 277 0
 1058 0140 4FF40243 		mov	r3, #33280
 1059 0144 C4F60203 		movt	r3, 18434
 1060 0148 4FF40242 		mov	r2, #33280
 1061 014c C4F60202 		movt	r2, 18434
 1062 0150 1269     		ldr	r2, [r2, #16]
 1063 0152 22F0F802 		bic	r2, r2, #248
 1064 0156 42F08002 		orr	r2, r2, #128
 1065 015a 1A61     		str	r2, [r3, #16]
 1066 015c 4FF40243 		mov	r3, #33280
 1067 0160 C4F60203 		movt	r3, 18434
 1068 0164 4FF40242 		mov	r2, #33280
 1069 0168 C4F60202 		movt	r2, 18434
 1070 016c 126C     		ldr	r2, [r2, #64]
 1071 016e 22F00702 		bic	r2, r2, #7
 1072 0172 1A64     		str	r2, [r3, #64]
 278:../Main.c     **** 	Control_P2_7(OUTPUT_PP_GP, VERYSTRONG);
 1073              		.loc 3 278 0
 1074 0174 4FF40243 		mov	r3, #33280
 1075 0178 C4F60203 		movt	r3, 18434
 1076 017c 4FF40242 		mov	r2, #33280
 1077 0180 C4F60202 		movt	r2, 18434
 1078 0184 5269     		ldr	r2, [r2, #20]
 1079 0186 22F07842 		bic	r2, r2, #-134217728
 1080 018a 42F00042 		orr	r2, r2, #-2147483648
 1081 018e 5A61     		str	r2, [r3, #20]
 1082 0190 4FF40243 		mov	r3, #33280
 1083 0194 C4F60203 		movt	r3, 18434
 1084 0198 4FF40242 		mov	r2, #33280
 1085 019c C4F60202 		movt	r2, 18434
 1086 01a0 126C     		ldr	r2, [r2, #64]
 1087 01a2 22F0E042 		bic	r2, r2, #1879048192
 1088 01a6 1A64     		str	r2, [r3, #64]
 279:../Main.c     **** 	SET_P0_2;
 1089              		.loc 3 279 0
 1090 01a8 4FF40043 		mov	r3, #32768
 1091 01ac C4F60203 		movt	r3, 18434
 1092 01b0 4FF00402 		mov	r2, #4
 1093 01b4 5A60     		str	r2, [r3, #4]
 280:../Main.c     **** 	SET_P0_3;
 1094              		.loc 3 280 0
 1095 01b6 4FF40043 		mov	r3, #32768
 1096 01ba C4F60203 		movt	r3, 18434
 1097 01be 4FF00802 		mov	r2, #8
 1098 01c2 5A60     		str	r2, [r3, #4]
 281:../Main.c     **** 	SET_P2_0;
 1099              		.loc 3 281 0
 1100 01c4 4FF40243 		mov	r3, #33280
 1101 01c8 C4F60203 		movt	r3, 18434
 1102 01cc 4FF00102 		mov	r2, #1
 1103 01d0 5A60     		str	r2, [r3, #4]
 282:../Main.c     **** 	SET_P2_7;
 1104              		.loc 3 282 0
 1105 01d2 4FF40243 		mov	r3, #33280
 1106 01d6 C4F60203 		movt	r3, 18434
 1107 01da 4FF08002 		mov	r2, #128
 1108 01de 5A60     		str	r2, [r3, #4]
 283:../Main.c     **** 
 284:../Main.c     **** 	#ifdef LED_test
 285:../Main.c     **** 	int ortime=0L;
 1109              		.loc 3 285 0
 1110 01e0 4FF00003 		mov	r3, #0
 1111 01e4 7B62     		str	r3, [r7, #36]
 286:../Main.c     **** 				while(ortime<10){
 1112              		.loc 3 286 0
 1113 01e6 5FE0     		b	.L26
 1114              	.L35:
 1115              	.LBB20:
 287:../Main.c     **** 
 288:../Main.c     **** 						for (int orcount = 0; orcount<200000; orcount++)__NOP();
 1116              		.loc 3 288 0
 1117 01e8 4FF00003 		mov	r3, #0
 1118 01ec 3B62     		str	r3, [r7, #32]
 1119 01ee 04E0     		b	.L27
 1120              	.L28:
 1121              	.LBB21:
 1122              	.LBB22:
 1123              		.file 4 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Include/core_cmInstr.h"
   1:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /**************************************************************************//**
   2:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  * @file     core_cmInstr.h
   3:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  * @version  V3.20
   5:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  * @date     05. March 2013
   6:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  *
   7:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  * @note
   8:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  *
   9:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  ******************************************************************************/
  10:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /* Copyright (c) 2009 - 2013 ARM LIMITED
  11:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  12:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    All rights reserved.
  13:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    Redistribution and use in source and binary forms, with or without
  14:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    modification, are permitted provided that the following conditions are met:
  15:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    - Redistributions of source code must retain the above copyright
  16:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****      notice, this list of conditions and the following disclaimer.
  17:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    - Redistributions in binary form must reproduce the above copyright
  18:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****      notice, this list of conditions and the following disclaimer in the
  19:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****      documentation and/or other materials provided with the distribution.
  20:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****      to endorse or promote products derived from this software without
  22:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****      specific prior written permission.
  23:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    *
  24:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    ---------------------------------------------------------------------------*/
  36:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  37:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  38:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  39:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __CORE_CMINSTR_H
  40:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  41:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  42:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  43:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  44:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****   Access to dedicated instructions
  45:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****   @{
  46:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** */
  47:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  48:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  49:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /* ARM armcc specific functions */
  50:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  51:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  52:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  53:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #endif
  54:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  55:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  56:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  No Operation
  57:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  58:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  59:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
  60:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __NOP                             __nop
  61:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  62:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  63:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Wait For Interrupt
  64:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  65:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  66:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     until one of a number of events occurs.
  67:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
  68:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __WFI                             __wfi
  69:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  70:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  71:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Wait For Event
  72:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  73:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  74:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  75:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
  76:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __WFE                             __wfe
  77:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  78:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  79:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Send Event
  80:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  81:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  82:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
  83:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __SEV                             __sev
  84:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  85:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  86:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  87:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  88:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  89:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  90:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     memory, after the instruction has been completed.
  91:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
  92:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  93:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  94:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  95:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  96:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  97:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
  98:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
  99:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 100:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
 101:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 102:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 103:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Data Memory Barrier
 104:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 105:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 106:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 107:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 108:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
 109:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 110:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 111:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 112:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 113:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function reverses the byte order in integer value.
 114:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 115:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    value  Value to reverse
 116:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return               Reversed value
 117:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 118:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __REV                             __rev
 119:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 120:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 121:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 122:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 123:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 124:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 125:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return               Reversed value
 127:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 128:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 129:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 130:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** {
 131:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****   rev16 r0, r0
 132:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****   bx lr
 133:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** }
 134:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #endif
 135:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 136:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 137:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 138:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 139:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 140:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    value  Value to reverse
 141:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return               Reversed value
 142:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 143:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 144:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 145:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** {
 146:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****   revsh r0, r0
 147:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****   bx lr
 148:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** }
 149:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #endif
 150:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 151:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 152:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 153:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 154:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 155:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 156:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    value  Value to rotate
 157:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 158:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return               Rotated value
 159:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 160:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __ROR                             __ror
 161:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 162:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 163:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Breakpoint
 164:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 165:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function causes the processor to enter Debug state.
 166:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     Debug tools can use this to investigate system state when the instruction at a particular addre
 167:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 168:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    value  is ignored by the processor.
 169:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****                    If required, a debugger can use it to store additional information about the bre
 170:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 171:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __BKPT(value)                       __breakpoint(value)
 172:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 173:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 174:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 175:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 176:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Reverse bit order of value
 177:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 178:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function reverses the bit order of the given value.
 179:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 180:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    value  Value to reverse
 181:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return               Reversed value
 182:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 183:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __RBIT                            __rbit
 184:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 185:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 186:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 187:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 188:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 189:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 190:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 191:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 192:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 193:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 194:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 195:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 196:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 197:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 198:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 199:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 200:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 201:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 202:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 203:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 204:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 205:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 206:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 207:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 208:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 209:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 210:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 211:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 212:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 213:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 214:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 215:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 216:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 217:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 218:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 219:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 220:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]  value  Value to store
 221:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 222:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return          0  Function succeeded
 223:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return          1  Function failed
 224:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 225:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 226:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 227:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 228:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 229:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 230:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 231:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 232:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]  value  Value to store
 233:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 234:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return          0  Function succeeded
 235:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return          1  Function failed
 236:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 237:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 238:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 239:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 240:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 241:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 242:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 243:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 244:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]  value  Value to store
 245:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 246:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return          0  Function succeeded
 247:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return          1  Function failed
 248:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 249:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 250:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 251:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 252:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Remove the exclusive lock
 253:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 254:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 255:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 256:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 257:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __CLREX                           __clrex
 258:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 259:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 260:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Signed Saturate
 261:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 262:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function saturates a signed value.
 263:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 264:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]  value  Value to be saturated
 265:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 266:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return             Saturated value
 267:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 268:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __SSAT                            __ssat
 269:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 270:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 271:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Unsigned Saturate
 272:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 273:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function saturates an unsigned value.
 274:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 275:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]  value  Value to be saturated
 276:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 277:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return             Saturated value
 278:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 279:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __USAT                            __usat
 280:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 281:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 282:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Count leading zeros
 283:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 284:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 285:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 286:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 287:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return             number of leading zeros in value
 288:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 289:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __CLZ                             __clz
 290:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 291:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 292:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 293:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 294:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 295:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 296:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /* IAR iccarm specific functions */
 297:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 298:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #include <cmsis_iar.h>
 299:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 300:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 301:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
 302:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /* TI CCS specific functions */
 303:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 304:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #include <cmsis_ccs.h>
 305:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 306:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 307:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 308:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /* GNU gcc specific functions */
 309:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 310:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /* Define macros for porting to both thumb1 and thumb2.
 311:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  * For thumb1, use low register (r0-r7), specified by constrant "l"
 312:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  * Otherwise, use general registers, specified by constrant "r" */
 313:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #if defined (__thumb__) && !defined (__thumb2__)
 314:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 315:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 316:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #else
 317:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 318:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 319:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #endif
 320:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 321:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  No Operation
 322:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 323:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 324:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 325:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
 326:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** {
 327:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****   __ASM volatile ("nop");
 1124              		.loc 4 327 0
 1125              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 1126 01f0 00BF     		nop
 1127              	@ 0 "" 2
 1128              		.thumb
 1129              	.LBE22:
 1130              	.LBE21:
 1131              		.loc 3 288 0
 1132 01f2 3B6A     		ldr	r3, [r7, #32]
 1133 01f4 03F10103 		add	r3, r3, #1
 1134 01f8 3B62     		str	r3, [r7, #32]
 1135              	.L27:
 1136              		.loc 3 288 0 is_stmt 0 discriminator 1
 1137 01fa 3A6A     		ldr	r2, [r7, #32]
 1138 01fc 40F63F53 		movw	r3, #3391
 1139 0200 C0F20303 		movt	r3, 3
 1140 0204 9A42     		cmp	r2, r3
 1141 0206 F3DD     		ble	.L28
 1142              	.LBE20:
 289:../Main.c     **** 						TOGGLE_P3_0;
 1143              		.loc 3 289 0 is_stmt 1
 1144 0208 4FF40343 		mov	r3, #33536
 1145 020c C4F60203 		movt	r3, 18434
 1146 0210 4FF00112 		mov	r2, #65537
 1147 0214 5A60     		str	r2, [r3, #4]
 1148              	.LBB23:
 290:../Main.c     **** 						for (int orcount = 0; orcount<200000; orcount++)__NOP();
 1149              		.loc 3 290 0
 1150 0216 4FF00003 		mov	r3, #0
 1151 021a FB61     		str	r3, [r7, #28]
 1152 021c 04E0     		b	.L29
 1153              	.L30:
 1154              	.LBB24:
 1155              	.LBB25:
 1156              		.loc 4 327 0
 1157              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 1158 021e 00BF     		nop
 1159              	@ 0 "" 2
 1160              		.thumb
 1161              	.LBE25:
 1162              	.LBE24:
 1163              		.loc 3 290 0
 1164 0220 FB69     		ldr	r3, [r7, #28]
 1165 0222 03F10103 		add	r3, r3, #1
 1166 0226 FB61     		str	r3, [r7, #28]
 1167              	.L29:
 1168              		.loc 3 290 0 is_stmt 0 discriminator 1
 1169 0228 FA69     		ldr	r2, [r7, #28]
 1170 022a 40F63F53 		movw	r3, #3391
 1171 022e C0F20303 		movt	r3, 3
 1172 0232 9A42     		cmp	r2, r3
 1173 0234 F3DD     		ble	.L30
 1174              	.LBE23:
 291:../Main.c     **** 						TOGGLE_P3_1;
 1175              		.loc 3 291 0 is_stmt 1
 1176 0236 4FF40343 		mov	r3, #33536
 1177 023a C4F60203 		movt	r3, 18434
 1178 023e 4FF00212 		mov	r2, #131074
 1179 0242 5A60     		str	r2, [r3, #4]
 1180              	.LBB26:
 292:../Main.c     **** 						for (int orcount = 0; orcount<200000; orcount++)__NOP();
 1181              		.loc 3 292 0
 1182 0244 4FF00003 		mov	r3, #0
 1183 0248 BB61     		str	r3, [r7, #24]
 1184 024a 04E0     		b	.L31
 1185              	.L32:
 1186              	.LBB27:
 1187              	.LBB28:
 1188              		.loc 4 327 0
 1189              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 1190 024c 00BF     		nop
 1191              	@ 0 "" 2
 1192              		.thumb
 1193              	.LBE28:
 1194              	.LBE27:
 1195              		.loc 3 292 0
 1196 024e BB69     		ldr	r3, [r7, #24]
 1197 0250 03F10103 		add	r3, r3, #1
 1198 0254 BB61     		str	r3, [r7, #24]
 1199              	.L31:
 1200              		.loc 3 292 0 is_stmt 0 discriminator 1
 1201 0256 BA69     		ldr	r2, [r7, #24]
 1202 0258 40F63F53 		movw	r3, #3391
 1203 025c C0F20303 		movt	r3, 3
 1204 0260 9A42     		cmp	r2, r3
 1205 0262 F3DD     		ble	.L32
 1206              	.LBE26:
 293:../Main.c     **** 						TOGGLE_P3_2;
 1207              		.loc 3 293 0 is_stmt 1
 1208 0264 4FF40343 		mov	r3, #33536
 1209 0268 C4F60203 		movt	r3, 18434
 1210 026c 4FF00412 		mov	r2, #262148
 1211 0270 5A60     		str	r2, [r3, #4]
 1212              	.LBB29:
 294:../Main.c     **** 						for (int orcount = 0; orcount<200000; orcount++)__NOP();
 1213              		.loc 3 294 0
 1214 0272 4FF00003 		mov	r3, #0
 1215 0276 7B61     		str	r3, [r7, #20]
 1216 0278 04E0     		b	.L33
 1217              	.L34:
 1218              	.LBB30:
 1219              	.LBB31:
 1220              		.loc 4 327 0
 1221              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 1222 027a 00BF     		nop
 1223              	@ 0 "" 2
 1224              		.thumb
 1225              	.LBE31:
 1226              	.LBE30:
 1227              		.loc 3 294 0
 1228 027c 7B69     		ldr	r3, [r7, #20]
 1229 027e 03F10103 		add	r3, r3, #1
 1230 0282 7B61     		str	r3, [r7, #20]
 1231              	.L33:
 1232              		.loc 3 294 0 is_stmt 0 discriminator 1
 1233 0284 7A69     		ldr	r2, [r7, #20]
 1234 0286 40F63F53 		movw	r3, #3391
 1235 028a C0F20303 		movt	r3, 3
 1236 028e 9A42     		cmp	r2, r3
 1237 0290 F3DD     		ble	.L34
 1238              	.LBE29:
 295:../Main.c     **** 						TOGGLE_P0_9;
 1239              		.loc 3 295 0 is_stmt 1
 1240 0292 4FF40043 		mov	r3, #32768
 1241 0296 C4F60203 		movt	r3, 18434
 1242 029a 4FF00222 		mov	r2, #33554944
 1243 029e 5A60     		str	r2, [r3, #4]
 296:../Main.c     **** 						ortime++;
 1244              		.loc 3 296 0
 1245 02a0 7B6A     		ldr	r3, [r7, #36]
 1246 02a2 03F10103 		add	r3, r3, #1
 1247 02a6 7B62     		str	r3, [r7, #36]
 1248              	.L26:
 286:../Main.c     **** 				while(ortime<10){
 1249              		.loc 3 286 0 discriminator 1
 1250 02a8 7B6A     		ldr	r3, [r7, #36]
 1251 02aa 092B     		cmp	r3, #9
 1252 02ac 9CDD     		ble	.L35
 297:../Main.c     **** 				}
 298:../Main.c     **** 	#endif
 299:../Main.c     **** 	#ifdef ORIGA2L
 300:../Main.c     **** 	if(Origa2_authentification()==ORIGA2_AUTHENTIC)
 301:../Main.c     **** 	{
 302:../Main.c     **** 		SET_P0_9;
 303:../Main.c     **** 	}
 304:../Main.c     **** 	else{
 305:../Main.c     **** 		orcount=0;
 306:../Main.c     **** 		while(orcount<10){
 307:../Main.c     **** 			SET_P0_9;
 308:../Main.c     **** 			for (ortime=0;ortime<500000;ortime++) __NOP();
 309:../Main.c     **** 			RESET_P0_9;
 310:../Main.c     **** 			for (ortime=0;ortime<500000;ortime++) __NOP();
 311:../Main.c     **** 			orcount++;
 312:../Main.c     **** 		}
 313:../Main.c     **** 	}
 314:../Main.c     **** 	#endif
 315:../Main.c     **** 	////////////////////////Origa and LED test          END     ///////////////
 316:../Main.c     **** 
 317:../Main.c     **** 
 318:../Main.c     **** 	DAVE_Init();			// Initialization of DAVE Apps
 1253              		.loc 3 318 0
 1254 02ae FFF7FEFF 		bl	DAVE_Init
 319:../Main.c     **** 	Initialize();
 1255              		.loc 3 319 0
 1256 02b2 FFF7FEFF 		bl	Initialize
 320:../Main.c     **** 
 321:../Main.c     **** 	////////////////////////SET UART PIN to TRISTATE    START     /////////////
 322:../Main.c     **** 
 323:../Main.c     **** 	Control_P0_0(INPUT, STRONG);
 1257              		.loc 3 323 0
 1258 02b6 4FF40043 		mov	r3, #32768
 1259 02ba C4F60203 		movt	r3, 18434
 1260 02be 4FF40042 		mov	r2, #32768
 1261 02c2 C4F60202 		movt	r2, 18434
 1262 02c6 1269     		ldr	r2, [r2, #16]
 1263 02c8 22F0F802 		bic	r2, r2, #248
 1264 02cc 1A61     		str	r2, [r3, #16]
 1265 02ce 4FF40043 		mov	r3, #32768
 1266 02d2 C4F60203 		movt	r3, 18434
 1267 02d6 4FF40042 		mov	r2, #32768
 1268 02da C4F60202 		movt	r2, 18434
 1269 02de 126C     		ldr	r2, [r2, #64]
 1270 02e0 22F00702 		bic	r2, r2, #7
 1271 02e4 42F00202 		orr	r2, r2, #2
 1272 02e8 1A64     		str	r2, [r3, #64]
 324:../Main.c     **** 	Control_P0_1(INPUT, STRONG);
 1273              		.loc 3 324 0
 1274 02ea 4FF40043 		mov	r3, #32768
 1275 02ee C4F60203 		movt	r3, 18434
 1276 02f2 4FF40042 		mov	r2, #32768
 1277 02f6 C4F60202 		movt	r2, 18434
 1278 02fa 1269     		ldr	r2, [r2, #16]
 1279 02fc 22F47842 		bic	r2, r2, #63488
 1280 0300 1A61     		str	r2, [r3, #16]
 1281 0302 4FF40043 		mov	r3, #32768
 1282 0306 C4F60203 		movt	r3, 18434
 1283 030a 4FF40042 		mov	r2, #32768
 1284 030e C4F60202 		movt	r2, 18434
 1285 0312 126C     		ldr	r2, [r2, #64]
 1286 0314 22F07002 		bic	r2, r2, #112
 1287 0318 42F02002 		orr	r2, r2, #32
 1288 031c 1A64     		str	r2, [r3, #64]
 325:../Main.c     **** 
 326:../Main.c     **** 	////////////////////////SET UART PIN to TRISTATE    END     /////////////
 327:../Main.c     **** 
 328:../Main.c     **** 	#ifdef DPS310
 329:../Main.c     **** 	SensorError err = setupDPS310();
 1289              		.loc 3 329 0
 1290 031e FFF7FEFF 		bl	setupDPS310
 1291 0322 0346     		mov	r3, r0
 1292 0324 FB72     		strb	r3, [r7, #11]
 330:../Main.c     **** 	if(err)
 1293              		.loc 3 330 0
 1294 0326 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1295 0328 002B     		cmp	r3, #0
 1296 032a 35D0     		beq	.L37
 331:../Main.c     **** 		ortime=0;
 1297              		.loc 3 331 0
 1298 032c 4FF00003 		mov	r3, #0
 1299 0330 7B62     		str	r3, [r7, #36]
 332:../Main.c     **** 		while(ortime<20){
 1300              		.loc 3 332 0
 1301 0332 31E0     		b	.L37
 1302              	.L42:
 1303              	.LBB32:
 333:../Main.c     **** 
 334:../Main.c     **** 								for (int orcount = 0; orcount<300000; orcount++)__NOP();
 1304              		.loc 3 334 0
 1305 0334 4FF00003 		mov	r3, #0
 1306 0338 3B61     		str	r3, [r7, #16]
 1307 033a 04E0     		b	.L38
 1308              	.L39:
 1309              	.LBB33:
 1310              	.LBB34:
 1311              		.loc 4 327 0
 1312              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 1313 033c 00BF     		nop
 1314              	@ 0 "" 2
 1315              		.thumb
 1316              	.LBE34:
 1317              	.LBE33:
 1318              		.loc 3 334 0
 1319 033e 3B69     		ldr	r3, [r7, #16]
 1320 0340 03F10103 		add	r3, r3, #1
 1321 0344 3B61     		str	r3, [r7, #16]
 1322              	.L38:
 1323              		.loc 3 334 0 is_stmt 0 discriminator 1
 1324 0346 3A69     		ldr	r2, [r7, #16]
 1325 0348 49F2DF33 		movw	r3, #37855
 1326 034c C0F20403 		movt	r3, 4
 1327 0350 9A42     		cmp	r2, r3
 1328 0352 F3DD     		ble	.L39
 1329              	.LBE32:
 335:../Main.c     **** 								TOGGLE_P3_0;
 1330              		.loc 3 335 0 is_stmt 1
 1331 0354 4FF40343 		mov	r3, #33536
 1332 0358 C4F60203 		movt	r3, 18434
 1333 035c 4FF00112 		mov	r2, #65537
 1334 0360 5A60     		str	r2, [r3, #4]
 1335              	.LBB35:
 336:../Main.c     **** 								for (int orcount = 0; orcount<300000; orcount++)__NOP();
 1336              		.loc 3 336 0
 1337 0362 4FF00003 		mov	r3, #0
 1338 0366 FB60     		str	r3, [r7, #12]
 1339 0368 04E0     		b	.L40
 1340              	.L41:
 1341              	.LBB36:
 1342              	.LBB37:
 1343              		.loc 4 327 0
 1344              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 1345 036a 00BF     		nop
 1346              	@ 0 "" 2
 1347              		.thumb
 1348              	.LBE37:
 1349              	.LBE36:
 1350              		.loc 3 336 0
 1351 036c FB68     		ldr	r3, [r7, #12]
 1352 036e 03F10103 		add	r3, r3, #1
 1353 0372 FB60     		str	r3, [r7, #12]
 1354              	.L40:
 1355              		.loc 3 336 0 is_stmt 0 discriminator 1
 1356 0374 FA68     		ldr	r2, [r7, #12]
 1357 0376 49F2DF33 		movw	r3, #37855
 1358 037a C0F20403 		movt	r3, 4
 1359 037e 9A42     		cmp	r2, r3
 1360 0380 F3DD     		ble	.L41
 1361              	.LBE35:
 337:../Main.c     **** 								TOGGLE_P3_2;
 1362              		.loc 3 337 0 is_stmt 1
 1363 0382 4FF40343 		mov	r3, #33536
 1364 0386 C4F60203 		movt	r3, 18434
 1365 038a 4FF00412 		mov	r2, #262148
 1366 038e 5A60     		str	r2, [r3, #4]
 338:../Main.c     **** 								ortime++;
 1367              		.loc 3 338 0
 1368 0390 7B6A     		ldr	r3, [r7, #36]
 1369 0392 03F10103 		add	r3, r3, #1
 1370 0396 7B62     		str	r3, [r7, #36]
 1371              	.L37:
 332:../Main.c     **** 		while(ortime<20){
 1372              		.loc 3 332 0 discriminator 1
 1373 0398 7B6A     		ldr	r3, [r7, #36]
 1374 039a 132B     		cmp	r3, #19
 1375 039c CADD     		ble	.L42
 339:../Main.c     **** 						}
 340:../Main.c     **** 	#endif
 341:../Main.c     **** 
 342:../Main.c     **** //	/* Initialization of the  USBD_VCOM App */
 343:../Main.c     **** 		if(USBD_VCOM_Init() != DAVEApp_SUCCESS)
 1376              		.loc 3 343 0
 1377 039e FFF7FEFF 		bl	USBD_VCOM_Init
 1378 03a2 0346     		mov	r3, r0
 1379 03a4 002B     		cmp	r3, #0
 1380 03a6 02D0     		beq	.L43
 344:../Main.c     **** 		{
 345:../Main.c     **** 			return -1;
 1381              		.loc 3 345 0
 1382 03a8 4FF0FF33 		mov	r3, #-1
 1383 03ac 3EE3     		b	.L62
 1384              	.L43:
 346:../Main.c     **** 		}
 347:../Main.c     **** 
 348:../Main.c     **** 	#ifdef DEBUG_SPECIFIC
 349:../Main.c     **** 	#undef DEBUG_CONTINOUS
 350:../Main.c     **** 	uint32_t p = 0;
 1385              		.loc 3 350 0
 1386 03ae 4FF00003 		mov	r3, #0
 1387 03b2 7B60     		str	r3, [r7, #4]
 351:../Main.c     **** 	uint32_t t = 0;
 1388              		.loc 3 351 0
 1389 03b4 4FF00003 		mov	r3, #0
 1390 03b8 3B60     		str	r3, [r7, #0]
 1391              	.L61:
 352:../Main.c     **** 	#endif
 353:../Main.c     **** 
 354:../Main.c     **** 	#ifdef DEBUG_CONTINOUS
 355:../Main.c     **** 	uint32_t counterccc = 0;
 356:../Main.c     **** 	uint32_t helper = 0;
 357:../Main.c     **** 	#endif
 358:../Main.c     **** 
 359:../Main.c     **** 	while(1)
 360:../Main.c     **** 	{
 361:../Main.c     **** 		updateValues(&p,&t);
 1392              		.loc 3 361 0
 1393 03ba 07F10402 		add	r2, r7, #4
 1394 03be 3B46     		mov	r3, r7
 1395 03c0 1046     		mov	r0, r2
 1396 03c2 1946     		mov	r1, r3
 1397 03c4 FFF7FEFF 		bl	updateValues
 362:../Main.c     **** //		//timeforLEDtoggle
 363:../Main.c     **** //			    LEDtoggle++;
 364:../Main.c     **** //			    if(LEDtoggle==10000){
 365:../Main.c     **** //			    	TOGGLE_P0_2;
 366:../Main.c     **** //			    	LEDtoggle=0;
 367:../Main.c     **** //			    }
 368:../Main.c     **** 		//generate actuator values 0-100%
 369:../Main.c     **** 		//CalculateActuatorSpeed_Percent(u_phi, *u_deta,  *u_psi_dot,  *u_hover,  *PWM_width, *anglePitch
 370:../Main.c     **** 		if(newvalue){
 1398              		.loc 3 370 0
 1399 03c8 40F20003 		movw	r3, #:lower16:newvalue
 1400 03cc C0F20003 		movt	r3, #:upper16:newvalue
 1401 03d0 1B78     		ldrb	r3, [r3, #0]
 1402 03d2 DBB2     		uxtb	r3, r3
 1403 03d4 002B     		cmp	r3, #0
 1404 03d6 00F01A81 		beq	.L45
 371:../Main.c     **** 
 372:../Main.c     **** 			CalculateActuatorSpeed_Percent(&u_roll, &u_pitch, &u_yaw_dot, &powerD, actuator_speed_percent, &
 1405              		.loc 3 372 0
 1406 03da 40F20003 		movw	r3, #:lower16:actuator_speed_percent
 1407 03de C0F20003 		movt	r3, #:upper16:actuator_speed_percent
 1408 03e2 0093     		str	r3, [sp, #0]
 1409 03e4 B84B     		ldr	r3, .L63+8
 1410 03e6 0193     		str	r3, [sp, #4]
 1411 03e8 B84B     		ldr	r3, .L63+12
 1412 03ea 0293     		str	r3, [sp, #8]
 1413 03ec 40F20000 		movw	r0, #:lower16:u_roll
 1414 03f0 C0F20000 		movt	r0, #:upper16:u_roll
 1415 03f4 40F20001 		movw	r1, #:lower16:u_pitch
 1416 03f8 C0F20001 		movt	r1, #:upper16:u_pitch
 1417 03fc 40F20002 		movw	r2, #:lower16:u_yaw_dot
 1418 0400 C0F20002 		movt	r2, #:upper16:u_yaw_dot
 1419 0404 40F20003 		movw	r3, #:lower16:powerD
 1420 0408 C0F20003 		movt	r3, #:upper16:powerD
 1421 040c FFF7FEFF 		bl	CalculateActuatorSpeed_Percent
 373:../Main.c     **** 
 374:../Main.c     **** 			#ifdef PWM_OUTPUT
 375:../Main.c     **** 			actuator_speed_percent[0]=90;
 1422              		.loc 3 375 0
 1423 0410 40F20003 		movw	r3, #:lower16:actuator_speed_percent
 1424 0414 C0F20003 		movt	r3, #:upper16:actuator_speed_percent
 1425 0418 4FF00002 		mov	r2, #0
 1426 041c C4F2B422 		movt	r2, 17076
 1427 0420 1A60     		str	r2, [r3, #0]	@ float
 376:../Main.c     **** 			actuator_speed_percent[1]=90;
 1428              		.loc 3 376 0
 1429 0422 40F20003 		movw	r3, #:lower16:actuator_speed_percent
 1430 0426 C0F20003 		movt	r3, #:upper16:actuator_speed_percent
 1431 042a 4FF00002 		mov	r2, #0
 1432 042e C4F2B422 		movt	r2, 17076
 1433 0432 5A60     		str	r2, [r3, #4]	@ float
 377:../Main.c     **** 			actuator_speed_percent[2]=90;
 1434              		.loc 3 377 0
 1435 0434 40F20003 		movw	r3, #:lower16:actuator_speed_percent
 1436 0438 C0F20003 		movt	r3, #:upper16:actuator_speed_percent
 1437 043c 4FF00002 		mov	r2, #0
 1438 0440 C4F2B422 		movt	r2, 17076
 1439 0444 9A60     		str	r2, [r3, #8]	@ float
 378:../Main.c     **** 			actuator_speed_percent[3]=90;
 1440              		.loc 3 378 0
 1441 0446 40F20003 		movw	r3, #:lower16:actuator_speed_percent
 1442 044a C0F20003 		movt	r3, #:upper16:actuator_speed_percent
 1443 044e 4FF00002 		mov	r2, #0
 1444 0452 C4F2B422 		movt	r2, 17076
 1445 0456 DA60     		str	r2, [r3, #12]	@ float
 379:../Main.c     **** 			//Scale percent Output
 380:../Main.c     **** 			PWM_width[0]=0.45*actuator_speed_percent[0]+45;
 1446              		.loc 3 380 0
 1447 0458 40F20003 		movw	r3, #:lower16:actuator_speed_percent
 1448 045c C0F20003 		movt	r3, #:upper16:actuator_speed_percent
 1449 0460 1B68     		ldr	r3, [r3, #0]	@ float
 1450 0462 1846     		mov	r0, r3	@ float
 1451 0464 FFF7FEFF 		bl	__aeabi_f2d
 1452 0468 0246     		mov	r2, r0
 1453 046a 0B46     		mov	r3, r1
 1454 046c 1046     		mov	r0, r2
 1455 046e 1946     		mov	r1, r3
 1456 0470 93A3     		adr	r3, .L63
 1457 0472 D3E90023 		ldrd	r2, [r3]
 1458 0476 FFF7FEFF 		bl	__aeabi_dmul
 1459 047a 0246     		mov	r2, r0
 1460 047c 0B46     		mov	r3, r1
 1461 047e 1046     		mov	r0, r2
 1462 0480 1946     		mov	r1, r3
 1463 0482 4FF00002 		mov	r2, #0
 1464 0486 4FF40043 		mov	r3, #32768
 1465 048a C4F24603 		movt	r3, 16454
 1466 048e FFF7FEFF 		bl	__aeabi_dadd
 1467 0492 0246     		mov	r2, r0
 1468 0494 0B46     		mov	r3, r1
 1469 0496 1046     		mov	r0, r2
 1470 0498 1946     		mov	r1, r3
 1471 049a FFF7FEFF 		bl	__aeabi_d2f
 1472 049e 0246     		mov	r2, r0	@ float
 1473 04a0 40F20003 		movw	r3, #:lower16:PWM_width
 1474 04a4 C0F20003 		movt	r3, #:upper16:PWM_width
 1475 04a8 1A60     		str	r2, [r3, #0]	@ float
 381:../Main.c     **** 			PWM_width[1]=0.45*actuator_speed_percent[1]+45;
 1476              		.loc 3 381 0
 1477 04aa 40F20003 		movw	r3, #:lower16:actuator_speed_percent
 1478 04ae C0F20003 		movt	r3, #:upper16:actuator_speed_percent
 1479 04b2 5B68     		ldr	r3, [r3, #4]	@ float
 1480 04b4 1846     		mov	r0, r3	@ float
 1481 04b6 FFF7FEFF 		bl	__aeabi_f2d
 1482 04ba 0246     		mov	r2, r0
 1483 04bc 0B46     		mov	r3, r1
 1484 04be 1046     		mov	r0, r2
 1485 04c0 1946     		mov	r1, r3
 1486 04c2 7FA3     		adr	r3, .L63
 1487 04c4 D3E90023 		ldrd	r2, [r3]
 1488 04c8 FFF7FEFF 		bl	__aeabi_dmul
 1489 04cc 0246     		mov	r2, r0
 1490 04ce 0B46     		mov	r3, r1
 1491 04d0 1046     		mov	r0, r2
 1492 04d2 1946     		mov	r1, r3
 1493 04d4 4FF00002 		mov	r2, #0
 1494 04d8 4FF40043 		mov	r3, #32768
 1495 04dc C4F24603 		movt	r3, 16454
 1496 04e0 FFF7FEFF 		bl	__aeabi_dadd
 1497 04e4 0246     		mov	r2, r0
 1498 04e6 0B46     		mov	r3, r1
 1499 04e8 1046     		mov	r0, r2
 1500 04ea 1946     		mov	r1, r3
 1501 04ec FFF7FEFF 		bl	__aeabi_d2f
 1502 04f0 0246     		mov	r2, r0	@ float
 1503 04f2 40F20003 		movw	r3, #:lower16:PWM_width
 1504 04f6 C0F20003 		movt	r3, #:upper16:PWM_width
 1505 04fa 5A60     		str	r2, [r3, #4]	@ float
 382:../Main.c     **** 			PWM_width[2]=0.45*actuator_speed_percent[2]+45;
 1506              		.loc 3 382 0
 1507 04fc 40F20003 		movw	r3, #:lower16:actuator_speed_percent
 1508 0500 C0F20003 		movt	r3, #:upper16:actuator_speed_percent
 1509 0504 9B68     		ldr	r3, [r3, #8]	@ float
 1510 0506 1846     		mov	r0, r3	@ float
 1511 0508 FFF7FEFF 		bl	__aeabi_f2d
 1512 050c 0246     		mov	r2, r0
 1513 050e 0B46     		mov	r3, r1
 1514 0510 1046     		mov	r0, r2
 1515 0512 1946     		mov	r1, r3
 1516 0514 6AA3     		adr	r3, .L63
 1517 0516 D3E90023 		ldrd	r2, [r3]
 1518 051a FFF7FEFF 		bl	__aeabi_dmul
 1519 051e 0246     		mov	r2, r0
 1520 0520 0B46     		mov	r3, r1
 1521 0522 1046     		mov	r0, r2
 1522 0524 1946     		mov	r1, r3
 1523 0526 4FF00002 		mov	r2, #0
 1524 052a 4FF40043 		mov	r3, #32768
 1525 052e C4F24603 		movt	r3, 16454
 1526 0532 FFF7FEFF 		bl	__aeabi_dadd
 1527 0536 0246     		mov	r2, r0
 1528 0538 0B46     		mov	r3, r1
 1529 053a 1046     		mov	r0, r2
 1530 053c 1946     		mov	r1, r3
 1531 053e FFF7FEFF 		bl	__aeabi_d2f
 1532 0542 0246     		mov	r2, r0	@ float
 1533 0544 40F20003 		movw	r3, #:lower16:PWM_width
 1534 0548 C0F20003 		movt	r3, #:upper16:PWM_width
 1535 054c 9A60     		str	r2, [r3, #8]	@ float
 383:../Main.c     **** 			PWM_width[3]=0.45*actuator_speed_percent[3]+45;
 1536              		.loc 3 383 0
 1537 054e 40F20003 		movw	r3, #:lower16:actuator_speed_percent
 1538 0552 C0F20003 		movt	r3, #:upper16:actuator_speed_percent
 1539 0556 DB68     		ldr	r3, [r3, #12]	@ float
 1540 0558 1846     		mov	r0, r3	@ float
 1541 055a FFF7FEFF 		bl	__aeabi_f2d
 1542 055e 0246     		mov	r2, r0
 1543 0560 0B46     		mov	r3, r1
 1544 0562 1046     		mov	r0, r2
 1545 0564 1946     		mov	r1, r3
 1546 0566 56A3     		adr	r3, .L63
 1547 0568 D3E90023 		ldrd	r2, [r3]
 1548 056c FFF7FEFF 		bl	__aeabi_dmul
 1549 0570 0246     		mov	r2, r0
 1550 0572 0B46     		mov	r3, r1
 1551 0574 1046     		mov	r0, r2
 1552 0576 1946     		mov	r1, r3
 1553 0578 4FF00002 		mov	r2, #0
 1554 057c 4FF40043 		mov	r3, #32768
 1555 0580 C4F24603 		movt	r3, 16454
 1556 0584 FFF7FEFF 		bl	__aeabi_dadd
 1557 0588 0246     		mov	r2, r0
 1558 058a 0B46     		mov	r3, r1
 1559 058c 1046     		mov	r0, r2
 1560 058e 1946     		mov	r1, r3
 1561 0590 FFF7FEFF 		bl	__aeabi_d2f
 1562 0594 0246     		mov	r2, r0	@ float
 1563 0596 40F20003 		movw	r3, #:lower16:PWM_width
 1564 059a C0F20003 		movt	r3, #:upper16:PWM_width
 1565 059e DA60     		str	r2, [r3, #12]	@ float
 384:../Main.c     **** 
 385:../Main.c     **** 			//set actors																//normal//LARIX with PWMoutput
 386:../Main.c     **** 			#ifdef LARIX_with_PWM_used
 387:../Main.c     **** 			PWMSP001_SetDutyCycle((PWMSP001_HandleType*)&ESC_PWM_Handle0, PWM_width[3]);
 388:../Main.c     **** 			PWMSP001_SetDutyCycle((PWMSP001_HandleType*)&ESC_PWM_Handle1, PWM_width[2]);
 389:../Main.c     **** 			PWMSP001_SetDutyCycle((PWMSP001_HandleType*)&ESC_PWM_Handle2, PWM_width[0]);
 390:../Main.c     **** 			PWMSP001_SetDutyCycle((PWMSP001_HandleType*)&ESC_PWM_Handle3, PWM_width[1]);
 391:../Main.c     **** 			#endif
 392:../Main.c     **** 			#ifdef WIDEFIELD_used
 393:../Main.c     **** 			PWMSP001_SetDutyCycle((PWMSP001_HandleType*)&ESC_PWM_Handle0, PWM_width[0]);
 1566              		.loc 3 393 0
 1567 05a0 40F20003 		movw	r3, #:lower16:PWM_width
 1568 05a4 C0F20003 		movt	r3, #:upper16:PWM_width
 1569 05a8 1B68     		ldr	r3, [r3, #0]	@ float
 1570 05aa 40F20000 		movw	r0, #:lower16:PWMSP001_Handle0
 1571 05ae C0F20000 		movt	r0, #:upper16:PWMSP001_Handle0
 1572 05b2 1946     		mov	r1, r3	@ float
 1573 05b4 FFF7FEFF 		bl	PWMSP001_SetDutyCycle
 394:../Main.c     **** 			PWMSP001_SetDutyCycle((PWMSP001_HandleType*)&ESC_PWM_Handle1, PWM_width[1]);
 1574              		.loc 3 394 0
 1575 05b8 40F20003 		movw	r3, #:lower16:PWM_width
 1576 05bc C0F20003 		movt	r3, #:upper16:PWM_width
 1577 05c0 5B68     		ldr	r3, [r3, #4]	@ float
 1578 05c2 40F20000 		movw	r0, #:lower16:PWMSP001_Handle1
 1579 05c6 C0F20000 		movt	r0, #:upper16:PWMSP001_Handle1
 1580 05ca 1946     		mov	r1, r3	@ float
 1581 05cc FFF7FEFF 		bl	PWMSP001_SetDutyCycle
 395:../Main.c     **** 			PWMSP001_SetDutyCycle((PWMSP001_HandleType*)&ESC_PWM_Handle2, PWM_width[2]);
 1582              		.loc 3 395 0
 1583 05d0 40F20003 		movw	r3, #:lower16:PWM_width
 1584 05d4 C0F20003 		movt	r3, #:upper16:PWM_width
 1585 05d8 9B68     		ldr	r3, [r3, #8]	@ float
 1586 05da 40F20000 		movw	r0, #:lower16:PWMSP001_Handle2
 1587 05de C0F20000 		movt	r0, #:upper16:PWMSP001_Handle2
 1588 05e2 1946     		mov	r1, r3	@ float
 1589 05e4 FFF7FEFF 		bl	PWMSP001_SetDutyCycle
 396:../Main.c     **** 			PWMSP001_SetDutyCycle((PWMSP001_HandleType*)&ESC_PWM_Handle3, PWM_width[3]);
 1590              		.loc 3 396 0
 1591 05e8 40F20003 		movw	r3, #:lower16:PWM_width
 1592 05ec C0F20003 		movt	r3, #:upper16:PWM_width
 1593 05f0 DB68     		ldr	r3, [r3, #12]	@ float
 1594 05f2 40F20000 		movw	r0, #:lower16:PWMSP001_Handle3
 1595 05f6 C0F20000 		movt	r0, #:upper16:PWMSP001_Handle3
 1596 05fa 1946     		mov	r1, r3	@ float
 1597 05fc FFF7FEFF 		bl	PWMSP001_SetDutyCycle
 397:../Main.c     **** //			#else
 398:../Main.c     **** //			PWMSP001_SetDutyCycle((PWMSP001_HandleType*)&ESC_PWM_Handle0, PWM_width[0]);
 399:../Main.c     **** //			PWMSP001_SetDutyCycle((PWMSP001_HandleType*)&ESC_PWM_Handle1, PWM_width[1]);
 400:../Main.c     **** //			PWMSP001_SetDutyCycle((PWMSP001_HandleType*)&ESC_PWM_Handle2, PWM_width[2]);
 401:../Main.c     **** //			PWMSP001_SetDutyCycle((PWMSP001_HandleType*)&ESC_PWM_Handle3, PWM_width[3]);
 402:../Main.c     **** 			#endif
 403:../Main.c     **** 			#endif
 404:../Main.c     **** 
 405:../Main.c     **** 			#ifdef UART_SC_IF
 406:../Main.c     **** 				#ifdef IRMCK
 407:../Main.c     **** 				uint32_t data_TX;
 408:../Main.c     **** 				//Motor 1
 409:../Main.c     **** 				DaisyTransmit[0]=SET_MOTOR_SPEED;
 410:../Main.c     **** 				data_TX=(uint16_t)((actuator_speed_percent[0]/100.0)*65535.0);
 411:../Main.c     **** 				if(powerD<10) data_TX = 0;
 412:../Main.c     **** 				DaisyTransmit[1]=(uint8_t)(data_TX>>8);
 413:../Main.c     **** 				DaisyTransmit[2]=(uint8_t) data_TX;
 414:../Main.c     **** 
 415:../Main.c     **** 				//Motor 2
 416:../Main.c     **** 				DaisyTransmit[3]=SET_MOTOR_SPEED;
 417:../Main.c     **** 				data_TX=(uint16_t)((actuator_speed_percent[1]/100.0)*65535.0);
 418:../Main.c     **** 				if(powerD<10) data_TX = 0;
 419:../Main.c     **** 				DaisyTransmit[4]=(uint8_t)(data_TX>>8);
 420:../Main.c     **** 				DaisyTransmit[5]=(uint8_t) data_TX;
 421:../Main.c     **** 
 422:../Main.c     **** 				//Motor 3
 423:../Main.c     **** 				DaisyTransmit[6]=SET_MOTOR_SPEED;
 424:../Main.c     **** 				data_TX=(uint16_t)((actuator_speed_percent[2]/100.0)*65535.0);
 425:../Main.c     **** 				if(powerD<10) data_TX = 0;
 426:../Main.c     **** 				DaisyTransmit[7]=(uint8_t)(data_TX>>8);
 427:../Main.c     **** 				DaisyTransmit[8]=(uint8_t) data_TX;
 428:../Main.c     **** 
 429:../Main.c     **** 				//Motor 4
 430:../Main.c     **** 				DaisyTransmit[9]=SET_MOTOR_SPEED;
 431:../Main.c     **** 				data_TX=(uint16_t)((actuator_speed_percent[3]/100.0)*65535.0);
 432:../Main.c     **** 				if(powerD<10) data_TX = 0;
 433:../Main.c     **** 				DaisyTransmit[10]=(uint8_t)(data_TX>>8);
 434:../Main.c     **** 				DaisyTransmit[11]=(uint8_t) data_TX;
 435:../Main.c     **** 
 436:../Main.c     **** 				UART001_WriteDataBytes(&ESC_UART_Handle, DaisyTransmit, 12);
 437:../Main.c     **** 				#else
 438:../Main.c     **** 				uint16_t data;
 439:../Main.c     **** 
 440:../Main.c     **** 				//Motor 1
 441:../Main.c     **** 				DaisyTransmit[0]=SET_MOTOR_SPEED;
 442:../Main.c     **** 				data=actuator_speed_percent[0]/100.0*0xFFFF;
 443:../Main.c     **** 				DaisyTransmit[1]=(uint8_t)(data>>8);
 444:../Main.c     **** 				DaisyTransmit[2]=(uint8_t) data;
 445:../Main.c     **** 
 446:../Main.c     **** 				//Motor 2
 447:../Main.c     **** 				DaisyTransmit[3]=SET_MOTOR_SPEED;
 448:../Main.c     **** 				data=actuator_speed_percent[1]/100.0*0xFFFF;
 449:../Main.c     **** 				DaisyTransmit[4]=(uint8_t)(data>>8);
 450:../Main.c     **** 				DaisyTransmit[5]=(uint8_t) data;
 451:../Main.c     **** 
 452:../Main.c     **** 				//Motor 3
 453:../Main.c     **** 				DaisyTransmit[6]=SET_MOTOR_SPEED;
 454:../Main.c     **** 				data=actuator_speed_percent[2]/100.0*0xFFFF;
 455:../Main.c     **** 				DaisyTransmit[7]=(uint8_t)(data>>8);
 456:../Main.c     **** 				DaisyTransmit[8]=(uint8_t) data;
 457:../Main.c     **** 
 458:../Main.c     **** 				//Motor 4
 459:../Main.c     **** 				DaisyTransmit[9]=SET_MOTOR_SPEED;
 460:../Main.c     **** 				data=actuator_speed_percent[3]/100.0*0xFFFF;
 461:../Main.c     **** 				DaisyTransmit[10]=(uint8_t)(data>>8);
 462:../Main.c     **** 				DaisyTransmit[11]=(uint8_t) data;
 463:../Main.c     **** 
 464:../Main.c     **** 				UART001_WriteDataBytes(&UART001_Handle2, DaisyTransmit, 12);
 465:../Main.c     **** 				#endif
 466:../Main.c     **** 			#endif
 467:../Main.c     **** 
 468:../Main.c     **** 			newvalue=0;
 1598              		.loc 3 468 0
 1599 0600 40F20003 		movw	r3, #:lower16:newvalue
 1600 0604 C0F20003 		movt	r3, #:upper16:newvalue
 1601 0608 4FF00002 		mov	r2, #0
 1602 060c 1A70     		strb	r2, [r3, #0]
 1603              	.L45:
 469:../Main.c     **** 		}
 470:../Main.c     **** 
 471:../Main.c     **** 
 472:../Main.c     ****       	#ifdef DEBUG_SPECIFIC
 473:../Main.c     **** 		#undef DEBUG_CONTINOUS
 474:../Main.c     **** 
 475:../Main.c     **** 		// Check number of bytes received
 476:../Main.c     **** 	    Bytes = USBD_VCOM_BytesReceived();
 1604              		.loc 3 476 0
 1605 060e FFF7FEFF 		bl	USBD_VCOM_BytesReceived
 1606 0612 0346     		mov	r3, r0
 1607 0614 1A46     		mov	r2, r3
 1608 0616 40F20003 		movw	r3, #:lower16:Bytes
 1609 061a C0F20003 		movt	r3, #:upper16:Bytes
 1610 061e 1A80     		strh	r2, [r3, #0]	@ movhi
 477:../Main.c     **** 
 478:../Main.c     **** 
 479:../Main.c     **** 	    if(Bytes != 0)
 1611              		.loc 3 479 0
 1612 0620 40F20003 		movw	r3, #:lower16:Bytes
 1613 0624 C0F20003 		movt	r3, #:upper16:Bytes
 1614 0628 1B88     		ldrh	r3, [r3, #0]
 1615 062a 002B     		cmp	r3, #0
 1616 062c 00F0E381 		beq	.L46
 480:../Main.c     **** 	    {
 481:../Main.c     **** 	    	for(nByte = 0; nByte < Bytes; nByte++)
 1617              		.loc 3 481 0
 1618 0630 40F20003 		movw	r3, #:lower16:nByte
 1619 0634 C0F20003 		movt	r3, #:upper16:nByte
 1620 0638 4FF00002 		mov	r2, #0
 1621 063c 1A80     		strh	r2, [r3, #0]	@ movhi
 1622 063e 12E0     		b	.L47
 1623              	.L48:
 482:../Main.c     **** 	    	{
 483:../Main.c     **** 	    		// Receive Byte
 484:../Main.c     **** 	    		if(USBD_VCOM_ReceiveByte(&USB_Rx_Buffer[0]) != DAVEApp_SUCCESS)
 1624              		.loc 3 484 0
 1625 0640 40F20000 		movw	r0, #:lower16:USB_Rx_Buffer
 1626 0644 C0F20000 		movt	r0, #:upper16:USB_Rx_Buffer
 1627 0648 FFF7FEFF 		bl	USBD_VCOM_ReceiveByte
 481:../Main.c     **** 	    	for(nByte = 0; nByte < Bytes; nByte++)
 1628              		.loc 3 481 0
 1629 064c 40F20003 		movw	r3, #:lower16:nByte
 1630 0650 C0F20003 		movt	r3, #:upper16:nByte
 1631 0654 1B88     		ldrh	r3, [r3, #0]
 1632 0656 03F10103 		add	r3, r3, #1
 1633 065a 9AB2     		uxth	r2, r3
 1634 065c 40F20003 		movw	r3, #:lower16:nByte
 1635 0660 C0F20003 		movt	r3, #:upper16:nByte
 1636 0664 1A80     		strh	r2, [r3, #0]	@ movhi
 1637              	.L47:
 481:../Main.c     **** 	    	for(nByte = 0; nByte < Bytes; nByte++)
 1638              		.loc 3 481 0 is_stmt 0 discriminator 1
 1639 0666 40F20003 		movw	r3, #:lower16:nByte
 1640 066a C0F20003 		movt	r3, #:upper16:nByte
 1641 066e 1A88     		ldrh	r2, [r3, #0]
 1642 0670 40F20003 		movw	r3, #:lower16:Bytes
 1643 0674 C0F20003 		movt	r3, #:upper16:Bytes
 1644 0678 1B88     		ldrh	r3, [r3, #0]
 1645 067a 9A42     		cmp	r2, r3
 1646 067c E0D3     		bcc	.L48
 485:../Main.c     **** 	    		{
 486:../Main.c     **** 	    			//Error
 487:../Main.c     **** 	    		}
 488:../Main.c     **** 	    	}
 489:../Main.c     **** 			switch(USB_Rx_Buffer[0])
 1647              		.loc 3 489 0 is_stmt 1
 1648 067e 40F20003 		movw	r3, #:lower16:USB_Rx_Buffer
 1649 0682 C0F20003 		movt	r3, #:upper16:USB_Rx_Buffer
 1650 0686 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1651 0688 5BB2     		sxtb	r3, r3
 1652 068a A3F13103 		sub	r3, r3, #49
 1653 068e 082B     		cmp	r3, #8
 1654 0690 00F2AB81 		bhi	.L49
 1655 0694 01A2     		adr	r2, .L59
 1656 0696 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1657 069a 00BF     		.align	2
 1658              	.L59:
 1659 069c D1060000 		.word	.L50+1
 1660 06a0 47070000 		.word	.L51+1
 1661 06a4 55070000 		.word	.L52+1
 1662 06a8 CB070000 		.word	.L53+1
 1663 06ac F5070000 		.word	.L54+1
 1664 06b0 6B080000 		.word	.L55+1
 1665 06b4 E1080000 		.word	.L56+1
 1666 06b8 7B090000 		.word	.L57+1
 1667 06bc B1090000 		.word	.L58+1
 1668              	.L64:
 1669              		.align	3
 1670              	.L63:
 1671 06c0 CDCCCCCC 		.word	-858993459
 1672 06c4 CCCCDC3F 		.word	1071434956
 1673 06c8 04000000 		.word	YPR+4
 1674 06cc 08000000 		.word	YPR+8
 1675              	.L50:
 490:../Main.c     **** 			{
 491:../Main.c     **** 				case '1':
 492:../Main.c     **** 					sprintf(USB_Tx_Buffer, "Throttle: %f   Rudder: %f   Elevator: %f   Aileron: %f\n", powerD, yaw
 1676              		.loc 3 492 0
 1677 06d0 40F20003 		movw	r3, #:lower16:powerD
 1678 06d4 C0F20003 		movt	r3, #:upper16:powerD
 1679 06d8 1B68     		ldr	r3, [r3, #0]	@ float
 1680 06da 1846     		mov	r0, r3	@ float
 1681 06dc FFF7FEFF 		bl	__aeabi_f2d
 1682 06e0 0446     		mov	r4, r0
 1683 06e2 0D46     		mov	r5, r1
 1684 06e4 40F20003 		movw	r3, #:lower16:yawD_dot
 1685 06e8 C0F20003 		movt	r3, #:upper16:yawD_dot
 1686 06ec 1B68     		ldr	r3, [r3, #0]	@ float
 1687 06ee 1846     		mov	r0, r3	@ float
 1688 06f0 FFF7FEFF 		bl	__aeabi_f2d
 1689 06f4 8246     		mov	sl, r0
 1690 06f6 8B46     		mov	fp, r1
 1691 06f8 40F20003 		movw	r3, #:lower16:pitchD
 1692 06fc C0F20003 		movt	r3, #:upper16:pitchD
 1693 0700 1B68     		ldr	r3, [r3, #0]	@ float
 1694 0702 1846     		mov	r0, r3	@ float
 1695 0704 FFF7FEFF 		bl	__aeabi_f2d
 1696 0708 8046     		mov	r8, r0
 1697 070a 8946     		mov	r9, r1
 1698 070c 40F20003 		movw	r3, #:lower16:rollD
 1699 0710 C0F20003 		movt	r3, #:upper16:rollD
 1700 0714 1B68     		ldr	r3, [r3, #0]	@ float
 1701 0716 1846     		mov	r0, r3	@ float
 1702 0718 FFF7FEFF 		bl	__aeabi_f2d
 1703 071c 0246     		mov	r2, r0
 1704 071e 0B46     		mov	r3, r1
 1705 0720 CDE900AB 		strd	sl, [sp]
 1706 0724 CDE90289 		strd	r8, [sp, #8]
 1707 0728 CDE90423 		strd	r2, [sp, #16]
 1708 072c 40F20000 		movw	r0, #:lower16:USB_Tx_Buffer
 1709 0730 C0F20000 		movt	r0, #:upper16:USB_Tx_Buffer
 1710 0734 40F20001 		movw	r1, #:lower16:.LC0
 1711 0738 C0F20001 		movt	r1, #:upper16:.LC0
 1712 073c 2246     		mov	r2, r4
 1713 073e 2B46     		mov	r3, r5
 1714 0740 FFF7FEFF 		bl	sprintf
 493:../Main.c     **** 					break;
 1715              		.loc 3 493 0
 1716 0744 51E1     		b	.L49
 1717              	.L51:
 494:../Main.c     **** 				case '2':
 495:../Main.c     **** 					PWMSP001_Start(&MagCalib_Timer);
 1718              		.loc 3 495 0
 1719 0746 40F20000 		movw	r0, #:lower16:PWMSP001_Handle6
 1720 074a C0F20000 		movt	r0, #:upper16:PWMSP001_Handle6
 1721 074e FFF7FEFF 		bl	PWMSP001_Start
 496:../Main.c     **** 					break;
 1722              		.loc 3 496 0
 1723 0752 4AE1     		b	.L49
 1724              	.L52:
 497:../Main.c     **** 				case '3':
 498:../Main.c     **** 					sprintf(USB_Tx_Buffer, "Y:%1.2f P:%1.2f R:%1.2f YOff:%1.2f\n", YPR[0], YPR[1], YPR[2], yoffset
 1725              		.loc 3 498 0
 1726 0754 40F20003 		movw	r3, #:lower16:YPR
 1727 0758 C0F20003 		movt	r3, #:upper16:YPR
 1728 075c 1B68     		ldr	r3, [r3, #0]	@ float
 1729 075e 1846     		mov	r0, r3	@ float
 1730 0760 FFF7FEFF 		bl	__aeabi_f2d
 1731 0764 0446     		mov	r4, r0
 1732 0766 0D46     		mov	r5, r1
 1733 0768 40F20003 		movw	r3, #:lower16:YPR
 1734 076c C0F20003 		movt	r3, #:upper16:YPR
 1735 0770 5B68     		ldr	r3, [r3, #4]	@ float
 1736 0772 1846     		mov	r0, r3	@ float
 1737 0774 FFF7FEFF 		bl	__aeabi_f2d
 1738 0778 8246     		mov	sl, r0
 1739 077a 8B46     		mov	fp, r1
 1740 077c 40F20003 		movw	r3, #:lower16:YPR
 1741 0780 C0F20003 		movt	r3, #:upper16:YPR
 1742 0784 9B68     		ldr	r3, [r3, #8]	@ float
 1743 0786 1846     		mov	r0, r3	@ float
 1744 0788 FFF7FEFF 		bl	__aeabi_f2d
 1745 078c 8046     		mov	r8, r0
 1746 078e 8946     		mov	r9, r1
 1747 0790 40F20003 		movw	r3, #:lower16:yoffset
 1748 0794 C0F20003 		movt	r3, #:upper16:yoffset
 1749 0798 1B68     		ldr	r3, [r3, #0]	@ float
 1750 079a 1846     		mov	r0, r3	@ float
 1751 079c FFF7FEFF 		bl	__aeabi_f2d
 1752 07a0 0246     		mov	r2, r0
 1753 07a2 0B46     		mov	r3, r1
 1754 07a4 CDE900AB 		strd	sl, [sp]
 1755 07a8 CDE90289 		strd	r8, [sp, #8]
 1756 07ac CDE90423 		strd	r2, [sp, #16]
 1757 07b0 40F20000 		movw	r0, #:lower16:USB_Tx_Buffer
 1758 07b4 C0F20000 		movt	r0, #:upper16:USB_Tx_Buffer
 1759 07b8 40F20001 		movw	r1, #:lower16:.LC1
 1760 07bc C0F20001 		movt	r1, #:upper16:.LC1
 1761 07c0 2246     		mov	r2, r4
 1762 07c2 2B46     		mov	r3, r5
 1763 07c4 FFF7FEFF 		bl	sprintf
 499:../Main.c     **** 					break;
 1764              		.loc 3 499 0
 1765 07c8 0FE1     		b	.L49
 1766              	.L53:
 500:../Main.c     **** 				case '4':
 501:../Main.c     **** 					sprintf(USB_Tx_Buffer, "Y_dot:%1.2f\n", yaw_dot);
 1767              		.loc 3 501 0
 1768 07ca 40F20003 		movw	r3, #:lower16:yaw_dot
 1769 07ce C0F20003 		movt	r3, #:upper16:yaw_dot
 1770 07d2 1B68     		ldr	r3, [r3, #0]	@ float
 1771 07d4 1846     		mov	r0, r3	@ float
 1772 07d6 FFF7FEFF 		bl	__aeabi_f2d
 1773 07da 0246     		mov	r2, r0
 1774 07dc 0B46     		mov	r3, r1
 1775 07de 40F20000 		movw	r0, #:lower16:USB_Tx_Buffer
 1776 07e2 C0F20000 		movt	r0, #:upper16:USB_Tx_Buffer
 1777 07e6 40F20001 		movw	r1, #:lower16:.LC2
 1778 07ea C0F20001 		movt	r1, #:upper16:.LC2
 1779 07ee FFF7FEFF 		bl	sprintf
 502:../Main.c     **** 					break;
 1780              		.loc 3 502 0
 1781 07f2 FAE0     		b	.L49
 1782              	.L54:
 503:../Main.c     **** 				case '5':
 504:../Main.c     **** 					sprintf(USB_Tx_Buffer, "PWM1:%f PWM2:%f PWM3:%f PWM4:%f\n", PWM_width[0], PWM_width[1], PWM_wi
 1783              		.loc 3 504 0
 1784 07f4 40F20003 		movw	r3, #:lower16:PWM_width
 1785 07f8 C0F20003 		movt	r3, #:upper16:PWM_width
 1786 07fc 1B68     		ldr	r3, [r3, #0]	@ float
 1787 07fe 1846     		mov	r0, r3	@ float
 1788 0800 FFF7FEFF 		bl	__aeabi_f2d
 1789 0804 0446     		mov	r4, r0
 1790 0806 0D46     		mov	r5, r1
 1791 0808 40F20003 		movw	r3, #:lower16:PWM_width
 1792 080c C0F20003 		movt	r3, #:upper16:PWM_width
 1793 0810 5B68     		ldr	r3, [r3, #4]	@ float
 1794 0812 1846     		mov	r0, r3	@ float
 1795 0814 FFF7FEFF 		bl	__aeabi_f2d
 1796 0818 8246     		mov	sl, r0
 1797 081a 8B46     		mov	fp, r1
 1798 081c 40F20003 		movw	r3, #:lower16:PWM_width
 1799 0820 C0F20003 		movt	r3, #:upper16:PWM_width
 1800 0824 9B68     		ldr	r3, [r3, #8]	@ float
 1801 0826 1846     		mov	r0, r3	@ float
 1802 0828 FFF7FEFF 		bl	__aeabi_f2d
 1803 082c 8046     		mov	r8, r0
 1804 082e 8946     		mov	r9, r1
 1805 0830 40F20003 		movw	r3, #:lower16:PWM_width
 1806 0834 C0F20003 		movt	r3, #:upper16:PWM_width
 1807 0838 DB68     		ldr	r3, [r3, #12]	@ float
 1808 083a 1846     		mov	r0, r3	@ float
 1809 083c FFF7FEFF 		bl	__aeabi_f2d
 1810 0840 0246     		mov	r2, r0
 1811 0842 0B46     		mov	r3, r1
 1812 0844 CDE900AB 		strd	sl, [sp]
 1813 0848 CDE90289 		strd	r8, [sp, #8]
 1814 084c CDE90423 		strd	r2, [sp, #16]
 1815 0850 40F20000 		movw	r0, #:lower16:USB_Tx_Buffer
 1816 0854 C0F20000 		movt	r0, #:upper16:USB_Tx_Buffer
 1817 0858 40F20001 		movw	r1, #:lower16:.LC3
 1818 085c C0F20001 		movt	r1, #:upper16:.LC3
 1819 0860 2246     		mov	r2, r4
 1820 0862 2B46     		mov	r3, r5
 1821 0864 FFF7FEFF 		bl	sprintf
 505:../Main.c     **** 					break;
 1822              		.loc 3 505 0
 1823 0868 BFE0     		b	.L49
 1824              	.L55:
 506:../Main.c     **** 				case '6':
 507:../Main.c     **** 					sprintf(USB_Tx_Buffer, "PWM1:%f PWM2:%f PWM3:%f PWM4:%f\n", actuator_speed_percent[0], actuato
 1825              		.loc 3 507 0
 1826 086a 40F20003 		movw	r3, #:lower16:actuator_speed_percent
 1827 086e C0F20003 		movt	r3, #:upper16:actuator_speed_percent
 1828 0872 1B68     		ldr	r3, [r3, #0]	@ float
 1829 0874 1846     		mov	r0, r3	@ float
 1830 0876 FFF7FEFF 		bl	__aeabi_f2d
 1831 087a 0446     		mov	r4, r0
 1832 087c 0D46     		mov	r5, r1
 1833 087e 40F20003 		movw	r3, #:lower16:actuator_speed_percent
 1834 0882 C0F20003 		movt	r3, #:upper16:actuator_speed_percent
 1835 0886 5B68     		ldr	r3, [r3, #4]	@ float
 1836 0888 1846     		mov	r0, r3	@ float
 1837 088a FFF7FEFF 		bl	__aeabi_f2d
 1838 088e 8246     		mov	sl, r0
 1839 0890 8B46     		mov	fp, r1
 1840 0892 40F20003 		movw	r3, #:lower16:actuator_speed_percent
 1841 0896 C0F20003 		movt	r3, #:upper16:actuator_speed_percent
 1842 089a 9B68     		ldr	r3, [r3, #8]	@ float
 1843 089c 1846     		mov	r0, r3	@ float
 1844 089e FFF7FEFF 		bl	__aeabi_f2d
 1845 08a2 8046     		mov	r8, r0
 1846 08a4 8946     		mov	r9, r1
 1847 08a6 40F20003 		movw	r3, #:lower16:actuator_speed_percent
 1848 08aa C0F20003 		movt	r3, #:upper16:actuator_speed_percent
 1849 08ae DB68     		ldr	r3, [r3, #12]	@ float
 1850 08b0 1846     		mov	r0, r3	@ float
 1851 08b2 FFF7FEFF 		bl	__aeabi_f2d
 1852 08b6 0246     		mov	r2, r0
 1853 08b8 0B46     		mov	r3, r1
 1854 08ba CDE900AB 		strd	sl, [sp]
 1855 08be CDE90289 		strd	r8, [sp, #8]
 1856 08c2 CDE90423 		strd	r2, [sp, #16]
 1857 08c6 40F20000 		movw	r0, #:lower16:USB_Tx_Buffer
 1858 08ca C0F20000 		movt	r0, #:upper16:USB_Tx_Buffer
 1859 08ce 40F20001 		movw	r1, #:lower16:.LC3
 1860 08d2 C0F20001 		movt	r1, #:upper16:.LC3
 1861 08d6 2246     		mov	r2, r4
 1862 08d8 2B46     		mov	r3, r5
 1863 08da FFF7FEFF 		bl	sprintf
 508:../Main.c     **** 					break;
 1864              		.loc 3 508 0
 1865 08de 84E0     		b	.L49
 1866              	.L56:
 509:../Main.c     **** 				case '7':
 510:../Main.c     **** 					sprintf(USB_Tx_Buffer, "eY:%f eP:%f eR:%f\n", yawD_dot-yaw_dot, pitchD-YPR[1], rollD-YPR[2]);
 1867              		.loc 3 510 0
 1868 08e0 40F20003 		movw	r3, #:lower16:yawD_dot
 1869 08e4 C0F20003 		movt	r3, #:upper16:yawD_dot
 1870 08e8 93ED007A 		flds	s14, [r3, #0]
 1871 08ec 40F20003 		movw	r3, #:lower16:yaw_dot
 1872 08f0 C0F20003 		movt	r3, #:upper16:yaw_dot
 1873 08f4 D3ED007A 		flds	s15, [r3, #0]
 1874 08f8 77EE677A 		fsubs	s15, s14, s15
 1875 08fc 17EE900A 		fmrs	r0, s15
 1876 0900 FFF7FEFF 		bl	__aeabi_f2d
 1877 0904 0446     		mov	r4, r0
 1878 0906 0D46     		mov	r5, r1
 1879 0908 40F20003 		movw	r3, #:lower16:pitchD
 1880 090c C0F20003 		movt	r3, #:upper16:pitchD
 1881 0910 93ED007A 		flds	s14, [r3, #0]
 1882 0914 40F20003 		movw	r3, #:lower16:YPR
 1883 0918 C0F20003 		movt	r3, #:upper16:YPR
 1884 091c D3ED017A 		flds	s15, [r3, #4]
 1885 0920 77EE677A 		fsubs	s15, s14, s15
 1886 0924 17EE900A 		fmrs	r0, s15
 1887 0928 FFF7FEFF 		bl	__aeabi_f2d
 1888 092c 8046     		mov	r8, r0
 1889 092e 8946     		mov	r9, r1
 1890 0930 40F20003 		movw	r3, #:lower16:rollD
 1891 0934 C0F20003 		movt	r3, #:upper16:rollD
 1892 0938 93ED007A 		flds	s14, [r3, #0]
 1893 093c 40F20003 		movw	r3, #:lower16:YPR
 1894 0940 C0F20003 		movt	r3, #:upper16:YPR
 1895 0944 D3ED027A 		flds	s15, [r3, #8]
 1896 0948 77EE677A 		fsubs	s15, s14, s15
 1897 094c 17EE900A 		fmrs	r0, s15
 1898 0950 FFF7FEFF 		bl	__aeabi_f2d
 1899 0954 0246     		mov	r2, r0
 1900 0956 0B46     		mov	r3, r1
 1901 0958 CDE90089 		strd	r8, [sp]
 1902 095c CDE90223 		strd	r2, [sp, #8]
 1903 0960 40F20000 		movw	r0, #:lower16:USB_Tx_Buffer
 1904 0964 C0F20000 		movt	r0, #:upper16:USB_Tx_Buffer
 1905 0968 40F20001 		movw	r1, #:lower16:.LC4
 1906 096c C0F20001 		movt	r1, #:upper16:.LC4
 1907 0970 2246     		mov	r2, r4
 1908 0972 2B46     		mov	r3, r5
 1909 0974 FFF7FEFF 		bl	sprintf
 511:../Main.c     **** 					break;
 1910              		.loc 3 511 0
 1911 0978 37E0     		b	.L49
 1912              	.L57:
 512:../Main.c     **** 				case '8':
 513:../Main.c     **** 					sprintf(USB_Tx_Buffer, "TimerSensor:%d TimerMain:%d TimerRC:%d\n", (int)GetSensorCount(), (int
 1913              		.loc 3 513 0
 1914 097a FFF7FEFF 		bl	GetSensorCount
 1915 097e 0346     		mov	r3, r0
 1916 0980 1D46     		mov	r5, r3
 1917 0982 40F20003 		movw	r3, #:lower16:counter_main
 1918 0986 C0F20003 		movt	r3, #:upper16:counter_main
 1919 098a 1B88     		ldrh	r3, [r3, #0]
 1920 098c 1C46     		mov	r4, r3
 1921 098e FFF7FEFF 		bl	GetRCCount
 1922 0992 0346     		mov	r3, r0
 1923 0994 0093     		str	r3, [sp, #0]
 1924 0996 40F20000 		movw	r0, #:lower16:USB_Tx_Buffer
 1925 099a C0F20000 		movt	r0, #:upper16:USB_Tx_Buffer
 1926 099e 40F20001 		movw	r1, #:lower16:.LC5
 1927 09a2 C0F20001 		movt	r1, #:upper16:.LC5
 1928 09a6 2A46     		mov	r2, r5
 1929 09a8 2346     		mov	r3, r4
 1930 09aa FFF7FEFF 		bl	sprintf
 514:../Main.c     **** 					break;
 1931              		.loc 3 514 0
 1932 09ae 1CE0     		b	.L49
 1933              	.L58:
 515:../Main.c     **** 				case '9':
 516:../Main.c     **** 
 517:../Main.c     **** 					updateValues(&p,&t);
 1934              		.loc 3 517 0
 1935 09b0 07F10402 		add	r2, r7, #4
 1936 09b4 3B46     		mov	r3, r7
 1937 09b6 1046     		mov	r0, r2
 1938 09b8 1946     		mov	r1, r3
 1939 09ba FFF7FEFF 		bl	updateValues
 518:../Main.c     **** 					sprintf(USB_Tx_Buffer, "Pressure: %d Temperature: %d Counter: %d\n",(int)p,(int)t,(int)DPS310_
 1940              		.loc 3 518 0
 1941 09be 7B68     		ldr	r3, [r7, #4]
 1942 09c0 1A46     		mov	r2, r3
 1943 09c2 3B68     		ldr	r3, [r7, #0]
 1944 09c4 1C46     		mov	r4, r3
 1945 09c6 40F20003 		movw	r3, #:lower16:DPS310_INT_counter
 1946 09ca C0F20003 		movt	r3, #:upper16:DPS310_INT_counter
 1947 09ce 1B88     		ldrh	r3, [r3, #0]
 1948 09d0 0093     		str	r3, [sp, #0]
 1949 09d2 40F20000 		movw	r0, #:lower16:USB_Tx_Buffer
 1950 09d6 C0F20000 		movt	r0, #:upper16:USB_Tx_Buffer
 1951 09da 40F20001 		movw	r1, #:lower16:.LC6
 1952 09de C0F20001 		movt	r1, #:upper16:.LC6
 1953 09e2 2346     		mov	r3, r4
 1954 09e4 FFF7FEFF 		bl	sprintf
 519:../Main.c     **** 
 520:../Main.c     **** 					break;
 1955              		.loc 3 520 0
 1956 09e8 00BF     		nop
 1957              	.L49:
 521:../Main.c     **** 			}
 522:../Main.c     **** 			USBD_VCOM_SendString((const char *)USB_Tx_Buffer);
 1958              		.loc 3 522 0
 1959 09ea 40F20000 		movw	r0, #:lower16:USB_Tx_Buffer
 1960 09ee C0F20000 		movt	r0, #:upper16:USB_Tx_Buffer
 1961 09f2 FFF7FEFF 		bl	USBD_VCOM_SendString
 1962              	.L46:
 523:../Main.c     **** 	    }
 524:../Main.c     **** 
 525:../Main.c     **** 
 526:../Main.c     **** 	    if (sendMag)
 1963              		.loc 3 526 0
 1964 09f6 40F20003 		movw	r3, #:lower16:sendMag
 1965 09fa C0F20003 		movt	r3, #:upper16:sendMag
 1966 09fe 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1967 0a00 002B     		cmp	r3, #0
 1968 0a02 0CD0     		beq	.L60
 527:../Main.c     **** 	   	{
 528:../Main.c     **** 	   			sendMag = FALSE;
 1969              		.loc 3 528 0
 1970 0a04 40F20003 		movw	r3, #:lower16:sendMag
 1971 0a08 C0F20003 		movt	r3, #:upper16:sendMag
 1972 0a0c 4FF00002 		mov	r2, #0
 1973 0a10 1A70     		strb	r2, [r3, #0]
 529:../Main.c     **** 	   		    USBD_VCOM_SendString((const char *)USB_Tx_Buffer);
 1974              		.loc 3 529 0
 1975 0a12 40F20000 		movw	r0, #:lower16:USB_Tx_Buffer
 1976 0a16 C0F20000 		movt	r0, #:upper16:USB_Tx_Buffer
 1977 0a1a FFF7FEFF 		bl	USBD_VCOM_SendString
 1978              	.L60:
 530:../Main.c     **** 	   	}
 531:../Main.c     **** 
 532:../Main.c     **** 	    //Call continuous to handle class specific control request
 533:../Main.c     **** 	   	/* Main USB management task */
 534:../Main.c     **** 	   	/* Check if data received */
 535:../Main.c     **** 	    CDC_Device_USBTask(&USBD_VCOM_CDCInterface);
 1979              		.loc 3 535 0
 1980 0a1e 40F20000 		movw	r0, #:lower16:USBD_VCOM_CDCInterface
 1981 0a22 C0F20000 		movt	r0, #:upper16:USBD_VCOM_CDCInterface
 1982 0a26 FFF7FEFF 		bl	CDC_Device_USBTask
 536:../Main.c     **** 	    #endif
 537:../Main.c     **** 
 538:../Main.c     **** 
 539:../Main.c     **** 		#ifdef DEBUG_CONTINOUS
 540:../Main.c     **** 		counterccc++;
 541:../Main.c     **** 		if(counterccc % 500 == 0)
 542:../Main.c     **** 		{
 543:../Main.c     **** 		helper++;
 544:../Main.c     **** //		sprintf(USB_Tx_Buffer, "{PacketC,T,%d}\n",packets);
 545:../Main.c     **** //		USBD_VCOM_SendString((const char *)USB_Tx_Buffer);
 546:../Main.c     **** //		sprintf(USB_Tx_Buffer, "{Loss,T,%d}\n",packet_loss);
 547:../Main.c     **** //		USBD_VCOM_SendString((const char *)USB_Tx_Buffer);
 548:../Main.c     **** //		sprintf(USB_Tx_Buffer, "{UndefE,T,%d}\n",undef_error);
 549:../Main.c     **** //		USBD_VCOM_SendString((const char *)USB_Tx_Buffer);
 550:../Main.c     **** //		sprintf(USB_Tx_Buffer, "{Timeout,T,%d}\n",timeout_count);
 551:../Main.c     **** //		USBD_VCOM_SendString((const char *)USB_Tx_Buffer);
 552:../Main.c     **** //		sprintf(USB_Tx_Buffer, "{Throttle,T,%.3f}\n",powerD);
 553:../Main.c     **** //		USBD_VCOM_SendString((const char *)USB_Tx_Buffer);
 554:../Main.c     **** //	    sprintf(USB_Tx_Buffer, "{Rudder,T,%.3f}\n",yawD_dot);
 555:../Main.c     **** //		USBD_VCOM_SendString((const char *)USB_Tx_Buffer);
 556:../Main.c     **** //		sprintf(USB_Tx_Buffer, "{Elevator,T,%.3f}\n",pitchD);
 557:../Main.c     **** //		USBD_VCOM_SendString((const char *)USB_Tx_Buffer);
 558:../Main.c     **** //		sprintf(USB_Tx_Buffer, "{Aileron,T,%.3f}\n",rollD);
 559:../Main.c     **** //		USBD_VCOM_SendString((const char *)USB_Tx_Buffer);
 560:../Main.c     **** 
 561:../Main.c     **** 
 562:../Main.c     **** 
 563:../Main.c     **** 		sprintf(USB_Tx_Buffer, "{Motor1,T,%u}\n",(uint16_t)((actuator_speed_percent[0]/100.0)*65535.0));
 564:../Main.c     **** 		USBD_VCOM_SendString((const char *)USB_Tx_Buffer);
 565:../Main.c     **** 		sprintf(USB_Tx_Buffer, "{Motor2,T,%u}\n",(uint16_t)((actuator_speed_percent[1]/100.0)*65535.0));
 566:../Main.c     **** 		USBD_VCOM_SendString((const char *)USB_Tx_Buffer);
 567:../Main.c     **** 		sprintf(USB_Tx_Buffer, "{Motor3,T,%u}\n",(uint16_t)((actuator_speed_percent[2]/100.0)*65535.0));
 568:../Main.c     **** 		USBD_VCOM_SendString((const char *)USB_Tx_Buffer);
 569:../Main.c     **** 		sprintf(USB_Tx_Buffer, "{Motor4,T,%u}\n",(uint16_t)((actuator_speed_percent[3]/100.0)*65535.0));
 570:../Main.c     **** 
 571:../Main.c     **** 		USBD_VCOM_SendString((const char *)USB_Tx_Buffer);
 572:../Main.c     **** 
 573:../Main.c     **** 
 574:../Main.c     **** 		counterccc=0;
 575:../Main.c     **** 		}
 576:../Main.c     **** 		 //Call continuous to handle class specific control request
 577:../Main.c     **** 	     /* Main USB management task */
 578:../Main.c     **** 	      /* Check if data received */
 579:../Main.c     **** 			     CDC_Device_USBTask(&USBD_VCOM_CDCInterface);
 580:../Main.c     **** 		#endif
 581:../Main.c     **** 
 582:../Main.c     **** 
 583:../Main.c     **** 
 584:../Main.c     **** 
 585:../Main.c     **** 	}
 1983              		.loc 3 585 0
 1984 0a2a C6E4     		b	.L61
 1985              	.L62:
 586:../Main.c     **** 	return 0;
 587:../Main.c     **** }
 1986              		.loc 3 587 0
 1987 0a2c 1846     		mov	r0, r3
 1988 0a2e 07F12807 		add	r7, r7, #40
 1989 0a32 BD46     		mov	sp, r7
 1990 0a34 BDE8B08F 		pop	{r4, r5, r7, r8, r9, sl, fp, pc}
 1991              		.cfi_endproc
 1992              	.LFE170:
 1994              		.section	.rodata
 1995 012a 0000     		.align	2
 1996              	.LC7:
 1997 012c 25662C25 		.ascii	"%f,%f,%f\015\012\000"
 1997      662C2566 
 1997      0D0A00
 1998 0137 00       		.section	.text.CCU42_3_IRQHandler,"ax",%progbits
 1999              		.align	2
 2000              		.global	CCU42_3_IRQHandler
 2001              		.thumb
 2002              		.thumb_func
 2004              	CCU42_3_IRQHandler:
 2005              	.LFB171:
 588:../Main.c     **** 
 589:../Main.c     **** 
 590:../Main.c     **** void MagCalib_TIMER_ISR()
 591:../Main.c     **** {
 2006              		.loc 3 591 0
 2007              		.cfi_startproc
 2008              		@ args = 0, pretend = 0, frame = 0
 2009              		@ frame_needed = 1, uses_anonymous_args = 0
 2010 0000 2DE9B043 		push	{r4, r5, r7, r8, r9, lr}
 2011              	.LCFI14:
 2012              		.cfi_def_cfa_offset 24
 2013              		.cfi_offset 4, -24
 2014              		.cfi_offset 5, -20
 2015              		.cfi_offset 7, -16
 2016              		.cfi_offset 8, -12
 2017              		.cfi_offset 9, -8
 2018              		.cfi_offset 14, -4
 2019 0004 84B0     		sub	sp, sp, #16
 2020              	.LCFI15:
 2021              		.cfi_def_cfa_offset 40
 2022 0006 04AF     		add	r7, sp, #16
 2023              	.LCFI16:
 2024              		.cfi_def_cfa 7, 24
 592:../Main.c     **** #if defined DEBUG_SPECIFIC
 593:../Main.c     ****     GetMagData(mag);
 2025              		.loc 3 593 0
 2026 0008 40F20000 		movw	r0, #:lower16:mag
 2027 000c C0F20000 		movt	r0, #:upper16:mag
 2028 0010 FFF7FEFF 		bl	GetMagData
 594:../Main.c     ****     sprintf(USB_Tx_Buffer, "%f,%f,%f\r\n", mag[1], mag[0], -mag[2]);
 2029              		.loc 3 594 0
 2030 0014 40F20003 		movw	r3, #:lower16:mag
 2031 0018 C0F20003 		movt	r3, #:upper16:mag
 2032 001c 5B68     		ldr	r3, [r3, #4]	@ float
 2033 001e 1846     		mov	r0, r3	@ float
 2034 0020 FFF7FEFF 		bl	__aeabi_f2d
 2035 0024 0446     		mov	r4, r0
 2036 0026 0D46     		mov	r5, r1
 2037 0028 40F20003 		movw	r3, #:lower16:mag
 2038 002c C0F20003 		movt	r3, #:upper16:mag
 2039 0030 1B68     		ldr	r3, [r3, #0]	@ float
 2040 0032 1846     		mov	r0, r3	@ float
 2041 0034 FFF7FEFF 		bl	__aeabi_f2d
 2042 0038 8046     		mov	r8, r0
 2043 003a 8946     		mov	r9, r1
 2044 003c 40F20003 		movw	r3, #:lower16:mag
 2045 0040 C0F20003 		movt	r3, #:upper16:mag
 2046 0044 D3ED027A 		flds	s15, [r3, #8]
 2047 0048 F1EE677A 		fnegs	s15, s15
 2048 004c 17EE903A 		fmrs	r3, s15
 2049 0050 1846     		mov	r0, r3	@ float
 2050 0052 FFF7FEFF 		bl	__aeabi_f2d
 2051 0056 0246     		mov	r2, r0
 2052 0058 0B46     		mov	r3, r1
 2053 005a CDE90089 		strd	r8, [sp]
 2054 005e CDE90223 		strd	r2, [sp, #8]
 2055 0062 40F20000 		movw	r0, #:lower16:USB_Tx_Buffer
 2056 0066 C0F20000 		movt	r0, #:upper16:USB_Tx_Buffer
 2057 006a 40F20001 		movw	r1, #:lower16:.LC7
 2058 006e C0F20001 		movt	r1, #:upper16:.LC7
 2059 0072 2246     		mov	r2, r4
 2060 0074 2B46     		mov	r3, r5
 2061 0076 FFF7FEFF 		bl	sprintf
 595:../Main.c     ****     sendMag = TRUE;
 2062              		.loc 3 595 0
 2063 007a 40F20003 		movw	r3, #:lower16:sendMag
 2064 007e C0F20003 		movt	r3, #:upper16:sendMag
 2065 0082 4FF00102 		mov	r2, #1
 2066 0086 1A70     		strb	r2, [r3, #0]
 596:../Main.c     **** #endif
 597:../Main.c     **** }
 2067              		.loc 3 597 0
 2068 0088 BD46     		mov	sp, r7
 2069 008a BDE8B083 		pop	{r4, r5, r7, r8, r9, pc}
 2070              		.cfi_endproc
 2071              	.LFE171:
 2073              		.global	__aeabi_dsub
 2074              		.global	__aeabi_d2iz
 2075 008e 00BF     		.section	.text.CCU42_2_IRQHandler,"ax",%progbits
 2076              		.align	2
 2077              		.global	CCU42_2_IRQHandler
 2078              		.thumb
 2079              		.thumb_func
 2081              	CCU42_2_IRQHandler:
 2082              	.LFB172:
 598:../Main.c     **** 
 599:../Main.c     **** void Monitoring_TIMER_ISR()
 600:../Main.c     **** {
 2083              		.loc 3 600 0
 2084              		.cfi_startproc
 2085              		@ args = 0, pretend = 0, frame = 0
 2086              		@ frame_needed = 1, uses_anonymous_args = 0
 2087 0000 80B5     		push	{r7, lr}
 2088              	.LCFI17:
 2089              		.cfi_def_cfa_offset 8
 2090              		.cfi_offset 7, -8
 2091              		.cfi_offset 14, -4
 2092 0002 00AF     		add	r7, sp, #0
 2093              	.LCFI18:
 2094              		.cfi_def_cfa_register 7
 601:../Main.c     **** 	// Start byte
 602:../Main.c     **** 	MonitorBuffer[0] = 0x02;
 2095              		.loc 3 602 0
 2096 0004 40F20003 		movw	r3, #:lower16:MonitorBuffer
 2097 0008 C0F20003 		movt	r3, #:upper16:MonitorBuffer
 2098 000c 4FF00202 		mov	r2, #2
 2099 0010 1A70     		strb	r2, [r3, #0]
 603:../Main.c     **** 	// YAW desired
 604:../Main.c     **** 	MonitorBuffer[1] = (int8_t)((int16_t)(SHRT_MAX + (SHRT_MAX - SHRT_MIN) / (2*SCALE_YAW) * (yawD_dot
 2100              		.loc 3 604 0
 2101 0012 40F20003 		movw	r3, #:lower16:yawD_dot
 2102 0016 C0F20003 		movt	r3, #:upper16:yawD_dot
 2103 001a 1B68     		ldr	r3, [r3, #0]	@ float
 2104 001c 1846     		mov	r0, r3	@ float
 2105 001e FFF7FEFF 		bl	__aeabi_f2d
 2106 0022 0246     		mov	r2, r0
 2107 0024 0B46     		mov	r3, r1
 2108 0026 1046     		mov	r0, r2
 2109 0028 1946     		mov	r1, r3
 2110 002a 4FF00002 		mov	r2, #0
 2111 002e 4FF40043 		mov	r3, #32768
 2112 0032 C4F25603 		movt	r3, 16470
 2113 0036 FFF7FEFF 		bl	__aeabi_dsub
 2114 003a 0246     		mov	r2, r0
 2115 003c 0B46     		mov	r3, r1
 2116 003e 1046     		mov	r0, r2
 2117 0040 1946     		mov	r1, r3
 2118 0042 0FF20C53 		adr	r3, .L67
 2119 0046 D3E90023 		ldrd	r2, [r3]
 2120 004a FFF7FEFF 		bl	__aeabi_dmul
 2121 004e 0246     		mov	r2, r0
 2122 0050 0B46     		mov	r3, r1
 2123 0052 1046     		mov	r0, r2
 2124 0054 1946     		mov	r1, r3
 2125 0056 0FF20053 		adr	r3, .L67+8
 2126 005a D3E90023 		ldrd	r2, [r3]
 2127 005e FFF7FEFF 		bl	__aeabi_dadd
 2128 0062 0246     		mov	r2, r0
 2129 0064 0B46     		mov	r3, r1
 2130 0066 1046     		mov	r0, r2
 2131 0068 1946     		mov	r1, r3
 2132 006a FFF7FEFF 		bl	__aeabi_d2iz
 2133 006e 0346     		mov	r3, r0
 2134 0070 9BB2     		uxth	r3, r3
 2135 0072 1BB2     		sxth	r3, r3
 2136 0074 4FEA2323 		asr	r3, r3, #8
 2137 0078 9BB2     		uxth	r3, r3
 2138 007a DAB2     		uxtb	r2, r3
 2139 007c 40F20003 		movw	r3, #:lower16:MonitorBuffer
 2140 0080 C0F20003 		movt	r3, #:upper16:MonitorBuffer
 2141 0084 5A70     		strb	r2, [r3, #1]
 605:../Main.c     **** 	MonitorBuffer[2] = (int8_t)(SHRT_MAX + (SHRT_MAX - SHRT_MIN) / (2*SCALE_YAW) * (yawD_dot - SCALE_Y
 2142              		.loc 3 605 0
 2143 0086 40F20003 		movw	r3, #:lower16:yawD_dot
 2144 008a C0F20003 		movt	r3, #:upper16:yawD_dot
 2145 008e 1B68     		ldr	r3, [r3, #0]	@ float
 2146 0090 1846     		mov	r0, r3	@ float
 2147 0092 FFF7FEFF 		bl	__aeabi_f2d
 2148 0096 0246     		mov	r2, r0
 2149 0098 0B46     		mov	r3, r1
 2150 009a 1046     		mov	r0, r2
 2151 009c 1946     		mov	r1, r3
 2152 009e 4FF00002 		mov	r2, #0
 2153 00a2 4FF40043 		mov	r3, #32768
 2154 00a6 C4F25603 		movt	r3, 16470
 2155 00aa FFF7FEFF 		bl	__aeabi_dsub
 2156 00ae 0246     		mov	r2, r0
 2157 00b0 0B46     		mov	r3, r1
 2158 00b2 1046     		mov	r0, r2
 2159 00b4 1946     		mov	r1, r3
 2160 00b6 0FF29843 		adr	r3, .L67
 2161 00ba D3E90023 		ldrd	r2, [r3]
 2162 00be FFF7FEFF 		bl	__aeabi_dmul
 2163 00c2 0246     		mov	r2, r0
 2164 00c4 0B46     		mov	r3, r1
 2165 00c6 1046     		mov	r0, r2
 2166 00c8 1946     		mov	r1, r3
 2167 00ca 0FF28C43 		adr	r3, .L67+8
 2168 00ce D3E90023 		ldrd	r2, [r3]
 2169 00d2 FFF7FEFF 		bl	__aeabi_dadd
 2170 00d6 0246     		mov	r2, r0
 2171 00d8 0B46     		mov	r3, r1
 2172 00da 1046     		mov	r0, r2
 2173 00dc 1946     		mov	r1, r3
 2174 00de FFF7FEFF 		bl	__aeabi_d2iz
 2175 00e2 0346     		mov	r3, r0
 2176 00e4 DAB2     		uxtb	r2, r3
 2177 00e6 40F20003 		movw	r3, #:lower16:MonitorBuffer
 2178 00ea C0F20003 		movt	r3, #:upper16:MonitorBuffer
 2179 00ee 9A70     		strb	r2, [r3, #2]
 606:../Main.c     **** 	// YAW
 607:../Main.c     **** 	MonitorBuffer[3] = (int8_t)((int16_t)(SHRT_MAX + (SHRT_MAX - SHRT_MIN) / (2*SCALE_YAW) * (yaw_dot 
 2180              		.loc 3 607 0
 2181 00f0 40F20003 		movw	r3, #:lower16:yaw_dot
 2182 00f4 C0F20003 		movt	r3, #:upper16:yaw_dot
 2183 00f8 1B68     		ldr	r3, [r3, #0]	@ float
 2184 00fa 1846     		mov	r0, r3	@ float
 2185 00fc FFF7FEFF 		bl	__aeabi_f2d
 2186 0100 0246     		mov	r2, r0
 2187 0102 0B46     		mov	r3, r1
 2188 0104 1046     		mov	r0, r2
 2189 0106 1946     		mov	r1, r3
 2190 0108 4FF00002 		mov	r2, #0
 2191 010c 4FF40043 		mov	r3, #32768
 2192 0110 C4F25603 		movt	r3, 16470
 2193 0114 FFF7FEFF 		bl	__aeabi_dsub
 2194 0118 0246     		mov	r2, r0
 2195 011a 0B46     		mov	r3, r1
 2196 011c 1046     		mov	r0, r2
 2197 011e 1946     		mov	r1, r3
 2198 0120 0FF22C43 		adr	r3, .L67
 2199 0124 D3E90023 		ldrd	r2, [r3]
 2200 0128 FFF7FEFF 		bl	__aeabi_dmul
 2201 012c 0246     		mov	r2, r0
 2202 012e 0B46     		mov	r3, r1
 2203 0130 1046     		mov	r0, r2
 2204 0132 1946     		mov	r1, r3
 2205 0134 0FF22043 		adr	r3, .L67+8
 2206 0138 D3E90023 		ldrd	r2, [r3]
 2207 013c FFF7FEFF 		bl	__aeabi_dadd
 2208 0140 0246     		mov	r2, r0
 2209 0142 0B46     		mov	r3, r1
 2210 0144 1046     		mov	r0, r2
 2211 0146 1946     		mov	r1, r3
 2212 0148 FFF7FEFF 		bl	__aeabi_d2iz
 2213 014c 0346     		mov	r3, r0
 2214 014e 9BB2     		uxth	r3, r3
 2215 0150 1BB2     		sxth	r3, r3
 2216 0152 4FEA2323 		asr	r3, r3, #8
 2217 0156 9BB2     		uxth	r3, r3
 2218 0158 DAB2     		uxtb	r2, r3
 2219 015a 40F20003 		movw	r3, #:lower16:MonitorBuffer
 2220 015e C0F20003 		movt	r3, #:upper16:MonitorBuffer
 2221 0162 DA70     		strb	r2, [r3, #3]
 608:../Main.c     **** 	MonitorBuffer[4] = (int8_t)(SHRT_MAX + (SHRT_MAX - SHRT_MIN) / (2*SCALE_YAW) * (yaw_dot - SCALE_YA
 2222              		.loc 3 608 0
 2223 0164 40F20003 		movw	r3, #:lower16:yaw_dot
 2224 0168 C0F20003 		movt	r3, #:upper16:yaw_dot
 2225 016c 1B68     		ldr	r3, [r3, #0]	@ float
 2226 016e 1846     		mov	r0, r3	@ float
 2227 0170 FFF7FEFF 		bl	__aeabi_f2d
 2228 0174 0246     		mov	r2, r0
 2229 0176 0B46     		mov	r3, r1
 2230 0178 1046     		mov	r0, r2
 2231 017a 1946     		mov	r1, r3
 2232 017c 4FF00002 		mov	r2, #0
 2233 0180 4FF40043 		mov	r3, #32768
 2234 0184 C4F25603 		movt	r3, 16470
 2235 0188 FFF7FEFF 		bl	__aeabi_dsub
 2236 018c 0246     		mov	r2, r0
 2237 018e 0B46     		mov	r3, r1
 2238 0190 1046     		mov	r0, r2
 2239 0192 1946     		mov	r1, r3
 2240 0194 EEA3     		adr	r3, .L67
 2241 0196 D3E90023 		ldrd	r2, [r3]
 2242 019a FFF7FEFF 		bl	__aeabi_dmul
 2243 019e 0246     		mov	r2, r0
 2244 01a0 0B46     		mov	r3, r1
 2245 01a2 1046     		mov	r0, r2
 2246 01a4 1946     		mov	r1, r3
 2247 01a6 ECA3     		adr	r3, .L67+8
 2248 01a8 D3E90023 		ldrd	r2, [r3]
 2249 01ac FFF7FEFF 		bl	__aeabi_dadd
 2250 01b0 0246     		mov	r2, r0
 2251 01b2 0B46     		mov	r3, r1
 2252 01b4 1046     		mov	r0, r2
 2253 01b6 1946     		mov	r1, r3
 2254 01b8 FFF7FEFF 		bl	__aeabi_d2iz
 2255 01bc 0346     		mov	r3, r0
 2256 01be DAB2     		uxtb	r2, r3
 2257 01c0 40F20003 		movw	r3, #:lower16:MonitorBuffer
 2258 01c4 C0F20003 		movt	r3, #:upper16:MonitorBuffer
 2259 01c8 1A71     		strb	r2, [r3, #4]
 609:../Main.c     **** 	// Pitch desired
 610:../Main.c     **** 	MonitorBuffer[5] = (int8_t)((int16_t)(SHRT_MAX + (SHRT_MAX - SHRT_MIN) / (2*SCALE_PITCH) * (pitchD
 2260              		.loc 3 610 0
 2261 01ca 40F20003 		movw	r3, #:lower16:pitchD
 2262 01ce C0F20003 		movt	r3, #:upper16:pitchD
 2263 01d2 1B68     		ldr	r3, [r3, #0]	@ float
 2264 01d4 1846     		mov	r0, r3	@ float
 2265 01d6 FFF7FEFF 		bl	__aeabi_f2d
 2266 01da 0246     		mov	r2, r0
 2267 01dc 0B46     		mov	r3, r1
 2268 01de 1046     		mov	r0, r2
 2269 01e0 1946     		mov	r1, r3
 2270 01e2 4FF00002 		mov	r2, #0
 2271 01e6 4FF00003 		mov	r3, #0
 2272 01ea C4F23E03 		movt	r3, 16446
 2273 01ee FFF7FEFF 		bl	__aeabi_dsub
 2274 01f2 0246     		mov	r2, r0
 2275 01f4 0B46     		mov	r3, r1
 2276 01f6 1046     		mov	r0, r2
 2277 01f8 1946     		mov	r1, r3
 2278 01fa D9A3     		adr	r3, .L67+16
 2279 01fc D3E90023 		ldrd	r2, [r3]
 2280 0200 FFF7FEFF 		bl	__aeabi_dmul
 2281 0204 0246     		mov	r2, r0
 2282 0206 0B46     		mov	r3, r1
 2283 0208 1046     		mov	r0, r2
 2284 020a 1946     		mov	r1, r3
 2285 020c D2A3     		adr	r3, .L67+8
 2286 020e D3E90023 		ldrd	r2, [r3]
 2287 0212 FFF7FEFF 		bl	__aeabi_dadd
 2288 0216 0246     		mov	r2, r0
 2289 0218 0B46     		mov	r3, r1
 2290 021a 1046     		mov	r0, r2
 2291 021c 1946     		mov	r1, r3
 2292 021e FFF7FEFF 		bl	__aeabi_d2iz
 2293 0222 0346     		mov	r3, r0
 2294 0224 9BB2     		uxth	r3, r3
 2295 0226 1BB2     		sxth	r3, r3
 2296 0228 4FEA2323 		asr	r3, r3, #8
 2297 022c 9BB2     		uxth	r3, r3
 2298 022e DAB2     		uxtb	r2, r3
 2299 0230 40F20003 		movw	r3, #:lower16:MonitorBuffer
 2300 0234 C0F20003 		movt	r3, #:upper16:MonitorBuffer
 2301 0238 5A71     		strb	r2, [r3, #5]
 611:../Main.c     **** 	MonitorBuffer[6] = (int8_t)(SHRT_MAX + (SHRT_MAX - SHRT_MIN) / (2*SCALE_PITCH) * (pitchD - SCALE_P
 2302              		.loc 3 611 0
 2303 023a 40F20003 		movw	r3, #:lower16:pitchD
 2304 023e C0F20003 		movt	r3, #:upper16:pitchD
 2305 0242 1B68     		ldr	r3, [r3, #0]	@ float
 2306 0244 1846     		mov	r0, r3	@ float
 2307 0246 FFF7FEFF 		bl	__aeabi_f2d
 2308 024a 0246     		mov	r2, r0
 2309 024c 0B46     		mov	r3, r1
 2310 024e 1046     		mov	r0, r2
 2311 0250 1946     		mov	r1, r3
 2312 0252 4FF00002 		mov	r2, #0
 2313 0256 4FF00003 		mov	r3, #0
 2314 025a C4F23E03 		movt	r3, 16446
 2315 025e FFF7FEFF 		bl	__aeabi_dsub
 2316 0262 0246     		mov	r2, r0
 2317 0264 0B46     		mov	r3, r1
 2318 0266 1046     		mov	r0, r2
 2319 0268 1946     		mov	r1, r3
 2320 026a BDA3     		adr	r3, .L67+16
 2321 026c D3E90023 		ldrd	r2, [r3]
 2322 0270 FFF7FEFF 		bl	__aeabi_dmul
 2323 0274 0246     		mov	r2, r0
 2324 0276 0B46     		mov	r3, r1
 2325 0278 1046     		mov	r0, r2
 2326 027a 1946     		mov	r1, r3
 2327 027c B6A3     		adr	r3, .L67+8
 2328 027e D3E90023 		ldrd	r2, [r3]
 2329 0282 FFF7FEFF 		bl	__aeabi_dadd
 2330 0286 0246     		mov	r2, r0
 2331 0288 0B46     		mov	r3, r1
 2332 028a 1046     		mov	r0, r2
 2333 028c 1946     		mov	r1, r3
 2334 028e FFF7FEFF 		bl	__aeabi_d2iz
 2335 0292 0346     		mov	r3, r0
 2336 0294 DAB2     		uxtb	r2, r3
 2337 0296 40F20003 		movw	r3, #:lower16:MonitorBuffer
 2338 029a C0F20003 		movt	r3, #:upper16:MonitorBuffer
 2339 029e 9A71     		strb	r2, [r3, #6]
 612:../Main.c     **** 	// Pitch
 613:../Main.c     **** 	MonitorBuffer[7] = (int8_t)((int16_t)(SHRT_MAX + (SHRT_MAX - SHRT_MIN) / (2*SCALE_PITCH) * (YPR[1]
 2340              		.loc 3 613 0
 2341 02a0 40F20003 		movw	r3, #:lower16:YPR
 2342 02a4 C0F20003 		movt	r3, #:upper16:YPR
 2343 02a8 5B68     		ldr	r3, [r3, #4]	@ float
 2344 02aa 1846     		mov	r0, r3	@ float
 2345 02ac FFF7FEFF 		bl	__aeabi_f2d
 2346 02b0 0246     		mov	r2, r0
 2347 02b2 0B46     		mov	r3, r1
 2348 02b4 1046     		mov	r0, r2
 2349 02b6 1946     		mov	r1, r3
 2350 02b8 4FF00002 		mov	r2, #0
 2351 02bc 4FF00003 		mov	r3, #0
 2352 02c0 C4F23E03 		movt	r3, 16446
 2353 02c4 FFF7FEFF 		bl	__aeabi_dsub
 2354 02c8 0246     		mov	r2, r0
 2355 02ca 0B46     		mov	r3, r1
 2356 02cc 1046     		mov	r0, r2
 2357 02ce 1946     		mov	r1, r3
 2358 02d0 A3A3     		adr	r3, .L67+16
 2359 02d2 D3E90023 		ldrd	r2, [r3]
 2360 02d6 FFF7FEFF 		bl	__aeabi_dmul
 2361 02da 0246     		mov	r2, r0
 2362 02dc 0B46     		mov	r3, r1
 2363 02de 1046     		mov	r0, r2
 2364 02e0 1946     		mov	r1, r3
 2365 02e2 9DA3     		adr	r3, .L67+8
 2366 02e4 D3E90023 		ldrd	r2, [r3]
 2367 02e8 FFF7FEFF 		bl	__aeabi_dadd
 2368 02ec 0246     		mov	r2, r0
 2369 02ee 0B46     		mov	r3, r1
 2370 02f0 1046     		mov	r0, r2
 2371 02f2 1946     		mov	r1, r3
 2372 02f4 FFF7FEFF 		bl	__aeabi_d2iz
 2373 02f8 0346     		mov	r3, r0
 2374 02fa 9BB2     		uxth	r3, r3
 2375 02fc 1BB2     		sxth	r3, r3
 2376 02fe 4FEA2323 		asr	r3, r3, #8
 2377 0302 9BB2     		uxth	r3, r3
 2378 0304 DAB2     		uxtb	r2, r3
 2379 0306 40F20003 		movw	r3, #:lower16:MonitorBuffer
 2380 030a C0F20003 		movt	r3, #:upper16:MonitorBuffer
 2381 030e DA71     		strb	r2, [r3, #7]
 614:../Main.c     **** 	MonitorBuffer[8] = (int8_t)(SHRT_MAX + (SHRT_MAX - SHRT_MIN) / (2*SCALE_PITCH) * (YPR[1] - SCALE_P
 2382              		.loc 3 614 0
 2383 0310 40F20003 		movw	r3, #:lower16:YPR
 2384 0314 C0F20003 		movt	r3, #:upper16:YPR
 2385 0318 5B68     		ldr	r3, [r3, #4]	@ float
 2386 031a 1846     		mov	r0, r3	@ float
 2387 031c FFF7FEFF 		bl	__aeabi_f2d
 2388 0320 0246     		mov	r2, r0
 2389 0322 0B46     		mov	r3, r1
 2390 0324 1046     		mov	r0, r2
 2391 0326 1946     		mov	r1, r3
 2392 0328 4FF00002 		mov	r2, #0
 2393 032c 4FF00003 		mov	r3, #0
 2394 0330 C4F23E03 		movt	r3, 16446
 2395 0334 FFF7FEFF 		bl	__aeabi_dsub
 2396 0338 0246     		mov	r2, r0
 2397 033a 0B46     		mov	r3, r1
 2398 033c 1046     		mov	r0, r2
 2399 033e 1946     		mov	r1, r3
 2400 0340 87A3     		adr	r3, .L67+16
 2401 0342 D3E90023 		ldrd	r2, [r3]
 2402 0346 FFF7FEFF 		bl	__aeabi_dmul
 2403 034a 0246     		mov	r2, r0
 2404 034c 0B46     		mov	r3, r1
 2405 034e 1046     		mov	r0, r2
 2406 0350 1946     		mov	r1, r3
 2407 0352 81A3     		adr	r3, .L67+8
 2408 0354 D3E90023 		ldrd	r2, [r3]
 2409 0358 FFF7FEFF 		bl	__aeabi_dadd
 2410 035c 0246     		mov	r2, r0
 2411 035e 0B46     		mov	r3, r1
 2412 0360 1046     		mov	r0, r2
 2413 0362 1946     		mov	r1, r3
 2414 0364 FFF7FEFF 		bl	__aeabi_d2iz
 2415 0368 0346     		mov	r3, r0
 2416 036a DAB2     		uxtb	r2, r3
 2417 036c 40F20003 		movw	r3, #:lower16:MonitorBuffer
 2418 0370 C0F20003 		movt	r3, #:upper16:MonitorBuffer
 2419 0374 1A72     		strb	r2, [r3, #8]
 615:../Main.c     **** 	// Roll desired
 616:../Main.c     **** 	MonitorBuffer[9] = (int8_t)((int16_t)(SHRT_MAX + (SHRT_MAX - SHRT_MIN) / (2*SCALE_ROLL) * (rollD -
 2420              		.loc 3 616 0
 2421 0376 40F20003 		movw	r3, #:lower16:rollD
 2422 037a C0F20003 		movt	r3, #:upper16:rollD
 2423 037e 1B68     		ldr	r3, [r3, #0]	@ float
 2424 0380 1846     		mov	r0, r3	@ float
 2425 0382 FFF7FEFF 		bl	__aeabi_f2d
 2426 0386 0246     		mov	r2, r0
 2427 0388 0B46     		mov	r3, r1
 2428 038a 1046     		mov	r0, r2
 2429 038c 1946     		mov	r1, r3
 2430 038e 4FF00002 		mov	r2, #0
 2431 0392 4FF00003 		mov	r3, #0
 2432 0396 C4F23E03 		movt	r3, 16446
 2433 039a FFF7FEFF 		bl	__aeabi_dsub
 2434 039e 0246     		mov	r2, r0
 2435 03a0 0B46     		mov	r3, r1
 2436 03a2 1046     		mov	r0, r2
 2437 03a4 1946     		mov	r1, r3
 2438 03a6 6EA3     		adr	r3, .L67+16
 2439 03a8 D3E90023 		ldrd	r2, [r3]
 2440 03ac FFF7FEFF 		bl	__aeabi_dmul
 2441 03b0 0246     		mov	r2, r0
 2442 03b2 0B46     		mov	r3, r1
 2443 03b4 1046     		mov	r0, r2
 2444 03b6 1946     		mov	r1, r3
 2445 03b8 67A3     		adr	r3, .L67+8
 2446 03ba D3E90023 		ldrd	r2, [r3]
 2447 03be FFF7FEFF 		bl	__aeabi_dadd
 2448 03c2 0246     		mov	r2, r0
 2449 03c4 0B46     		mov	r3, r1
 2450 03c6 1046     		mov	r0, r2
 2451 03c8 1946     		mov	r1, r3
 2452 03ca FFF7FEFF 		bl	__aeabi_d2iz
 2453 03ce 0346     		mov	r3, r0
 2454 03d0 9BB2     		uxth	r3, r3
 2455 03d2 1BB2     		sxth	r3, r3
 2456 03d4 4FEA2323 		asr	r3, r3, #8
 2457 03d8 9BB2     		uxth	r3, r3
 2458 03da DAB2     		uxtb	r2, r3
 2459 03dc 40F20003 		movw	r3, #:lower16:MonitorBuffer
 2460 03e0 C0F20003 		movt	r3, #:upper16:MonitorBuffer
 2461 03e4 5A72     		strb	r2, [r3, #9]
 617:../Main.c     **** 	MonitorBuffer[10] = (int8_t)(SHRT_MAX + (SHRT_MAX - SHRT_MIN) / (2*SCALE_ROLL) * (rollD - SCALE_RO
 2462              		.loc 3 617 0
 2463 03e6 40F20003 		movw	r3, #:lower16:rollD
 2464 03ea C0F20003 		movt	r3, #:upper16:rollD
 2465 03ee 1B68     		ldr	r3, [r3, #0]	@ float
 2466 03f0 1846     		mov	r0, r3	@ float
 2467 03f2 FFF7FEFF 		bl	__aeabi_f2d
 2468 03f6 0246     		mov	r2, r0
 2469 03f8 0B46     		mov	r3, r1
 2470 03fa 1046     		mov	r0, r2
 2471 03fc 1946     		mov	r1, r3
 2472 03fe 4FF00002 		mov	r2, #0
 2473 0402 4FF00003 		mov	r3, #0
 2474 0406 C4F23E03 		movt	r3, 16446
 2475 040a FFF7FEFF 		bl	__aeabi_dsub
 2476 040e 0246     		mov	r2, r0
 2477 0410 0B46     		mov	r3, r1
 2478 0412 1046     		mov	r0, r2
 2479 0414 1946     		mov	r1, r3
 2480 0416 52A3     		adr	r3, .L67+16
 2481 0418 D3E90023 		ldrd	r2, [r3]
 2482 041c FFF7FEFF 		bl	__aeabi_dmul
 2483 0420 0246     		mov	r2, r0
 2484 0422 0B46     		mov	r3, r1
 2485 0424 1046     		mov	r0, r2
 2486 0426 1946     		mov	r1, r3
 2487 0428 4BA3     		adr	r3, .L67+8
 2488 042a D3E90023 		ldrd	r2, [r3]
 2489 042e FFF7FEFF 		bl	__aeabi_dadd
 2490 0432 0246     		mov	r2, r0
 2491 0434 0B46     		mov	r3, r1
 2492 0436 1046     		mov	r0, r2
 2493 0438 1946     		mov	r1, r3
 2494 043a FFF7FEFF 		bl	__aeabi_d2iz
 2495 043e 0346     		mov	r3, r0
 2496 0440 DAB2     		uxtb	r2, r3
 2497 0442 40F20003 		movw	r3, #:lower16:MonitorBuffer
 2498 0446 C0F20003 		movt	r3, #:upper16:MonitorBuffer
 2499 044a 9A72     		strb	r2, [r3, #10]
 618:../Main.c     **** 	// Roll
 619:../Main.c     **** 	MonitorBuffer[11] = (int8_t)((int16_t)(SHRT_MAX + (SHRT_MAX - SHRT_MIN) / (2*SCALE_ROLL) * (YPR[2]
 2500              		.loc 3 619 0
 2501 044c 40F20003 		movw	r3, #:lower16:YPR
 2502 0450 C0F20003 		movt	r3, #:upper16:YPR
 2503 0454 9B68     		ldr	r3, [r3, #8]	@ float
 2504 0456 1846     		mov	r0, r3	@ float
 2505 0458 FFF7FEFF 		bl	__aeabi_f2d
 2506 045c 0246     		mov	r2, r0
 2507 045e 0B46     		mov	r3, r1
 2508 0460 1046     		mov	r0, r2
 2509 0462 1946     		mov	r1, r3
 2510 0464 4FF00002 		mov	r2, #0
 2511 0468 4FF00003 		mov	r3, #0
 2512 046c C4F23E03 		movt	r3, 16446
 2513 0470 FFF7FEFF 		bl	__aeabi_dsub
 2514 0474 0246     		mov	r2, r0
 2515 0476 0B46     		mov	r3, r1
 2516 0478 1046     		mov	r0, r2
 2517 047a 1946     		mov	r1, r3
 2518 047c 38A3     		adr	r3, .L67+16
 2519 047e D3E90023 		ldrd	r2, [r3]
 2520 0482 FFF7FEFF 		bl	__aeabi_dmul
 2521 0486 0246     		mov	r2, r0
 2522 0488 0B46     		mov	r3, r1
 2523 048a 1046     		mov	r0, r2
 2524 048c 1946     		mov	r1, r3
 2525 048e 32A3     		adr	r3, .L67+8
 2526 0490 D3E90023 		ldrd	r2, [r3]
 2527 0494 FFF7FEFF 		bl	__aeabi_dadd
 2528 0498 0246     		mov	r2, r0
 2529 049a 0B46     		mov	r3, r1
 2530 049c 1046     		mov	r0, r2
 2531 049e 1946     		mov	r1, r3
 2532 04a0 FFF7FEFF 		bl	__aeabi_d2iz
 2533 04a4 0346     		mov	r3, r0
 2534 04a6 9BB2     		uxth	r3, r3
 2535 04a8 1BB2     		sxth	r3, r3
 2536 04aa 4FEA2323 		asr	r3, r3, #8
 2537 04ae 9BB2     		uxth	r3, r3
 2538 04b0 DAB2     		uxtb	r2, r3
 2539 04b2 40F20003 		movw	r3, #:lower16:MonitorBuffer
 2540 04b6 C0F20003 		movt	r3, #:upper16:MonitorBuffer
 2541 04ba DA72     		strb	r2, [r3, #11]
 620:../Main.c     **** 	MonitorBuffer[12] = (int8_t)(SHRT_MAX + (SHRT_MAX - SHRT_MIN) / (2*SCALE_ROLL) * (YPR[2] - SCALE_Y
 2542              		.loc 3 620 0
 2543 04bc 40F20003 		movw	r3, #:lower16:YPR
 2544 04c0 C0F20003 		movt	r3, #:upper16:YPR
 2545 04c4 9B68     		ldr	r3, [r3, #8]	@ float
 2546 04c6 1846     		mov	r0, r3	@ float
 2547 04c8 FFF7FEFF 		bl	__aeabi_f2d
 2548 04cc 0246     		mov	r2, r0
 2549 04ce 0B46     		mov	r3, r1
 2550 04d0 1046     		mov	r0, r2
 2551 04d2 1946     		mov	r1, r3
 2552 04d4 4FF00002 		mov	r2, #0
 2553 04d8 4FF40043 		mov	r3, #32768
 2554 04dc C4F25603 		movt	r3, 16470
 2555 04e0 FFF7FEFF 		bl	__aeabi_dsub
 2556 04e4 0246     		mov	r2, r0
 2557 04e6 0B46     		mov	r3, r1
 2558 04e8 1046     		mov	r0, r2
 2559 04ea 1946     		mov	r1, r3
 2560 04ec 1CA3     		adr	r3, .L67+16
 2561 04ee D3E90023 		ldrd	r2, [r3]
 2562 04f2 FFF7FEFF 		bl	__aeabi_dmul
 2563 04f6 0246     		mov	r2, r0
 2564 04f8 0B46     		mov	r3, r1
 2565 04fa 1046     		mov	r0, r2
 2566 04fc 1946     		mov	r1, r3
 2567 04fe 16A3     		adr	r3, .L67+8
 2568 0500 D3E90023 		ldrd	r2, [r3]
 2569 0504 FFF7FEFF 		bl	__aeabi_dadd
 2570 0508 0246     		mov	r2, r0
 2571 050a 0B46     		mov	r3, r1
 2572 050c 1046     		mov	r0, r2
 2573 050e 1946     		mov	r1, r3
 2574 0510 FFF7FEFF 		bl	__aeabi_d2iz
 2575 0514 0346     		mov	r3, r0
 2576 0516 DAB2     		uxtb	r2, r3
 2577 0518 40F20003 		movw	r3, #:lower16:MonitorBuffer
 2578 051c C0F20003 		movt	r3, #:upper16:MonitorBuffer
 2579 0520 1A73     		strb	r2, [r3, #12]
 621:../Main.c     **** 
 622:../Main.c     **** 	// Stop byte
 623:../Main.c     **** 	MonitorBuffer[13] = 0x03;
 2580              		.loc 3 623 0
 2581 0522 40F20003 		movw	r3, #:lower16:MonitorBuffer
 2582 0526 C0F20003 		movt	r3, #:upper16:MonitorBuffer
 2583 052a 4FF00302 		mov	r2, #3
 2584 052e 5A73     		strb	r2, [r3, #13]
 624:../Main.c     **** 
 625:../Main.c     **** 	UART001_WriteDataBytes(&BT_UART_Handle, (uint8_t*)MonitorBuffer, 14);
 2585              		.loc 3 625 0
 2586 0530 40F20000 		movw	r0, #:lower16:UART001_Handle1
 2587 0534 C0F20000 		movt	r0, #:upper16:UART001_Handle1
 2588 0538 40F20001 		movw	r1, #:lower16:MonitorBuffer
 2589 053c C0F20001 		movt	r1, #:upper16:MonitorBuffer
 2590 0540 4FF00E02 		mov	r2, #14
 2591 0544 FFF7FEFF 		bl	UART001_WriteDataBytes
 626:../Main.c     **** }
 2592              		.loc 3 626 0
 2593 0548 80BD     		pop	{r7, pc}
 2594              	.L68:
 2595 054a 00BFAFF3 		.align	3
 2595      0080
 2596              	.L67:
 2597 0550 55555555 		.word	1431655765
 2598 0554 55C17640 		.word	1081524565
 2599 0558 00000000 		.word	0
 2600 055c C0FFDF40 		.word	1088421824
 2601 0560 00000000 		.word	0
 2602 0564 00119140 		.word	1083248896
 2603              		.cfi_endproc
 2604              	.LFE172:
 2606              		.text
 2607              	.Letext0:
 2608              		.file 5 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Infineon/XMC4500_series/Include/XMC4500.h"
 2609              		.file 6 "c:\\dave-3.1.10\\arm-gcc\\bin\\../lib/gcc/arm-none-eabi/4.7.4/../../../../arm-none-eabi/i
 2610              		.file 7 "C:\\DAVE3_workspace\\wsHERBY\\LARIX_Software_150907\\Dave\\Generated\\inc\\DAVESupport/..
 2611              		.file 8 "C:\\DAVE3_workspace\\wsHERBY\\LARIX_Software_150907\\Dave\\Generated\\inc\\DAVESupport/..
 2612              		.file 9 "C:\\DAVE3_workspace\\wsHERBY\\LARIX_Software_150907\\Dave\\Generated\\inc\\DAVESupport/..
 2613              		.file 10 "C:\\DAVE3_workspace\\wsHERBY\\LARIX_Software_150907\\Dave\\Generated\\inc\\DAVESupport/.
 2614              		.file 11 "C:\\DAVE3_workspace\\wsHERBY\\LARIX_Software_150907\\Dave\\Generated\\inc\\DAVESupport/.
 2615              		.file 12 "C:\\DAVE3_workspace\\wsHERBY\\LARIX_Software_150907\\Dave\\Generated\\inc\\DAVESupport/.
 2616              		.file 13 "C:\\DAVE3_workspace\\wsHERBY\\LARIX_Software_150907\\Dave\\Generated\\inc\\DAVESupport/.
 2617              		.file 14 "C:\\DAVE3_workspace\\wsHERBY\\LARIX_Software_150907\\Dave\\Generated\\inc\\DAVESupport/.
 2618              		.file 15 "C:\\DAVE3_workspace\\wsHERBY\\LARIX_Software_150907\\Dave\\Generated\\inc\\DAVESupport/.
 2619              		.file 16 "C:\\DAVE3_workspace\\wsHERBY\\LARIX_Software_150907\\Dave\\Generated\\inc\\DAVESupport/.
 2620              		.file 17 "../_Quadrocopter/Sensors/DPS310/DPS310.h"
 2621              		.file 18 "C:\\DAVE3_workspace\\wsHERBY\\LARIX_Software_150907\\Dave\\Generated\\inc\\DAVESupport/.
 2622              		.file 19 "C:\\DAVE3_workspace\\wsHERBY\\LARIX_Software_150907\\Dave\\Generated\\inc\\DAVESupport/.
 2623              		.file 20 "C:\\DAVE3_workspace\\wsHERBY\\LARIX_Software_150907\\Dave\\Generated\\inc\\DAVESupport/.
 2624              		.file 21 "C:\\DAVE3_workspace\\wsHERBY\\LARIX_Software_150907\\Dave\\Generated\\inc\\DAVESupport/.
DEFINED SYMBOLS
                            *ABS*:00000000 Main.c
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:20     .text.NVIC_DisableIRQ:00000000 $t
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:24     .text.NVIC_DisableIRQ:00000000 NVIC_DisableIRQ
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:64     .text.NVIC002_DisableIRQ:00000000 $t
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:68     .text.NVIC002_DisableIRQ:00000000 NVIC002_DisableIRQ
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:106    .bss:00000000 yoffset
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:103    .bss:00000000 $d
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:112    .bss:00000004 actuator_speed_percent
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:118    .bss:00000014 PWM_width
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:123    .bss:00000024 newvalue
                            *COM*:00000008 x_pitch
                            *COM*:00000008 x_roll
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:131    .bss:00000028 u_yaw_dot
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:137    .bss:0000002c u_pitch
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:143    .bss:00000030 u_roll
                            *COM*:00000008 x_yaw
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:151    .rodata:00000000 T
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:148    .rodata:00000000 $d
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:157    .rodata:00000004 P_roll
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:163    .rodata:00000008 I_roll
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:169    .rodata:0000000c D_roll
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:175    .rodata:00000010 N_roll
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:181    .rodata:00000014 P_pitch
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:187    .rodata:00000018 I_pitch
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:193    .rodata:0000001c D_pitch
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:199    .rodata:00000020 N_pitch
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:205    .rodata:00000024 P_yaw
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:211    .rodata:00000028 I_yaw
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:217    .rodata:0000002c D_yaw
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:223    .rodata:00000030 N_yaw
                            *COM*:00000008 a_roll
                            *COM*:00000008 a_pitch
                            *COM*:0000000c b_roll
                            *COM*:0000000c b_pitch
                            *COM*:00000008 a_yaw
                            *COM*:0000000c b_yaw
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:236    .bss:00000034 powerD
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:242    .bss:00000038 yawD_dot
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:248    .bss:0000003c pitchD
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:254    .bss:00000040 rollD
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:260    .bss:00000044 yaw
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:266    .bss:00000048 yaw_old
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:272    .bss:0000004c yaw_dot
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:278    .bss:00000050 timePrev
                            *COM*:0000000c YPR
                            *COM*:0000000c mag
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:286    .bss:00000054 USB_Rx_Buffer
                            *COM*:00000064 USB_Tx_Buffer
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:293    .bss:000000b8 Bytes
                            *COM*:00000002 nByte
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:299    .bss:000000ba sendMag
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:305    .bss:000000bc counter_main
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:311    .bss:000000c0 MonitorBuffer
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:318    .text.CCU42_0_IRQHandler:00000000 $t
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:323    .text.CCU42_0_IRQHandler:00000000 CCU42_0_IRQHandler
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:596    .text.CCU42_0_IRQHandler:000002f0 $d
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:608    .text.Initialize:00000000 $t
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:613    .text.Initialize:00000000 Initialize
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:911    .rodata:00000034 .LC0
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:915    .rodata:0000006c .LC1
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:918    .rodata:00000090 .LC2
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:921    .rodata:000000a0 .LC3
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:924    .rodata:000000c4 .LC4
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:927    .rodata:000000d8 .LC5
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:930    .rodata:00000100 .LC6
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:933    .text.main:00000000 $t
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:938    .text.main:00000000 main
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:1659   .text.main:0000069c $d
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:1671   .text.main:000006c0 $d
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:1677   .text.main:000006d0 $t
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:1996   .rodata:0000012c .LC7
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:1999   .text.CCU42_3_IRQHandler:00000000 $t
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:2004   .text.CCU42_3_IRQHandler:00000000 CCU42_3_IRQHandler
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:2076   .text.CCU42_2_IRQHandler:00000000 $t
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:2081   .text.CCU42_2_IRQHandler:00000000 CCU42_2_IRQHandler
C:\Users\Herbert\AppData\Local\Temp\cchWTJoJ.s:2597   .text.CCU42_2_IRQHandler:00000550 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.XMC4500.h.45.215f4b8c79f46c7645c15373868d08c0
                           .group:00000000 wm4.core_cm4.h.47.41af406cb4cda82c972f112a9cd0a024
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.39.3d3d1b4a79aef37532666dc6ee87c6ac
                           .group:00000000 wm4.core_cm4_simd.h.43.b5d1d38735af6366227b4256d330cf13
                           .group:00000000 wm4.core_cm4.h.178.e5ef5ce66d198d7f00f9d0076e267c41
                           .group:00000000 wm4.system_XMC4500.h.29.827f68baa362c84f2abae4ab67dde7c9
                           .group:00000000 wm4.XMC4500.h.198.8e022f279ff353ed081df898dc7b9cf3
                           .group:00000000 wm4.stddef.h.40.50cf36416e06376af8a9dca28536f2e4
                           .group:00000000 wm4.types.h.60.e75c47576398c648cdcf9000ace5e3d8
                           .group:00000000 wm4.MULTIPLEXER.h.46.4a863fbae1c79f0db26da3ce2dc30d02
                           .group:00000000 wm4.CCU8PWMLIB.h.74.725ec81203769525cc7a424597055f47
                           .group:00000000 wm4.MOTORLIB.h.62.951091d95913dd2ff36d761323a1771d
                           .group:00000000 wm4.DBG001.h.116.d6d9e7459a0faa3905c97c1d2edb339d
                           .group:00000000 wm4.uc_id.h.35.91819d6149ee56f9404d69053d48d018
                           .group:00000000 wm4.CLK001_Const.h.50.e5e9c2ddc89f4cc9e7b93e9648fa94e4
                           .group:00000000 wm4.CLK001_Conf.h.81.851ac7a1268528f4d6739384c2f248a5
                           .group:00000000 wm4.NVIC002_Conf.h.63.9993755b03eb421826d0e4532aa15204
                           .group:00000000 wm4.ERU001_Conf.h.69.61c28b1ac8f55fb79ee064524d8b6415
                           .group:00000000 wm4.ERU002_Conf.h.49.449ecc05b9e62e9b43f2dc6ead06a5ce
                           .group:00000000 wm4.IO002_Conf.h.51.87e2c8c60b647393fe9ced2cae198f63
                           .group:00000000 wm4.Usic.h.54.8af9f733ba5771eeb374435d205ea54b
                           .group:00000000 wm4.UART001_Conf.h.53.31fc52a43d60ddd963b759dbc8ccb910
                           .group:00000000 wm4.UART001.h.109.3e835815a7a59791d8bd39655f4d4cc9
                           .group:00000000 wm4.CCU4Global_Conf.h.63.3185b28f5d60dcacb47ae61d590330d9
                           .group:00000000 wm4.PWMSP001.h.57.29b732b86baf3e81f49153f5f495912e
                           .group:00000000 wm4.usbd_config.h.64.bd01b2d6be88400f5b6095cc78dd2cee
                           .group:00000000 wm4.stdlib.h.13.603ed7eb09a1561ab06840b7c0fcff58
                           .group:00000000 wm4.stddef.h.161.e50ff8a9d5d1abbc15641da28ac571bf
                           .group:00000000 wm4._default_types.h.6.5e12cd604db8ce00b62bb2f02708eaf3
                           .group:00000000 wm4.lock.h.2.9bc98482741e5e2a9450b12934a684ea
                           .group:00000000 wm4.stddef.h.161.c6104a0666cf681b6269ddc9b4f516d4
                           .group:00000000 wm4.reent.h.16.9e42f0e588b85e70b2bf6572af57ce64
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.53.c69c7609933ff56d59c757cec2d13230
                           .group:00000000 wm4.string.h.8.ef946ad0bc9ad5c970c365dcd1fc4b0a
                           .group:00000000 wm4.string.h.86.d5c872ff52e2712c985b588a0ef39f3c
                           .group:00000000 wm4.stdbool.h.29.1c9ee6859ce8145f7838a4f2549ccec2
                           .group:00000000 wm4.xmc4_usb.h.86.0df8e4bc81775a7befde6c395bcdee4c
                           .group:00000000 wm4.dwc_otg_regs.h.96.602358b1a0ef2f2c6d02620a154f0cfc
                           .group:00000000 wm4.xmc4_usb.h.97.59ae14584bb42292696e2197b500e282
                           .group:00000000 wm4.CDCClass.h.89.7fca95873b1cbf8116f62fa27fd7c792
                           .group:00000000 wm4.Common.h.87.ed9fec00c6f9ec3cf5c2ac4c6cfcb530
                           .group:00000000 wm4.Attributes.h.96.1b4ef8adf80de3cb4f8c62843bfaf7bf
                           .group:00000000 wm4.StdDescriptors.h.107.d2322ff0c138acada78976933b16bf7b
                           .group:00000000 wm4.Endpoint.h.111.e7536b4385918c15b4c37aa69fbe94e3
                           .group:00000000 wm4.USBController.h.105.7da122fb9e42a1d4ae2ea1662b47f042
                           .group:00000000 wm4.StdRequestType.h.87.0e2654a6e33ff7aef3db3461e4efa272
                           .group:00000000 wm4.CDCClassCommon.h.122.d15a1de5444b7c9e23eadf1dd367720e
                           .group:00000000 wm4.stdio.h.27.f2ac352bab34f31f9f478442827b2ba6
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.types.h.23.0d949686bbcadd1621462d4fa1f884f9
                           .group:00000000 wm4.types.h.2.e9cec8c90ab35f77d9f499e06ae02400
                           .group:00000000 wm4.types.h.80.1f2c84c0d57dd52dd9936095d9ac218e
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.63.dfdea6580b080784d08faace69b6ed76
                           .group:00000000 wm4.Descriptors.h.92.e858ef8e2efa6b5ed9d1d80dd9b38006
                           .group:00000000 wm4.SYSTM001.h.64.6ecb31c49bc3e7691644fdcdfc11b5cd
                           .group:00000000 wm4.I2C001.h.97.5277d52889d6c741e048ea45ee1277b5
                           .group:00000000 wm4.I2C001_Conf.h.58.2b816ac2c964c55a6c88f9c406d78c9f
                           .group:00000000 wm4.CCU8GLOBAL_Conf.h.82.76c6b1bf357180d1e8ea1f462a66deb8
                           .group:00000000 wm4.PWMMP001.h.74.edfb025e8ccafbe02203b521c6030af5
                           .group:00000000 wm4.PWMSP003_Conf.h.49.d7c9ed31921edf4893f02e6f1d6268b4
                           .group:00000000 wm4.PWMSP003.h.103.903071678b9af5683776405c5b299fbb
                           .group:00000000 wm4.limits.h.2.43fda939be266b929466b0fef1d948d4
                           .group:00000000 wm4.limits.h.61.9aaff5f42682428210a5b13055277813
                           .group:00000000 wm4.GPIO.h.35.fd2b996ad226d0284af5aeaa80d83d32
                           .group:00000000 wm4.math.h.35.cc9264b0ced3bd063c5784e64e89cf51
                           .group:00000000 wm4.arm_math.h.258.4f811f2034dd4ca295ea6f28c00c3d1e
                           .group:00000000 wm4.arm_math.h.277.3c36979cd3767d76e13a76d35d605b04
                           .group:00000000 wm4.I2Cdev.h.14.f8691519f66653930a002c194805c1eb
                           .group:00000000 wm4.QuaternionFilters.h.9.8d6677ee602ddf2a66354108c84046ca
                           .group:00000000 wm4.MPU9150.h.24.16f5a6eff446695172c3f21781dbc08f
                           .group:00000000 wm4.RCReceive.h.9.925e32c867317ec0f2ed1c6d718b7f26
                           .group:00000000 wm4.Attitudecontroller.h.9.6cb7be45cccf8a37836b97a0e07fb8db
                           .group:00000000 wm4.DaisyChain.h.9.48c5ef3852a2d8b935cfafdf7c4b59d6

UNDEFINED SYMBOLS
__aeabi_f2d
__aeabi_dmul
__aeabi_dadd
__aeabi_d2f
GetAngles
GetRCData
millis
AngleRateController
AngleController
NVIC002_Handle10
PWMSP001_Handle7
PWMSP001_Stop
MPU9150_Setup
delay
WatchRC_Init
PWMSP001_Handle5
PWMSP001_Start
DAVE_Init
setupDPS310
USBD_VCOM_Init
updateValues
CalculateActuatorSpeed_Percent
PWMSP001_Handle0
PWMSP001_SetDutyCycle
PWMSP001_Handle1
PWMSP001_Handle2
PWMSP001_Handle3
USBD_VCOM_BytesReceived
USBD_VCOM_ReceiveByte
sprintf
PWMSP001_Handle6
GetSensorCount
GetRCCount
DPS310_INT_counter
USBD_VCOM_SendString
USBD_VCOM_CDCInterface
CDC_Device_USBTask
GetMagData
__aeabi_dsub
__aeabi_d2iz
UART001_Handle1
UART001_WriteDataBytes
