Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 17:54:34 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/splin_pf/UniformILPNew/splin_pf_UniformILPNew_21_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 Delay1No16_instance/Y_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SumTree0_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.972ns (29.490%)  route 2.324ns (70.510%))
  Logic Levels:           9  (CARRY8=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.254ns = ( 6.254 - 4.000 ) 
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.579ns, distribution 1.211ns)
  Clock Net Delay (Destination): 1.594ns (routing 0.528ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=4480, routed)        1.790     2.741    Delay1No16_instance/clk_IBUF_BUFG
    SLICE_X127Y421       FDCE                                         r  Delay1No16_instance/Y_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y421       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.820 r  Delay1No16_instance/Y_reg[25]/Q
                         net (fo=6, routed)           0.470     3.290    Delay1No15_instance/Y_reg[33]_0[25]
    SLICE_X125Y411       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     3.389 r  Delay1No15_instance/geqOp_carry__0_i_12__0/O
                         net (fo=1, routed)           0.007     3.396    SumTree0_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[4]
    SLICE_X125Y411       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.549 r  SumTree0_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.575    SumTree0_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X125Y412       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.627 r  SumTree0_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.465     4.092    Delay1No16_instance/CO[0]
    SLICE_X129Y413       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.099     4.191 r  Delay1No16_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.147     4.338    Delay1No15_instance/Y_reg[23]_0[0]
    SLICE_X129Y412       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     4.463 r  Delay1No15_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.158     4.621    Delay1No15_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X127Y412       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     4.718 f  Delay1No15_instance/shiftedFracY_d1[49]_i_7__0/O
                         net (fo=32, routed)          0.474     5.192    Delay1No15_instance/shiftedFracY_d1_reg[45]
    SLICE_X124Y406       LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     5.283 r  Delay1No15_instance/shiftedFracY_d1[41]_i_2__0/O
                         net (fo=2, routed)           0.149     5.432    Delay1No15_instance/shiftedFracY_d1[41]_i_2__0_n_0
    SLICE_X124Y406       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     5.557 r  Delay1No15_instance/shiftedFracY_d1[37]_i_1__0/O
                         net (fo=2, routed)           0.369     5.926    Delay1No15_instance/level4__0[5]
    SLICE_X128Y404       LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     5.978 r  Delay1No15_instance/shiftedFracY_d1[21]_i_1__0/O
                         net (fo=1, routed)           0.059     6.037    SumTree0_1_impl_instance/FPAddSubOp_instance/D[10]
    SLICE_X128Y404       FDRE                                         r  SumTree0_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=4480, routed)        1.594     6.254    SumTree0_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X128Y404       FDRE                                         r  SumTree0_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
                         clock pessimism              0.346     6.600    
                         clock uncertainty           -0.035     6.564    
    SLICE_X128Y404       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     6.589    SumTree0_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]
  -------------------------------------------------------------------
                         required time                          6.589    
                         arrival time                          -6.037    
  -------------------------------------------------------------------
                         slack                                  0.553    




