v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_mult_cell:the_WiPhase_top_level_cpu_v2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_cp01:auto_generated|mac_out2,
