ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_TIM_PWM_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_TIM_PWM_MspInit:
  28              	.LVL0:
  29              	.LFB243:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 2


  30:Core/Src/tim.c **** TIM_HandleTypeDef htim12;
  31:Core/Src/tim.c **** 
  32:Core/Src/tim.c **** /* TIM2 init function */
  33:Core/Src/tim.c **** void MX_TIM2_Init(void)
  34:Core/Src/tim.c **** {
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  46:Core/Src/tim.c ****   htim2.Instance = TIM2;
  47:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
  48:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  49:Core/Src/tim.c ****   htim2.Init.Period = 4294967295;
  50:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  51:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  52:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
  53:Core/Src/tim.c ****   {
  54:Core/Src/tim.c ****     Error_Handler();
  55:Core/Src/tim.c ****   }
  56:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  57:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  58:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  59:Core/Src/tim.c ****   {
  60:Core/Src/tim.c ****     Error_Handler();
  61:Core/Src/tim.c ****   }
  62:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  63:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  64:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  65:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  66:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  67:Core/Src/tim.c ****   {
  68:Core/Src/tim.c ****     Error_Handler();
  69:Core/Src/tim.c ****   }
  70:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  71:Core/Src/tim.c ****   {
  72:Core/Src/tim.c ****     Error_Handler();
  73:Core/Src/tim.c ****   }
  74:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  75:Core/Src/tim.c ****   {
  76:Core/Src/tim.c ****     Error_Handler();
  77:Core/Src/tim.c ****   }
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  79:Core/Src/tim.c ****   {
  80:Core/Src/tim.c ****     Error_Handler();
  81:Core/Src/tim.c ****   }
  82:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  83:Core/Src/tim.c **** 
  84:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  85:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
  86:Core/Src/tim.c **** 
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 3


  87:Core/Src/tim.c **** }
  88:Core/Src/tim.c **** /* TIM3 init function */
  89:Core/Src/tim.c **** void MX_TIM3_Init(void)
  90:Core/Src/tim.c **** {
  91:Core/Src/tim.c **** 
  92:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  93:Core/Src/tim.c **** 
  94:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  95:Core/Src/tim.c **** 
  96:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  97:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  98:Core/Src/tim.c **** 
  99:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 100:Core/Src/tim.c **** 
 101:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 102:Core/Src/tim.c ****   htim3.Instance = TIM3;
 103:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 104:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 105:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 106:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 107:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 108:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 109:Core/Src/tim.c ****   {
 110:Core/Src/tim.c ****     Error_Handler();
 111:Core/Src/tim.c ****   }
 112:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 113:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 114:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 115:Core/Src/tim.c ****   {
 116:Core/Src/tim.c ****     Error_Handler();
 117:Core/Src/tim.c ****   }
 118:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 119:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 120:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 121:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 122:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 123:Core/Src/tim.c ****   {
 124:Core/Src/tim.c ****     Error_Handler();
 125:Core/Src/tim.c ****   }
 126:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 127:Core/Src/tim.c ****   {
 128:Core/Src/tim.c ****     Error_Handler();
 129:Core/Src/tim.c ****   }
 130:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 131:Core/Src/tim.c ****   {
 132:Core/Src/tim.c ****     Error_Handler();
 133:Core/Src/tim.c ****   }
 134:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 135:Core/Src/tim.c **** 
 136:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 137:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
 138:Core/Src/tim.c **** 
 139:Core/Src/tim.c **** }
 140:Core/Src/tim.c **** /* TIM4 init function */
 141:Core/Src/tim.c **** void MX_TIM4_Init(void)
 142:Core/Src/tim.c **** {
 143:Core/Src/tim.c **** 
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 4


 144:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 147:Core/Src/tim.c **** 
 148:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 149:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 150:Core/Src/tim.c **** 
 151:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 154:Core/Src/tim.c ****   htim4.Instance = TIM4;
 155:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 156:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 157:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 158:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 159:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 160:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 161:Core/Src/tim.c ****   {
 162:Core/Src/tim.c ****     Error_Handler();
 163:Core/Src/tim.c ****   }
 164:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 165:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 166:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 167:Core/Src/tim.c ****   {
 168:Core/Src/tim.c ****     Error_Handler();
 169:Core/Src/tim.c ****   }
 170:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 171:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 172:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 173:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 174:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 175:Core/Src/tim.c ****   {
 176:Core/Src/tim.c ****     Error_Handler();
 177:Core/Src/tim.c ****   }
 178:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 179:Core/Src/tim.c ****   {
 180:Core/Src/tim.c ****     Error_Handler();
 181:Core/Src/tim.c ****   }
 182:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 183:Core/Src/tim.c ****   {
 184:Core/Src/tim.c ****     Error_Handler();
 185:Core/Src/tim.c ****   }
 186:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 187:Core/Src/tim.c **** 
 188:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 189:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim4);
 190:Core/Src/tim.c **** 
 191:Core/Src/tim.c **** }
 192:Core/Src/tim.c **** /* TIM12 init function */
 193:Core/Src/tim.c **** void MX_TIM12_Init(void)
 194:Core/Src/tim.c **** {
 195:Core/Src/tim.c **** 
 196:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_Init 0 */
 197:Core/Src/tim.c **** 
 198:Core/Src/tim.c ****   /* USER CODE END TIM12_Init 0 */
 199:Core/Src/tim.c **** 
 200:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 5


 201:Core/Src/tim.c **** 
 202:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_Init 1 */
 203:Core/Src/tim.c **** 
 204:Core/Src/tim.c ****   /* USER CODE END TIM12_Init 1 */
 205:Core/Src/tim.c ****   htim12.Instance = TIM12;
 206:Core/Src/tim.c ****   htim12.Init.Prescaler = 1;
 207:Core/Src/tim.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 208:Core/Src/tim.c ****   htim12.Init.Period = 899;
 209:Core/Src/tim.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 210:Core/Src/tim.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 211:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 212:Core/Src/tim.c ****   {
 213:Core/Src/tim.c ****     Error_Handler();
 214:Core/Src/tim.c ****   }
 215:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 216:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 217:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 218:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 219:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 220:Core/Src/tim.c ****   {
 221:Core/Src/tim.c ****     Error_Handler();
 222:Core/Src/tim.c ****   }
 223:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 224:Core/Src/tim.c ****   {
 225:Core/Src/tim.c ****     Error_Handler();
 226:Core/Src/tim.c ****   }
 227:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_Init 2 */
 228:Core/Src/tim.c **** 
 229:Core/Src/tim.c ****   /* USER CODE END TIM12_Init 2 */
 230:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim12);
 231:Core/Src/tim.c **** 
 232:Core/Src/tim.c **** }
 233:Core/Src/tim.c **** 
 234:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 235:Core/Src/tim.c **** {
  30              		.loc 1 235 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 16
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              		.loc 1 235 1 is_stmt 0 view .LVU1
  36 0000 84B0     		sub	sp, sp, #16
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 16
 236:Core/Src/tim.c **** 
 237:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM2)
  39              		.loc 1 237 3 is_stmt 1 view .LVU2
  40              		.loc 1 237 19 is_stmt 0 view .LVU3
  41 0002 0368     		ldr	r3, [r0]
  42              		.loc 1 237 5 view .LVU4
  43 0004 B3F1804F 		cmp	r3, #1073741824
  44 0008 15D0     		beq	.L7
 238:Core/Src/tim.c ****   {
 239:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 240:Core/Src/tim.c **** 
 241:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 242:Core/Src/tim.c ****     /* TIM2 clock enable */
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 6


 243:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 244:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 245:Core/Src/tim.c **** 
 246:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 247:Core/Src/tim.c ****   }
 248:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM3)
  45              		.loc 1 248 8 is_stmt 1 view .LVU5
  46              		.loc 1 248 10 is_stmt 0 view .LVU6
  47 000a 1F4A     		ldr	r2, .L10
  48 000c 9342     		cmp	r3, r2
  49 000e 20D0     		beq	.L8
 249:Core/Src/tim.c ****   {
 250:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 251:Core/Src/tim.c **** 
 252:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 253:Core/Src/tim.c ****     /* TIM3 clock enable */
 254:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 255:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 256:Core/Src/tim.c **** 
 257:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 258:Core/Src/tim.c ****   }
 259:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM4)
  50              		.loc 1 259 8 is_stmt 1 view .LVU7
  51              		.loc 1 259 10 is_stmt 0 view .LVU8
  52 0010 1E4A     		ldr	r2, .L10+4
  53 0012 9342     		cmp	r3, r2
  54 0014 2AD0     		beq	.L9
 260:Core/Src/tim.c ****   {
 261:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 262:Core/Src/tim.c **** 
 263:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 264:Core/Src/tim.c ****     /* TIM4 clock enable */
 265:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 266:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 267:Core/Src/tim.c **** 
 268:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 269:Core/Src/tim.c ****   }
 270:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM12)
  55              		.loc 1 270 8 is_stmt 1 view .LVU9
  56              		.loc 1 270 10 is_stmt 0 view .LVU10
  57 0016 1E4A     		ldr	r2, .L10+8
  58 0018 9342     		cmp	r3, r2
  59 001a 18D1     		bne	.L1
 271:Core/Src/tim.c ****   {
 272:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 0 */
 273:Core/Src/tim.c **** 
 274:Core/Src/tim.c ****   /* USER CODE END TIM12_MspInit 0 */
 275:Core/Src/tim.c ****     /* TIM12 clock enable */
 276:Core/Src/tim.c ****     __HAL_RCC_TIM12_CLK_ENABLE();
  60              		.loc 1 276 5 is_stmt 1 view .LVU11
  61              	.LBB2:
  62              		.loc 1 276 5 view .LVU12
  63 001c 0023     		movs	r3, #0
  64 001e 0393     		str	r3, [sp, #12]
  65              		.loc 1 276 5 view .LVU13
  66 0020 1C4B     		ldr	r3, .L10+12
  67 0022 1A6C     		ldr	r2, [r3, #64]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 7


  68 0024 42F04002 		orr	r2, r2, #64
  69 0028 1A64     		str	r2, [r3, #64]
  70              		.loc 1 276 5 view .LVU14
  71 002a 1B6C     		ldr	r3, [r3, #64]
  72 002c 03F04003 		and	r3, r3, #64
  73 0030 0393     		str	r3, [sp, #12]
  74              		.loc 1 276 5 view .LVU15
  75 0032 039B     		ldr	r3, [sp, #12]
  76              	.LBE2:
  77              		.loc 1 276 5 view .LVU16
 277:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 278:Core/Src/tim.c **** 
 279:Core/Src/tim.c ****   /* USER CODE END TIM12_MspInit 1 */
 280:Core/Src/tim.c ****   }
 281:Core/Src/tim.c **** }
  78              		.loc 1 281 1 is_stmt 0 view .LVU17
  79 0034 0BE0     		b	.L1
  80              	.L7:
 243:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  81              		.loc 1 243 5 is_stmt 1 view .LVU18
  82              	.LBB3:
 243:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  83              		.loc 1 243 5 view .LVU19
  84 0036 0023     		movs	r3, #0
  85 0038 0093     		str	r3, [sp]
 243:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  86              		.loc 1 243 5 view .LVU20
  87 003a 164B     		ldr	r3, .L10+12
  88 003c 1A6C     		ldr	r2, [r3, #64]
  89 003e 42F00102 		orr	r2, r2, #1
  90 0042 1A64     		str	r2, [r3, #64]
 243:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  91              		.loc 1 243 5 view .LVU21
  92 0044 1B6C     		ldr	r3, [r3, #64]
  93 0046 03F00103 		and	r3, r3, #1
  94 004a 0093     		str	r3, [sp]
 243:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  95              		.loc 1 243 5 view .LVU22
  96 004c 009B     		ldr	r3, [sp]
  97              	.LBE3:
 243:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  98              		.loc 1 243 5 view .LVU23
  99              	.L1:
 100              		.loc 1 281 1 is_stmt 0 view .LVU24
 101 004e 04B0     		add	sp, sp, #16
 102              	.LCFI1:
 103              		.cfi_remember_state
 104              		.cfi_def_cfa_offset 0
 105              		@ sp needed
 106 0050 7047     		bx	lr
 107              	.L8:
 108              	.LCFI2:
 109              		.cfi_restore_state
 254:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 110              		.loc 1 254 5 is_stmt 1 view .LVU25
 111              	.LBB4:
 254:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 8


 112              		.loc 1 254 5 view .LVU26
 113 0052 0023     		movs	r3, #0
 114 0054 0193     		str	r3, [sp, #4]
 254:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 115              		.loc 1 254 5 view .LVU27
 116 0056 0F4B     		ldr	r3, .L10+12
 117 0058 1A6C     		ldr	r2, [r3, #64]
 118 005a 42F00202 		orr	r2, r2, #2
 119 005e 1A64     		str	r2, [r3, #64]
 254:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 120              		.loc 1 254 5 view .LVU28
 121 0060 1B6C     		ldr	r3, [r3, #64]
 122 0062 03F00203 		and	r3, r3, #2
 123 0066 0193     		str	r3, [sp, #4]
 254:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 124              		.loc 1 254 5 view .LVU29
 125 0068 019B     		ldr	r3, [sp, #4]
 126              	.LBE4:
 254:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 127              		.loc 1 254 5 view .LVU30
 128 006a F0E7     		b	.L1
 129              	.L9:
 265:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 130              		.loc 1 265 5 view .LVU31
 131              	.LBB5:
 265:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 132              		.loc 1 265 5 view .LVU32
 133 006c 0023     		movs	r3, #0
 134 006e 0293     		str	r3, [sp, #8]
 265:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 135              		.loc 1 265 5 view .LVU33
 136 0070 084B     		ldr	r3, .L10+12
 137 0072 1A6C     		ldr	r2, [r3, #64]
 138 0074 42F00402 		orr	r2, r2, #4
 139 0078 1A64     		str	r2, [r3, #64]
 265:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 140              		.loc 1 265 5 view .LVU34
 141 007a 1B6C     		ldr	r3, [r3, #64]
 142 007c 03F00403 		and	r3, r3, #4
 143 0080 0293     		str	r3, [sp, #8]
 265:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 144              		.loc 1 265 5 view .LVU35
 145 0082 029B     		ldr	r3, [sp, #8]
 146              	.LBE5:
 265:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 147              		.loc 1 265 5 view .LVU36
 148 0084 E3E7     		b	.L1
 149              	.L11:
 150 0086 00BF     		.align	2
 151              	.L10:
 152 0088 00040040 		.word	1073742848
 153 008c 00080040 		.word	1073743872
 154 0090 00180040 		.word	1073747968
 155 0094 00380240 		.word	1073887232
 156              		.cfi_endproc
 157              	.LFE243:
 159              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 9


 160              		.align	1
 161              		.global	HAL_TIM_MspPostInit
 162              		.syntax unified
 163              		.thumb
 164              		.thumb_func
 166              	HAL_TIM_MspPostInit:
 167              	.LVL1:
 168              	.LFB244:
 282:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 283:Core/Src/tim.c **** {
 169              		.loc 1 283 1 view -0
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 40
 172              		@ frame_needed = 0, uses_anonymous_args = 0
 173              		.loc 1 283 1 is_stmt 0 view .LVU38
 174 0000 30B5     		push	{r4, r5, lr}
 175              	.LCFI3:
 176              		.cfi_def_cfa_offset 12
 177              		.cfi_offset 4, -12
 178              		.cfi_offset 5, -8
 179              		.cfi_offset 14, -4
 180 0002 8BB0     		sub	sp, sp, #44
 181              	.LCFI4:
 182              		.cfi_def_cfa_offset 56
 284:Core/Src/tim.c **** 
 285:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 183              		.loc 1 285 3 is_stmt 1 view .LVU39
 184              		.loc 1 285 20 is_stmt 0 view .LVU40
 185 0004 0023     		movs	r3, #0
 186 0006 0593     		str	r3, [sp, #20]
 187 0008 0693     		str	r3, [sp, #24]
 188 000a 0793     		str	r3, [sp, #28]
 189 000c 0893     		str	r3, [sp, #32]
 190 000e 0993     		str	r3, [sp, #36]
 286:Core/Src/tim.c ****   if(timHandle->Instance==TIM2)
 191              		.loc 1 286 3 is_stmt 1 view .LVU41
 192              		.loc 1 286 15 is_stmt 0 view .LVU42
 193 0010 0368     		ldr	r3, [r0]
 194              		.loc 1 286 5 view .LVU43
 195 0012 B3F1804F 		cmp	r3, #1073741824
 196 0016 0AD0     		beq	.L18
 287:Core/Src/tim.c ****   {
 288:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 289:Core/Src/tim.c **** 
 290:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 291:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 292:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 293:Core/Src/tim.c ****     PB2     ------> TIM2_CH4
 294:Core/Src/tim.c ****     PB10     ------> TIM2_CH3
 295:Core/Src/tim.c ****     PB3     ------> TIM2_CH2
 296:Core/Src/tim.c ****     PB8     ------> TIM2_CH1
 297:Core/Src/tim.c ****     */
 298:Core/Src/tim.c ****     GPIO_InitStruct.Pin = MOTOR2A_Pin|MOTOR2B_Pin|MOTOR3B_Pin|BACK_DRIBBLER_A_Pin;
 299:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 300:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 301:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 302:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 10


 303:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 304:Core/Src/tim.c **** 
 305:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 306:Core/Src/tim.c **** 
 307:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 308:Core/Src/tim.c ****   }
 309:Core/Src/tim.c ****   else if(timHandle->Instance==TIM3)
 197              		.loc 1 309 8 is_stmt 1 view .LVU44
 198              		.loc 1 309 10 is_stmt 0 view .LVU45
 199 0018 3E4A     		ldr	r2, .L22
 200 001a 9342     		cmp	r3, r2
 201 001c 1FD0     		beq	.L19
 310:Core/Src/tim.c ****   {
 311:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 312:Core/Src/tim.c **** 
 313:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 314:Core/Src/tim.c **** 
 315:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 316:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 317:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 318:Core/Src/tim.c ****     PC6     ------> TIM3_CH1
 319:Core/Src/tim.c ****     PC8     ------> TIM3_CH3
 320:Core/Src/tim.c ****     PB5     ------> TIM3_CH2
 321:Core/Src/tim.c ****     */
 322:Core/Src/tim.c ****     GPIO_InitStruct.Pin = MOTOR4A_Pin|MOTOR4B_Pin;
 323:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 324:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 325:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 326:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 327:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 328:Core/Src/tim.c **** 
 329:Core/Src/tim.c ****     GPIO_InitStruct.Pin = MOTOR3A_Pin;
 330:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 331:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 332:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 333:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 334:Core/Src/tim.c ****     HAL_GPIO_Init(MOTOR3A_GPIO_Port, &GPIO_InitStruct);
 335:Core/Src/tim.c **** 
 336:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 337:Core/Src/tim.c **** 
 338:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 339:Core/Src/tim.c ****   }
 340:Core/Src/tim.c ****   else if(timHandle->Instance==TIM4)
 202              		.loc 1 340 8 is_stmt 1 view .LVU46
 203              		.loc 1 340 10 is_stmt 0 view .LVU47
 204 001e 3E4A     		ldr	r2, .L22+4
 205 0020 9342     		cmp	r3, r2
 206 0022 47D0     		beq	.L20
 341:Core/Src/tim.c ****   {
 342:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 343:Core/Src/tim.c **** 
 344:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 345:Core/Src/tim.c **** 
 346:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 347:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 348:Core/Src/tim.c ****     PB6     ------> TIM4_CH1
 349:Core/Src/tim.c ****     PB7     ------> TIM4_CH2
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 11


 350:Core/Src/tim.c ****     PB9     ------> TIM4_CH4
 351:Core/Src/tim.c ****     */
 352:Core/Src/tim.c ****     GPIO_InitStruct.Pin = FRONT_DRIBBLER_A_Pin|FRONT_DRIBBLER_B_Pin|BACK_DRIBBLER_B_Pin;
 353:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 354:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 355:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 356:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 357:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 358:Core/Src/tim.c **** 
 359:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 360:Core/Src/tim.c **** 
 361:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 362:Core/Src/tim.c ****   }
 363:Core/Src/tim.c ****   else if(timHandle->Instance==TIM12)
 207              		.loc 1 363 8 is_stmt 1 view .LVU48
 208              		.loc 1 363 10 is_stmt 0 view .LVU49
 209 0024 3D4A     		ldr	r2, .L22+8
 210 0026 9342     		cmp	r3, r2
 211 0028 5BD0     		beq	.L21
 212              	.LVL2:
 213              	.L12:
 364:Core/Src/tim.c ****   {
 365:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspPostInit 0 */
 366:Core/Src/tim.c **** 
 367:Core/Src/tim.c ****   /* USER CODE END TIM12_MspPostInit 0 */
 368:Core/Src/tim.c **** 
 369:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 370:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 371:Core/Src/tim.c ****     PB14     ------> TIM12_CH1
 372:Core/Src/tim.c ****     PB15     ------> TIM12_CH2
 373:Core/Src/tim.c ****     */
 374:Core/Src/tim.c ****     GPIO_InitStruct.Pin = MOTOR1A_Pin|MOTOR1B_Pin;
 375:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 376:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 377:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 378:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 379:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 380:Core/Src/tim.c **** 
 381:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspPostInit 1 */
 382:Core/Src/tim.c **** 
 383:Core/Src/tim.c ****   /* USER CODE END TIM12_MspPostInit 1 */
 384:Core/Src/tim.c ****   }
 385:Core/Src/tim.c **** 
 386:Core/Src/tim.c **** }
 214              		.loc 1 386 1 view .LVU50
 215 002a 0BB0     		add	sp, sp, #44
 216              	.LCFI5:
 217              		.cfi_remember_state
 218              		.cfi_def_cfa_offset 12
 219              		@ sp needed
 220 002c 30BD     		pop	{r4, r5, pc}
 221              	.LVL3:
 222              	.L18:
 223              	.LCFI6:
 224              		.cfi_restore_state
 291:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 225              		.loc 1 291 5 is_stmt 1 view .LVU51
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 12


 226              	.LBB6:
 291:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 227              		.loc 1 291 5 view .LVU52
 228 002e 0023     		movs	r3, #0
 229 0030 0093     		str	r3, [sp]
 291:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 230              		.loc 1 291 5 view .LVU53
 231 0032 3B4B     		ldr	r3, .L22+12
 232 0034 1A6B     		ldr	r2, [r3, #48]
 233 0036 42F00202 		orr	r2, r2, #2
 234 003a 1A63     		str	r2, [r3, #48]
 291:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 235              		.loc 1 291 5 view .LVU54
 236 003c 1B6B     		ldr	r3, [r3, #48]
 237 003e 03F00203 		and	r3, r3, #2
 238 0042 0093     		str	r3, [sp]
 291:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 239              		.loc 1 291 5 view .LVU55
 240 0044 009B     		ldr	r3, [sp]
 241              	.LBE6:
 291:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 242              		.loc 1 291 5 view .LVU56
 298:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 243              		.loc 1 298 5 view .LVU57
 298:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 244              		.loc 1 298 25 is_stmt 0 view .LVU58
 245 0046 40F20C53 		movw	r3, #1292
 246 004a 0593     		str	r3, [sp, #20]
 299:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 247              		.loc 1 299 5 is_stmt 1 view .LVU59
 299:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 248              		.loc 1 299 26 is_stmt 0 view .LVU60
 249 004c 0223     		movs	r3, #2
 250 004e 0693     		str	r3, [sp, #24]
 300:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 251              		.loc 1 300 5 is_stmt 1 view .LVU61
 301:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 252              		.loc 1 301 5 view .LVU62
 302:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 253              		.loc 1 302 5 view .LVU63
 302:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 254              		.loc 1 302 31 is_stmt 0 view .LVU64
 255 0050 0123     		movs	r3, #1
 256 0052 0993     		str	r3, [sp, #36]
 303:Core/Src/tim.c **** 
 257              		.loc 1 303 5 is_stmt 1 view .LVU65
 258 0054 05A9     		add	r1, sp, #20
 259 0056 3348     		ldr	r0, .L22+16
 260              	.LVL4:
 303:Core/Src/tim.c **** 
 261              		.loc 1 303 5 is_stmt 0 view .LVU66
 262 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 263              	.LVL5:
 264 005c E5E7     		b	.L12
 265              	.LVL6:
 266              	.L19:
 315:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 13


 267              		.loc 1 315 5 is_stmt 1 view .LVU67
 268              	.LBB7:
 315:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 269              		.loc 1 315 5 view .LVU68
 270 005e 0025     		movs	r5, #0
 271 0060 0195     		str	r5, [sp, #4]
 315:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 272              		.loc 1 315 5 view .LVU69
 273 0062 2F4B     		ldr	r3, .L22+12
 274 0064 1A6B     		ldr	r2, [r3, #48]
 275 0066 42F00402 		orr	r2, r2, #4
 276 006a 1A63     		str	r2, [r3, #48]
 315:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 277              		.loc 1 315 5 view .LVU70
 278 006c 1A6B     		ldr	r2, [r3, #48]
 279 006e 02F00402 		and	r2, r2, #4
 280 0072 0192     		str	r2, [sp, #4]
 315:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 281              		.loc 1 315 5 view .LVU71
 282 0074 019A     		ldr	r2, [sp, #4]
 283              	.LBE7:
 315:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 284              		.loc 1 315 5 view .LVU72
 316:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 285              		.loc 1 316 5 view .LVU73
 286              	.LBB8:
 316:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 287              		.loc 1 316 5 view .LVU74
 288 0076 0295     		str	r5, [sp, #8]
 316:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 289              		.loc 1 316 5 view .LVU75
 290 0078 1A6B     		ldr	r2, [r3, #48]
 291 007a 42F00202 		orr	r2, r2, #2
 292 007e 1A63     		str	r2, [r3, #48]
 316:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 293              		.loc 1 316 5 view .LVU76
 294 0080 1B6B     		ldr	r3, [r3, #48]
 295 0082 03F00203 		and	r3, r3, #2
 296 0086 0293     		str	r3, [sp, #8]
 316:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 297              		.loc 1 316 5 view .LVU77
 298 0088 029B     		ldr	r3, [sp, #8]
 299              	.LBE8:
 316:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 300              		.loc 1 316 5 view .LVU78
 322:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 301              		.loc 1 322 5 view .LVU79
 322:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 302              		.loc 1 322 25 is_stmt 0 view .LVU80
 303 008a 4FF4A073 		mov	r3, #320
 304 008e 0593     		str	r3, [sp, #20]
 323:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 305              		.loc 1 323 5 is_stmt 1 view .LVU81
 323:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 306              		.loc 1 323 26 is_stmt 0 view .LVU82
 307 0090 0224     		movs	r4, #2
 308 0092 0694     		str	r4, [sp, #24]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 14


 324:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 309              		.loc 1 324 5 is_stmt 1 view .LVU83
 325:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 310              		.loc 1 325 5 view .LVU84
 326:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 311              		.loc 1 326 5 view .LVU85
 326:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 312              		.loc 1 326 31 is_stmt 0 view .LVU86
 313 0094 0994     		str	r4, [sp, #36]
 327:Core/Src/tim.c **** 
 314              		.loc 1 327 5 is_stmt 1 view .LVU87
 315 0096 05A9     		add	r1, sp, #20
 316 0098 2348     		ldr	r0, .L22+20
 317              	.LVL7:
 327:Core/Src/tim.c **** 
 318              		.loc 1 327 5 is_stmt 0 view .LVU88
 319 009a FFF7FEFF 		bl	HAL_GPIO_Init
 320              	.LVL8:
 329:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 321              		.loc 1 329 5 is_stmt 1 view .LVU89
 329:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 322              		.loc 1 329 25 is_stmt 0 view .LVU90
 323 009e 2023     		movs	r3, #32
 324 00a0 0593     		str	r3, [sp, #20]
 330:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 325              		.loc 1 330 5 is_stmt 1 view .LVU91
 330:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 326              		.loc 1 330 26 is_stmt 0 view .LVU92
 327 00a2 0694     		str	r4, [sp, #24]
 331:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 328              		.loc 1 331 5 is_stmt 1 view .LVU93
 331:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 329              		.loc 1 331 26 is_stmt 0 view .LVU94
 330 00a4 0795     		str	r5, [sp, #28]
 332:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 331              		.loc 1 332 5 is_stmt 1 view .LVU95
 332:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 332              		.loc 1 332 27 is_stmt 0 view .LVU96
 333 00a6 0895     		str	r5, [sp, #32]
 333:Core/Src/tim.c ****     HAL_GPIO_Init(MOTOR3A_GPIO_Port, &GPIO_InitStruct);
 334              		.loc 1 333 5 is_stmt 1 view .LVU97
 333:Core/Src/tim.c ****     HAL_GPIO_Init(MOTOR3A_GPIO_Port, &GPIO_InitStruct);
 335              		.loc 1 333 31 is_stmt 0 view .LVU98
 336 00a8 0994     		str	r4, [sp, #36]
 334:Core/Src/tim.c **** 
 337              		.loc 1 334 5 is_stmt 1 view .LVU99
 338 00aa 05A9     		add	r1, sp, #20
 339 00ac 1D48     		ldr	r0, .L22+16
 340 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 341              	.LVL9:
 342 00b2 BAE7     		b	.L12
 343              	.LVL10:
 344              	.L20:
 346:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 345              		.loc 1 346 5 view .LVU100
 346              	.LBB9:
 346:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 15


 347              		.loc 1 346 5 view .LVU101
 348 00b4 0023     		movs	r3, #0
 349 00b6 0393     		str	r3, [sp, #12]
 346:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 350              		.loc 1 346 5 view .LVU102
 351 00b8 194B     		ldr	r3, .L22+12
 352 00ba 1A6B     		ldr	r2, [r3, #48]
 353 00bc 42F00202 		orr	r2, r2, #2
 354 00c0 1A63     		str	r2, [r3, #48]
 346:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 355              		.loc 1 346 5 view .LVU103
 356 00c2 1B6B     		ldr	r3, [r3, #48]
 357 00c4 03F00203 		and	r3, r3, #2
 358 00c8 0393     		str	r3, [sp, #12]
 346:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 359              		.loc 1 346 5 view .LVU104
 360 00ca 039B     		ldr	r3, [sp, #12]
 361              	.LBE9:
 346:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 362              		.loc 1 346 5 view .LVU105
 352:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 363              		.loc 1 352 5 view .LVU106
 352:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 364              		.loc 1 352 25 is_stmt 0 view .LVU107
 365 00cc 4FF43073 		mov	r3, #704
 366 00d0 0593     		str	r3, [sp, #20]
 353:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 367              		.loc 1 353 5 is_stmt 1 view .LVU108
 353:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 368              		.loc 1 353 26 is_stmt 0 view .LVU109
 369 00d2 0223     		movs	r3, #2
 370 00d4 0693     		str	r3, [sp, #24]
 354:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 371              		.loc 1 354 5 is_stmt 1 view .LVU110
 355:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 372              		.loc 1 355 5 view .LVU111
 356:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 373              		.loc 1 356 5 view .LVU112
 356:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 374              		.loc 1 356 31 is_stmt 0 view .LVU113
 375 00d6 0993     		str	r3, [sp, #36]
 357:Core/Src/tim.c **** 
 376              		.loc 1 357 5 is_stmt 1 view .LVU114
 377 00d8 05A9     		add	r1, sp, #20
 378 00da 1248     		ldr	r0, .L22+16
 379              	.LVL11:
 357:Core/Src/tim.c **** 
 380              		.loc 1 357 5 is_stmt 0 view .LVU115
 381 00dc FFF7FEFF 		bl	HAL_GPIO_Init
 382              	.LVL12:
 383 00e0 A3E7     		b	.L12
 384              	.LVL13:
 385              	.L21:
 369:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 386              		.loc 1 369 5 is_stmt 1 view .LVU116
 387              	.LBB10:
 369:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 16


 388              		.loc 1 369 5 view .LVU117
 389 00e2 0023     		movs	r3, #0
 390 00e4 0493     		str	r3, [sp, #16]
 369:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 391              		.loc 1 369 5 view .LVU118
 392 00e6 0E4B     		ldr	r3, .L22+12
 393 00e8 1A6B     		ldr	r2, [r3, #48]
 394 00ea 42F00202 		orr	r2, r2, #2
 395 00ee 1A63     		str	r2, [r3, #48]
 369:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 396              		.loc 1 369 5 view .LVU119
 397 00f0 1B6B     		ldr	r3, [r3, #48]
 398 00f2 03F00203 		and	r3, r3, #2
 399 00f6 0493     		str	r3, [sp, #16]
 369:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 400              		.loc 1 369 5 view .LVU120
 401 00f8 049B     		ldr	r3, [sp, #16]
 402              	.LBE10:
 369:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 403              		.loc 1 369 5 view .LVU121
 374:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 404              		.loc 1 374 5 view .LVU122
 374:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 405              		.loc 1 374 25 is_stmt 0 view .LVU123
 406 00fa 4FF44043 		mov	r3, #49152
 407 00fe 0593     		str	r3, [sp, #20]
 375:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 408              		.loc 1 375 5 is_stmt 1 view .LVU124
 375:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 409              		.loc 1 375 26 is_stmt 0 view .LVU125
 410 0100 0223     		movs	r3, #2
 411 0102 0693     		str	r3, [sp, #24]
 376:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 412              		.loc 1 376 5 is_stmt 1 view .LVU126
 377:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 413              		.loc 1 377 5 view .LVU127
 378:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 414              		.loc 1 378 5 view .LVU128
 378:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 415              		.loc 1 378 31 is_stmt 0 view .LVU129
 416 0104 0923     		movs	r3, #9
 417 0106 0993     		str	r3, [sp, #36]
 379:Core/Src/tim.c **** 
 418              		.loc 1 379 5 is_stmt 1 view .LVU130
 419 0108 05A9     		add	r1, sp, #20
 420 010a 0648     		ldr	r0, .L22+16
 421              	.LVL14:
 379:Core/Src/tim.c **** 
 422              		.loc 1 379 5 is_stmt 0 view .LVU131
 423 010c FFF7FEFF 		bl	HAL_GPIO_Init
 424              	.LVL15:
 425              		.loc 1 386 1 view .LVU132
 426 0110 8BE7     		b	.L12
 427              	.L23:
 428 0112 00BF     		.align	2
 429              	.L22:
 430 0114 00040040 		.word	1073742848
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 17


 431 0118 00080040 		.word	1073743872
 432 011c 00180040 		.word	1073747968
 433 0120 00380240 		.word	1073887232
 434 0124 00040240 		.word	1073873920
 435 0128 00080240 		.word	1073874944
 436              		.cfi_endproc
 437              	.LFE244:
 439              		.section	.text.MX_TIM2_Init,"ax",%progbits
 440              		.align	1
 441              		.global	MX_TIM2_Init
 442              		.syntax unified
 443              		.thumb
 444              		.thumb_func
 446              	MX_TIM2_Init:
 447              	.LFB239:
  34:Core/Src/tim.c **** 
 448              		.loc 1 34 1 is_stmt 1 view -0
 449              		.cfi_startproc
 450              		@ args = 0, pretend = 0, frame = 40
 451              		@ frame_needed = 0, uses_anonymous_args = 0
 452 0000 00B5     		push	{lr}
 453              	.LCFI7:
 454              		.cfi_def_cfa_offset 4
 455              		.cfi_offset 14, -4
 456 0002 8BB0     		sub	sp, sp, #44
 457              	.LCFI8:
 458              		.cfi_def_cfa_offset 48
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 459              		.loc 1 40 3 view .LVU134
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 460              		.loc 1 40 27 is_stmt 0 view .LVU135
 461 0004 0023     		movs	r3, #0
 462 0006 0893     		str	r3, [sp, #32]
 463 0008 0993     		str	r3, [sp, #36]
  41:Core/Src/tim.c **** 
 464              		.loc 1 41 3 is_stmt 1 view .LVU136
  41:Core/Src/tim.c **** 
 465              		.loc 1 41 22 is_stmt 0 view .LVU137
 466 000a 0193     		str	r3, [sp, #4]
 467 000c 0293     		str	r3, [sp, #8]
 468 000e 0393     		str	r3, [sp, #12]
 469 0010 0493     		str	r3, [sp, #16]
 470 0012 0593     		str	r3, [sp, #20]
 471 0014 0693     		str	r3, [sp, #24]
 472 0016 0793     		str	r3, [sp, #28]
  46:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 473              		.loc 1 46 3 is_stmt 1 view .LVU138
  46:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 474              		.loc 1 46 18 is_stmt 0 view .LVU139
 475 0018 2548     		ldr	r0, .L38
 476 001a 4FF08042 		mov	r2, #1073741824
 477 001e 0260     		str	r2, [r0]
  47:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 478              		.loc 1 47 3 is_stmt 1 view .LVU140
  47:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 479              		.loc 1 47 24 is_stmt 0 view .LVU141
 480 0020 4360     		str	r3, [r0, #4]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 18


  48:Core/Src/tim.c ****   htim2.Init.Period = 4294967295;
 481              		.loc 1 48 3 is_stmt 1 view .LVU142
  48:Core/Src/tim.c ****   htim2.Init.Period = 4294967295;
 482              		.loc 1 48 26 is_stmt 0 view .LVU143
 483 0022 8360     		str	r3, [r0, #8]
  49:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 484              		.loc 1 49 3 is_stmt 1 view .LVU144
  49:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 485              		.loc 1 49 21 is_stmt 0 view .LVU145
 486 0024 4FF0FF32 		mov	r2, #-1
 487 0028 C260     		str	r2, [r0, #12]
  50:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 488              		.loc 1 50 3 is_stmt 1 view .LVU146
  50:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 489              		.loc 1 50 28 is_stmt 0 view .LVU147
 490 002a 0361     		str	r3, [r0, #16]
  51:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 491              		.loc 1 51 3 is_stmt 1 view .LVU148
  51:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 492              		.loc 1 51 32 is_stmt 0 view .LVU149
 493 002c 8361     		str	r3, [r0, #24]
  52:Core/Src/tim.c ****   {
 494              		.loc 1 52 3 is_stmt 1 view .LVU150
  52:Core/Src/tim.c ****   {
 495              		.loc 1 52 7 is_stmt 0 view .LVU151
 496 002e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 497              	.LVL16:
  52:Core/Src/tim.c ****   {
 498              		.loc 1 52 6 view .LVU152
 499 0032 58BB     		cbnz	r0, .L32
 500              	.L25:
  56:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 501              		.loc 1 56 3 is_stmt 1 view .LVU153
  56:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 502              		.loc 1 56 37 is_stmt 0 view .LVU154
 503 0034 0023     		movs	r3, #0
 504 0036 0893     		str	r3, [sp, #32]
  57:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 505              		.loc 1 57 3 is_stmt 1 view .LVU155
  57:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 506              		.loc 1 57 33 is_stmt 0 view .LVU156
 507 0038 0993     		str	r3, [sp, #36]
  58:Core/Src/tim.c ****   {
 508              		.loc 1 58 3 is_stmt 1 view .LVU157
  58:Core/Src/tim.c ****   {
 509              		.loc 1 58 7 is_stmt 0 view .LVU158
 510 003a 08A9     		add	r1, sp, #32
 511 003c 1C48     		ldr	r0, .L38
 512 003e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 513              	.LVL17:
  58:Core/Src/tim.c ****   {
 514              		.loc 1 58 6 view .LVU159
 515 0042 30BB     		cbnz	r0, .L33
 516              	.L26:
  62:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 517              		.loc 1 62 3 is_stmt 1 view .LVU160
  62:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 19


 518              		.loc 1 62 20 is_stmt 0 view .LVU161
 519 0044 6023     		movs	r3, #96
 520 0046 0193     		str	r3, [sp, #4]
  63:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 521              		.loc 1 63 3 is_stmt 1 view .LVU162
  63:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 522              		.loc 1 63 19 is_stmt 0 view .LVU163
 523 0048 0022     		movs	r2, #0
 524 004a 0292     		str	r2, [sp, #8]
  64:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 525              		.loc 1 64 3 is_stmt 1 view .LVU164
  64:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 526              		.loc 1 64 24 is_stmt 0 view .LVU165
 527 004c 0392     		str	r2, [sp, #12]
  65:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 528              		.loc 1 65 3 is_stmt 1 view .LVU166
  65:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 529              		.loc 1 65 24 is_stmt 0 view .LVU167
 530 004e 0592     		str	r2, [sp, #20]
  66:Core/Src/tim.c ****   {
 531              		.loc 1 66 3 is_stmt 1 view .LVU168
  66:Core/Src/tim.c ****   {
 532              		.loc 1 66 7 is_stmt 0 view .LVU169
 533 0050 01A9     		add	r1, sp, #4
 534 0052 1748     		ldr	r0, .L38
 535 0054 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 536              	.LVL18:
  66:Core/Src/tim.c ****   {
 537              		.loc 1 66 6 view .LVU170
 538 0058 F0B9     		cbnz	r0, .L34
 539              	.L27:
  70:Core/Src/tim.c ****   {
 540              		.loc 1 70 3 is_stmt 1 view .LVU171
  70:Core/Src/tim.c ****   {
 541              		.loc 1 70 7 is_stmt 0 view .LVU172
 542 005a 0422     		movs	r2, #4
 543 005c 0DEB0201 		add	r1, sp, r2
 544 0060 1348     		ldr	r0, .L38
 545 0062 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 546              	.LVL19:
  70:Core/Src/tim.c ****   {
 547              		.loc 1 70 6 view .LVU173
 548 0066 D0B9     		cbnz	r0, .L35
 549              	.L28:
  74:Core/Src/tim.c ****   {
 550              		.loc 1 74 3 is_stmt 1 view .LVU174
  74:Core/Src/tim.c ****   {
 551              		.loc 1 74 7 is_stmt 0 view .LVU175
 552 0068 0822     		movs	r2, #8
 553 006a 01A9     		add	r1, sp, #4
 554 006c 1048     		ldr	r0, .L38
 555 006e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 556              	.LVL20:
  74:Core/Src/tim.c ****   {
 557              		.loc 1 74 6 view .LVU176
 558 0072 B8B9     		cbnz	r0, .L36
 559              	.L29:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 20


  78:Core/Src/tim.c ****   {
 560              		.loc 1 78 3 is_stmt 1 view .LVU177
  78:Core/Src/tim.c ****   {
 561              		.loc 1 78 7 is_stmt 0 view .LVU178
 562 0074 0C22     		movs	r2, #12
 563 0076 01A9     		add	r1, sp, #4
 564 0078 0D48     		ldr	r0, .L38
 565 007a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 566              	.LVL21:
  78:Core/Src/tim.c ****   {
 567              		.loc 1 78 6 view .LVU179
 568 007e A0B9     		cbnz	r0, .L37
 569              	.L30:
  85:Core/Src/tim.c **** 
 570              		.loc 1 85 3 is_stmt 1 view .LVU180
 571 0080 0B48     		ldr	r0, .L38
 572 0082 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 573              	.LVL22:
  87:Core/Src/tim.c **** /* TIM3 init function */
 574              		.loc 1 87 1 is_stmt 0 view .LVU181
 575 0086 0BB0     		add	sp, sp, #44
 576              	.LCFI9:
 577              		.cfi_remember_state
 578              		.cfi_def_cfa_offset 4
 579              		@ sp needed
 580 0088 5DF804FB 		ldr	pc, [sp], #4
 581              	.L32:
 582              	.LCFI10:
 583              		.cfi_restore_state
  54:Core/Src/tim.c ****   }
 584              		.loc 1 54 5 is_stmt 1 view .LVU182
 585 008c FFF7FEFF 		bl	Error_Handler
 586              	.LVL23:
 587 0090 D0E7     		b	.L25
 588              	.L33:
  60:Core/Src/tim.c ****   }
 589              		.loc 1 60 5 view .LVU183
 590 0092 FFF7FEFF 		bl	Error_Handler
 591              	.LVL24:
 592 0096 D5E7     		b	.L26
 593              	.L34:
  68:Core/Src/tim.c ****   }
 594              		.loc 1 68 5 view .LVU184
 595 0098 FFF7FEFF 		bl	Error_Handler
 596              	.LVL25:
 597 009c DDE7     		b	.L27
 598              	.L35:
  72:Core/Src/tim.c ****   }
 599              		.loc 1 72 5 view .LVU185
 600 009e FFF7FEFF 		bl	Error_Handler
 601              	.LVL26:
 602 00a2 E1E7     		b	.L28
 603              	.L36:
  76:Core/Src/tim.c ****   }
 604              		.loc 1 76 5 view .LVU186
 605 00a4 FFF7FEFF 		bl	Error_Handler
 606              	.LVL27:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 21


 607 00a8 E4E7     		b	.L29
 608              	.L37:
  80:Core/Src/tim.c ****   }
 609              		.loc 1 80 5 view .LVU187
 610 00aa FFF7FEFF 		bl	Error_Handler
 611              	.LVL28:
 612 00ae E7E7     		b	.L30
 613              	.L39:
 614              		.align	2
 615              	.L38:
 616 00b0 00000000 		.word	htim2
 617              		.cfi_endproc
 618              	.LFE239:
 620              		.section	.text.MX_TIM3_Init,"ax",%progbits
 621              		.align	1
 622              		.global	MX_TIM3_Init
 623              		.syntax unified
 624              		.thumb
 625              		.thumb_func
 627              	MX_TIM3_Init:
 628              	.LFB240:
  90:Core/Src/tim.c **** 
 629              		.loc 1 90 1 view -0
 630              		.cfi_startproc
 631              		@ args = 0, pretend = 0, frame = 40
 632              		@ frame_needed = 0, uses_anonymous_args = 0
 633 0000 00B5     		push	{lr}
 634              	.LCFI11:
 635              		.cfi_def_cfa_offset 4
 636              		.cfi_offset 14, -4
 637 0002 8BB0     		sub	sp, sp, #44
 638              	.LCFI12:
 639              		.cfi_def_cfa_offset 48
  96:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 640              		.loc 1 96 3 view .LVU189
  96:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 641              		.loc 1 96 27 is_stmt 0 view .LVU190
 642 0004 0023     		movs	r3, #0
 643 0006 0893     		str	r3, [sp, #32]
 644 0008 0993     		str	r3, [sp, #36]
  97:Core/Src/tim.c **** 
 645              		.loc 1 97 3 is_stmt 1 view .LVU191
  97:Core/Src/tim.c **** 
 646              		.loc 1 97 22 is_stmt 0 view .LVU192
 647 000a 0193     		str	r3, [sp, #4]
 648 000c 0293     		str	r3, [sp, #8]
 649 000e 0393     		str	r3, [sp, #12]
 650 0010 0493     		str	r3, [sp, #16]
 651 0012 0593     		str	r3, [sp, #20]
 652 0014 0693     		str	r3, [sp, #24]
 653 0016 0793     		str	r3, [sp, #28]
 102:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 654              		.loc 1 102 3 is_stmt 1 view .LVU193
 102:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 655              		.loc 1 102 18 is_stmt 0 view .LVU194
 656 0018 2048     		ldr	r0, .L52
 657 001a 214A     		ldr	r2, .L52+4
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 22


 658 001c 0260     		str	r2, [r0]
 103:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 659              		.loc 1 103 3 is_stmt 1 view .LVU195
 103:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 660              		.loc 1 103 24 is_stmt 0 view .LVU196
 661 001e 4360     		str	r3, [r0, #4]
 104:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 662              		.loc 1 104 3 is_stmt 1 view .LVU197
 104:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 663              		.loc 1 104 26 is_stmt 0 view .LVU198
 664 0020 8360     		str	r3, [r0, #8]
 105:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 665              		.loc 1 105 3 is_stmt 1 view .LVU199
 105:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 666              		.loc 1 105 21 is_stmt 0 view .LVU200
 667 0022 4FF6FF72 		movw	r2, #65535
 668 0026 C260     		str	r2, [r0, #12]
 106:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 669              		.loc 1 106 3 is_stmt 1 view .LVU201
 106:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 670              		.loc 1 106 28 is_stmt 0 view .LVU202
 671 0028 0361     		str	r3, [r0, #16]
 107:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 672              		.loc 1 107 3 is_stmt 1 view .LVU203
 107:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 673              		.loc 1 107 32 is_stmt 0 view .LVU204
 674 002a 8361     		str	r3, [r0, #24]
 108:Core/Src/tim.c ****   {
 675              		.loc 1 108 3 is_stmt 1 view .LVU205
 108:Core/Src/tim.c ****   {
 676              		.loc 1 108 7 is_stmt 0 view .LVU206
 677 002c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 678              	.LVL29:
 108:Core/Src/tim.c ****   {
 679              		.loc 1 108 6 view .LVU207
 680 0030 28BB     		cbnz	r0, .L47
 681              	.L41:
 112:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 682              		.loc 1 112 3 is_stmt 1 view .LVU208
 112:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 683              		.loc 1 112 37 is_stmt 0 view .LVU209
 684 0032 0023     		movs	r3, #0
 685 0034 0893     		str	r3, [sp, #32]
 113:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 686              		.loc 1 113 3 is_stmt 1 view .LVU210
 113:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 687              		.loc 1 113 33 is_stmt 0 view .LVU211
 688 0036 0993     		str	r3, [sp, #36]
 114:Core/Src/tim.c ****   {
 689              		.loc 1 114 3 is_stmt 1 view .LVU212
 114:Core/Src/tim.c ****   {
 690              		.loc 1 114 7 is_stmt 0 view .LVU213
 691 0038 08A9     		add	r1, sp, #32
 692 003a 1848     		ldr	r0, .L52
 693 003c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 694              	.LVL30:
 114:Core/Src/tim.c ****   {
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 23


 695              		.loc 1 114 6 view .LVU214
 696 0040 00BB     		cbnz	r0, .L48
 697              	.L42:
 118:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 698              		.loc 1 118 3 is_stmt 1 view .LVU215
 118:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 699              		.loc 1 118 20 is_stmt 0 view .LVU216
 700 0042 6023     		movs	r3, #96
 701 0044 0193     		str	r3, [sp, #4]
 119:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 702              		.loc 1 119 3 is_stmt 1 view .LVU217
 119:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 703              		.loc 1 119 19 is_stmt 0 view .LVU218
 704 0046 0022     		movs	r2, #0
 705 0048 0292     		str	r2, [sp, #8]
 120:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 706              		.loc 1 120 3 is_stmt 1 view .LVU219
 120:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 707              		.loc 1 120 24 is_stmt 0 view .LVU220
 708 004a 0392     		str	r2, [sp, #12]
 121:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 709              		.loc 1 121 3 is_stmt 1 view .LVU221
 121:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 710              		.loc 1 121 24 is_stmt 0 view .LVU222
 711 004c 0592     		str	r2, [sp, #20]
 122:Core/Src/tim.c ****   {
 712              		.loc 1 122 3 is_stmt 1 view .LVU223
 122:Core/Src/tim.c ****   {
 713              		.loc 1 122 7 is_stmt 0 view .LVU224
 714 004e 01A9     		add	r1, sp, #4
 715 0050 1248     		ldr	r0, .L52
 716 0052 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 717              	.LVL31:
 122:Core/Src/tim.c ****   {
 718              		.loc 1 122 6 view .LVU225
 719 0056 C0B9     		cbnz	r0, .L49
 720              	.L43:
 126:Core/Src/tim.c ****   {
 721              		.loc 1 126 3 is_stmt 1 view .LVU226
 126:Core/Src/tim.c ****   {
 722              		.loc 1 126 7 is_stmt 0 view .LVU227
 723 0058 0422     		movs	r2, #4
 724 005a 0DEB0201 		add	r1, sp, r2
 725 005e 0F48     		ldr	r0, .L52
 726 0060 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 727              	.LVL32:
 126:Core/Src/tim.c ****   {
 728              		.loc 1 126 6 view .LVU228
 729 0064 A0B9     		cbnz	r0, .L50
 730              	.L44:
 130:Core/Src/tim.c ****   {
 731              		.loc 1 130 3 is_stmt 1 view .LVU229
 130:Core/Src/tim.c ****   {
 732              		.loc 1 130 7 is_stmt 0 view .LVU230
 733 0066 0822     		movs	r2, #8
 734 0068 01A9     		add	r1, sp, #4
 735 006a 0C48     		ldr	r0, .L52
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 24


 736 006c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 737              	.LVL33:
 130:Core/Src/tim.c ****   {
 738              		.loc 1 130 6 view .LVU231
 739 0070 88B9     		cbnz	r0, .L51
 740              	.L45:
 137:Core/Src/tim.c **** 
 741              		.loc 1 137 3 is_stmt 1 view .LVU232
 742 0072 0A48     		ldr	r0, .L52
 743 0074 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 744              	.LVL34:
 139:Core/Src/tim.c **** /* TIM4 init function */
 745              		.loc 1 139 1 is_stmt 0 view .LVU233
 746 0078 0BB0     		add	sp, sp, #44
 747              	.LCFI13:
 748              		.cfi_remember_state
 749              		.cfi_def_cfa_offset 4
 750              		@ sp needed
 751 007a 5DF804FB 		ldr	pc, [sp], #4
 752              	.L47:
 753              	.LCFI14:
 754              		.cfi_restore_state
 110:Core/Src/tim.c ****   }
 755              		.loc 1 110 5 is_stmt 1 view .LVU234
 756 007e FFF7FEFF 		bl	Error_Handler
 757              	.LVL35:
 758 0082 D6E7     		b	.L41
 759              	.L48:
 116:Core/Src/tim.c ****   }
 760              		.loc 1 116 5 view .LVU235
 761 0084 FFF7FEFF 		bl	Error_Handler
 762              	.LVL36:
 763 0088 DBE7     		b	.L42
 764              	.L49:
 124:Core/Src/tim.c ****   }
 765              		.loc 1 124 5 view .LVU236
 766 008a FFF7FEFF 		bl	Error_Handler
 767              	.LVL37:
 768 008e E3E7     		b	.L43
 769              	.L50:
 128:Core/Src/tim.c ****   }
 770              		.loc 1 128 5 view .LVU237
 771 0090 FFF7FEFF 		bl	Error_Handler
 772              	.LVL38:
 773 0094 E7E7     		b	.L44
 774              	.L51:
 132:Core/Src/tim.c ****   }
 775              		.loc 1 132 5 view .LVU238
 776 0096 FFF7FEFF 		bl	Error_Handler
 777              	.LVL39:
 778 009a EAE7     		b	.L45
 779              	.L53:
 780              		.align	2
 781              	.L52:
 782 009c 00000000 		.word	htim3
 783 00a0 00040040 		.word	1073742848
 784              		.cfi_endproc
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 25


 785              	.LFE240:
 787              		.section	.text.MX_TIM4_Init,"ax",%progbits
 788              		.align	1
 789              		.global	MX_TIM4_Init
 790              		.syntax unified
 791              		.thumb
 792              		.thumb_func
 794              	MX_TIM4_Init:
 795              	.LFB241:
 142:Core/Src/tim.c **** 
 796              		.loc 1 142 1 view -0
 797              		.cfi_startproc
 798              		@ args = 0, pretend = 0, frame = 40
 799              		@ frame_needed = 0, uses_anonymous_args = 0
 800 0000 00B5     		push	{lr}
 801              	.LCFI15:
 802              		.cfi_def_cfa_offset 4
 803              		.cfi_offset 14, -4
 804 0002 8BB0     		sub	sp, sp, #44
 805              	.LCFI16:
 806              		.cfi_def_cfa_offset 48
 148:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 807              		.loc 1 148 3 view .LVU240
 148:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 808              		.loc 1 148 27 is_stmt 0 view .LVU241
 809 0004 0023     		movs	r3, #0
 810 0006 0893     		str	r3, [sp, #32]
 811 0008 0993     		str	r3, [sp, #36]
 149:Core/Src/tim.c **** 
 812              		.loc 1 149 3 is_stmt 1 view .LVU242
 149:Core/Src/tim.c **** 
 813              		.loc 1 149 22 is_stmt 0 view .LVU243
 814 000a 0193     		str	r3, [sp, #4]
 815 000c 0293     		str	r3, [sp, #8]
 816 000e 0393     		str	r3, [sp, #12]
 817 0010 0493     		str	r3, [sp, #16]
 818 0012 0593     		str	r3, [sp, #20]
 819 0014 0693     		str	r3, [sp, #24]
 820 0016 0793     		str	r3, [sp, #28]
 154:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 821              		.loc 1 154 3 is_stmt 1 view .LVU244
 154:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 822              		.loc 1 154 18 is_stmt 0 view .LVU245
 823 0018 2048     		ldr	r0, .L66
 824 001a 214A     		ldr	r2, .L66+4
 825 001c 0260     		str	r2, [r0]
 155:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 826              		.loc 1 155 3 is_stmt 1 view .LVU246
 155:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 827              		.loc 1 155 24 is_stmt 0 view .LVU247
 828 001e 4360     		str	r3, [r0, #4]
 156:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 829              		.loc 1 156 3 is_stmt 1 view .LVU248
 156:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 830              		.loc 1 156 26 is_stmt 0 view .LVU249
 831 0020 8360     		str	r3, [r0, #8]
 157:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 26


 832              		.loc 1 157 3 is_stmt 1 view .LVU250
 157:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 833              		.loc 1 157 21 is_stmt 0 view .LVU251
 834 0022 4FF6FF72 		movw	r2, #65535
 835 0026 C260     		str	r2, [r0, #12]
 158:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 836              		.loc 1 158 3 is_stmt 1 view .LVU252
 158:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 837              		.loc 1 158 28 is_stmt 0 view .LVU253
 838 0028 0361     		str	r3, [r0, #16]
 159:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 839              		.loc 1 159 3 is_stmt 1 view .LVU254
 159:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 840              		.loc 1 159 32 is_stmt 0 view .LVU255
 841 002a 8361     		str	r3, [r0, #24]
 160:Core/Src/tim.c ****   {
 842              		.loc 1 160 3 is_stmt 1 view .LVU256
 160:Core/Src/tim.c ****   {
 843              		.loc 1 160 7 is_stmt 0 view .LVU257
 844 002c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 845              	.LVL40:
 160:Core/Src/tim.c ****   {
 846              		.loc 1 160 6 view .LVU258
 847 0030 28BB     		cbnz	r0, .L61
 848              	.L55:
 164:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 849              		.loc 1 164 3 is_stmt 1 view .LVU259
 164:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 850              		.loc 1 164 37 is_stmt 0 view .LVU260
 851 0032 0023     		movs	r3, #0
 852 0034 0893     		str	r3, [sp, #32]
 165:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 853              		.loc 1 165 3 is_stmt 1 view .LVU261
 165:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 854              		.loc 1 165 33 is_stmt 0 view .LVU262
 855 0036 0993     		str	r3, [sp, #36]
 166:Core/Src/tim.c ****   {
 856              		.loc 1 166 3 is_stmt 1 view .LVU263
 166:Core/Src/tim.c ****   {
 857              		.loc 1 166 7 is_stmt 0 view .LVU264
 858 0038 08A9     		add	r1, sp, #32
 859 003a 1848     		ldr	r0, .L66
 860 003c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 861              	.LVL41:
 166:Core/Src/tim.c ****   {
 862              		.loc 1 166 6 view .LVU265
 863 0040 00BB     		cbnz	r0, .L62
 864              	.L56:
 170:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 865              		.loc 1 170 3 is_stmt 1 view .LVU266
 170:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 866              		.loc 1 170 20 is_stmt 0 view .LVU267
 867 0042 6023     		movs	r3, #96
 868 0044 0193     		str	r3, [sp, #4]
 171:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 869              		.loc 1 171 3 is_stmt 1 view .LVU268
 171:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 27


 870              		.loc 1 171 19 is_stmt 0 view .LVU269
 871 0046 0022     		movs	r2, #0
 872 0048 0292     		str	r2, [sp, #8]
 172:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 873              		.loc 1 172 3 is_stmt 1 view .LVU270
 172:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 874              		.loc 1 172 24 is_stmt 0 view .LVU271
 875 004a 0392     		str	r2, [sp, #12]
 173:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 876              		.loc 1 173 3 is_stmt 1 view .LVU272
 173:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 877              		.loc 1 173 24 is_stmt 0 view .LVU273
 878 004c 0592     		str	r2, [sp, #20]
 174:Core/Src/tim.c ****   {
 879              		.loc 1 174 3 is_stmt 1 view .LVU274
 174:Core/Src/tim.c ****   {
 880              		.loc 1 174 7 is_stmt 0 view .LVU275
 881 004e 01A9     		add	r1, sp, #4
 882 0050 1248     		ldr	r0, .L66
 883 0052 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 884              	.LVL42:
 174:Core/Src/tim.c ****   {
 885              		.loc 1 174 6 view .LVU276
 886 0056 C0B9     		cbnz	r0, .L63
 887              	.L57:
 178:Core/Src/tim.c ****   {
 888              		.loc 1 178 3 is_stmt 1 view .LVU277
 178:Core/Src/tim.c ****   {
 889              		.loc 1 178 7 is_stmt 0 view .LVU278
 890 0058 0422     		movs	r2, #4
 891 005a 0DEB0201 		add	r1, sp, r2
 892 005e 0F48     		ldr	r0, .L66
 893 0060 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 894              	.LVL43:
 178:Core/Src/tim.c ****   {
 895              		.loc 1 178 6 view .LVU279
 896 0064 A0B9     		cbnz	r0, .L64
 897              	.L58:
 182:Core/Src/tim.c ****   {
 898              		.loc 1 182 3 is_stmt 1 view .LVU280
 182:Core/Src/tim.c ****   {
 899              		.loc 1 182 7 is_stmt 0 view .LVU281
 900 0066 0C22     		movs	r2, #12
 901 0068 01A9     		add	r1, sp, #4
 902 006a 0C48     		ldr	r0, .L66
 903 006c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 904              	.LVL44:
 182:Core/Src/tim.c ****   {
 905              		.loc 1 182 6 view .LVU282
 906 0070 88B9     		cbnz	r0, .L65
 907              	.L59:
 189:Core/Src/tim.c **** 
 908              		.loc 1 189 3 is_stmt 1 view .LVU283
 909 0072 0A48     		ldr	r0, .L66
 910 0074 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 911              	.LVL45:
 191:Core/Src/tim.c **** /* TIM12 init function */
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 28


 912              		.loc 1 191 1 is_stmt 0 view .LVU284
 913 0078 0BB0     		add	sp, sp, #44
 914              	.LCFI17:
 915              		.cfi_remember_state
 916              		.cfi_def_cfa_offset 4
 917              		@ sp needed
 918 007a 5DF804FB 		ldr	pc, [sp], #4
 919              	.L61:
 920              	.LCFI18:
 921              		.cfi_restore_state
 162:Core/Src/tim.c ****   }
 922              		.loc 1 162 5 is_stmt 1 view .LVU285
 923 007e FFF7FEFF 		bl	Error_Handler
 924              	.LVL46:
 925 0082 D6E7     		b	.L55
 926              	.L62:
 168:Core/Src/tim.c ****   }
 927              		.loc 1 168 5 view .LVU286
 928 0084 FFF7FEFF 		bl	Error_Handler
 929              	.LVL47:
 930 0088 DBE7     		b	.L56
 931              	.L63:
 176:Core/Src/tim.c ****   }
 932              		.loc 1 176 5 view .LVU287
 933 008a FFF7FEFF 		bl	Error_Handler
 934              	.LVL48:
 935 008e E3E7     		b	.L57
 936              	.L64:
 180:Core/Src/tim.c ****   }
 937              		.loc 1 180 5 view .LVU288
 938 0090 FFF7FEFF 		bl	Error_Handler
 939              	.LVL49:
 940 0094 E7E7     		b	.L58
 941              	.L65:
 184:Core/Src/tim.c ****   }
 942              		.loc 1 184 5 view .LVU289
 943 0096 FFF7FEFF 		bl	Error_Handler
 944              	.LVL50:
 945 009a EAE7     		b	.L59
 946              	.L67:
 947              		.align	2
 948              	.L66:
 949 009c 00000000 		.word	htim4
 950 00a0 00080040 		.word	1073743872
 951              		.cfi_endproc
 952              	.LFE241:
 954              		.section	.text.MX_TIM12_Init,"ax",%progbits
 955              		.align	1
 956              		.global	MX_TIM12_Init
 957              		.syntax unified
 958              		.thumb
 959              		.thumb_func
 961              	MX_TIM12_Init:
 962              	.LFB242:
 194:Core/Src/tim.c **** 
 963              		.loc 1 194 1 view -0
 964              		.cfi_startproc
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 29


 965              		@ args = 0, pretend = 0, frame = 32
 966              		@ frame_needed = 0, uses_anonymous_args = 0
 967 0000 00B5     		push	{lr}
 968              	.LCFI19:
 969              		.cfi_def_cfa_offset 4
 970              		.cfi_offset 14, -4
 971 0002 89B0     		sub	sp, sp, #36
 972              	.LCFI20:
 973              		.cfi_def_cfa_offset 40
 200:Core/Src/tim.c **** 
 974              		.loc 1 200 3 view .LVU291
 200:Core/Src/tim.c **** 
 975              		.loc 1 200 22 is_stmt 0 view .LVU292
 976 0004 0023     		movs	r3, #0
 977 0006 0193     		str	r3, [sp, #4]
 978 0008 0293     		str	r3, [sp, #8]
 979 000a 0393     		str	r3, [sp, #12]
 980 000c 0493     		str	r3, [sp, #16]
 981 000e 0593     		str	r3, [sp, #20]
 982 0010 0693     		str	r3, [sp, #24]
 983 0012 0793     		str	r3, [sp, #28]
 205:Core/Src/tim.c ****   htim12.Init.Prescaler = 1;
 984              		.loc 1 205 3 is_stmt 1 view .LVU293
 205:Core/Src/tim.c ****   htim12.Init.Prescaler = 1;
 985              		.loc 1 205 19 is_stmt 0 view .LVU294
 986 0014 1748     		ldr	r0, .L76
 987 0016 184A     		ldr	r2, .L76+4
 988 0018 0260     		str	r2, [r0]
 206:Core/Src/tim.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 989              		.loc 1 206 3 is_stmt 1 view .LVU295
 206:Core/Src/tim.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 990              		.loc 1 206 25 is_stmt 0 view .LVU296
 991 001a 0122     		movs	r2, #1
 992 001c 4260     		str	r2, [r0, #4]
 207:Core/Src/tim.c ****   htim12.Init.Period = 899;
 993              		.loc 1 207 3 is_stmt 1 view .LVU297
 207:Core/Src/tim.c ****   htim12.Init.Period = 899;
 994              		.loc 1 207 27 is_stmt 0 view .LVU298
 995 001e 8360     		str	r3, [r0, #8]
 208:Core/Src/tim.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 996              		.loc 1 208 3 is_stmt 1 view .LVU299
 208:Core/Src/tim.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 997              		.loc 1 208 22 is_stmt 0 view .LVU300
 998 0020 40F28332 		movw	r2, #899
 999 0024 C260     		str	r2, [r0, #12]
 209:Core/Src/tim.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1000              		.loc 1 209 3 is_stmt 1 view .LVU301
 209:Core/Src/tim.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1001              		.loc 1 209 29 is_stmt 0 view .LVU302
 1002 0026 0361     		str	r3, [r0, #16]
 210:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 1003              		.loc 1 210 3 is_stmt 1 view .LVU303
 210:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 1004              		.loc 1 210 33 is_stmt 0 view .LVU304
 1005 0028 8361     		str	r3, [r0, #24]
 211:Core/Src/tim.c ****   {
 1006              		.loc 1 211 3 is_stmt 1 view .LVU305
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 30


 211:Core/Src/tim.c ****   {
 1007              		.loc 1 211 7 is_stmt 0 view .LVU306
 1008 002a FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1009              	.LVL51:
 211:Core/Src/tim.c ****   {
 1010              		.loc 1 211 6 view .LVU307
 1011 002e B8B9     		cbnz	r0, .L73
 1012              	.L69:
 215:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1013              		.loc 1 215 3 is_stmt 1 view .LVU308
 215:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1014              		.loc 1 215 20 is_stmt 0 view .LVU309
 1015 0030 6023     		movs	r3, #96
 1016 0032 0193     		str	r3, [sp, #4]
 216:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1017              		.loc 1 216 3 is_stmt 1 view .LVU310
 216:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1018              		.loc 1 216 19 is_stmt 0 view .LVU311
 1019 0034 0022     		movs	r2, #0
 1020 0036 0292     		str	r2, [sp, #8]
 217:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1021              		.loc 1 217 3 is_stmt 1 view .LVU312
 217:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1022              		.loc 1 217 24 is_stmt 0 view .LVU313
 1023 0038 0392     		str	r2, [sp, #12]
 218:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1024              		.loc 1 218 3 is_stmt 1 view .LVU314
 218:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1025              		.loc 1 218 24 is_stmt 0 view .LVU315
 1026 003a 0592     		str	r2, [sp, #20]
 219:Core/Src/tim.c ****   {
 1027              		.loc 1 219 3 is_stmt 1 view .LVU316
 219:Core/Src/tim.c ****   {
 1028              		.loc 1 219 7 is_stmt 0 view .LVU317
 1029 003c 01A9     		add	r1, sp, #4
 1030 003e 0D48     		ldr	r0, .L76
 1031 0040 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1032              	.LVL52:
 219:Core/Src/tim.c ****   {
 1033              		.loc 1 219 6 view .LVU318
 1034 0044 78B9     		cbnz	r0, .L74
 1035              	.L70:
 223:Core/Src/tim.c ****   {
 1036              		.loc 1 223 3 is_stmt 1 view .LVU319
 223:Core/Src/tim.c ****   {
 1037              		.loc 1 223 7 is_stmt 0 view .LVU320
 1038 0046 0422     		movs	r2, #4
 1039 0048 0DEB0201 		add	r1, sp, r2
 1040 004c 0948     		ldr	r0, .L76
 1041 004e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1042              	.LVL53:
 223:Core/Src/tim.c ****   {
 1043              		.loc 1 223 6 view .LVU321
 1044 0052 58B9     		cbnz	r0, .L75
 1045              	.L71:
 230:Core/Src/tim.c **** 
 1046              		.loc 1 230 3 is_stmt 1 view .LVU322
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 31


 1047 0054 0748     		ldr	r0, .L76
 1048 0056 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1049              	.LVL54:
 232:Core/Src/tim.c **** 
 1050              		.loc 1 232 1 is_stmt 0 view .LVU323
 1051 005a 09B0     		add	sp, sp, #36
 1052              	.LCFI21:
 1053              		.cfi_remember_state
 1054              		.cfi_def_cfa_offset 4
 1055              		@ sp needed
 1056 005c 5DF804FB 		ldr	pc, [sp], #4
 1057              	.L73:
 1058              	.LCFI22:
 1059              		.cfi_restore_state
 213:Core/Src/tim.c ****   }
 1060              		.loc 1 213 5 is_stmt 1 view .LVU324
 1061 0060 FFF7FEFF 		bl	Error_Handler
 1062              	.LVL55:
 1063 0064 E4E7     		b	.L69
 1064              	.L74:
 221:Core/Src/tim.c ****   }
 1065              		.loc 1 221 5 view .LVU325
 1066 0066 FFF7FEFF 		bl	Error_Handler
 1067              	.LVL56:
 1068 006a ECE7     		b	.L70
 1069              	.L75:
 225:Core/Src/tim.c ****   }
 1070              		.loc 1 225 5 view .LVU326
 1071 006c FFF7FEFF 		bl	Error_Handler
 1072              	.LVL57:
 1073 0070 F0E7     		b	.L71
 1074              	.L77:
 1075 0072 00BF     		.align	2
 1076              	.L76:
 1077 0074 00000000 		.word	htim12
 1078 0078 00180040 		.word	1073747968
 1079              		.cfi_endproc
 1080              	.LFE242:
 1082              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1083              		.align	1
 1084              		.global	HAL_TIM_PWM_MspDeInit
 1085              		.syntax unified
 1086              		.thumb
 1087              		.thumb_func
 1089              	HAL_TIM_PWM_MspDeInit:
 1090              	.LVL58:
 1091              	.LFB245:
 387:Core/Src/tim.c **** 
 388:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 389:Core/Src/tim.c **** {
 1092              		.loc 1 389 1 view -0
 1093              		.cfi_startproc
 1094              		@ args = 0, pretend = 0, frame = 0
 1095              		@ frame_needed = 0, uses_anonymous_args = 0
 1096              		@ link register save eliminated.
 390:Core/Src/tim.c **** 
 391:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM2)
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 32


 1097              		.loc 1 391 3 view .LVU328
 1098              		.loc 1 391 19 is_stmt 0 view .LVU329
 1099 0000 0368     		ldr	r3, [r0]
 1100              		.loc 1 391 5 view .LVU330
 1101 0002 B3F1804F 		cmp	r3, #1073741824
 1102 0006 09D0     		beq	.L83
 392:Core/Src/tim.c ****   {
 393:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 394:Core/Src/tim.c **** 
 395:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 396:Core/Src/tim.c ****     /* Peripheral clock disable */
 397:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 398:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 399:Core/Src/tim.c **** 
 400:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 401:Core/Src/tim.c ****   }
 402:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM3)
 1103              		.loc 1 402 8 is_stmt 1 view .LVU331
 1104              		.loc 1 402 10 is_stmt 0 view .LVU332
 1105 0008 124A     		ldr	r2, .L87
 1106 000a 9342     		cmp	r3, r2
 1107 000c 0CD0     		beq	.L84
 403:Core/Src/tim.c ****   {
 404:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 405:Core/Src/tim.c **** 
 406:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 407:Core/Src/tim.c ****     /* Peripheral clock disable */
 408:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 409:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 410:Core/Src/tim.c **** 
 411:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 412:Core/Src/tim.c ****   }
 413:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM4)
 1108              		.loc 1 413 8 is_stmt 1 view .LVU333
 1109              		.loc 1 413 10 is_stmt 0 view .LVU334
 1110 000e 124A     		ldr	r2, .L87+4
 1111 0010 9342     		cmp	r3, r2
 1112 0012 10D0     		beq	.L85
 414:Core/Src/tim.c ****   {
 415:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 416:Core/Src/tim.c **** 
 417:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 418:Core/Src/tim.c ****     /* Peripheral clock disable */
 419:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 420:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 421:Core/Src/tim.c **** 
 422:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 423:Core/Src/tim.c ****   }
 424:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM12)
 1113              		.loc 1 424 8 is_stmt 1 view .LVU335
 1114              		.loc 1 424 10 is_stmt 0 view .LVU336
 1115 0014 114A     		ldr	r2, .L87+8
 1116 0016 9342     		cmp	r3, r2
 1117 0018 14D0     		beq	.L86
 1118              	.L78:
 425:Core/Src/tim.c ****   {
 426:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspDeInit 0 */
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 33


 427:Core/Src/tim.c **** 
 428:Core/Src/tim.c ****   /* USER CODE END TIM12_MspDeInit 0 */
 429:Core/Src/tim.c ****     /* Peripheral clock disable */
 430:Core/Src/tim.c ****     __HAL_RCC_TIM12_CLK_DISABLE();
 431:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspDeInit 1 */
 432:Core/Src/tim.c **** 
 433:Core/Src/tim.c ****   /* USER CODE END TIM12_MspDeInit 1 */
 434:Core/Src/tim.c ****   }
 435:Core/Src/tim.c **** }
 1119              		.loc 1 435 1 view .LVU337
 1120 001a 7047     		bx	lr
 1121              	.L83:
 397:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1122              		.loc 1 397 5 is_stmt 1 view .LVU338
 1123 001c 104A     		ldr	r2, .L87+12
 1124 001e 136C     		ldr	r3, [r2, #64]
 1125 0020 23F00103 		bic	r3, r3, #1
 1126 0024 1364     		str	r3, [r2, #64]
 1127 0026 7047     		bx	lr
 1128              	.L84:
 408:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1129              		.loc 1 408 5 view .LVU339
 1130 0028 02F50D32 		add	r2, r2, #144384
 1131 002c 136C     		ldr	r3, [r2, #64]
 1132 002e 23F00203 		bic	r3, r3, #2
 1133 0032 1364     		str	r3, [r2, #64]
 1134 0034 7047     		bx	lr
 1135              	.L85:
 419:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1136              		.loc 1 419 5 view .LVU340
 1137 0036 02F50C32 		add	r2, r2, #143360
 1138 003a 136C     		ldr	r3, [r2, #64]
 1139 003c 23F00403 		bic	r3, r3, #4
 1140 0040 1364     		str	r3, [r2, #64]
 1141 0042 7047     		bx	lr
 1142              	.L86:
 430:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspDeInit 1 */
 1143              		.loc 1 430 5 view .LVU341
 1144 0044 02F50832 		add	r2, r2, #139264
 1145 0048 136C     		ldr	r3, [r2, #64]
 1146 004a 23F04003 		bic	r3, r3, #64
 1147 004e 1364     		str	r3, [r2, #64]
 1148              		.loc 1 435 1 is_stmt 0 view .LVU342
 1149 0050 E3E7     		b	.L78
 1150              	.L88:
 1151 0052 00BF     		.align	2
 1152              	.L87:
 1153 0054 00040040 		.word	1073742848
 1154 0058 00080040 		.word	1073743872
 1155 005c 00180040 		.word	1073747968
 1156 0060 00380240 		.word	1073887232
 1157              		.cfi_endproc
 1158              	.LFE245:
 1160              		.global	htim12
 1161              		.section	.bss.htim12,"aw",%nobits
 1162              		.align	2
 1165              	htim12:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 34


 1166 0000 00000000 		.space	72
 1166      00000000 
 1166      00000000 
 1166      00000000 
 1166      00000000 
 1167              		.global	htim4
 1168              		.section	.bss.htim4,"aw",%nobits
 1169              		.align	2
 1172              	htim4:
 1173 0000 00000000 		.space	72
 1173      00000000 
 1173      00000000 
 1173      00000000 
 1173      00000000 
 1174              		.global	htim3
 1175              		.section	.bss.htim3,"aw",%nobits
 1176              		.align	2
 1179              	htim3:
 1180 0000 00000000 		.space	72
 1180      00000000 
 1180      00000000 
 1180      00000000 
 1180      00000000 
 1181              		.global	htim2
 1182              		.section	.bss.htim2,"aw",%nobits
 1183              		.align	2
 1186              	htim2:
 1187 0000 00000000 		.space	72
 1187      00000000 
 1187      00000000 
 1187      00000000 
 1187      00000000 
 1188              		.text
 1189              	.Letext0:
 1190              		.file 2 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/machine/_default_ty
 1191              		.file 3 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdint.h"
 1192              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 1193              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1194              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1195              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1196              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1197              		.file 9 "Core/Inc/tim.h"
 1198              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1199              		.file 11 "Core/Inc/main.h"
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s 			page 35


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:21     .text.HAL_TIM_PWM_MspInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:27     .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:152    .text.HAL_TIM_PWM_MspInit:00000088 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:160    .text.HAL_TIM_MspPostInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:166    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:430    .text.HAL_TIM_MspPostInit:00000114 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:440    .text.MX_TIM2_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:446    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:616    .text.MX_TIM2_Init:000000b0 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:1186   .bss.htim2:00000000 htim2
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:621    .text.MX_TIM3_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:627    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:782    .text.MX_TIM3_Init:0000009c $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:1179   .bss.htim3:00000000 htim3
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:788    .text.MX_TIM4_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:794    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:949    .text.MX_TIM4_Init:0000009c $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:1172   .bss.htim4:00000000 htim4
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:955    .text.MX_TIM12_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:961    .text.MX_TIM12_Init:00000000 MX_TIM12_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:1077   .text.MX_TIM12_Init:00000074 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:1165   .bss.htim12:00000000 htim12
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:1083   .text.HAL_TIM_PWM_MspDeInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:1089   .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:1153   .text.HAL_TIM_PWM_MspDeInit:00000054 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:1162   .bss.htim12:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:1169   .bss.htim4:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:1176   .bss.htim3:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccx3ltLX.s:1183   .bss.htim2:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
Error_Handler
