// Seed: 1263497449
program module_0 (
    input tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input supply1 id_3
);
  assign module_2.id_3 = 0;
endprogram
module module_1 (
    input wire id_0,
    output tri0 id_1,
    input tri id_2,
    input wor id_3,
    input tri1 id_4,
    input uwire id_5,
    output tri0 id_6,
    output wor id_7,
    output supply0 id_8
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_0
  );
  assign modCall_1.id_3 = 0;
  initial if ("") if (1);
  logic id_10;
  ;
endmodule
module module_2 (
    input  uwire id_0,
    output logic id_1
);
  logic id_3 = id_3;
  not primCall (id_1, id_3);
  always id_1 = id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0
  );
  logic [7:0][-1] id_4;
  wire id_5;
  always id_3 = id_4;
endmodule
