m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation
Xverbosity_pkg
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1619514222
!i10b 1
!s100 1LKXk98oFzia^4f:_THR]1
ICJl0XWjOomk30^D]8Co_z3
VCJl0XWjOomk30^D]8Co_z3
S1
R0
w1619280933
8../../AvalonRiscV_QSYS_tb/simulation/submodules/verbosity_pkg.sv
F../../AvalonRiscV_QSYS_tb/simulation/submodules/verbosity_pkg.sv
L0 61
OV;L;10.5b;63
r1
!s85 0
31
!s108 1619514222.000000
!s107 ../../AvalonRiscV_QSYS_tb/simulation/submodules/verbosity_pkg.sv|
!s90 -reportprogress|300|-sv|../../AvalonRiscV_QSYS_tb/simulation/submodules/verbosity_pkg.sv|-work|altera_common_sv_packages|
!i113 1
o-sv -work altera_common_sv_packages
tCvgOpt 0
