Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Fri Jun 26 20:08:59 2015
| Host         : radar-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -file KC705_fmc150_timing_summary_routed.rpt -pb KC705_fmc150_timing_summary_routed.pb
| Design       : KC705_fmc150
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-03-13
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 87 register/latch pins with no clock driven by root clock pin: fmc150_spi_ctrl_inst/ads62p49_ctrl_inst/serial_clk_reg/C (HIGH)

 There are 107 register/latch pins with no clock driven by root clock pin: fmc150_spi_ctrl_inst/amc7823_ctrl_inst/serial_clk_reg/C (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/serial_clk_reg/C (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: fmc150_spi_ctrl_inst/dac3283_ctrl_inst/serial_clk_reg/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mmcm_inst/U0/mmcm_adv_inst/LOCKED (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[4]/C (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1169 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 2 unexpandable clock pairs. (HIGH)


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.037       -0.904                     35                23013        0.044        0.000                      0                23013        0.195        0.000                       0                 10799  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                    ------------         ----------      --------------
clk_ab_p                                                 {0.000 2.034}        4.069           245.761         
  CLK_OUT1_mmcm_adac                                     {0.000 32.552}       65.104          15.360          
  CLK_OUT2_mmcm_adac                                     {0.000 4.069}        8.138           122.880         
  CLK_OUT3_mmcm_adac                                     {0.000 2.034}        4.069           245.761         
  CLK_OUT4_mmcm_adac                                     {0.000 1.017}        2.034           491.521         
  clkfbout_mmcm_adac                                     {0.000 2.034}        4.069           245.761         
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK    {0.000 15.000}       30.000          33.333          
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          
mmcm_inst/U0/CLK_IN1                                     {0.000 2.500}        5.000           200.000         
  CLK_OUT1_mmcm                                          {0.000 5.000}        10.000          100.000         
  CLK_OUT2_mmcm                                          {0.000 2.500}        5.000           200.000         
  clkfbout_mmcm                                          {0.000 2.500}        5.000           200.000         
sysclk_p                                                 {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_ab_p                                                                                                                                                                                                   0.634        0.000                       0                     6  
  CLK_OUT1_mmcm_adac                                          62.595        0.000                      0                   36        0.211        0.000                      0                   36       32.152        0.000                       0                    22  
  CLK_OUT2_mmcm_adac                                           4.484        0.000                      0                  184        0.138        0.000                      0                  184        3.669        0.000                       0                    98  
  CLK_OUT3_mmcm_adac                                           0.379        0.000                      0                 2918        0.069        0.000                      0                 2918        1.392        0.000                       0                  1478  
  CLK_OUT4_mmcm_adac                                          -0.008       -0.031                      4                14009        0.054        0.000                      0                14009        0.195        0.000                       0                  5883  
  clkfbout_mmcm_adac                                                                                                                                                                                       2.660        0.000                       0                     3  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         26.176        0.000                      0                  917        0.044        0.000                      0                  917       14.232        0.000                       0                   460  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       59.473        0.000                      0                    1        0.211        0.000                      0                    1       29.650        0.000                       0                     1  
mmcm_inst/U0/CLK_IN1                                                                                                                                                                                       1.100        0.000                       0                     4  
  CLK_OUT1_mmcm                                                3.957        0.000                      0                 4505        0.085        0.000                      0                 4505        4.232        0.000                       0                  2846  
  CLK_OUT2_mmcm                                                                                                                                                                                            0.264        0.000                       0                     3  
  clkfbout_mmcm                                                                                                                                                                                            3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_OUT3_mmcm_adac                                       CLK_OUT1_mmcm_adac                                             1.900        0.000                      0                    1        0.330        0.000                      0                    1  
CLK_OUT3_mmcm_adac                                       CLK_OUT2_mmcm_adac                                             1.986        0.000                      0                    4        0.163        0.000                      0                    4  
CLK_OUT1_mmcm_adac                                       CLK_OUT3_mmcm_adac                                             2.159        0.000                      0                    1        0.152        0.000                      0                    1  
CLK_OUT2_mmcm_adac                                       CLK_OUT3_mmcm_adac                                             0.586        0.000                      0                   42        0.104        0.000                      0                   42  
CLK_OUT4_mmcm_adac                                       CLK_OUT3_mmcm_adac                                             0.136        0.000                      0                  102        0.099        0.000                      0                  102  
CLK_OUT1_mmcm_adac                                       CLK_OUT4_mmcm_adac                                             0.260        0.000                      0                    2        0.093        0.000                      0                    2  
CLK_OUT3_mmcm_adac                                       CLK_OUT4_mmcm_adac                                            -0.037       -0.904                     35                  149        0.103        0.000                      0                  149  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         60.855        0.000                      0                   18       26.883        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      CLK_OUT1_mmcm                                          CLK_OUT1_mmcm                                                7.401        0.000                      0                  123        0.295        0.000                      0                  123  
**async_default**                                      CLK_OUT3_mmcm_adac                                     CLK_OUT1_mmcm_adac                                           1.787        0.000                      0                   18        0.185        0.000                      0                   18  
**async_default**                                      dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       26.649        0.000                      0                   98        0.258        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_ab_p
  To Clock:  clk_ab_p

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        0.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ab_p
Waveform:           { 0 2.0345 }
Period:             4.069
Sources:            { clk_ab_p }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     4.069   2.998   MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   4.069   95.931  MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            1.400     2.034   0.634   MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1    n/a            1.400     2.034   0.634   MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_mmcm_adac
  To Clock:  CLK_OUT1_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack       62.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             62.595ns  (required time - arrival time)
  Source:                 DUC_DDC_inst/debounce_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            DUC_DDC_inst/debounce_rst_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             CLK_OUT1_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (CLK_OUT1_mmcm_adac rise@65.104ns - CLK_OUT1_mmcm_adac rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.459ns (18.956%)  route 1.962ns (81.044%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.462ns = ( 65.566 - 65.104 ) 
    Source Clock Delay      (SCD):    0.344ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          1.621     0.344    DUC_DDC_inst/I2
    SLICE_X36Y81                                                      r  DUC_DDC_inst/debounce_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDCE (Prop_fdce_C_Q)         0.204     0.548 r  DUC_DDC_inst/debounce_cnt_reg[9]/Q
                         net (fo=2, routed)           0.709     1.257    DUC_DDC_inst/debounce_cnt[9]
    SLICE_X36Y82         LUT6 (Prop_lut6_I2_O)        0.126     1.383 r  DUC_DDC_inst/debounce_cnt[15]_i_8/O
                         net (fo=1, routed)           0.236     1.619    DUC_DDC_inst/n_0_debounce_cnt[15]_i_8
    SLICE_X36Y82         LUT3 (Prop_lut3_I2_O)        0.043     1.662 r  DUC_DDC_inst/debounce_cnt[15]_i_3/O
                         net (fo=3, routed)           0.341     2.004    DUC_DDC_inst/n_0_debounce_cnt[15]_i_3
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.043     2.047 r  DUC_DDC_inst/debounce_cnt[15]_i_7/O
                         net (fo=16, routed)          0.676     2.723    DUC_DDC_inst/n_0_debounce_cnt[15]_i_7
    SLICE_X34Y86         LUT3 (Prop_lut3_I1_O)        0.043     2.766 r  DUC_DDC_inst/debounce_rst_i_1/O
                         net (fo=1, routed)           0.000     2.766    DUC_DDC_inst/n_0_debounce_rst_i_1
    SLICE_X34Y86         FDCE                                         r  DUC_DDC_inst/debounce_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                     65.104    65.104 r  
    AD23                                              0.000    65.104 r  clk_ab_p
                         net (fo=0)                   0.000    65.104    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678    65.782 r  ibufds_inst/O
                         net (fo=1, routed)           0.000    65.782    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    66.357 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425    68.783    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    61.652 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    63.988    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    64.071 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          1.495    65.566    DUC_DDC_inst/I2
    SLICE_X34Y86                                                      r  DUC_DDC_inst/debounce_rst_reg/C
                         clock pessimism             -0.153    65.412    
                         clock uncertainty           -0.086    65.326    
    SLICE_X34Y86         FDCE (Setup_fdce_C_D)        0.034    65.360    DUC_DDC_inst/debounce_rst_reg
  -------------------------------------------------------------------
                         required time                         65.360    
                         arrival time                          -2.766    
  -------------------------------------------------------------------
                         slack                                 62.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 DUC_DDC_inst/debounce_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            DUC_DDC_inst/debounce_rst_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             CLK_OUT1_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_adac rise@0.000ns - CLK_OUT1_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.309%)  route 0.143ns (52.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.064ns
    Source Clock Delay      (SCD):    0.767ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          0.683     0.767    DUC_DDC_inst/I2
    SLICE_X34Y86                                                      r  DUC_DDC_inst/debounce_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDCE (Prop_fdce_C_Q)         0.100     0.867 r  DUC_DDC_inst/debounce_rst_reg/Q
                         net (fo=2, routed)           0.143     1.009    DUC_DDC_inst/debounce_rst
    SLICE_X34Y86         LUT3 (Prop_lut3_I2_O)        0.028     1.037 r  DUC_DDC_inst/debounce_rst_i_1/O
                         net (fo=1, routed)           0.000     1.037    DUC_DDC_inst/n_0_debounce_rst_i_1
    SLICE_X34Y86         FDCE                                         r  DUC_DDC_inst/debounce_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          0.922     1.064    DUC_DDC_inst/I2
    SLICE_X34Y86                                                      r  DUC_DDC_inst/debounce_rst_reg/C
                         clock pessimism             -0.298     0.767    
    SLICE_X34Y86         FDCE (Hold_fdce_C_D)         0.060     0.827    DUC_DDC_inst/debounce_rst_reg
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_mmcm_adac
Waveform:           { 0 32.552 }
Period:             65.104
Sources:            { mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408     65.104  63.695   BUFGCTRL_X0Y10   mmcm_adac_inst/U0/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   65.104  148.256  MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.400     32.552  32.152   SLICE_X36Y80     DUC_DDC_inst/debounce_cnt_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.350     32.552  32.202   SLICE_X36Y81     DUC_DDC_inst/debounce_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT2_mmcm_adac
  To Clock:  CLK_OUT2_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        4.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 io_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            idelay_LD_cha_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             CLK_OUT2_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (CLK_OUT2_mmcm_adac rise@8.138ns - CLK_OUT2_mmcm_adac rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 0.266ns (7.269%)  route 3.393ns (92.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 8.822 - 8.138 ) 
    Source Clock Delay      (SCD):    0.422ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          1.699     0.422    clk_out2
    SLICE_X5Y99                                                       r  io_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.223     0.645 r  io_rst_reg/Q
                         net (fo=14, routed)          3.393     4.039    n_0_io_rst_reg
    SLICE_X1Y25          LUT2 (Prop_lut2_I1_O)        0.043     4.082 r  idelay_LD_cha_i_1/O
                         net (fo=1, routed)           0.000     4.082    LD01_out
    SLICE_X1Y25          FDCE                                         r  idelay_LD_cha_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      8.138     8.138 r  
    AD23                                              0.000     8.138 r  clk_ab_p
                         net (fo=0)                   0.000     8.138    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     8.816 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     8.816    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.391 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425    11.817    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     4.686 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     7.022    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.105 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          1.717     8.822    clk_out2
    SLICE_X1Y25                                                       r  idelay_LD_cha_reg/C
                         clock pessimism             -0.226     8.595    
                         clock uncertainty           -0.063     8.533    
    SLICE_X1Y25          FDCE (Setup_fdce_C_D)        0.033     8.566    idelay_LD_cha_reg
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -4.082    
  -------------------------------------------------------------------
                         slack                                  4.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 chb_cntvaluein_update_122_88MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            chb_cntvaluein_update_122_88MHz_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             CLK_OUT2_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT2_mmcm_adac rise@0.000ns - CLK_OUT2_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    0.829ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          0.745     0.829    clk_out2
    SLICE_X12Y39                                                      r  chb_cntvaluein_update_122_88MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.107     0.936 r  chb_cntvaluein_update_122_88MHz_reg[0]/Q
                         net (fo=1, routed)           0.054     0.989    chb_cntvaluein_update_122_88MHz[0]
    SLICE_X12Y39         FDCE                                         r  chb_cntvaluein_update_122_88MHz_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          1.006     1.148    clk_out2
    SLICE_X12Y39                                                      r  chb_cntvaluein_update_122_88MHz_r_reg[0]/C
                         clock pessimism             -0.320     0.829    
    SLICE_X12Y39         FDCE (Hold_fdce_C_D)         0.023     0.852    chb_cntvaluein_update_122_88MHz_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT2_mmcm_adac
Waveform:           { 0 4.069 }
Period:             8.138
Sources:            { mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000     8.138   6.138    IDELAY_X0Y26     IDELAYE2_inst_ADC_CLK/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   8.138   205.222  MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.400     4.069   3.669    SLICE_X12Y39     chb_cntvaluein_update_122_88MHz_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     4.069   3.719    SLICE_X0Y25      cha_cntvaluein_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT3_mmcm_adac
  To Clock:  CLK_OUT3_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 adc_dout_i_245_76_MSPS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            ADC_auto_calibration_chA/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (CLK_OUT3_mmcm_adac rise@4.069ns - CLK_OUT3_mmcm_adac rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.774ns (23.392%)  route 2.535ns (76.608%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.625ns = ( 4.694 - 4.069 ) 
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        1.873     0.596    n_2_mmcm_adac_inst
    SLICE_X1Y5                                                        r  adc_dout_i_245_76_MSPS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.223     0.819 r  adc_dout_i_245_76_MSPS_reg[7]/Q
                         net (fo=6, routed)           1.406     2.226    ADC_auto_calibration_chA/D[7]
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.043     2.269 r  ADC_auto_calibration_chA/FSM_onehot_state[7]_i_15/O
                         net (fo=1, routed)           0.000     2.269    ADC_auto_calibration_chA/n_0_FSM_onehot_state[7]_i_15
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     2.464 r  ADC_auto_calibration_chA/FSM_onehot_state_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.464    ADC_auto_calibration_chA/n_0_FSM_onehot_state_reg[7]_i_10
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.603 f  ADC_auto_calibration_chA/FSM_onehot_state_reg[7]_i_4/CO[0]
                         net (fo=7, routed)           0.589     3.191    ADC_auto_calibration_chA/n_3_FSM_onehot_state_reg[7]_i_4
    SLICE_X28Y29         LUT6 (Prop_lut6_I1_O)        0.131     3.322 r  ADC_auto_calibration_chA/FSM_onehot_state[7]_i_7/O
                         net (fo=1, routed)           0.184     3.506    ADC_auto_calibration_chA/n_0_FSM_onehot_state[7]_i_7
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.043     3.549 r  ADC_auto_calibration_chA/FSM_onehot_state[7]_i_1__0/O
                         net (fo=8, routed)           0.356     3.905    ADC_auto_calibration_chA/n_0_FSM_onehot_state[7]_i_1__0
    SLICE_X29Y28         FDPE                                         r  ADC_auto_calibration_chA/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      4.069     4.069 r  
    AD23                                              0.000     4.069 r  clk_ab_p
                         net (fo=0)                   0.000     4.069    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     4.747 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     4.747    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     5.322 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     7.748    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131     0.617 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336     2.953    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.036 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        1.658     4.694    ADC_auto_calibration_chA/I2
    SLICE_X29Y28                                                      r  ADC_auto_calibration_chA/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.151     4.542    
                         clock uncertainty           -0.057     4.485    
    SLICE_X29Y28         FDPE (Setup_fdpe_C_CE)      -0.201     4.284    ADC_auto_calibration_chA/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.284    
                         arrival time                          -3.905    
  -------------------------------------------------------------------
                         slack                                  0.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_mmcm_adac rise@0.000ns - CLK_OUT3_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.091ns (23.632%)  route 0.294ns (76.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    0.832ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        0.748     0.832    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X9Y45                                                       r  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.091     0.923 r  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/Q
                         net (fo=5, routed)           0.294     1.217    ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/Q[9]
    RAMB36_X0Y10         RAMB36E1                                     r  ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        0.966     1.108    ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y10                                                      r  ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.107     1.001    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.147     1.148    ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT3_mmcm_adac
Waveform:           { 0 2.0345 }
Period:             4.069
Sources:            { mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     4.069   2.230    RAMB36_X1Y11     DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/dds0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   4.069   209.291  MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642     2.034   1.392    SLICE_X8Y56      ila_dac_baseband_ADC/U0/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     2.034   1.392    SLICE_X22Y84     DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_with_throttle.i_output_fifo/fifo0/fifo_1_reg[3][27]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT4_mmcm_adac
  To Clock:  CLK_OUT4_mmcm_adac

Setup :            4  Failing Endpoints,  Worst Slack       -0.008ns,  Total Violation       -0.031ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.008ns  (required time - arrival time)
  Source:                 DUC_DDC_inst/chirp_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Destination:            DUC_DDC_inst/tuning_word_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Path Group:             CLK_OUT4_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (CLK_OUT4_mmcm_adac rise@2.034ns - CLK_OUT4_mmcm_adac rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.352ns (21.202%)  route 1.308ns (78.798%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.467ns = ( 2.501 - 2.034 ) 
    Source Clock Delay      (SCD):    0.359ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        1.636     0.359    DUC_DDC_inst/CLK
    SLICE_X28Y96                                                      r  DUC_DDC_inst/chirp_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.223     0.582 r  DUC_DDC_inst/chirp_count_reg[2]/Q
                         net (fo=5, routed)           0.274     0.857    DUC_DDC_inst/chirp_count_reg__0[2]
    SLICE_X28Y96         LUT2 (Prop_lut2_I0_O)        0.043     0.900 f  DUC_DDC_inst/chirp_count[7]_i_2/O
                         net (fo=3, routed)           0.189     1.089    DUC_DDC_inst/n_0_chirp_count[7]_i_2
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.043     1.132 f  DUC_DDC_inst/chirp_count[10]_i_2/O
                         net (fo=4, routed)           0.271     1.403    DUC_DDC_inst/n_0_chirp_count[10]_i_2
    SLICE_X30Y95         LUT6 (Prop_lut6_I1_O)        0.043     1.446 r  DUC_DDC_inst/tuning_word[0]_i_1/O
                         net (fo=16, routed)          0.574     2.020    DUC_DDC_inst/n_0_tuning_word[0]_i_1
    SLICE_X31Y97         FDRE                                         r  DUC_DDC_inst/tuning_word_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      2.034     2.034 r  
    AD23                                              0.000     2.034 r  clk_ab_p
                         net (fo=0)                   0.000     2.034    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     2.713 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     2.713    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     3.288 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     5.713    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -1.418 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336     0.918    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.001 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        1.500     2.501    DUC_DDC_inst/CLK
    SLICE_X31Y97                                                      r  DUC_DDC_inst/tuning_word_reg[12]/C
                         clock pessimism             -0.132     2.369    
                         clock uncertainty           -0.053     2.316    
    SLICE_X31Y97         FDRE (Setup_fdre_C_R)       -0.304     2.012    DUC_DDC_inst/tuning_word_reg[12]
  -------------------------------------------------------------------
                         required time                          2.012    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                 -0.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Destination:            DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Path Group:             CLK_OUT4_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_mmcm_adac rise@0.000ns - CLK_OUT4_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.091ns (49.406%)  route 0.093ns (50.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    0.832ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        0.748     0.832    DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X19Y49                                                      r  DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.091     0.923 r  DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[32]/Q
                         net (fo=1, routed)           0.093     1.016    DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[15]
    SLICE_X16Y49         SRL16E                                       r  DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        1.008     1.150    DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X16Y49                                                      r  DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[3][15]_srl4/CLK
                         clock pessimism             -0.305     0.846    
    SLICE_X16Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     0.962    DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT4_mmcm_adac
Waveform:           { 0 1.01725 }
Period:             2.034
Sources:            { mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     2.034   0.195    RAMB36_X1Y18     DUC_DDC_inst/SP_DDS_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   2.034   211.326  MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768     1.017   0.249    SLICE_X38Y58     DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_ipbuff.i_ipbuff/gen_dram.ram_reg_0_15_24_24/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768     1.017   0.249    SLICE_X38Y57     DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_ipbuff.i_ipbuff/gen_dram.ram_reg_0_15_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_adac
  To Clock:  clkfbout_mmcm_adac

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.660ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_adac
Waveform:           { 0 2.0345 }
Period:             4.069
Sources:            { mmcm_adac_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     4.069   2.660   BUFGCTRL_X0Y11   mmcm_adac_inst/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   4.069   95.931  MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       26.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.176ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.431ns (12.362%)  route 3.055ns (87.638%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.053ns = ( 34.053 - 30.000 ) 
    Source Clock Delay      (SCD):    4.592ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.644     4.592    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X8Y96                                                       r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDCE (Prop_fdce_C_Q)         0.259     4.851 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.465     5.316    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X8Y97          LUT6 (Prop_lut6_I4_O)        0.043     5.359 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.758     6.117    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X8Y95          LUT6 (Prop_lut6_I0_O)        0.043     6.160 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.779     6.938    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.043     6.981 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.449     7.430    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.043     7.473 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/RAM_reg_0_15_0_5_i_1/O
                         net (fo=37, routed)          0.605     8.078    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X2Y83          RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.415    32.415    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    32.498 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.555    34.053    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X2Y83                                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.540    34.593    
                         clock uncertainty           -0.035    34.557    
    SLICE_X2Y83          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    34.254    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         34.254    
                         arrival time                          -8.078    
  -------------------------------------------------------------------
                         slack                                 26.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.456%)  route 0.060ns (39.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    2.265ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.724     2.265    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X3Y84                                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.091     2.356 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.060     2.415    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X2Y84          RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.962     2.773    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X2Y84                                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.497     2.276    
    SLICE_X2Y84          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.372    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.372    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform:           { 0 15 }
Period:             30.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I      n/a            1.408     30.000  28.591  BUFGCTRL_X0Y5  dbg_hub/inst/u_bufg_icon/I
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768     15.000  14.232  SLICE_X2Y84    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768     15.000  14.232  SLICE_X2Y83    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       59.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.473ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.208ns (43.328%)  route 0.272ns (56.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.973ns = ( 60.973 - 60.000 ) 
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.163     1.163    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X9Y98                                                       r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.165     1.328 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.272     1.600    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X9Y98          LUT1 (Prop_lut1_I0_O)        0.043     1.643 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     1.643    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X9Y98          FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.973    60.973    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X9Y98                                                       r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.190    61.163    
                         clock uncertainty           -0.035    61.128    
    SLICE_X9Y98          FDCE (Setup_fdce_C_D)       -0.012    61.116    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         61.116    
                         arrival time                          -1.643    
  -------------------------------------------------------------------
                         slack                                 59.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.107ns (43.663%)  route 0.138ns (56.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.728ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.608     0.608    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X9Y98                                                       r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.079     0.687 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.138     0.825    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X9Y98          LUT1 (Prop_lut1_I0_O)        0.028     0.853 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     0.853    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X9Y98          FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.728     0.728    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X9Y98                                                       r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.120     0.608    
    SLICE_X9Y98          FDCE (Hold_fdce_C_D)         0.034     0.642    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform:           { 0 30 }
Period:             60.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location     Pin
Min Period        n/a     FDCE/C   n/a            0.700     60.000  59.300  SLICE_X9Y98  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X9Y98  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X9Y98  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_inst/U0/CLK_IN1
  To Clock:  mmcm_inst/U0/CLK_IN1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_inst/U0/CLK_IN1
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { mmcm_inst/U0/CLK_IN1 }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     5.000   3.929   MMCME2_ADV_X1Y1  mmcm_inst/U0/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y1  mmcm_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y1  mmcm_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y1  mmcm_inst/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_mmcm
  To Clock:  CLK_OUT1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        3.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.957ns  (required time - arrival time)
  Source:                 ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_mmcm rise@10.000ns - CLK_OUT1_mmcm rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 0.309ns (5.289%)  route 5.534ns (94.711%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.862ns
    Clock Pessimism Removal (CPR):    -0.780ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           1.081     1.081    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2844, routed)        1.620    -2.862    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X26Y75                                                      r  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.223    -2.639 r  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=255, routed)         3.720     1.081    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/s_daddr_o[4]
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.043     1.124 r  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__0/O
                         net (fo=6, routed)           0.649     1.773    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/I1
    SLICE_X40Y48         LUT5 (Prop_lut5_I0_O)        0.043     1.816 r  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1/O
                         net (fo=16, routed)          1.165     2.981    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__1
    SLICE_X29Y45         FDRE                                         r  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm rise edge)
                                                     10.000    10.000 r  
    AD12                 IBUFDS                       0.000    10.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           0.986    10.986    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.227 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.232    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.315 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2844, routed)        1.670     7.985    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/I2
    SLICE_X29Y45                                                      r  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                         clock pessimism             -0.780     7.205    
                         clock uncertainty           -0.066     7.139    
    SLICE_X29Y45         FDRE (Setup_fdre_C_CE)      -0.201     6.938    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                  3.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm rise@0.000ns - CLK_OUT1_mmcm rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    -0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           0.503     0.503    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2844, routed)        0.781    -0.790    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/I1
    SLICE_X3Y47                                                       r  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.100    -0.690 r  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[14]/Q
                         net (fo=1, routed)           0.055    -0.635    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/n_0_shadow_reg[14]
    SLICE_X2Y47          LUT6 (Prop_lut6_I0_O)        0.028    -0.607 r  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[13]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.607    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/n_0_shadow[13]_i_1__2
    SLICE_X2Y47          FDRE                                         r  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           0.553     0.553    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2844, routed)        1.041    -0.862    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/I1
    SLICE_X2Y47                                                       r  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[13]/C
                         clock pessimism              0.083    -0.779    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.087    -0.692    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[13]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_mmcm
Waveform:           { 0 5 }
Period:             10.000
Sources:            { mmcm_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095     10.000  7.905    RAMB18_X0Y26     ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768     5.000   4.232    SLICE_X6Y89      dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768     5.000   4.232    SLICE_X6Y89      dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT2_mmcm
  To Clock:  CLK_OUT2_mmcm

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT2_mmcm
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { mmcm_inst/U0/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            2.438     5.000   2.562  IDELAYCTRL_X0Y0  idelayctrl_inst/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264     5.000   0.264  IDELAYCTRL_X0Y0  idelayctrl_inst/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm
  To Clock:  clkfbout_mmcm

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { mmcm_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     5.000   3.592   BUFGCTRL_X0Y12   mmcm_inst/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y1  mmcm_inst/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT3_mmcm_adac
  To Clock:  CLK_OUT1_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        1.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            DUC_DDC_inst/debounce_rst_r15_36MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             CLK_OUT1_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (CLK_OUT1_mmcm_adac rise@65.104ns - CLK_OUT3_mmcm_adac rise@61.035ns)
  Data Path Delay:        1.713ns  (logic 0.266ns (15.525%)  route 1.447ns (84.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.462ns = ( 65.566 - 65.104 ) 
    Source Clock Delay      (SCD):    0.359ns = ( 61.394 - 61.035 ) 
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                     61.035    61.035 r  
    AD23                                              0.000    61.035 r  clk_ab_p
                         net (fo=0)                   0.000    61.035    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755    61.790 r  ibufds_inst/O
                         net (fo=1, routed)           0.000    61.790    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666    62.456 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900    65.356    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    57.196 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    59.665    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    59.758 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        1.636    61.394    n_2_mmcm_adac_inst
    SLICE_X30Y96                                                      r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDPE (Prop_fdpe_C_Q)         0.223    61.617 r  rst_reg/Q
                         net (fo=79, routed)          1.447    63.065    DUC_DDC_inst/rst
    SLICE_X33Y86         LUT3 (Prop_lut3_I1_O)        0.043    63.108 r  DUC_DDC_inst/debounce_rst_r15_36MHz_i_1/O
                         net (fo=1, routed)           0.000    63.108    DUC_DDC_inst/n_0_debounce_rst_r15_36MHz_i_1
    SLICE_X33Y86         FDRE                                         r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                     65.104    65.104 r  
    AD23                                              0.000    65.104 r  clk_ab_p
                         net (fo=0)                   0.000    65.104    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678    65.782 r  ibufds_inst/O
                         net (fo=1, routed)           0.000    65.782    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    66.357 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425    68.783    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    61.652 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    63.988    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    64.071 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          1.495    65.566    DUC_DDC_inst/I2
    SLICE_X33Y86                                                      r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
                         clock pessimism             -0.386    65.179    
                         clock uncertainty           -0.206    64.973    
    SLICE_X33Y86         FDRE (Setup_fdre_C_D)        0.034    65.007    DUC_DDC_inst/debounce_rst_r15_36MHz_reg
  -------------------------------------------------------------------
                         required time                         65.007    
                         arrival time                         -63.108    
  -------------------------------------------------------------------
                         slack                                  1.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            DUC_DDC_inst/debounce_rst_r15_36MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             CLK_OUT1_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_adac rise@0.000ns - CLK_OUT3_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.128ns (14.170%)  route 0.775ns (85.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.064ns
    Source Clock Delay      (SCD):    0.772ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        0.688     0.772    n_2_mmcm_adac_inst
    SLICE_X30Y96                                                      r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDPE (Prop_fdpe_C_Q)         0.100     0.872 r  rst_reg/Q
                         net (fo=79, routed)          0.775     1.647    DUC_DDC_inst/rst
    SLICE_X33Y86         LUT3 (Prop_lut3_I1_O)        0.028     1.675 r  DUC_DDC_inst/debounce_rst_r15_36MHz_i_1/O
                         net (fo=1, routed)           0.000     1.675    DUC_DDC_inst/n_0_debounce_rst_r15_36MHz_i_1
    SLICE_X33Y86         FDRE                                         r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          0.922     1.064    DUC_DDC_inst/I2
    SLICE_X33Y86                                                      r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
                         clock pessimism              0.014     1.079    
                         clock uncertainty            0.206     1.285    
    SLICE_X33Y86         FDRE (Hold_fdre_C_D)         0.060     1.345    DUC_DDC_inst/debounce_rst_r15_36MHz_reg
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.330    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT3_mmcm_adac
  To Clock:  CLK_OUT2_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        1.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 ADC_auto_calibration_chB/iDelay_INC_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            iDelay_INC_chb_r_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             CLK_OUT2_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (CLK_OUT2_mmcm_adac rise@8.138ns - CLK_OUT3_mmcm_adac rise@4.069ns)
  Data Path Delay:        1.704ns  (logic 0.302ns (17.724%)  route 1.402ns (82.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.693ns = ( 8.831 - 8.138 ) 
    Source Clock Delay      (SCD):    0.536ns = ( 4.605 - 4.069 ) 
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      4.069     4.069 r  
    AD23                                              0.000     4.069 r  clk_ab_p
                         net (fo=0)                   0.000     4.069    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     4.824 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     4.824    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     5.490 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     8.390    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160     0.230 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469     2.699    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.792 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        1.813     4.605    ADC_auto_calibration_chB/I2
    SLICE_X16Y39                                                      r  ADC_auto_calibration_chB/iDelay_INC_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.259     4.864 r  ADC_auto_calibration_chB/iDelay_INC_sig_reg/Q
                         net (fo=4, routed)           1.402     6.266    ADC_auto_calibration_chB/n_0_iDelay_INC_sig_reg
    SLICE_X0Y34          LUT2 (Prop_lut2_I0_O)        0.043     6.309 r  ADC_auto_calibration_chB/iDelay_INC_chb_r_i_1/O
                         net (fo=1, routed)           0.000     6.309    iDelay_INC
    SLICE_X0Y34          FDCE                                         r  iDelay_INC_chb_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      8.138     8.138 r  
    AD23                                              0.000     8.138 r  clk_ab_p
                         net (fo=0)                   0.000     8.138    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     8.816 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     8.816    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.391 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425    11.817    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     4.686 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     7.022    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.105 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          1.726     8.831    clk_out2
    SLICE_X0Y34                                                       r  iDelay_INC_chb_r_reg/C
                         clock pessimism             -0.386     8.444    
                         clock uncertainty           -0.183     8.262    
    SLICE_X0Y34          FDCE (Setup_fdce_C_D)        0.034     8.296    iDelay_INC_chb_r_reg
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -6.309    
  -------------------------------------------------------------------
                         slack                                  1.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ADC_auto_calibration_chA/iDelay_INC_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            iserdes_rst_cha_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             CLK_OUT2_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT2_mmcm_adac rise@0.000ns - CLK_OUT3_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.130ns (16.502%)  route 0.658ns (83.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        0.730     0.814    ADC_auto_calibration_chA/I2
    SLICE_X30Y28                                                      r  ADC_auto_calibration_chA/iDelay_INC_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDCE (Prop_fdce_C_Q)         0.100     0.914 r  ADC_auto_calibration_chA/iDelay_INC_sig_reg/Q
                         net (fo=4, routed)           0.658     1.571    ADC_auto_calibration_chA/n_0_iDelay_INC_sig_reg
    SLICE_X1Y25          LUT3 (Prop_lut3_I2_O)        0.030     1.601 r  ADC_auto_calibration_chA/iserdes_rst_cha_i_1/O
                         net (fo=1, routed)           0.000     1.601    iserdes_rst_cha0
    SLICE_X1Y25          FDCE                                         r  iserdes_rst_cha_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          1.024     1.166    clk_out2
    SLICE_X1Y25                                                       r  iserdes_rst_cha_reg/C
                         clock pessimism              0.014     1.181    
                         clock uncertainty            0.183     1.363    
    SLICE_X1Y25          FDCE (Hold_fdce_C_D)         0.075     1.438    iserdes_rst_cha_reg
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_mmcm_adac
  To Clock:  CLK_OUT3_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        2.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            DUC_DDC_inst/debounce_rst_r_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (CLK_OUT3_mmcm_adac rise@4.069ns - CLK_OUT1_mmcm_adac rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.223ns (15.752%)  route 1.193ns (84.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.462ns = ( 4.531 - 4.069 ) 
    Source Clock Delay      (SCD):    0.353ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          1.630     0.353    DUC_DDC_inst/I2
    SLICE_X33Y86                                                      r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.223     0.576 r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/Q
                         net (fo=2, routed)           1.193     1.769    DUC_DDC_inst/debounce_rst_r15_36MHz
    SLICE_X32Y86         FDRE                                         r  DUC_DDC_inst/debounce_rst_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      4.069     4.069 r  
    AD23                                              0.000     4.069 r  clk_ab_p
                         net (fo=0)                   0.000     4.069    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     4.747 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     4.747    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     5.322 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     7.748    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131     0.617 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336     2.953    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.036 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        1.495     4.531    DUC_DDC_inst/I1
    SLICE_X32Y86                                                      r  DUC_DDC_inst/debounce_rst_r_reg/C
                         clock pessimism             -0.386     4.144    
                         clock uncertainty           -0.206     3.938    
    SLICE_X32Y86         FDRE (Setup_fdre_C_D)       -0.010     3.928    DUC_DDC_inst/debounce_rst_r_reg
  -------------------------------------------------------------------
                         required time                          3.928    
                         arrival time                          -1.769    
  -------------------------------------------------------------------
                         slack                                  2.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            DUC_DDC_inst/debounce_rst_r_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_mmcm_adac rise@0.000ns - CLK_OUT1_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.100ns (13.952%)  route 0.617ns (86.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.064ns
    Source Clock Delay      (SCD):    0.767ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          0.683     0.767    DUC_DDC_inst/I2
    SLICE_X33Y86                                                      r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.100     0.867 r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/Q
                         net (fo=2, routed)           0.617     1.483    DUC_DDC_inst/debounce_rst_r15_36MHz
    SLICE_X32Y86         FDRE                                         r  DUC_DDC_inst/debounce_rst_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        0.922     1.064    DUC_DDC_inst/I1
    SLICE_X32Y86                                                      r  DUC_DDC_inst/debounce_rst_r_reg/C
                         clock pessimism              0.014     1.079    
                         clock uncertainty            0.206     1.285    
    SLICE_X32Y86         FDRE (Hold_fdre_C_D)         0.047     1.332    DUC_DDC_inst/debounce_rst_r_reg
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT2_mmcm_adac
  To Clock:  CLK_OUT3_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 io_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_data[1].oserdes_data/RST
                            (rising edge-triggered cell OSERDESE2 clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (CLK_OUT3_mmcm_adac rise@4.069ns - CLK_OUT2_mmcm_adac rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.223ns (8.477%)  route 2.408ns (91.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.592ns = ( 4.661 - 4.069 ) 
    Source Clock Delay      (SCD):    0.422ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          1.699     0.422    clk_out2
    SLICE_X5Y99                                                       r  io_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.223     0.645 r  io_rst_reg/Q
                         net (fo=14, routed)          2.408     3.053    n_0_io_rst_reg
    OLOGIC_X0Y62         OSERDESE2                                    r  dac_data[1].oserdes_data/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      4.069     4.069 r  
    AD23                                              0.000     4.069 r  clk_ab_p
                         net (fo=0)                   0.000     4.069    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     4.747 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     4.747    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     5.322 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     7.748    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131     0.617 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336     2.953    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.036 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        1.625     4.661    n_2_mmcm_adac_inst
    OLOGIC_X0Y62                                                      r  dac_data[1].oserdes_data/CLKDIV
                         clock pessimism             -0.386     4.274    
                         clock uncertainty           -0.183     4.092    
    OLOGIC_X0Y62         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453     3.639    dac_data[1].oserdes_data
  -------------------------------------------------------------------
                         required time                          3.639    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  0.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 adc_data_a[3].ISERDESE2_adc_cha/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            adc_dout_i_245_76_MSPS_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_mmcm_adac rise@0.000ns - CLK_OUT2_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.221ns (32.591%)  route 0.457ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.866ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          0.782     0.866    clk_out2
    ILOGIC_X0Y4                                                       r  adc_data_a[3].ISERDESE2_adc_cha/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y4          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     1.059 r  adc_data_a[3].ISERDESE2_adc_cha/Q4
                         net (fo=1, routed)           0.457     1.516    ADC_auto_calibration_chA/cha_sdr_sample0[6]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.028     1.544 r  ADC_auto_calibration_chA/adc_dout_i_245_76_MSPS[6]_i_1/O
                         net (fo=1, routed)           0.000     1.544    n_13_ADC_auto_calibration_chA
    SLICE_X0Y5           FDRE                                         r  adc_dout_i_245_76_MSPS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        1.040     1.182    n_2_mmcm_adac_inst
    SLICE_X0Y5                                                        r  adc_dout_i_245_76_MSPS_reg[6]/C
                         clock pessimism              0.014     1.197    
                         clock uncertainty            0.183     1.379    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.060     1.439    adc_dout_i_245_76_MSPS_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.104    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT4_mmcm_adac
  To Clock:  CLK_OUT3_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Destination:            DUC_DDC_inst/duc_umts_k7_inst/m_axis_data_tdata_duc_imf3_245_76MHz_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (CLK_OUT3_mmcm_adac rise@4.069ns - CLK_OUT4_mmcm_adac rise@2.034ns)
  Data Path Delay:        1.354ns  (logic 0.204ns (15.068%)  route 1.150ns (84.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.466ns = ( 4.535 - 4.069 ) 
    Source Clock Delay      (SCD):    0.356ns = ( 2.391 - 2.034 ) 
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      2.034     2.034 r  
    AD23                                              0.000     2.034 r  clk_ab_p
                         net (fo=0)                   0.000     2.034    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     2.789 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     2.789    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     3.455 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     6.356    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -1.804 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469     0.665    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.758 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        1.633     2.391    DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/aclk
    SLICE_X15Y81                                                      r  DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.204     2.595 r  DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[7]/Q
                         net (fo=1, routed)           1.150     3.745    DUC_DDC_inst/duc_umts_k7_inst/n_42_duc_imf3_i
    SLICE_X15Y82         FDRE                                         r  DUC_DDC_inst/duc_umts_k7_inst/m_axis_data_tdata_duc_imf3_245_76MHz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      4.069     4.069 r  
    AD23                                              0.000     4.069 r  clk_ab_p
                         net (fo=0)                   0.000     4.069    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     4.747 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     4.747    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     5.322 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     7.748    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131     0.617 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336     2.953    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.036 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        1.499     4.535    DUC_DDC_inst/duc_umts_k7_inst/I1
    SLICE_X15Y82                                                      r  DUC_DDC_inst/duc_umts_k7_inst/m_axis_data_tdata_duc_imf3_245_76MHz_reg[7]/C
                         clock pessimism             -0.386     4.148    
                         clock uncertainty           -0.177     3.971    
    SLICE_X15Y82         FDRE (Setup_fdre_C_D)       -0.090     3.881    DUC_DDC_inst/duc_umts_k7_inst/m_axis_data_tdata_duc_imf3_245_76MHz_reg[7]
  -------------------------------------------------------------------
                         required time                          3.881    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  0.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 DUC_DDC_inst/ddc_dout_q_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Destination:            DUC_DDC_inst/baseband_out_q_sig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_mmcm_adac rise@0.000ns - CLK_OUT4_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.128ns (19.534%)  route 0.527ns (80.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.065ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        0.678     0.762    DUC_DDC_inst/CLK
    SLICE_X29Y71                                                      r  DUC_DDC_inst/ddc_dout_q_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.100     0.862 r  DUC_DDC_inst/ddc_dout_q_r_reg[5]/Q
                         net (fo=1, routed)           0.527     1.389    DUC_DDC_inst/ddc_dout_q_r[5]
    SLICE_X21Y70         LUT3 (Prop_lut3_I1_O)        0.028     1.417 r  DUC_DDC_inst/baseband_out_q_sig[5]_i_1/O
                         net (fo=1, routed)           0.000     1.417    DUC_DDC_inst/n_0_baseband_out_q_sig[5]_i_1
    SLICE_X21Y70         FDRE                                         r  DUC_DDC_inst/baseband_out_q_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        0.923     1.065    DUC_DDC_inst/I1
    SLICE_X21Y70                                                      r  DUC_DDC_inst/baseband_out_q_sig_reg[5]/C
                         clock pessimism              0.014     1.080    
                         clock uncertainty            0.177     1.257    
    SLICE_X21Y70         FDRE (Hold_fdre_C_D)         0.061     1.318    DUC_DDC_inst/baseband_out_q_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_mmcm_adac
  To Clock:  CLK_OUT4_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 DUC_DDC_inst/imp_dout_i_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            DUC_DDC_inst/imp_dout_i_491_52_Mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Path Group:             CLK_OUT4_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (CLK_OUT4_mmcm_adac rise@2.034ns - CLK_OUT1_mmcm_adac rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.266ns (19.976%)  route 1.066ns (80.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.458ns = ( 2.492 - 2.034 ) 
    Source Clock Delay      (SCD):    0.342ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          1.619     0.342    DUC_DDC_inst/I2
    SLICE_X36Y79                                                      r  DUC_DDC_inst/imp_dout_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDCE (Prop_fdce_C_Q)         0.223     0.565 r  DUC_DDC_inst/imp_dout_i_reg/Q
                         net (fo=1, routed)           1.066     1.631    DUC_DDC_inst/imp_dout_i
    SLICE_X27Y79         LUT3 (Prop_lut3_I0_O)        0.043     1.674 r  DUC_DDC_inst/imp_dout_i_491_52_Mhz_i_1/O
                         net (fo=1, routed)           0.000     1.674    DUC_DDC_inst/n_0_imp_dout_i_491_52_Mhz_i_1
    SLICE_X27Y79         FDRE                                         r  DUC_DDC_inst/imp_dout_i_491_52_Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      2.034     2.034 r  
    AD23                                              0.000     2.034 r  clk_ab_p
                         net (fo=0)                   0.000     2.034    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     2.713 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     2.713    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     3.288 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     5.713    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -1.418 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336     0.918    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.001 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        1.491     2.492    DUC_DDC_inst/CLK
    SLICE_X27Y79                                                      r  DUC_DDC_inst/imp_dout_i_491_52_Mhz_reg/C
                         clock pessimism             -0.386     2.106    
                         clock uncertainty           -0.206     1.900    
    SLICE_X27Y79         FDRE (Setup_fdre_C_D)        0.034     1.934    DUC_DDC_inst/imp_dout_i_491_52_Mhz_reg
  -------------------------------------------------------------------
                         required time                          1.934    
                         arrival time                          -1.674    
  -------------------------------------------------------------------
                         slack                                  0.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 DUC_DDC_inst/imp_dout_i_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            DUC_DDC_inst/imp_dout_i_491_52_Mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Path Group:             CLK_OUT4_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_mmcm_adac rise@0.000ns - CLK_OUT1_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.128ns (18.947%)  route 0.548ns (81.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.061ns
    Source Clock Delay      (SCD):    0.759ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          0.675     0.759    DUC_DDC_inst/I2
    SLICE_X36Y79                                                      r  DUC_DDC_inst/imp_dout_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDCE (Prop_fdce_C_Q)         0.100     0.859 r  DUC_DDC_inst/imp_dout_i_reg/Q
                         net (fo=1, routed)           0.548     1.406    DUC_DDC_inst/imp_dout_i
    SLICE_X27Y79         LUT3 (Prop_lut3_I0_O)        0.028     1.434 r  DUC_DDC_inst/imp_dout_i_491_52_Mhz_i_1/O
                         net (fo=1, routed)           0.000     1.434    DUC_DDC_inst/n_0_imp_dout_i_491_52_Mhz_i_1
    SLICE_X27Y79         FDRE                                         r  DUC_DDC_inst/imp_dout_i_491_52_Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        0.919     1.061    DUC_DDC_inst/CLK
    SLICE_X27Y79                                                      r  DUC_DDC_inst/imp_dout_i_491_52_Mhz_reg/C
                         clock pessimism              0.014     1.076    
                         clock uncertainty            0.206     1.282    
    SLICE_X27Y79         FDRE (Hold_fdre_C_D)         0.060     1.342    DUC_DDC_inst/imp_dout_i_491_52_Mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.093    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT3_mmcm_adac
  To Clock:  CLK_OUT4_mmcm_adac

Setup :           35  Failing Endpoints,  Worst Slack       -0.037ns,  Total Violation       -0.904ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.037ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            DUC_DDC_inst/tuning_word_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Path Group:             CLK_OUT4_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (CLK_OUT4_mmcm_adac rise@2.034ns - CLK_OUT3_mmcm_adac rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.266ns (20.283%)  route 1.045ns (79.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.467ns = ( 2.501 - 2.034 ) 
    Source Clock Delay      (SCD):    0.359ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        1.636     0.359    n_2_mmcm_adac_inst
    SLICE_X30Y96                                                      r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDPE (Prop_fdpe_C_Q)         0.223     0.582 r  rst_reg/Q
                         net (fo=79, routed)          0.472     1.054    DUC_DDC_inst/rst
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.043     1.097 r  DUC_DDC_inst/tuning_word[0]_i_1/O
                         net (fo=16, routed)          0.574     1.671    DUC_DDC_inst/n_0_tuning_word[0]_i_1
    SLICE_X31Y97         FDRE                                         r  DUC_DDC_inst/tuning_word_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      2.034     2.034 r  
    AD23                                              0.000     2.034 r  clk_ab_p
                         net (fo=0)                   0.000     2.034    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     2.713 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     2.713    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     3.288 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     5.713    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -1.418 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336     0.918    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.001 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        1.500     2.501    DUC_DDC_inst/CLK
    SLICE_X31Y97                                                      r  DUC_DDC_inst/tuning_word_reg[12]/C
                         clock pessimism             -0.386     2.115    
                         clock uncertainty           -0.177     1.938    
    SLICE_X31Y97         FDRE (Setup_fdre_C_R)       -0.304     1.634    DUC_DDC_inst/tuning_word_reg[12]
  -------------------------------------------------------------------
                         required time                          1.634    
                         arrival time                          -1.671    
  -------------------------------------------------------------------
                         slack                                 -0.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 adc_dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            DUC_DDC_inst/if_out_i_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Path Group:             CLK_OUT4_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_mmcm_adac rise@0.000ns - CLK_OUT3_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.128ns (19.586%)  route 0.526ns (80.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.062ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        0.680     0.764    n_2_mmcm_adac_inst
    SLICE_X23Y75                                                      r  adc_dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y75         FDRE (Prop_fdre_C_Q)         0.100     0.864 r  adc_dout_i_reg[4]/Q
                         net (fo=2, routed)           0.526     1.389    DUC_DDC_inst/I4[2]
    SLICE_X23Y77         LUT5 (Prop_lut5_I0_O)        0.028     1.417 r  DUC_DDC_inst/if_out_i_sig[4]_i_1/O
                         net (fo=1, routed)           0.000     1.417    DUC_DDC_inst/n_0_if_out_i_sig[4]_i_1
    SLICE_X23Y77         FDRE                                         r  DUC_DDC_inst/if_out_i_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        0.920     1.062    DUC_DDC_inst/CLK
    SLICE_X23Y77                                                      r  DUC_DDC_inst/if_out_i_sig_reg[4]/C
                         clock pessimism              0.014     1.077    
                         clock uncertainty            0.177     1.254    
    SLICE_X23Y77         FDRE (Hold_fdre_C_D)         0.060     1.314    DUC_DDC_inst/if_out_i_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.103    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       60.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       26.883ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.855ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.133ns (24.999%)  route 0.399ns (75.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.269ns = ( 32.269 - 30.000 ) 
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.728     0.728    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X9Y98                                                       r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.098     0.826 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.166     0.992    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X9Y98          LUT1 (Prop_lut1_I0_O)        0.035     1.027 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.233     1.260    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X4Y98          FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.515    61.515    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    61.541 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.728    62.269    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X4Y98                                                       r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000    62.269    
                         clock uncertainty           -0.035    62.233    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.118    62.115    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         62.115    
                         arrival time                          -1.260    
  -------------------------------------------------------------------
                         slack                                 60.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.883ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.577ns  (logic 0.168ns (29.140%)  route 0.409ns (70.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.592ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.973    60.973    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X9Y98                                                       r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.132    61.105 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.235    61.340    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X9Y98          LUT2 (Prop_lut2_I1_O)        0.036    61.376 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.173    61.550    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X8Y96          FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.855    32.855    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    32.948 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.644    34.592    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X8Y96                                                       r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    34.592    
                         clock uncertainty            0.035    34.627    
    SLICE_X8Y96          FDCE (Hold_fdce_C_CE)        0.040    34.667    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                        -34.667    
                         arrival time                          61.550    
  -------------------------------------------------------------------
                         slack                                 26.883    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT1_mmcm
  To Clock:  CLK_OUT1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        7.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.401ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_mmcm rise@10.000ns - CLK_OUT1_mmcm rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.313ns (13.794%)  route 1.956ns (86.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 7.876 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.839ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           1.081     1.081    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2844, routed)        1.643    -2.839    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X10Y90                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.259    -2.580 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=166, routed)         0.994    -1.586    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.054    -1.532 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          0.962    -0.570    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X4Y95          FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm rise edge)
                                                     10.000    10.000 r  
    AD12                 IBUFDS                       0.000    10.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           0.986    10.986    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.227 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.232    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.315 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2844, routed)        1.561     7.876    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y95                                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.707     7.169    
                         clock uncertainty           -0.066     7.103    
    SLICE_X4Y95          FDPE (Recov_fdpe_C_PRE)     -0.272     6.831    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          6.831    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  7.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm rise@0.000ns - CLK_OUT1_mmcm rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.118ns (45.781%)  route 0.140ns (54.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    -0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           0.503     0.503    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2844, routed)        0.695    -0.876    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X10Y90                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.118    -0.758 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=166, routed)         0.140    -0.618    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/I2
    SLICE_X10Y89         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           0.553     0.553    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2844, routed)        0.934    -0.969    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X10Y89                                                      r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.106    -0.863    
    SLICE_X10Y89         FDCE (Remov_fdce_C_CLR)     -0.050    -0.913    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                          0.913    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  0.295    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT3_mmcm_adac
  To Clock:  CLK_OUT1_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        1.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            DUC_DDC_inst/imp_dout_i_reg/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.069ns  (CLK_OUT1_mmcm_adac rise@65.104ns - CLK_OUT3_mmcm_adac rise@61.035ns)
  Data Path Delay:        1.571ns  (logic 0.223ns (14.194%)  route 1.348ns (85.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.453ns = ( 65.557 - 65.104 ) 
    Source Clock Delay      (SCD):    0.359ns = ( 61.394 - 61.035 ) 
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                     61.035    61.035 r  
    AD23                                              0.000    61.035 r  clk_ab_p
                         net (fo=0)                   0.000    61.035    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755    61.790 r  ibufds_inst/O
                         net (fo=1, routed)           0.000    61.790    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666    62.456 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900    65.356    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    57.196 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    59.665    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    59.758 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        1.636    61.394    n_2_mmcm_adac_inst
    SLICE_X30Y96                                                      r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDPE (Prop_fdpe_C_Q)         0.223    61.617 f  rst_reg/Q
                         net (fo=79, routed)          1.348    62.965    DUC_DDC_inst/rst
    SLICE_X36Y79         FDCE                                         f  DUC_DDC_inst/imp_dout_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                     65.104    65.104 r  
    AD23                                              0.000    65.104 r  clk_ab_p
                         net (fo=0)                   0.000    65.104    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678    65.782 r  ibufds_inst/O
                         net (fo=1, routed)           0.000    65.782    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    66.357 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425    68.783    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    61.652 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    63.988    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    64.071 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          1.486    65.557    DUC_DDC_inst/I2
    SLICE_X36Y79                                                      r  DUC_DDC_inst/imp_dout_i_reg/C
                         clock pessimism             -0.386    65.170    
                         clock uncertainty           -0.206    64.964    
    SLICE_X36Y79         FDCE (Recov_fdce_C_CLR)     -0.212    64.752    DUC_DDC_inst/imp_dout_i_reg
  -------------------------------------------------------------------
                         required time                         64.752    
                         arrival time                         -62.965    
  -------------------------------------------------------------------
                         slack                                  1.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            DUC_DDC_inst/debounce_rst_reg/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_adac rise@0.000ns - CLK_OUT3_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.100ns (15.894%)  route 0.529ns (84.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.064ns
    Source Clock Delay      (SCD):    0.772ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        0.688     0.772    n_2_mmcm_adac_inst
    SLICE_X30Y96                                                      r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDPE (Prop_fdpe_C_Q)         0.100     0.872 f  rst_reg/Q
                         net (fo=79, routed)          0.529     1.401    DUC_DDC_inst/rst
    SLICE_X34Y86         FDCE                                         f  DUC_DDC_inst/debounce_rst_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          0.922     1.064    DUC_DDC_inst/I2
    SLICE_X34Y86                                                      r  DUC_DDC_inst/debounce_rst_reg/C
                         clock pessimism              0.014     1.079    
                         clock uncertainty            0.206     1.285    
    SLICE_X34Y86         FDCE (Remov_fdce_C_CLR)     -0.069     1.216    DUC_DDC_inst/debounce_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.185    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       26.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.649ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.400ns (13.137%)  route 2.645ns (86.863%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.053ns = ( 34.053 - 30.000 ) 
    Source Clock Delay      (SCD):    4.592ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.644     4.592    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X8Y96                                                       r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDCE (Prop_fdce_C_Q)         0.259     4.851 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.465     5.316    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X8Y97          LUT6 (Prop_lut6_I4_O)        0.043     5.359 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.458     5.817    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X9Y95          LUT6 (Prop_lut6_I0_O)        0.043     5.860 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.870     6.730    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X7Y88          LUT2 (Prop_lut2_I0_O)        0.055     6.785 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          0.852     7.637    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X0Y83          FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.415    32.415    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    32.498 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.555    34.053    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X0Y83                                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.540    34.593    
                         clock uncertainty           -0.035    34.557    
    SLICE_X0Y83          FDPE (Recov_fdpe_C_PRE)     -0.272    34.285    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         34.285    
                         arrival time                          -7.637    
  -------------------------------------------------------------------
                         slack                                 26.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.367%)  route 0.103ns (50.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.778ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.727     2.268    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X1Y91                                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDPE (Prop_fdpe_C_Q)         0.100     2.368 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.103     2.470    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I3[0]
    SLICE_X3Y91          FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.967     2.778    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X3Y91                                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.496     2.282    
    SLICE_X3Y91          FDCE (Remov_fdce_C_CLR)     -0.069     2.213    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.258    





