
Winch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f90  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  080091c8  080091c8  0000a1c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080092c8  080092c8  0000a2c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080092d0  080092d0  0000a2d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080092d4  080092d4  0000a2d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000021  20000000  080092d8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000001a0  20000024  080092f9  0000b024  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  200001c4  080092f9  0000b1c4  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  0000b021  2**0
                  CONTENTS, READONLY
 10 .debug_info   000160f4  00000000  00000000  0000b057  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002787  00000000  00000000  0002114b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001300  00000000  00000000  000238d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000efa  00000000  00000000  00024bd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0002e11e  00000000  00000000  00025ad2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00016eeb  00000000  00000000  00053bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00128b4b  00000000  00000000  0006aadb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00193626  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000051b8  00000000  00000000  0019366c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000062  00000000  00000000  00198824  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	20000024 	.word	0x20000024
 8000254:	00000000 	.word	0x00000000
 8000258:	080091b0 	.word	0x080091b0

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000028 	.word	0x20000028
 8000274:	080091b0 	.word	0x080091b0

08000278 <__aeabi_uldivmod>:
 8000278:	b953      	cbnz	r3, 8000290 <__aeabi_uldivmod+0x18>
 800027a:	b94a      	cbnz	r2, 8000290 <__aeabi_uldivmod+0x18>
 800027c:	2900      	cmp	r1, #0
 800027e:	bf08      	it	eq
 8000280:	2800      	cmpeq	r0, #0
 8000282:	bf1c      	itt	ne
 8000284:	f04f 31ff 	movne.w	r1, #4294967295
 8000288:	f04f 30ff 	movne.w	r0, #4294967295
 800028c:	f000 b9b0 	b.w	80005f0 <__aeabi_idiv0>
 8000290:	f1ad 0c08 	sub.w	ip, sp, #8
 8000294:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000298:	f000 f806 	bl	80002a8 <__udivmoddi4>
 800029c:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002a4:	b004      	add	sp, #16
 80002a6:	4770      	bx	lr

080002a8 <__udivmoddi4>:
 80002a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002ac:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002ae:	4688      	mov	r8, r1
 80002b0:	4604      	mov	r4, r0
 80002b2:	468e      	mov	lr, r1
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d14a      	bne.n	800034e <__udivmoddi4+0xa6>
 80002b8:	428a      	cmp	r2, r1
 80002ba:	4617      	mov	r7, r2
 80002bc:	d95f      	bls.n	800037e <__udivmoddi4+0xd6>
 80002be:	fab2 f682 	clz	r6, r2
 80002c2:	b14e      	cbz	r6, 80002d8 <__udivmoddi4+0x30>
 80002c4:	f1c6 0320 	rsb	r3, r6, #32
 80002c8:	fa01 fe06 	lsl.w	lr, r1, r6
 80002cc:	40b7      	lsls	r7, r6
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	ea43 0e0e 	orr.w	lr, r3, lr
 80002d8:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002dc:	fa1f fc87 	uxth.w	ip, r7
 80002e0:	0c23      	lsrs	r3, r4, #16
 80002e2:	fbbe f1f8 	udiv	r1, lr, r8
 80002e6:	fb08 ee11 	mls	lr, r8, r1, lr
 80002ea:	fb01 f20c 	mul.w	r2, r1, ip
 80002ee:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 80002f2:	429a      	cmp	r2, r3
 80002f4:	d907      	bls.n	8000306 <__udivmoddi4+0x5e>
 80002f6:	18fb      	adds	r3, r7, r3
 80002f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80002fc:	d202      	bcs.n	8000304 <__udivmoddi4+0x5c>
 80002fe:	429a      	cmp	r2, r3
 8000300:	f200 8154 	bhi.w	80005ac <__udivmoddi4+0x304>
 8000304:	4601      	mov	r1, r0
 8000306:	1a9b      	subs	r3, r3, r2
 8000308:	b2a2      	uxth	r2, r4
 800030a:	fbb3 f0f8 	udiv	r0, r3, r8
 800030e:	fb08 3310 	mls	r3, r8, r0, r3
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800031a:	4594      	cmp	ip, r2
 800031c:	d90b      	bls.n	8000336 <__udivmoddi4+0x8e>
 800031e:	18ba      	adds	r2, r7, r2
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	bf2c      	ite	cs
 8000326:	2401      	movcs	r4, #1
 8000328:	2400      	movcc	r4, #0
 800032a:	4594      	cmp	ip, r2
 800032c:	d902      	bls.n	8000334 <__udivmoddi4+0x8c>
 800032e:	2c00      	cmp	r4, #0
 8000330:	f000 813f 	beq.w	80005b2 <__udivmoddi4+0x30a>
 8000334:	4618      	mov	r0, r3
 8000336:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800033a:	eba2 020c 	sub.w	r2, r2, ip
 800033e:	2100      	movs	r1, #0
 8000340:	b11d      	cbz	r5, 800034a <__udivmoddi4+0xa2>
 8000342:	40f2      	lsrs	r2, r6
 8000344:	2300      	movs	r3, #0
 8000346:	e9c5 2300 	strd	r2, r3, [r5]
 800034a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800034e:	428b      	cmp	r3, r1
 8000350:	d905      	bls.n	800035e <__udivmoddi4+0xb6>
 8000352:	b10d      	cbz	r5, 8000358 <__udivmoddi4+0xb0>
 8000354:	e9c5 0100 	strd	r0, r1, [r5]
 8000358:	2100      	movs	r1, #0
 800035a:	4608      	mov	r0, r1
 800035c:	e7f5      	b.n	800034a <__udivmoddi4+0xa2>
 800035e:	fab3 f183 	clz	r1, r3
 8000362:	2900      	cmp	r1, #0
 8000364:	d14e      	bne.n	8000404 <__udivmoddi4+0x15c>
 8000366:	4543      	cmp	r3, r8
 8000368:	f0c0 8112 	bcc.w	8000590 <__udivmoddi4+0x2e8>
 800036c:	4282      	cmp	r2, r0
 800036e:	f240 810f 	bls.w	8000590 <__udivmoddi4+0x2e8>
 8000372:	4608      	mov	r0, r1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e8      	beq.n	800034a <__udivmoddi4+0xa2>
 8000378:	e9c5 4e00 	strd	r4, lr, [r5]
 800037c:	e7e5      	b.n	800034a <__udivmoddi4+0xa2>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f000 80ac 	beq.w	80004dc <__udivmoddi4+0x234>
 8000384:	fab2 f682 	clz	r6, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	f040 80bb 	bne.w	8000504 <__udivmoddi4+0x25c>
 800038e:	1a8b      	subs	r3, r1, r2
 8000390:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000394:	b2bc      	uxth	r4, r7
 8000396:	2101      	movs	r1, #1
 8000398:	0c02      	lsrs	r2, r0, #16
 800039a:	b280      	uxth	r0, r0
 800039c:	fbb3 fcfe 	udiv	ip, r3, lr
 80003a0:	fb0e 331c 	mls	r3, lr, ip, r3
 80003a4:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003a8:	fb04 f20c 	mul.w	r2, r4, ip
 80003ac:	429a      	cmp	r2, r3
 80003ae:	d90e      	bls.n	80003ce <__udivmoddi4+0x126>
 80003b0:	18fb      	adds	r3, r7, r3
 80003b2:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b6:	bf2c      	ite	cs
 80003b8:	f04f 0901 	movcs.w	r9, #1
 80003bc:	f04f 0900 	movcc.w	r9, #0
 80003c0:	429a      	cmp	r2, r3
 80003c2:	d903      	bls.n	80003cc <__udivmoddi4+0x124>
 80003c4:	f1b9 0f00 	cmp.w	r9, #0
 80003c8:	f000 80ec 	beq.w	80005a4 <__udivmoddi4+0x2fc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f8fe 	udiv	r8, r3, lr
 80003d4:	fb0e 3318 	mls	r3, lr, r8, r3
 80003d8:	fb04 f408 	mul.w	r4, r4, r8
 80003dc:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 80003e0:	4294      	cmp	r4, r2
 80003e2:	d90b      	bls.n	80003fc <__udivmoddi4+0x154>
 80003e4:	18ba      	adds	r2, r7, r2
 80003e6:	f108 33ff 	add.w	r3, r8, #4294967295
 80003ea:	bf2c      	ite	cs
 80003ec:	2001      	movcs	r0, #1
 80003ee:	2000      	movcc	r0, #0
 80003f0:	4294      	cmp	r4, r2
 80003f2:	d902      	bls.n	80003fa <__udivmoddi4+0x152>
 80003f4:	2800      	cmp	r0, #0
 80003f6:	f000 80d1 	beq.w	800059c <__udivmoddi4+0x2f4>
 80003fa:	4698      	mov	r8, r3
 80003fc:	1b12      	subs	r2, r2, r4
 80003fe:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000402:	e79d      	b.n	8000340 <__udivmoddi4+0x98>
 8000404:	f1c1 0620 	rsb	r6, r1, #32
 8000408:	408b      	lsls	r3, r1
 800040a:	fa08 f401 	lsl.w	r4, r8, r1
 800040e:	fa00 f901 	lsl.w	r9, r0, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	fa28 f806 	lsr.w	r8, r8, r6
 800041a:	408a      	lsls	r2, r1
 800041c:	431f      	orrs	r7, r3
 800041e:	fa20 f306 	lsr.w	r3, r0, r6
 8000422:	0c38      	lsrs	r0, r7, #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fa1f fc87 	uxth.w	ip, r7
 800042a:	0c1c      	lsrs	r4, r3, #16
 800042c:	fbb8 fef0 	udiv	lr, r8, r0
 8000430:	fb00 881e 	mls	r8, r0, lr, r8
 8000434:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000438:	fb0e f80c 	mul.w	r8, lr, ip
 800043c:	45a0      	cmp	r8, r4
 800043e:	d90e      	bls.n	800045e <__udivmoddi4+0x1b6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	bf2c      	ite	cs
 8000448:	f04f 0b01 	movcs.w	fp, #1
 800044c:	f04f 0b00 	movcc.w	fp, #0
 8000450:	45a0      	cmp	r8, r4
 8000452:	d903      	bls.n	800045c <__udivmoddi4+0x1b4>
 8000454:	f1bb 0f00 	cmp.w	fp, #0
 8000458:	f000 80b8 	beq.w	80005cc <__udivmoddi4+0x324>
 800045c:	46d6      	mov	lr, sl
 800045e:	eba4 0408 	sub.w	r4, r4, r8
 8000462:	fa1f f883 	uxth.w	r8, r3
 8000466:	fbb4 f3f0 	udiv	r3, r4, r0
 800046a:	fb00 4413 	mls	r4, r0, r3, r4
 800046e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000472:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000476:	45a4      	cmp	ip, r4
 8000478:	d90e      	bls.n	8000498 <__udivmoddi4+0x1f0>
 800047a:	193c      	adds	r4, r7, r4
 800047c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000480:	bf2c      	ite	cs
 8000482:	f04f 0801 	movcs.w	r8, #1
 8000486:	f04f 0800 	movcc.w	r8, #0
 800048a:	45a4      	cmp	ip, r4
 800048c:	d903      	bls.n	8000496 <__udivmoddi4+0x1ee>
 800048e:	f1b8 0f00 	cmp.w	r8, #0
 8000492:	f000 809f 	beq.w	80005d4 <__udivmoddi4+0x32c>
 8000496:	4603      	mov	r3, r0
 8000498:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800049c:	eba4 040c 	sub.w	r4, r4, ip
 80004a0:	fba0 ec02 	umull	lr, ip, r0, r2
 80004a4:	4564      	cmp	r4, ip
 80004a6:	4673      	mov	r3, lr
 80004a8:	46e0      	mov	r8, ip
 80004aa:	d302      	bcc.n	80004b2 <__udivmoddi4+0x20a>
 80004ac:	d107      	bne.n	80004be <__udivmoddi4+0x216>
 80004ae:	45f1      	cmp	r9, lr
 80004b0:	d205      	bcs.n	80004be <__udivmoddi4+0x216>
 80004b2:	ebbe 0302 	subs.w	r3, lr, r2
 80004b6:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004ba:	3801      	subs	r0, #1
 80004bc:	46e0      	mov	r8, ip
 80004be:	b15d      	cbz	r5, 80004d8 <__udivmoddi4+0x230>
 80004c0:	ebb9 0203 	subs.w	r2, r9, r3
 80004c4:	eb64 0408 	sbc.w	r4, r4, r8
 80004c8:	fa04 f606 	lsl.w	r6, r4, r6
 80004cc:	fa22 f301 	lsr.w	r3, r2, r1
 80004d0:	40cc      	lsrs	r4, r1
 80004d2:	431e      	orrs	r6, r3
 80004d4:	e9c5 6400 	strd	r6, r4, [r5]
 80004d8:	2100      	movs	r1, #0
 80004da:	e736      	b.n	800034a <__udivmoddi4+0xa2>
 80004dc:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e0:	0c01      	lsrs	r1, r0, #16
 80004e2:	4614      	mov	r4, r2
 80004e4:	b280      	uxth	r0, r0
 80004e6:	4696      	mov	lr, r2
 80004e8:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80004ec:	2620      	movs	r6, #32
 80004ee:	4690      	mov	r8, r2
 80004f0:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 80004f4:	4610      	mov	r0, r2
 80004f6:	fbb1 f1f2 	udiv	r1, r1, r2
 80004fa:	eba3 0308 	sub.w	r3, r3, r8
 80004fe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000502:	e74b      	b.n	800039c <__udivmoddi4+0xf4>
 8000504:	40b7      	lsls	r7, r6
 8000506:	f1c6 0320 	rsb	r3, r6, #32
 800050a:	fa01 f206 	lsl.w	r2, r1, r6
 800050e:	fa21 f803 	lsr.w	r8, r1, r3
 8000512:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000516:	fa20 f303 	lsr.w	r3, r0, r3
 800051a:	b2bc      	uxth	r4, r7
 800051c:	40b0      	lsls	r0, r6
 800051e:	4313      	orrs	r3, r2
 8000520:	0c02      	lsrs	r2, r0, #16
 8000522:	0c19      	lsrs	r1, r3, #16
 8000524:	b280      	uxth	r0, r0
 8000526:	fbb8 f9fe 	udiv	r9, r8, lr
 800052a:	fb0e 8819 	mls	r8, lr, r9, r8
 800052e:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	4588      	cmp	r8, r1
 8000538:	d951      	bls.n	80005de <__udivmoddi4+0x336>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f109 3cff 	add.w	ip, r9, #4294967295
 8000540:	bf2c      	ite	cs
 8000542:	f04f 0a01 	movcs.w	sl, #1
 8000546:	f04f 0a00 	movcc.w	sl, #0
 800054a:	4588      	cmp	r8, r1
 800054c:	d902      	bls.n	8000554 <__udivmoddi4+0x2ac>
 800054e:	f1ba 0f00 	cmp.w	sl, #0
 8000552:	d031      	beq.n	80005b8 <__udivmoddi4+0x310>
 8000554:	eba1 0108 	sub.w	r1, r1, r8
 8000558:	fbb1 f9fe 	udiv	r9, r1, lr
 800055c:	fb09 f804 	mul.w	r8, r9, r4
 8000560:	fb0e 1119 	mls	r1, lr, r9, r1
 8000564:	b29b      	uxth	r3, r3
 8000566:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800056a:	4543      	cmp	r3, r8
 800056c:	d235      	bcs.n	80005da <__udivmoddi4+0x332>
 800056e:	18fb      	adds	r3, r7, r3
 8000570:	f109 31ff 	add.w	r1, r9, #4294967295
 8000574:	bf2c      	ite	cs
 8000576:	f04f 0a01 	movcs.w	sl, #1
 800057a:	f04f 0a00 	movcc.w	sl, #0
 800057e:	4543      	cmp	r3, r8
 8000580:	d2bb      	bcs.n	80004fa <__udivmoddi4+0x252>
 8000582:	f1ba 0f00 	cmp.w	sl, #0
 8000586:	d1b8      	bne.n	80004fa <__udivmoddi4+0x252>
 8000588:	f1a9 0102 	sub.w	r1, r9, #2
 800058c:	443b      	add	r3, r7
 800058e:	e7b4      	b.n	80004fa <__udivmoddi4+0x252>
 8000590:	1a84      	subs	r4, r0, r2
 8000592:	eb68 0203 	sbc.w	r2, r8, r3
 8000596:	2001      	movs	r0, #1
 8000598:	4696      	mov	lr, r2
 800059a:	e6eb      	b.n	8000374 <__udivmoddi4+0xcc>
 800059c:	443a      	add	r2, r7
 800059e:	f1a8 0802 	sub.w	r8, r8, #2
 80005a2:	e72b      	b.n	80003fc <__udivmoddi4+0x154>
 80005a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a8:	443b      	add	r3, r7
 80005aa:	e710      	b.n	80003ce <__udivmoddi4+0x126>
 80005ac:	3902      	subs	r1, #2
 80005ae:	443b      	add	r3, r7
 80005b0:	e6a9      	b.n	8000306 <__udivmoddi4+0x5e>
 80005b2:	443a      	add	r2, r7
 80005b4:	3802      	subs	r0, #2
 80005b6:	e6be      	b.n	8000336 <__udivmoddi4+0x8e>
 80005b8:	eba7 0808 	sub.w	r8, r7, r8
 80005bc:	f1a9 0c02 	sub.w	ip, r9, #2
 80005c0:	4441      	add	r1, r8
 80005c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c6:	fb09 f804 	mul.w	r8, r9, r4
 80005ca:	e7c9      	b.n	8000560 <__udivmoddi4+0x2b8>
 80005cc:	f1ae 0e02 	sub.w	lr, lr, #2
 80005d0:	443c      	add	r4, r7
 80005d2:	e744      	b.n	800045e <__udivmoddi4+0x1b6>
 80005d4:	3b02      	subs	r3, #2
 80005d6:	443c      	add	r4, r7
 80005d8:	e75e      	b.n	8000498 <__udivmoddi4+0x1f0>
 80005da:	4649      	mov	r1, r9
 80005dc:	e78d      	b.n	80004fa <__udivmoddi4+0x252>
 80005de:	eba1 0108 	sub.w	r1, r1, r8
 80005e2:	46cc      	mov	ip, r9
 80005e4:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e8:	fb09 f804 	mul.w	r8, r9, r4
 80005ec:	e7b8      	b.n	8000560 <__udivmoddi4+0x2b8>
 80005ee:	bf00      	nop

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <setThrottle_us>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/* === Brushless ESC Control === */
void setThrottle_us(uint16_t us)
{
 80005f4:	b480      	push	{r7}
 80005f6:	b083      	sub	sp, #12
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	4603      	mov	r3, r0
 80005fc:	80fb      	strh	r3, [r7, #6]
    if (us < 1000) us = 1000;
 80005fe:	88fb      	ldrh	r3, [r7, #6]
 8000600:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000604:	d202      	bcs.n	800060c <setThrottle_us+0x18>
 8000606:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800060a:	80fb      	strh	r3, [r7, #6]
    if (us > 2000) us = 2000;
 800060c:	88fb      	ldrh	r3, [r7, #6]
 800060e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000612:	d902      	bls.n	800061a <setThrottle_us+0x26>
 8000614:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000618:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, us);
 800061a:	4b05      	ldr	r3, [pc, #20]	@ (8000630 <setThrottle_us+0x3c>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	88fa      	ldrh	r2, [r7, #6]
 8000620:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000622:	bf00      	nop
 8000624:	370c      	adds	r7, #12
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr
 800062e:	bf00      	nop
 8000630:	20000168 	.word	0x20000168

08000634 <stop_motor>:

/* Stop motor (neutral) */
void stop_motor(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
	stopped = 1;
 8000638:	4b04      	ldr	r3, [pc, #16]	@ (800064c <stop_motor+0x18>)
 800063a:	2201      	movs	r2, #1
 800063c:	701a      	strb	r2, [r3, #0]
    setThrottle_us(1500);
 800063e:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000642:	f7ff ffd7 	bl	80005f4 <setThrottle_us>
}
 8000646:	bf00      	nop
 8000648:	bd80      	pop	{r7, pc}
 800064a:	bf00      	nop
 800064c:	20000014 	.word	0x20000014

08000650 <accelerate_to_max>:

/* Accelerate smoothly toward a target throttle (depends on direction) */
void accelerate_to_max(uint8_t direction, uint16_t start_us,
                       uint16_t target_us, int accel_steps)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b088      	sub	sp, #32
 8000654:	af00      	add	r7, sp, #0
 8000656:	607b      	str	r3, [r7, #4]
 8000658:	4603      	mov	r3, r0
 800065a:	73fb      	strb	r3, [r7, #15]
 800065c:	460b      	mov	r3, r1
 800065e:	81bb      	strh	r3, [r7, #12]
 8000660:	4613      	mov	r3, r2
 8000662:	817b      	strh	r3, [r7, #10]
    float pulse = start_us;
 8000664:	89bb      	ldrh	r3, [r7, #12]
 8000666:	ee07 3a90 	vmov	s15, r3
 800066a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800066e:	edc7 7a07 	vstr	s15, [r7, #28]
    float step_change = ((float)target_us - (float)start_us) / accel_steps;
 8000672:	897b      	ldrh	r3, [r7, #10]
 8000674:	ee07 3a90 	vmov	s15, r3
 8000678:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800067c:	89bb      	ldrh	r3, [r7, #12]
 800067e:	ee07 3a90 	vmov	s15, r3
 8000682:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000686:	ee77 6a67 	vsub.f32	s13, s14, s15
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	ee07 3a90 	vmov	s15, r3
 8000690:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000694:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000698:	edc7 7a05 	vstr	s15, [r7, #20]

    stopped = 0;
 800069c:	4b19      	ldr	r3, [pc, #100]	@ (8000704 <accelerate_to_max+0xb4>)
 800069e:	2200      	movs	r2, #0
 80006a0:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < accel_steps; i++) {
 80006a2:	2300      	movs	r3, #0
 80006a4:	61bb      	str	r3, [r7, #24]
 80006a6:	e01b      	b.n	80006e0 <accelerate_to_max+0x90>
        if (stopped) return;  // Abort if stop command issued
 80006a8:	4b16      	ldr	r3, [pc, #88]	@ (8000704 <accelerate_to_max+0xb4>)
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d125      	bne.n	80006fc <accelerate_to_max+0xac>
        setThrottle_us((uint16_t)pulse);
 80006b0:	edd7 7a07 	vldr	s15, [r7, #28]
 80006b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80006b8:	ee17 3a90 	vmov	r3, s15
 80006bc:	b29b      	uxth	r3, r3
 80006be:	4618      	mov	r0, r3
 80006c0:	f7ff ff98 	bl	80005f4 <setThrottle_us>
        HAL_Delay(20); // ~50 Hz update rate
 80006c4:	2014      	movs	r0, #20
 80006c6:	f000 fe85 	bl	80013d4 <HAL_Delay>
        pulse += step_change;
 80006ca:	ed97 7a07 	vldr	s14, [r7, #28]
 80006ce:	edd7 7a05 	vldr	s15, [r7, #20]
 80006d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80006d6:	edc7 7a07 	vstr	s15, [r7, #28]
    for (int i = 0; i < accel_steps; i++) {
 80006da:	69bb      	ldr	r3, [r7, #24]
 80006dc:	3301      	adds	r3, #1
 80006de:	61bb      	str	r3, [r7, #24]
 80006e0:	69ba      	ldr	r2, [r7, #24]
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	429a      	cmp	r2, r3
 80006e6:	dbdf      	blt.n	80006a8 <accelerate_to_max+0x58>
    }
    global_pwm_us = (uint16_t)pulse;
 80006e8:	edd7 7a07 	vldr	s15, [r7, #28]
 80006ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80006f0:	ee17 3a90 	vmov	r3, s15
 80006f4:	b29a      	uxth	r2, r3
 80006f6:	4b04      	ldr	r3, [pc, #16]	@ (8000708 <accelerate_to_max+0xb8>)
 80006f8:	801a      	strh	r2, [r3, #0]
 80006fa:	e000      	b.n	80006fe <accelerate_to_max+0xae>
        if (stopped) return;  // Abort if stop command issued
 80006fc:	bf00      	nop
}
 80006fe:	3720      	adds	r7, #32
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	20000014 	.word	0x20000014
 8000708:	20000008 	.word	0x20000008

0800070c <decelerate_to_min>:

/* Decelerate smoothly toward min speed (depends on direction) */
void decelerate_to_min(uint8_t direction, uint16_t start_us,
                       uint16_t target_us, int decel_steps)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b088      	sub	sp, #32
 8000710:	af00      	add	r7, sp, #0
 8000712:	607b      	str	r3, [r7, #4]
 8000714:	4603      	mov	r3, r0
 8000716:	73fb      	strb	r3, [r7, #15]
 8000718:	460b      	mov	r3, r1
 800071a:	81bb      	strh	r3, [r7, #12]
 800071c:	4613      	mov	r3, r2
 800071e:	817b      	strh	r3, [r7, #10]
    float pulse = start_us;
 8000720:	89bb      	ldrh	r3, [r7, #12]
 8000722:	ee07 3a90 	vmov	s15, r3
 8000726:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800072a:	edc7 7a07 	vstr	s15, [r7, #28]
    float step_change = ((float)target_us - (float)start_us) / decel_steps;
 800072e:	897b      	ldrh	r3, [r7, #10]
 8000730:	ee07 3a90 	vmov	s15, r3
 8000734:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000738:	89bb      	ldrh	r3, [r7, #12]
 800073a:	ee07 3a90 	vmov	s15, r3
 800073e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000742:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	ee07 3a90 	vmov	s15, r3
 800074c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000750:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000754:	edc7 7a05 	vstr	s15, [r7, #20]

    for (int i = 0; i < decel_steps; i++) {
 8000758:	2300      	movs	r3, #0
 800075a:	61bb      	str	r3, [r7, #24]
 800075c:	e01b      	b.n	8000796 <decelerate_to_min+0x8a>
        if (stopped) return;
 800075e:	4b17      	ldr	r3, [pc, #92]	@ (80007bc <decelerate_to_min+0xb0>)
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	2b00      	cmp	r3, #0
 8000764:	d125      	bne.n	80007b2 <decelerate_to_min+0xa6>
        setThrottle_us((uint16_t)pulse);
 8000766:	edd7 7a07 	vldr	s15, [r7, #28]
 800076a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800076e:	ee17 3a90 	vmov	r3, s15
 8000772:	b29b      	uxth	r3, r3
 8000774:	4618      	mov	r0, r3
 8000776:	f7ff ff3d 	bl	80005f4 <setThrottle_us>
        HAL_Delay(20);
 800077a:	2014      	movs	r0, #20
 800077c:	f000 fe2a 	bl	80013d4 <HAL_Delay>
        pulse += step_change;
 8000780:	ed97 7a07 	vldr	s14, [r7, #28]
 8000784:	edd7 7a05 	vldr	s15, [r7, #20]
 8000788:	ee77 7a27 	vadd.f32	s15, s14, s15
 800078c:	edc7 7a07 	vstr	s15, [r7, #28]
    for (int i = 0; i < decel_steps; i++) {
 8000790:	69bb      	ldr	r3, [r7, #24]
 8000792:	3301      	adds	r3, #1
 8000794:	61bb      	str	r3, [r7, #24]
 8000796:	69ba      	ldr	r2, [r7, #24]
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	429a      	cmp	r2, r3
 800079c:	dbdf      	blt.n	800075e <decelerate_to_min+0x52>
    }
    global_pwm_us = (uint16_t)pulse;
 800079e:	edd7 7a07 	vldr	s15, [r7, #28]
 80007a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80007a6:	ee17 3a90 	vmov	r3, s15
 80007aa:	b29a      	uxth	r2, r3
 80007ac:	4b04      	ldr	r3, [pc, #16]	@ (80007c0 <decelerate_to_min+0xb4>)
 80007ae:	801a      	strh	r2, [r3, #0]
 80007b0:	e000      	b.n	80007b4 <decelerate_to_min+0xa8>
        if (stopped) return;
 80007b2:	bf00      	nop
}
 80007b4:	3720      	adds	r7, #32
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	20000014 	.word	0x20000014
 80007c0:	20000008 	.word	0x20000008

080007c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007c8:	f000 fd3e 	bl	8001248 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the System Power */
  SystemPower_Config();
 80007cc:	f000 f8dd 	bl	800098a <SystemPower_Config>

  /* Configure the system clock */
  SystemClock_Config();
 80007d0:	f000 f892 	bl	80008f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007d4:	f000 fa40 	bl	8000c58 <MX_GPIO_Init>
  MX_ICACHE_Init();
 80007d8:	f000 f8e3 	bl	80009a2 <MX_ICACHE_Init>
  MX_TIM1_Init();
 80007dc:	f000 f98a 	bl	8000af4 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80007e0:	f000 f93c 	bl	8000a5c <MX_USART1_UART_Init>
  MX_LPUART1_UART_Init();
 80007e4:	f000 f8f0 	bl	80009c8 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1); // Start PWM on PA8 (TIM1_CH1)
 80007e8:	2100      	movs	r1, #0
 80007ea:	4834      	ldr	r0, [pc, #208]	@ (80008bc <main+0xf8>)
 80007ec:	f005 fb08 	bl	8005e00 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 1500);
 80007f0:	4b32      	ldr	r3, [pc, #200]	@ (80008bc <main+0xf8>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80007f8:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_Delay(2000);  // Wait 2s for ESC to arm
 80007fa:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80007fe:	f000 fde9 	bl	80013d4 <HAL_Delay>
	HAL_TIM_Base_Start(&htim1);
 8000802:	482e      	ldr	r0, [pc, #184]	@ (80008bc <main+0xf8>)
 8000804:	f005 fa02 	bl	8005c0c <HAL_TIM_Base_Start>
	HAL_UART_Receive_IT(&huart1, &ch, 1);
 8000808:	2201      	movs	r2, #1
 800080a:	492d      	ldr	r1, [pc, #180]	@ (80008c0 <main+0xfc>)
 800080c:	482d      	ldr	r0, [pc, #180]	@ (80008c4 <main+0x100>)
 800080e:	f006 fda3 	bl	8007358 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&hlpuart1, xb, 2);
 8000812:	2202      	movs	r2, #2
 8000814:	492c      	ldr	r1, [pc, #176]	@ (80008c8 <main+0x104>)
 8000816:	482d      	ldr	r0, [pc, #180]	@ (80008cc <main+0x108>)
 8000818:	f006 fd9e 	bl	8007358 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		if (dropping) {
 800081c:	4b2c      	ldr	r3, [pc, #176]	@ (80008d0 <main+0x10c>)
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	2b00      	cmp	r3, #0
 8000822:	d009      	beq.n	8000838 <main+0x74>
		    HAL_Delay(2000);
 8000824:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000828:	f000 fdd4 	bl	80013d4 <HAL_Delay>
		    dropping = 0;
 800082c:	4b28      	ldr	r3, [pc, #160]	@ (80008d0 <main+0x10c>)
 800082e:	2200      	movs	r2, #0
 8000830:	701a      	strb	r2, [r3, #0]
		    should_accel = 1;
 8000832:	4b28      	ldr	r3, [pc, #160]	@ (80008d4 <main+0x110>)
 8000834:	2201      	movs	r2, #1
 8000836:	701a      	strb	r2, [r3, #0]
		}

		if (should_accel) {
 8000838:	4b26      	ldr	r3, [pc, #152]	@ (80008d4 <main+0x110>)
 800083a:	781b      	ldrb	r3, [r3, #0]
 800083c:	2b00      	cmp	r3, #0
 800083e:	d01b      	beq.n	8000878 <main+0xb4>
		    if (direction == 0) {
 8000840:	4b25      	ldr	r3, [pc, #148]	@ (80008d8 <main+0x114>)
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	2b00      	cmp	r3, #0
 8000846:	d10a      	bne.n	800085e <main+0x9a>
		        // Going forward
		        accelerate_to_max(direction, forward_min_pwm_us, forward_max_pwm_us, accel_steps);
 8000848:	4b23      	ldr	r3, [pc, #140]	@ (80008d8 <main+0x114>)
 800084a:	7818      	ldrb	r0, [r3, #0]
 800084c:	4b23      	ldr	r3, [pc, #140]	@ (80008dc <main+0x118>)
 800084e:	8819      	ldrh	r1, [r3, #0]
 8000850:	4b23      	ldr	r3, [pc, #140]	@ (80008e0 <main+0x11c>)
 8000852:	881a      	ldrh	r2, [r3, #0]
 8000854:	4b23      	ldr	r3, [pc, #140]	@ (80008e4 <main+0x120>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	f7ff fefa 	bl	8000650 <accelerate_to_max>
 800085c:	e009      	b.n	8000872 <main+0xae>
		    } else {
		        // Going reverse
		        accelerate_to_max(direction, reverse_min_pwm_us, reverse_max_pwm_us, accel_steps);
 800085e:	4b1e      	ldr	r3, [pc, #120]	@ (80008d8 <main+0x114>)
 8000860:	7818      	ldrb	r0, [r3, #0]
 8000862:	4b21      	ldr	r3, [pc, #132]	@ (80008e8 <main+0x124>)
 8000864:	8819      	ldrh	r1, [r3, #0]
 8000866:	4b21      	ldr	r3, [pc, #132]	@ (80008ec <main+0x128>)
 8000868:	881a      	ldrh	r2, [r3, #0]
 800086a:	4b1e      	ldr	r3, [pc, #120]	@ (80008e4 <main+0x120>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	f7ff feef 	bl	8000650 <accelerate_to_max>
		    }
		    should_accel = 0;
 8000872:	4b18      	ldr	r3, [pc, #96]	@ (80008d4 <main+0x110>)
 8000874:	2200      	movs	r2, #0
 8000876:	701a      	strb	r2, [r3, #0]
		}

		if (should_decel) {
 8000878:	4b1d      	ldr	r3, [pc, #116]	@ (80008f0 <main+0x12c>)
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	2b00      	cmp	r3, #0
 800087e:	d0cd      	beq.n	800081c <main+0x58>
		    if (direction == 0) {
 8000880:	4b15      	ldr	r3, [pc, #84]	@ (80008d8 <main+0x114>)
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	2b00      	cmp	r3, #0
 8000886:	d10a      	bne.n	800089e <main+0xda>
		        decelerate_to_min(direction, forward_max_pwm_us, forward_min_pwm_us, decel_steps);
 8000888:	4b13      	ldr	r3, [pc, #76]	@ (80008d8 <main+0x114>)
 800088a:	7818      	ldrb	r0, [r3, #0]
 800088c:	4b14      	ldr	r3, [pc, #80]	@ (80008e0 <main+0x11c>)
 800088e:	8819      	ldrh	r1, [r3, #0]
 8000890:	4b12      	ldr	r3, [pc, #72]	@ (80008dc <main+0x118>)
 8000892:	881a      	ldrh	r2, [r3, #0]
 8000894:	4b17      	ldr	r3, [pc, #92]	@ (80008f4 <main+0x130>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	f7ff ff38 	bl	800070c <decelerate_to_min>
 800089c:	e009      	b.n	80008b2 <main+0xee>
		    } else {
		        decelerate_to_min(direction, reverse_max_pwm_us, reverse_min_pwm_us, decel_steps);
 800089e:	4b0e      	ldr	r3, [pc, #56]	@ (80008d8 <main+0x114>)
 80008a0:	7818      	ldrb	r0, [r3, #0]
 80008a2:	4b12      	ldr	r3, [pc, #72]	@ (80008ec <main+0x128>)
 80008a4:	8819      	ldrh	r1, [r3, #0]
 80008a6:	4b10      	ldr	r3, [pc, #64]	@ (80008e8 <main+0x124>)
 80008a8:	881a      	ldrh	r2, [r3, #0]
 80008aa:	4b12      	ldr	r3, [pc, #72]	@ (80008f4 <main+0x130>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	f7ff ff2d 	bl	800070c <decelerate_to_min>
		    }
		    should_decel = 0;
 80008b2:	4b0f      	ldr	r3, [pc, #60]	@ (80008f0 <main+0x12c>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	701a      	strb	r2, [r3, #0]
		if (dropping) {
 80008b8:	e7b0      	b.n	800081c <main+0x58>
 80008ba:	bf00      	nop
 80008bc:	20000168 	.word	0x20000168
 80008c0:	200001b8 	.word	0x200001b8
 80008c4:	200000d4 	.word	0x200000d4
 80008c8:	200001bc 	.word	0x200001bc
 80008cc:	20000040 	.word	0x20000040
 80008d0:	200001b7 	.word	0x200001b7
 80008d4:	200001b6 	.word	0x200001b6
 80008d8:	200001b4 	.word	0x200001b4
 80008dc:	20000000 	.word	0x20000000
 80008e0:	20000002 	.word	0x20000002
 80008e4:	2000000c 	.word	0x2000000c
 80008e8:	20000004 	.word	0x20000004
 80008ec:	20000006 	.word	0x20000006
 80008f0:	200001b5 	.word	0x200001b5
 80008f4:	20000010 	.word	0x20000010

080008f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b09e      	sub	sp, #120	@ 0x78
 80008fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008fe:	f107 0318 	add.w	r3, r7, #24
 8000902:	2260      	movs	r2, #96	@ 0x60
 8000904:	2100      	movs	r1, #0
 8000906:	4618      	mov	r0, r3
 8000908:	f008 fc26 	bl	8009158 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800090c:	463b      	mov	r3, r7
 800090e:	2200      	movs	r2, #0
 8000910:	601a      	str	r2, [r3, #0]
 8000912:	605a      	str	r2, [r3, #4]
 8000914:	609a      	str	r2, [r3, #8]
 8000916:	60da      	str	r2, [r3, #12]
 8000918:	611a      	str	r2, [r3, #16]
 800091a:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE4) != HAL_OK)
 800091c:	2000      	movs	r0, #0
 800091e:	f001 f9d7 	bl	8001cd0 <HAL_PWREx_ControlVoltageScaling>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d001      	beq.n	800092c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000928:	f000 faa2 	bl	8000e70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800092c:	2310      	movs	r3, #16
 800092e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000930:	2301      	movs	r3, #1
 8000932:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000934:	2310      	movs	r3, #16
 8000936:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 8000938:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800093c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800093e:	2300      	movs	r3, #0
 8000940:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000942:	f107 0318 	add.w	r3, r7, #24
 8000946:	4618      	mov	r0, r3
 8000948:	f001 fa9e 	bl	8001e88 <HAL_RCC_OscConfig>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000952:	f000 fa8d 	bl	8000e70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000956:	231f      	movs	r3, #31
 8000958:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800095a:	2300      	movs	r3, #0
 800095c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800095e:	2300      	movs	r3, #0
 8000960:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000962:	2300      	movs	r3, #0
 8000964:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000966:	2300      	movs	r3, #0
 8000968:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800096a:	2300      	movs	r3, #0
 800096c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800096e:	463b      	mov	r3, r7
 8000970:	2100      	movs	r1, #0
 8000972:	4618      	mov	r0, r3
 8000974:	f002 f964 	bl	8002c40 <HAL_RCC_ClockConfig>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d001      	beq.n	8000982 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800097e:	f000 fa77 	bl	8000e70 <Error_Handler>
  }
}
 8000982:	bf00      	nop
 8000984:	3778      	adds	r7, #120	@ 0x78
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}

0800098a <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 800098a:	b580      	push	{r7, lr}
 800098c:	af00      	add	r7, sp, #0

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 800098e:	2002      	movs	r0, #2
 8000990:	f001 fa2a 	bl	8001de8 <HAL_PWREx_ConfigSupply>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d001      	beq.n	800099e <SystemPower_Config+0x14>
  {
    Error_Handler();
 800099a:	f000 fa69 	bl	8000e70 <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 800099e:	bf00      	nop
 80009a0:	bd80      	pop	{r7, pc}

080009a2 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 80009a2:	b580      	push	{r7, lr}
 80009a4:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 80009a6:	2000      	movs	r0, #0
 80009a8:	f001 f962 	bl	8001c70 <HAL_ICACHE_ConfigAssociativityMode>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 80009b2:	f000 fa5d 	bl	8000e70 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 80009b6:	f001 f97b 	bl	8001cb0 <HAL_ICACHE_Enable>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d001      	beq.n	80009c4 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 80009c0:	f000 fa56 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80009c4:	bf00      	nop
 80009c6:	bd80      	pop	{r7, pc}

080009c8 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80009cc:	4b21      	ldr	r3, [pc, #132]	@ (8000a54 <MX_LPUART1_UART_Init+0x8c>)
 80009ce:	4a22      	ldr	r2, [pc, #136]	@ (8000a58 <MX_LPUART1_UART_Init+0x90>)
 80009d0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 80009d2:	4b20      	ldr	r3, [pc, #128]	@ (8000a54 <MX_LPUART1_UART_Init+0x8c>)
 80009d4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80009d8:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009da:	4b1e      	ldr	r3, [pc, #120]	@ (8000a54 <MX_LPUART1_UART_Init+0x8c>)
 80009dc:	2200      	movs	r2, #0
 80009de:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80009e0:	4b1c      	ldr	r3, [pc, #112]	@ (8000a54 <MX_LPUART1_UART_Init+0x8c>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80009e6:	4b1b      	ldr	r3, [pc, #108]	@ (8000a54 <MX_LPUART1_UART_Init+0x8c>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80009ec:	4b19      	ldr	r3, [pc, #100]	@ (8000a54 <MX_LPUART1_UART_Init+0x8c>)
 80009ee:	220c      	movs	r2, #12
 80009f0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009f2:	4b18      	ldr	r3, [pc, #96]	@ (8000a54 <MX_LPUART1_UART_Init+0x8c>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009f8:	4b16      	ldr	r3, [pc, #88]	@ (8000a54 <MX_LPUART1_UART_Init+0x8c>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009fe:	4b15      	ldr	r3, [pc, #84]	@ (8000a54 <MX_LPUART1_UART_Init+0x8c>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000a04:	4b13      	ldr	r3, [pc, #76]	@ (8000a54 <MX_LPUART1_UART_Init+0x8c>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000a0a:	4812      	ldr	r0, [pc, #72]	@ (8000a54 <MX_LPUART1_UART_Init+0x8c>)
 8000a0c:	f006 fc54 	bl	80072b8 <HAL_UART_Init>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d001      	beq.n	8000a1a <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8000a16:	f000 fa2b 	bl	8000e70 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	480d      	ldr	r0, [pc, #52]	@ (8000a54 <MX_LPUART1_UART_Init+0x8c>)
 8000a1e:	f008 fad0 	bl	8008fc2 <HAL_UARTEx_SetTxFifoThreshold>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8000a28:	f000 fa22 	bl	8000e70 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	4809      	ldr	r0, [pc, #36]	@ (8000a54 <MX_LPUART1_UART_Init+0x8c>)
 8000a30:	f008 fb05 	bl	800903e <HAL_UARTEx_SetRxFifoThreshold>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8000a3a:	f000 fa19 	bl	8000e70 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000a3e:	4805      	ldr	r0, [pc, #20]	@ (8000a54 <MX_LPUART1_UART_Init+0x8c>)
 8000a40:	f008 fa86 	bl	8008f50 <HAL_UARTEx_DisableFifoMode>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8000a4a:	f000 fa11 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000a4e:	bf00      	nop
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	20000040 	.word	0x20000040
 8000a58:	46002400 	.word	0x46002400

08000a5c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a60:	4b22      	ldr	r3, [pc, #136]	@ (8000aec <MX_USART1_UART_Init+0x90>)
 8000a62:	4a23      	ldr	r2, [pc, #140]	@ (8000af0 <MX_USART1_UART_Init+0x94>)
 8000a64:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a66:	4b21      	ldr	r3, [pc, #132]	@ (8000aec <MX_USART1_UART_Init+0x90>)
 8000a68:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a6c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a6e:	4b1f      	ldr	r3, [pc, #124]	@ (8000aec <MX_USART1_UART_Init+0x90>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a74:	4b1d      	ldr	r3, [pc, #116]	@ (8000aec <MX_USART1_UART_Init+0x90>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a7a:	4b1c      	ldr	r3, [pc, #112]	@ (8000aec <MX_USART1_UART_Init+0x90>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a80:	4b1a      	ldr	r3, [pc, #104]	@ (8000aec <MX_USART1_UART_Init+0x90>)
 8000a82:	220c      	movs	r2, #12
 8000a84:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a86:	4b19      	ldr	r3, [pc, #100]	@ (8000aec <MX_USART1_UART_Init+0x90>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a8c:	4b17      	ldr	r3, [pc, #92]	@ (8000aec <MX_USART1_UART_Init+0x90>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a92:	4b16      	ldr	r3, [pc, #88]	@ (8000aec <MX_USART1_UART_Init+0x90>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a98:	4b14      	ldr	r3, [pc, #80]	@ (8000aec <MX_USART1_UART_Init+0x90>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a9e:	4b13      	ldr	r3, [pc, #76]	@ (8000aec <MX_USART1_UART_Init+0x90>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000aa4:	4811      	ldr	r0, [pc, #68]	@ (8000aec <MX_USART1_UART_Init+0x90>)
 8000aa6:	f006 fc07 	bl	80072b8 <HAL_UART_Init>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000ab0:	f000 f9de 	bl	8000e70 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ab4:	2100      	movs	r1, #0
 8000ab6:	480d      	ldr	r0, [pc, #52]	@ (8000aec <MX_USART1_UART_Init+0x90>)
 8000ab8:	f008 fa83 	bl	8008fc2 <HAL_UARTEx_SetTxFifoThreshold>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000ac2:	f000 f9d5 	bl	8000e70 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	4808      	ldr	r0, [pc, #32]	@ (8000aec <MX_USART1_UART_Init+0x90>)
 8000aca:	f008 fab8 	bl	800903e <HAL_UARTEx_SetRxFifoThreshold>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d001      	beq.n	8000ad8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000ad4:	f000 f9cc 	bl	8000e70 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000ad8:	4804      	ldr	r0, [pc, #16]	@ (8000aec <MX_USART1_UART_Init+0x90>)
 8000ada:	f008 fa39 	bl	8008f50 <HAL_UARTEx_DisableFifoMode>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d001      	beq.n	8000ae8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000ae4:	f000 f9c4 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000ae8:	bf00      	nop
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	200000d4 	.word	0x200000d4
 8000af0:	40013800 	.word	0x40013800

08000af4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b09c      	sub	sp, #112	@ 0x70
 8000af8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000afa:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000afe:	2200      	movs	r2, #0
 8000b00:	601a      	str	r2, [r3, #0]
 8000b02:	605a      	str	r2, [r3, #4]
 8000b04:	609a      	str	r2, [r3, #8]
 8000b06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b08:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	601a      	str	r2, [r3, #0]
 8000b10:	605a      	str	r2, [r3, #4]
 8000b12:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b14:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000b18:	2200      	movs	r2, #0
 8000b1a:	601a      	str	r2, [r3, #0]
 8000b1c:	605a      	str	r2, [r3, #4]
 8000b1e:	609a      	str	r2, [r3, #8]
 8000b20:	60da      	str	r2, [r3, #12]
 8000b22:	611a      	str	r2, [r3, #16]
 8000b24:	615a      	str	r2, [r3, #20]
 8000b26:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000b28:	1d3b      	adds	r3, r7, #4
 8000b2a:	2234      	movs	r2, #52	@ 0x34
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f008 fb12 	bl	8009158 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000b34:	4b46      	ldr	r3, [pc, #280]	@ (8000c50 <MX_TIM1_Init+0x15c>)
 8000b36:	4a47      	ldr	r2, [pc, #284]	@ (8000c54 <MX_TIM1_Init+0x160>)
 8000b38:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 3;
 8000b3a:	4b45      	ldr	r3, [pc, #276]	@ (8000c50 <MX_TIM1_Init+0x15c>)
 8000b3c:	2203      	movs	r2, #3
 8000b3e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b40:	4b43      	ldr	r3, [pc, #268]	@ (8000c50 <MX_TIM1_Init+0x15c>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 8000b46:	4b42      	ldr	r3, [pc, #264]	@ (8000c50 <MX_TIM1_Init+0x15c>)
 8000b48:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000b4c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b4e:	4b40      	ldr	r3, [pc, #256]	@ (8000c50 <MX_TIM1_Init+0x15c>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000b54:	4b3e      	ldr	r3, [pc, #248]	@ (8000c50 <MX_TIM1_Init+0x15c>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b5a:	4b3d      	ldr	r3, [pc, #244]	@ (8000c50 <MX_TIM1_Init+0x15c>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000b60:	483b      	ldr	r0, [pc, #236]	@ (8000c50 <MX_TIM1_Init+0x15c>)
 8000b62:	f004 fffb 	bl	8005b5c <HAL_TIM_Base_Init>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000b6c:	f000 f980 	bl	8000e70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b74:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000b76:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	4834      	ldr	r0, [pc, #208]	@ (8000c50 <MX_TIM1_Init+0x15c>)
 8000b7e:	f005 fba5 	bl	80062cc <HAL_TIM_ConfigClockSource>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d001      	beq.n	8000b8c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000b88:	f000 f972 	bl	8000e70 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000b8c:	4830      	ldr	r0, [pc, #192]	@ (8000c50 <MX_TIM1_Init+0x15c>)
 8000b8e:	f005 f8d5 	bl	8005d3c <HAL_TIM_PWM_Init>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000b98:	f000 f96a 	bl	8000e70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000ba8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000bac:	4619      	mov	r1, r3
 8000bae:	4828      	ldr	r0, [pc, #160]	@ (8000c50 <MX_TIM1_Init+0x15c>)
 8000bb0:	f006 fa26 	bl	8007000 <HAL_TIMEx_MasterConfigSynchronization>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8000bba:	f000 f959 	bl	8000e70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bbe:	2360      	movs	r3, #96	@ 0x60
 8000bc0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 1000;
 8000bc2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bdc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000be0:	2200      	movs	r2, #0
 8000be2:	4619      	mov	r1, r3
 8000be4:	481a      	ldr	r0, [pc, #104]	@ (8000c50 <MX_TIM1_Init+0x15c>)
 8000be6:	f005 fa5d 	bl	80060a4 <HAL_TIM_PWM_ConfigChannel>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8000bf0:	f000 f93e 	bl	8000e70 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000c00:	2300      	movs	r3, #0
 8000c02:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000c04:	2300      	movs	r3, #0
 8000c06:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000c08:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c0c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000c12:	2300      	movs	r3, #0
 8000c14:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000c16:	2300      	movs	r3, #0
 8000c18:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000c1a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000c20:	2300      	movs	r3, #0
 8000c22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000c24:	2300      	movs	r3, #0
 8000c26:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000c2c:	1d3b      	adds	r3, r7, #4
 8000c2e:	4619      	mov	r1, r3
 8000c30:	4807      	ldr	r0, [pc, #28]	@ (8000c50 <MX_TIM1_Init+0x15c>)
 8000c32:	f006 faa7 	bl	8007184 <HAL_TIMEx_ConfigBreakDeadTime>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <MX_TIM1_Init+0x14c>
  {
    Error_Handler();
 8000c3c:	f000 f918 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000c40:	4803      	ldr	r0, [pc, #12]	@ (8000c50 <MX_TIM1_Init+0x15c>)
 8000c42:	f000 fa1f 	bl	8001084 <HAL_TIM_MspPostInit>

}
 8000c46:	bf00      	nop
 8000c48:	3770      	adds	r7, #112	@ 0x70
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	20000168 	.word	0x20000168
 8000c54:	40012c00 	.word	0x40012c00

08000c58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b088      	sub	sp, #32
 8000c5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c5e:	f107 030c 	add.w	r3, r7, #12
 8000c62:	2200      	movs	r2, #0
 8000c64:	601a      	str	r2, [r3, #0]
 8000c66:	605a      	str	r2, [r3, #4]
 8000c68:	609a      	str	r2, [r3, #8]
 8000c6a:	60da      	str	r2, [r3, #12]
 8000c6c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c6e:	4b2e      	ldr	r3, [pc, #184]	@ (8000d28 <MX_GPIO_Init+0xd0>)
 8000c70:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c74:	4a2c      	ldr	r2, [pc, #176]	@ (8000d28 <MX_GPIO_Init+0xd0>)
 8000c76:	f043 0304 	orr.w	r3, r3, #4
 8000c7a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000c7e:	4b2a      	ldr	r3, [pc, #168]	@ (8000d28 <MX_GPIO_Init+0xd0>)
 8000c80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c84:	f003 0304 	and.w	r3, r3, #4
 8000c88:	60bb      	str	r3, [r7, #8]
 8000c8a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c8c:	4b26      	ldr	r3, [pc, #152]	@ (8000d28 <MX_GPIO_Init+0xd0>)
 8000c8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c92:	4a25      	ldr	r2, [pc, #148]	@ (8000d28 <MX_GPIO_Init+0xd0>)
 8000c94:	f043 0301 	orr.w	r3, r3, #1
 8000c98:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000c9c:	4b22      	ldr	r3, [pc, #136]	@ (8000d28 <MX_GPIO_Init+0xd0>)
 8000c9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ca2:	f003 0301 	and.w	r3, r3, #1
 8000ca6:	607b      	str	r3, [r7, #4]
 8000ca8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|LED_GREEN_Pin, GPIO_PIN_RESET);
 8000caa:	2200      	movs	r2, #0
 8000cac:	2126      	movs	r1, #38	@ 0x26
 8000cae:	481f      	ldr	r0, [pc, #124]	@ (8000d2c <MX_GPIO_Init+0xd4>)
 8000cb0:	f000 ffc6 	bl	8001c40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8000cb4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cb8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cba:	4b1d      	ldr	r3, [pc, #116]	@ (8000d30 <MX_GPIO_Init+0xd8>)
 8000cbc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000cbe:	2302      	movs	r3, #2
 8000cc0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000cc2:	f107 030c 	add.w	r3, r7, #12
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	481a      	ldr	r0, [pc, #104]	@ (8000d34 <MX_GPIO_Init+0xdc>)
 8000cca:	f000 fde1 	bl	8001890 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000cce:	2306      	movs	r3, #6
 8000cd0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cde:	f107 030c 	add.w	r3, r7, #12
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4811      	ldr	r0, [pc, #68]	@ (8000d2c <MX_GPIO_Init+0xd4>)
 8000ce6:	f000 fdd3 	bl	8001890 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000cea:	2308      	movs	r3, #8
 8000cec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cee:	4b10      	ldr	r3, [pc, #64]	@ (8000d30 <MX_GPIO_Init+0xd8>)
 8000cf0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf6:	f107 030c 	add.w	r3, r7, #12
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	480b      	ldr	r0, [pc, #44]	@ (8000d2c <MX_GPIO_Init+0xd4>)
 8000cfe:	f000 fdc7 	bl	8001890 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000d02:	2320      	movs	r3, #32
 8000d04:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d06:	2301      	movs	r3, #1
 8000d08:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d0e:	2302      	movs	r3, #2
 8000d10:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000d12:	f107 030c 	add.w	r3, r7, #12
 8000d16:	4619      	mov	r1, r3
 8000d18:	4804      	ldr	r0, [pc, #16]	@ (8000d2c <MX_GPIO_Init+0xd4>)
 8000d1a:	f000 fdb9 	bl	8001890 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d1e:	bf00      	nop
 8000d20:	3720      	adds	r7, #32
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	46020c00 	.word	0x46020c00
 8000d2c:	42020000 	.word	0x42020000
 8000d30:	10210000 	.word	0x10210000
 8000d34:	42020800 	.word	0x42020800

08000d38 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b084      	sub	sp, #16
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a3c      	ldr	r2, [pc, #240]	@ (8000e38 <HAL_UART_RxCpltCallback+0x100>)
 8000d46:	4293      	cmp	r3, r2
 8000d48:	d11d      	bne.n	8000d86 <HAL_UART_RxCpltCallback+0x4e>

		if (ch == 'G') {
 8000d4a:	4b3c      	ldr	r3, [pc, #240]	@ (8000e3c <HAL_UART_RxCpltCallback+0x104>)
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	2b47      	cmp	r3, #71	@ 0x47
 8000d50:	d103      	bne.n	8000d5a <HAL_UART_RxCpltCallback+0x22>
			should_accel = 1;
 8000d52:	4b3b      	ldr	r3, [pc, #236]	@ (8000e40 <HAL_UART_RxCpltCallback+0x108>)
 8000d54:	2201      	movs	r2, #1
 8000d56:	701a      	strb	r2, [r3, #0]
 8000d58:	e00f      	b.n	8000d7a <HAL_UART_RxCpltCallback+0x42>
//			global_delay = max_speed_delay_us;
//			stopped = 0;
		} else if (ch == 'S') {
 8000d5a:	4b38      	ldr	r3, [pc, #224]	@ (8000e3c <HAL_UART_RxCpltCallback+0x104>)
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	2b53      	cmp	r3, #83	@ 0x53
 8000d60:	d10b      	bne.n	8000d7a <HAL_UART_RxCpltCallback+0x42>
			stop_motor();
 8000d62:	f7ff fc67 	bl	8000634 <stop_motor>
			direction = !direction;
 8000d66:	4b37      	ldr	r3, [pc, #220]	@ (8000e44 <HAL_UART_RxCpltCallback+0x10c>)
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	bf0c      	ite	eq
 8000d6e:	2301      	moveq	r3, #1
 8000d70:	2300      	movne	r3, #0
 8000d72:	b2db      	uxtb	r3, r3
 8000d74:	461a      	mov	r2, r3
 8000d76:	4b33      	ldr	r3, [pc, #204]	@ (8000e44 <HAL_UART_RxCpltCallback+0x10c>)
 8000d78:	701a      	strb	r2, [r3, #0]
		}
		// Re-enable interrupt for next character
		HAL_UART_Receive_IT(&huart1, &ch, 1);
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	492f      	ldr	r1, [pc, #188]	@ (8000e3c <HAL_UART_RxCpltCallback+0x104>)
 8000d7e:	4832      	ldr	r0, [pc, #200]	@ (8000e48 <HAL_UART_RxCpltCallback+0x110>)
 8000d80:	f006 faea 	bl	8007358 <HAL_UART_Receive_IT>
				should_decel = 1;
			}
		}
		HAL_UART_Receive_IT(&hlpuart1, xb, 2);
	}
}
 8000d84:	e053      	b.n	8000e2e <HAL_UART_RxCpltCallback+0xf6>
	} else if (huart->Instance == LPUART1) {
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4a30      	ldr	r2, [pc, #192]	@ (8000e4c <HAL_UART_RxCpltCallback+0x114>)
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	d14e      	bne.n	8000e2e <HAL_UART_RxCpltCallback+0xf6>
		uint16_t dist = (xb[0] << 8 | xb[1]) & (0x7FFF);
 8000d90:	4b2f      	ldr	r3, [pc, #188]	@ (8000e50 <HAL_UART_RxCpltCallback+0x118>)
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	b21b      	sxth	r3, r3
 8000d96:	021b      	lsls	r3, r3, #8
 8000d98:	b21a      	sxth	r2, r3
 8000d9a:	4b2d      	ldr	r3, [pc, #180]	@ (8000e50 <HAL_UART_RxCpltCallback+0x118>)
 8000d9c:	785b      	ldrb	r3, [r3, #1]
 8000d9e:	b21b      	sxth	r3, r3
 8000da0:	4313      	orrs	r3, r2
 8000da2:	b21b      	sxth	r3, r3
 8000da4:	b29b      	uxth	r3, r3
 8000da6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000daa:	81fb      	strh	r3, [r7, #14]
		uint8_t sensor = xb[0] >> 7;
 8000dac:	4b28      	ldr	r3, [pc, #160]	@ (8000e50 <HAL_UART_RxCpltCallback+0x118>)
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	09db      	lsrs	r3, r3, #7
 8000db2:	737b      	strb	r3, [r7, #13]
		if (sensor == direction) {
 8000db4:	4b23      	ldr	r3, [pc, #140]	@ (8000e44 <HAL_UART_RxCpltCallback+0x10c>)
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	7b7a      	ldrb	r2, [r7, #13]
 8000dba:	429a      	cmp	r2, r3
 8000dbc:	d132      	bne.n	8000e24 <HAL_UART_RxCpltCallback+0xec>
			if (dist < 500 && !stopped) {
 8000dbe:	89fb      	ldrh	r3, [r7, #14]
 8000dc0:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000dc4:	d21a      	bcs.n	8000dfc <HAL_UART_RxCpltCallback+0xc4>
 8000dc6:	4b23      	ldr	r3, [pc, #140]	@ (8000e54 <HAL_UART_RxCpltCallback+0x11c>)
 8000dc8:	781b      	ldrb	r3, [r3, #0]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d116      	bne.n	8000dfc <HAL_UART_RxCpltCallback+0xc4>
				stop_motor();
 8000dce:	f7ff fc31 	bl	8000634 <stop_motor>
				dropping = !direction; // if direction == 0, then we are dropping, otherwise we are back at the top
 8000dd2:	4b1c      	ldr	r3, [pc, #112]	@ (8000e44 <HAL_UART_RxCpltCallback+0x10c>)
 8000dd4:	781b      	ldrb	r3, [r3, #0]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	bf0c      	ite	eq
 8000dda:	2301      	moveq	r3, #1
 8000ddc:	2300      	movne	r3, #0
 8000dde:	b2db      	uxtb	r3, r3
 8000de0:	461a      	mov	r2, r3
 8000de2:	4b1d      	ldr	r3, [pc, #116]	@ (8000e58 <HAL_UART_RxCpltCallback+0x120>)
 8000de4:	701a      	strb	r2, [r3, #0]
				direction = !direction;
 8000de6:	4b17      	ldr	r3, [pc, #92]	@ (8000e44 <HAL_UART_RxCpltCallback+0x10c>)
 8000de8:	781b      	ldrb	r3, [r3, #0]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	bf0c      	ite	eq
 8000dee:	2301      	moveq	r3, #1
 8000df0:	2300      	movne	r3, #0
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	461a      	mov	r2, r3
 8000df6:	4b13      	ldr	r3, [pc, #76]	@ (8000e44 <HAL_UART_RxCpltCallback+0x10c>)
 8000df8:	701a      	strb	r2, [r3, #0]
 8000dfa:	e013      	b.n	8000e24 <HAL_UART_RxCpltCallback+0xec>
			else if (dist < 1500 && global_pwm_us != forward_min_pwm_us && global_pwm_us != reverse_min_pwm_us) {
 8000dfc:	89fb      	ldrh	r3, [r7, #14]
 8000dfe:	f240 52db 	movw	r2, #1499	@ 0x5db
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d80e      	bhi.n	8000e24 <HAL_UART_RxCpltCallback+0xec>
 8000e06:	4b15      	ldr	r3, [pc, #84]	@ (8000e5c <HAL_UART_RxCpltCallback+0x124>)
 8000e08:	881a      	ldrh	r2, [r3, #0]
 8000e0a:	4b15      	ldr	r3, [pc, #84]	@ (8000e60 <HAL_UART_RxCpltCallback+0x128>)
 8000e0c:	881b      	ldrh	r3, [r3, #0]
 8000e0e:	429a      	cmp	r2, r3
 8000e10:	d008      	beq.n	8000e24 <HAL_UART_RxCpltCallback+0xec>
 8000e12:	4b12      	ldr	r3, [pc, #72]	@ (8000e5c <HAL_UART_RxCpltCallback+0x124>)
 8000e14:	881a      	ldrh	r2, [r3, #0]
 8000e16:	4b13      	ldr	r3, [pc, #76]	@ (8000e64 <HAL_UART_RxCpltCallback+0x12c>)
 8000e18:	881b      	ldrh	r3, [r3, #0]
 8000e1a:	429a      	cmp	r2, r3
 8000e1c:	d002      	beq.n	8000e24 <HAL_UART_RxCpltCallback+0xec>
				should_decel = 1;
 8000e1e:	4b12      	ldr	r3, [pc, #72]	@ (8000e68 <HAL_UART_RxCpltCallback+0x130>)
 8000e20:	2201      	movs	r2, #1
 8000e22:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&hlpuart1, xb, 2);
 8000e24:	2202      	movs	r2, #2
 8000e26:	490a      	ldr	r1, [pc, #40]	@ (8000e50 <HAL_UART_RxCpltCallback+0x118>)
 8000e28:	4810      	ldr	r0, [pc, #64]	@ (8000e6c <HAL_UART_RxCpltCallback+0x134>)
 8000e2a:	f006 fa95 	bl	8007358 <HAL_UART_Receive_IT>
}
 8000e2e:	bf00      	nop
 8000e30:	3710      	adds	r7, #16
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	40013800 	.word	0x40013800
 8000e3c:	200001b8 	.word	0x200001b8
 8000e40:	200001b6 	.word	0x200001b6
 8000e44:	200001b4 	.word	0x200001b4
 8000e48:	200000d4 	.word	0x200000d4
 8000e4c:	46002400 	.word	0x46002400
 8000e50:	200001bc 	.word	0x200001bc
 8000e54:	20000014 	.word	0x20000014
 8000e58:	200001b7 	.word	0x200001b7
 8000e5c:	20000008 	.word	0x20000008
 8000e60:	20000000 	.word	0x20000000
 8000e64:	20000004 	.word	0x20000004
 8000e68:	200001b5 	.word	0x200001b5
 8000e6c:	20000040 	.word	0x20000040

08000e70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e74:	b672      	cpsid	i
}
 8000e76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000e78:	bf00      	nop
 8000e7a:	e7fd      	b.n	8000e78 <Error_Handler+0x8>

08000e7c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b083      	sub	sp, #12
 8000e80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000e82:	4b0a      	ldr	r3, [pc, #40]	@ (8000eac <HAL_MspInit+0x30>)
 8000e84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000e88:	4a08      	ldr	r2, [pc, #32]	@ (8000eac <HAL_MspInit+0x30>)
 8000e8a:	f043 0304 	orr.w	r3, r3, #4
 8000e8e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8000e92:	4b06      	ldr	r3, [pc, #24]	@ (8000eac <HAL_MspInit+0x30>)
 8000e94:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000e98:	f003 0304 	and.w	r3, r3, #4
 8000e9c:	607b      	str	r3, [r7, #4]
 8000e9e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ea0:	bf00      	nop
 8000ea2:	370c      	adds	r7, #12
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr
 8000eac:	46020c00 	.word	0x46020c00

08000eb0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b0bc      	sub	sp, #240	@ 0xf0
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	601a      	str	r2, [r3, #0]
 8000ec0:	605a      	str	r2, [r3, #4]
 8000ec2:	609a      	str	r2, [r3, #8]
 8000ec4:	60da      	str	r2, [r3, #12]
 8000ec6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ec8:	f107 0318 	add.w	r3, r7, #24
 8000ecc:	22c0      	movs	r2, #192	@ 0xc0
 8000ece:	2100      	movs	r1, #0
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f008 f941 	bl	8009158 <memset>
  if(huart->Instance==LPUART1)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4a54      	ldr	r2, [pc, #336]	@ (800102c <HAL_UART_MspInit+0x17c>)
 8000edc:	4293      	cmp	r3, r2
 8000ede:	d14d      	bne.n	8000f7c <HAL_UART_MspInit+0xcc>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000ee0:	f04f 0220 	mov.w	r2, #32
 8000ee4:	f04f 0300 	mov.w	r3, #0
 8000ee8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK3;
 8000eec:	2300      	movs	r3, #0
 8000eee:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ef0:	f107 0318 	add.w	r3, r7, #24
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f002 fa73 	bl	80033e0 <HAL_RCCEx_PeriphCLKConfig>
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d001      	beq.n	8000f04 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8000f00:	f7ff ffb6 	bl	8000e70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000f04:	4b4a      	ldr	r3, [pc, #296]	@ (8001030 <HAL_UART_MspInit+0x180>)
 8000f06:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8000f0a:	4a49      	ldr	r2, [pc, #292]	@ (8001030 <HAL_UART_MspInit+0x180>)
 8000f0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f10:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8000f14:	4b46      	ldr	r3, [pc, #280]	@ (8001030 <HAL_UART_MspInit+0x180>)
 8000f16:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8000f1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f1e:	617b      	str	r3, [r7, #20]
 8000f20:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f22:	4b43      	ldr	r3, [pc, #268]	@ (8001030 <HAL_UART_MspInit+0x180>)
 8000f24:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f28:	4a41      	ldr	r2, [pc, #260]	@ (8001030 <HAL_UART_MspInit+0x180>)
 8000f2a:	f043 0304 	orr.w	r3, r3, #4
 8000f2e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000f32:	4b3f      	ldr	r3, [pc, #252]	@ (8001030 <HAL_UART_MspInit+0x180>)
 8000f34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f38:	f003 0304 	and.w	r3, r3, #4
 8000f3c:	613b      	str	r3, [r7, #16]
 8000f3e:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000f40:	2303      	movs	r3, #3
 8000f42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f46:	2302      	movs	r3, #2
 8000f48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f52:	2300      	movs	r3, #0
 8000f54:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000f58:	2308      	movs	r3, #8
 8000f5a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f5e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000f62:	4619      	mov	r1, r3
 8000f64:	4833      	ldr	r0, [pc, #204]	@ (8001034 <HAL_UART_MspInit+0x184>)
 8000f66:	f000 fc93 	bl	8001890 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	2042      	movs	r0, #66	@ 0x42
 8000f70:	f000 fb0c 	bl	800158c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8000f74:	2042      	movs	r0, #66	@ 0x42
 8000f76:	f000 fb23 	bl	80015c0 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 8000f7a:	e052      	b.n	8001022 <HAL_UART_MspInit+0x172>
  else if(huart->Instance==USART1)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a2d      	ldr	r2, [pc, #180]	@ (8001038 <HAL_UART_MspInit+0x188>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d14d      	bne.n	8001022 <HAL_UART_MspInit+0x172>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000f86:	f04f 0201 	mov.w	r2, #1
 8000f8a:	f04f 0300 	mov.w	r3, #0
 8000f8e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000f92:	2300      	movs	r3, #0
 8000f94:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f96:	f107 0318 	add.w	r3, r7, #24
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f002 fa20 	bl	80033e0 <HAL_RCCEx_PeriphCLKConfig>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <HAL_UART_MspInit+0xfa>
      Error_Handler();
 8000fa6:	f7ff ff63 	bl	8000e70 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8000faa:	4b21      	ldr	r3, [pc, #132]	@ (8001030 <HAL_UART_MspInit+0x180>)
 8000fac:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000fb0:	4a1f      	ldr	r2, [pc, #124]	@ (8001030 <HAL_UART_MspInit+0x180>)
 8000fb2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fb6:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000fba:	4b1d      	ldr	r3, [pc, #116]	@ (8001030 <HAL_UART_MspInit+0x180>)
 8000fbc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000fc0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fc4:	60fb      	str	r3, [r7, #12]
 8000fc6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fc8:	4b19      	ldr	r3, [pc, #100]	@ (8001030 <HAL_UART_MspInit+0x180>)
 8000fca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000fce:	4a18      	ldr	r2, [pc, #96]	@ (8001030 <HAL_UART_MspInit+0x180>)
 8000fd0:	f043 0301 	orr.w	r3, r3, #1
 8000fd4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000fd8:	4b15      	ldr	r3, [pc, #84]	@ (8001030 <HAL_UART_MspInit+0x180>)
 8000fda:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000fde:	f003 0301 	and.w	r3, r3, #1
 8000fe2:	60bb      	str	r3, [r7, #8]
 8000fe4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000fe6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000fea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fee:	2302      	movs	r3, #2
 8000ff0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001000:	2307      	movs	r3, #7
 8001002:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001006:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800100a:	4619      	mov	r1, r3
 800100c:	480b      	ldr	r0, [pc, #44]	@ (800103c <HAL_UART_MspInit+0x18c>)
 800100e:	f000 fc3f 	bl	8001890 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001012:	2200      	movs	r2, #0
 8001014:	2100      	movs	r1, #0
 8001016:	203d      	movs	r0, #61	@ 0x3d
 8001018:	f000 fab8 	bl	800158c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800101c:	203d      	movs	r0, #61	@ 0x3d
 800101e:	f000 facf 	bl	80015c0 <HAL_NVIC_EnableIRQ>
}
 8001022:	bf00      	nop
 8001024:	37f0      	adds	r7, #240	@ 0xf0
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	46002400 	.word	0x46002400
 8001030:	46020c00 	.word	0x46020c00
 8001034:	42020800 	.word	0x42020800
 8001038:	40013800 	.word	0x40013800
 800103c:	42020000 	.word	0x42020000

08001040 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001040:	b480      	push	{r7}
 8001042:	b085      	sub	sp, #20
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a0b      	ldr	r2, [pc, #44]	@ (800107c <HAL_TIM_Base_MspInit+0x3c>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d10e      	bne.n	8001070 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001052:	4b0b      	ldr	r3, [pc, #44]	@ (8001080 <HAL_TIM_Base_MspInit+0x40>)
 8001054:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001058:	4a09      	ldr	r2, [pc, #36]	@ (8001080 <HAL_TIM_Base_MspInit+0x40>)
 800105a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800105e:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001062:	4b07      	ldr	r3, [pc, #28]	@ (8001080 <HAL_TIM_Base_MspInit+0x40>)
 8001064:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001068:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800106c:	60fb      	str	r3, [r7, #12]
 800106e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001070:	bf00      	nop
 8001072:	3714      	adds	r7, #20
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	40012c00 	.word	0x40012c00
 8001080:	46020c00 	.word	0x46020c00

08001084 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b088      	sub	sp, #32
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800108c:	f107 030c 	add.w	r3, r7, #12
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	605a      	str	r2, [r3, #4]
 8001096:	609a      	str	r2, [r3, #8]
 8001098:	60da      	str	r2, [r3, #12]
 800109a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a13      	ldr	r2, [pc, #76]	@ (80010f0 <HAL_TIM_MspPostInit+0x6c>)
 80010a2:	4293      	cmp	r3, r2
 80010a4:	d11f      	bne.n	80010e6 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a6:	4b13      	ldr	r3, [pc, #76]	@ (80010f4 <HAL_TIM_MspPostInit+0x70>)
 80010a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80010ac:	4a11      	ldr	r2, [pc, #68]	@ (80010f4 <HAL_TIM_MspPostInit+0x70>)
 80010ae:	f043 0301 	orr.w	r3, r3, #1
 80010b2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80010b6:	4b0f      	ldr	r3, [pc, #60]	@ (80010f4 <HAL_TIM_MspPostInit+0x70>)
 80010b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80010bc:	f003 0301 	and.w	r3, r3, #1
 80010c0:	60bb      	str	r3, [r7, #8]
 80010c2:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80010c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80010c8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ca:	2302      	movs	r3, #2
 80010cc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ce:	2300      	movs	r3, #0
 80010d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d2:	2300      	movs	r3, #0
 80010d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80010d6:	2301      	movs	r3, #1
 80010d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010da:	f107 030c 	add.w	r3, r7, #12
 80010de:	4619      	mov	r1, r3
 80010e0:	4805      	ldr	r0, [pc, #20]	@ (80010f8 <HAL_TIM_MspPostInit+0x74>)
 80010e2:	f000 fbd5 	bl	8001890 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80010e6:	bf00      	nop
 80010e8:	3720      	adds	r7, #32
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	40012c00 	.word	0x40012c00
 80010f4:	46020c00 	.word	0x46020c00
 80010f8:	42020000 	.word	0x42020000

080010fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001100:	bf00      	nop
 8001102:	e7fd      	b.n	8001100 <NMI_Handler+0x4>

08001104 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001108:	bf00      	nop
 800110a:	e7fd      	b.n	8001108 <HardFault_Handler+0x4>

0800110c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001110:	bf00      	nop
 8001112:	e7fd      	b.n	8001110 <MemManage_Handler+0x4>

08001114 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001118:	bf00      	nop
 800111a:	e7fd      	b.n	8001118 <BusFault_Handler+0x4>

0800111c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001120:	bf00      	nop
 8001122:	e7fd      	b.n	8001120 <UsageFault_Handler+0x4>

08001124 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001128:	bf00      	nop
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr

08001132 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001132:	b480      	push	{r7}
 8001134:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001136:	bf00      	nop
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr

08001140 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001144:	bf00      	nop
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr

0800114e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800114e:	b580      	push	{r7, lr}
 8001150:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001152:	f000 f91f 	bl	8001394 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001156:	bf00      	nop
 8001158:	bd80      	pop	{r7, pc}
	...

0800115c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001160:	4802      	ldr	r0, [pc, #8]	@ (800116c <USART1_IRQHandler+0x10>)
 8001162:	f006 f94b 	bl	80073fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001166:	bf00      	nop
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	200000d4 	.word	0x200000d4

08001170 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001174:	4802      	ldr	r0, [pc, #8]	@ (8001180 <LPUART1_IRQHandler+0x10>)
 8001176:	f006 f941 	bl	80073fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 800117a:	bf00      	nop
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	20000040 	.word	0x20000040

08001184 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001188:	4b18      	ldr	r3, [pc, #96]	@ (80011ec <SystemInit+0x68>)
 800118a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800118e:	4a17      	ldr	r2, [pc, #92]	@ (80011ec <SystemInit+0x68>)
 8001190:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001194:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8001198:	4b15      	ldr	r3, [pc, #84]	@ (80011f0 <SystemInit+0x6c>)
 800119a:	2201      	movs	r2, #1
 800119c:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 800119e:	4b14      	ldr	r3, [pc, #80]	@ (80011f0 <SystemInit+0x6c>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80011a4:	4b12      	ldr	r3, [pc, #72]	@ (80011f0 <SystemInit+0x6c>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80011aa:	4b11      	ldr	r3, [pc, #68]	@ (80011f0 <SystemInit+0x6c>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80011b0:	4b0f      	ldr	r3, [pc, #60]	@ (80011f0 <SystemInit+0x6c>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a0e      	ldr	r2, [pc, #56]	@ (80011f0 <SystemInit+0x6c>)
 80011b6:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80011ba:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80011be:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 80011c0:	4b0b      	ldr	r3, [pc, #44]	@ (80011f0 <SystemInit+0x6c>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80011c6:	4b0a      	ldr	r3, [pc, #40]	@ (80011f0 <SystemInit+0x6c>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4a09      	ldr	r2, [pc, #36]	@ (80011f0 <SystemInit+0x6c>)
 80011cc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80011d0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80011d2:	4b07      	ldr	r3, [pc, #28]	@ (80011f0 <SystemInit+0x6c>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80011d8:	4b04      	ldr	r3, [pc, #16]	@ (80011ec <SystemInit+0x68>)
 80011da:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80011de:	609a      	str	r2, [r3, #8]
  #endif
}
 80011e0:	bf00      	nop
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	e000ed00 	.word	0xe000ed00
 80011f0:	46020c00 	.word	0x46020c00

080011f4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80011f4:	480d      	ldr	r0, [pc, #52]	@ (800122c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80011f6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80011f8:	f7ff ffc4 	bl	8001184 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011fc:	480c      	ldr	r0, [pc, #48]	@ (8001230 <LoopForever+0x6>)
  ldr r1, =_edata
 80011fe:	490d      	ldr	r1, [pc, #52]	@ (8001234 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001200:	4a0d      	ldr	r2, [pc, #52]	@ (8001238 <LoopForever+0xe>)
  movs r3, #0
 8001202:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001204:	e002      	b.n	800120c <LoopCopyDataInit>

08001206 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001206:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001208:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800120a:	3304      	adds	r3, #4

0800120c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800120c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800120e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001210:	d3f9      	bcc.n	8001206 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001212:	4a0a      	ldr	r2, [pc, #40]	@ (800123c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001214:	4c0a      	ldr	r4, [pc, #40]	@ (8001240 <LoopForever+0x16>)
  movs r3, #0
 8001216:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001218:	e001      	b.n	800121e <LoopFillZerobss>

0800121a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800121a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800121c:	3204      	adds	r2, #4

0800121e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800121e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001220:	d3fb      	bcc.n	800121a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001222:	f007 ffa1 	bl	8009168 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001226:	f7ff facd 	bl	80007c4 <main>

0800122a <LoopForever>:

LoopForever:
    b LoopForever
 800122a:	e7fe      	b.n	800122a <LoopForever>
  ldr   r0, =_estack
 800122c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8001230:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001234:	20000021 	.word	0x20000021
  ldr r2, =_sidata
 8001238:	080092d8 	.word	0x080092d8
  ldr r2, =_sbss
 800123c:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 8001240:	200001c4 	.word	0x200001c4

08001244 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001244:	e7fe      	b.n	8001244 <ADC1_IRQHandler>
	...

08001248 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800124c:	4b12      	ldr	r3, [pc, #72]	@ (8001298 <HAL_Init+0x50>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a11      	ldr	r2, [pc, #68]	@ (8001298 <HAL_Init+0x50>)
 8001252:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001256:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001258:	2003      	movs	r0, #3
 800125a:	f000 f98c 	bl	8001576 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800125e:	f001 fee1 	bl	8003024 <HAL_RCC_GetSysClockFreq>
 8001262:	4602      	mov	r2, r0
 8001264:	4b0d      	ldr	r3, [pc, #52]	@ (800129c <HAL_Init+0x54>)
 8001266:	6a1b      	ldr	r3, [r3, #32]
 8001268:	f003 030f 	and.w	r3, r3, #15
 800126c:	490c      	ldr	r1, [pc, #48]	@ (80012a0 <HAL_Init+0x58>)
 800126e:	5ccb      	ldrb	r3, [r1, r3]
 8001270:	fa22 f303 	lsr.w	r3, r2, r3
 8001274:	4a0b      	ldr	r2, [pc, #44]	@ (80012a4 <HAL_Init+0x5c>)
 8001276:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001278:	2004      	movs	r0, #4
 800127a:	f000 f9d1 	bl	8001620 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800127e:	200f      	movs	r0, #15
 8001280:	f000 f812 	bl	80012a8 <HAL_InitTick>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <HAL_Init+0x46>
  {
    return HAL_ERROR;
 800128a:	2301      	movs	r3, #1
 800128c:	e002      	b.n	8001294 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800128e:	f7ff fdf5 	bl	8000e7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001292:	2300      	movs	r3, #0
}
 8001294:	4618      	mov	r0, r3
 8001296:	bd80      	pop	{r7, pc}
 8001298:	40022000 	.word	0x40022000
 800129c:	46020c00 	.word	0x46020c00
 80012a0:	080091c8 	.word	0x080091c8
 80012a4:	20000018 	.word	0x20000018

080012a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 80012b0:	2300      	movs	r3, #0
 80012b2:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80012b4:	4b33      	ldr	r3, [pc, #204]	@ (8001384 <HAL_InitTick+0xdc>)
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d101      	bne.n	80012c0 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 80012bc:	2301      	movs	r3, #1
 80012be:	e05c      	b.n	800137a <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80012c0:	4b31      	ldr	r3, [pc, #196]	@ (8001388 <HAL_InitTick+0xe0>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f003 0304 	and.w	r3, r3, #4
 80012c8:	2b04      	cmp	r3, #4
 80012ca:	d10c      	bne.n	80012e6 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 80012cc:	4b2f      	ldr	r3, [pc, #188]	@ (800138c <HAL_InitTick+0xe4>)
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	4b2c      	ldr	r3, [pc, #176]	@ (8001384 <HAL_InitTick+0xdc>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	4619      	mov	r1, r3
 80012d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012da:	fbb3 f3f1 	udiv	r3, r3, r1
 80012de:	fbb2 f3f3 	udiv	r3, r2, r3
 80012e2:	60fb      	str	r3, [r7, #12]
 80012e4:	e037      	b.n	8001356 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80012e6:	f000 f9f3 	bl	80016d0 <HAL_SYSTICK_GetCLKSourceConfig>
 80012ea:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	2b02      	cmp	r3, #2
 80012f0:	d023      	beq.n	800133a <HAL_InitTick+0x92>
 80012f2:	68bb      	ldr	r3, [r7, #8]
 80012f4:	2b02      	cmp	r3, #2
 80012f6:	d82d      	bhi.n	8001354 <HAL_InitTick+0xac>
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d003      	beq.n	8001306 <HAL_InitTick+0x5e>
 80012fe:	68bb      	ldr	r3, [r7, #8]
 8001300:	2b01      	cmp	r3, #1
 8001302:	d00d      	beq.n	8001320 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8001304:	e026      	b.n	8001354 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8001306:	4b21      	ldr	r3, [pc, #132]	@ (800138c <HAL_InitTick+0xe4>)
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	4b1e      	ldr	r3, [pc, #120]	@ (8001384 <HAL_InitTick+0xdc>)
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	4619      	mov	r1, r3
 8001310:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001314:	fbb3 f3f1 	udiv	r3, r3, r1
 8001318:	fbb2 f3f3 	udiv	r3, r2, r3
 800131c:	60fb      	str	r3, [r7, #12]
        break;
 800131e:	e01a      	b.n	8001356 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001320:	4b18      	ldr	r3, [pc, #96]	@ (8001384 <HAL_InitTick+0xdc>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	461a      	mov	r2, r3
 8001326:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800132a:	fbb3 f3f2 	udiv	r3, r3, r2
 800132e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8001332:	fbb2 f3f3 	udiv	r3, r2, r3
 8001336:	60fb      	str	r3, [r7, #12]
        break;
 8001338:	e00d      	b.n	8001356 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800133a:	4b12      	ldr	r3, [pc, #72]	@ (8001384 <HAL_InitTick+0xdc>)
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001344:	fbb3 f3f2 	udiv	r3, r3, r2
 8001348:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800134c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001350:	60fb      	str	r3, [r7, #12]
        break;
 8001352:	e000      	b.n	8001356 <HAL_InitTick+0xae>
        break;
 8001354:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8001356:	68f8      	ldr	r0, [r7, #12]
 8001358:	f000 f940 	bl	80015dc <HAL_SYSTICK_Config>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8001362:	2301      	movs	r3, #1
 8001364:	e009      	b.n	800137a <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001366:	2200      	movs	r2, #0
 8001368:	6879      	ldr	r1, [r7, #4]
 800136a:	f04f 30ff 	mov.w	r0, #4294967295
 800136e:	f000 f90d 	bl	800158c <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8001372:	4a07      	ldr	r2, [pc, #28]	@ (8001390 <HAL_InitTick+0xe8>)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001378:	2300      	movs	r3, #0
}
 800137a:	4618      	mov	r0, r3
 800137c:	3710      	adds	r7, #16
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	20000020 	.word	0x20000020
 8001388:	e000e010 	.word	0xe000e010
 800138c:	20000018 	.word	0x20000018
 8001390:	2000001c 	.word	0x2000001c

08001394 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001398:	4b06      	ldr	r3, [pc, #24]	@ (80013b4 <HAL_IncTick+0x20>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	461a      	mov	r2, r3
 800139e:	4b06      	ldr	r3, [pc, #24]	@ (80013b8 <HAL_IncTick+0x24>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4413      	add	r3, r2
 80013a4:	4a04      	ldr	r2, [pc, #16]	@ (80013b8 <HAL_IncTick+0x24>)
 80013a6:	6013      	str	r3, [r2, #0]
}
 80013a8:	bf00      	nop
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop
 80013b4:	20000020 	.word	0x20000020
 80013b8:	200001c0 	.word	0x200001c0

080013bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  return uwTick;
 80013c0:	4b03      	ldr	r3, [pc, #12]	@ (80013d0 <HAL_GetTick+0x14>)
 80013c2:	681b      	ldr	r3, [r3, #0]
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	200001c0 	.word	0x200001c0

080013d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013dc:	f7ff ffee 	bl	80013bc <HAL_GetTick>
 80013e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013ec:	d005      	beq.n	80013fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001418 <HAL_Delay+0x44>)
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	461a      	mov	r2, r3
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	4413      	add	r3, r2
 80013f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013fa:	bf00      	nop
 80013fc:	f7ff ffde 	bl	80013bc <HAL_GetTick>
 8001400:	4602      	mov	r2, r0
 8001402:	68bb      	ldr	r3, [r7, #8]
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	68fa      	ldr	r2, [r7, #12]
 8001408:	429a      	cmp	r2, r3
 800140a:	d8f7      	bhi.n	80013fc <HAL_Delay+0x28>
  {
  }
}
 800140c:	bf00      	nop
 800140e:	bf00      	nop
 8001410:	3710      	adds	r7, #16
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	20000020 	.word	0x20000020

0800141c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800141c:	b480      	push	{r7}
 800141e:	b085      	sub	sp, #20
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	f003 0307 	and.w	r3, r3, #7
 800142a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800142c:	4b0c      	ldr	r3, [pc, #48]	@ (8001460 <__NVIC_SetPriorityGrouping+0x44>)
 800142e:	68db      	ldr	r3, [r3, #12]
 8001430:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001432:	68ba      	ldr	r2, [r7, #8]
 8001434:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001438:	4013      	ands	r3, r2
 800143a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001440:	68bb      	ldr	r3, [r7, #8]
 8001442:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001444:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001448:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800144c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800144e:	4a04      	ldr	r2, [pc, #16]	@ (8001460 <__NVIC_SetPriorityGrouping+0x44>)
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	60d3      	str	r3, [r2, #12]
}
 8001454:	bf00      	nop
 8001456:	3714      	adds	r7, #20
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr
 8001460:	e000ed00 	.word	0xe000ed00

08001464 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001468:	4b04      	ldr	r3, [pc, #16]	@ (800147c <__NVIC_GetPriorityGrouping+0x18>)
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	0a1b      	lsrs	r3, r3, #8
 800146e:	f003 0307 	and.w	r3, r3, #7
}
 8001472:	4618      	mov	r0, r3
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr
 800147c:	e000ed00 	.word	0xe000ed00

08001480 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	4603      	mov	r3, r0
 8001488:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800148a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800148e:	2b00      	cmp	r3, #0
 8001490:	db0b      	blt.n	80014aa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	f003 021f 	and.w	r2, r3, #31
 8001498:	4907      	ldr	r1, [pc, #28]	@ (80014b8 <__NVIC_EnableIRQ+0x38>)
 800149a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800149e:	095b      	lsrs	r3, r3, #5
 80014a0:	2001      	movs	r0, #1
 80014a2:	fa00 f202 	lsl.w	r2, r0, r2
 80014a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80014aa:	bf00      	nop
 80014ac:	370c      	adds	r7, #12
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop
 80014b8:	e000e100 	.word	0xe000e100

080014bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	4603      	mov	r3, r0
 80014c4:	6039      	str	r1, [r7, #0]
 80014c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	db0a      	blt.n	80014e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	b2da      	uxtb	r2, r3
 80014d4:	490c      	ldr	r1, [pc, #48]	@ (8001508 <__NVIC_SetPriority+0x4c>)
 80014d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014da:	0112      	lsls	r2, r2, #4
 80014dc:	b2d2      	uxtb	r2, r2
 80014de:	440b      	add	r3, r1
 80014e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014e4:	e00a      	b.n	80014fc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	b2da      	uxtb	r2, r3
 80014ea:	4908      	ldr	r1, [pc, #32]	@ (800150c <__NVIC_SetPriority+0x50>)
 80014ec:	79fb      	ldrb	r3, [r7, #7]
 80014ee:	f003 030f 	and.w	r3, r3, #15
 80014f2:	3b04      	subs	r3, #4
 80014f4:	0112      	lsls	r2, r2, #4
 80014f6:	b2d2      	uxtb	r2, r2
 80014f8:	440b      	add	r3, r1
 80014fa:	761a      	strb	r2, [r3, #24]
}
 80014fc:	bf00      	nop
 80014fe:	370c      	adds	r7, #12
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr
 8001508:	e000e100 	.word	0xe000e100
 800150c:	e000ed00 	.word	0xe000ed00

08001510 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001510:	b480      	push	{r7}
 8001512:	b089      	sub	sp, #36	@ 0x24
 8001514:	af00      	add	r7, sp, #0
 8001516:	60f8      	str	r0, [r7, #12]
 8001518:	60b9      	str	r1, [r7, #8]
 800151a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	f003 0307 	and.w	r3, r3, #7
 8001522:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001524:	69fb      	ldr	r3, [r7, #28]
 8001526:	f1c3 0307 	rsb	r3, r3, #7
 800152a:	2b04      	cmp	r3, #4
 800152c:	bf28      	it	cs
 800152e:	2304      	movcs	r3, #4
 8001530:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001532:	69fb      	ldr	r3, [r7, #28]
 8001534:	3304      	adds	r3, #4
 8001536:	2b06      	cmp	r3, #6
 8001538:	d902      	bls.n	8001540 <NVIC_EncodePriority+0x30>
 800153a:	69fb      	ldr	r3, [r7, #28]
 800153c:	3b03      	subs	r3, #3
 800153e:	e000      	b.n	8001542 <NVIC_EncodePriority+0x32>
 8001540:	2300      	movs	r3, #0
 8001542:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001544:	f04f 32ff 	mov.w	r2, #4294967295
 8001548:	69bb      	ldr	r3, [r7, #24]
 800154a:	fa02 f303 	lsl.w	r3, r2, r3
 800154e:	43da      	mvns	r2, r3
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	401a      	ands	r2, r3
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001558:	f04f 31ff 	mov.w	r1, #4294967295
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	fa01 f303 	lsl.w	r3, r1, r3
 8001562:	43d9      	mvns	r1, r3
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001568:	4313      	orrs	r3, r2
         );
}
 800156a:	4618      	mov	r0, r3
 800156c:	3724      	adds	r7, #36	@ 0x24
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr

08001576 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001576:	b580      	push	{r7, lr}
 8001578:	b082      	sub	sp, #8
 800157a:	af00      	add	r7, sp, #0
 800157c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800157e:	6878      	ldr	r0, [r7, #4]
 8001580:	f7ff ff4c 	bl	800141c <__NVIC_SetPriorityGrouping>
}
 8001584:	bf00      	nop
 8001586:	3708      	adds	r7, #8
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}

0800158c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b086      	sub	sp, #24
 8001590:	af00      	add	r7, sp, #0
 8001592:	4603      	mov	r3, r0
 8001594:	60b9      	str	r1, [r7, #8]
 8001596:	607a      	str	r2, [r7, #4]
 8001598:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800159a:	f7ff ff63 	bl	8001464 <__NVIC_GetPriorityGrouping>
 800159e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015a0:	687a      	ldr	r2, [r7, #4]
 80015a2:	68b9      	ldr	r1, [r7, #8]
 80015a4:	6978      	ldr	r0, [r7, #20]
 80015a6:	f7ff ffb3 	bl	8001510 <NVIC_EncodePriority>
 80015aa:	4602      	mov	r2, r0
 80015ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015b0:	4611      	mov	r1, r2
 80015b2:	4618      	mov	r0, r3
 80015b4:	f7ff ff82 	bl	80014bc <__NVIC_SetPriority>
}
 80015b8:	bf00      	nop
 80015ba:	3718      	adds	r7, #24
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}

080015c0 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	4603      	mov	r3, r0
 80015c8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7ff ff56 	bl	8001480 <__NVIC_EnableIRQ>
}
 80015d4:	bf00      	nop
 80015d6:	3708      	adds	r7, #8
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}

080015dc <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	3b01      	subs	r3, #1
 80015e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015ec:	d301      	bcc.n	80015f2 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80015ee:	2301      	movs	r3, #1
 80015f0:	e00d      	b.n	800160e <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80015f2:	4a0a      	ldr	r2, [pc, #40]	@ (800161c <HAL_SYSTICK_Config+0x40>)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	3b01      	subs	r3, #1
 80015f8:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80015fa:	4b08      	ldr	r3, [pc, #32]	@ (800161c <HAL_SYSTICK_Config+0x40>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8001600:	4b06      	ldr	r3, [pc, #24]	@ (800161c <HAL_SYSTICK_Config+0x40>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a05      	ldr	r2, [pc, #20]	@ (800161c <HAL_SYSTICK_Config+0x40>)
 8001606:	f043 0303 	orr.w	r3, r3, #3
 800160a:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 800160c:	2300      	movs	r3, #0
}
 800160e:	4618      	mov	r0, r3
 8001610:	370c      	adds	r7, #12
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	e000e010 	.word	0xe000e010

08001620 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2b04      	cmp	r3, #4
 800162c:	d844      	bhi.n	80016b8 <HAL_SYSTICK_CLKSourceConfig+0x98>
 800162e:	a201      	add	r2, pc, #4	@ (adr r2, 8001634 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8001630:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001634:	08001657 	.word	0x08001657
 8001638:	08001675 	.word	0x08001675
 800163c:	08001697 	.word	0x08001697
 8001640:	080016b9 	.word	0x080016b9
 8001644:	08001649 	.word	0x08001649
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001648:	4b1f      	ldr	r3, [pc, #124]	@ (80016c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a1e      	ldr	r2, [pc, #120]	@ (80016c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800164e:	f043 0304 	orr.w	r3, r3, #4
 8001652:	6013      	str	r3, [r2, #0]
      break;
 8001654:	e031      	b.n	80016ba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001656:	4b1c      	ldr	r3, [pc, #112]	@ (80016c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a1b      	ldr	r2, [pc, #108]	@ (80016c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800165c:	f023 0304 	bic.w	r3, r3, #4
 8001660:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8001662:	4b1a      	ldr	r3, [pc, #104]	@ (80016cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001664:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001668:	4a18      	ldr	r2, [pc, #96]	@ (80016cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800166a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800166e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8001672:	e022      	b.n	80016ba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001674:	4b14      	ldr	r3, [pc, #80]	@ (80016c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a13      	ldr	r2, [pc, #76]	@ (80016c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800167a:	f023 0304 	bic.w	r3, r3, #4
 800167e:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8001680:	4b12      	ldr	r3, [pc, #72]	@ (80016cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001682:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001686:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800168a:	4a10      	ldr	r2, [pc, #64]	@ (80016cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800168c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001690:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8001694:	e011      	b.n	80016ba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001696:	4b0c      	ldr	r3, [pc, #48]	@ (80016c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4a0b      	ldr	r2, [pc, #44]	@ (80016c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800169c:	f023 0304 	bic.w	r3, r3, #4
 80016a0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 80016a2:	4b0a      	ldr	r3, [pc, #40]	@ (80016cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80016a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016a8:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80016ac:	4a07      	ldr	r2, [pc, #28]	@ (80016cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80016ae:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80016b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80016b6:	e000      	b.n	80016ba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80016b8:	bf00      	nop
  }
}
 80016ba:	bf00      	nop
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	e000e010 	.word	0xe000e010
 80016cc:	46020c00 	.word	0x46020c00

080016d0 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80016d6:	4b19      	ldr	r3, [pc, #100]	@ (800173c <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f003 0304 	and.w	r3, r3, #4
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d002      	beq.n	80016e8 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 80016e2:	2304      	movs	r3, #4
 80016e4:	607b      	str	r3, [r7, #4]
 80016e6:	e021      	b.n	800172c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 80016e8:	4b15      	ldr	r3, [pc, #84]	@ (8001740 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 80016ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016ee:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80016f2:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80016fa:	d011      	beq.n	8001720 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001702:	d810      	bhi.n	8001726 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d004      	beq.n	8001714 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001710:	d003      	beq.n	800171a <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8001712:	e008      	b.n	8001726 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001714:	2300      	movs	r3, #0
 8001716:	607b      	str	r3, [r7, #4]
        break;
 8001718:	e008      	b.n	800172c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 800171a:	2301      	movs	r3, #1
 800171c:	607b      	str	r3, [r7, #4]
        break;
 800171e:	e005      	b.n	800172c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8001720:	2302      	movs	r3, #2
 8001722:	607b      	str	r3, [r7, #4]
        break;
 8001724:	e002      	b.n	800172c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001726:	2300      	movs	r3, #0
 8001728:	607b      	str	r3, [r7, #4]
        break;
 800172a:	bf00      	nop
    }
  }
  return systick_source;
 800172c:	687b      	ldr	r3, [r7, #4]
}
 800172e:	4618      	mov	r0, r3
 8001730:	370c      	adds	r7, #12
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr
 800173a:	bf00      	nop
 800173c:	e000e010 	.word	0xe000e010
 8001740:	46020c00 	.word	0x46020c00

08001744 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b084      	sub	sp, #16
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 800174c:	f7ff fe36 	bl	80013bc <HAL_GetTick>
 8001750:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d101      	bne.n	800175c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8001758:	2301      	movs	r3, #1
 800175a:	e06b      	b.n	8001834 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001762:	b2db      	uxtb	r3, r3
 8001764:	2b02      	cmp	r3, #2
 8001766:	d008      	beq.n	800177a <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2220      	movs	r2, #32
 800176c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2200      	movs	r2, #0
 8001772:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 8001776:	2301      	movs	r3, #1
 8001778:	e05c      	b.n	8001834 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	695a      	ldr	r2, [r3, #20]
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f042 0204 	orr.w	r2, r2, #4
 8001788:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2205      	movs	r2, #5
 800178e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8001792:	e020      	b.n	80017d6 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8001794:	f7ff fe12 	bl	80013bc <HAL_GetTick>
 8001798:	4602      	mov	r2, r0
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	1ad3      	subs	r3, r2, r3
 800179e:	2b05      	cmp	r3, #5
 80017a0:	d919      	bls.n	80017d6 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017a6:	f043 0210 	orr.w	r2, r3, #16
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2203      	movs	r2, #3
 80017b2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80017ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d003      	beq.n	80017ca <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80017c6:	2201      	movs	r2, #1
 80017c8:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2200      	movs	r2, #0
 80017ce:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e02e      	b.n	8001834 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	691b      	ldr	r3, [r3, #16]
 80017dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d0d7      	beq.n	8001794 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	695a      	ldr	r2, [r3, #20]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f042 0202 	orr.w	r2, r2, #2
 80017f2:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2204      	movs	r2, #4
 80017f8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8001804:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2201      	movs	r2, #1
 800180a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001812:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001816:	2b00      	cmp	r3, #0
 8001818:	d007      	beq.n	800182a <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800181e:	2201      	movs	r2, #1
 8001820:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	2200      	movs	r2, #0
 8001828:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2200      	movs	r2, #0
 800182e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8001832:	2300      	movs	r3, #0
}
 8001834:	4618      	mov	r0, r3
 8001836:	3710      	adds	r7, #16
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}

0800183c <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d101      	bne.n	800184e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	e019      	b.n	8001882 <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001854:	b2db      	uxtb	r3, r3
 8001856:	2b02      	cmp	r3, #2
 8001858:	d004      	beq.n	8001864 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2220      	movs	r2, #32
 800185e:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8001860:	2301      	movs	r3, #1
 8001862:	e00e      	b.n	8001882 <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2204      	movs	r2, #4
 8001868:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	695b      	ldr	r3, [r3, #20]
 8001872:	687a      	ldr	r2, [r7, #4]
 8001874:	6812      	ldr	r2, [r2, #0]
 8001876:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800187a:	f043 0304 	orr.w	r3, r3, #4
 800187e:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8001880:	2300      	movs	r3, #0
}
 8001882:	4618      	mov	r0, r3
 8001884:	370c      	adds	r7, #12
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr
	...

08001890 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001890:	b480      	push	{r7}
 8001892:	b089      	sub	sp, #36	@ 0x24
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 800189a:	2300      	movs	r3, #0
 800189c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80018a2:	e1ba      	b.n	8001c1a <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	2101      	movs	r1, #1
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	fa01 f303 	lsl.w	r3, r1, r3
 80018b0:	4013      	ands	r3, r2
 80018b2:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	f000 81aa 	beq.w	8001c14 <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	4a55      	ldr	r2, [pc, #340]	@ (8001a18 <HAL_GPIO_Init+0x188>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d15d      	bne.n	8001984 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 80018ce:	2201      	movs	r2, #1
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	fa02 f303 	lsl.w	r3, r2, r3
 80018d6:	43db      	mvns	r3, r3
 80018d8:	69fa      	ldr	r2, [r7, #28]
 80018da:	4013      	ands	r3, r2
 80018dc:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	f003 0201 	and.w	r2, r3, #1
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ec:	69fa      	ldr	r2, [r7, #28]
 80018ee:	4313      	orrs	r3, r2
 80018f0:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	69fa      	ldr	r2, [r7, #28]
 80018f6:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 80018f8:	4a48      	ldr	r2, [pc, #288]	@ (8001a1c <HAL_GPIO_Init+0x18c>)
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001900:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8001902:	4a46      	ldr	r2, [pc, #280]	@ (8001a1c <HAL_GPIO_Init+0x18c>)
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	00db      	lsls	r3, r3, #3
 8001908:	4413      	add	r3, r2
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 800190e:	69bb      	ldr	r3, [r7, #24]
 8001910:	08da      	lsrs	r2, r3, #3
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	3208      	adds	r2, #8
 8001916:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800191a:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 800191c:	69bb      	ldr	r3, [r7, #24]
 800191e:	f003 0307 	and.w	r3, r3, #7
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	220f      	movs	r2, #15
 8001926:	fa02 f303 	lsl.w	r3, r2, r3
 800192a:	43db      	mvns	r3, r3
 800192c:	69fa      	ldr	r2, [r7, #28]
 800192e:	4013      	ands	r3, r2
 8001930:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8001932:	69bb      	ldr	r3, [r7, #24]
 8001934:	f003 0307 	and.w	r3, r3, #7
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	220b      	movs	r2, #11
 800193c:	fa02 f303 	lsl.w	r3, r2, r3
 8001940:	69fa      	ldr	r2, [r7, #28]
 8001942:	4313      	orrs	r3, r2
 8001944:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8001946:	69bb      	ldr	r3, [r7, #24]
 8001948:	08da      	lsrs	r2, r3, #3
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	3208      	adds	r2, #8
 800194e:	69f9      	ldr	r1, [r7, #28]
 8001950:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8001954:	693b      	ldr	r3, [r7, #16]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800195a:	69bb      	ldr	r3, [r7, #24]
 800195c:	005b      	lsls	r3, r3, #1
 800195e:	2203      	movs	r2, #3
 8001960:	fa02 f303 	lsl.w	r3, r2, r3
 8001964:	43db      	mvns	r3, r3
 8001966:	69fa      	ldr	r2, [r7, #28]
 8001968:	4013      	ands	r3, r2
 800196a:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 800196c:	69bb      	ldr	r3, [r7, #24]
 800196e:	005b      	lsls	r3, r3, #1
 8001970:	2202      	movs	r2, #2
 8001972:	fa02 f303 	lsl.w	r3, r2, r3
 8001976:	69fa      	ldr	r2, [r7, #28]
 8001978:	4313      	orrs	r3, r2
 800197a:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	69fa      	ldr	r2, [r7, #28]
 8001980:	601a      	str	r2, [r3, #0]
 8001982:	e067      	b.n	8001a54 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	2b02      	cmp	r3, #2
 800198a:	d003      	beq.n	8001994 <HAL_GPIO_Init+0x104>
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	2b12      	cmp	r3, #18
 8001992:	d145      	bne.n	8001a20 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	08da      	lsrs	r2, r3, #3
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	3208      	adds	r2, #8
 800199c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019a0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	f003 0307 	and.w	r3, r3, #7
 80019a8:	009b      	lsls	r3, r3, #2
 80019aa:	220f      	movs	r2, #15
 80019ac:	fa02 f303 	lsl.w	r3, r2, r3
 80019b0:	43db      	mvns	r3, r3
 80019b2:	69fa      	ldr	r2, [r7, #28]
 80019b4:	4013      	ands	r3, r2
 80019b6:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	691b      	ldr	r3, [r3, #16]
 80019bc:	f003 020f 	and.w	r2, r3, #15
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	f003 0307 	and.w	r3, r3, #7
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	fa02 f303 	lsl.w	r3, r2, r3
 80019cc:	69fa      	ldr	r2, [r7, #28]
 80019ce:	4313      	orrs	r3, r2
 80019d0:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	08da      	lsrs	r2, r3, #3
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	3208      	adds	r2, #8
 80019da:	69f9      	ldr	r1, [r7, #28]
 80019dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80019e0:	693b      	ldr	r3, [r7, #16]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80019e6:	69bb      	ldr	r3, [r7, #24]
 80019e8:	005b      	lsls	r3, r3, #1
 80019ea:	2203      	movs	r2, #3
 80019ec:	fa02 f303 	lsl.w	r3, r2, r3
 80019f0:	43db      	mvns	r3, r3
 80019f2:	69fa      	ldr	r2, [r7, #28]
 80019f4:	4013      	ands	r3, r2
 80019f6:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	f003 0203 	and.w	r2, r3, #3
 8001a00:	69bb      	ldr	r3, [r7, #24]
 8001a02:	005b      	lsls	r3, r3, #1
 8001a04:	fa02 f303 	lsl.w	r3, r2, r3
 8001a08:	69fa      	ldr	r2, [r7, #28]
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8001a0e:	693b      	ldr	r3, [r7, #16]
 8001a10:	69fa      	ldr	r2, [r7, #28]
 8001a12:	601a      	str	r2, [r3, #0]
 8001a14:	e01e      	b.n	8001a54 <HAL_GPIO_Init+0x1c4>
 8001a16:	bf00      	nop
 8001a18:	46020000 	.word	0x46020000
 8001a1c:	08009220 	.word	0x08009220
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8001a20:	693b      	ldr	r3, [r7, #16]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001a26:	69bb      	ldr	r3, [r7, #24]
 8001a28:	005b      	lsls	r3, r3, #1
 8001a2a:	2203      	movs	r2, #3
 8001a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a30:	43db      	mvns	r3, r3
 8001a32:	69fa      	ldr	r2, [r7, #28]
 8001a34:	4013      	ands	r3, r2
 8001a36:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	f003 0203 	and.w	r2, r3, #3
 8001a40:	69bb      	ldr	r3, [r7, #24]
 8001a42:	005b      	lsls	r3, r3, #1
 8001a44:	fa02 f303 	lsl.w	r3, r2, r3
 8001a48:	69fa      	ldr	r2, [r7, #28]
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	69fa      	ldr	r2, [r7, #28]
 8001a52:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d00b      	beq.n	8001a74 <HAL_GPIO_Init+0x1e4>
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d007      	beq.n	8001a74 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a68:	2b11      	cmp	r3, #17
 8001a6a:	d003      	beq.n	8001a74 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	2b12      	cmp	r3, #18
 8001a72:	d130      	bne.n	8001ad6 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8001a74:	693b      	ldr	r3, [r7, #16]
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001a7a:	69bb      	ldr	r3, [r7, #24]
 8001a7c:	005b      	lsls	r3, r3, #1
 8001a7e:	2203      	movs	r2, #3
 8001a80:	fa02 f303 	lsl.w	r3, r2, r3
 8001a84:	43db      	mvns	r3, r3
 8001a86:	69fa      	ldr	r2, [r7, #28]
 8001a88:	4013      	ands	r3, r2
 8001a8a:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	68da      	ldr	r2, [r3, #12]
 8001a90:	69bb      	ldr	r3, [r7, #24]
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	fa02 f303 	lsl.w	r3, r2, r3
 8001a98:	69fa      	ldr	r2, [r7, #28]
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8001a9e:	693b      	ldr	r3, [r7, #16]
 8001aa0:	69fa      	ldr	r2, [r7, #28]
 8001aa2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8001aaa:	2201      	movs	r2, #1
 8001aac:	69bb      	ldr	r3, [r7, #24]
 8001aae:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab2:	43db      	mvns	r3, r3
 8001ab4:	69fa      	ldr	r2, [r7, #28]
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	091b      	lsrs	r3, r3, #4
 8001ac0:	f003 0201 	and.w	r2, r3, #1
 8001ac4:	69bb      	ldr	r3, [r7, #24]
 8001ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aca:	69fa      	ldr	r2, [r7, #28]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	69fa      	ldr	r2, [r7, #28]
 8001ad4:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	2b03      	cmp	r3, #3
 8001adc:	d017      	beq.n	8001b0e <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	68db      	ldr	r3, [r3, #12]
 8001ae2:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8001ae4:	69bb      	ldr	r3, [r7, #24]
 8001ae6:	005b      	lsls	r3, r3, #1
 8001ae8:	2203      	movs	r2, #3
 8001aea:	fa02 f303 	lsl.w	r3, r2, r3
 8001aee:	43db      	mvns	r3, r3
 8001af0:	69fa      	ldr	r2, [r7, #28]
 8001af2:	4013      	ands	r3, r2
 8001af4:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	689a      	ldr	r2, [r3, #8]
 8001afa:	69bb      	ldr	r3, [r7, #24]
 8001afc:	005b      	lsls	r3, r3, #1
 8001afe:	fa02 f303 	lsl.w	r3, r2, r3
 8001b02:	69fa      	ldr	r2, [r7, #28]
 8001b04:	4313      	orrs	r3, r2
 8001b06:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8001b08:	693b      	ldr	r3, [r7, #16]
 8001b0a:	69fa      	ldr	r2, [r7, #28]
 8001b0c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d07c      	beq.n	8001c14 <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001b1a:	4a47      	ldr	r2, [pc, #284]	@ (8001c38 <HAL_GPIO_Init+0x3a8>)
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	089b      	lsrs	r3, r3, #2
 8001b20:	3318      	adds	r3, #24
 8001b22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b26:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	f003 0303 	and.w	r3, r3, #3
 8001b2e:	00db      	lsls	r3, r3, #3
 8001b30:	220f      	movs	r2, #15
 8001b32:	fa02 f303 	lsl.w	r3, r2, r3
 8001b36:	43db      	mvns	r3, r3
 8001b38:	69fa      	ldr	r2, [r7, #28]
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	0a9a      	lsrs	r2, r3, #10
 8001b42:	4b3e      	ldr	r3, [pc, #248]	@ (8001c3c <HAL_GPIO_Init+0x3ac>)
 8001b44:	4013      	ands	r3, r2
 8001b46:	697a      	ldr	r2, [r7, #20]
 8001b48:	f002 0203 	and.w	r2, r2, #3
 8001b4c:	00d2      	lsls	r2, r2, #3
 8001b4e:	4093      	lsls	r3, r2
 8001b50:	69fa      	ldr	r2, [r7, #28]
 8001b52:	4313      	orrs	r3, r2
 8001b54:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8001b56:	4938      	ldr	r1, [pc, #224]	@ (8001c38 <HAL_GPIO_Init+0x3a8>)
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	089b      	lsrs	r3, r3, #2
 8001b5c:	3318      	adds	r3, #24
 8001b5e:	69fa      	ldr	r2, [r7, #28]
 8001b60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001b64:	4b34      	ldr	r3, [pc, #208]	@ (8001c38 <HAL_GPIO_Init+0x3a8>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	43db      	mvns	r3, r3
 8001b6e:	69fa      	ldr	r2, [r7, #28]
 8001b70:	4013      	ands	r3, r2
 8001b72:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d003      	beq.n	8001b88 <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 8001b80:	69fa      	ldr	r2, [r7, #28]
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8001b88:	4a2b      	ldr	r2, [pc, #172]	@ (8001c38 <HAL_GPIO_Init+0x3a8>)
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8001b8e:	4b2a      	ldr	r3, [pc, #168]	@ (8001c38 <HAL_GPIO_Init+0x3a8>)
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	43db      	mvns	r3, r3
 8001b98:	69fa      	ldr	r2, [r7, #28]
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d003      	beq.n	8001bb2 <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 8001baa:	69fa      	ldr	r2, [r7, #28]
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8001bb2:	4a21      	ldr	r2, [pc, #132]	@ (8001c38 <HAL_GPIO_Init+0x3a8>)
 8001bb4:	69fb      	ldr	r3, [r7, #28]
 8001bb6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8001bb8:	4b1f      	ldr	r3, [pc, #124]	@ (8001c38 <HAL_GPIO_Init+0x3a8>)
 8001bba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001bbe:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	43db      	mvns	r3, r3
 8001bc4:	69fa      	ldr	r2, [r7, #28]
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d003      	beq.n	8001bde <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 8001bd6:	69fa      	ldr	r2, [r7, #28]
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8001bde:	4a16      	ldr	r2, [pc, #88]	@ (8001c38 <HAL_GPIO_Init+0x3a8>)
 8001be0:	69fb      	ldr	r3, [r7, #28]
 8001be2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8001be6:	4b14      	ldr	r3, [pc, #80]	@ (8001c38 <HAL_GPIO_Init+0x3a8>)
 8001be8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bec:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	43db      	mvns	r3, r3
 8001bf2:	69fa      	ldr	r2, [r7, #28]
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d003      	beq.n	8001c0c <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 8001c04:	69fa      	ldr	r2, [r7, #28]
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8001c0c:	4a0a      	ldr	r2, [pc, #40]	@ (8001c38 <HAL_GPIO_Init+0x3a8>)
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	3301      	adds	r3, #1
 8001c18:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	fa22 f303 	lsr.w	r3, r2, r3
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	f47f ae3d 	bne.w	80018a4 <HAL_GPIO_Init+0x14>
  }
}
 8001c2a:	bf00      	nop
 8001c2c:	bf00      	nop
 8001c2e:	3724      	adds	r7, #36	@ 0x24
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr
 8001c38:	46022000 	.word	0x46022000
 8001c3c:	002f7f7f 	.word	0x002f7f7f

08001c40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	460b      	mov	r3, r1
 8001c4a:	807b      	strh	r3, [r7, #2]
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c50:	787b      	ldrb	r3, [r7, #1]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d003      	beq.n	8001c5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c56:	887a      	ldrh	r2, [r7, #2]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8001c5c:	e002      	b.n	8001c64 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8001c5e:	887a      	ldrh	r2, [r7, #2]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001c64:	bf00      	nop
 8001c66:	370c      	adds	r7, #12
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr

08001c70 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b085      	sub	sp, #20
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8001c7c:	4b0b      	ldr	r3, [pc, #44]	@ (8001cac <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f003 0301 	and.w	r3, r3, #1
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d002      	beq.n	8001c8e <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	73fb      	strb	r3, [r7, #15]
 8001c8c:	e007      	b.n	8001c9e <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8001c8e:	4b07      	ldr	r3, [pc, #28]	@ (8001cac <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f023 0204 	bic.w	r2, r3, #4
 8001c96:	4905      	ldr	r1, [pc, #20]	@ (8001cac <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	600b      	str	r3, [r1, #0]
  }

  return status;
 8001c9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3714      	adds	r7, #20
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001caa:	4770      	bx	lr
 8001cac:	40030400 	.word	0x40030400

08001cb0 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8001cb4:	4b05      	ldr	r3, [pc, #20]	@ (8001ccc <HAL_ICACHE_Enable+0x1c>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a04      	ldr	r2, [pc, #16]	@ (8001ccc <HAL_ICACHE_Enable+0x1c>)
 8001cba:	f043 0301 	orr.w	r3, r3, #1
 8001cbe:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8001cc0:	2300      	movs	r3, #0
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr
 8001ccc:	40030400 	.word	0x40030400

08001cd0 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8001cd8:	4b39      	ldr	r3, [pc, #228]	@ (8001dc0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001cda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cdc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ce0:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8001ce2:	68ba      	ldr	r2, [r7, #8]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	429a      	cmp	r2, r3
 8001ce8:	d10b      	bne.n	8001d02 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cf0:	d905      	bls.n	8001cfe <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8001cf2:	4b33      	ldr	r3, [pc, #204]	@ (8001dc0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001cf4:	68db      	ldr	r3, [r3, #12]
 8001cf6:	4a32      	ldr	r2, [pc, #200]	@ (8001dc0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001cf8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cfc:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	e057      	b.n	8001db2 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d08:	d90a      	bls.n	8001d20 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8001d0a:	4b2d      	ldr	r3, [pc, #180]	@ (8001dc0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001d0c:	68db      	ldr	r3, [r3, #12]
 8001d0e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4313      	orrs	r3, r2
 8001d16:	4a2a      	ldr	r2, [pc, #168]	@ (8001dc0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001d18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d1c:	60d3      	str	r3, [r2, #12]
 8001d1e:	e007      	b.n	8001d30 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8001d20:	4b27      	ldr	r3, [pc, #156]	@ (8001dc0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8001d28:	4925      	ldr	r1, [pc, #148]	@ (8001dc0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8001d30:	4b24      	ldr	r3, [pc, #144]	@ (8001dc4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a24      	ldr	r2, [pc, #144]	@ (8001dc8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8001d36:	fba2 2303 	umull	r2, r3, r2, r3
 8001d3a:	099b      	lsrs	r3, r3, #6
 8001d3c:	2232      	movs	r2, #50	@ 0x32
 8001d3e:	fb02 f303 	mul.w	r3, r2, r3
 8001d42:	4a21      	ldr	r2, [pc, #132]	@ (8001dc8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8001d44:	fba2 2303 	umull	r2, r3, r2, r3
 8001d48:	099b      	lsrs	r3, r3, #6
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8001d4e:	e002      	b.n	8001d56 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	3b01      	subs	r3, #1
 8001d54:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8001d56:	4b1a      	ldr	r3, [pc, #104]	@ (8001dc0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001d58:	68db      	ldr	r3, [r3, #12]
 8001d5a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d102      	bne.n	8001d68 <HAL_PWREx_ControlVoltageScaling+0x98>
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d1f3      	bne.n	8001d50 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d01b      	beq.n	8001da6 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8001d6e:	4b15      	ldr	r3, [pc, #84]	@ (8001dc4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4a15      	ldr	r2, [pc, #84]	@ (8001dc8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8001d74:	fba2 2303 	umull	r2, r3, r2, r3
 8001d78:	099b      	lsrs	r3, r3, #6
 8001d7a:	2232      	movs	r2, #50	@ 0x32
 8001d7c:	fb02 f303 	mul.w	r3, r2, r3
 8001d80:	4a11      	ldr	r2, [pc, #68]	@ (8001dc8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8001d82:	fba2 2303 	umull	r2, r3, r2, r3
 8001d86:	099b      	lsrs	r3, r3, #6
 8001d88:	3301      	adds	r3, #1
 8001d8a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8001d8c:	e002      	b.n	8001d94 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	3b01      	subs	r3, #1
 8001d92:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8001d94:	4b0a      	ldr	r3, [pc, #40]	@ (8001dc0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001d96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d98:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d102      	bne.n	8001da6 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d1f3      	bne.n	8001d8e <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d101      	bne.n	8001db0 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8001dac:	2303      	movs	r3, #3
 8001dae:	e000      	b.n	8001db2 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8001db0:	2300      	movs	r3, #0
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3714      	adds	r7, #20
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	46020800 	.word	0x46020800
 8001dc4:	20000018 	.word	0x20000018
 8001dc8:	10624dd3 	.word	0x10624dd3

08001dcc <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8001dd0:	4b04      	ldr	r3, [pc, #16]	@ (8001de4 <HAL_PWREx_GetVoltageRange+0x18>)
 8001dd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001dd4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	46020800 	.word	0x46020800

08001de8 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b085      	sub	sp, #20
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8001df0:	4b22      	ldr	r3, [pc, #136]	@ (8001e7c <HAL_PWREx_ConfigSupply+0x94>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a22      	ldr	r2, [pc, #136]	@ (8001e80 <HAL_PWREx_ConfigSupply+0x98>)
 8001df6:	fba2 2303 	umull	r2, r3, r2, r3
 8001dfa:	099b      	lsrs	r3, r3, #6
 8001dfc:	2232      	movs	r2, #50	@ 0x32
 8001dfe:	fb02 f303 	mul.w	r3, r2, r3
 8001e02:	4a1f      	ldr	r2, [pc, #124]	@ (8001e80 <HAL_PWREx_ConfigSupply+0x98>)
 8001e04:	fba2 2303 	umull	r2, r3, r2, r3
 8001e08:	099b      	lsrs	r3, r3, #6
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d113      	bne.n	8001e3c <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8001e14:	4b1b      	ldr	r3, [pc, #108]	@ (8001e84 <HAL_PWREx_ConfigSupply+0x9c>)
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	4a1a      	ldr	r2, [pc, #104]	@ (8001e84 <HAL_PWREx_ConfigSupply+0x9c>)
 8001e1a:	f023 0302 	bic.w	r3, r3, #2
 8001e1e:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8001e20:	e002      	b.n	8001e28 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	3b01      	subs	r3, #1
 8001e26:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8001e28:	4b16      	ldr	r3, [pc, #88]	@ (8001e84 <HAL_PWREx_ConfigSupply+0x9c>)
 8001e2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e2c:	f003 0302 	and.w	r3, r3, #2
 8001e30:	2b02      	cmp	r3, #2
 8001e32:	d116      	bne.n	8001e62 <HAL_PWREx_ConfigSupply+0x7a>
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d1f3      	bne.n	8001e22 <HAL_PWREx_ConfigSupply+0x3a>
 8001e3a:	e012      	b.n	8001e62 <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8001e3c:	4b11      	ldr	r3, [pc, #68]	@ (8001e84 <HAL_PWREx_ConfigSupply+0x9c>)
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	4a10      	ldr	r2, [pc, #64]	@ (8001e84 <HAL_PWREx_ConfigSupply+0x9c>)
 8001e42:	f043 0302 	orr.w	r3, r3, #2
 8001e46:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8001e48:	e002      	b.n	8001e50 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	3b01      	subs	r3, #1
 8001e4e:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8001e50:	4b0c      	ldr	r3, [pc, #48]	@ (8001e84 <HAL_PWREx_ConfigSupply+0x9c>)
 8001e52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e54:	f003 0302 	and.w	r3, r3, #2
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d102      	bne.n	8001e62 <HAL_PWREx_ConfigSupply+0x7a>
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d1f3      	bne.n	8001e4a <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d101      	bne.n	8001e6c <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8001e68:	2303      	movs	r3, #3
 8001e6a:	e000      	b.n	8001e6e <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 8001e6c:	2300      	movs	r3, #0
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	3714      	adds	r7, #20
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	20000018 	.word	0x20000018
 8001e80:	10624dd3 	.word	0x10624dd3
 8001e84:	46020800 	.word	0x46020800

08001e88 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b08e      	sub	sp, #56	@ 0x38
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8001e90:	2300      	movs	r3, #0
 8001e92:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d102      	bne.n	8001ea2 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	f000 bec8 	b.w	8002c32 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ea2:	4b99      	ldr	r3, [pc, #612]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8001ea4:	69db      	ldr	r3, [r3, #28]
 8001ea6:	f003 030c 	and.w	r3, r3, #12
 8001eaa:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001eac:	4b96      	ldr	r3, [pc, #600]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8001eae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eb0:	f003 0303 	and.w	r3, r3, #3
 8001eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f003 0310 	and.w	r3, r3, #16
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	f000 816c 	beq.w	800219c <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d007      	beq.n	8001eda <HAL_RCC_OscConfig+0x52>
 8001eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ecc:	2b0c      	cmp	r3, #12
 8001ece:	f040 80de 	bne.w	800208e <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001ed2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	f040 80da 	bne.w	800208e <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	69db      	ldr	r3, [r3, #28]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d102      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	f000 bea5 	b.w	8002c32 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001eec:	4b86      	ldr	r3, [pc, #536]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d004      	beq.n	8001f02 <HAL_RCC_OscConfig+0x7a>
 8001ef8:	4b83      	ldr	r3, [pc, #524]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8001f00:	e005      	b.n	8001f0e <HAL_RCC_OscConfig+0x86>
 8001f02:	4b81      	ldr	r3, [pc, #516]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8001f04:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001f08:	041b      	lsls	r3, r3, #16
 8001f0a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d255      	bcs.n	8001fbe <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d10a      	bne.n	8001f2e <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f001 f9d9 	bl	80032d4 <RCC_SetFlashLatencyFromMSIRange>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d002      	beq.n	8001f2e <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	f000 be82 	b.w	8002c32 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8001f2e:	4b76      	ldr	r3, [pc, #472]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	4a75      	ldr	r2, [pc, #468]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8001f34:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001f38:	6093      	str	r3, [r2, #8]
 8001f3a:	4b73      	ldr	r3, [pc, #460]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f46:	4970      	ldr	r1, [pc, #448]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f50:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001f54:	d309      	bcc.n	8001f6a <HAL_RCC_OscConfig+0xe2>
 8001f56:	4b6c      	ldr	r3, [pc, #432]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8001f58:	68db      	ldr	r3, [r3, #12]
 8001f5a:	f023 021f 	bic.w	r2, r3, #31
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6a1b      	ldr	r3, [r3, #32]
 8001f62:	4969      	ldr	r1, [pc, #420]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8001f64:	4313      	orrs	r3, r2
 8001f66:	60cb      	str	r3, [r1, #12]
 8001f68:	e07e      	b.n	8002068 <HAL_RCC_OscConfig+0x1e0>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	da0a      	bge.n	8001f88 <HAL_RCC_OscConfig+0x100>
 8001f72:	4b65      	ldr	r3, [pc, #404]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8001f74:	68db      	ldr	r3, [r3, #12]
 8001f76:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6a1b      	ldr	r3, [r3, #32]
 8001f7e:	015b      	lsls	r3, r3, #5
 8001f80:	4961      	ldr	r1, [pc, #388]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8001f82:	4313      	orrs	r3, r2
 8001f84:	60cb      	str	r3, [r1, #12]
 8001f86:	e06f      	b.n	8002068 <HAL_RCC_OscConfig+0x1e0>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f90:	d30a      	bcc.n	8001fa8 <HAL_RCC_OscConfig+0x120>
 8001f92:	4b5d      	ldr	r3, [pc, #372]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8001f94:	68db      	ldr	r3, [r3, #12]
 8001f96:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6a1b      	ldr	r3, [r3, #32]
 8001f9e:	029b      	lsls	r3, r3, #10
 8001fa0:	4959      	ldr	r1, [pc, #356]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	60cb      	str	r3, [r1, #12]
 8001fa6:	e05f      	b.n	8002068 <HAL_RCC_OscConfig+0x1e0>
 8001fa8:	4b57      	ldr	r3, [pc, #348]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6a1b      	ldr	r3, [r3, #32]
 8001fb4:	03db      	lsls	r3, r3, #15
 8001fb6:	4954      	ldr	r1, [pc, #336]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	60cb      	str	r3, [r1, #12]
 8001fbc:	e054      	b.n	8002068 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8001fbe:	4b52      	ldr	r3, [pc, #328]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	4a51      	ldr	r2, [pc, #324]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8001fc4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001fc8:	6093      	str	r3, [r2, #8]
 8001fca:	4b4f      	ldr	r3, [pc, #316]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fd6:	494c      	ldr	r1, [pc, #304]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fe0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001fe4:	d309      	bcc.n	8001ffa <HAL_RCC_OscConfig+0x172>
 8001fe6:	4b48      	ldr	r3, [pc, #288]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8001fe8:	68db      	ldr	r3, [r3, #12]
 8001fea:	f023 021f 	bic.w	r2, r3, #31
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6a1b      	ldr	r3, [r3, #32]
 8001ff2:	4945      	ldr	r1, [pc, #276]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	60cb      	str	r3, [r1, #12]
 8001ff8:	e028      	b.n	800204c <HAL_RCC_OscConfig+0x1c4>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	da0a      	bge.n	8002018 <HAL_RCC_OscConfig+0x190>
 8002002:	4b41      	ldr	r3, [pc, #260]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8002004:	68db      	ldr	r3, [r3, #12]
 8002006:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6a1b      	ldr	r3, [r3, #32]
 800200e:	015b      	lsls	r3, r3, #5
 8002010:	493d      	ldr	r1, [pc, #244]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8002012:	4313      	orrs	r3, r2
 8002014:	60cb      	str	r3, [r1, #12]
 8002016:	e019      	b.n	800204c <HAL_RCC_OscConfig+0x1c4>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800201c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002020:	d30a      	bcc.n	8002038 <HAL_RCC_OscConfig+0x1b0>
 8002022:	4b39      	ldr	r3, [pc, #228]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8002024:	68db      	ldr	r3, [r3, #12]
 8002026:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6a1b      	ldr	r3, [r3, #32]
 800202e:	029b      	lsls	r3, r3, #10
 8002030:	4935      	ldr	r1, [pc, #212]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8002032:	4313      	orrs	r3, r2
 8002034:	60cb      	str	r3, [r1, #12]
 8002036:	e009      	b.n	800204c <HAL_RCC_OscConfig+0x1c4>
 8002038:	4b33      	ldr	r3, [pc, #204]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6a1b      	ldr	r3, [r3, #32]
 8002044:	03db      	lsls	r3, r3, #15
 8002046:	4930      	ldr	r1, [pc, #192]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8002048:	4313      	orrs	r3, r2
 800204a:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800204c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800204e:	2b00      	cmp	r3, #0
 8002050:	d10a      	bne.n	8002068 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002056:	4618      	mov	r0, r3
 8002058:	f001 f93c 	bl	80032d4 <RCC_SetFlashLatencyFromMSIRange>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d002      	beq.n	8002068 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	f000 bde5 	b.w	8002c32 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8002068:	f001 f8de 	bl	8003228 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800206c:	4b27      	ldr	r3, [pc, #156]	@ (800210c <HAL_RCC_OscConfig+0x284>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4618      	mov	r0, r3
 8002072:	f7ff f919 	bl	80012a8 <HAL_InitTick>
 8002076:	4603      	mov	r3, r0
 8002078:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 800207c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002080:	2b00      	cmp	r3, #0
 8002082:	f000 808a 	beq.w	800219a <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8002086:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800208a:	f000 bdd2 	b.w	8002c32 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	69db      	ldr	r3, [r3, #28]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d066      	beq.n	8002164 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8002096:	4b1c      	ldr	r3, [pc, #112]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a1b      	ldr	r2, [pc, #108]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 800209c:	f043 0301 	orr.w	r3, r3, #1
 80020a0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80020a2:	f7ff f98b 	bl	80013bc <HAL_GetTick>
 80020a6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80020a8:	e009      	b.n	80020be <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80020aa:	f7ff f987 	bl	80013bc <HAL_GetTick>
 80020ae:	4602      	mov	r2, r0
 80020b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020b2:	1ad3      	subs	r3, r2, r3
 80020b4:	2b02      	cmp	r3, #2
 80020b6:	d902      	bls.n	80020be <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 80020b8:	2303      	movs	r3, #3
 80020ba:	f000 bdba 	b.w	8002c32 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80020be:	4b12      	ldr	r3, [pc, #72]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 0304 	and.w	r3, r3, #4
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d0ef      	beq.n	80020aa <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80020ca:	4b0f      	ldr	r3, [pc, #60]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	4a0e      	ldr	r2, [pc, #56]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 80020d0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80020d4:	6093      	str	r3, [r2, #8]
 80020d6:	4b0c      	ldr	r3, [pc, #48]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020e2:	4909      	ldr	r1, [pc, #36]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 80020e4:	4313      	orrs	r3, r2
 80020e6:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ec:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80020f0:	d30e      	bcc.n	8002110 <HAL_RCC_OscConfig+0x288>
 80020f2:	4b05      	ldr	r3, [pc, #20]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 80020f4:	68db      	ldr	r3, [r3, #12]
 80020f6:	f023 021f 	bic.w	r2, r3, #31
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6a1b      	ldr	r3, [r3, #32]
 80020fe:	4902      	ldr	r1, [pc, #8]	@ (8002108 <HAL_RCC_OscConfig+0x280>)
 8002100:	4313      	orrs	r3, r2
 8002102:	60cb      	str	r3, [r1, #12]
 8002104:	e04a      	b.n	800219c <HAL_RCC_OscConfig+0x314>
 8002106:	bf00      	nop
 8002108:	46020c00 	.word	0x46020c00
 800210c:	2000001c 	.word	0x2000001c
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002114:	2b00      	cmp	r3, #0
 8002116:	da0a      	bge.n	800212e <HAL_RCC_OscConfig+0x2a6>
 8002118:	4b98      	ldr	r3, [pc, #608]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6a1b      	ldr	r3, [r3, #32]
 8002124:	015b      	lsls	r3, r3, #5
 8002126:	4995      	ldr	r1, [pc, #596]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 8002128:	4313      	orrs	r3, r2
 800212a:	60cb      	str	r3, [r1, #12]
 800212c:	e036      	b.n	800219c <HAL_RCC_OscConfig+0x314>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002132:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002136:	d30a      	bcc.n	800214e <HAL_RCC_OscConfig+0x2c6>
 8002138:	4b90      	ldr	r3, [pc, #576]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 800213a:	68db      	ldr	r3, [r3, #12]
 800213c:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6a1b      	ldr	r3, [r3, #32]
 8002144:	029b      	lsls	r3, r3, #10
 8002146:	498d      	ldr	r1, [pc, #564]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 8002148:	4313      	orrs	r3, r2
 800214a:	60cb      	str	r3, [r1, #12]
 800214c:	e026      	b.n	800219c <HAL_RCC_OscConfig+0x314>
 800214e:	4b8b      	ldr	r3, [pc, #556]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 8002150:	68db      	ldr	r3, [r3, #12]
 8002152:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6a1b      	ldr	r3, [r3, #32]
 800215a:	03db      	lsls	r3, r3, #15
 800215c:	4987      	ldr	r1, [pc, #540]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 800215e:	4313      	orrs	r3, r2
 8002160:	60cb      	str	r3, [r1, #12]
 8002162:	e01b      	b.n	800219c <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8002164:	4b85      	ldr	r3, [pc, #532]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a84      	ldr	r2, [pc, #528]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 800216a:	f023 0301 	bic.w	r3, r3, #1
 800216e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002170:	f7ff f924 	bl	80013bc <HAL_GetTick>
 8002174:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8002176:	e009      	b.n	800218c <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002178:	f7ff f920 	bl	80013bc <HAL_GetTick>
 800217c:	4602      	mov	r2, r0
 800217e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	2b02      	cmp	r3, #2
 8002184:	d902      	bls.n	800218c <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8002186:	2303      	movs	r3, #3
 8002188:	f000 bd53 	b.w	8002c32 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 800218c:	4b7b      	ldr	r3, [pc, #492]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 0304 	and.w	r3, r3, #4
 8002194:	2b00      	cmp	r3, #0
 8002196:	d1ef      	bne.n	8002178 <HAL_RCC_OscConfig+0x2f0>
 8002198:	e000      	b.n	800219c <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800219a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0301 	and.w	r3, r3, #1
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	f000 808b 	beq.w	80022c0 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80021aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021ac:	2b08      	cmp	r3, #8
 80021ae:	d005      	beq.n	80021bc <HAL_RCC_OscConfig+0x334>
 80021b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021b2:	2b0c      	cmp	r3, #12
 80021b4:	d109      	bne.n	80021ca <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80021b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021b8:	2b03      	cmp	r3, #3
 80021ba:	d106      	bne.n	80021ca <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d17d      	bne.n	80022c0 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	f000 bd34 	b.w	8002c32 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021d2:	d106      	bne.n	80021e2 <HAL_RCC_OscConfig+0x35a>
 80021d4:	4b69      	ldr	r3, [pc, #420]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a68      	ldr	r2, [pc, #416]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 80021da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021de:	6013      	str	r3, [r2, #0]
 80021e0:	e041      	b.n	8002266 <HAL_RCC_OscConfig+0x3de>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80021ea:	d112      	bne.n	8002212 <HAL_RCC_OscConfig+0x38a>
 80021ec:	4b63      	ldr	r3, [pc, #396]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a62      	ldr	r2, [pc, #392]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 80021f2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021f6:	6013      	str	r3, [r2, #0]
 80021f8:	4b60      	ldr	r3, [pc, #384]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a5f      	ldr	r2, [pc, #380]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 80021fe:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002202:	6013      	str	r3, [r2, #0]
 8002204:	4b5d      	ldr	r3, [pc, #372]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a5c      	ldr	r2, [pc, #368]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 800220a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800220e:	6013      	str	r3, [r2, #0]
 8002210:	e029      	b.n	8002266 <HAL_RCC_OscConfig+0x3de>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800221a:	d112      	bne.n	8002242 <HAL_RCC_OscConfig+0x3ba>
 800221c:	4b57      	ldr	r3, [pc, #348]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a56      	ldr	r2, [pc, #344]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 8002222:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002226:	6013      	str	r3, [r2, #0]
 8002228:	4b54      	ldr	r3, [pc, #336]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a53      	ldr	r2, [pc, #332]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 800222e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002232:	6013      	str	r3, [r2, #0]
 8002234:	4b51      	ldr	r3, [pc, #324]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a50      	ldr	r2, [pc, #320]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 800223a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800223e:	6013      	str	r3, [r2, #0]
 8002240:	e011      	b.n	8002266 <HAL_RCC_OscConfig+0x3de>
 8002242:	4b4e      	ldr	r3, [pc, #312]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a4d      	ldr	r2, [pc, #308]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 8002248:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800224c:	6013      	str	r3, [r2, #0]
 800224e:	4b4b      	ldr	r3, [pc, #300]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a4a      	ldr	r2, [pc, #296]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 8002254:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002258:	6013      	str	r3, [r2, #0]
 800225a:	4b48      	ldr	r3, [pc, #288]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a47      	ldr	r2, [pc, #284]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 8002260:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002264:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d014      	beq.n	8002298 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 800226e:	f7ff f8a5 	bl	80013bc <HAL_GetTick>
 8002272:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002274:	e009      	b.n	800228a <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002276:	f7ff f8a1 	bl	80013bc <HAL_GetTick>
 800227a:	4602      	mov	r2, r0
 800227c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800227e:	1ad3      	subs	r3, r2, r3
 8002280:	2b64      	cmp	r3, #100	@ 0x64
 8002282:	d902      	bls.n	800228a <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8002284:	2303      	movs	r3, #3
 8002286:	f000 bcd4 	b.w	8002c32 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800228a:	4b3c      	ldr	r3, [pc, #240]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002292:	2b00      	cmp	r3, #0
 8002294:	d0ef      	beq.n	8002276 <HAL_RCC_OscConfig+0x3ee>
 8002296:	e013      	b.n	80022c0 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8002298:	f7ff f890 	bl	80013bc <HAL_GetTick>
 800229c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800229e:	e009      	b.n	80022b4 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022a0:	f7ff f88c 	bl	80013bc <HAL_GetTick>
 80022a4:	4602      	mov	r2, r0
 80022a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	2b64      	cmp	r3, #100	@ 0x64
 80022ac:	d902      	bls.n	80022b4 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80022ae:	2303      	movs	r3, #3
 80022b0:	f000 bcbf 	b.w	8002c32 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80022b4:	4b31      	ldr	r3, [pc, #196]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d1ef      	bne.n	80022a0 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f003 0302 	and.w	r3, r3, #2
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d05f      	beq.n	800238c <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80022cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022ce:	2b04      	cmp	r3, #4
 80022d0:	d005      	beq.n	80022de <HAL_RCC_OscConfig+0x456>
 80022d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022d4:	2b0c      	cmp	r3, #12
 80022d6:	d114      	bne.n	8002302 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80022d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022da:	2b02      	cmp	r3, #2
 80022dc:	d111      	bne.n	8002302 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	68db      	ldr	r3, [r3, #12]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d102      	bne.n	80022ec <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	f000 bca3 	b.w	8002c32 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80022ec:	4b23      	ldr	r3, [pc, #140]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 80022ee:	691b      	ldr	r3, [r3, #16]
 80022f0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	691b      	ldr	r3, [r3, #16]
 80022f8:	041b      	lsls	r3, r3, #16
 80022fa:	4920      	ldr	r1, [pc, #128]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 80022fc:	4313      	orrs	r3, r2
 80022fe:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002300:	e044      	b.n	800238c <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	68db      	ldr	r3, [r3, #12]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d024      	beq.n	8002354 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 800230a:	4b1c      	ldr	r3, [pc, #112]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a1b      	ldr	r2, [pc, #108]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 8002310:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002314:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002316:	f7ff f851 	bl	80013bc <HAL_GetTick>
 800231a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800231c:	e009      	b.n	8002332 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800231e:	f7ff f84d 	bl	80013bc <HAL_GetTick>
 8002322:	4602      	mov	r2, r0
 8002324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002326:	1ad3      	subs	r3, r2, r3
 8002328:	2b02      	cmp	r3, #2
 800232a:	d902      	bls.n	8002332 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800232c:	2303      	movs	r3, #3
 800232e:	f000 bc80 	b.w	8002c32 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002332:	4b12      	ldr	r3, [pc, #72]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800233a:	2b00      	cmp	r3, #0
 800233c:	d0ef      	beq.n	800231e <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800233e:	4b0f      	ldr	r3, [pc, #60]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 8002340:	691b      	ldr	r3, [r3, #16]
 8002342:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	691b      	ldr	r3, [r3, #16]
 800234a:	041b      	lsls	r3, r3, #16
 800234c:	490b      	ldr	r1, [pc, #44]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 800234e:	4313      	orrs	r3, r2
 8002350:	610b      	str	r3, [r1, #16]
 8002352:	e01b      	b.n	800238c <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8002354:	4b09      	ldr	r3, [pc, #36]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a08      	ldr	r2, [pc, #32]	@ (800237c <HAL_RCC_OscConfig+0x4f4>)
 800235a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800235e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002360:	f7ff f82c 	bl	80013bc <HAL_GetTick>
 8002364:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002366:	e00b      	b.n	8002380 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002368:	f7ff f828 	bl	80013bc <HAL_GetTick>
 800236c:	4602      	mov	r2, r0
 800236e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002370:	1ad3      	subs	r3, r2, r3
 8002372:	2b02      	cmp	r3, #2
 8002374:	d904      	bls.n	8002380 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8002376:	2303      	movs	r3, #3
 8002378:	f000 bc5b 	b.w	8002c32 <HAL_RCC_OscConfig+0xdaa>
 800237c:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002380:	4baf      	ldr	r3, [pc, #700]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002388:	2b00      	cmp	r3, #0
 800238a:	d1ed      	bne.n	8002368 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f003 0308 	and.w	r3, r3, #8
 8002394:	2b00      	cmp	r3, #0
 8002396:	f000 80c8 	beq.w	800252a <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 800239a:	2300      	movs	r3, #0
 800239c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023a0:	4ba7      	ldr	r3, [pc, #668]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 80023a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023a6:	f003 0304 	and.w	r3, r3, #4
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d111      	bne.n	80023d2 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023ae:	4ba4      	ldr	r3, [pc, #656]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 80023b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023b4:	4aa2      	ldr	r2, [pc, #648]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 80023b6:	f043 0304 	orr.w	r3, r3, #4
 80023ba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80023be:	4ba0      	ldr	r3, [pc, #640]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 80023c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023c4:	f003 0304 	and.w	r3, r3, #4
 80023c8:	617b      	str	r3, [r7, #20]
 80023ca:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 80023cc:	2301      	movs	r3, #1
 80023ce:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80023d2:	4b9c      	ldr	r3, [pc, #624]	@ (8002644 <HAL_RCC_OscConfig+0x7bc>)
 80023d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023d6:	f003 0301 	and.w	r3, r3, #1
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d119      	bne.n	8002412 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80023de:	4b99      	ldr	r3, [pc, #612]	@ (8002644 <HAL_RCC_OscConfig+0x7bc>)
 80023e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023e2:	4a98      	ldr	r2, [pc, #608]	@ (8002644 <HAL_RCC_OscConfig+0x7bc>)
 80023e4:	f043 0301 	orr.w	r3, r3, #1
 80023e8:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023ea:	f7fe ffe7 	bl	80013bc <HAL_GetTick>
 80023ee:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80023f0:	e009      	b.n	8002406 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023f2:	f7fe ffe3 	bl	80013bc <HAL_GetTick>
 80023f6:	4602      	mov	r2, r0
 80023f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023fa:	1ad3      	subs	r3, r2, r3
 80023fc:	2b02      	cmp	r3, #2
 80023fe:	d902      	bls.n	8002406 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8002400:	2303      	movs	r3, #3
 8002402:	f000 bc16 	b.w	8002c32 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002406:	4b8f      	ldr	r3, [pc, #572]	@ (8002644 <HAL_RCC_OscConfig+0x7bc>)
 8002408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800240a:	f003 0301 	and.w	r3, r3, #1
 800240e:	2b00      	cmp	r3, #0
 8002410:	d0ef      	beq.n	80023f2 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	695b      	ldr	r3, [r3, #20]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d05f      	beq.n	80024da <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 800241a:	4b89      	ldr	r3, [pc, #548]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 800241c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002420:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	699a      	ldr	r2, [r3, #24]
 8002426:	6a3b      	ldr	r3, [r7, #32]
 8002428:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800242c:	429a      	cmp	r2, r3
 800242e:	d037      	beq.n	80024a0 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8002430:	6a3b      	ldr	r3, [r7, #32]
 8002432:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002436:	2b00      	cmp	r3, #0
 8002438:	d006      	beq.n	8002448 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 800243a:	6a3b      	ldr	r3, [r7, #32]
 800243c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8002440:	2b00      	cmp	r3, #0
 8002442:	d101      	bne.n	8002448 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	e3f4      	b.n	8002c32 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8002448:	6a3b      	ldr	r3, [r7, #32]
 800244a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800244e:	2b00      	cmp	r3, #0
 8002450:	d01b      	beq.n	800248a <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8002452:	4b7b      	ldr	r3, [pc, #492]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 8002454:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002458:	4a79      	ldr	r2, [pc, #484]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 800245a:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800245e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 8002462:	f7fe ffab 	bl	80013bc <HAL_GetTick>
 8002466:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002468:	e008      	b.n	800247c <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800246a:	f7fe ffa7 	bl	80013bc <HAL_GetTick>
 800246e:	4602      	mov	r2, r0
 8002470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002472:	1ad3      	subs	r3, r2, r3
 8002474:	2b05      	cmp	r3, #5
 8002476:	d901      	bls.n	800247c <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8002478:	2303      	movs	r3, #3
 800247a:	e3da      	b.n	8002c32 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800247c:	4b70      	ldr	r3, [pc, #448]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 800247e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002482:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002486:	2b00      	cmp	r3, #0
 8002488:	d1ef      	bne.n	800246a <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 800248a:	4b6d      	ldr	r3, [pc, #436]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 800248c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002490:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	699b      	ldr	r3, [r3, #24]
 8002498:	4969      	ldr	r1, [pc, #420]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 800249a:	4313      	orrs	r3, r2
 800249c:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 80024a0:	4b67      	ldr	r3, [pc, #412]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 80024a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80024a6:	4a66      	ldr	r2, [pc, #408]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 80024a8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80024ac:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80024b0:	f7fe ff84 	bl	80013bc <HAL_GetTick>
 80024b4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80024b6:	e008      	b.n	80024ca <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024b8:	f7fe ff80 	bl	80013bc <HAL_GetTick>
 80024bc:	4602      	mov	r2, r0
 80024be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024c0:	1ad3      	subs	r3, r2, r3
 80024c2:	2b05      	cmp	r3, #5
 80024c4:	d901      	bls.n	80024ca <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 80024c6:	2303      	movs	r3, #3
 80024c8:	e3b3      	b.n	8002c32 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80024ca:	4b5d      	ldr	r3, [pc, #372]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 80024cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80024d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d0ef      	beq.n	80024b8 <HAL_RCC_OscConfig+0x630>
 80024d8:	e01b      	b.n	8002512 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 80024da:	4b59      	ldr	r3, [pc, #356]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 80024dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80024e0:	4a57      	ldr	r2, [pc, #348]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 80024e2:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80024e6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80024ea:	f7fe ff67 	bl	80013bc <HAL_GetTick>
 80024ee:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80024f0:	e008      	b.n	8002504 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024f2:	f7fe ff63 	bl	80013bc <HAL_GetTick>
 80024f6:	4602      	mov	r2, r0
 80024f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024fa:	1ad3      	subs	r3, r2, r3
 80024fc:	2b05      	cmp	r3, #5
 80024fe:	d901      	bls.n	8002504 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8002500:	2303      	movs	r3, #3
 8002502:	e396      	b.n	8002c32 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002504:	4b4e      	ldr	r3, [pc, #312]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 8002506:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800250a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800250e:	2b00      	cmp	r3, #0
 8002510:	d1ef      	bne.n	80024f2 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002512:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002516:	2b01      	cmp	r3, #1
 8002518:	d107      	bne.n	800252a <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800251a:	4b49      	ldr	r3, [pc, #292]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 800251c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002520:	4a47      	ldr	r2, [pc, #284]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 8002522:	f023 0304 	bic.w	r3, r3, #4
 8002526:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 0304 	and.w	r3, r3, #4
 8002532:	2b00      	cmp	r3, #0
 8002534:	f000 8111 	beq.w	800275a <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8002538:	2300      	movs	r3, #0
 800253a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800253e:	4b40      	ldr	r3, [pc, #256]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 8002540:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002544:	f003 0304 	and.w	r3, r3, #4
 8002548:	2b00      	cmp	r3, #0
 800254a:	d111      	bne.n	8002570 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800254c:	4b3c      	ldr	r3, [pc, #240]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 800254e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002552:	4a3b      	ldr	r2, [pc, #236]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 8002554:	f043 0304 	orr.w	r3, r3, #4
 8002558:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800255c:	4b38      	ldr	r3, [pc, #224]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 800255e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002562:	f003 0304 	and.w	r3, r3, #4
 8002566:	613b      	str	r3, [r7, #16]
 8002568:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 800256a:	2301      	movs	r3, #1
 800256c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002570:	4b34      	ldr	r3, [pc, #208]	@ (8002644 <HAL_RCC_OscConfig+0x7bc>)
 8002572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002574:	f003 0301 	and.w	r3, r3, #1
 8002578:	2b00      	cmp	r3, #0
 800257a:	d118      	bne.n	80025ae <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800257c:	4b31      	ldr	r3, [pc, #196]	@ (8002644 <HAL_RCC_OscConfig+0x7bc>)
 800257e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002580:	4a30      	ldr	r2, [pc, #192]	@ (8002644 <HAL_RCC_OscConfig+0x7bc>)
 8002582:	f043 0301 	orr.w	r3, r3, #1
 8002586:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002588:	f7fe ff18 	bl	80013bc <HAL_GetTick>
 800258c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800258e:	e008      	b.n	80025a2 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002590:	f7fe ff14 	bl	80013bc <HAL_GetTick>
 8002594:	4602      	mov	r2, r0
 8002596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	2b02      	cmp	r3, #2
 800259c:	d901      	bls.n	80025a2 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 800259e:	2303      	movs	r3, #3
 80025a0:	e347      	b.n	8002c32 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80025a2:	4b28      	ldr	r3, [pc, #160]	@ (8002644 <HAL_RCC_OscConfig+0x7bc>)
 80025a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025a6:	f003 0301 	and.w	r3, r3, #1
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d0f0      	beq.n	8002590 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	f003 0301 	and.w	r3, r3, #1
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d01f      	beq.n	80025fa <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	f003 0304 	and.w	r3, r3, #4
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d010      	beq.n	80025e8 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80025c6:	4b1e      	ldr	r3, [pc, #120]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 80025c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80025cc:	4a1c      	ldr	r2, [pc, #112]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 80025ce:	f043 0304 	orr.w	r3, r3, #4
 80025d2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80025d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 80025d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80025dc:	4a18      	ldr	r2, [pc, #96]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 80025de:	f043 0301 	orr.w	r3, r3, #1
 80025e2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80025e6:	e018      	b.n	800261a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80025e8:	4b15      	ldr	r3, [pc, #84]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 80025ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80025ee:	4a14      	ldr	r2, [pc, #80]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 80025f0:	f043 0301 	orr.w	r3, r3, #1
 80025f4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80025f8:	e00f      	b.n	800261a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80025fa:	4b11      	ldr	r3, [pc, #68]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 80025fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002600:	4a0f      	ldr	r2, [pc, #60]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 8002602:	f023 0301 	bic.w	r3, r3, #1
 8002606:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800260a:	4b0d      	ldr	r3, [pc, #52]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 800260c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002610:	4a0b      	ldr	r2, [pc, #44]	@ (8002640 <HAL_RCC_OscConfig+0x7b8>)
 8002612:	f023 0304 	bic.w	r3, r3, #4
 8002616:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d057      	beq.n	80026d2 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8002622:	f7fe fecb 	bl	80013bc <HAL_GetTick>
 8002626:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002628:	e00e      	b.n	8002648 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800262a:	f7fe fec7 	bl	80013bc <HAL_GetTick>
 800262e:	4602      	mov	r2, r0
 8002630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002638:	4293      	cmp	r3, r2
 800263a:	d905      	bls.n	8002648 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 800263c:	2303      	movs	r3, #3
 800263e:	e2f8      	b.n	8002c32 <HAL_RCC_OscConfig+0xdaa>
 8002640:	46020c00 	.word	0x46020c00
 8002644:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002648:	4b9c      	ldr	r3, [pc, #624]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 800264a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800264e:	f003 0302 	and.w	r3, r3, #2
 8002652:	2b00      	cmp	r3, #0
 8002654:	d0e9      	beq.n	800262a <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800265e:	2b00      	cmp	r3, #0
 8002660:	d01b      	beq.n	800269a <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002662:	4b96      	ldr	r3, [pc, #600]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 8002664:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002668:	4a94      	ldr	r2, [pc, #592]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 800266a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800266e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002672:	e00a      	b.n	800268a <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002674:	f7fe fea2 	bl	80013bc <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002682:	4293      	cmp	r3, r2
 8002684:	d901      	bls.n	800268a <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	e2d3      	b.n	8002c32 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800268a:	4b8c      	ldr	r3, [pc, #560]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 800268c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002690:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002694:	2b00      	cmp	r3, #0
 8002696:	d0ed      	beq.n	8002674 <HAL_RCC_OscConfig+0x7ec>
 8002698:	e053      	b.n	8002742 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800269a:	4b88      	ldr	r3, [pc, #544]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 800269c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80026a0:	4a86      	ldr	r2, [pc, #536]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 80026a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80026a6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80026aa:	e00a      	b.n	80026c2 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026ac:	f7fe fe86 	bl	80013bc <HAL_GetTick>
 80026b0:	4602      	mov	r2, r0
 80026b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026b4:	1ad3      	subs	r3, r2, r3
 80026b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d901      	bls.n	80026c2 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 80026be:	2303      	movs	r3, #3
 80026c0:	e2b7      	b.n	8002c32 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80026c2:	4b7e      	ldr	r3, [pc, #504]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 80026c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80026c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d1ed      	bne.n	80026ac <HAL_RCC_OscConfig+0x824>
 80026d0:	e037      	b.n	8002742 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 80026d2:	f7fe fe73 	bl	80013bc <HAL_GetTick>
 80026d6:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80026d8:	e00a      	b.n	80026f0 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026da:	f7fe fe6f 	bl	80013bc <HAL_GetTick>
 80026de:	4602      	mov	r2, r0
 80026e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d901      	bls.n	80026f0 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 80026ec:	2303      	movs	r3, #3
 80026ee:	e2a0      	b.n	8002c32 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80026f0:	4b72      	ldr	r3, [pc, #456]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 80026f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80026f6:	f003 0302 	and.w	r3, r3, #2
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d1ed      	bne.n	80026da <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80026fe:	4b6f      	ldr	r3, [pc, #444]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 8002700:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002704:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002708:	2b00      	cmp	r3, #0
 800270a:	d01a      	beq.n	8002742 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800270c:	4b6b      	ldr	r3, [pc, #428]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 800270e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002712:	4a6a      	ldr	r2, [pc, #424]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 8002714:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002718:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800271c:	e00a      	b.n	8002734 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800271e:	f7fe fe4d 	bl	80013bc <HAL_GetTick>
 8002722:	4602      	mov	r2, r0
 8002724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002726:	1ad3      	subs	r3, r2, r3
 8002728:	f241 3288 	movw	r2, #5000	@ 0x1388
 800272c:	4293      	cmp	r3, r2
 800272e:	d901      	bls.n	8002734 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8002730:	2303      	movs	r3, #3
 8002732:	e27e      	b.n	8002c32 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002734:	4b61      	ldr	r3, [pc, #388]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 8002736:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800273a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800273e:	2b00      	cmp	r3, #0
 8002740:	d1ed      	bne.n	800271e <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002742:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8002746:	2b01      	cmp	r3, #1
 8002748:	d107      	bne.n	800275a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800274a:	4b5c      	ldr	r3, [pc, #368]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 800274c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002750:	4a5a      	ldr	r2, [pc, #360]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 8002752:	f023 0304 	bic.w	r3, r3, #4
 8002756:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0320 	and.w	r3, r3, #32
 8002762:	2b00      	cmp	r3, #0
 8002764:	d036      	beq.n	80027d4 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800276a:	2b00      	cmp	r3, #0
 800276c:	d019      	beq.n	80027a2 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 800276e:	4b53      	ldr	r3, [pc, #332]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a52      	ldr	r2, [pc, #328]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 8002774:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002778:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800277a:	f7fe fe1f 	bl	80013bc <HAL_GetTick>
 800277e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002780:	e008      	b.n	8002794 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002782:	f7fe fe1b 	bl	80013bc <HAL_GetTick>
 8002786:	4602      	mov	r2, r0
 8002788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	2b02      	cmp	r3, #2
 800278e:	d901      	bls.n	8002794 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8002790:	2303      	movs	r3, #3
 8002792:	e24e      	b.n	8002c32 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002794:	4b49      	ldr	r3, [pc, #292]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800279c:	2b00      	cmp	r3, #0
 800279e:	d0f0      	beq.n	8002782 <HAL_RCC_OscConfig+0x8fa>
 80027a0:	e018      	b.n	80027d4 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 80027a2:	4b46      	ldr	r3, [pc, #280]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a45      	ldr	r2, [pc, #276]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 80027a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80027ac:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80027ae:	f7fe fe05 	bl	80013bc <HAL_GetTick>
 80027b2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80027b4:	e008      	b.n	80027c8 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80027b6:	f7fe fe01 	bl	80013bc <HAL_GetTick>
 80027ba:	4602      	mov	r2, r0
 80027bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	2b02      	cmp	r3, #2
 80027c2:	d901      	bls.n	80027c8 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 80027c4:	2303      	movs	r3, #3
 80027c6:	e234      	b.n	8002c32 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80027c8:	4b3c      	ldr	r3, [pc, #240]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d1f0      	bne.n	80027b6 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d036      	beq.n	800284e <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d019      	beq.n	800281c <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 80027e8:	4b34      	ldr	r3, [pc, #208]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a33      	ldr	r2, [pc, #204]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 80027ee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027f2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80027f4:	f7fe fde2 	bl	80013bc <HAL_GetTick>
 80027f8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80027fa:	e008      	b.n	800280e <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80027fc:	f7fe fdde 	bl	80013bc <HAL_GetTick>
 8002800:	4602      	mov	r2, r0
 8002802:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	2b02      	cmp	r3, #2
 8002808:	d901      	bls.n	800280e <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 800280a:	2303      	movs	r3, #3
 800280c:	e211      	b.n	8002c32 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800280e:	4b2b      	ldr	r3, [pc, #172]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d0f0      	beq.n	80027fc <HAL_RCC_OscConfig+0x974>
 800281a:	e018      	b.n	800284e <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 800281c:	4b27      	ldr	r3, [pc, #156]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a26      	ldr	r2, [pc, #152]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 8002822:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002826:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002828:	f7fe fdc8 	bl	80013bc <HAL_GetTick>
 800282c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800282e:	e008      	b.n	8002842 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8002830:	f7fe fdc4 	bl	80013bc <HAL_GetTick>
 8002834:	4602      	mov	r2, r0
 8002836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002838:	1ad3      	subs	r3, r2, r3
 800283a:	2b02      	cmp	r3, #2
 800283c:	d901      	bls.n	8002842 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 800283e:	2303      	movs	r3, #3
 8002840:	e1f7      	b.n	8002c32 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8002842:	4b1e      	ldr	r3, [pc, #120]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d1f0      	bne.n	8002830 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002856:	2b00      	cmp	r3, #0
 8002858:	d07f      	beq.n	800295a <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800285e:	2b00      	cmp	r3, #0
 8002860:	d062      	beq.n	8002928 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8002862:	4b16      	ldr	r3, [pc, #88]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	4a15      	ldr	r2, [pc, #84]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 8002868:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800286c:	6093      	str	r3, [r2, #8]
 800286e:	4b13      	ldr	r3, [pc, #76]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800287a:	4910      	ldr	r1, [pc, #64]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 800287c:	4313      	orrs	r3, r2
 800287e:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002884:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8002888:	d309      	bcc.n	800289e <HAL_RCC_OscConfig+0xa16>
 800288a:	4b0c      	ldr	r3, [pc, #48]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 800288c:	68db      	ldr	r3, [r3, #12]
 800288e:	f023 021f 	bic.w	r2, r3, #31
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6a1b      	ldr	r3, [r3, #32]
 8002896:	4909      	ldr	r1, [pc, #36]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 8002898:	4313      	orrs	r3, r2
 800289a:	60cb      	str	r3, [r1, #12]
 800289c:	e02a      	b.n	80028f4 <HAL_RCC_OscConfig+0xa6c>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	da0c      	bge.n	80028c0 <HAL_RCC_OscConfig+0xa38>
 80028a6:	4b05      	ldr	r3, [pc, #20]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 80028a8:	68db      	ldr	r3, [r3, #12]
 80028aa:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6a1b      	ldr	r3, [r3, #32]
 80028b2:	015b      	lsls	r3, r3, #5
 80028b4:	4901      	ldr	r1, [pc, #4]	@ (80028bc <HAL_RCC_OscConfig+0xa34>)
 80028b6:	4313      	orrs	r3, r2
 80028b8:	60cb      	str	r3, [r1, #12]
 80028ba:	e01b      	b.n	80028f4 <HAL_RCC_OscConfig+0xa6c>
 80028bc:	46020c00 	.word	0x46020c00
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028c8:	d30a      	bcc.n	80028e0 <HAL_RCC_OscConfig+0xa58>
 80028ca:	4ba1      	ldr	r3, [pc, #644]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 80028cc:	68db      	ldr	r3, [r3, #12]
 80028ce:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6a1b      	ldr	r3, [r3, #32]
 80028d6:	029b      	lsls	r3, r3, #10
 80028d8:	499d      	ldr	r1, [pc, #628]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 80028da:	4313      	orrs	r3, r2
 80028dc:	60cb      	str	r3, [r1, #12]
 80028de:	e009      	b.n	80028f4 <HAL_RCC_OscConfig+0xa6c>
 80028e0:	4b9b      	ldr	r3, [pc, #620]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 80028e2:	68db      	ldr	r3, [r3, #12]
 80028e4:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6a1b      	ldr	r3, [r3, #32]
 80028ec:	03db      	lsls	r3, r3, #15
 80028ee:	4998      	ldr	r1, [pc, #608]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 80028f0:	4313      	orrs	r3, r2
 80028f2:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 80028f4:	4b96      	ldr	r3, [pc, #600]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a95      	ldr	r2, [pc, #596]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 80028fa:	f043 0310 	orr.w	r3, r3, #16
 80028fe:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002900:	f7fe fd5c 	bl	80013bc <HAL_GetTick>
 8002904:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8002906:	e008      	b.n	800291a <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8002908:	f7fe fd58 	bl	80013bc <HAL_GetTick>
 800290c:	4602      	mov	r2, r0
 800290e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	2b02      	cmp	r3, #2
 8002914:	d901      	bls.n	800291a <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8002916:	2303      	movs	r3, #3
 8002918:	e18b      	b.n	8002c32 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 800291a:	4b8d      	ldr	r3, [pc, #564]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 0320 	and.w	r3, r3, #32
 8002922:	2b00      	cmp	r3, #0
 8002924:	d0f0      	beq.n	8002908 <HAL_RCC_OscConfig+0xa80>
 8002926:	e018      	b.n	800295a <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8002928:	4b89      	ldr	r3, [pc, #548]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a88      	ldr	r2, [pc, #544]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 800292e:	f023 0310 	bic.w	r3, r3, #16
 8002932:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002934:	f7fe fd42 	bl	80013bc <HAL_GetTick>
 8002938:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800293a:	e008      	b.n	800294e <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 800293c:	f7fe fd3e 	bl	80013bc <HAL_GetTick>
 8002940:	4602      	mov	r2, r0
 8002942:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	2b02      	cmp	r3, #2
 8002948:	d901      	bls.n	800294e <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 800294a:	2303      	movs	r3, #3
 800294c:	e171      	b.n	8002c32 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800294e:	4b80      	ldr	r3, [pc, #512]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 0320 	and.w	r3, r3, #32
 8002956:	2b00      	cmp	r3, #0
 8002958:	d1f0      	bne.n	800293c <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800295e:	2b00      	cmp	r3, #0
 8002960:	f000 8166 	beq.w	8002c30 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8002964:	2300      	movs	r3, #0
 8002966:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800296a:	4b79      	ldr	r3, [pc, #484]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 800296c:	69db      	ldr	r3, [r3, #28]
 800296e:	f003 030c 	and.w	r3, r3, #12
 8002972:	2b0c      	cmp	r3, #12
 8002974:	f000 80f2 	beq.w	8002b5c <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800297c:	2b02      	cmp	r3, #2
 800297e:	f040 80c5 	bne.w	8002b0c <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8002982:	4b73      	ldr	r3, [pc, #460]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a72      	ldr	r2, [pc, #456]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 8002988:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800298c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800298e:	f7fe fd15 	bl	80013bc <HAL_GetTick>
 8002992:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002994:	e008      	b.n	80029a8 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002996:	f7fe fd11 	bl	80013bc <HAL_GetTick>
 800299a:	4602      	mov	r2, r0
 800299c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800299e:	1ad3      	subs	r3, r2, r3
 80029a0:	2b02      	cmp	r3, #2
 80029a2:	d901      	bls.n	80029a8 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 80029a4:	2303      	movs	r3, #3
 80029a6:	e144      	b.n	8002c32 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80029a8:	4b69      	ldr	r3, [pc, #420]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d1f0      	bne.n	8002996 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029b4:	4b66      	ldr	r3, [pc, #408]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 80029b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029ba:	f003 0304 	and.w	r3, r3, #4
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d111      	bne.n	80029e6 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 80029c2:	4b63      	ldr	r3, [pc, #396]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 80029c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029c8:	4a61      	ldr	r2, [pc, #388]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 80029ca:	f043 0304 	orr.w	r3, r3, #4
 80029ce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80029d2:	4b5f      	ldr	r3, [pc, #380]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 80029d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029d8:	f003 0304 	and.w	r3, r3, #4
 80029dc:	60fb      	str	r3, [r7, #12]
 80029de:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 80029e0:	2301      	movs	r3, #1
 80029e2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 80029e6:	4b5b      	ldr	r3, [pc, #364]	@ (8002b54 <HAL_RCC_OscConfig+0xccc>)
 80029e8:	68db      	ldr	r3, [r3, #12]
 80029ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029ee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80029f2:	d102      	bne.n	80029fa <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 80029f4:	2301      	movs	r3, #1
 80029f6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80029fa:	4b56      	ldr	r3, [pc, #344]	@ (8002b54 <HAL_RCC_OscConfig+0xccc>)
 80029fc:	68db      	ldr	r3, [r3, #12]
 80029fe:	4a55      	ldr	r2, [pc, #340]	@ (8002b54 <HAL_RCC_OscConfig+0xccc>)
 8002a00:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a04:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8002a06:	4b52      	ldr	r3, [pc, #328]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 8002a08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a0a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002a0e:	f023 0303 	bic.w	r3, r3, #3
 8002a12:	687a      	ldr	r2, [r7, #4]
 8002a14:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002a16:	687a      	ldr	r2, [r7, #4]
 8002a18:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002a1a:	3a01      	subs	r2, #1
 8002a1c:	0212      	lsls	r2, r2, #8
 8002a1e:	4311      	orrs	r1, r2
 8002a20:	687a      	ldr	r2, [r7, #4]
 8002a22:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002a24:	430a      	orrs	r2, r1
 8002a26:	494a      	ldr	r1, [pc, #296]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	628b      	str	r3, [r1, #40]	@ 0x28
 8002a2c:	4b48      	ldr	r3, [pc, #288]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 8002a2e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a30:	4b49      	ldr	r3, [pc, #292]	@ (8002b58 <HAL_RCC_OscConfig+0xcd0>)
 8002a32:	4013      	ands	r3, r2
 8002a34:	687a      	ldr	r2, [r7, #4]
 8002a36:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002a38:	3a01      	subs	r2, #1
 8002a3a:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002a42:	3a01      	subs	r2, #1
 8002a44:	0252      	lsls	r2, r2, #9
 8002a46:	b292      	uxth	r2, r2
 8002a48:	4311      	orrs	r1, r2
 8002a4a:	687a      	ldr	r2, [r7, #4]
 8002a4c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002a4e:	3a01      	subs	r2, #1
 8002a50:	0412      	lsls	r2, r2, #16
 8002a52:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8002a56:	4311      	orrs	r1, r2
 8002a58:	687a      	ldr	r2, [r7, #4]
 8002a5a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002a5c:	3a01      	subs	r2, #1
 8002a5e:	0612      	lsls	r2, r2, #24
 8002a60:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8002a64:	430a      	orrs	r2, r1
 8002a66:	493a      	ldr	r1, [pc, #232]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8002a6c:	4b38      	ldr	r3, [pc, #224]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 8002a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a70:	4a37      	ldr	r2, [pc, #220]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 8002a72:	f023 0310 	bic.w	r3, r3, #16
 8002a76:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a7c:	4a34      	ldr	r2, [pc, #208]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 8002a7e:	00db      	lsls	r3, r3, #3
 8002a80:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8002a82:	4b33      	ldr	r3, [pc, #204]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 8002a84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a86:	4a32      	ldr	r2, [pc, #200]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 8002a88:	f043 0310 	orr.w	r3, r3, #16
 8002a8c:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8002a8e:	4b30      	ldr	r3, [pc, #192]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 8002a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a92:	f023 020c 	bic.w	r2, r3, #12
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a9a:	492d      	ldr	r1, [pc, #180]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8002aa0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	d105      	bne.n	8002ab4 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8002aa8:	4b2a      	ldr	r3, [pc, #168]	@ (8002b54 <HAL_RCC_OscConfig+0xccc>)
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	4a29      	ldr	r2, [pc, #164]	@ (8002b54 <HAL_RCC_OscConfig+0xccc>)
 8002aae:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ab2:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8002ab4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d107      	bne.n	8002acc <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8002abc:	4b24      	ldr	r3, [pc, #144]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 8002abe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ac2:	4a23      	ldr	r2, [pc, #140]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 8002ac4:	f023 0304 	bic.w	r3, r3, #4
 8002ac8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8002acc:	4b20      	ldr	r3, [pc, #128]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a1f      	ldr	r2, [pc, #124]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 8002ad2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ad6:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002ad8:	f7fe fc70 	bl	80013bc <HAL_GetTick>
 8002adc:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002ade:	e008      	b.n	8002af2 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ae0:	f7fe fc6c 	bl	80013bc <HAL_GetTick>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	2b02      	cmp	r3, #2
 8002aec:	d901      	bls.n	8002af2 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8002aee:	2303      	movs	r3, #3
 8002af0:	e09f      	b.n	8002c32 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002af2:	4b17      	ldr	r3, [pc, #92]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d0f0      	beq.n	8002ae0 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002afe:	4b14      	ldr	r3, [pc, #80]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 8002b00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b02:	4a13      	ldr	r2, [pc, #76]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 8002b04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b08:	6293      	str	r3, [r2, #40]	@ 0x28
 8002b0a:	e091      	b.n	8002c30 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8002b0c:	4b10      	ldr	r3, [pc, #64]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a0f      	ldr	r2, [pc, #60]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 8002b12:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b16:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002b18:	f7fe fc50 	bl	80013bc <HAL_GetTick>
 8002b1c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002b1e:	e008      	b.n	8002b32 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b20:	f7fe fc4c 	bl	80013bc <HAL_GetTick>
 8002b24:	4602      	mov	r2, r0
 8002b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b28:	1ad3      	subs	r3, r2, r3
 8002b2a:	2b02      	cmp	r3, #2
 8002b2c:	d901      	bls.n	8002b32 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e07f      	b.n	8002c32 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002b32:	4b07      	ldr	r3, [pc, #28]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d1f0      	bne.n	8002b20 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8002b3e:	4b04      	ldr	r3, [pc, #16]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 8002b40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b42:	4a03      	ldr	r2, [pc, #12]	@ (8002b50 <HAL_RCC_OscConfig+0xcc8>)
 8002b44:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8002b48:	f023 0303 	bic.w	r3, r3, #3
 8002b4c:	6293      	str	r3, [r2, #40]	@ 0x28
 8002b4e:	e06f      	b.n	8002c30 <HAL_RCC_OscConfig+0xda8>
 8002b50:	46020c00 	.word	0x46020c00
 8002b54:	46020800 	.word	0x46020800
 8002b58:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8002b5c:	4b37      	ldr	r3, [pc, #220]	@ (8002c3c <HAL_RCC_OscConfig+0xdb4>)
 8002b5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b60:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002b62:	4b36      	ldr	r3, [pc, #216]	@ (8002c3c <HAL_RCC_OscConfig+0xdb4>)
 8002b64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b66:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d039      	beq.n	8002be4 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8002b70:	69fb      	ldr	r3, [r7, #28]
 8002b72:	f003 0203 	and.w	r2, r3, #3
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d132      	bne.n	8002be4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	0a1b      	lsrs	r3, r3, #8
 8002b82:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b8a:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d129      	bne.n	8002be4 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8002b90:	69fb      	ldr	r3, [r7, #28]
 8002b92:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d122      	bne.n	8002be4 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ba8:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8002baa:	429a      	cmp	r2, r3
 8002bac:	d11a      	bne.n	8002be4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8002bae:	69bb      	ldr	r3, [r7, #24]
 8002bb0:	0a5b      	lsrs	r3, r3, #9
 8002bb2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bba:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d111      	bne.n	8002be4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8002bc0:	69bb      	ldr	r3, [r7, #24]
 8002bc2:	0c1b      	lsrs	r3, r3, #16
 8002bc4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bcc:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002bce:	429a      	cmp	r2, r3
 8002bd0:	d108      	bne.n	8002be4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8002bd2:	69bb      	ldr	r3, [r7, #24]
 8002bd4:	0e1b      	lsrs	r3, r3, #24
 8002bd6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bde:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d001      	beq.n	8002be8 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	e024      	b.n	8002c32 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002be8:	4b14      	ldr	r3, [pc, #80]	@ (8002c3c <HAL_RCC_OscConfig+0xdb4>)
 8002bea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bec:	08db      	lsrs	r3, r3, #3
 8002bee:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002bf6:	429a      	cmp	r2, r3
 8002bf8:	d01a      	beq.n	8002c30 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8002bfa:	4b10      	ldr	r3, [pc, #64]	@ (8002c3c <HAL_RCC_OscConfig+0xdb4>)
 8002bfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bfe:	4a0f      	ldr	r2, [pc, #60]	@ (8002c3c <HAL_RCC_OscConfig+0xdb4>)
 8002c00:	f023 0310 	bic.w	r3, r3, #16
 8002c04:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c06:	f7fe fbd9 	bl	80013bc <HAL_GetTick>
 8002c0a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8002c0c:	bf00      	nop
 8002c0e:	f7fe fbd5 	bl	80013bc <HAL_GetTick>
 8002c12:	4602      	mov	r2, r0
 8002c14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d0f9      	beq.n	8002c0e <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c1e:	4a07      	ldr	r2, [pc, #28]	@ (8002c3c <HAL_RCC_OscConfig+0xdb4>)
 8002c20:	00db      	lsls	r3, r3, #3
 8002c22:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8002c24:	4b05      	ldr	r3, [pc, #20]	@ (8002c3c <HAL_RCC_OscConfig+0xdb4>)
 8002c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c28:	4a04      	ldr	r2, [pc, #16]	@ (8002c3c <HAL_RCC_OscConfig+0xdb4>)
 8002c2a:	f043 0310 	orr.w	r3, r3, #16
 8002c2e:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8002c30:	2300      	movs	r3, #0
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3738      	adds	r7, #56	@ 0x38
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	46020c00 	.word	0x46020c00

08002c40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b086      	sub	sp, #24
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d101      	bne.n	8002c54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e1d9      	b.n	8003008 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c54:	4b9b      	ldr	r3, [pc, #620]	@ (8002ec4 <HAL_RCC_ClockConfig+0x284>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 030f 	and.w	r3, r3, #15
 8002c5c:	683a      	ldr	r2, [r7, #0]
 8002c5e:	429a      	cmp	r2, r3
 8002c60:	d910      	bls.n	8002c84 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c62:	4b98      	ldr	r3, [pc, #608]	@ (8002ec4 <HAL_RCC_ClockConfig+0x284>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f023 020f 	bic.w	r2, r3, #15
 8002c6a:	4996      	ldr	r1, [pc, #600]	@ (8002ec4 <HAL_RCC_ClockConfig+0x284>)
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c72:	4b94      	ldr	r3, [pc, #592]	@ (8002ec4 <HAL_RCC_ClockConfig+0x284>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 030f 	and.w	r3, r3, #15
 8002c7a:	683a      	ldr	r2, [r7, #0]
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d001      	beq.n	8002c84 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	e1c1      	b.n	8003008 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 0310 	and.w	r3, r3, #16
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d010      	beq.n	8002cb2 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	695a      	ldr	r2, [r3, #20]
 8002c94:	4b8c      	ldr	r3, [pc, #560]	@ (8002ec8 <HAL_RCC_ClockConfig+0x288>)
 8002c96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c98:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d908      	bls.n	8002cb2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8002ca0:	4b89      	ldr	r3, [pc, #548]	@ (8002ec8 <HAL_RCC_ClockConfig+0x288>)
 8002ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	695b      	ldr	r3, [r3, #20]
 8002cac:	4986      	ldr	r1, [pc, #536]	@ (8002ec8 <HAL_RCC_ClockConfig+0x288>)
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 0308 	and.w	r3, r3, #8
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d012      	beq.n	8002ce4 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	691a      	ldr	r2, [r3, #16]
 8002cc2:	4b81      	ldr	r3, [pc, #516]	@ (8002ec8 <HAL_RCC_ClockConfig+0x288>)
 8002cc4:	6a1b      	ldr	r3, [r3, #32]
 8002cc6:	091b      	lsrs	r3, r3, #4
 8002cc8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d909      	bls.n	8002ce4 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8002cd0:	4b7d      	ldr	r3, [pc, #500]	@ (8002ec8 <HAL_RCC_ClockConfig+0x288>)
 8002cd2:	6a1b      	ldr	r3, [r3, #32]
 8002cd4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	691b      	ldr	r3, [r3, #16]
 8002cdc:	011b      	lsls	r3, r3, #4
 8002cde:	497a      	ldr	r1, [pc, #488]	@ (8002ec8 <HAL_RCC_ClockConfig+0x288>)
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 0304 	and.w	r3, r3, #4
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d010      	beq.n	8002d12 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	68da      	ldr	r2, [r3, #12]
 8002cf4:	4b74      	ldr	r3, [pc, #464]	@ (8002ec8 <HAL_RCC_ClockConfig+0x288>)
 8002cf6:	6a1b      	ldr	r3, [r3, #32]
 8002cf8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d908      	bls.n	8002d12 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8002d00:	4b71      	ldr	r3, [pc, #452]	@ (8002ec8 <HAL_RCC_ClockConfig+0x288>)
 8002d02:	6a1b      	ldr	r3, [r3, #32]
 8002d04:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	496e      	ldr	r1, [pc, #440]	@ (8002ec8 <HAL_RCC_ClockConfig+0x288>)
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 0302 	and.w	r3, r3, #2
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d010      	beq.n	8002d40 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	689a      	ldr	r2, [r3, #8]
 8002d22:	4b69      	ldr	r3, [pc, #420]	@ (8002ec8 <HAL_RCC_ClockConfig+0x288>)
 8002d24:	6a1b      	ldr	r3, [r3, #32]
 8002d26:	f003 030f 	and.w	r3, r3, #15
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d908      	bls.n	8002d40 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8002d2e:	4b66      	ldr	r3, [pc, #408]	@ (8002ec8 <HAL_RCC_ClockConfig+0x288>)
 8002d30:	6a1b      	ldr	r3, [r3, #32]
 8002d32:	f023 020f 	bic.w	r2, r3, #15
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	4963      	ldr	r1, [pc, #396]	@ (8002ec8 <HAL_RCC_ClockConfig+0x288>)
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0301 	and.w	r3, r3, #1
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	f000 80d2 	beq.w	8002ef2 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	2b03      	cmp	r3, #3
 8002d58:	d143      	bne.n	8002de2 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d5a:	4b5b      	ldr	r3, [pc, #364]	@ (8002ec8 <HAL_RCC_ClockConfig+0x288>)
 8002d5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d60:	f003 0304 	and.w	r3, r3, #4
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d110      	bne.n	8002d8a <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002d68:	4b57      	ldr	r3, [pc, #348]	@ (8002ec8 <HAL_RCC_ClockConfig+0x288>)
 8002d6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d6e:	4a56      	ldr	r2, [pc, #344]	@ (8002ec8 <HAL_RCC_ClockConfig+0x288>)
 8002d70:	f043 0304 	orr.w	r3, r3, #4
 8002d74:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002d78:	4b53      	ldr	r3, [pc, #332]	@ (8002ec8 <HAL_RCC_ClockConfig+0x288>)
 8002d7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d7e:	f003 0304 	and.w	r3, r3, #4
 8002d82:	60bb      	str	r3, [r7, #8]
 8002d84:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8002d86:	2301      	movs	r3, #1
 8002d88:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8002d8a:	f7fe fb17 	bl	80013bc <HAL_GetTick>
 8002d8e:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8002d90:	4b4e      	ldr	r3, [pc, #312]	@ (8002ecc <HAL_RCC_ClockConfig+0x28c>)
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d00f      	beq.n	8002dbc <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8002d9c:	e008      	b.n	8002db0 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8002d9e:	f7fe fb0d 	bl	80013bc <HAL_GetTick>
 8002da2:	4602      	mov	r2, r0
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d901      	bls.n	8002db0 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8002dac:	2303      	movs	r3, #3
 8002dae:	e12b      	b.n	8003008 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8002db0:	4b46      	ldr	r3, [pc, #280]	@ (8002ecc <HAL_RCC_ClockConfig+0x28c>)
 8002db2:	68db      	ldr	r3, [r3, #12]
 8002db4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d0f0      	beq.n	8002d9e <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002dbc:	7dfb      	ldrb	r3, [r7, #23]
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d107      	bne.n	8002dd2 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002dc2:	4b41      	ldr	r3, [pc, #260]	@ (8002ec8 <HAL_RCC_ClockConfig+0x288>)
 8002dc4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002dc8:	4a3f      	ldr	r2, [pc, #252]	@ (8002ec8 <HAL_RCC_ClockConfig+0x288>)
 8002dca:	f023 0304 	bic.w	r3, r3, #4
 8002dce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002dd2:	4b3d      	ldr	r3, [pc, #244]	@ (8002ec8 <HAL_RCC_ClockConfig+0x288>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d121      	bne.n	8002e22 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	e112      	b.n	8003008 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	2b02      	cmp	r3, #2
 8002de8:	d107      	bne.n	8002dfa <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002dea:	4b37      	ldr	r3, [pc, #220]	@ (8002ec8 <HAL_RCC_ClockConfig+0x288>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d115      	bne.n	8002e22 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e106      	b.n	8003008 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d107      	bne.n	8002e12 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8002e02:	4b31      	ldr	r3, [pc, #196]	@ (8002ec8 <HAL_RCC_ClockConfig+0x288>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f003 0304 	and.w	r3, r3, #4
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d109      	bne.n	8002e22 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e0fa      	b.n	8003008 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e12:	4b2d      	ldr	r3, [pc, #180]	@ (8002ec8 <HAL_RCC_ClockConfig+0x288>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d101      	bne.n	8002e22 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e0f2      	b.n	8003008 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8002e22:	4b29      	ldr	r3, [pc, #164]	@ (8002ec8 <HAL_RCC_ClockConfig+0x288>)
 8002e24:	69db      	ldr	r3, [r3, #28]
 8002e26:	f023 0203 	bic.w	r2, r3, #3
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	4926      	ldr	r1, [pc, #152]	@ (8002ec8 <HAL_RCC_ClockConfig+0x288>)
 8002e30:	4313      	orrs	r3, r2
 8002e32:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8002e34:	f7fe fac2 	bl	80013bc <HAL_GetTick>
 8002e38:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	2b03      	cmp	r3, #3
 8002e40:	d112      	bne.n	8002e68 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e42:	e00a      	b.n	8002e5a <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e44:	f7fe faba 	bl	80013bc <HAL_GetTick>
 8002e48:	4602      	mov	r2, r0
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	1ad3      	subs	r3, r2, r3
 8002e4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d901      	bls.n	8002e5a <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8002e56:	2303      	movs	r3, #3
 8002e58:	e0d6      	b.n	8003008 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e5a:	4b1b      	ldr	r3, [pc, #108]	@ (8002ec8 <HAL_RCC_ClockConfig+0x288>)
 8002e5c:	69db      	ldr	r3, [r3, #28]
 8002e5e:	f003 030c 	and.w	r3, r3, #12
 8002e62:	2b0c      	cmp	r3, #12
 8002e64:	d1ee      	bne.n	8002e44 <HAL_RCC_ClockConfig+0x204>
 8002e66:	e044      	b.n	8002ef2 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	2b02      	cmp	r3, #2
 8002e6e:	d112      	bne.n	8002e96 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e70:	e00a      	b.n	8002e88 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e72:	f7fe faa3 	bl	80013bc <HAL_GetTick>
 8002e76:	4602      	mov	r2, r0
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	1ad3      	subs	r3, r2, r3
 8002e7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d901      	bls.n	8002e88 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002e84:	2303      	movs	r3, #3
 8002e86:	e0bf      	b.n	8003008 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e88:	4b0f      	ldr	r3, [pc, #60]	@ (8002ec8 <HAL_RCC_ClockConfig+0x288>)
 8002e8a:	69db      	ldr	r3, [r3, #28]
 8002e8c:	f003 030c 	and.w	r3, r3, #12
 8002e90:	2b08      	cmp	r3, #8
 8002e92:	d1ee      	bne.n	8002e72 <HAL_RCC_ClockConfig+0x232>
 8002e94:	e02d      	b.n	8002ef2 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d123      	bne.n	8002ee6 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002e9e:	e00a      	b.n	8002eb6 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ea0:	f7fe fa8c 	bl	80013bc <HAL_GetTick>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d901      	bls.n	8002eb6 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	e0a8      	b.n	8003008 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002eb6:	4b04      	ldr	r3, [pc, #16]	@ (8002ec8 <HAL_RCC_ClockConfig+0x288>)
 8002eb8:	69db      	ldr	r3, [r3, #28]
 8002eba:	f003 030c 	and.w	r3, r3, #12
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d1ee      	bne.n	8002ea0 <HAL_RCC_ClockConfig+0x260>
 8002ec2:	e016      	b.n	8002ef2 <HAL_RCC_ClockConfig+0x2b2>
 8002ec4:	40022000 	.word	0x40022000
 8002ec8:	46020c00 	.word	0x46020c00
 8002ecc:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ed0:	f7fe fa74 	bl	80013bc <HAL_GetTick>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	1ad3      	subs	r3, r2, r3
 8002eda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d901      	bls.n	8002ee6 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e090      	b.n	8003008 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ee6:	4b4a      	ldr	r3, [pc, #296]	@ (8003010 <HAL_RCC_ClockConfig+0x3d0>)
 8002ee8:	69db      	ldr	r3, [r3, #28]
 8002eea:	f003 030c 	and.w	r3, r3, #12
 8002eee:	2b04      	cmp	r3, #4
 8002ef0:	d1ee      	bne.n	8002ed0 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 0302 	and.w	r3, r3, #2
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d010      	beq.n	8002f20 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	689a      	ldr	r2, [r3, #8]
 8002f02:	4b43      	ldr	r3, [pc, #268]	@ (8003010 <HAL_RCC_ClockConfig+0x3d0>)
 8002f04:	6a1b      	ldr	r3, [r3, #32]
 8002f06:	f003 030f 	and.w	r3, r3, #15
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	d208      	bcs.n	8002f20 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8002f0e:	4b40      	ldr	r3, [pc, #256]	@ (8003010 <HAL_RCC_ClockConfig+0x3d0>)
 8002f10:	6a1b      	ldr	r3, [r3, #32]
 8002f12:	f023 020f 	bic.w	r2, r3, #15
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	493d      	ldr	r1, [pc, #244]	@ (8003010 <HAL_RCC_ClockConfig+0x3d0>)
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f20:	4b3c      	ldr	r3, [pc, #240]	@ (8003014 <HAL_RCC_ClockConfig+0x3d4>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 030f 	and.w	r3, r3, #15
 8002f28:	683a      	ldr	r2, [r7, #0]
 8002f2a:	429a      	cmp	r2, r3
 8002f2c:	d210      	bcs.n	8002f50 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f2e:	4b39      	ldr	r3, [pc, #228]	@ (8003014 <HAL_RCC_ClockConfig+0x3d4>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f023 020f 	bic.w	r2, r3, #15
 8002f36:	4937      	ldr	r1, [pc, #220]	@ (8003014 <HAL_RCC_ClockConfig+0x3d4>)
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f3e:	4b35      	ldr	r3, [pc, #212]	@ (8003014 <HAL_RCC_ClockConfig+0x3d4>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 030f 	and.w	r3, r3, #15
 8002f46:	683a      	ldr	r2, [r7, #0]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d001      	beq.n	8002f50 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e05b      	b.n	8003008 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 0304 	and.w	r3, r3, #4
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d010      	beq.n	8002f7e <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	68da      	ldr	r2, [r3, #12]
 8002f60:	4b2b      	ldr	r3, [pc, #172]	@ (8003010 <HAL_RCC_ClockConfig+0x3d0>)
 8002f62:	6a1b      	ldr	r3, [r3, #32]
 8002f64:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d208      	bcs.n	8002f7e <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8002f6c:	4b28      	ldr	r3, [pc, #160]	@ (8003010 <HAL_RCC_ClockConfig+0x3d0>)
 8002f6e:	6a1b      	ldr	r3, [r3, #32]
 8002f70:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	4925      	ldr	r1, [pc, #148]	@ (8003010 <HAL_RCC_ClockConfig+0x3d0>)
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 0308 	and.w	r3, r3, #8
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d012      	beq.n	8002fb0 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	691a      	ldr	r2, [r3, #16]
 8002f8e:	4b20      	ldr	r3, [pc, #128]	@ (8003010 <HAL_RCC_ClockConfig+0x3d0>)
 8002f90:	6a1b      	ldr	r3, [r3, #32]
 8002f92:	091b      	lsrs	r3, r3, #4
 8002f94:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	d209      	bcs.n	8002fb0 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8002f9c:	4b1c      	ldr	r3, [pc, #112]	@ (8003010 <HAL_RCC_ClockConfig+0x3d0>)
 8002f9e:	6a1b      	ldr	r3, [r3, #32]
 8002fa0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	691b      	ldr	r3, [r3, #16]
 8002fa8:	011b      	lsls	r3, r3, #4
 8002faa:	4919      	ldr	r1, [pc, #100]	@ (8003010 <HAL_RCC_ClockConfig+0x3d0>)
 8002fac:	4313      	orrs	r3, r2
 8002fae:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 0310 	and.w	r3, r3, #16
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d010      	beq.n	8002fde <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	695a      	ldr	r2, [r3, #20]
 8002fc0:	4b13      	ldr	r3, [pc, #76]	@ (8003010 <HAL_RCC_ClockConfig+0x3d0>)
 8002fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d208      	bcs.n	8002fde <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8002fcc:	4b10      	ldr	r3, [pc, #64]	@ (8003010 <HAL_RCC_ClockConfig+0x3d0>)
 8002fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fd0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	695b      	ldr	r3, [r3, #20]
 8002fd8:	490d      	ldr	r1, [pc, #52]	@ (8003010 <HAL_RCC_ClockConfig+0x3d0>)
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002fde:	f000 f821 	bl	8003024 <HAL_RCC_GetSysClockFreq>
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	4b0a      	ldr	r3, [pc, #40]	@ (8003010 <HAL_RCC_ClockConfig+0x3d0>)
 8002fe6:	6a1b      	ldr	r3, [r3, #32]
 8002fe8:	f003 030f 	and.w	r3, r3, #15
 8002fec:	490a      	ldr	r1, [pc, #40]	@ (8003018 <HAL_RCC_ClockConfig+0x3d8>)
 8002fee:	5ccb      	ldrb	r3, [r1, r3]
 8002ff0:	fa22 f303 	lsr.w	r3, r2, r3
 8002ff4:	4a09      	ldr	r2, [pc, #36]	@ (800301c <HAL_RCC_ClockConfig+0x3dc>)
 8002ff6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002ff8:	4b09      	ldr	r3, [pc, #36]	@ (8003020 <HAL_RCC_ClockConfig+0x3e0>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7fe f953 	bl	80012a8 <HAL_InitTick>
 8003002:	4603      	mov	r3, r0
 8003004:	73fb      	strb	r3, [r7, #15]

  return status;
 8003006:	7bfb      	ldrb	r3, [r7, #15]
}
 8003008:	4618      	mov	r0, r3
 800300a:	3718      	adds	r7, #24
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}
 8003010:	46020c00 	.word	0x46020c00
 8003014:	40022000 	.word	0x40022000
 8003018:	080091c8 	.word	0x080091c8
 800301c:	20000018 	.word	0x20000018
 8003020:	2000001c 	.word	0x2000001c

08003024 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003024:	b480      	push	{r7}
 8003026:	b08b      	sub	sp, #44	@ 0x2c
 8003028:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 800302a:	2300      	movs	r3, #0
 800302c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 800302e:	2300      	movs	r3, #0
 8003030:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003032:	4b78      	ldr	r3, [pc, #480]	@ (8003214 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003034:	69db      	ldr	r3, [r3, #28]
 8003036:	f003 030c 	and.w	r3, r3, #12
 800303a:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800303c:	4b75      	ldr	r3, [pc, #468]	@ (8003214 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800303e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003040:	f003 0303 	and.w	r3, r3, #3
 8003044:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003046:	69bb      	ldr	r3, [r7, #24]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d005      	beq.n	8003058 <HAL_RCC_GetSysClockFreq+0x34>
 800304c:	69bb      	ldr	r3, [r7, #24]
 800304e:	2b0c      	cmp	r3, #12
 8003050:	d121      	bne.n	8003096 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	2b01      	cmp	r3, #1
 8003056:	d11e      	bne.n	8003096 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8003058:	4b6e      	ldr	r3, [pc, #440]	@ (8003214 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003060:	2b00      	cmp	r3, #0
 8003062:	d107      	bne.n	8003074 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8003064:	4b6b      	ldr	r3, [pc, #428]	@ (8003214 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003066:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800306a:	0b1b      	lsrs	r3, r3, #12
 800306c:	f003 030f 	and.w	r3, r3, #15
 8003070:	627b      	str	r3, [r7, #36]	@ 0x24
 8003072:	e005      	b.n	8003080 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8003074:	4b67      	ldr	r3, [pc, #412]	@ (8003214 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	0f1b      	lsrs	r3, r3, #28
 800307a:	f003 030f 	and.w	r3, r3, #15
 800307e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003080:	4a65      	ldr	r2, [pc, #404]	@ (8003218 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8003082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003084:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003088:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800308a:	69bb      	ldr	r3, [r7, #24]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d110      	bne.n	80030b2 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003092:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003094:	e00d      	b.n	80030b2 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003096:	4b5f      	ldr	r3, [pc, #380]	@ (8003214 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003098:	69db      	ldr	r3, [r3, #28]
 800309a:	f003 030c 	and.w	r3, r3, #12
 800309e:	2b04      	cmp	r3, #4
 80030a0:	d102      	bne.n	80030a8 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80030a2:	4b5e      	ldr	r3, [pc, #376]	@ (800321c <HAL_RCC_GetSysClockFreq+0x1f8>)
 80030a4:	623b      	str	r3, [r7, #32]
 80030a6:	e004      	b.n	80030b2 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80030a8:	69bb      	ldr	r3, [r7, #24]
 80030aa:	2b08      	cmp	r3, #8
 80030ac:	d101      	bne.n	80030b2 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80030ae:	4b5b      	ldr	r3, [pc, #364]	@ (800321c <HAL_RCC_GetSysClockFreq+0x1f8>)
 80030b0:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030b2:	69bb      	ldr	r3, [r7, #24]
 80030b4:	2b0c      	cmp	r3, #12
 80030b6:	f040 80a5 	bne.w	8003204 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80030ba:	4b56      	ldr	r3, [pc, #344]	@ (8003214 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80030bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030be:	f003 0303 	and.w	r3, r3, #3
 80030c2:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 80030c4:	4b53      	ldr	r3, [pc, #332]	@ (8003214 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80030c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030c8:	0a1b      	lsrs	r3, r3, #8
 80030ca:	f003 030f 	and.w	r3, r3, #15
 80030ce:	3301      	adds	r3, #1
 80030d0:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80030d2:	4b50      	ldr	r3, [pc, #320]	@ (8003214 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80030d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030d6:	091b      	lsrs	r3, r3, #4
 80030d8:	f003 0301 	and.w	r3, r3, #1
 80030dc:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80030de:	4b4d      	ldr	r3, [pc, #308]	@ (8003214 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80030e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030e2:	08db      	lsrs	r3, r3, #3
 80030e4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80030e8:	68ba      	ldr	r2, [r7, #8]
 80030ea:	fb02 f303 	mul.w	r3, r2, r3
 80030ee:	ee07 3a90 	vmov	s15, r3
 80030f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030f6:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	2b02      	cmp	r3, #2
 80030fe:	d003      	beq.n	8003108 <HAL_RCC_GetSysClockFreq+0xe4>
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	2b03      	cmp	r3, #3
 8003104:	d022      	beq.n	800314c <HAL_RCC_GetSysClockFreq+0x128>
 8003106:	e043      	b.n	8003190 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	ee07 3a90 	vmov	s15, r3
 800310e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003112:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8003220 <HAL_RCC_GetSysClockFreq+0x1fc>
 8003116:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800311a:	4b3e      	ldr	r3, [pc, #248]	@ (8003214 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800311c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800311e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003122:	ee07 3a90 	vmov	s15, r3
 8003126:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800312a:	ed97 6a01 	vldr	s12, [r7, #4]
 800312e:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8003224 <HAL_RCC_GetSysClockFreq+0x200>
 8003132:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003136:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800313a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800313e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003142:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003146:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800314a:	e046      	b.n	80031da <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	ee07 3a90 	vmov	s15, r3
 8003152:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003156:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8003220 <HAL_RCC_GetSysClockFreq+0x1fc>
 800315a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800315e:	4b2d      	ldr	r3, [pc, #180]	@ (8003214 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003160:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003162:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003166:	ee07 3a90 	vmov	s15, r3
 800316a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800316e:	ed97 6a01 	vldr	s12, [r7, #4]
 8003172:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8003224 <HAL_RCC_GetSysClockFreq+0x200>
 8003176:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800317a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800317e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003182:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003186:	ee67 7a27 	vmul.f32	s15, s14, s15
 800318a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800318e:	e024      	b.n	80031da <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003192:	ee07 3a90 	vmov	s15, r3
 8003196:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	ee07 3a90 	vmov	s15, r3
 80031a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80031a8:	4b1a      	ldr	r3, [pc, #104]	@ (8003214 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80031aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031b0:	ee07 3a90 	vmov	s15, r3
 80031b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80031b8:	ed97 6a01 	vldr	s12, [r7, #4]
 80031bc:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8003224 <HAL_RCC_GetSysClockFreq+0x200>
 80031c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80031c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80031c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80031cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80031d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031d4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80031d8:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 80031da:	4b0e      	ldr	r3, [pc, #56]	@ (8003214 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80031dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031de:	0e1b      	lsrs	r3, r3, #24
 80031e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80031e4:	3301      	adds	r3, #1
 80031e6:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	ee07 3a90 	vmov	s15, r3
 80031ee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80031f2:	edd7 6a07 	vldr	s13, [r7, #28]
 80031f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80031fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80031fe:	ee17 3a90 	vmov	r3, s15
 8003202:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8003204:	6a3b      	ldr	r3, [r7, #32]
}
 8003206:	4618      	mov	r0, r3
 8003208:	372c      	adds	r7, #44	@ 0x2c
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	46020c00 	.word	0x46020c00
 8003218:	080091e0 	.word	0x080091e0
 800321c:	00f42400 	.word	0x00f42400
 8003220:	4b742400 	.word	0x4b742400
 8003224:	46000000 	.word	0x46000000

08003228 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800322c:	f7ff fefa 	bl	8003024 <HAL_RCC_GetSysClockFreq>
 8003230:	4602      	mov	r2, r0
 8003232:	4b07      	ldr	r3, [pc, #28]	@ (8003250 <HAL_RCC_GetHCLKFreq+0x28>)
 8003234:	6a1b      	ldr	r3, [r3, #32]
 8003236:	f003 030f 	and.w	r3, r3, #15
 800323a:	4906      	ldr	r1, [pc, #24]	@ (8003254 <HAL_RCC_GetHCLKFreq+0x2c>)
 800323c:	5ccb      	ldrb	r3, [r1, r3]
 800323e:	fa22 f303 	lsr.w	r3, r2, r3
 8003242:	4a05      	ldr	r2, [pc, #20]	@ (8003258 <HAL_RCC_GetHCLKFreq+0x30>)
 8003244:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8003246:	4b04      	ldr	r3, [pc, #16]	@ (8003258 <HAL_RCC_GetHCLKFreq+0x30>)
 8003248:	681b      	ldr	r3, [r3, #0]
}
 800324a:	4618      	mov	r0, r3
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	46020c00 	.word	0x46020c00
 8003254:	080091c8 	.word	0x080091c8
 8003258:	20000018 	.word	0x20000018

0800325c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 8003260:	f7ff ffe2 	bl	8003228 <HAL_RCC_GetHCLKFreq>
 8003264:	4602      	mov	r2, r0
 8003266:	4b05      	ldr	r3, [pc, #20]	@ (800327c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003268:	6a1b      	ldr	r3, [r3, #32]
 800326a:	091b      	lsrs	r3, r3, #4
 800326c:	f003 0307 	and.w	r3, r3, #7
 8003270:	4903      	ldr	r1, [pc, #12]	@ (8003280 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003272:	5ccb      	ldrb	r3, [r1, r3]
 8003274:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003278:	4618      	mov	r0, r3
 800327a:	bd80      	pop	{r7, pc}
 800327c:	46020c00 	.word	0x46020c00
 8003280:	080091d8 	.word	0x080091d8

08003284 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8003288:	f7ff ffce 	bl	8003228 <HAL_RCC_GetHCLKFreq>
 800328c:	4602      	mov	r2, r0
 800328e:	4b05      	ldr	r3, [pc, #20]	@ (80032a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003290:	6a1b      	ldr	r3, [r3, #32]
 8003292:	0a1b      	lsrs	r3, r3, #8
 8003294:	f003 0307 	and.w	r3, r3, #7
 8003298:	4903      	ldr	r1, [pc, #12]	@ (80032a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800329a:	5ccb      	ldrb	r3, [r1, r3]
 800329c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	46020c00 	.word	0x46020c00
 80032a8:	080091d8 	.word	0x080091d8

080032ac <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 80032b0:	f7ff ffba 	bl	8003228 <HAL_RCC_GetHCLKFreq>
 80032b4:	4602      	mov	r2, r0
 80032b6:	4b05      	ldr	r3, [pc, #20]	@ (80032cc <HAL_RCC_GetPCLK3Freq+0x20>)
 80032b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ba:	091b      	lsrs	r3, r3, #4
 80032bc:	f003 0307 	and.w	r3, r3, #7
 80032c0:	4903      	ldr	r1, [pc, #12]	@ (80032d0 <HAL_RCC_GetPCLK3Freq+0x24>)
 80032c2:	5ccb      	ldrb	r3, [r1, r3]
 80032c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	46020c00 	.word	0x46020c00
 80032d0:	080091d8 	.word	0x080091d8

080032d4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b086      	sub	sp, #24
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 80032dc:	4b3e      	ldr	r3, [pc, #248]	@ (80033d8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80032de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032e2:	f003 0304 	and.w	r3, r3, #4
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d003      	beq.n	80032f2 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80032ea:	f7fe fd6f 	bl	8001dcc <HAL_PWREx_GetVoltageRange>
 80032ee:	6178      	str	r0, [r7, #20]
 80032f0:	e019      	b.n	8003326 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80032f2:	4b39      	ldr	r3, [pc, #228]	@ (80033d8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80032f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032f8:	4a37      	ldr	r2, [pc, #220]	@ (80033d8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80032fa:	f043 0304 	orr.w	r3, r3, #4
 80032fe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003302:	4b35      	ldr	r3, [pc, #212]	@ (80033d8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8003304:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003308:	f003 0304 	and.w	r3, r3, #4
 800330c:	60fb      	str	r3, [r7, #12]
 800330e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003310:	f7fe fd5c 	bl	8001dcc <HAL_PWREx_GetVoltageRange>
 8003314:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003316:	4b30      	ldr	r3, [pc, #192]	@ (80033d8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8003318:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800331c:	4a2e      	ldr	r2, [pc, #184]	@ (80033d8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800331e:	f023 0304 	bic.w	r3, r3, #4
 8003322:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800332c:	d003      	beq.n	8003336 <RCC_SetFlashLatencyFromMSIRange+0x62>
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003334:	d109      	bne.n	800334a <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800333c:	d202      	bcs.n	8003344 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 800333e:	2301      	movs	r3, #1
 8003340:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8003342:	e033      	b.n	80033ac <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8003344:	2300      	movs	r3, #0
 8003346:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8003348:	e030      	b.n	80033ac <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003350:	d208      	bcs.n	8003364 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003358:	d102      	bne.n	8003360 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 800335a:	2303      	movs	r3, #3
 800335c:	613b      	str	r3, [r7, #16]
 800335e:	e025      	b.n	80033ac <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	e035      	b.n	80033d0 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800336a:	d90f      	bls.n	800338c <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d109      	bne.n	8003386 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003378:	d902      	bls.n	8003380 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 800337a:	2300      	movs	r3, #0
 800337c:	613b      	str	r3, [r7, #16]
 800337e:	e015      	b.n	80033ac <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8003380:	2301      	movs	r3, #1
 8003382:	613b      	str	r3, [r7, #16]
 8003384:	e012      	b.n	80033ac <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8003386:	2300      	movs	r3, #0
 8003388:	613b      	str	r3, [r7, #16]
 800338a:	e00f      	b.n	80033ac <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003392:	d109      	bne.n	80033a8 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800339a:	d102      	bne.n	80033a2 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 800339c:	2301      	movs	r3, #1
 800339e:	613b      	str	r3, [r7, #16]
 80033a0:	e004      	b.n	80033ac <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 80033a2:	2302      	movs	r3, #2
 80033a4:	613b      	str	r3, [r7, #16]
 80033a6:	e001      	b.n	80033ac <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 80033a8:	2301      	movs	r3, #1
 80033aa:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80033ac:	4b0b      	ldr	r3, [pc, #44]	@ (80033dc <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f023 020f 	bic.w	r2, r3, #15
 80033b4:	4909      	ldr	r1, [pc, #36]	@ (80033dc <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	4313      	orrs	r3, r2
 80033ba:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80033bc:	4b07      	ldr	r3, [pc, #28]	@ (80033dc <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f003 030f 	and.w	r3, r3, #15
 80033c4:	693a      	ldr	r2, [r7, #16]
 80033c6:	429a      	cmp	r2, r3
 80033c8:	d001      	beq.n	80033ce <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e000      	b.n	80033d0 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 80033ce:	2300      	movs	r3, #0
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	3718      	adds	r7, #24
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	46020c00 	.word	0x46020c00
 80033dc:	40022000 	.word	0x40022000

080033e0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80033e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80033e4:	b0b6      	sub	sp, #216	@ 0xd8
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80033ec:	2300      	movs	r3, #0
 80033ee:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80033f2:	2300      	movs	r3, #0
 80033f4:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80033f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80033fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003400:	f002 0401 	and.w	r4, r2, #1
 8003404:	2500      	movs	r5, #0
 8003406:	ea54 0305 	orrs.w	r3, r4, r5
 800340a:	d00b      	beq.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800340c:	4bc5      	ldr	r3, [pc, #788]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800340e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003412:	f023 0103 	bic.w	r1, r3, #3
 8003416:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800341a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800341c:	4ac1      	ldr	r2, [pc, #772]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800341e:	430b      	orrs	r3, r1
 8003420:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003424:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800342c:	f002 0804 	and.w	r8, r2, #4
 8003430:	f04f 0900 	mov.w	r9, #0
 8003434:	ea58 0309 	orrs.w	r3, r8, r9
 8003438:	d00b      	beq.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 800343a:	4bba      	ldr	r3, [pc, #744]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800343c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003440:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003444:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800344a:	4ab6      	ldr	r2, [pc, #728]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800344c:	430b      	orrs	r3, r1
 800344e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003452:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800345a:	f002 0a08 	and.w	sl, r2, #8
 800345e:	f04f 0b00 	mov.w	fp, #0
 8003462:	ea5a 030b 	orrs.w	r3, sl, fp
 8003466:	d00b      	beq.n	8003480 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8003468:	4bae      	ldr	r3, [pc, #696]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800346a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800346e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003472:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003476:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003478:	4aaa      	ldr	r2, [pc, #680]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800347a:	430b      	orrs	r3, r1
 800347c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003480:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003488:	f002 0310 	and.w	r3, r2, #16
 800348c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003490:	2300      	movs	r3, #0
 8003492:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003496:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800349a:	460b      	mov	r3, r1
 800349c:	4313      	orrs	r3, r2
 800349e:	d00b      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 80034a0:	4ba0      	ldr	r3, [pc, #640]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80034a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034a6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80034aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034b0:	4a9c      	ldr	r2, [pc, #624]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80034b2:	430b      	orrs	r3, r1
 80034b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80034b8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034c0:	f002 0320 	and.w	r3, r2, #32
 80034c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80034c8:	2300      	movs	r3, #0
 80034ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80034ce:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80034d2:	460b      	mov	r3, r1
 80034d4:	4313      	orrs	r3, r2
 80034d6:	d00b      	beq.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80034d8:	4b92      	ldr	r3, [pc, #584]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80034da:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80034de:	f023 0107 	bic.w	r1, r3, #7
 80034e2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034e8:	4a8e      	ldr	r2, [pc, #568]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80034ea:	430b      	orrs	r3, r1
 80034ec:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80034f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034f8:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80034fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003500:	2300      	movs	r3, #0
 8003502:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003506:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800350a:	460b      	mov	r3, r1
 800350c:	4313      	orrs	r3, r2
 800350e:	d00b      	beq.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8003510:	4b84      	ldr	r3, [pc, #528]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8003512:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003516:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800351a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800351e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003520:	4a80      	ldr	r2, [pc, #512]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8003522:	430b      	orrs	r3, r1
 8003524:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003528:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800352c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003530:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003534:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003538:	2300      	movs	r3, #0
 800353a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800353e:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003542:	460b      	mov	r3, r1
 8003544:	4313      	orrs	r3, r2
 8003546:	d00b      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8003548:	4b76      	ldr	r3, [pc, #472]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800354a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800354e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003552:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003556:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003558:	4a72      	ldr	r2, [pc, #456]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800355a:	430b      	orrs	r3, r1
 800355c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003560:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003568:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 800356c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003570:	2300      	movs	r3, #0
 8003572:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003576:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800357a:	460b      	mov	r3, r1
 800357c:	4313      	orrs	r3, r2
 800357e:	d00b      	beq.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8003580:	4b68      	ldr	r3, [pc, #416]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8003582:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003586:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800358a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800358e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003590:	4a64      	ldr	r2, [pc, #400]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8003592:	430b      	orrs	r3, r1
 8003594:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003598:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800359c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035a0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80035a4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80035a8:	2300      	movs	r3, #0
 80035aa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80035ae:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80035b2:	460b      	mov	r3, r1
 80035b4:	4313      	orrs	r3, r2
 80035b6:	d00b      	beq.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80035b8:	4b5a      	ldr	r3, [pc, #360]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80035ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035be:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 80035c2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80035c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035c8:	4a56      	ldr	r2, [pc, #344]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80035ca:	430b      	orrs	r3, r1
 80035cc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80035d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80035d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035d8:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 80035dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80035e0:	2300      	movs	r3, #0
 80035e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80035e6:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80035ea:	460b      	mov	r3, r1
 80035ec:	4313      	orrs	r3, r2
 80035ee:	d00b      	beq.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80035f0:	4b4c      	ldr	r3, [pc, #304]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80035f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80035f6:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80035fa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80035fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003600:	4a48      	ldr	r2, [pc, #288]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8003602:	430b      	orrs	r3, r1
 8003604:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003608:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800360c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003610:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003614:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003618:	2300      	movs	r3, #0
 800361a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800361e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003622:	460b      	mov	r3, r1
 8003624:	4313      	orrs	r3, r2
 8003626:	d00b      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8003628:	4b3e      	ldr	r3, [pc, #248]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800362a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800362e:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8003632:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003636:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003638:	4a3a      	ldr	r2, [pc, #232]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800363a:	430b      	orrs	r3, r1
 800363c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8003640:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003648:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800364c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800364e:	2300      	movs	r3, #0
 8003650:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003652:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003656:	460b      	mov	r3, r1
 8003658:	4313      	orrs	r3, r2
 800365a:	d00b      	beq.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 800365c:	4b31      	ldr	r3, [pc, #196]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800365e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003662:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003666:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800366a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800366c:	4a2d      	ldr	r2, [pc, #180]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800366e:	430b      	orrs	r3, r1
 8003670:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003674:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800367c:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003680:	673b      	str	r3, [r7, #112]	@ 0x70
 8003682:	2300      	movs	r3, #0
 8003684:	677b      	str	r3, [r7, #116]	@ 0x74
 8003686:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800368a:	460b      	mov	r3, r1
 800368c:	4313      	orrs	r3, r2
 800368e:	d04f      	beq.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8003690:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003694:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003698:	2b80      	cmp	r3, #128	@ 0x80
 800369a:	d02d      	beq.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x318>
 800369c:	2b80      	cmp	r3, #128	@ 0x80
 800369e:	d827      	bhi.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80036a0:	2b60      	cmp	r3, #96	@ 0x60
 80036a2:	d02b      	beq.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x31c>
 80036a4:	2b60      	cmp	r3, #96	@ 0x60
 80036a6:	d823      	bhi.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80036a8:	2b40      	cmp	r3, #64	@ 0x40
 80036aa:	d006      	beq.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80036ac:	2b40      	cmp	r3, #64	@ 0x40
 80036ae:	d81f      	bhi.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d009      	beq.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 80036b4:	2b20      	cmp	r3, #32
 80036b6:	d011      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 80036b8:	e01a      	b.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x310>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80036ba:	4b1a      	ldr	r3, [pc, #104]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80036bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036be:	4a19      	ldr	r2, [pc, #100]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80036c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036c4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80036c6:	e01a      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80036c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80036cc:	3308      	adds	r3, #8
 80036ce:	4618      	mov	r0, r3
 80036d0:	f002 f914 	bl	80058fc <RCCEx_PLL2_Config>
 80036d4:	4603      	mov	r3, r0
 80036d6:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 80036da:	e010      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80036dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80036e0:	332c      	adds	r3, #44	@ 0x2c
 80036e2:	4618      	mov	r0, r3
 80036e4:	f002 f9a2 	bl	8005a2c <RCCEx_PLL3_Config>
 80036e8:	4603      	mov	r3, r0
 80036ea:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 80036ee:	e006      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x31e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036f0:	2301      	movs	r3, #1
 80036f2:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80036f6:	e002      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 80036f8:	bf00      	nop
 80036fa:	e000      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 80036fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036fe:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003702:	2b00      	cmp	r3, #0
 8003704:	d110      	bne.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x348>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8003706:	4b07      	ldr	r3, [pc, #28]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8003708:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800370c:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8003710:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003714:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003718:	4a02      	ldr	r2, [pc, #8]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800371a:	430b      	orrs	r3, r1
 800371c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003720:	e006      	b.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x350>
 8003722:	bf00      	nop
 8003724:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003728:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800372c:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8003730:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003738:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800373c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800373e:	2300      	movs	r3, #0
 8003740:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003742:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003746:	460b      	mov	r3, r1
 8003748:	4313      	orrs	r3, r2
 800374a:	d046      	beq.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x3fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800374c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003750:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003754:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003758:	d028      	beq.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 800375a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800375e:	d821      	bhi.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8003760:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003764:	d022      	beq.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8003766:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800376a:	d81b      	bhi.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 800376c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003770:	d01c      	beq.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8003772:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003776:	d815      	bhi.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8003778:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800377c:	d008      	beq.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
 800377e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003782:	d80f      	bhi.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8003784:	2b00      	cmp	r3, #0
 8003786:	d011      	beq.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8003788:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800378c:	d00e      	beq.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 800378e:	e009      	b.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003790:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003794:	3308      	adds	r3, #8
 8003796:	4618      	mov	r0, r3
 8003798:	f002 f8b0 	bl	80058fc <RCCEx_PLL2_Config>
 800379c:	4603      	mov	r3, r0
 800379e:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80037a2:	e004      	b.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80037aa:	e000      	b.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x3ce>
        break;
 80037ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037ae:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d10d      	bne.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80037b6:	4bb6      	ldr	r3, [pc, #728]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80037b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80037bc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80037c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80037c4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80037c8:	4ab1      	ldr	r2, [pc, #708]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80037ca:	430b      	orrs	r3, r1
 80037cc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80037d0:	e003      	b.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x3fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037d2:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80037d6:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 80037da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80037de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037e2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80037e6:	663b      	str	r3, [r7, #96]	@ 0x60
 80037e8:	2300      	movs	r3, #0
 80037ea:	667b      	str	r3, [r7, #100]	@ 0x64
 80037ec:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80037f0:	460b      	mov	r3, r1
 80037f2:	4313      	orrs	r3, r2
 80037f4:	d03e      	beq.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 80037f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80037fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037fe:	2b04      	cmp	r3, #4
 8003800:	d81d      	bhi.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x45e>
 8003802:	a201      	add	r2, pc, #4	@ (adr r2, 8003808 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8003804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003808:	08003847 	.word	0x08003847
 800380c:	0800381d 	.word	0x0800381d
 8003810:	0800382b 	.word	0x0800382b
 8003814:	08003847 	.word	0x08003847
 8003818:	08003847 	.word	0x08003847
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800381c:	4b9c      	ldr	r3, [pc, #624]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800381e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003820:	4a9b      	ldr	r2, [pc, #620]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003822:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003826:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8003828:	e00e      	b.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800382a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800382e:	332c      	adds	r3, #44	@ 0x2c
 8003830:	4618      	mov	r0, r3
 8003832:	f002 f8fb 	bl	8005a2c <RCCEx_PLL3_Config>
 8003836:	4603      	mov	r3, r0
 8003838:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 800383c:	e004      	b.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8003844:	e000      	b.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x468>
        break;
 8003846:	bf00      	nop
    }
    if (ret == HAL_OK)
 8003848:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800384c:	2b00      	cmp	r3, #0
 800384e:	d10d      	bne.n	800386c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8003850:	4b8f      	ldr	r3, [pc, #572]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003852:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003856:	f023 0107 	bic.w	r1, r3, #7
 800385a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800385e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003862:	4a8b      	ldr	r2, [pc, #556]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003864:	430b      	orrs	r3, r1
 8003866:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800386a:	e003      	b.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x494>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800386c:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003870:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8003874:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800387c:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003880:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003882:	2300      	movs	r3, #0
 8003884:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003886:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800388a:	460b      	mov	r3, r1
 800388c:	4313      	orrs	r3, r2
 800388e:	d04a      	beq.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x546>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8003890:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003894:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003898:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800389c:	d028      	beq.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x510>
 800389e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80038a2:	d821      	bhi.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x508>
 80038a4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80038a8:	d024      	beq.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80038aa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80038ae:	d81b      	bhi.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x508>
 80038b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80038b4:	d00e      	beq.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 80038b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80038ba:	d815      	bhi.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x508>
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d01b      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x518>
 80038c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038c4:	d110      	bne.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80038c6:	4b72      	ldr	r3, [pc, #456]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80038c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038ca:	4a71      	ldr	r2, [pc, #452]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80038cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038d0:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80038d2:	e012      	b.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80038d4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80038d8:	332c      	adds	r3, #44	@ 0x2c
 80038da:	4618      	mov	r0, r3
 80038dc:	f002 f8a6 	bl	8005a2c <RCCEx_PLL3_Config>
 80038e0:	4603      	mov	r3, r0
 80038e2:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80038e6:	e008      	b.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80038e8:	2301      	movs	r3, #1
 80038ea:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80038ee:	e004      	b.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 80038f0:	bf00      	nop
 80038f2:	e002      	b.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 80038f4:	bf00      	nop
 80038f6:	e000      	b.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 80038f8:	bf00      	nop
    }
    if (ret == HAL_OK)
 80038fa:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d10d      	bne.n	800391e <HAL_RCCEx_PeriphCLKConfig+0x53e>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8003902:	4b63      	ldr	r3, [pc, #396]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003904:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003908:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800390c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003910:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003914:	4a5e      	ldr	r2, [pc, #376]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003916:	430b      	orrs	r3, r1
 8003918:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800391c:	e003      	b.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x546>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800391e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003922:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003926:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800392a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800392e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003932:	653b      	str	r3, [r7, #80]	@ 0x50
 8003934:	2300      	movs	r3, #0
 8003936:	657b      	str	r3, [r7, #84]	@ 0x54
 8003938:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800393c:	460b      	mov	r3, r1
 800393e:	4313      	orrs	r3, r2
 8003940:	f000 80ba 	beq.w	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003944:	2300      	movs	r3, #0
 8003946:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800394a:	4b51      	ldr	r3, [pc, #324]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800394c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003950:	f003 0304 	and.w	r3, r3, #4
 8003954:	2b00      	cmp	r3, #0
 8003956:	d113      	bne.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003958:	4b4d      	ldr	r3, [pc, #308]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800395a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800395e:	4a4c      	ldr	r2, [pc, #304]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003960:	f043 0304 	orr.w	r3, r3, #4
 8003964:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003968:	4b49      	ldr	r3, [pc, #292]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800396a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800396e:	f003 0304 	and.w	r3, r3, #4
 8003972:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003976:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
      pwrclkchanged = SET;
 800397a:	2301      	movs	r3, #1
 800397c:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8003980:	4b44      	ldr	r3, [pc, #272]	@ (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8003982:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003984:	4a43      	ldr	r2, [pc, #268]	@ (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8003986:	f043 0301 	orr.w	r3, r3, #1
 800398a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800398c:	f7fd fd16 	bl	80013bc <HAL_GetTick>
 8003990:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003994:	e00b      	b.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003996:	f7fd fd11 	bl	80013bc <HAL_GetTick>
 800399a:	4602      	mov	r2, r0
 800399c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80039a0:	1ad3      	subs	r3, r2, r3
 80039a2:	2b02      	cmp	r3, #2
 80039a4:	d903      	bls.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        ret = HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80039ac:	e005      	b.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x5da>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80039ae:	4b39      	ldr	r3, [pc, #228]	@ (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 80039b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039b2:	f003 0301 	and.w	r3, r3, #1
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d0ed      	beq.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
      }
    }

    if (ret == HAL_OK)
 80039ba:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d16a      	bne.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80039c2:	4b33      	ldr	r3, [pc, #204]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80039c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80039c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039cc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80039d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d023      	beq.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x640>
 80039d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80039dc:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 80039e0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d01b      	beq.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x640>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80039e8:	4b29      	ldr	r3, [pc, #164]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80039ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80039ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80039f6:	4b26      	ldr	r3, [pc, #152]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80039f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80039fc:	4a24      	ldr	r2, [pc, #144]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80039fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a02:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003a06:	4b22      	ldr	r3, [pc, #136]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003a08:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a0c:	4a20      	ldr	r2, [pc, #128]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003a0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a12:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003a16:	4a1e      	ldr	r2, [pc, #120]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003a18:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a1c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003a20:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a24:	f003 0301 	and.w	r3, r3, #1
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d019      	beq.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x680>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a2c:	f7fd fcc6 	bl	80013bc <HAL_GetTick>
 8003a30:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a34:	e00d      	b.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a36:	f7fd fcc1 	bl	80013bc <HAL_GetTick>
 8003a3a:	4602      	mov	r2, r0
 8003a3c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003a40:	1ad2      	subs	r2, r2, r3
 8003a42:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003a46:	429a      	cmp	r2, r3
 8003a48:	d903      	bls.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 8003a4a:	2303      	movs	r3, #3
 8003a4c:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
            break;
 8003a50:	e006      	b.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x680>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a52:	4b0f      	ldr	r3, [pc, #60]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003a54:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a58:	f003 0302 	and.w	r3, r3, #2
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d0ea      	beq.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if (ret == HAL_OK)
 8003a60:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d10d      	bne.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8003a68:	4b09      	ldr	r3, [pc, #36]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003a6a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a6e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003a72:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003a76:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003a7a:	4a05      	ldr	r2, [pc, #20]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003a7c:	430b      	orrs	r3, r1
 8003a7e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003a82:	e00d      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003a84:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003a88:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
 8003a8c:	e008      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
 8003a8e:	bf00      	nop
 8003a90:	46020c00 	.word	0x46020c00
 8003a94:	46020800 	.word	0x46020800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a98:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003a9c:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003aa0:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d107      	bne.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003aa8:	4bb2      	ldr	r3, [pc, #712]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003aaa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003aae:	4ab1      	ldr	r2, [pc, #708]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003ab0:	f023 0304 	bic.w	r3, r3, #4
 8003ab4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8003ab8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ac0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003ac4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003aca:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003ace:	460b      	mov	r3, r1
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	d042      	beq.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x77a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8003ad4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003ad8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003adc:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003ae0:	d022      	beq.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8003ae2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003ae6:	d81b      	bhi.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8003ae8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003aec:	d011      	beq.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x732>
 8003aee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003af2:	d815      	bhi.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d019      	beq.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8003af8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003afc:	d110      	bne.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x740>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003afe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003b02:	3308      	adds	r3, #8
 8003b04:	4618      	mov	r0, r3
 8003b06:	f001 fef9 	bl	80058fc <RCCEx_PLL2_Config>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8003b10:	e00d      	b.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b12:	4b98      	ldr	r3, [pc, #608]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003b14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b16:	4a97      	ldr	r2, [pc, #604]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003b18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b1c:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8003b1e:	e006      	b.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8003b26:	e002      	b.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 8003b28:	bf00      	nop
 8003b2a:	e000      	b.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 8003b2c:	bf00      	nop
    }
    if (ret == HAL_OK)
 8003b2e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d10d      	bne.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0x772>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8003b36:	4b8f      	ldr	r3, [pc, #572]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003b38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b3c:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003b40:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003b44:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003b48:	4a8a      	ldr	r2, [pc, #552]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003b4a:	430b      	orrs	r3, r1
 8003b4c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003b50:	e003      	b.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x77a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b52:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003b56:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003b5a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b62:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003b66:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b68:	2300      	movs	r3, #0
 8003b6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b6c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003b70:	460b      	mov	r3, r1
 8003b72:	4313      	orrs	r3, r2
 8003b74:	d02d      	beq.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8003b76:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003b7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b82:	d00b      	beq.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 8003b84:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b88:	d804      	bhi.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d008      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 8003b8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b92:	d007      	beq.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8003b9a:	e004      	b.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 8003b9c:	bf00      	nop
 8003b9e:	e002      	b.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 8003ba0:	bf00      	nop
 8003ba2:	e000      	b.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 8003ba4:	bf00      	nop
    }
    if (ret == HAL_OK)
 8003ba6:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d10d      	bne.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x7ea>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8003bae:	4b71      	ldr	r3, [pc, #452]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003bb0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003bb4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003bb8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003bbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bc0:	4a6c      	ldr	r2, [pc, #432]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003bc2:	430b      	orrs	r3, r1
 8003bc4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003bc8:	e003      	b.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bca:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003bce:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8003bd2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bda:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003bde:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003be0:	2300      	movs	r3, #0
 8003be2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003be4:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003be8:	460b      	mov	r3, r1
 8003bea:	4313      	orrs	r3, r2
 8003bec:	d00c      	beq.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x828>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 8003bee:	4b61      	ldr	r3, [pc, #388]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003bf0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003bf4:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 8003bf8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003bfc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c00:	4a5c      	ldr	r2, [pc, #368]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003c02:	430b      	orrs	r3, r1
 8003c04:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8003c08:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c10:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003c14:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c16:	2300      	movs	r3, #0
 8003c18:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c1a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003c1e:	460b      	mov	r3, r1
 8003c20:	4313      	orrs	r3, r2
 8003c22:	d019      	beq.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x878>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8003c24:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c28:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003c2c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c30:	d105      	bne.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003c32:	4b50      	ldr	r3, [pc, #320]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003c34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c36:	4a4f      	ldr	r2, [pc, #316]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003c38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c3c:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8003c3e:	4b4d      	ldr	r3, [pc, #308]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003c40:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003c44:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8003c48:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c4c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003c50:	4a48      	ldr	r2, [pc, #288]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003c52:	430b      	orrs	r3, r1
 8003c54:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8003c58:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c60:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003c64:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c66:	2300      	movs	r3, #0
 8003c68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c6a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003c6e:	460b      	mov	r3, r1
 8003c70:	4313      	orrs	r3, r2
 8003c72:	d00c      	beq.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0x8ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8003c74:	4b3f      	ldr	r3, [pc, #252]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003c76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c7a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003c7e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c82:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003c86:	493b      	ldr	r1, [pc, #236]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8003c8e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c96:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003c9a:	623b      	str	r3, [r7, #32]
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ca0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003ca4:	460b      	mov	r3, r1
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	d00c      	beq.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8003caa:	4b32      	ldr	r3, [pc, #200]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003cac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003cb0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003cb4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003cb8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003cbc:	492d      	ldr	r1, [pc, #180]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8003cc4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ccc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003cd0:	61bb      	str	r3, [r7, #24]
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	61fb      	str	r3, [r7, #28]
 8003cd6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003cda:	460b      	mov	r3, r1
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	d00c      	beq.n	8003cfa <HAL_RCCEx_PeriphCLKConfig+0x91a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8003ce0:	4b24      	ldr	r3, [pc, #144]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003ce2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003ce6:	f023 0218 	bic.w	r2, r3, #24
 8003cea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003cee:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003cf2:	4920      	ldr	r1, [pc, #128]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003cfa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d02:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8003d06:	613b      	str	r3, [r7, #16]
 8003d08:	2300      	movs	r3, #0
 8003d0a:	617b      	str	r3, [r7, #20]
 8003d0c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003d10:	460b      	mov	r3, r1
 8003d12:	4313      	orrs	r3, r2
 8003d14:	d034      	beq.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8003d16:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003d1a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003d1e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003d22:	d105      	bne.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x950>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d24:	4b13      	ldr	r3, [pc, #76]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d28:	4a12      	ldr	r2, [pc, #72]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003d2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d2e:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8003d30:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003d34:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003d38:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003d3c:	d108      	bne.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x970>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003d3e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003d42:	3308      	adds	r3, #8
 8003d44:	4618      	mov	r0, r3
 8003d46:	f001 fdd9 	bl	80058fc <RCCEx_PLL2_Config>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
    }
    if (ret == HAL_OK)
 8003d50:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d10f      	bne.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x998>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8003d58:	4b06      	ldr	r3, [pc, #24]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003d5a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003d5e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003d62:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003d66:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003d6a:	4902      	ldr	r1, [pc, #8]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8003d72:	e005      	b.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
 8003d74:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d78:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003d7c:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8003d80:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d88:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8003d8c:	60bb      	str	r3, [r7, #8]
 8003d8e:	2300      	movs	r3, #0
 8003d90:	60fb      	str	r3, [r7, #12]
 8003d92:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003d96:	460b      	mov	r3, r1
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	d03a      	beq.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0xa32>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8003d9c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003da0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003da4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003da8:	d00e      	beq.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 8003daa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003dae:	d815      	bhi.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0x9fc>
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d017      	beq.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8003db4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003db8:	d110      	bne.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0x9fc>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003dba:	4b27      	ldr	r3, [pc, #156]	@ (8003e58 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8003dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dbe:	4a26      	ldr	r2, [pc, #152]	@ (8003e58 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8003dc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003dc4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8003dc6:	e00e      	b.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0xa06>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003dc8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003dcc:	3308      	adds	r3, #8
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f001 fd94 	bl	80058fc <RCCEx_PLL2_Config>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8003dda:	e004      	b.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0xa06>
      default:
        ret = HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8003de2:	e000      	b.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0xa06>
        break;
 8003de4:	bf00      	nop
    }
    if (ret == HAL_OK)
 8003de6:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d10d      	bne.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0xa2a>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8003dee:	4b1a      	ldr	r3, [pc, #104]	@ (8003e58 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8003df0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003df4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003df8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003dfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e00:	4915      	ldr	r1, [pc, #84]	@ (8003e58 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8003e02:	4313      	orrs	r3, r2
 8003e04:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8003e08:	e003      	b.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0xa32>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e0a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003e0e:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8003e12:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e1a:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003e1e:	603b      	str	r3, [r7, #0]
 8003e20:	2300      	movs	r3, #0
 8003e22:	607b      	str	r3, [r7, #4]
 8003e24:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003e28:	460b      	mov	r3, r1
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	d00c      	beq.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0xa68>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8003e2e:	4b0a      	ldr	r3, [pc, #40]	@ (8003e58 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8003e30:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003e34:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8003e38:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003e3c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003e40:	4905      	ldr	r1, [pc, #20]	@ (8003e58 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8003e42:	4313      	orrs	r3, r2
 8003e44:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8003e48:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	37d8      	adds	r7, #216	@ 0xd8
 8003e50:	46bd      	mov	sp, r7
 8003e52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e56:	bf00      	nop
 8003e58:	46020c00 	.word	0x46020c00

08003e5c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	b089      	sub	sp, #36	@ 0x24
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8003e64:	4ba6      	ldr	r3, [pc, #664]	@ (8004100 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003e66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e6c:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8003e6e:	4ba4      	ldr	r3, [pc, #656]	@ (8004100 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e72:	f003 0303 	and.w	r3, r3, #3
 8003e76:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8003e78:	4ba1      	ldr	r3, [pc, #644]	@ (8004100 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e7c:	0a1b      	lsrs	r3, r3, #8
 8003e7e:	f003 030f 	and.w	r3, r3, #15
 8003e82:	3301      	adds	r3, #1
 8003e84:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8003e86:	4b9e      	ldr	r3, [pc, #632]	@ (8004100 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003e88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e8a:	091b      	lsrs	r3, r3, #4
 8003e8c:	f003 0301 	and.w	r3, r3, #1
 8003e90:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8003e92:	4b9b      	ldr	r3, [pc, #620]	@ (8004100 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003e94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e96:	08db      	lsrs	r3, r3, #3
 8003e98:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003e9c:	68fa      	ldr	r2, [r7, #12]
 8003e9e:	fb02 f303 	mul.w	r3, r2, r3
 8003ea2:	ee07 3a90 	vmov	s15, r3
 8003ea6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003eaa:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	2b03      	cmp	r3, #3
 8003eb2:	d062      	beq.n	8003f7a <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	2b03      	cmp	r3, #3
 8003eb8:	f200 8081 	bhi.w	8003fbe <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d024      	beq.n	8003f0c <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	2b02      	cmp	r3, #2
 8003ec6:	d17a      	bne.n	8003fbe <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	ee07 3a90 	vmov	s15, r3
 8003ece:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ed2:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8004104 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8003ed6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003eda:	4b89      	ldr	r3, [pc, #548]	@ (8004100 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003edc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ede:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ee2:	ee07 3a90 	vmov	s15, r3
 8003ee6:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8003eea:	ed97 6a02 	vldr	s12, [r7, #8]
 8003eee:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8004108 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8003ef2:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003ef6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8003efa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003efe:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003f02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f06:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003f0a:	e08f      	b.n	800402c <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8003f0c:	4b7c      	ldr	r3, [pc, #496]	@ (8004100 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d005      	beq.n	8003f24 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8003f18:	4b79      	ldr	r3, [pc, #484]	@ (8004100 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	0f1b      	lsrs	r3, r3, #28
 8003f1e:	f003 030f 	and.w	r3, r3, #15
 8003f22:	e006      	b.n	8003f32 <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 8003f24:	4b76      	ldr	r3, [pc, #472]	@ (8004100 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003f26:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003f2a:	041b      	lsls	r3, r3, #16
 8003f2c:	0f1b      	lsrs	r3, r3, #28
 8003f2e:	f003 030f 	and.w	r3, r3, #15
 8003f32:	4a76      	ldr	r2, [pc, #472]	@ (800410c <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8003f34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f38:	ee07 3a90 	vmov	s15, r3
 8003f3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	ee07 3a90 	vmov	s15, r3
 8003f46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f4e:	69bb      	ldr	r3, [r7, #24]
 8003f50:	ee07 3a90 	vmov	s15, r3
 8003f54:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f58:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f5c:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8004108 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8003f60:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f64:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f68:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f6c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8003f70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f74:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003f78:	e058      	b.n	800402c <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	ee07 3a90 	vmov	s15, r3
 8003f80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f84:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004104 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8003f88:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f8c:	4b5c      	ldr	r3, [pc, #368]	@ (8004100 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003f8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f94:	ee07 3a90 	vmov	s15, r3
 8003f98:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f9c:	ed97 6a02 	vldr	s12, [r7, #8]
 8003fa0:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8004108 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8003fa4:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003fa8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8003fac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003fb0:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003fb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fb8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003fbc:	e036      	b.n	800402c <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8003fbe:	4b50      	ldr	r3, [pc, #320]	@ (8004100 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d005      	beq.n	8003fd6 <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 8003fca:	4b4d      	ldr	r3, [pc, #308]	@ (8004100 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	0f1b      	lsrs	r3, r3, #28
 8003fd0:	f003 030f 	and.w	r3, r3, #15
 8003fd4:	e006      	b.n	8003fe4 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 8003fd6:	4b4a      	ldr	r3, [pc, #296]	@ (8004100 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003fd8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003fdc:	041b      	lsls	r3, r3, #16
 8003fde:	0f1b      	lsrs	r3, r3, #28
 8003fe0:	f003 030f 	and.w	r3, r3, #15
 8003fe4:	4a49      	ldr	r2, [pc, #292]	@ (800410c <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8003fe6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fea:	ee07 3a90 	vmov	s15, r3
 8003fee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	ee07 3a90 	vmov	s15, r3
 8003ff8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ffc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004000:	69bb      	ldr	r3, [r7, #24]
 8004002:	ee07 3a90 	vmov	s15, r3
 8004006:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800400a:	ed97 6a02 	vldr	s12, [r7, #8]
 800400e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8004108 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8004012:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004016:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800401a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800401e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8004022:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004026:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800402a:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 800402c:	4b34      	ldr	r3, [pc, #208]	@ (8004100 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800402e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004030:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004034:	2b00      	cmp	r3, #0
 8004036:	d017      	beq.n	8004068 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004038:	4b31      	ldr	r3, [pc, #196]	@ (8004100 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800403a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800403c:	0a5b      	lsrs	r3, r3, #9
 800403e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004042:	ee07 3a90 	vmov	s15, r3
 8004046:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 800404a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800404e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004052:	edd7 6a07 	vldr	s13, [r7, #28]
 8004056:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800405a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800405e:	ee17 2a90 	vmov	r2, s15
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	601a      	str	r2, [r3, #0]
 8004066:	e002      	b.n	800406e <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 800406e:	4b24      	ldr	r3, [pc, #144]	@ (8004100 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004070:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004072:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004076:	2b00      	cmp	r3, #0
 8004078:	d017      	beq.n	80040aa <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800407a:	4b21      	ldr	r3, [pc, #132]	@ (8004100 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800407c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800407e:	0c1b      	lsrs	r3, r3, #16
 8004080:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004084:	ee07 3a90 	vmov	s15, r3
 8004088:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 800408c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004090:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004094:	edd7 6a07 	vldr	s13, [r7, #28]
 8004098:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800409c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040a0:	ee17 2a90 	vmov	r2, s15
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	605a      	str	r2, [r3, #4]
 80040a8:	e002      	b.n	80040b0 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2200      	movs	r2, #0
 80040ae:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 80040b0:	4b13      	ldr	r3, [pc, #76]	@ (8004100 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80040b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d017      	beq.n	80040ec <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80040bc:	4b10      	ldr	r3, [pc, #64]	@ (8004100 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80040be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040c0:	0e1b      	lsrs	r3, r3, #24
 80040c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80040c6:	ee07 3a90 	vmov	s15, r3
 80040ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 80040ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80040d2:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80040d6:	edd7 6a07 	vldr	s13, [r7, #28]
 80040da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80040de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040e2:	ee17 2a90 	vmov	r2, s15
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80040ea:	e002      	b.n	80040f2 <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	609a      	str	r2, [r3, #8]
}
 80040f2:	bf00      	nop
 80040f4:	3724      	adds	r7, #36	@ 0x24
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr
 80040fe:	bf00      	nop
 8004100:	46020c00 	.word	0x46020c00
 8004104:	4b742400 	.word	0x4b742400
 8004108:	46000000 	.word	0x46000000
 800410c:	080091e0 	.word	0x080091e0

08004110 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004110:	b480      	push	{r7}
 8004112:	b089      	sub	sp, #36	@ 0x24
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8004118:	4ba6      	ldr	r3, [pc, #664]	@ (80043b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800411a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800411c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004120:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8004122:	4ba4      	ldr	r3, [pc, #656]	@ (80043b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004126:	f003 0303 	and.w	r3, r3, #3
 800412a:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 800412c:	4ba1      	ldr	r3, [pc, #644]	@ (80043b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800412e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004130:	0a1b      	lsrs	r3, r3, #8
 8004132:	f003 030f 	and.w	r3, r3, #15
 8004136:	3301      	adds	r3, #1
 8004138:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 800413a:	4b9e      	ldr	r3, [pc, #632]	@ (80043b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800413c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800413e:	091b      	lsrs	r3, r3, #4
 8004140:	f003 0301 	and.w	r3, r3, #1
 8004144:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8004146:	4b9b      	ldr	r3, [pc, #620]	@ (80043b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414a:	08db      	lsrs	r3, r3, #3
 800414c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004150:	68fa      	ldr	r2, [r7, #12]
 8004152:	fb02 f303 	mul.w	r3, r2, r3
 8004156:	ee07 3a90 	vmov	s15, r3
 800415a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800415e:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	2b03      	cmp	r3, #3
 8004166:	d062      	beq.n	800422e <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	2b03      	cmp	r3, #3
 800416c:	f200 8081 	bhi.w	8004272 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 8004170:	697b      	ldr	r3, [r7, #20]
 8004172:	2b01      	cmp	r3, #1
 8004174:	d024      	beq.n	80041c0 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	2b02      	cmp	r3, #2
 800417a:	d17a      	bne.n	8004272 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	ee07 3a90 	vmov	s15, r3
 8004182:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004186:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 80043b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 800418a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800418e:	4b89      	ldr	r3, [pc, #548]	@ (80043b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004190:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004192:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004196:	ee07 3a90 	vmov	s15, r3
 800419a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800419e:	ed97 6a02 	vldr	s12, [r7, #8]
 80041a2:	eddf 5a86 	vldr	s11, [pc, #536]	@ 80043bc <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80041a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80041aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80041ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80041b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041ba:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80041be:	e08f      	b.n	80042e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 80041c0:	4b7c      	ldr	r3, [pc, #496]	@ (80043b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d005      	beq.n	80041d8 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 80041cc:	4b79      	ldr	r3, [pc, #484]	@ (80043b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	0f1b      	lsrs	r3, r3, #28
 80041d2:	f003 030f 	and.w	r3, r3, #15
 80041d6:	e006      	b.n	80041e6 <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 80041d8:	4b76      	ldr	r3, [pc, #472]	@ (80043b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80041da:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80041de:	041b      	lsls	r3, r3, #16
 80041e0:	0f1b      	lsrs	r3, r3, #28
 80041e2:	f003 030f 	and.w	r3, r3, #15
 80041e6:	4a76      	ldr	r2, [pc, #472]	@ (80043c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 80041e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041ec:	ee07 3a90 	vmov	s15, r3
 80041f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	ee07 3a90 	vmov	s15, r3
 80041fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004202:	69bb      	ldr	r3, [r7, #24]
 8004204:	ee07 3a90 	vmov	s15, r3
 8004208:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800420c:	ed97 6a02 	vldr	s12, [r7, #8]
 8004210:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 80043bc <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8004214:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004218:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800421c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004220:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8004224:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004228:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800422c:	e058      	b.n	80042e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	ee07 3a90 	vmov	s15, r3
 8004234:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004238:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80043b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 800423c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004240:	4b5c      	ldr	r3, [pc, #368]	@ (80043b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004242:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004244:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004248:	ee07 3a90 	vmov	s15, r3
 800424c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8004250:	ed97 6a02 	vldr	s12, [r7, #8]
 8004254:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80043bc <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8004258:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800425c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8004260:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004264:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8004268:	ee67 7a27 	vmul.f32	s15, s14, s15
 800426c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004270:	e036      	b.n	80042e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8004272:	4b50      	ldr	r3, [pc, #320]	@ (80043b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d005      	beq.n	800428a <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 800427e:	4b4d      	ldr	r3, [pc, #308]	@ (80043b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	0f1b      	lsrs	r3, r3, #28
 8004284:	f003 030f 	and.w	r3, r3, #15
 8004288:	e006      	b.n	8004298 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 800428a:	4b4a      	ldr	r3, [pc, #296]	@ (80043b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800428c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004290:	041b      	lsls	r3, r3, #16
 8004292:	0f1b      	lsrs	r3, r3, #28
 8004294:	f003 030f 	and.w	r3, r3, #15
 8004298:	4a49      	ldr	r2, [pc, #292]	@ (80043c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 800429a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800429e:	ee07 3a90 	vmov	s15, r3
 80042a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	ee07 3a90 	vmov	s15, r3
 80042ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 80042b4:	69bb      	ldr	r3, [r7, #24]
 80042b6:	ee07 3a90 	vmov	s15, r3
 80042ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042be:	ed97 6a02 	vldr	s12, [r7, #8]
 80042c2:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80043bc <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80042c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 80042d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042da:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80042de:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 80042e0:	4b34      	ldr	r3, [pc, #208]	@ (80043b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80042e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d017      	beq.n	800431c <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80042ec:	4b31      	ldr	r3, [pc, #196]	@ (80043b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80042ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042f0:	0a5b      	lsrs	r3, r3, #9
 80042f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042f6:	ee07 3a90 	vmov	s15, r3
 80042fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 80042fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004302:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004306:	edd7 6a07 	vldr	s13, [r7, #28]
 800430a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800430e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004312:	ee17 2a90 	vmov	r2, s15
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	601a      	str	r2, [r3, #0]
 800431a:	e002      	b.n	8004322 <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2200      	movs	r2, #0
 8004320:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8004322:	4b24      	ldr	r3, [pc, #144]	@ (80043b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004324:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004326:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800432a:	2b00      	cmp	r3, #0
 800432c:	d017      	beq.n	800435e <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800432e:	4b21      	ldr	r3, [pc, #132]	@ (80043b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004330:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004332:	0c1b      	lsrs	r3, r3, #16
 8004334:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004338:	ee07 3a90 	vmov	s15, r3
 800433c:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 8004340:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004344:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004348:	edd7 6a07 	vldr	s13, [r7, #28]
 800434c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004350:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004354:	ee17 2a90 	vmov	r2, s15
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	605a      	str	r2, [r3, #4]
 800435c:	e002      	b.n	8004364 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2200      	movs	r2, #0
 8004362:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8004364:	4b13      	ldr	r3, [pc, #76]	@ (80043b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004368:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800436c:	2b00      	cmp	r3, #0
 800436e:	d017      	beq.n	80043a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004370:	4b10      	ldr	r3, [pc, #64]	@ (80043b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004372:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004374:	0e1b      	lsrs	r3, r3, #24
 8004376:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800437a:	ee07 3a90 	vmov	s15, r3
 800437e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 8004382:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004386:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800438a:	edd7 6a07 	vldr	s13, [r7, #28]
 800438e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004392:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004396:	ee17 2a90 	vmov	r2, s15
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800439e:	e002      	b.n	80043a6 <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2200      	movs	r2, #0
 80043a4:	609a      	str	r2, [r3, #8]
}
 80043a6:	bf00      	nop
 80043a8:	3724      	adds	r7, #36	@ 0x24
 80043aa:	46bd      	mov	sp, r7
 80043ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b0:	4770      	bx	lr
 80043b2:	bf00      	nop
 80043b4:	46020c00 	.word	0x46020c00
 80043b8:	4b742400 	.word	0x4b742400
 80043bc:	46000000 	.word	0x46000000
 80043c0:	080091e0 	.word	0x080091e0

080043c4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b089      	sub	sp, #36	@ 0x24
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 80043cc:	4ba6      	ldr	r3, [pc, #664]	@ (8004668 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80043ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043d4:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 80043d6:	4ba4      	ldr	r3, [pc, #656]	@ (8004668 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80043d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043da:	f003 0303 	and.w	r3, r3, #3
 80043de:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 80043e0:	4ba1      	ldr	r3, [pc, #644]	@ (8004668 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80043e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043e4:	0a1b      	lsrs	r3, r3, #8
 80043e6:	f003 030f 	and.w	r3, r3, #15
 80043ea:	3301      	adds	r3, #1
 80043ec:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 80043ee:	4b9e      	ldr	r3, [pc, #632]	@ (8004668 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80043f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043f2:	091b      	lsrs	r3, r3, #4
 80043f4:	f003 0301 	and.w	r3, r3, #1
 80043f8:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 80043fa:	4b9b      	ldr	r3, [pc, #620]	@ (8004668 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80043fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043fe:	08db      	lsrs	r3, r3, #3
 8004400:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004404:	68fa      	ldr	r2, [r7, #12]
 8004406:	fb02 f303 	mul.w	r3, r2, r3
 800440a:	ee07 3a90 	vmov	s15, r3
 800440e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004412:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	2b03      	cmp	r3, #3
 800441a:	d062      	beq.n	80044e2 <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	2b03      	cmp	r3, #3
 8004420:	f200 8081 	bhi.w	8004526 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	2b01      	cmp	r3, #1
 8004428:	d024      	beq.n	8004474 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	2b02      	cmp	r3, #2
 800442e:	d17a      	bne.n	8004526 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	ee07 3a90 	vmov	s15, r3
 8004436:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800443a:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 800466c <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 800443e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004442:	4b89      	ldr	r3, [pc, #548]	@ (8004668 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004446:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800444a:	ee07 3a90 	vmov	s15, r3
 800444e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8004452:	ed97 6a02 	vldr	s12, [r7, #8]
 8004456:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8004670 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800445a:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800445e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8004462:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004466:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800446a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800446e:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 8004472:	e08f      	b.n	8004594 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8004474:	4b7c      	ldr	r3, [pc, #496]	@ (8004668 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800447c:	2b00      	cmp	r3, #0
 800447e:	d005      	beq.n	800448c <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8004480:	4b79      	ldr	r3, [pc, #484]	@ (8004668 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	0f1b      	lsrs	r3, r3, #28
 8004486:	f003 030f 	and.w	r3, r3, #15
 800448a:	e006      	b.n	800449a <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 800448c:	4b76      	ldr	r3, [pc, #472]	@ (8004668 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800448e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004492:	041b      	lsls	r3, r3, #16
 8004494:	0f1b      	lsrs	r3, r3, #28
 8004496:	f003 030f 	and.w	r3, r3, #15
 800449a:	4a76      	ldr	r2, [pc, #472]	@ (8004674 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 800449c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044a0:	ee07 3a90 	vmov	s15, r3
 80044a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	ee07 3a90 	vmov	s15, r3
 80044ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 80044b6:	69bb      	ldr	r3, [r7, #24]
 80044b8:	ee07 3a90 	vmov	s15, r3
 80044bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044c0:	ed97 6a02 	vldr	s12, [r7, #8]
 80044c4:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8004670 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80044c8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80044cc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80044d0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80044d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80044d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044dc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80044e0:	e058      	b.n	8004594 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	ee07 3a90 	vmov	s15, r3
 80044e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044ec:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800466c <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 80044f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80044f4:	4b5c      	ldr	r3, [pc, #368]	@ (8004668 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80044f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044fc:	ee07 3a90 	vmov	s15, r3
 8004500:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8004504:	ed97 6a02 	vldr	s12, [r7, #8]
 8004508:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8004670 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800450c:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8004510:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8004514:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004518:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800451c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004520:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004524:	e036      	b.n	8004594 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8004526:	4b50      	ldr	r3, [pc, #320]	@ (8004668 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800452e:	2b00      	cmp	r3, #0
 8004530:	d005      	beq.n	800453e <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 8004532:	4b4d      	ldr	r3, [pc, #308]	@ (8004668 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	0f1b      	lsrs	r3, r3, #28
 8004538:	f003 030f 	and.w	r3, r3, #15
 800453c:	e006      	b.n	800454c <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 800453e:	4b4a      	ldr	r3, [pc, #296]	@ (8004668 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004540:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004544:	041b      	lsls	r3, r3, #16
 8004546:	0f1b      	lsrs	r3, r3, #28
 8004548:	f003 030f 	and.w	r3, r3, #15
 800454c:	4a49      	ldr	r2, [pc, #292]	@ (8004674 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 800454e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004552:	ee07 3a90 	vmov	s15, r3
 8004556:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	ee07 3a90 	vmov	s15, r3
 8004560:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004564:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004568:	69bb      	ldr	r3, [r7, #24]
 800456a:	ee07 3a90 	vmov	s15, r3
 800456e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004572:	ed97 6a02 	vldr	s12, [r7, #8]
 8004576:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8004670 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800457a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800457e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004582:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004586:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800458a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800458e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004592:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8004594:	4b34      	ldr	r3, [pc, #208]	@ (8004668 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004598:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800459c:	2b00      	cmp	r3, #0
 800459e:	d017      	beq.n	80045d0 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80045a0:	4b31      	ldr	r3, [pc, #196]	@ (8004668 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80045a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045a4:	0a5b      	lsrs	r3, r3, #9
 80045a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80045aa:	ee07 3a90 	vmov	s15, r3
 80045ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 80045b2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80045b6:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80045ba:	edd7 6a07 	vldr	s13, [r7, #28]
 80045be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80045c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80045c6:	ee17 2a90 	vmov	r2, s15
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	601a      	str	r2, [r3, #0]
 80045ce:	e002      	b.n	80045d6 <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2200      	movs	r2, #0
 80045d4:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 80045d6:	4b24      	ldr	r3, [pc, #144]	@ (8004668 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80045d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d017      	beq.n	8004612 <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80045e2:	4b21      	ldr	r3, [pc, #132]	@ (8004668 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80045e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045e6:	0c1b      	lsrs	r3, r3, #16
 80045e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80045ec:	ee07 3a90 	vmov	s15, r3
 80045f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 80045f4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80045f8:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80045fc:	edd7 6a07 	vldr	s13, [r7, #28]
 8004600:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004604:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004608:	ee17 2a90 	vmov	r2, s15
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	605a      	str	r2, [r3, #4]
 8004610:	e002      	b.n	8004618 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8004618:	4b13      	ldr	r3, [pc, #76]	@ (8004668 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800461a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800461c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004620:	2b00      	cmp	r3, #0
 8004622:	d017      	beq.n	8004654 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004624:	4b10      	ldr	r3, [pc, #64]	@ (8004668 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004626:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004628:	0e1b      	lsrs	r3, r3, #24
 800462a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800462e:	ee07 3a90 	vmov	s15, r3
 8004632:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 8004636:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800463a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800463e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004642:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004646:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800464a:	ee17 2a90 	vmov	r2, s15
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004652:	e002      	b.n	800465a <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2200      	movs	r2, #0
 8004658:	609a      	str	r2, [r3, #8]
}
 800465a:	bf00      	nop
 800465c:	3724      	adds	r7, #36	@ 0x24
 800465e:	46bd      	mov	sp, r7
 8004660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004664:	4770      	bx	lr
 8004666:	bf00      	nop
 8004668:	46020c00 	.word	0x46020c00
 800466c:	4b742400 	.word	0x4b742400
 8004670:	46000000 	.word	0x46000000
 8004674:	080091e0 	.word	0x080091e0

08004678 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b08e      	sub	sp, #56	@ 0x38
 800467c:	af00      	add	r7, sp, #0
 800467e:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8004682:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004686:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 800468a:	430b      	orrs	r3, r1
 800468c:	d145      	bne.n	800471a <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800468e:	4b9b      	ldr	r3, [pc, #620]	@ (80048fc <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8004690:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004694:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004698:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800469a:	4b98      	ldr	r3, [pc, #608]	@ (80048fc <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800469c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80046a0:	f003 0302 	and.w	r3, r3, #2
 80046a4:	2b02      	cmp	r3, #2
 80046a6:	d108      	bne.n	80046ba <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 80046a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046ae:	d104      	bne.n	80046ba <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 80046b0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80046b6:	f001 b912 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 80046ba:	4b90      	ldr	r3, [pc, #576]	@ (80048fc <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80046bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80046c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80046c8:	d114      	bne.n	80046f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 80046ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046d0:	d110      	bne.n	80046f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80046d2:	4b8a      	ldr	r3, [pc, #552]	@ (80048fc <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80046d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80046d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80046e0:	d103      	bne.n	80046ea <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 80046e2:	23fa      	movs	r3, #250	@ 0xfa
 80046e4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80046e6:	f001 b8fa 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 80046ea:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80046ee:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80046f0:	f001 b8f5 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 80046f4:	4b81      	ldr	r3, [pc, #516]	@ (80048fc <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004700:	d107      	bne.n	8004712 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8004702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004704:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004708:	d103      	bne.n	8004712 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 800470a:	4b7d      	ldr	r3, [pc, #500]	@ (8004900 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800470c:	637b      	str	r3, [r7, #52]	@ 0x34
 800470e:	f001 b8e6 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8004712:	2300      	movs	r3, #0
 8004714:	637b      	str	r3, [r7, #52]	@ 0x34
 8004716:	f001 b8e2 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800471a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800471e:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8004722:	430b      	orrs	r3, r1
 8004724:	d151      	bne.n	80047ca <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8004726:	4b75      	ldr	r3, [pc, #468]	@ (80048fc <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8004728:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800472c:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8004730:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8004732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004734:	2b80      	cmp	r3, #128	@ 0x80
 8004736:	d035      	beq.n	80047a4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8004738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800473a:	2b80      	cmp	r3, #128	@ 0x80
 800473c:	d841      	bhi.n	80047c2 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800473e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004740:	2b60      	cmp	r3, #96	@ 0x60
 8004742:	d02a      	beq.n	800479a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8004744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004746:	2b60      	cmp	r3, #96	@ 0x60
 8004748:	d83b      	bhi.n	80047c2 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800474a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800474c:	2b40      	cmp	r3, #64	@ 0x40
 800474e:	d009      	beq.n	8004764 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8004750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004752:	2b40      	cmp	r3, #64	@ 0x40
 8004754:	d835      	bhi.n	80047c2 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8004756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004758:	2b00      	cmp	r3, #0
 800475a:	d00c      	beq.n	8004776 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 800475c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800475e:	2b20      	cmp	r3, #32
 8004760:	d012      	beq.n	8004788 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8004762:	e02e      	b.n	80047c2 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004764:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004768:	4618      	mov	r0, r3
 800476a:	f7ff fb77 	bl	8003e5c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800476e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004770:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004772:	f001 b8b4 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004776:	f107 0318 	add.w	r3, r7, #24
 800477a:	4618      	mov	r0, r3
 800477c:	f7ff fcc8 	bl	8004110 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8004780:	69bb      	ldr	r3, [r7, #24]
 8004782:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004784:	f001 b8ab 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004788:	f107 030c 	add.w	r3, r7, #12
 800478c:	4618      	mov	r0, r3
 800478e:	f7ff fe19 	bl	80043c4 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004796:	f001 b8a2 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800479a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800479e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80047a0:	f001 b89d 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80047a4:	4b55      	ldr	r3, [pc, #340]	@ (80048fc <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047b0:	d103      	bne.n	80047ba <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 80047b2:	4b54      	ldr	r3, [pc, #336]	@ (8004904 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 80047b4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80047b6:	f001 b892 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80047ba:	2300      	movs	r3, #0
 80047bc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80047be:	f001 b88e 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default :
      {
        frequency = 0U;
 80047c2:	2300      	movs	r3, #0
 80047c4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80047c6:	f001 b88a 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        break;
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 80047ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80047ce:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80047d2:	430b      	orrs	r3, r1
 80047d4:	d126      	bne.n	8004824 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 80047d6:	4b49      	ldr	r3, [pc, #292]	@ (80048fc <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80047d8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80047dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047e0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 80047e2:	4b46      	ldr	r3, [pc, #280]	@ (80048fc <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047ee:	d106      	bne.n	80047fe <HAL_RCCEx_GetPeriphCLKFreq+0x186>
 80047f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d103      	bne.n	80047fe <HAL_RCCEx_GetPeriphCLKFreq+0x186>
    {
      frequency = HSI_VALUE;
 80047f6:	4b43      	ldr	r3, [pc, #268]	@ (8004904 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 80047f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80047fa:	f001 b870 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 80047fe:	4b3f      	ldr	r3, [pc, #252]	@ (80048fc <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004806:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800480a:	d107      	bne.n	800481c <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 800480c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800480e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004812:	d103      	bne.n	800481c <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
    {
      frequency = HSI_VALUE >> 1U;
 8004814:	4b3c      	ldr	r3, [pc, #240]	@ (8004908 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8004816:	637b      	str	r3, [r7, #52]	@ 0x34
 8004818:	f001 b861 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 800481c:	2300      	movs	r3, #0
 800481e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004820:	f001 b85d 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8004824:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004828:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 800482c:	430b      	orrs	r3, r1
 800482e:	d171      	bne.n	8004914 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8004830:	4b32      	ldr	r3, [pc, #200]	@ (80048fc <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8004832:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004836:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800483a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800483c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800483e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004842:	d034      	beq.n	80048ae <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 8004844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004846:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800484a:	d853      	bhi.n	80048f4 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 800484c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800484e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004852:	d00b      	beq.n	800486c <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 8004854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004856:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800485a:	d84b      	bhi.n	80048f4 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 800485c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800485e:	2b00      	cmp	r3, #0
 8004860:	d016      	beq.n	8004890 <HAL_RCCEx_GetPeriphCLKFreq+0x218>
 8004862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004864:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004868:	d009      	beq.n	800487e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
 800486a:	e043      	b.n	80048f4 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800486c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004870:	4618      	mov	r0, r3
 8004872:	f7ff faf3 	bl	8003e5c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8004876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004878:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800487a:	f001 b830 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800487e:	f107 0318 	add.w	r3, r7, #24
 8004882:	4618      	mov	r0, r3
 8004884:	f7ff fc44 	bl	8004110 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8004888:	69fb      	ldr	r3, [r7, #28]
 800488a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800488c:	f001 b827 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8004890:	4b1a      	ldr	r3, [pc, #104]	@ (80048fc <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004898:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800489c:	d103      	bne.n	80048a6 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
        {
          frequency = HSI48_VALUE;
 800489e:	4b1b      	ldr	r3, [pc, #108]	@ (800490c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80048a0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80048a2:	f001 b81c 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80048a6:	2300      	movs	r3, #0
 80048a8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80048aa:	f001 b818 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80048ae:	4b13      	ldr	r3, [pc, #76]	@ (80048fc <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f003 0320 	and.w	r3, r3, #32
 80048b6:	2b20      	cmp	r3, #32
 80048b8:	d118      	bne.n	80048ec <HAL_RCCEx_GetPeriphCLKFreq+0x274>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80048ba:	4b10      	ldr	r3, [pc, #64]	@ (80048fc <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d005      	beq.n	80048d2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80048c6:	4b0d      	ldr	r3, [pc, #52]	@ (80048fc <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	0e1b      	lsrs	r3, r3, #24
 80048cc:	f003 030f 	and.w	r3, r3, #15
 80048d0:	e006      	b.n	80048e0 <HAL_RCCEx_GetPeriphCLKFreq+0x268>
 80048d2:	4b0a      	ldr	r3, [pc, #40]	@ (80048fc <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80048d4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80048d8:	041b      	lsls	r3, r3, #16
 80048da:	0e1b      	lsrs	r3, r3, #24
 80048dc:	f003 030f 	and.w	r3, r3, #15
 80048e0:	4a0b      	ldr	r2, [pc, #44]	@ (8004910 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80048e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048e6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80048e8:	f000 bff9 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80048ec:	2300      	movs	r3, #0
 80048ee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80048f0:	f000 bff5 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default :

        frequency = 0U;
 80048f4:	2300      	movs	r3, #0
 80048f6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80048f8:	f000 bff1 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 80048fc:	46020c00 	.word	0x46020c00
 8004900:	0007a120 	.word	0x0007a120
 8004904:	00f42400 	.word	0x00f42400
 8004908:	007a1200 	.word	0x007a1200
 800490c:	02dc6c00 	.word	0x02dc6c00
 8004910:	080091e0 	.word	0x080091e0
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8004914:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004918:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 800491c:	430b      	orrs	r3, r1
 800491e:	d17f      	bne.n	8004a20 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8004920:	4ba8      	ldr	r3, [pc, #672]	@ (8004bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004922:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004926:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800492a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 800492c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800492e:	2b00      	cmp	r3, #0
 8004930:	d165      	bne.n	80049fe <HAL_RCCEx_GetPeriphCLKFreq+0x386>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8004932:	4ba4      	ldr	r3, [pc, #656]	@ (8004bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004934:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004938:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800493c:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 800493e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004940:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004944:	d034      	beq.n	80049b0 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8004946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004948:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800494c:	d853      	bhi.n	80049f6 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 800494e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004950:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004954:	d00b      	beq.n	800496e <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
 8004956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004958:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800495c:	d84b      	bhi.n	80049f6 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 800495e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004960:	2b00      	cmp	r3, #0
 8004962:	d016      	beq.n	8004992 <HAL_RCCEx_GetPeriphCLKFreq+0x31a>
 8004964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004966:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800496a:	d009      	beq.n	8004980 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
 800496c:	e043      	b.n	80049f6 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800496e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004972:	4618      	mov	r0, r3
 8004974:	f7ff fa72 	bl	8003e5c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800497a:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800497c:	f000 bfaf 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004980:	f107 0318 	add.w	r3, r7, #24
 8004984:	4618      	mov	r0, r3
 8004986:	f7ff fbc3 	bl	8004110 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800498a:	69fb      	ldr	r3, [r7, #28]
 800498c:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800498e:	f000 bfa6 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8004992:	4b8c      	ldr	r3, [pc, #560]	@ (8004bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800499a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800499e:	d103      	bne.n	80049a8 <HAL_RCCEx_GetPeriphCLKFreq+0x330>
          {
            frequency = HSI48_VALUE;
 80049a0:	4b89      	ldr	r3, [pc, #548]	@ (8004bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x550>)
 80049a2:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 80049a4:	f000 bf9b 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
            frequency = 0U;
 80049a8:	2300      	movs	r3, #0
 80049aa:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80049ac:	f000 bf97 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80049b0:	4b84      	ldr	r3, [pc, #528]	@ (8004bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f003 0320 	and.w	r3, r3, #32
 80049b8:	2b20      	cmp	r3, #32
 80049ba:	d118      	bne.n	80049ee <HAL_RCCEx_GetPeriphCLKFreq+0x376>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80049bc:	4b81      	ldr	r3, [pc, #516]	@ (8004bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d005      	beq.n	80049d4 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 80049c8:	4b7e      	ldr	r3, [pc, #504]	@ (8004bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	0e1b      	lsrs	r3, r3, #24
 80049ce:	f003 030f 	and.w	r3, r3, #15
 80049d2:	e006      	b.n	80049e2 <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
 80049d4:	4b7b      	ldr	r3, [pc, #492]	@ (8004bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80049d6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80049da:	041b      	lsls	r3, r3, #16
 80049dc:	0e1b      	lsrs	r3, r3, #24
 80049de:	f003 030f 	and.w	r3, r3, #15
 80049e2:	4a7a      	ldr	r2, [pc, #488]	@ (8004bcc <HAL_RCCEx_GetPeriphCLKFreq+0x554>)
 80049e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049e8:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 80049ea:	f000 bf78 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
            frequency = 0U;
 80049ee:	2300      	movs	r3, #0
 80049f0:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80049f2:	f000 bf74 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        default :
        {
          frequency = 0U;
 80049f6:	2300      	movs	r3, #0
 80049f8:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80049fa:	f000 bf70 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 80049fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a00:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a04:	d108      	bne.n	8004a18 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004a06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f7ff fa26 	bl	8003e5c <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8004a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a12:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a14:	f000 bf63 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else
    {
      frequency = 0U;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a1c:	f000 bf5f 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8004a20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a24:	1e51      	subs	r1, r2, #1
 8004a26:	430b      	orrs	r3, r1
 8004a28:	d136      	bne.n	8004a98 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8004a2a:	4b66      	ldr	r3, [pc, #408]	@ (8004bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004a2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004a30:	f003 0303 	and.w	r3, r3, #3
 8004a34:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8004a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d104      	bne.n	8004a46 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8004a3c:	f7fe fc22 	bl	8003284 <HAL_RCC_GetPCLK2Freq>
 8004a40:	6378      	str	r0, [r7, #52]	@ 0x34
 8004a42:	f000 bf4c 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8004a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d104      	bne.n	8004a56 <HAL_RCCEx_GetPeriphCLKFreq+0x3de>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004a4c:	f7fe faea 	bl	8003024 <HAL_RCC_GetSysClockFreq>
 8004a50:	6378      	str	r0, [r7, #52]	@ 0x34
 8004a52:	f000 bf44 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8004a56:	4b5b      	ldr	r3, [pc, #364]	@ (8004bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a62:	d106      	bne.n	8004a72 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 8004a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a66:	2b02      	cmp	r3, #2
 8004a68:	d103      	bne.n	8004a72 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
    {
      frequency = HSI_VALUE;
 8004a6a:	4b59      	ldr	r3, [pc, #356]	@ (8004bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8004a6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a6e:	f000 bf36 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8004a72:	4b54      	ldr	r3, [pc, #336]	@ (8004bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004a74:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a78:	f003 0302 	and.w	r3, r3, #2
 8004a7c:	2b02      	cmp	r3, #2
 8004a7e:	d107      	bne.n	8004a90 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8004a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a82:	2b03      	cmp	r3, #3
 8004a84:	d104      	bne.n	8004a90 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
    {
      frequency = LSE_VALUE;
 8004a86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a8c:	f000 bf27 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 8004a90:	2300      	movs	r3, #0
 8004a92:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a94:	f000 bf23 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 8004a98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a9c:	1f11      	subs	r1, r2, #4
 8004a9e:	430b      	orrs	r3, r1
 8004aa0:	d136      	bne.n	8004b10 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004aa2:	4b48      	ldr	r3, [pc, #288]	@ (8004bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004aa4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004aa8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004aac:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8004aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d104      	bne.n	8004abe <HAL_RCCEx_GetPeriphCLKFreq+0x446>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8004ab4:	f7fe fbd2 	bl	800325c <HAL_RCC_GetPCLK1Freq>
 8004ab8:	6378      	str	r0, [r7, #52]	@ 0x34
 8004aba:	f000 bf10 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8004abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ac0:	2b10      	cmp	r3, #16
 8004ac2:	d104      	bne.n	8004ace <HAL_RCCEx_GetPeriphCLKFreq+0x456>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004ac4:	f7fe faae 	bl	8003024 <HAL_RCC_GetSysClockFreq>
 8004ac8:	6378      	str	r0, [r7, #52]	@ 0x34
 8004aca:	f000 bf08 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8004ace:	4b3d      	ldr	r3, [pc, #244]	@ (8004bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ad6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ada:	d106      	bne.n	8004aea <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8004adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ade:	2b20      	cmp	r3, #32
 8004ae0:	d103      	bne.n	8004aea <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    {
      frequency = HSI_VALUE;
 8004ae2:	4b3b      	ldr	r3, [pc, #236]	@ (8004bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8004ae4:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ae6:	f000 befa 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8004aea:	4b36      	ldr	r3, [pc, #216]	@ (8004bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004aec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004af0:	f003 0302 	and.w	r3, r3, #2
 8004af4:	2b02      	cmp	r3, #2
 8004af6:	d107      	bne.n	8004b08 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
 8004af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004afa:	2b30      	cmp	r3, #48	@ 0x30
 8004afc:	d104      	bne.n	8004b08 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
    {
      frequency = LSE_VALUE;
 8004afe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b02:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b04:	f000 beeb 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b0c:	f000 bee7 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 8004b10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b14:	f1a2 0108 	sub.w	r1, r2, #8
 8004b18:	430b      	orrs	r3, r1
 8004b1a:	d136      	bne.n	8004b8a <HAL_RCCEx_GetPeriphCLKFreq+0x512>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8004b1c:	4b29      	ldr	r3, [pc, #164]	@ (8004bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004b1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004b22:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004b26:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8004b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d104      	bne.n	8004b38 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8004b2e:	f7fe fb95 	bl	800325c <HAL_RCC_GetPCLK1Freq>
 8004b32:	6378      	str	r0, [r7, #52]	@ 0x34
 8004b34:	f000 bed3 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8004b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b3a:	2b40      	cmp	r3, #64	@ 0x40
 8004b3c:	d104      	bne.n	8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004b3e:	f7fe fa71 	bl	8003024 <HAL_RCC_GetSysClockFreq>
 8004b42:	6378      	str	r0, [r7, #52]	@ 0x34
 8004b44:	f000 becb 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8004b48:	4b1e      	ldr	r3, [pc, #120]	@ (8004bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b54:	d106      	bne.n	8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 8004b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b58:	2b80      	cmp	r3, #128	@ 0x80
 8004b5a:	d103      	bne.n	8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
    {
      frequency = HSI_VALUE;
 8004b5c:	4b1c      	ldr	r3, [pc, #112]	@ (8004bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8004b5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b60:	f000 bebd 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8004b64:	4b17      	ldr	r3, [pc, #92]	@ (8004bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004b66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b6a:	f003 0302 	and.w	r3, r3, #2
 8004b6e:	2b02      	cmp	r3, #2
 8004b70:	d107      	bne.n	8004b82 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 8004b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b74:	2bc0      	cmp	r3, #192	@ 0xc0
 8004b76:	d104      	bne.n	8004b82 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
    {
      frequency = LSE_VALUE;
 8004b78:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b7e:	f000 beae 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 8004b82:	2300      	movs	r3, #0
 8004b84:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b86:	f000 beaa 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8004b8a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b8e:	f1a2 0110 	sub.w	r1, r2, #16
 8004b92:	430b      	orrs	r3, r1
 8004b94:	d141      	bne.n	8004c1a <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8004b96:	4b0b      	ldr	r3, [pc, #44]	@ (8004bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004b98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004b9c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ba0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8004ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d104      	bne.n	8004bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x53a>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8004ba8:	f7fe fb58 	bl	800325c <HAL_RCC_GetPCLK1Freq>
 8004bac:	6378      	str	r0, [r7, #52]	@ 0x34
 8004bae:	f000 be96 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8004bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bb4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bb8:	d10c      	bne.n	8004bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004bba:	f7fe fa33 	bl	8003024 <HAL_RCC_GetSysClockFreq>
 8004bbe:	6378      	str	r0, [r7, #52]	@ 0x34
 8004bc0:	f000 be8d 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8004bc4:	46020c00 	.word	0x46020c00
 8004bc8:	02dc6c00 	.word	0x02dc6c00
 8004bcc:	080091e0 	.word	0x080091e0
 8004bd0:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8004bd4:	4baa      	ldr	r3, [pc, #680]	@ (8004e80 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004be0:	d107      	bne.n	8004bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 8004be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004be4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004be8:	d103      	bne.n	8004bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
    {
      frequency = HSI_VALUE;
 8004bea:	4ba6      	ldr	r3, [pc, #664]	@ (8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8004bec:	637b      	str	r3, [r7, #52]	@ 0x34
 8004bee:	f000 be76 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8004bf2:	4ba3      	ldr	r3, [pc, #652]	@ (8004e80 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004bf4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004bf8:	f003 0302 	and.w	r3, r3, #2
 8004bfc:	2b02      	cmp	r3, #2
 8004bfe:	d108      	bne.n	8004c12 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
 8004c00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c06:	d104      	bne.n	8004c12 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
    {
      frequency = LSE_VALUE;
 8004c08:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c0e:	f000 be66 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 8004c12:	2300      	movs	r3, #0
 8004c14:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c16:	f000 be62 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8004c1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c1e:	f1a2 0120 	sub.w	r1, r2, #32
 8004c22:	430b      	orrs	r3, r1
 8004c24:	d158      	bne.n	8004cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004c26:	4b96      	ldr	r3, [pc, #600]	@ (8004e80 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004c28:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004c2c:	f003 0307 	and.w	r3, r3, #7
 8004c30:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8004c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d104      	bne.n	8004c42 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 8004c38:	f7fe fb38 	bl	80032ac <HAL_RCC_GetPCLK3Freq>
 8004c3c:	6378      	str	r0, [r7, #52]	@ 0x34
 8004c3e:	f000 be4e 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8004c42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	d104      	bne.n	8004c52 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004c48:	f7fe f9ec 	bl	8003024 <HAL_RCC_GetSysClockFreq>
 8004c4c:	6378      	str	r0, [r7, #52]	@ 0x34
 8004c4e:	f000 be46 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8004c52:	4b8b      	ldr	r3, [pc, #556]	@ (8004e80 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c5e:	d106      	bne.n	8004c6e <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8004c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c62:	2b02      	cmp	r3, #2
 8004c64:	d103      	bne.n	8004c6e <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
    {
      frequency = HSI_VALUE;
 8004c66:	4b87      	ldr	r3, [pc, #540]	@ (8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8004c68:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c6a:	f000 be38 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8004c6e:	4b84      	ldr	r3, [pc, #528]	@ (8004e80 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004c70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c74:	f003 0302 	and.w	r3, r3, #2
 8004c78:	2b02      	cmp	r3, #2
 8004c7a:	d107      	bne.n	8004c8c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c7e:	2b03      	cmp	r3, #3
 8004c80:	d104      	bne.n	8004c8c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
    {
      frequency = LSE_VALUE;
 8004c82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c86:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c88:	f000 be29 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8004c8c:	4b7c      	ldr	r3, [pc, #496]	@ (8004e80 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f003 0320 	and.w	r3, r3, #32
 8004c94:	2b20      	cmp	r3, #32
 8004c96:	d11b      	bne.n	8004cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8004c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c9a:	2b04      	cmp	r3, #4
 8004c9c:	d118      	bne.n	8004cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004c9e:	4b78      	ldr	r3, [pc, #480]	@ (8004e80 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d005      	beq.n	8004cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x63e>
 8004caa:	4b75      	ldr	r3, [pc, #468]	@ (8004e80 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	0e1b      	lsrs	r3, r3, #24
 8004cb0:	f003 030f 	and.w	r3, r3, #15
 8004cb4:	e006      	b.n	8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8004cb6:	4b72      	ldr	r3, [pc, #456]	@ (8004e80 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004cb8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004cbc:	041b      	lsls	r3, r3, #16
 8004cbe:	0e1b      	lsrs	r3, r3, #24
 8004cc0:	f003 030f 	and.w	r3, r3, #15
 8004cc4:	4a70      	ldr	r2, [pc, #448]	@ (8004e88 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8004cc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cca:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ccc:	f000 be07 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8004cd4:	f000 be03 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 8004cd8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004cdc:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8004ce0:	430b      	orrs	r3, r1
 8004ce2:	d16c      	bne.n	8004dbe <HAL_RCCEx_GetPeriphCLKFreq+0x746>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8004ce4:	4b66      	ldr	r3, [pc, #408]	@ (8004e80 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004ce6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004cea:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8004cee:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8004cf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cf2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cf6:	d104      	bne.n	8004d02 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004cf8:	f7fe f994 	bl	8003024 <HAL_RCC_GetSysClockFreq>
 8004cfc:	6378      	str	r0, [r7, #52]	@ 0x34
 8004cfe:	f000 bdee 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 8004d02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d08:	d108      	bne.n	8004d1c <HAL_RCCEx_GetPeriphCLKFreq+0x6a4>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004d0a:	f107 0318 	add.w	r3, r7, #24
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f7ff f9fe 	bl	8004110 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 8004d14:	6a3b      	ldr	r3, [r7, #32]
 8004d16:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d18:	f000 bde1 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8004d1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d104      	bne.n	8004d2c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 8004d22:	f7fe fa81 	bl	8003228 <HAL_RCC_GetHCLKFreq>
 8004d26:	6378      	str	r0, [r7, #52]	@ 0x34
 8004d28:	f000 bdd9 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 8004d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d2e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004d32:	d122      	bne.n	8004d7a <HAL_RCCEx_GetPeriphCLKFreq+0x702>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004d34:	4b52      	ldr	r3, [pc, #328]	@ (8004e80 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f003 0320 	and.w	r3, r3, #32
 8004d3c:	2b20      	cmp	r3, #32
 8004d3e:	d118      	bne.n	8004d72 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004d40:	4b4f      	ldr	r3, [pc, #316]	@ (8004e80 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d005      	beq.n	8004d58 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 8004d4c:	4b4c      	ldr	r3, [pc, #304]	@ (8004e80 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	0e1b      	lsrs	r3, r3, #24
 8004d52:	f003 030f 	and.w	r3, r3, #15
 8004d56:	e006      	b.n	8004d66 <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8004d58:	4b49      	ldr	r3, [pc, #292]	@ (8004e80 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004d5a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004d5e:	041b      	lsls	r3, r3, #16
 8004d60:	0e1b      	lsrs	r3, r3, #24
 8004d62:	f003 030f 	and.w	r3, r3, #15
 8004d66:	4a48      	ldr	r2, [pc, #288]	@ (8004e88 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8004d68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d6e:	f000 bdb6 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 8004d72:	2300      	movs	r3, #0
 8004d74:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d76:	f000 bdb2 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8004d7a:	4b41      	ldr	r3, [pc, #260]	@ (8004e80 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d82:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d86:	d107      	bne.n	8004d98 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8004d88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d8a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004d8e:	d103      	bne.n	8004d98 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
    {
      frequency = HSE_VALUE;
 8004d90:	4b3c      	ldr	r3, [pc, #240]	@ (8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8004d92:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d94:	f000 bda3 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8004d98:	4b39      	ldr	r3, [pc, #228]	@ (8004e80 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004da0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004da4:	d107      	bne.n	8004db6 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 8004da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004da8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004dac:	d103      	bne.n	8004db6 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
    {
      frequency = HSI_VALUE;
 8004dae:	4b35      	ldr	r3, [pc, #212]	@ (8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8004db0:	637b      	str	r3, [r7, #52]	@ 0x34
 8004db2:	f000 bd94 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 8004db6:	2300      	movs	r3, #0
 8004db8:	637b      	str	r3, [r7, #52]	@ 0x34
 8004dba:	f000 bd90 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 8004dbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004dc2:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8004dc6:	430b      	orrs	r3, r1
 8004dc8:	d160      	bne.n	8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x814>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 8004dca:	4b2d      	ldr	r3, [pc, #180]	@ (8004e80 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004dcc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004dd0:	f003 0307 	and.w	r3, r3, #7
 8004dd4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8004dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dd8:	2b04      	cmp	r3, #4
 8004dda:	d84c      	bhi.n	8004e76 <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
 8004ddc:	a201      	add	r2, pc, #4	@ (adr r2, 8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 8004dde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004de2:	bf00      	nop
 8004de4:	08004e1d 	.word	0x08004e1d
 8004de8:	08004df9 	.word	0x08004df9
 8004dec:	08004e0b 	.word	0x08004e0b
 8004df0:	08004e27 	.word	0x08004e27
 8004df4:	08004e31 	.word	0x08004e31
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004df8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	f7ff f82d 	bl	8003e5c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8004e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e04:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004e06:	f000 bd6a 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004e0a:	f107 030c 	add.w	r3, r7, #12
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f7ff fad8 	bl	80043c4 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004e18:	f000 bd61 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8004e1c:	f7fe fa04 	bl	8003228 <HAL_RCC_GetHCLKFreq>
 8004e20:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8004e22:	f000 bd5c 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8004e26:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8004e2a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004e2c:	f000 bd57 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004e30:	4b13      	ldr	r3, [pc, #76]	@ (8004e80 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f003 0320 	and.w	r3, r3, #32
 8004e38:	2b20      	cmp	r3, #32
 8004e3a:	d118      	bne.n	8004e6e <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004e3c:	4b10      	ldr	r3, [pc, #64]	@ (8004e80 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004e3e:	689b      	ldr	r3, [r3, #8]
 8004e40:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d005      	beq.n	8004e54 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 8004e48:	4b0d      	ldr	r3, [pc, #52]	@ (8004e80 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	0e1b      	lsrs	r3, r3, #24
 8004e4e:	f003 030f 	and.w	r3, r3, #15
 8004e52:	e006      	b.n	8004e62 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
 8004e54:	4b0a      	ldr	r3, [pc, #40]	@ (8004e80 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004e56:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004e5a:	041b      	lsls	r3, r3, #16
 8004e5c:	0e1b      	lsrs	r3, r3, #24
 8004e5e:	f003 030f 	and.w	r3, r3, #15
 8004e62:	4a09      	ldr	r2, [pc, #36]	@ (8004e88 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8004e64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e68:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004e6a:	f000 bd38 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004e72:	f000 bd34 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8004e76:	2300      	movs	r3, #0
 8004e78:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004e7a:	f000 bd30 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8004e7e:	bf00      	nop
 8004e80:	46020c00 	.word	0x46020c00
 8004e84:	00f42400 	.word	0x00f42400
 8004e88:	080091e0 	.word	0x080091e0
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 8004e8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e90:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8004e94:	430b      	orrs	r3, r1
 8004e96:	d167      	bne.n	8004f68 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8004e98:	4ba0      	ldr	r3, [pc, #640]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004e9a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004e9e:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8004ea2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8004ea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ea6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004eaa:	d036      	beq.n	8004f1a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8004eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eae:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004eb2:	d855      	bhi.n	8004f60 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8004eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eb6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004eba:	d029      	beq.n	8004f10 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
 8004ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ebe:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004ec2:	d84d      	bhi.n	8004f60 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8004ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ec6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004eca:	d013      	beq.n	8004ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
 8004ecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ece:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ed2:	d845      	bhi.n	8004f60 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8004ed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d015      	beq.n	8004f06 <HAL_RCCEx_GetPeriphCLKFreq+0x88e>
 8004eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004edc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ee0:	d13e      	bne.n	8004f60 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004ee2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	f7fe ffb8 	bl	8003e5c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8004eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004ef0:	f000 bcf5 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004ef4:	f107 030c 	add.w	r3, r7, #12
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f7ff fa63 	bl	80043c4 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8004efe:	693b      	ldr	r3, [r7, #16]
 8004f00:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004f02:	f000 bcec 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8004f06:	f7fe f98f 	bl	8003228 <HAL_RCC_GetHCLKFreq>
 8004f0a:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8004f0c:	f000 bce7 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8004f10:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8004f14:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004f16:	f000 bce2 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004f1a:	4b80      	ldr	r3, [pc, #512]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 0320 	and.w	r3, r3, #32
 8004f22:	2b20      	cmp	r3, #32
 8004f24:	d118      	bne.n	8004f58 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004f26:	4b7d      	ldr	r3, [pc, #500]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d005      	beq.n	8004f3e <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8004f32:	4b7a      	ldr	r3, [pc, #488]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004f34:	689b      	ldr	r3, [r3, #8]
 8004f36:	0e1b      	lsrs	r3, r3, #24
 8004f38:	f003 030f 	and.w	r3, r3, #15
 8004f3c:	e006      	b.n	8004f4c <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
 8004f3e:	4b77      	ldr	r3, [pc, #476]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004f40:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004f44:	041b      	lsls	r3, r3, #16
 8004f46:	0e1b      	lsrs	r3, r3, #24
 8004f48:	f003 030f 	and.w	r3, r3, #15
 8004f4c:	4a74      	ldr	r2, [pc, #464]	@ (8005120 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8004f4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f52:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004f54:	f000 bcc3 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004f5c:	f000 bcbf 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8004f60:	2300      	movs	r3, #0
 8004f62:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004f64:	f000 bcbb 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8004f68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f6c:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8004f70:	430b      	orrs	r3, r1
 8004f72:	d14c      	bne.n	800500e <HAL_RCCEx_GetPeriphCLKFreq+0x996>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004f74:	4b69      	ldr	r3, [pc, #420]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004f76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f7a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004f7e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8004f80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d104      	bne.n	8004f90 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8004f86:	f7fe f969 	bl	800325c <HAL_RCC_GetPCLK1Freq>
 8004f8a:	6378      	str	r0, [r7, #52]	@ 0x34
 8004f8c:	f000 bca7 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8004f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f96:	d104      	bne.n	8004fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x92a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004f98:	f7fe f844 	bl	8003024 <HAL_RCC_GetSysClockFreq>
 8004f9c:	6378      	str	r0, [r7, #52]	@ 0x34
 8004f9e:	f000 bc9e 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8004fa2:	4b5e      	ldr	r3, [pc, #376]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004faa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fae:	d107      	bne.n	8004fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
 8004fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fb2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004fb6:	d103      	bne.n	8004fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
    {
      frequency = HSI_VALUE;
 8004fb8:	4b5a      	ldr	r3, [pc, #360]	@ (8005124 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004fba:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fbc:	f000 bc8f 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 8004fc0:	4b56      	ldr	r3, [pc, #344]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f003 0320 	and.w	r3, r3, #32
 8004fc8:	2b20      	cmp	r3, #32
 8004fca:	d11c      	bne.n	8005006 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
 8004fcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fce:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004fd2:	d118      	bne.n	8005006 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004fd4:	4b51      	ldr	r3, [pc, #324]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004fd6:	689b      	ldr	r3, [r3, #8]
 8004fd8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d005      	beq.n	8004fec <HAL_RCCEx_GetPeriphCLKFreq+0x974>
 8004fe0:	4b4e      	ldr	r3, [pc, #312]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	0e1b      	lsrs	r3, r3, #24
 8004fe6:	f003 030f 	and.w	r3, r3, #15
 8004fea:	e006      	b.n	8004ffa <HAL_RCCEx_GetPeriphCLKFreq+0x982>
 8004fec:	4b4b      	ldr	r3, [pc, #300]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004fee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004ff2:	041b      	lsls	r3, r3, #16
 8004ff4:	0e1b      	lsrs	r3, r3, #24
 8004ff6:	f003 030f 	and.w	r3, r3, #15
 8004ffa:	4a49      	ldr	r2, [pc, #292]	@ (8005120 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8004ffc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005000:	637b      	str	r3, [r7, #52]	@ 0x34
 8005002:	f000 bc6c 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8005006:	2300      	movs	r3, #0
 8005008:	637b      	str	r3, [r7, #52]	@ 0x34
 800500a:	f000 bc68 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 800500e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005012:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 8005016:	430b      	orrs	r3, r1
 8005018:	d14c      	bne.n	80050b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800501a:	4b40      	ldr	r3, [pc, #256]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800501c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005020:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005024:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8005026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005028:	2b00      	cmp	r3, #0
 800502a:	d104      	bne.n	8005036 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800502c:	f7fe f916 	bl	800325c <HAL_RCC_GetPCLK1Freq>
 8005030:	6378      	str	r0, [r7, #52]	@ 0x34
 8005032:	f000 bc54 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8005036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005038:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800503c:	d104      	bne.n	8005048 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800503e:	f7fd fff1 	bl	8003024 <HAL_RCC_GetSysClockFreq>
 8005042:	6378      	str	r0, [r7, #52]	@ 0x34
 8005044:	f000 bc4b 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8005048:	4b34      	ldr	r3, [pc, #208]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005050:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005054:	d107      	bne.n	8005066 <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
 8005056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005058:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800505c:	d103      	bne.n	8005066 <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
    {
      frequency = HSI_VALUE;
 800505e:	4b31      	ldr	r3, [pc, #196]	@ (8005124 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8005060:	637b      	str	r3, [r7, #52]	@ 0x34
 8005062:	f000 bc3c 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 8005066:	4b2d      	ldr	r3, [pc, #180]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f003 0320 	and.w	r3, r3, #32
 800506e:	2b20      	cmp	r3, #32
 8005070:	d11c      	bne.n	80050ac <HAL_RCCEx_GetPeriphCLKFreq+0xa34>
 8005072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005074:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005078:	d118      	bne.n	80050ac <HAL_RCCEx_GetPeriphCLKFreq+0xa34>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800507a:	4b28      	ldr	r3, [pc, #160]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005082:	2b00      	cmp	r3, #0
 8005084:	d005      	beq.n	8005092 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8005086:	4b25      	ldr	r3, [pc, #148]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8005088:	689b      	ldr	r3, [r3, #8]
 800508a:	0e1b      	lsrs	r3, r3, #24
 800508c:	f003 030f 	and.w	r3, r3, #15
 8005090:	e006      	b.n	80050a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>
 8005092:	4b22      	ldr	r3, [pc, #136]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8005094:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005098:	041b      	lsls	r3, r3, #16
 800509a:	0e1b      	lsrs	r3, r3, #24
 800509c:	f003 030f 	and.w	r3, r3, #15
 80050a0:	4a1f      	ldr	r2, [pc, #124]	@ (8005120 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 80050a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80050a8:	f000 bc19 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 80050ac:	2300      	movs	r3, #0
 80050ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80050b0:	f000 bc15 	b.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 80050b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80050b8:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80050bc:	430b      	orrs	r3, r1
 80050be:	d157      	bne.n	8005170 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80050c0:	4b16      	ldr	r3, [pc, #88]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80050c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80050c6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80050ca:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80050cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ce:	2bc0      	cmp	r3, #192	@ 0xc0
 80050d0:	d02a      	beq.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 80050d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050d4:	2bc0      	cmp	r3, #192	@ 0xc0
 80050d6:	d848      	bhi.n	800516a <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 80050d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050da:	2b80      	cmp	r3, #128	@ 0x80
 80050dc:	d00d      	beq.n	80050fa <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 80050de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e0:	2b80      	cmp	r3, #128	@ 0x80
 80050e2:	d842      	bhi.n	800516a <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 80050e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d003      	beq.n	80050f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa7a>
 80050ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ec:	2b40      	cmp	r3, #64	@ 0x40
 80050ee:	d011      	beq.n	8005114 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 80050f0:	e03b      	b.n	800516a <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 80050f2:	f7fe f8db 	bl	80032ac <HAL_RCC_GetPCLK3Freq>
 80050f6:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80050f8:	e3f1      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80050fa:	4b08      	ldr	r3, [pc, #32]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005102:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005106:	d102      	bne.n	800510e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSI_VALUE;
 8005108:	4b06      	ldr	r3, [pc, #24]	@ (8005124 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800510a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800510c:	e3e7      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800510e:	2300      	movs	r3, #0
 8005110:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005112:	e3e4      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8005114:	f7fd ff86 	bl	8003024 <HAL_RCC_GetSysClockFreq>
 8005118:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800511a:	e3e0      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 800511c:	46020c00 	.word	0x46020c00
 8005120:	080091e0 	.word	0x080091e0
 8005124:	00f42400 	.word	0x00f42400
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005128:	4ba3      	ldr	r3, [pc, #652]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f003 0320 	and.w	r3, r3, #32
 8005130:	2b20      	cmp	r3, #32
 8005132:	d117      	bne.n	8005164 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005134:	4ba0      	ldr	r3, [pc, #640]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800513c:	2b00      	cmp	r3, #0
 800513e:	d005      	beq.n	800514c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>
 8005140:	4b9d      	ldr	r3, [pc, #628]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	0e1b      	lsrs	r3, r3, #24
 8005146:	f003 030f 	and.w	r3, r3, #15
 800514a:	e006      	b.n	800515a <HAL_RCCEx_GetPeriphCLKFreq+0xae2>
 800514c:	4b9a      	ldr	r3, [pc, #616]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800514e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005152:	041b      	lsls	r3, r3, #16
 8005154:	0e1b      	lsrs	r3, r3, #24
 8005156:	f003 030f 	and.w	r3, r3, #15
 800515a:	4a98      	ldr	r2, [pc, #608]	@ (80053bc <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 800515c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005160:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005162:	e3bc      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8005164:	2300      	movs	r3, #0
 8005166:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005168:	e3b9      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      default:
      {
        frequency = 0U;
 800516a:	2300      	movs	r3, #0
 800516c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800516e:	e3b6      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 8005170:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005174:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 8005178:	430b      	orrs	r3, r1
 800517a:	d147      	bne.n	800520c <HAL_RCCEx_GetPeriphCLKFreq+0xb94>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800517c:	4b8e      	ldr	r3, [pc, #568]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800517e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005182:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005186:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8005188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800518a:	2b00      	cmp	r3, #0
 800518c:	d103      	bne.n	8005196 <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800518e:	f7fe f865 	bl	800325c <HAL_RCC_GetPCLK1Freq>
 8005192:	6378      	str	r0, [r7, #52]	@ 0x34
 8005194:	e3a3      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8005196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005198:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800519c:	d103      	bne.n	80051a6 <HAL_RCCEx_GetPeriphCLKFreq+0xb2e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800519e:	f7fd ff41 	bl	8003024 <HAL_RCC_GetSysClockFreq>
 80051a2:	6378      	str	r0, [r7, #52]	@ 0x34
 80051a4:	e39b      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 80051a6:	4b84      	ldr	r3, [pc, #528]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051b2:	d106      	bne.n	80051c2 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
 80051b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051ba:	d102      	bne.n	80051c2 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
    {
      frequency = HSI_VALUE;
 80051bc:	4b80      	ldr	r3, [pc, #512]	@ (80053c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 80051be:	637b      	str	r3, [r7, #52]	@ 0x34
 80051c0:	e38d      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 80051c2:	4b7d      	ldr	r3, [pc, #500]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f003 0320 	and.w	r3, r3, #32
 80051ca:	2b20      	cmp	r3, #32
 80051cc:	d11b      	bne.n	8005206 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
 80051ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051d0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80051d4:	d117      	bne.n	8005206 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80051d6:	4b78      	ldr	r3, [pc, #480]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80051d8:	689b      	ldr	r3, [r3, #8]
 80051da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d005      	beq.n	80051ee <HAL_RCCEx_GetPeriphCLKFreq+0xb76>
 80051e2:	4b75      	ldr	r3, [pc, #468]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	0e1b      	lsrs	r3, r3, #24
 80051e8:	f003 030f 	and.w	r3, r3, #15
 80051ec:	e006      	b.n	80051fc <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
 80051ee:	4b72      	ldr	r3, [pc, #456]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80051f0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80051f4:	041b      	lsls	r3, r3, #16
 80051f6:	0e1b      	lsrs	r3, r3, #24
 80051f8:	f003 030f 	and.w	r3, r3, #15
 80051fc:	4a6f      	ldr	r2, [pc, #444]	@ (80053bc <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 80051fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005202:	637b      	str	r3, [r7, #52]	@ 0x34
 8005204:	e36b      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 8005206:	2300      	movs	r3, #0
 8005208:	637b      	str	r3, [r7, #52]	@ 0x34
 800520a:	e368      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 800520c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005210:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8005214:	430b      	orrs	r3, r1
 8005216:	d164      	bne.n	80052e2 <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8005218:	4b67      	ldr	r3, [pc, #412]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800521a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800521e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005222:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8005224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005226:	2b00      	cmp	r3, #0
 8005228:	d120      	bne.n	800526c <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800522a:	4b63      	ldr	r3, [pc, #396]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f003 0320 	and.w	r3, r3, #32
 8005232:	2b20      	cmp	r3, #32
 8005234:	d117      	bne.n	8005266 <HAL_RCCEx_GetPeriphCLKFreq+0xbee>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005236:	4b60      	ldr	r3, [pc, #384]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800523e:	2b00      	cmp	r3, #0
 8005240:	d005      	beq.n	800524e <HAL_RCCEx_GetPeriphCLKFreq+0xbd6>
 8005242:	4b5d      	ldr	r3, [pc, #372]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	0e1b      	lsrs	r3, r3, #24
 8005248:	f003 030f 	and.w	r3, r3, #15
 800524c:	e006      	b.n	800525c <HAL_RCCEx_GetPeriphCLKFreq+0xbe4>
 800524e:	4b5a      	ldr	r3, [pc, #360]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8005250:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005254:	041b      	lsls	r3, r3, #16
 8005256:	0e1b      	lsrs	r3, r3, #24
 8005258:	f003 030f 	and.w	r3, r3, #15
 800525c:	4a57      	ldr	r2, [pc, #348]	@ (80053bc <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 800525e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005262:	637b      	str	r3, [r7, #52]	@ 0x34
 8005264:	e33b      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 8005266:	2300      	movs	r3, #0
 8005268:	637b      	str	r3, [r7, #52]	@ 0x34
 800526a:	e338      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 800526c:	4b52      	ldr	r3, [pc, #328]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800526e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005272:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005276:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800527a:	d112      	bne.n	80052a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
 800527c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800527e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005282:	d10e      	bne.n	80052a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005284:	4b4c      	ldr	r3, [pc, #304]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8005286:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800528a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800528e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005292:	d102      	bne.n	800529a <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
      {
        frequency = LSI_VALUE / 128U;
 8005294:	23fa      	movs	r3, #250	@ 0xfa
 8005296:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005298:	e321      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 800529a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800529e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80052a0:	e31d      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 80052a2:	4b45      	ldr	r3, [pc, #276]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052ae:	d106      	bne.n	80052be <HAL_RCCEx_GetPeriphCLKFreq+0xc46>
 80052b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052b6:	d102      	bne.n	80052be <HAL_RCCEx_GetPeriphCLKFreq+0xc46>
    {
      frequency = HSI_VALUE;
 80052b8:	4b41      	ldr	r3, [pc, #260]	@ (80053c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 80052ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80052bc:	e30f      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 80052be:	4b3e      	ldr	r3, [pc, #248]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80052c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80052c4:	f003 0302 	and.w	r3, r3, #2
 80052c8:	2b02      	cmp	r3, #2
 80052ca:	d107      	bne.n	80052dc <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
 80052cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052d2:	d103      	bne.n	80052dc <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
    {
      frequency = LSE_VALUE;
 80052d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80052da:	e300      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 80052dc:	2300      	movs	r3, #0
 80052de:	637b      	str	r3, [r7, #52]	@ 0x34
 80052e0:	e2fd      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 80052e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80052e6:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 80052ea:	430b      	orrs	r3, r1
 80052ec:	d16a      	bne.n	80053c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80052ee:	4b32      	ldr	r3, [pc, #200]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80052f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80052f4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80052f8:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 80052fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d120      	bne.n	8005342 <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005300:	4b2d      	ldr	r3, [pc, #180]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f003 0320 	and.w	r3, r3, #32
 8005308:	2b20      	cmp	r3, #32
 800530a:	d117      	bne.n	800533c <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800530c:	4b2a      	ldr	r3, [pc, #168]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005314:	2b00      	cmp	r3, #0
 8005316:	d005      	beq.n	8005324 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 8005318:	4b27      	ldr	r3, [pc, #156]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	0e1b      	lsrs	r3, r3, #24
 800531e:	f003 030f 	and.w	r3, r3, #15
 8005322:	e006      	b.n	8005332 <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
 8005324:	4b24      	ldr	r3, [pc, #144]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8005326:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800532a:	041b      	lsls	r3, r3, #16
 800532c:	0e1b      	lsrs	r3, r3, #24
 800532e:	f003 030f 	and.w	r3, r3, #15
 8005332:	4a22      	ldr	r2, [pc, #136]	@ (80053bc <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8005334:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005338:	637b      	str	r3, [r7, #52]	@ 0x34
 800533a:	e2d0      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 800533c:	2300      	movs	r3, #0
 800533e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005340:	e2cd      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8005342:	4b1d      	ldr	r3, [pc, #116]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8005344:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005348:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800534c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005350:	d112      	bne.n	8005378 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 8005352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005354:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005358:	d10e      	bne.n	8005378 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800535a:	4b17      	ldr	r3, [pc, #92]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800535c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005360:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005364:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005368:	d102      	bne.n	8005370 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
      {
        frequency = LSI_VALUE / 128U;
 800536a:	23fa      	movs	r3, #250	@ 0xfa
 800536c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800536e:	e2b6      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8005370:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005374:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005376:	e2b2      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8005378:	4b0f      	ldr	r3, [pc, #60]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005380:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005384:	d106      	bne.n	8005394 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 8005386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005388:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800538c:	d102      	bne.n	8005394 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
    {
      frequency = HSI_VALUE;
 800538e:	4b0c      	ldr	r3, [pc, #48]	@ (80053c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8005390:	637b      	str	r3, [r7, #52]	@ 0x34
 8005392:	e2a4      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8005394:	4b08      	ldr	r3, [pc, #32]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8005396:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800539a:	f003 0302 	and.w	r3, r3, #2
 800539e:	2b02      	cmp	r3, #2
 80053a0:	d107      	bne.n	80053b2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 80053a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80053a8:	d103      	bne.n	80053b2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
    {
      frequency = LSE_VALUE;
 80053aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80053ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80053b0:	e295      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 80053b2:	2300      	movs	r3, #0
 80053b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80053b6:	e292      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 80053b8:	46020c00 	.word	0x46020c00
 80053bc:	080091e0 	.word	0x080091e0
 80053c0:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 80053c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80053c8:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80053cc:	430b      	orrs	r3, r1
 80053ce:	d147      	bne.n	8005460 <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80053d0:	4b9a      	ldr	r3, [pc, #616]	@ (800563c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80053d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053d6:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80053da:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 80053dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d103      	bne.n	80053ea <HAL_RCCEx_GetPeriphCLKFreq+0xd72>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80053e2:	f7fd ff3b 	bl	800325c <HAL_RCC_GetPCLK1Freq>
 80053e6:	6378      	str	r0, [r7, #52]	@ 0x34
 80053e8:	e279      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 80053ea:	4b94      	ldr	r3, [pc, #592]	@ (800563c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80053ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80053f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80053f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80053f8:	d112      	bne.n	8005420 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
 80053fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053fc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005400:	d10e      	bne.n	8005420 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005402:	4b8e      	ldr	r3, [pc, #568]	@ (800563c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8005404:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005408:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800540c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005410:	d102      	bne.n	8005418 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
      {
        frequency = LSI_VALUE / 128U;
 8005412:	23fa      	movs	r3, #250	@ 0xfa
 8005414:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005416:	e262      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8005418:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800541c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800541e:	e25e      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8005420:	4b86      	ldr	r3, [pc, #536]	@ (800563c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005428:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800542c:	d106      	bne.n	800543c <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>
 800542e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005430:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005434:	d102      	bne.n	800543c <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>
    {
      frequency = HSI_VALUE;
 8005436:	4b82      	ldr	r3, [pc, #520]	@ (8005640 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8005438:	637b      	str	r3, [r7, #52]	@ 0x34
 800543a:	e250      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 800543c:	4b7f      	ldr	r3, [pc, #508]	@ (800563c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800543e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005442:	f003 0302 	and.w	r3, r3, #2
 8005446:	2b02      	cmp	r3, #2
 8005448:	d107      	bne.n	800545a <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
 800544a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800544c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005450:	d103      	bne.n	800545a <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
    {
      frequency = LSE_VALUE;
 8005452:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005456:	637b      	str	r3, [r7, #52]	@ 0x34
 8005458:	e241      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 800545a:	2300      	movs	r3, #0
 800545c:	637b      	str	r3, [r7, #52]	@ 0x34
 800545e:	e23e      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 8005460:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005464:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8005468:	430b      	orrs	r3, r1
 800546a:	d12d      	bne.n	80054c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe50>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 800546c:	4b73      	ldr	r3, [pc, #460]	@ (800563c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800546e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005472:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8005476:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 8005478:	4b70      	ldr	r3, [pc, #448]	@ (800563c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005480:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005484:	d105      	bne.n	8005492 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
 8005486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005488:	2b00      	cmp	r3, #0
 800548a:	d102      	bne.n	8005492 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
    {
      frequency = HSE_VALUE;
 800548c:	4b6c      	ldr	r3, [pc, #432]	@ (8005640 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 800548e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005490:	e225      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8005492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005494:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005498:	d107      	bne.n	80054aa <HAL_RCCEx_GetPeriphCLKFreq+0xe32>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800549a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800549e:	4618      	mov	r0, r3
 80054a0:	f7fe fcdc 	bl	8003e5c <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 80054a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80054a8:	e219      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 80054aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80054b0:	d107      	bne.n	80054c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80054b2:	f107 0318 	add.w	r3, r7, #24
 80054b6:	4618      	mov	r0, r3
 80054b8:	f7fe fe2a 	bl	8004110 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 80054bc:	69bb      	ldr	r3, [r7, #24]
 80054be:	637b      	str	r3, [r7, #52]	@ 0x34
 80054c0:	e20d      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 80054c2:	2300      	movs	r3, #0
 80054c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80054c6:	e20a      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 80054c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054cc:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 80054d0:	430b      	orrs	r3, r1
 80054d2:	d156      	bne.n	8005582 <HAL_RCCEx_GetPeriphCLKFreq+0xf0a>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80054d4:	4b59      	ldr	r3, [pc, #356]	@ (800563c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80054d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80054da:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80054de:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 80054e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054e2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80054e6:	d028      	beq.n	800553a <HAL_RCCEx_GetPeriphCLKFreq+0xec2>
 80054e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ea:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80054ee:	d845      	bhi.n	800557c <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 80054f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80054f6:	d013      	beq.n	8005520 <HAL_RCCEx_GetPeriphCLKFreq+0xea8>
 80054f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054fa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80054fe:	d83d      	bhi.n	800557c <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 8005500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005502:	2b00      	cmp	r3, #0
 8005504:	d004      	beq.n	8005510 <HAL_RCCEx_GetPeriphCLKFreq+0xe98>
 8005506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005508:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800550c:	d004      	beq.n	8005518 <HAL_RCCEx_GetPeriphCLKFreq+0xea0>
 800550e:	e035      	b.n	800557c <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 8005510:	f7fd feb8 	bl	8003284 <HAL_RCC_GetPCLK2Freq>
 8005514:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005516:	e1e2      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8005518:	f7fd fd84 	bl	8003024 <HAL_RCC_GetSysClockFreq>
 800551c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800551e:	e1de      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005520:	4b46      	ldr	r3, [pc, #280]	@ (800563c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005528:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800552c:	d102      	bne.n	8005534 <HAL_RCCEx_GetPeriphCLKFreq+0xebc>
        {
          frequency = HSI_VALUE;
 800552e:	4b44      	ldr	r3, [pc, #272]	@ (8005640 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8005530:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005532:	e1d4      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8005534:	2300      	movs	r3, #0
 8005536:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005538:	e1d1      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800553a:	4b40      	ldr	r3, [pc, #256]	@ (800563c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f003 0320 	and.w	r3, r3, #32
 8005542:	2b20      	cmp	r3, #32
 8005544:	d117      	bne.n	8005576 <HAL_RCCEx_GetPeriphCLKFreq+0xefe>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005546:	4b3d      	ldr	r3, [pc, #244]	@ (800563c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800554e:	2b00      	cmp	r3, #0
 8005550:	d005      	beq.n	800555e <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
 8005552:	4b3a      	ldr	r3, [pc, #232]	@ (800563c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8005554:	689b      	ldr	r3, [r3, #8]
 8005556:	0e1b      	lsrs	r3, r3, #24
 8005558:	f003 030f 	and.w	r3, r3, #15
 800555c:	e006      	b.n	800556c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 800555e:	4b37      	ldr	r3, [pc, #220]	@ (800563c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8005560:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005564:	041b      	lsls	r3, r3, #16
 8005566:	0e1b      	lsrs	r3, r3, #24
 8005568:	f003 030f 	and.w	r3, r3, #15
 800556c:	4a35      	ldr	r2, [pc, #212]	@ (8005644 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 800556e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005572:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005574:	e1b3      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8005576:	2300      	movs	r3, #0
 8005578:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800557a:	e1b0      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 800557c:	2300      	movs	r3, #0
 800557e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005580:	e1ad      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 8005582:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005586:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 800558a:	430b      	orrs	r3, r1
 800558c:	d15c      	bne.n	8005648 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800558e:	4b2b      	ldr	r3, [pc, #172]	@ (800563c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8005590:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005594:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005598:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 800559a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800559c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80055a0:	d028      	beq.n	80055f4 <HAL_RCCEx_GetPeriphCLKFreq+0xf7c>
 80055a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055a4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80055a8:	d845      	bhi.n	8005636 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 80055aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80055b0:	d013      	beq.n	80055da <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
 80055b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80055b8:	d83d      	bhi.n	8005636 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 80055ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d004      	beq.n	80055ca <HAL_RCCEx_GetPeriphCLKFreq+0xf52>
 80055c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055c6:	d004      	beq.n	80055d2 <HAL_RCCEx_GetPeriphCLKFreq+0xf5a>
 80055c8:	e035      	b.n	8005636 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 80055ca:	f7fd fe47 	bl	800325c <HAL_RCC_GetPCLK1Freq>
 80055ce:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80055d0:	e185      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80055d2:	f7fd fd27 	bl	8003024 <HAL_RCC_GetSysClockFreq>
 80055d6:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80055d8:	e181      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80055da:	4b18      	ldr	r3, [pc, #96]	@ (800563c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055e6:	d102      	bne.n	80055ee <HAL_RCCEx_GetPeriphCLKFreq+0xf76>
        {
          frequency = HSI_VALUE;
 80055e8:	4b15      	ldr	r3, [pc, #84]	@ (8005640 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 80055ea:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80055ec:	e177      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80055ee:	2300      	movs	r3, #0
 80055f0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80055f2:	e174      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80055f4:	4b11      	ldr	r3, [pc, #68]	@ (800563c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f003 0320 	and.w	r3, r3, #32
 80055fc:	2b20      	cmp	r3, #32
 80055fe:	d117      	bne.n	8005630 <HAL_RCCEx_GetPeriphCLKFreq+0xfb8>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005600:	4b0e      	ldr	r3, [pc, #56]	@ (800563c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005608:	2b00      	cmp	r3, #0
 800560a:	d005      	beq.n	8005618 <HAL_RCCEx_GetPeriphCLKFreq+0xfa0>
 800560c:	4b0b      	ldr	r3, [pc, #44]	@ (800563c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800560e:	689b      	ldr	r3, [r3, #8]
 8005610:	0e1b      	lsrs	r3, r3, #24
 8005612:	f003 030f 	and.w	r3, r3, #15
 8005616:	e006      	b.n	8005626 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 8005618:	4b08      	ldr	r3, [pc, #32]	@ (800563c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800561a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800561e:	041b      	lsls	r3, r3, #16
 8005620:	0e1b      	lsrs	r3, r3, #24
 8005622:	f003 030f 	and.w	r3, r3, #15
 8005626:	4a07      	ldr	r2, [pc, #28]	@ (8005644 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 8005628:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800562c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800562e:	e156      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8005630:	2300      	movs	r3, #0
 8005632:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005634:	e153      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8005636:	2300      	movs	r3, #0
 8005638:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800563a:	e150      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 800563c:	46020c00 	.word	0x46020c00
 8005640:	00f42400 	.word	0x00f42400
 8005644:	080091e0 	.word	0x080091e0
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 8005648:	e9d7 2300 	ldrd	r2, r3, [r7]
 800564c:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8005650:	430b      	orrs	r3, r1
 8005652:	d176      	bne.n	8005742 <HAL_RCCEx_GetPeriphCLKFreq+0x10ca>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8005654:	4ba4      	ldr	r3, [pc, #656]	@ (80058e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8005656:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800565a:	f003 0318 	and.w	r3, r3, #24
 800565e:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8005660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005662:	2b18      	cmp	r3, #24
 8005664:	d86a      	bhi.n	800573c <HAL_RCCEx_GetPeriphCLKFreq+0x10c4>
 8005666:	a201      	add	r2, pc, #4	@ (adr r2, 800566c <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8005668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800566c:	080056d1 	.word	0x080056d1
 8005670:	0800573d 	.word	0x0800573d
 8005674:	0800573d 	.word	0x0800573d
 8005678:	0800573d 	.word	0x0800573d
 800567c:	0800573d 	.word	0x0800573d
 8005680:	0800573d 	.word	0x0800573d
 8005684:	0800573d 	.word	0x0800573d
 8005688:	0800573d 	.word	0x0800573d
 800568c:	080056d9 	.word	0x080056d9
 8005690:	0800573d 	.word	0x0800573d
 8005694:	0800573d 	.word	0x0800573d
 8005698:	0800573d 	.word	0x0800573d
 800569c:	0800573d 	.word	0x0800573d
 80056a0:	0800573d 	.word	0x0800573d
 80056a4:	0800573d 	.word	0x0800573d
 80056a8:	0800573d 	.word	0x0800573d
 80056ac:	080056e1 	.word	0x080056e1
 80056b0:	0800573d 	.word	0x0800573d
 80056b4:	0800573d 	.word	0x0800573d
 80056b8:	0800573d 	.word	0x0800573d
 80056bc:	0800573d 	.word	0x0800573d
 80056c0:	0800573d 	.word	0x0800573d
 80056c4:	0800573d 	.word	0x0800573d
 80056c8:	0800573d 	.word	0x0800573d
 80056cc:	080056fb 	.word	0x080056fb
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 80056d0:	f7fd fdec 	bl	80032ac <HAL_RCC_GetPCLK3Freq>
 80056d4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80056d6:	e102      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80056d8:	f7fd fca4 	bl	8003024 <HAL_RCC_GetSysClockFreq>
 80056dc:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80056de:	e0fe      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80056e0:	4b81      	ldr	r3, [pc, #516]	@ (80058e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056ec:	d102      	bne.n	80056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x107c>
        {
          frequency = HSI_VALUE;
 80056ee:	4b7f      	ldr	r3, [pc, #508]	@ (80058ec <HAL_RCCEx_GetPeriphCLKFreq+0x1274>)
 80056f0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80056f2:	e0f4      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80056f4:	2300      	movs	r3, #0
 80056f6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80056f8:	e0f1      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80056fa:	4b7b      	ldr	r3, [pc, #492]	@ (80058e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f003 0320 	and.w	r3, r3, #32
 8005702:	2b20      	cmp	r3, #32
 8005704:	d117      	bne.n	8005736 <HAL_RCCEx_GetPeriphCLKFreq+0x10be>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005706:	4b78      	ldr	r3, [pc, #480]	@ (80058e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800570e:	2b00      	cmp	r3, #0
 8005710:	d005      	beq.n	800571e <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 8005712:	4b75      	ldr	r3, [pc, #468]	@ (80058e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8005714:	689b      	ldr	r3, [r3, #8]
 8005716:	0e1b      	lsrs	r3, r3, #24
 8005718:	f003 030f 	and.w	r3, r3, #15
 800571c:	e006      	b.n	800572c <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>
 800571e:	4b72      	ldr	r3, [pc, #456]	@ (80058e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8005720:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005724:	041b      	lsls	r3, r3, #16
 8005726:	0e1b      	lsrs	r3, r3, #24
 8005728:	f003 030f 	and.w	r3, r3, #15
 800572c:	4a70      	ldr	r2, [pc, #448]	@ (80058f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 800572e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005732:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005734:	e0d3      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8005736:	2300      	movs	r3, #0
 8005738:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800573a:	e0d0      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 800573c:	2300      	movs	r3, #0
 800573e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005740:	e0cd      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 8005742:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005746:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 800574a:	430b      	orrs	r3, r1
 800574c:	d155      	bne.n	80057fa <HAL_RCCEx_GetPeriphCLKFreq+0x1182>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800574e:	4b66      	ldr	r3, [pc, #408]	@ (80058e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8005750:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005754:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8005758:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800575a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800575c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005760:	d013      	beq.n	800578a <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
 8005762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005764:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005768:	d844      	bhi.n	80057f4 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
 800576a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800576c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005770:	d013      	beq.n	800579a <HAL_RCCEx_GetPeriphCLKFreq+0x1122>
 8005772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005774:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005778:	d83c      	bhi.n	80057f4 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
 800577a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800577c:	2b00      	cmp	r3, #0
 800577e:	d014      	beq.n	80057aa <HAL_RCCEx_GetPeriphCLKFreq+0x1132>
 8005780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005782:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005786:	d014      	beq.n	80057b2 <HAL_RCCEx_GetPeriphCLKFreq+0x113a>
 8005788:	e034      	b.n	80057f4 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800578a:	f107 0318 	add.w	r3, r7, #24
 800578e:	4618      	mov	r0, r3
 8005790:	f7fe fcbe 	bl	8004110 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8005794:	69fb      	ldr	r3, [r7, #28]
 8005796:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005798:	e0a1      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800579a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800579e:	4618      	mov	r0, r3
 80057a0:	f7fe fb5c 	bl	8003e5c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 80057a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057a6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80057a8:	e099      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80057aa:	f7fd fc3b 	bl	8003024 <HAL_RCC_GetSysClockFreq>
 80057ae:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80057b0:	e095      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80057b2:	4b4d      	ldr	r3, [pc, #308]	@ (80058e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f003 0320 	and.w	r3, r3, #32
 80057ba:	2b20      	cmp	r3, #32
 80057bc:	d117      	bne.n	80057ee <HAL_RCCEx_GetPeriphCLKFreq+0x1176>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80057be:	4b4a      	ldr	r3, [pc, #296]	@ (80058e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80057c0:	689b      	ldr	r3, [r3, #8]
 80057c2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d005      	beq.n	80057d6 <HAL_RCCEx_GetPeriphCLKFreq+0x115e>
 80057ca:	4b47      	ldr	r3, [pc, #284]	@ (80058e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80057cc:	689b      	ldr	r3, [r3, #8]
 80057ce:	0e1b      	lsrs	r3, r3, #24
 80057d0:	f003 030f 	and.w	r3, r3, #15
 80057d4:	e006      	b.n	80057e4 <HAL_RCCEx_GetPeriphCLKFreq+0x116c>
 80057d6:	4b44      	ldr	r3, [pc, #272]	@ (80058e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80057d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80057dc:	041b      	lsls	r3, r3, #16
 80057de:	0e1b      	lsrs	r3, r3, #24
 80057e0:	f003 030f 	and.w	r3, r3, #15
 80057e4:	4a42      	ldr	r2, [pc, #264]	@ (80058f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 80057e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057ea:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80057ec:	e077      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80057ee:	2300      	movs	r3, #0
 80057f0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80057f2:	e074      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 80057f4:	2300      	movs	r3, #0
 80057f6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80057f8:	e071      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 80057fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80057fe:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8005802:	430b      	orrs	r3, r1
 8005804:	d131      	bne.n	800586a <HAL_RCCEx_GetPeriphCLKFreq+0x11f2>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 8005806:	4b38      	ldr	r3, [pc, #224]	@ (80058e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8005808:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800580c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005810:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 8005812:	4b35      	ldr	r3, [pc, #212]	@ (80058e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8005814:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005818:	f003 0302 	and.w	r3, r3, #2
 800581c:	2b02      	cmp	r3, #2
 800581e:	d106      	bne.n	800582e <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
 8005820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005822:	2b00      	cmp	r3, #0
 8005824:	d103      	bne.n	800582e <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
    {
      frequency = LSE_VALUE;
 8005826:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800582a:	637b      	str	r3, [r7, #52]	@ 0x34
 800582c:	e057      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 800582e:	4b2e      	ldr	r3, [pc, #184]	@ (80058e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8005830:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005834:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005838:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800583c:	d112      	bne.n	8005864 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
 800583e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005840:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005844:	d10e      	bne.n	8005864 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005846:	4b28      	ldr	r3, [pc, #160]	@ (80058e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8005848:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800584c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005850:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005854:	d102      	bne.n	800585c <HAL_RCCEx_GetPeriphCLKFreq+0x11e4>
      {
        frequency = LSI_VALUE / 128U;
 8005856:	23fa      	movs	r3, #250	@ 0xfa
 8005858:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800585a:	e040      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 800585c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005860:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005862:	e03c      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 8005864:	2300      	movs	r3, #0
 8005866:	637b      	str	r3, [r7, #52]	@ 0x34
 8005868:	e039      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 800586a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800586e:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8005872:	430b      	orrs	r3, r1
 8005874:	d131      	bne.n	80058da <HAL_RCCEx_GetPeriphCLKFreq+0x1262>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8005876:	4b1c      	ldr	r3, [pc, #112]	@ (80058e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8005878:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800587c:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005880:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8005882:	4b19      	ldr	r3, [pc, #100]	@ (80058e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800588a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800588e:	d105      	bne.n	800589c <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
 8005890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005892:	2b00      	cmp	r3, #0
 8005894:	d102      	bne.n	800589c <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
    {
      frequency = HSI48_VALUE;
 8005896:	4b17      	ldr	r3, [pc, #92]	@ (80058f4 <HAL_RCCEx_GetPeriphCLKFreq+0x127c>)
 8005898:	637b      	str	r3, [r7, #52]	@ 0x34
 800589a:	e020      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 800589c:	4b12      	ldr	r3, [pc, #72]	@ (80058e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80058a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058a8:	d106      	bne.n	80058b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
 80058aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058b0:	d102      	bne.n	80058b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
    {
      frequency = HSI48_VALUE >> 1U ;
 80058b2:	4b11      	ldr	r3, [pc, #68]	@ (80058f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80058b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80058b6:	e012      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 80058b8:	4b0b      	ldr	r3, [pc, #44]	@ (80058e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058c4:	d106      	bne.n	80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
 80058c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058cc:	d102      	bne.n	80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
    {
      frequency = HSI_VALUE;
 80058ce:	4b07      	ldr	r3, [pc, #28]	@ (80058ec <HAL_RCCEx_GetPeriphCLKFreq+0x1274>)
 80058d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80058d2:	e004      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 80058d4:	2300      	movs	r3, #0
 80058d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80058d8:	e001      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 80058da:	2300      	movs	r3, #0
 80058dc:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 80058de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	3738      	adds	r7, #56	@ 0x38
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bd80      	pop	{r7, pc}
 80058e8:	46020c00 	.word	0x46020c00
 80058ec:	00f42400 	.word	0x00f42400
 80058f0:	080091e0 	.word	0x080091e0
 80058f4:	02dc6c00 	.word	0x02dc6c00
 80058f8:	016e3600 	.word	0x016e3600

080058fc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b084      	sub	sp, #16
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8005904:	4b47      	ldr	r3, [pc, #284]	@ (8005a24 <RCCEx_PLL2_Config+0x128>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a46      	ldr	r2, [pc, #280]	@ (8005a24 <RCCEx_PLL2_Config+0x128>)
 800590a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800590e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005910:	f7fb fd54 	bl	80013bc <HAL_GetTick>
 8005914:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005916:	e008      	b.n	800592a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005918:	f7fb fd50 	bl	80013bc <HAL_GetTick>
 800591c:	4602      	mov	r2, r0
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	1ad3      	subs	r3, r2, r3
 8005922:	2b02      	cmp	r3, #2
 8005924:	d901      	bls.n	800592a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8005926:	2303      	movs	r3, #3
 8005928:	e077      	b.n	8005a1a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800592a:	4b3e      	ldr	r3, [pc, #248]	@ (8005a24 <RCCEx_PLL2_Config+0x128>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005932:	2b00      	cmp	r3, #0
 8005934:	d1f0      	bne.n	8005918 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8005936:	4b3b      	ldr	r3, [pc, #236]	@ (8005a24 <RCCEx_PLL2_Config+0x128>)
 8005938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800593a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800593e:	f023 0303 	bic.w	r3, r3, #3
 8005942:	687a      	ldr	r2, [r7, #4]
 8005944:	6811      	ldr	r1, [r2, #0]
 8005946:	687a      	ldr	r2, [r7, #4]
 8005948:	6852      	ldr	r2, [r2, #4]
 800594a:	3a01      	subs	r2, #1
 800594c:	0212      	lsls	r2, r2, #8
 800594e:	430a      	orrs	r2, r1
 8005950:	4934      	ldr	r1, [pc, #208]	@ (8005a24 <RCCEx_PLL2_Config+0x128>)
 8005952:	4313      	orrs	r3, r2
 8005954:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8005956:	4b33      	ldr	r3, [pc, #204]	@ (8005a24 <RCCEx_PLL2_Config+0x128>)
 8005958:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800595a:	4b33      	ldr	r3, [pc, #204]	@ (8005a28 <RCCEx_PLL2_Config+0x12c>)
 800595c:	4013      	ands	r3, r2
 800595e:	687a      	ldr	r2, [r7, #4]
 8005960:	6892      	ldr	r2, [r2, #8]
 8005962:	3a01      	subs	r2, #1
 8005964:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8005968:	687a      	ldr	r2, [r7, #4]
 800596a:	68d2      	ldr	r2, [r2, #12]
 800596c:	3a01      	subs	r2, #1
 800596e:	0252      	lsls	r2, r2, #9
 8005970:	b292      	uxth	r2, r2
 8005972:	4311      	orrs	r1, r2
 8005974:	687a      	ldr	r2, [r7, #4]
 8005976:	6912      	ldr	r2, [r2, #16]
 8005978:	3a01      	subs	r2, #1
 800597a:	0412      	lsls	r2, r2, #16
 800597c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8005980:	4311      	orrs	r1, r2
 8005982:	687a      	ldr	r2, [r7, #4]
 8005984:	6952      	ldr	r2, [r2, #20]
 8005986:	3a01      	subs	r2, #1
 8005988:	0612      	lsls	r2, r2, #24
 800598a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800598e:	430a      	orrs	r2, r1
 8005990:	4924      	ldr	r1, [pc, #144]	@ (8005a24 <RCCEx_PLL2_Config+0x128>)
 8005992:	4313      	orrs	r3, r2
 8005994:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8005996:	4b23      	ldr	r3, [pc, #140]	@ (8005a24 <RCCEx_PLL2_Config+0x128>)
 8005998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800599a:	f023 020c 	bic.w	r2, r3, #12
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	699b      	ldr	r3, [r3, #24]
 80059a2:	4920      	ldr	r1, [pc, #128]	@ (8005a24 <RCCEx_PLL2_Config+0x128>)
 80059a4:	4313      	orrs	r3, r2
 80059a6:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80059a8:	4b1e      	ldr	r3, [pc, #120]	@ (8005a24 <RCCEx_PLL2_Config+0x128>)
 80059aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6a1b      	ldr	r3, [r3, #32]
 80059b0:	491c      	ldr	r1, [pc, #112]	@ (8005a24 <RCCEx_PLL2_Config+0x128>)
 80059b2:	4313      	orrs	r3, r2
 80059b4:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 80059b6:	4b1b      	ldr	r3, [pc, #108]	@ (8005a24 <RCCEx_PLL2_Config+0x128>)
 80059b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ba:	4a1a      	ldr	r2, [pc, #104]	@ (8005a24 <RCCEx_PLL2_Config+0x128>)
 80059bc:	f023 0310 	bic.w	r3, r3, #16
 80059c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80059c2:	4b18      	ldr	r3, [pc, #96]	@ (8005a24 <RCCEx_PLL2_Config+0x128>)
 80059c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80059ca:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80059ce:	687a      	ldr	r2, [r7, #4]
 80059d0:	69d2      	ldr	r2, [r2, #28]
 80059d2:	00d2      	lsls	r2, r2, #3
 80059d4:	4913      	ldr	r1, [pc, #76]	@ (8005a24 <RCCEx_PLL2_Config+0x128>)
 80059d6:	4313      	orrs	r3, r2
 80059d8:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 80059da:	4b12      	ldr	r3, [pc, #72]	@ (8005a24 <RCCEx_PLL2_Config+0x128>)
 80059dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059de:	4a11      	ldr	r2, [pc, #68]	@ (8005a24 <RCCEx_PLL2_Config+0x128>)
 80059e0:	f043 0310 	orr.w	r3, r3, #16
 80059e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 80059e6:	4b0f      	ldr	r3, [pc, #60]	@ (8005a24 <RCCEx_PLL2_Config+0x128>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	4a0e      	ldr	r2, [pc, #56]	@ (8005a24 <RCCEx_PLL2_Config+0x128>)
 80059ec:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80059f0:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80059f2:	f7fb fce3 	bl	80013bc <HAL_GetTick>
 80059f6:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80059f8:	e008      	b.n	8005a0c <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80059fa:	f7fb fcdf 	bl	80013bc <HAL_GetTick>
 80059fe:	4602      	mov	r2, r0
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	1ad3      	subs	r3, r2, r3
 8005a04:	2b02      	cmp	r3, #2
 8005a06:	d901      	bls.n	8005a0c <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8005a08:	2303      	movs	r3, #3
 8005a0a:	e006      	b.n	8005a1a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005a0c:	4b05      	ldr	r3, [pc, #20]	@ (8005a24 <RCCEx_PLL2_Config+0x128>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d0f0      	beq.n	80059fa <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8005a18:	2300      	movs	r3, #0

}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	3710      	adds	r7, #16
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}
 8005a22:	bf00      	nop
 8005a24:	46020c00 	.word	0x46020c00
 8005a28:	80800000 	.word	0x80800000

08005a2c <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b084      	sub	sp, #16
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8005a34:	4b47      	ldr	r3, [pc, #284]	@ (8005b54 <RCCEx_PLL3_Config+0x128>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a46      	ldr	r2, [pc, #280]	@ (8005b54 <RCCEx_PLL3_Config+0x128>)
 8005a3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a3e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005a40:	f7fb fcbc 	bl	80013bc <HAL_GetTick>
 8005a44:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005a46:	e008      	b.n	8005a5a <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005a48:	f7fb fcb8 	bl	80013bc <HAL_GetTick>
 8005a4c:	4602      	mov	r2, r0
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	1ad3      	subs	r3, r2, r3
 8005a52:	2b02      	cmp	r3, #2
 8005a54:	d901      	bls.n	8005a5a <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8005a56:	2303      	movs	r3, #3
 8005a58:	e077      	b.n	8005b4a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005a5a:	4b3e      	ldr	r3, [pc, #248]	@ (8005b54 <RCCEx_PLL3_Config+0x128>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d1f0      	bne.n	8005a48 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8005a66:	4b3b      	ldr	r3, [pc, #236]	@ (8005b54 <RCCEx_PLL3_Config+0x128>)
 8005a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a6a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005a6e:	f023 0303 	bic.w	r3, r3, #3
 8005a72:	687a      	ldr	r2, [r7, #4]
 8005a74:	6811      	ldr	r1, [r2, #0]
 8005a76:	687a      	ldr	r2, [r7, #4]
 8005a78:	6852      	ldr	r2, [r2, #4]
 8005a7a:	3a01      	subs	r2, #1
 8005a7c:	0212      	lsls	r2, r2, #8
 8005a7e:	430a      	orrs	r2, r1
 8005a80:	4934      	ldr	r1, [pc, #208]	@ (8005b54 <RCCEx_PLL3_Config+0x128>)
 8005a82:	4313      	orrs	r3, r2
 8005a84:	630b      	str	r3, [r1, #48]	@ 0x30
 8005a86:	4b33      	ldr	r3, [pc, #204]	@ (8005b54 <RCCEx_PLL3_Config+0x128>)
 8005a88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a8a:	4b33      	ldr	r3, [pc, #204]	@ (8005b58 <RCCEx_PLL3_Config+0x12c>)
 8005a8c:	4013      	ands	r3, r2
 8005a8e:	687a      	ldr	r2, [r7, #4]
 8005a90:	6892      	ldr	r2, [r2, #8]
 8005a92:	3a01      	subs	r2, #1
 8005a94:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8005a98:	687a      	ldr	r2, [r7, #4]
 8005a9a:	68d2      	ldr	r2, [r2, #12]
 8005a9c:	3a01      	subs	r2, #1
 8005a9e:	0252      	lsls	r2, r2, #9
 8005aa0:	b292      	uxth	r2, r2
 8005aa2:	4311      	orrs	r1, r2
 8005aa4:	687a      	ldr	r2, [r7, #4]
 8005aa6:	6912      	ldr	r2, [r2, #16]
 8005aa8:	3a01      	subs	r2, #1
 8005aaa:	0412      	lsls	r2, r2, #16
 8005aac:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8005ab0:	4311      	orrs	r1, r2
 8005ab2:	687a      	ldr	r2, [r7, #4]
 8005ab4:	6952      	ldr	r2, [r2, #20]
 8005ab6:	3a01      	subs	r2, #1
 8005ab8:	0612      	lsls	r2, r2, #24
 8005aba:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8005abe:	430a      	orrs	r2, r1
 8005ac0:	4924      	ldr	r1, [pc, #144]	@ (8005b54 <RCCEx_PLL3_Config+0x128>)
 8005ac2:	4313      	orrs	r3, r2
 8005ac4:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8005ac6:	4b23      	ldr	r3, [pc, #140]	@ (8005b54 <RCCEx_PLL3_Config+0x128>)
 8005ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aca:	f023 020c 	bic.w	r2, r3, #12
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	699b      	ldr	r3, [r3, #24]
 8005ad2:	4920      	ldr	r1, [pc, #128]	@ (8005b54 <RCCEx_PLL3_Config+0x128>)
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8005ad8:	4b1e      	ldr	r3, [pc, #120]	@ (8005b54 <RCCEx_PLL3_Config+0x128>)
 8005ada:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6a1b      	ldr	r3, [r3, #32]
 8005ae0:	491c      	ldr	r1, [pc, #112]	@ (8005b54 <RCCEx_PLL3_Config+0x128>)
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8005ae6:	4b1b      	ldr	r3, [pc, #108]	@ (8005b54 <RCCEx_PLL3_Config+0x128>)
 8005ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aea:	4a1a      	ldr	r2, [pc, #104]	@ (8005b54 <RCCEx_PLL3_Config+0x128>)
 8005aec:	f023 0310 	bic.w	r3, r3, #16
 8005af0:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005af2:	4b18      	ldr	r3, [pc, #96]	@ (8005b54 <RCCEx_PLL3_Config+0x128>)
 8005af4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005af6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005afa:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8005afe:	687a      	ldr	r2, [r7, #4]
 8005b00:	69d2      	ldr	r2, [r2, #28]
 8005b02:	00d2      	lsls	r2, r2, #3
 8005b04:	4913      	ldr	r1, [pc, #76]	@ (8005b54 <RCCEx_PLL3_Config+0x128>)
 8005b06:	4313      	orrs	r3, r2
 8005b08:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8005b0a:	4b12      	ldr	r3, [pc, #72]	@ (8005b54 <RCCEx_PLL3_Config+0x128>)
 8005b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b0e:	4a11      	ldr	r2, [pc, #68]	@ (8005b54 <RCCEx_PLL3_Config+0x128>)
 8005b10:	f043 0310 	orr.w	r3, r3, #16
 8005b14:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8005b16:	4b0f      	ldr	r3, [pc, #60]	@ (8005b54 <RCCEx_PLL3_Config+0x128>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a0e      	ldr	r2, [pc, #56]	@ (8005b54 <RCCEx_PLL3_Config+0x128>)
 8005b1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b20:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005b22:	f7fb fc4b 	bl	80013bc <HAL_GetTick>
 8005b26:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005b28:	e008      	b.n	8005b3c <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005b2a:	f7fb fc47 	bl	80013bc <HAL_GetTick>
 8005b2e:	4602      	mov	r2, r0
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	1ad3      	subs	r3, r2, r3
 8005b34:	2b02      	cmp	r3, #2
 8005b36:	d901      	bls.n	8005b3c <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8005b38:	2303      	movs	r3, #3
 8005b3a:	e006      	b.n	8005b4a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005b3c:	4b05      	ldr	r3, [pc, #20]	@ (8005b54 <RCCEx_PLL3_Config+0x128>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d0f0      	beq.n	8005b2a <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8005b48:	2300      	movs	r3, #0
}
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	3710      	adds	r7, #16
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bd80      	pop	{r7, pc}
 8005b52:	bf00      	nop
 8005b54:	46020c00 	.word	0x46020c00
 8005b58:	80800000 	.word	0x80800000

08005b5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b082      	sub	sp, #8
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d101      	bne.n	8005b6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	e049      	b.n	8005c02 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b74:	b2db      	uxtb	r3, r3
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d106      	bne.n	8005b88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	f7fb fa5c 	bl	8001040 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2202      	movs	r2, #2
 8005b8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681a      	ldr	r2, [r3, #0]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	3304      	adds	r3, #4
 8005b98:	4619      	mov	r1, r3
 8005b9a:	4610      	mov	r0, r2
 8005b9c:	f000 fc98 	bl	80064d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2201      	movs	r2, #1
 8005bac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2201      	movs	r2, #1
 8005bcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2201      	movs	r2, #1
 8005bdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2201      	movs	r2, #1
 8005be4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2201      	movs	r2, #1
 8005bec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c00:	2300      	movs	r3, #0
}
 8005c02:	4618      	mov	r0, r3
 8005c04:	3708      	adds	r7, #8
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bd80      	pop	{r7, pc}
	...

08005c0c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b085      	sub	sp, #20
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c1a:	b2db      	uxtb	r3, r3
 8005c1c:	2b01      	cmp	r3, #1
 8005c1e:	d001      	beq.n	8005c24 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005c20:	2301      	movs	r3, #1
 8005c22:	e06a      	b.n	8005cfa <HAL_TIM_Base_Start+0xee>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2202      	movs	r2, #2
 8005c28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4a35      	ldr	r2, [pc, #212]	@ (8005d08 <HAL_TIM_Base_Start+0xfc>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d040      	beq.n	8005cb8 <HAL_TIM_Base_Start+0xac>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4a34      	ldr	r2, [pc, #208]	@ (8005d0c <HAL_TIM_Base_Start+0x100>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d03b      	beq.n	8005cb8 <HAL_TIM_Base_Start+0xac>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c48:	d036      	beq.n	8005cb8 <HAL_TIM_Base_Start+0xac>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005c52:	d031      	beq.n	8005cb8 <HAL_TIM_Base_Start+0xac>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4a2d      	ldr	r2, [pc, #180]	@ (8005d10 <HAL_TIM_Base_Start+0x104>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d02c      	beq.n	8005cb8 <HAL_TIM_Base_Start+0xac>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	4a2c      	ldr	r2, [pc, #176]	@ (8005d14 <HAL_TIM_Base_Start+0x108>)
 8005c64:	4293      	cmp	r3, r2
 8005c66:	d027      	beq.n	8005cb8 <HAL_TIM_Base_Start+0xac>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4a2a      	ldr	r2, [pc, #168]	@ (8005d18 <HAL_TIM_Base_Start+0x10c>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d022      	beq.n	8005cb8 <HAL_TIM_Base_Start+0xac>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4a29      	ldr	r2, [pc, #164]	@ (8005d1c <HAL_TIM_Base_Start+0x110>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d01d      	beq.n	8005cb8 <HAL_TIM_Base_Start+0xac>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a27      	ldr	r2, [pc, #156]	@ (8005d20 <HAL_TIM_Base_Start+0x114>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d018      	beq.n	8005cb8 <HAL_TIM_Base_Start+0xac>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	4a26      	ldr	r2, [pc, #152]	@ (8005d24 <HAL_TIM_Base_Start+0x118>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d013      	beq.n	8005cb8 <HAL_TIM_Base_Start+0xac>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a24      	ldr	r2, [pc, #144]	@ (8005d28 <HAL_TIM_Base_Start+0x11c>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d00e      	beq.n	8005cb8 <HAL_TIM_Base_Start+0xac>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4a23      	ldr	r2, [pc, #140]	@ (8005d2c <HAL_TIM_Base_Start+0x120>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d009      	beq.n	8005cb8 <HAL_TIM_Base_Start+0xac>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a21      	ldr	r2, [pc, #132]	@ (8005d30 <HAL_TIM_Base_Start+0x124>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d004      	beq.n	8005cb8 <HAL_TIM_Base_Start+0xac>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a20      	ldr	r2, [pc, #128]	@ (8005d34 <HAL_TIM_Base_Start+0x128>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d115      	bne.n	8005ce4 <HAL_TIM_Base_Start+0xd8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	689a      	ldr	r2, [r3, #8]
 8005cbe:	4b1e      	ldr	r3, [pc, #120]	@ (8005d38 <HAL_TIM_Base_Start+0x12c>)
 8005cc0:	4013      	ands	r3, r2
 8005cc2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	2b06      	cmp	r3, #6
 8005cc8:	d015      	beq.n	8005cf6 <HAL_TIM_Base_Start+0xea>
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005cd0:	d011      	beq.n	8005cf6 <HAL_TIM_Base_Start+0xea>
    {
      __HAL_TIM_ENABLE(htim);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	681a      	ldr	r2, [r3, #0]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f042 0201 	orr.w	r2, r2, #1
 8005ce0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ce2:	e008      	b.n	8005cf6 <HAL_TIM_Base_Start+0xea>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	681a      	ldr	r2, [r3, #0]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f042 0201 	orr.w	r2, r2, #1
 8005cf2:	601a      	str	r2, [r3, #0]
 8005cf4:	e000      	b.n	8005cf8 <HAL_TIM_Base_Start+0xec>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cf6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005cf8:	2300      	movs	r3, #0
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	3714      	adds	r7, #20
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d04:	4770      	bx	lr
 8005d06:	bf00      	nop
 8005d08:	40012c00 	.word	0x40012c00
 8005d0c:	50012c00 	.word	0x50012c00
 8005d10:	40000400 	.word	0x40000400
 8005d14:	50000400 	.word	0x50000400
 8005d18:	40000800 	.word	0x40000800
 8005d1c:	50000800 	.word	0x50000800
 8005d20:	40000c00 	.word	0x40000c00
 8005d24:	50000c00 	.word	0x50000c00
 8005d28:	40013400 	.word	0x40013400
 8005d2c:	50013400 	.word	0x50013400
 8005d30:	40014000 	.word	0x40014000
 8005d34:	50014000 	.word	0x50014000
 8005d38:	00010007 	.word	0x00010007

08005d3c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b082      	sub	sp, #8
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d101      	bne.n	8005d4e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	e049      	b.n	8005de2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d54:	b2db      	uxtb	r3, r3
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d106      	bne.n	8005d68 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f000 f841 	bl	8005dea <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2202      	movs	r2, #2
 8005d6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681a      	ldr	r2, [r3, #0]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	3304      	adds	r3, #4
 8005d78:	4619      	mov	r1, r3
 8005d7a:	4610      	mov	r0, r2
 8005d7c:	f000 fba8 	bl	80064d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2201      	movs	r2, #1
 8005d94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2201      	movs	r2, #1
 8005da4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2201      	movs	r2, #1
 8005dac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2201      	movs	r2, #1
 8005db4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2201      	movs	r2, #1
 8005dcc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005de0:	2300      	movs	r3, #0
}
 8005de2:	4618      	mov	r0, r3
 8005de4:	3708      	adds	r7, #8
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd80      	pop	{r7, pc}

08005dea <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005dea:	b480      	push	{r7}
 8005dec:	b083      	sub	sp, #12
 8005dee:	af00      	add	r7, sp, #0
 8005df0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005df2:	bf00      	nop
 8005df4:	370c      	adds	r7, #12
 8005df6:	46bd      	mov	sp, r7
 8005df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfc:	4770      	bx	lr
	...

08005e00 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b084      	sub	sp, #16
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
 8005e08:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d109      	bne.n	8005e24 <HAL_TIM_PWM_Start+0x24>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	2b01      	cmp	r3, #1
 8005e1a:	bf14      	ite	ne
 8005e1c:	2301      	movne	r3, #1
 8005e1e:	2300      	moveq	r3, #0
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	e03c      	b.n	8005e9e <HAL_TIM_PWM_Start+0x9e>
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	2b04      	cmp	r3, #4
 8005e28:	d109      	bne.n	8005e3e <HAL_TIM_PWM_Start+0x3e>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005e30:	b2db      	uxtb	r3, r3
 8005e32:	2b01      	cmp	r3, #1
 8005e34:	bf14      	ite	ne
 8005e36:	2301      	movne	r3, #1
 8005e38:	2300      	moveq	r3, #0
 8005e3a:	b2db      	uxtb	r3, r3
 8005e3c:	e02f      	b.n	8005e9e <HAL_TIM_PWM_Start+0x9e>
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	2b08      	cmp	r3, #8
 8005e42:	d109      	bne.n	8005e58 <HAL_TIM_PWM_Start+0x58>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e4a:	b2db      	uxtb	r3, r3
 8005e4c:	2b01      	cmp	r3, #1
 8005e4e:	bf14      	ite	ne
 8005e50:	2301      	movne	r3, #1
 8005e52:	2300      	moveq	r3, #0
 8005e54:	b2db      	uxtb	r3, r3
 8005e56:	e022      	b.n	8005e9e <HAL_TIM_PWM_Start+0x9e>
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	2b0c      	cmp	r3, #12
 8005e5c:	d109      	bne.n	8005e72 <HAL_TIM_PWM_Start+0x72>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e64:	b2db      	uxtb	r3, r3
 8005e66:	2b01      	cmp	r3, #1
 8005e68:	bf14      	ite	ne
 8005e6a:	2301      	movne	r3, #1
 8005e6c:	2300      	moveq	r3, #0
 8005e6e:	b2db      	uxtb	r3, r3
 8005e70:	e015      	b.n	8005e9e <HAL_TIM_PWM_Start+0x9e>
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	2b10      	cmp	r3, #16
 8005e76:	d109      	bne.n	8005e8c <HAL_TIM_PWM_Start+0x8c>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e7e:	b2db      	uxtb	r3, r3
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	bf14      	ite	ne
 8005e84:	2301      	movne	r3, #1
 8005e86:	2300      	moveq	r3, #0
 8005e88:	b2db      	uxtb	r3, r3
 8005e8a:	e008      	b.n	8005e9e <HAL_TIM_PWM_Start+0x9e>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005e92:	b2db      	uxtb	r3, r3
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	bf14      	ite	ne
 8005e98:	2301      	movne	r3, #1
 8005e9a:	2300      	moveq	r3, #0
 8005e9c:	b2db      	uxtb	r3, r3
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d001      	beq.n	8005ea6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e0d8      	b.n	8006058 <HAL_TIM_PWM_Start+0x258>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d104      	bne.n	8005eb6 <HAL_TIM_PWM_Start+0xb6>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2202      	movs	r2, #2
 8005eb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005eb4:	e023      	b.n	8005efe <HAL_TIM_PWM_Start+0xfe>
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	2b04      	cmp	r3, #4
 8005eba:	d104      	bne.n	8005ec6 <HAL_TIM_PWM_Start+0xc6>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2202      	movs	r2, #2
 8005ec0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ec4:	e01b      	b.n	8005efe <HAL_TIM_PWM_Start+0xfe>
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	2b08      	cmp	r3, #8
 8005eca:	d104      	bne.n	8005ed6 <HAL_TIM_PWM_Start+0xd6>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2202      	movs	r2, #2
 8005ed0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ed4:	e013      	b.n	8005efe <HAL_TIM_PWM_Start+0xfe>
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	2b0c      	cmp	r3, #12
 8005eda:	d104      	bne.n	8005ee6 <HAL_TIM_PWM_Start+0xe6>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2202      	movs	r2, #2
 8005ee0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005ee4:	e00b      	b.n	8005efe <HAL_TIM_PWM_Start+0xfe>
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	2b10      	cmp	r3, #16
 8005eea:	d104      	bne.n	8005ef6 <HAL_TIM_PWM_Start+0xf6>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2202      	movs	r2, #2
 8005ef0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ef4:	e003      	b.n	8005efe <HAL_TIM_PWM_Start+0xfe>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2202      	movs	r2, #2
 8005efa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	2201      	movs	r2, #1
 8005f04:	6839      	ldr	r1, [r7, #0]
 8005f06:	4618      	mov	r0, r3
 8005f08:	f001 f854 	bl	8006fb4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4a53      	ldr	r2, [pc, #332]	@ (8006060 <HAL_TIM_PWM_Start+0x260>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d02c      	beq.n	8005f70 <HAL_TIM_PWM_Start+0x170>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a52      	ldr	r2, [pc, #328]	@ (8006064 <HAL_TIM_PWM_Start+0x264>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d027      	beq.n	8005f70 <HAL_TIM_PWM_Start+0x170>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a50      	ldr	r2, [pc, #320]	@ (8006068 <HAL_TIM_PWM_Start+0x268>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d022      	beq.n	8005f70 <HAL_TIM_PWM_Start+0x170>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4a4f      	ldr	r2, [pc, #316]	@ (800606c <HAL_TIM_PWM_Start+0x26c>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d01d      	beq.n	8005f70 <HAL_TIM_PWM_Start+0x170>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	4a4d      	ldr	r2, [pc, #308]	@ (8006070 <HAL_TIM_PWM_Start+0x270>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d018      	beq.n	8005f70 <HAL_TIM_PWM_Start+0x170>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	4a4c      	ldr	r2, [pc, #304]	@ (8006074 <HAL_TIM_PWM_Start+0x274>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d013      	beq.n	8005f70 <HAL_TIM_PWM_Start+0x170>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	4a4a      	ldr	r2, [pc, #296]	@ (8006078 <HAL_TIM_PWM_Start+0x278>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d00e      	beq.n	8005f70 <HAL_TIM_PWM_Start+0x170>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a49      	ldr	r2, [pc, #292]	@ (800607c <HAL_TIM_PWM_Start+0x27c>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d009      	beq.n	8005f70 <HAL_TIM_PWM_Start+0x170>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a47      	ldr	r2, [pc, #284]	@ (8006080 <HAL_TIM_PWM_Start+0x280>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d004      	beq.n	8005f70 <HAL_TIM_PWM_Start+0x170>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	4a46      	ldr	r2, [pc, #280]	@ (8006084 <HAL_TIM_PWM_Start+0x284>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d101      	bne.n	8005f74 <HAL_TIM_PWM_Start+0x174>
 8005f70:	2301      	movs	r3, #1
 8005f72:	e000      	b.n	8005f76 <HAL_TIM_PWM_Start+0x176>
 8005f74:	2300      	movs	r3, #0
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d007      	beq.n	8005f8a <HAL_TIM_PWM_Start+0x18a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005f88:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4a34      	ldr	r2, [pc, #208]	@ (8006060 <HAL_TIM_PWM_Start+0x260>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d040      	beq.n	8006016 <HAL_TIM_PWM_Start+0x216>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a32      	ldr	r2, [pc, #200]	@ (8006064 <HAL_TIM_PWM_Start+0x264>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d03b      	beq.n	8006016 <HAL_TIM_PWM_Start+0x216>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fa6:	d036      	beq.n	8006016 <HAL_TIM_PWM_Start+0x216>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005fb0:	d031      	beq.n	8006016 <HAL_TIM_PWM_Start+0x216>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a34      	ldr	r2, [pc, #208]	@ (8006088 <HAL_TIM_PWM_Start+0x288>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d02c      	beq.n	8006016 <HAL_TIM_PWM_Start+0x216>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a32      	ldr	r2, [pc, #200]	@ (800608c <HAL_TIM_PWM_Start+0x28c>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d027      	beq.n	8006016 <HAL_TIM_PWM_Start+0x216>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4a31      	ldr	r2, [pc, #196]	@ (8006090 <HAL_TIM_PWM_Start+0x290>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d022      	beq.n	8006016 <HAL_TIM_PWM_Start+0x216>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4a2f      	ldr	r2, [pc, #188]	@ (8006094 <HAL_TIM_PWM_Start+0x294>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d01d      	beq.n	8006016 <HAL_TIM_PWM_Start+0x216>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a2e      	ldr	r2, [pc, #184]	@ (8006098 <HAL_TIM_PWM_Start+0x298>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d018      	beq.n	8006016 <HAL_TIM_PWM_Start+0x216>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a2c      	ldr	r2, [pc, #176]	@ (800609c <HAL_TIM_PWM_Start+0x29c>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d013      	beq.n	8006016 <HAL_TIM_PWM_Start+0x216>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a1d      	ldr	r2, [pc, #116]	@ (8006068 <HAL_TIM_PWM_Start+0x268>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d00e      	beq.n	8006016 <HAL_TIM_PWM_Start+0x216>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	4a1b      	ldr	r2, [pc, #108]	@ (800606c <HAL_TIM_PWM_Start+0x26c>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d009      	beq.n	8006016 <HAL_TIM_PWM_Start+0x216>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4a1a      	ldr	r2, [pc, #104]	@ (8006070 <HAL_TIM_PWM_Start+0x270>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d004      	beq.n	8006016 <HAL_TIM_PWM_Start+0x216>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	4a18      	ldr	r2, [pc, #96]	@ (8006074 <HAL_TIM_PWM_Start+0x274>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d115      	bne.n	8006042 <HAL_TIM_PWM_Start+0x242>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	689a      	ldr	r2, [r3, #8]
 800601c:	4b20      	ldr	r3, [pc, #128]	@ (80060a0 <HAL_TIM_PWM_Start+0x2a0>)
 800601e:	4013      	ands	r3, r2
 8006020:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2b06      	cmp	r3, #6
 8006026:	d015      	beq.n	8006054 <HAL_TIM_PWM_Start+0x254>
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800602e:	d011      	beq.n	8006054 <HAL_TIM_PWM_Start+0x254>
    {
      __HAL_TIM_ENABLE(htim);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	681a      	ldr	r2, [r3, #0]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f042 0201 	orr.w	r2, r2, #1
 800603e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006040:	e008      	b.n	8006054 <HAL_TIM_PWM_Start+0x254>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	681a      	ldr	r2, [r3, #0]
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f042 0201 	orr.w	r2, r2, #1
 8006050:	601a      	str	r2, [r3, #0]
 8006052:	e000      	b.n	8006056 <HAL_TIM_PWM_Start+0x256>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006054:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006056:	2300      	movs	r3, #0
}
 8006058:	4618      	mov	r0, r3
 800605a:	3710      	adds	r7, #16
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}
 8006060:	40012c00 	.word	0x40012c00
 8006064:	50012c00 	.word	0x50012c00
 8006068:	40013400 	.word	0x40013400
 800606c:	50013400 	.word	0x50013400
 8006070:	40014000 	.word	0x40014000
 8006074:	50014000 	.word	0x50014000
 8006078:	40014400 	.word	0x40014400
 800607c:	50014400 	.word	0x50014400
 8006080:	40014800 	.word	0x40014800
 8006084:	50014800 	.word	0x50014800
 8006088:	40000400 	.word	0x40000400
 800608c:	50000400 	.word	0x50000400
 8006090:	40000800 	.word	0x40000800
 8006094:	50000800 	.word	0x50000800
 8006098:	40000c00 	.word	0x40000c00
 800609c:	50000c00 	.word	0x50000c00
 80060a0:	00010007 	.word	0x00010007

080060a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b086      	sub	sp, #24
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	60f8      	str	r0, [r7, #12]
 80060ac:	60b9      	str	r1, [r7, #8]
 80060ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060b0:	2300      	movs	r3, #0
 80060b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d101      	bne.n	80060c2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80060be:	2302      	movs	r3, #2
 80060c0:	e0ff      	b.n	80062c2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2201      	movs	r2, #1
 80060c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2b14      	cmp	r3, #20
 80060ce:	f200 80f0 	bhi.w	80062b2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80060d2:	a201      	add	r2, pc, #4	@ (adr r2, 80060d8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80060d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060d8:	0800612d 	.word	0x0800612d
 80060dc:	080062b3 	.word	0x080062b3
 80060e0:	080062b3 	.word	0x080062b3
 80060e4:	080062b3 	.word	0x080062b3
 80060e8:	0800616d 	.word	0x0800616d
 80060ec:	080062b3 	.word	0x080062b3
 80060f0:	080062b3 	.word	0x080062b3
 80060f4:	080062b3 	.word	0x080062b3
 80060f8:	080061af 	.word	0x080061af
 80060fc:	080062b3 	.word	0x080062b3
 8006100:	080062b3 	.word	0x080062b3
 8006104:	080062b3 	.word	0x080062b3
 8006108:	080061ef 	.word	0x080061ef
 800610c:	080062b3 	.word	0x080062b3
 8006110:	080062b3 	.word	0x080062b3
 8006114:	080062b3 	.word	0x080062b3
 8006118:	08006231 	.word	0x08006231
 800611c:	080062b3 	.word	0x080062b3
 8006120:	080062b3 	.word	0x080062b3
 8006124:	080062b3 	.word	0x080062b3
 8006128:	08006271 	.word	0x08006271
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	68b9      	ldr	r1, [r7, #8]
 8006132:	4618      	mov	r0, r3
 8006134:	f000 facc 	bl	80066d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	699a      	ldr	r2, [r3, #24]
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f042 0208 	orr.w	r2, r2, #8
 8006146:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	699a      	ldr	r2, [r3, #24]
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f022 0204 	bic.w	r2, r2, #4
 8006156:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	6999      	ldr	r1, [r3, #24]
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	691a      	ldr	r2, [r3, #16]
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	430a      	orrs	r2, r1
 8006168:	619a      	str	r2, [r3, #24]
      break;
 800616a:	e0a5      	b.n	80062b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	68b9      	ldr	r1, [r7, #8]
 8006172:	4618      	mov	r0, r3
 8006174:	f000 fb6e 	bl	8006854 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	699a      	ldr	r2, [r3, #24]
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006186:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	699a      	ldr	r2, [r3, #24]
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006196:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	6999      	ldr	r1, [r3, #24]
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	691b      	ldr	r3, [r3, #16]
 80061a2:	021a      	lsls	r2, r3, #8
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	430a      	orrs	r2, r1
 80061aa:	619a      	str	r2, [r3, #24]
      break;
 80061ac:	e084      	b.n	80062b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	68b9      	ldr	r1, [r7, #8]
 80061b4:	4618      	mov	r0, r3
 80061b6:	f000 fbfd 	bl	80069b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	69da      	ldr	r2, [r3, #28]
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f042 0208 	orr.w	r2, r2, #8
 80061c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	69da      	ldr	r2, [r3, #28]
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f022 0204 	bic.w	r2, r2, #4
 80061d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	69d9      	ldr	r1, [r3, #28]
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	691a      	ldr	r2, [r3, #16]
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	430a      	orrs	r2, r1
 80061ea:	61da      	str	r2, [r3, #28]
      break;
 80061ec:	e064      	b.n	80062b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	68b9      	ldr	r1, [r7, #8]
 80061f4:	4618      	mov	r0, r3
 80061f6:	f000 fc8b 	bl	8006b10 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	69da      	ldr	r2, [r3, #28]
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006208:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	69da      	ldr	r2, [r3, #28]
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006218:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	69d9      	ldr	r1, [r3, #28]
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	691b      	ldr	r3, [r3, #16]
 8006224:	021a      	lsls	r2, r3, #8
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	430a      	orrs	r2, r1
 800622c:	61da      	str	r2, [r3, #28]
      break;
 800622e:	e043      	b.n	80062b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	68b9      	ldr	r1, [r7, #8]
 8006236:	4618      	mov	r0, r3
 8006238:	f000 fd1a 	bl	8006c70 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f042 0208 	orr.w	r2, r2, #8
 800624a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f022 0204 	bic.w	r2, r2, #4
 800625a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	691a      	ldr	r2, [r3, #16]
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	430a      	orrs	r2, r1
 800626c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800626e:	e023      	b.n	80062b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	68b9      	ldr	r1, [r7, #8]
 8006276:	4618      	mov	r0, r3
 8006278:	f000 fd7c 	bl	8006d74 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800628a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800629a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	691b      	ldr	r3, [r3, #16]
 80062a6:	021a      	lsls	r2, r3, #8
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	430a      	orrs	r2, r1
 80062ae:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80062b0:	e002      	b.n	80062b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80062b2:	2301      	movs	r3, #1
 80062b4:	75fb      	strb	r3, [r7, #23]
      break;
 80062b6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	2200      	movs	r2, #0
 80062bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80062c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80062c2:	4618      	mov	r0, r3
 80062c4:	3718      	adds	r7, #24
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd80      	pop	{r7, pc}
 80062ca:	bf00      	nop

080062cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b084      	sub	sp, #16
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
 80062d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062d6:	2300      	movs	r3, #0
 80062d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80062e0:	2b01      	cmp	r3, #1
 80062e2:	d101      	bne.n	80062e8 <HAL_TIM_ConfigClockSource+0x1c>
 80062e4:	2302      	movs	r3, #2
 80062e6:	e0e6      	b.n	80064b6 <HAL_TIM_ConfigClockSource+0x1ea>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2202      	movs	r2, #2
 80062f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006300:	68bb      	ldr	r3, [r7, #8]
 8006302:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8006306:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800630a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006312:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	68ba      	ldr	r2, [r7, #8]
 800631a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a67      	ldr	r2, [pc, #412]	@ (80064c0 <HAL_TIM_ConfigClockSource+0x1f4>)
 8006322:	4293      	cmp	r3, r2
 8006324:	f000 80b1 	beq.w	800648a <HAL_TIM_ConfigClockSource+0x1be>
 8006328:	4a65      	ldr	r2, [pc, #404]	@ (80064c0 <HAL_TIM_ConfigClockSource+0x1f4>)
 800632a:	4293      	cmp	r3, r2
 800632c:	f200 80b6 	bhi.w	800649c <HAL_TIM_ConfigClockSource+0x1d0>
 8006330:	4a64      	ldr	r2, [pc, #400]	@ (80064c4 <HAL_TIM_ConfigClockSource+0x1f8>)
 8006332:	4293      	cmp	r3, r2
 8006334:	f000 80a9 	beq.w	800648a <HAL_TIM_ConfigClockSource+0x1be>
 8006338:	4a62      	ldr	r2, [pc, #392]	@ (80064c4 <HAL_TIM_ConfigClockSource+0x1f8>)
 800633a:	4293      	cmp	r3, r2
 800633c:	f200 80ae 	bhi.w	800649c <HAL_TIM_ConfigClockSource+0x1d0>
 8006340:	4a61      	ldr	r2, [pc, #388]	@ (80064c8 <HAL_TIM_ConfigClockSource+0x1fc>)
 8006342:	4293      	cmp	r3, r2
 8006344:	f000 80a1 	beq.w	800648a <HAL_TIM_ConfigClockSource+0x1be>
 8006348:	4a5f      	ldr	r2, [pc, #380]	@ (80064c8 <HAL_TIM_ConfigClockSource+0x1fc>)
 800634a:	4293      	cmp	r3, r2
 800634c:	f200 80a6 	bhi.w	800649c <HAL_TIM_ConfigClockSource+0x1d0>
 8006350:	4a5e      	ldr	r2, [pc, #376]	@ (80064cc <HAL_TIM_ConfigClockSource+0x200>)
 8006352:	4293      	cmp	r3, r2
 8006354:	f000 8099 	beq.w	800648a <HAL_TIM_ConfigClockSource+0x1be>
 8006358:	4a5c      	ldr	r2, [pc, #368]	@ (80064cc <HAL_TIM_ConfigClockSource+0x200>)
 800635a:	4293      	cmp	r3, r2
 800635c:	f200 809e 	bhi.w	800649c <HAL_TIM_ConfigClockSource+0x1d0>
 8006360:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006364:	f000 8091 	beq.w	800648a <HAL_TIM_ConfigClockSource+0x1be>
 8006368:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800636c:	f200 8096 	bhi.w	800649c <HAL_TIM_ConfigClockSource+0x1d0>
 8006370:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006374:	f000 8089 	beq.w	800648a <HAL_TIM_ConfigClockSource+0x1be>
 8006378:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800637c:	f200 808e 	bhi.w	800649c <HAL_TIM_ConfigClockSource+0x1d0>
 8006380:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006384:	d03e      	beq.n	8006404 <HAL_TIM_ConfigClockSource+0x138>
 8006386:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800638a:	f200 8087 	bhi.w	800649c <HAL_TIM_ConfigClockSource+0x1d0>
 800638e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006392:	f000 8086 	beq.w	80064a2 <HAL_TIM_ConfigClockSource+0x1d6>
 8006396:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800639a:	d87f      	bhi.n	800649c <HAL_TIM_ConfigClockSource+0x1d0>
 800639c:	2b70      	cmp	r3, #112	@ 0x70
 800639e:	d01a      	beq.n	80063d6 <HAL_TIM_ConfigClockSource+0x10a>
 80063a0:	2b70      	cmp	r3, #112	@ 0x70
 80063a2:	d87b      	bhi.n	800649c <HAL_TIM_ConfigClockSource+0x1d0>
 80063a4:	2b60      	cmp	r3, #96	@ 0x60
 80063a6:	d050      	beq.n	800644a <HAL_TIM_ConfigClockSource+0x17e>
 80063a8:	2b60      	cmp	r3, #96	@ 0x60
 80063aa:	d877      	bhi.n	800649c <HAL_TIM_ConfigClockSource+0x1d0>
 80063ac:	2b50      	cmp	r3, #80	@ 0x50
 80063ae:	d03c      	beq.n	800642a <HAL_TIM_ConfigClockSource+0x15e>
 80063b0:	2b50      	cmp	r3, #80	@ 0x50
 80063b2:	d873      	bhi.n	800649c <HAL_TIM_ConfigClockSource+0x1d0>
 80063b4:	2b40      	cmp	r3, #64	@ 0x40
 80063b6:	d058      	beq.n	800646a <HAL_TIM_ConfigClockSource+0x19e>
 80063b8:	2b40      	cmp	r3, #64	@ 0x40
 80063ba:	d86f      	bhi.n	800649c <HAL_TIM_ConfigClockSource+0x1d0>
 80063bc:	2b30      	cmp	r3, #48	@ 0x30
 80063be:	d064      	beq.n	800648a <HAL_TIM_ConfigClockSource+0x1be>
 80063c0:	2b30      	cmp	r3, #48	@ 0x30
 80063c2:	d86b      	bhi.n	800649c <HAL_TIM_ConfigClockSource+0x1d0>
 80063c4:	2b20      	cmp	r3, #32
 80063c6:	d060      	beq.n	800648a <HAL_TIM_ConfigClockSource+0x1be>
 80063c8:	2b20      	cmp	r3, #32
 80063ca:	d867      	bhi.n	800649c <HAL_TIM_ConfigClockSource+0x1d0>
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d05c      	beq.n	800648a <HAL_TIM_ConfigClockSource+0x1be>
 80063d0:	2b10      	cmp	r3, #16
 80063d2:	d05a      	beq.n	800648a <HAL_TIM_ConfigClockSource+0x1be>
 80063d4:	e062      	b.n	800649c <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80063e6:	f000 fdc5 	bl	8006f74 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	689b      	ldr	r3, [r3, #8]
 80063f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80063f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	68ba      	ldr	r2, [r7, #8]
 8006400:	609a      	str	r2, [r3, #8]
      break;
 8006402:	e04f      	b.n	80064a4 <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006414:	f000 fdae 	bl	8006f74 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	689a      	ldr	r2, [r3, #8]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006426:	609a      	str	r2, [r3, #8]
      break;
 8006428:	e03c      	b.n	80064a4 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006436:	461a      	mov	r2, r3
 8006438:	f000 fd20 	bl	8006e7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	2150      	movs	r1, #80	@ 0x50
 8006442:	4618      	mov	r0, r3
 8006444:	f000 fd79 	bl	8006f3a <TIM_ITRx_SetConfig>
      break;
 8006448:	e02c      	b.n	80064a4 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006456:	461a      	mov	r2, r3
 8006458:	f000 fd3f 	bl	8006eda <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	2160      	movs	r1, #96	@ 0x60
 8006462:	4618      	mov	r0, r3
 8006464:	f000 fd69 	bl	8006f3a <TIM_ITRx_SetConfig>
      break;
 8006468:	e01c      	b.n	80064a4 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006476:	461a      	mov	r2, r3
 8006478:	f000 fd00 	bl	8006e7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	2140      	movs	r1, #64	@ 0x40
 8006482:	4618      	mov	r0, r3
 8006484:	f000 fd59 	bl	8006f3a <TIM_ITRx_SetConfig>
      break;
 8006488:	e00c      	b.n	80064a4 <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681a      	ldr	r2, [r3, #0]
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	4619      	mov	r1, r3
 8006494:	4610      	mov	r0, r2
 8006496:	f000 fd50 	bl	8006f3a <TIM_ITRx_SetConfig>
      break;
 800649a:	e003      	b.n	80064a4 <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 800649c:	2301      	movs	r3, #1
 800649e:	73fb      	strb	r3, [r7, #15]
      break;
 80064a0:	e000      	b.n	80064a4 <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 80064a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2201      	movs	r2, #1
 80064a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2200      	movs	r2, #0
 80064b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80064b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3710      	adds	r7, #16
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}
 80064be:	bf00      	nop
 80064c0:	00100070 	.word	0x00100070
 80064c4:	00100040 	.word	0x00100040
 80064c8:	00100030 	.word	0x00100030
 80064cc:	00100020 	.word	0x00100020

080064d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80064d0:	b480      	push	{r7}
 80064d2:	b085      	sub	sp, #20
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
 80064d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	4a6b      	ldr	r2, [pc, #428]	@ (8006690 <TIM_Base_SetConfig+0x1c0>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d02b      	beq.n	8006540 <TIM_Base_SetConfig+0x70>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	4a6a      	ldr	r2, [pc, #424]	@ (8006694 <TIM_Base_SetConfig+0x1c4>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d027      	beq.n	8006540 <TIM_Base_SetConfig+0x70>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064f6:	d023      	beq.n	8006540 <TIM_Base_SetConfig+0x70>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80064fe:	d01f      	beq.n	8006540 <TIM_Base_SetConfig+0x70>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	4a65      	ldr	r2, [pc, #404]	@ (8006698 <TIM_Base_SetConfig+0x1c8>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d01b      	beq.n	8006540 <TIM_Base_SetConfig+0x70>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	4a64      	ldr	r2, [pc, #400]	@ (800669c <TIM_Base_SetConfig+0x1cc>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d017      	beq.n	8006540 <TIM_Base_SetConfig+0x70>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	4a63      	ldr	r2, [pc, #396]	@ (80066a0 <TIM_Base_SetConfig+0x1d0>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d013      	beq.n	8006540 <TIM_Base_SetConfig+0x70>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	4a62      	ldr	r2, [pc, #392]	@ (80066a4 <TIM_Base_SetConfig+0x1d4>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d00f      	beq.n	8006540 <TIM_Base_SetConfig+0x70>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	4a61      	ldr	r2, [pc, #388]	@ (80066a8 <TIM_Base_SetConfig+0x1d8>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d00b      	beq.n	8006540 <TIM_Base_SetConfig+0x70>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	4a60      	ldr	r2, [pc, #384]	@ (80066ac <TIM_Base_SetConfig+0x1dc>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d007      	beq.n	8006540 <TIM_Base_SetConfig+0x70>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	4a5f      	ldr	r2, [pc, #380]	@ (80066b0 <TIM_Base_SetConfig+0x1e0>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d003      	beq.n	8006540 <TIM_Base_SetConfig+0x70>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	4a5e      	ldr	r2, [pc, #376]	@ (80066b4 <TIM_Base_SetConfig+0x1e4>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d108      	bne.n	8006552 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006546:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	685b      	ldr	r3, [r3, #4]
 800654c:	68fa      	ldr	r2, [r7, #12]
 800654e:	4313      	orrs	r3, r2
 8006550:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	4a4e      	ldr	r2, [pc, #312]	@ (8006690 <TIM_Base_SetConfig+0x1c0>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d043      	beq.n	80065e2 <TIM_Base_SetConfig+0x112>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	4a4d      	ldr	r2, [pc, #308]	@ (8006694 <TIM_Base_SetConfig+0x1c4>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d03f      	beq.n	80065e2 <TIM_Base_SetConfig+0x112>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006568:	d03b      	beq.n	80065e2 <TIM_Base_SetConfig+0x112>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006570:	d037      	beq.n	80065e2 <TIM_Base_SetConfig+0x112>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	4a48      	ldr	r2, [pc, #288]	@ (8006698 <TIM_Base_SetConfig+0x1c8>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d033      	beq.n	80065e2 <TIM_Base_SetConfig+0x112>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	4a47      	ldr	r2, [pc, #284]	@ (800669c <TIM_Base_SetConfig+0x1cc>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d02f      	beq.n	80065e2 <TIM_Base_SetConfig+0x112>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	4a46      	ldr	r2, [pc, #280]	@ (80066a0 <TIM_Base_SetConfig+0x1d0>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d02b      	beq.n	80065e2 <TIM_Base_SetConfig+0x112>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	4a45      	ldr	r2, [pc, #276]	@ (80066a4 <TIM_Base_SetConfig+0x1d4>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d027      	beq.n	80065e2 <TIM_Base_SetConfig+0x112>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	4a44      	ldr	r2, [pc, #272]	@ (80066a8 <TIM_Base_SetConfig+0x1d8>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d023      	beq.n	80065e2 <TIM_Base_SetConfig+0x112>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	4a43      	ldr	r2, [pc, #268]	@ (80066ac <TIM_Base_SetConfig+0x1dc>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d01f      	beq.n	80065e2 <TIM_Base_SetConfig+0x112>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	4a42      	ldr	r2, [pc, #264]	@ (80066b0 <TIM_Base_SetConfig+0x1e0>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d01b      	beq.n	80065e2 <TIM_Base_SetConfig+0x112>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	4a41      	ldr	r2, [pc, #260]	@ (80066b4 <TIM_Base_SetConfig+0x1e4>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d017      	beq.n	80065e2 <TIM_Base_SetConfig+0x112>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	4a40      	ldr	r2, [pc, #256]	@ (80066b8 <TIM_Base_SetConfig+0x1e8>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d013      	beq.n	80065e2 <TIM_Base_SetConfig+0x112>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	4a3f      	ldr	r2, [pc, #252]	@ (80066bc <TIM_Base_SetConfig+0x1ec>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d00f      	beq.n	80065e2 <TIM_Base_SetConfig+0x112>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	4a3e      	ldr	r2, [pc, #248]	@ (80066c0 <TIM_Base_SetConfig+0x1f0>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d00b      	beq.n	80065e2 <TIM_Base_SetConfig+0x112>
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	4a3d      	ldr	r2, [pc, #244]	@ (80066c4 <TIM_Base_SetConfig+0x1f4>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d007      	beq.n	80065e2 <TIM_Base_SetConfig+0x112>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	4a3c      	ldr	r2, [pc, #240]	@ (80066c8 <TIM_Base_SetConfig+0x1f8>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d003      	beq.n	80065e2 <TIM_Base_SetConfig+0x112>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	4a3b      	ldr	r2, [pc, #236]	@ (80066cc <TIM_Base_SetConfig+0x1fc>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d108      	bne.n	80065f4 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	68db      	ldr	r3, [r3, #12]
 80065ee:	68fa      	ldr	r2, [r7, #12]
 80065f0:	4313      	orrs	r3, r2
 80065f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	695b      	ldr	r3, [r3, #20]
 80065fe:	4313      	orrs	r3, r2
 8006600:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	689a      	ldr	r2, [r3, #8]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	681a      	ldr	r2, [r3, #0]
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	4a1e      	ldr	r2, [pc, #120]	@ (8006690 <TIM_Base_SetConfig+0x1c0>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d023      	beq.n	8006662 <TIM_Base_SetConfig+0x192>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	4a1d      	ldr	r2, [pc, #116]	@ (8006694 <TIM_Base_SetConfig+0x1c4>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d01f      	beq.n	8006662 <TIM_Base_SetConfig+0x192>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	4a22      	ldr	r2, [pc, #136]	@ (80066b0 <TIM_Base_SetConfig+0x1e0>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d01b      	beq.n	8006662 <TIM_Base_SetConfig+0x192>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	4a21      	ldr	r2, [pc, #132]	@ (80066b4 <TIM_Base_SetConfig+0x1e4>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d017      	beq.n	8006662 <TIM_Base_SetConfig+0x192>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	4a20      	ldr	r2, [pc, #128]	@ (80066b8 <TIM_Base_SetConfig+0x1e8>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d013      	beq.n	8006662 <TIM_Base_SetConfig+0x192>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	4a1f      	ldr	r2, [pc, #124]	@ (80066bc <TIM_Base_SetConfig+0x1ec>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d00f      	beq.n	8006662 <TIM_Base_SetConfig+0x192>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	4a1e      	ldr	r2, [pc, #120]	@ (80066c0 <TIM_Base_SetConfig+0x1f0>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d00b      	beq.n	8006662 <TIM_Base_SetConfig+0x192>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	4a1d      	ldr	r2, [pc, #116]	@ (80066c4 <TIM_Base_SetConfig+0x1f4>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d007      	beq.n	8006662 <TIM_Base_SetConfig+0x192>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	4a1c      	ldr	r2, [pc, #112]	@ (80066c8 <TIM_Base_SetConfig+0x1f8>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d003      	beq.n	8006662 <TIM_Base_SetConfig+0x192>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	4a1b      	ldr	r2, [pc, #108]	@ (80066cc <TIM_Base_SetConfig+0x1fc>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d103      	bne.n	800666a <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	691a      	ldr	r2, [r3, #16]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f043 0204 	orr.w	r2, r3, #4
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2201      	movs	r2, #1
 800667a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	68fa      	ldr	r2, [r7, #12]
 8006680:	601a      	str	r2, [r3, #0]
}
 8006682:	bf00      	nop
 8006684:	3714      	adds	r7, #20
 8006686:	46bd      	mov	sp, r7
 8006688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668c:	4770      	bx	lr
 800668e:	bf00      	nop
 8006690:	40012c00 	.word	0x40012c00
 8006694:	50012c00 	.word	0x50012c00
 8006698:	40000400 	.word	0x40000400
 800669c:	50000400 	.word	0x50000400
 80066a0:	40000800 	.word	0x40000800
 80066a4:	50000800 	.word	0x50000800
 80066a8:	40000c00 	.word	0x40000c00
 80066ac:	50000c00 	.word	0x50000c00
 80066b0:	40013400 	.word	0x40013400
 80066b4:	50013400 	.word	0x50013400
 80066b8:	40014000 	.word	0x40014000
 80066bc:	50014000 	.word	0x50014000
 80066c0:	40014400 	.word	0x40014400
 80066c4:	50014400 	.word	0x50014400
 80066c8:	40014800 	.word	0x40014800
 80066cc:	50014800 	.word	0x50014800

080066d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066d0:	b480      	push	{r7}
 80066d2:	b087      	sub	sp, #28
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
 80066d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6a1b      	ldr	r3, [r3, #32]
 80066de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6a1b      	ldr	r3, [r3, #32]
 80066e4:	f023 0201 	bic.w	r2, r3, #1
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	699b      	ldr	r3, [r3, #24]
 80066f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80066fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006702:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	f023 0303 	bic.w	r3, r3, #3
 800670a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	68fa      	ldr	r2, [r7, #12]
 8006712:	4313      	orrs	r3, r2
 8006714:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	f023 0302 	bic.w	r3, r3, #2
 800671c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	689b      	ldr	r3, [r3, #8]
 8006722:	697a      	ldr	r2, [r7, #20]
 8006724:	4313      	orrs	r3, r2
 8006726:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	4a40      	ldr	r2, [pc, #256]	@ (800682c <TIM_OC1_SetConfig+0x15c>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d023      	beq.n	8006778 <TIM_OC1_SetConfig+0xa8>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	4a3f      	ldr	r2, [pc, #252]	@ (8006830 <TIM_OC1_SetConfig+0x160>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d01f      	beq.n	8006778 <TIM_OC1_SetConfig+0xa8>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	4a3e      	ldr	r2, [pc, #248]	@ (8006834 <TIM_OC1_SetConfig+0x164>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d01b      	beq.n	8006778 <TIM_OC1_SetConfig+0xa8>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	4a3d      	ldr	r2, [pc, #244]	@ (8006838 <TIM_OC1_SetConfig+0x168>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d017      	beq.n	8006778 <TIM_OC1_SetConfig+0xa8>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	4a3c      	ldr	r2, [pc, #240]	@ (800683c <TIM_OC1_SetConfig+0x16c>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d013      	beq.n	8006778 <TIM_OC1_SetConfig+0xa8>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	4a3b      	ldr	r2, [pc, #236]	@ (8006840 <TIM_OC1_SetConfig+0x170>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d00f      	beq.n	8006778 <TIM_OC1_SetConfig+0xa8>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	4a3a      	ldr	r2, [pc, #232]	@ (8006844 <TIM_OC1_SetConfig+0x174>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d00b      	beq.n	8006778 <TIM_OC1_SetConfig+0xa8>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	4a39      	ldr	r2, [pc, #228]	@ (8006848 <TIM_OC1_SetConfig+0x178>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d007      	beq.n	8006778 <TIM_OC1_SetConfig+0xa8>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	4a38      	ldr	r2, [pc, #224]	@ (800684c <TIM_OC1_SetConfig+0x17c>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d003      	beq.n	8006778 <TIM_OC1_SetConfig+0xa8>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	4a37      	ldr	r2, [pc, #220]	@ (8006850 <TIM_OC1_SetConfig+0x180>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d10c      	bne.n	8006792 <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006778:	697b      	ldr	r3, [r7, #20]
 800677a:	f023 0308 	bic.w	r3, r3, #8
 800677e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	68db      	ldr	r3, [r3, #12]
 8006784:	697a      	ldr	r2, [r7, #20]
 8006786:	4313      	orrs	r3, r2
 8006788:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	f023 0304 	bic.w	r3, r3, #4
 8006790:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	4a25      	ldr	r2, [pc, #148]	@ (800682c <TIM_OC1_SetConfig+0x15c>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d023      	beq.n	80067e2 <TIM_OC1_SetConfig+0x112>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	4a24      	ldr	r2, [pc, #144]	@ (8006830 <TIM_OC1_SetConfig+0x160>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d01f      	beq.n	80067e2 <TIM_OC1_SetConfig+0x112>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	4a23      	ldr	r2, [pc, #140]	@ (8006834 <TIM_OC1_SetConfig+0x164>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d01b      	beq.n	80067e2 <TIM_OC1_SetConfig+0x112>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	4a22      	ldr	r2, [pc, #136]	@ (8006838 <TIM_OC1_SetConfig+0x168>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d017      	beq.n	80067e2 <TIM_OC1_SetConfig+0x112>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	4a21      	ldr	r2, [pc, #132]	@ (800683c <TIM_OC1_SetConfig+0x16c>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d013      	beq.n	80067e2 <TIM_OC1_SetConfig+0x112>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	4a20      	ldr	r2, [pc, #128]	@ (8006840 <TIM_OC1_SetConfig+0x170>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d00f      	beq.n	80067e2 <TIM_OC1_SetConfig+0x112>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	4a1f      	ldr	r2, [pc, #124]	@ (8006844 <TIM_OC1_SetConfig+0x174>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d00b      	beq.n	80067e2 <TIM_OC1_SetConfig+0x112>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	4a1e      	ldr	r2, [pc, #120]	@ (8006848 <TIM_OC1_SetConfig+0x178>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d007      	beq.n	80067e2 <TIM_OC1_SetConfig+0x112>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	4a1d      	ldr	r2, [pc, #116]	@ (800684c <TIM_OC1_SetConfig+0x17c>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d003      	beq.n	80067e2 <TIM_OC1_SetConfig+0x112>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	4a1c      	ldr	r2, [pc, #112]	@ (8006850 <TIM_OC1_SetConfig+0x180>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d111      	bne.n	8006806 <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80067e2:	693b      	ldr	r3, [r7, #16]
 80067e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80067e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80067f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	695b      	ldr	r3, [r3, #20]
 80067f6:	693a      	ldr	r2, [r7, #16]
 80067f8:	4313      	orrs	r3, r2
 80067fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	699b      	ldr	r3, [r3, #24]
 8006800:	693a      	ldr	r2, [r7, #16]
 8006802:	4313      	orrs	r3, r2
 8006804:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	693a      	ldr	r2, [r7, #16]
 800680a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	68fa      	ldr	r2, [r7, #12]
 8006810:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	685a      	ldr	r2, [r3, #4]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	697a      	ldr	r2, [r7, #20]
 800681e:	621a      	str	r2, [r3, #32]
}
 8006820:	bf00      	nop
 8006822:	371c      	adds	r7, #28
 8006824:	46bd      	mov	sp, r7
 8006826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682a:	4770      	bx	lr
 800682c:	40012c00 	.word	0x40012c00
 8006830:	50012c00 	.word	0x50012c00
 8006834:	40013400 	.word	0x40013400
 8006838:	50013400 	.word	0x50013400
 800683c:	40014000 	.word	0x40014000
 8006840:	50014000 	.word	0x50014000
 8006844:	40014400 	.word	0x40014400
 8006848:	50014400 	.word	0x50014400
 800684c:	40014800 	.word	0x40014800
 8006850:	50014800 	.word	0x50014800

08006854 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006854:	b480      	push	{r7}
 8006856:	b087      	sub	sp, #28
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
 800685c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6a1b      	ldr	r3, [r3, #32]
 8006862:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6a1b      	ldr	r3, [r3, #32]
 8006868:	f023 0210 	bic.w	r2, r3, #16
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	685b      	ldr	r3, [r3, #4]
 8006874:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	699b      	ldr	r3, [r3, #24]
 800687a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006882:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006886:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800688e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	021b      	lsls	r3, r3, #8
 8006896:	68fa      	ldr	r2, [r7, #12]
 8006898:	4313      	orrs	r3, r2
 800689a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800689c:	697b      	ldr	r3, [r7, #20]
 800689e:	f023 0320 	bic.w	r3, r3, #32
 80068a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	689b      	ldr	r3, [r3, #8]
 80068a8:	011b      	lsls	r3, r3, #4
 80068aa:	697a      	ldr	r2, [r7, #20]
 80068ac:	4313      	orrs	r3, r2
 80068ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	4a36      	ldr	r2, [pc, #216]	@ (800698c <TIM_OC2_SetConfig+0x138>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d00b      	beq.n	80068d0 <TIM_OC2_SetConfig+0x7c>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	4a35      	ldr	r2, [pc, #212]	@ (8006990 <TIM_OC2_SetConfig+0x13c>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d007      	beq.n	80068d0 <TIM_OC2_SetConfig+0x7c>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	4a34      	ldr	r2, [pc, #208]	@ (8006994 <TIM_OC2_SetConfig+0x140>)
 80068c4:	4293      	cmp	r3, r2
 80068c6:	d003      	beq.n	80068d0 <TIM_OC2_SetConfig+0x7c>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	4a33      	ldr	r2, [pc, #204]	@ (8006998 <TIM_OC2_SetConfig+0x144>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d10d      	bne.n	80068ec <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80068d0:	697b      	ldr	r3, [r7, #20]
 80068d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80068d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	68db      	ldr	r3, [r3, #12]
 80068dc:	011b      	lsls	r3, r3, #4
 80068de:	697a      	ldr	r2, [r7, #20]
 80068e0:	4313      	orrs	r3, r2
 80068e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80068ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	4a27      	ldr	r2, [pc, #156]	@ (800698c <TIM_OC2_SetConfig+0x138>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d023      	beq.n	800693c <TIM_OC2_SetConfig+0xe8>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	4a26      	ldr	r2, [pc, #152]	@ (8006990 <TIM_OC2_SetConfig+0x13c>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d01f      	beq.n	800693c <TIM_OC2_SetConfig+0xe8>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	4a25      	ldr	r2, [pc, #148]	@ (8006994 <TIM_OC2_SetConfig+0x140>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d01b      	beq.n	800693c <TIM_OC2_SetConfig+0xe8>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	4a24      	ldr	r2, [pc, #144]	@ (8006998 <TIM_OC2_SetConfig+0x144>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d017      	beq.n	800693c <TIM_OC2_SetConfig+0xe8>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	4a23      	ldr	r2, [pc, #140]	@ (800699c <TIM_OC2_SetConfig+0x148>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d013      	beq.n	800693c <TIM_OC2_SetConfig+0xe8>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	4a22      	ldr	r2, [pc, #136]	@ (80069a0 <TIM_OC2_SetConfig+0x14c>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d00f      	beq.n	800693c <TIM_OC2_SetConfig+0xe8>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	4a21      	ldr	r2, [pc, #132]	@ (80069a4 <TIM_OC2_SetConfig+0x150>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d00b      	beq.n	800693c <TIM_OC2_SetConfig+0xe8>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	4a20      	ldr	r2, [pc, #128]	@ (80069a8 <TIM_OC2_SetConfig+0x154>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d007      	beq.n	800693c <TIM_OC2_SetConfig+0xe8>
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	4a1f      	ldr	r2, [pc, #124]	@ (80069ac <TIM_OC2_SetConfig+0x158>)
 8006930:	4293      	cmp	r3, r2
 8006932:	d003      	beq.n	800693c <TIM_OC2_SetConfig+0xe8>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	4a1e      	ldr	r2, [pc, #120]	@ (80069b0 <TIM_OC2_SetConfig+0x15c>)
 8006938:	4293      	cmp	r3, r2
 800693a:	d113      	bne.n	8006964 <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800693c:	693b      	ldr	r3, [r7, #16]
 800693e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006942:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006944:	693b      	ldr	r3, [r7, #16]
 8006946:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800694a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	695b      	ldr	r3, [r3, #20]
 8006950:	009b      	lsls	r3, r3, #2
 8006952:	693a      	ldr	r2, [r7, #16]
 8006954:	4313      	orrs	r3, r2
 8006956:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	699b      	ldr	r3, [r3, #24]
 800695c:	009b      	lsls	r3, r3, #2
 800695e:	693a      	ldr	r2, [r7, #16]
 8006960:	4313      	orrs	r3, r2
 8006962:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	693a      	ldr	r2, [r7, #16]
 8006968:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	68fa      	ldr	r2, [r7, #12]
 800696e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	685a      	ldr	r2, [r3, #4]
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	697a      	ldr	r2, [r7, #20]
 800697c:	621a      	str	r2, [r3, #32]
}
 800697e:	bf00      	nop
 8006980:	371c      	adds	r7, #28
 8006982:	46bd      	mov	sp, r7
 8006984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006988:	4770      	bx	lr
 800698a:	bf00      	nop
 800698c:	40012c00 	.word	0x40012c00
 8006990:	50012c00 	.word	0x50012c00
 8006994:	40013400 	.word	0x40013400
 8006998:	50013400 	.word	0x50013400
 800699c:	40014000 	.word	0x40014000
 80069a0:	50014000 	.word	0x50014000
 80069a4:	40014400 	.word	0x40014400
 80069a8:	50014400 	.word	0x50014400
 80069ac:	40014800 	.word	0x40014800
 80069b0:	50014800 	.word	0x50014800

080069b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069b4:	b480      	push	{r7}
 80069b6:	b087      	sub	sp, #28
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
 80069bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6a1b      	ldr	r3, [r3, #32]
 80069c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6a1b      	ldr	r3, [r3, #32]
 80069c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	685b      	ldr	r3, [r3, #4]
 80069d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	69db      	ldr	r3, [r3, #28]
 80069da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80069e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	f023 0303 	bic.w	r3, r3, #3
 80069ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	68fa      	ldr	r2, [r7, #12]
 80069f6:	4313      	orrs	r3, r2
 80069f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80069fa:	697b      	ldr	r3, [r7, #20]
 80069fc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006a00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	689b      	ldr	r3, [r3, #8]
 8006a06:	021b      	lsls	r3, r3, #8
 8006a08:	697a      	ldr	r2, [r7, #20]
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	4a35      	ldr	r2, [pc, #212]	@ (8006ae8 <TIM_OC3_SetConfig+0x134>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d00b      	beq.n	8006a2e <TIM_OC3_SetConfig+0x7a>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	4a34      	ldr	r2, [pc, #208]	@ (8006aec <TIM_OC3_SetConfig+0x138>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d007      	beq.n	8006a2e <TIM_OC3_SetConfig+0x7a>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	4a33      	ldr	r2, [pc, #204]	@ (8006af0 <TIM_OC3_SetConfig+0x13c>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d003      	beq.n	8006a2e <TIM_OC3_SetConfig+0x7a>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	4a32      	ldr	r2, [pc, #200]	@ (8006af4 <TIM_OC3_SetConfig+0x140>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d10d      	bne.n	8006a4a <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006a2e:	697b      	ldr	r3, [r7, #20]
 8006a30:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006a34:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	68db      	ldr	r3, [r3, #12]
 8006a3a:	021b      	lsls	r3, r3, #8
 8006a3c:	697a      	ldr	r2, [r7, #20]
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006a42:	697b      	ldr	r3, [r7, #20]
 8006a44:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006a48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	4a26      	ldr	r2, [pc, #152]	@ (8006ae8 <TIM_OC3_SetConfig+0x134>)
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	d023      	beq.n	8006a9a <TIM_OC3_SetConfig+0xe6>
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	4a25      	ldr	r2, [pc, #148]	@ (8006aec <TIM_OC3_SetConfig+0x138>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d01f      	beq.n	8006a9a <TIM_OC3_SetConfig+0xe6>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	4a24      	ldr	r2, [pc, #144]	@ (8006af0 <TIM_OC3_SetConfig+0x13c>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d01b      	beq.n	8006a9a <TIM_OC3_SetConfig+0xe6>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	4a23      	ldr	r2, [pc, #140]	@ (8006af4 <TIM_OC3_SetConfig+0x140>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d017      	beq.n	8006a9a <TIM_OC3_SetConfig+0xe6>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	4a22      	ldr	r2, [pc, #136]	@ (8006af8 <TIM_OC3_SetConfig+0x144>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d013      	beq.n	8006a9a <TIM_OC3_SetConfig+0xe6>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	4a21      	ldr	r2, [pc, #132]	@ (8006afc <TIM_OC3_SetConfig+0x148>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d00f      	beq.n	8006a9a <TIM_OC3_SetConfig+0xe6>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	4a20      	ldr	r2, [pc, #128]	@ (8006b00 <TIM_OC3_SetConfig+0x14c>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d00b      	beq.n	8006a9a <TIM_OC3_SetConfig+0xe6>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	4a1f      	ldr	r2, [pc, #124]	@ (8006b04 <TIM_OC3_SetConfig+0x150>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d007      	beq.n	8006a9a <TIM_OC3_SetConfig+0xe6>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	4a1e      	ldr	r2, [pc, #120]	@ (8006b08 <TIM_OC3_SetConfig+0x154>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d003      	beq.n	8006a9a <TIM_OC3_SetConfig+0xe6>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	4a1d      	ldr	r2, [pc, #116]	@ (8006b0c <TIM_OC3_SetConfig+0x158>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d113      	bne.n	8006ac2 <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006a9a:	693b      	ldr	r3, [r7, #16]
 8006a9c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006aa0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006aa2:	693b      	ldr	r3, [r7, #16]
 8006aa4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006aa8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	695b      	ldr	r3, [r3, #20]
 8006aae:	011b      	lsls	r3, r3, #4
 8006ab0:	693a      	ldr	r2, [r7, #16]
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	699b      	ldr	r3, [r3, #24]
 8006aba:	011b      	lsls	r3, r3, #4
 8006abc:	693a      	ldr	r2, [r7, #16]
 8006abe:	4313      	orrs	r3, r2
 8006ac0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	693a      	ldr	r2, [r7, #16]
 8006ac6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	68fa      	ldr	r2, [r7, #12]
 8006acc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	685a      	ldr	r2, [r3, #4]
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	697a      	ldr	r2, [r7, #20]
 8006ada:	621a      	str	r2, [r3, #32]
}
 8006adc:	bf00      	nop
 8006ade:	371c      	adds	r7, #28
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae6:	4770      	bx	lr
 8006ae8:	40012c00 	.word	0x40012c00
 8006aec:	50012c00 	.word	0x50012c00
 8006af0:	40013400 	.word	0x40013400
 8006af4:	50013400 	.word	0x50013400
 8006af8:	40014000 	.word	0x40014000
 8006afc:	50014000 	.word	0x50014000
 8006b00:	40014400 	.word	0x40014400
 8006b04:	50014400 	.word	0x50014400
 8006b08:	40014800 	.word	0x40014800
 8006b0c:	50014800 	.word	0x50014800

08006b10 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b10:	b480      	push	{r7}
 8006b12:	b087      	sub	sp, #28
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
 8006b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6a1b      	ldr	r3, [r3, #32]
 8006b1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6a1b      	ldr	r3, [r3, #32]
 8006b24:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	685b      	ldr	r3, [r3, #4]
 8006b30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	69db      	ldr	r3, [r3, #28]
 8006b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006b3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	021b      	lsls	r3, r3, #8
 8006b52:	68fa      	ldr	r2, [r7, #12]
 8006b54:	4313      	orrs	r3, r2
 8006b56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006b58:	697b      	ldr	r3, [r7, #20]
 8006b5a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006b5e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	689b      	ldr	r3, [r3, #8]
 8006b64:	031b      	lsls	r3, r3, #12
 8006b66:	697a      	ldr	r2, [r7, #20]
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	4a36      	ldr	r2, [pc, #216]	@ (8006c48 <TIM_OC4_SetConfig+0x138>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d00b      	beq.n	8006b8c <TIM_OC4_SetConfig+0x7c>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	4a35      	ldr	r2, [pc, #212]	@ (8006c4c <TIM_OC4_SetConfig+0x13c>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d007      	beq.n	8006b8c <TIM_OC4_SetConfig+0x7c>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	4a34      	ldr	r2, [pc, #208]	@ (8006c50 <TIM_OC4_SetConfig+0x140>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d003      	beq.n	8006b8c <TIM_OC4_SetConfig+0x7c>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	4a33      	ldr	r2, [pc, #204]	@ (8006c54 <TIM_OC4_SetConfig+0x144>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d10d      	bne.n	8006ba8 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006b8c:	697b      	ldr	r3, [r7, #20]
 8006b8e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006b92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	68db      	ldr	r3, [r3, #12]
 8006b98:	031b      	lsls	r3, r3, #12
 8006b9a:	697a      	ldr	r2, [r7, #20]
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006ba0:	697b      	ldr	r3, [r7, #20]
 8006ba2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006ba6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	4a27      	ldr	r2, [pc, #156]	@ (8006c48 <TIM_OC4_SetConfig+0x138>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d023      	beq.n	8006bf8 <TIM_OC4_SetConfig+0xe8>
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	4a26      	ldr	r2, [pc, #152]	@ (8006c4c <TIM_OC4_SetConfig+0x13c>)
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d01f      	beq.n	8006bf8 <TIM_OC4_SetConfig+0xe8>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	4a25      	ldr	r2, [pc, #148]	@ (8006c50 <TIM_OC4_SetConfig+0x140>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d01b      	beq.n	8006bf8 <TIM_OC4_SetConfig+0xe8>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	4a24      	ldr	r2, [pc, #144]	@ (8006c54 <TIM_OC4_SetConfig+0x144>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d017      	beq.n	8006bf8 <TIM_OC4_SetConfig+0xe8>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	4a23      	ldr	r2, [pc, #140]	@ (8006c58 <TIM_OC4_SetConfig+0x148>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d013      	beq.n	8006bf8 <TIM_OC4_SetConfig+0xe8>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	4a22      	ldr	r2, [pc, #136]	@ (8006c5c <TIM_OC4_SetConfig+0x14c>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d00f      	beq.n	8006bf8 <TIM_OC4_SetConfig+0xe8>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	4a21      	ldr	r2, [pc, #132]	@ (8006c60 <TIM_OC4_SetConfig+0x150>)
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	d00b      	beq.n	8006bf8 <TIM_OC4_SetConfig+0xe8>
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	4a20      	ldr	r2, [pc, #128]	@ (8006c64 <TIM_OC4_SetConfig+0x154>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d007      	beq.n	8006bf8 <TIM_OC4_SetConfig+0xe8>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	4a1f      	ldr	r2, [pc, #124]	@ (8006c68 <TIM_OC4_SetConfig+0x158>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d003      	beq.n	8006bf8 <TIM_OC4_SetConfig+0xe8>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	4a1e      	ldr	r2, [pc, #120]	@ (8006c6c <TIM_OC4_SetConfig+0x15c>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d113      	bne.n	8006c20 <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006bf8:	693b      	ldr	r3, [r7, #16]
 8006bfa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006bfe:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006c00:	693b      	ldr	r3, [r7, #16]
 8006c02:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006c06:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	695b      	ldr	r3, [r3, #20]
 8006c0c:	019b      	lsls	r3, r3, #6
 8006c0e:	693a      	ldr	r2, [r7, #16]
 8006c10:	4313      	orrs	r3, r2
 8006c12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	699b      	ldr	r3, [r3, #24]
 8006c18:	019b      	lsls	r3, r3, #6
 8006c1a:	693a      	ldr	r2, [r7, #16]
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	693a      	ldr	r2, [r7, #16]
 8006c24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	68fa      	ldr	r2, [r7, #12]
 8006c2a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	685a      	ldr	r2, [r3, #4]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	697a      	ldr	r2, [r7, #20]
 8006c38:	621a      	str	r2, [r3, #32]
}
 8006c3a:	bf00      	nop
 8006c3c:	371c      	adds	r7, #28
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c44:	4770      	bx	lr
 8006c46:	bf00      	nop
 8006c48:	40012c00 	.word	0x40012c00
 8006c4c:	50012c00 	.word	0x50012c00
 8006c50:	40013400 	.word	0x40013400
 8006c54:	50013400 	.word	0x50013400
 8006c58:	40014000 	.word	0x40014000
 8006c5c:	50014000 	.word	0x50014000
 8006c60:	40014400 	.word	0x40014400
 8006c64:	50014400 	.word	0x50014400
 8006c68:	40014800 	.word	0x40014800
 8006c6c:	50014800 	.word	0x50014800

08006c70 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006c70:	b480      	push	{r7}
 8006c72:	b087      	sub	sp, #28
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
 8006c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6a1b      	ldr	r3, [r3, #32]
 8006c7e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	6a1b      	ldr	r3, [r3, #32]
 8006c84:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006c9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ca2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	68fa      	ldr	r2, [r7, #12]
 8006caa:	4313      	orrs	r3, r2
 8006cac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006cb4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	689b      	ldr	r3, [r3, #8]
 8006cba:	041b      	lsls	r3, r3, #16
 8006cbc:	693a      	ldr	r2, [r7, #16]
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	4a21      	ldr	r2, [pc, #132]	@ (8006d4c <TIM_OC5_SetConfig+0xdc>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d023      	beq.n	8006d12 <TIM_OC5_SetConfig+0xa2>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	4a20      	ldr	r2, [pc, #128]	@ (8006d50 <TIM_OC5_SetConfig+0xe0>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d01f      	beq.n	8006d12 <TIM_OC5_SetConfig+0xa2>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	4a1f      	ldr	r2, [pc, #124]	@ (8006d54 <TIM_OC5_SetConfig+0xe4>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d01b      	beq.n	8006d12 <TIM_OC5_SetConfig+0xa2>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	4a1e      	ldr	r2, [pc, #120]	@ (8006d58 <TIM_OC5_SetConfig+0xe8>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d017      	beq.n	8006d12 <TIM_OC5_SetConfig+0xa2>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	4a1d      	ldr	r2, [pc, #116]	@ (8006d5c <TIM_OC5_SetConfig+0xec>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d013      	beq.n	8006d12 <TIM_OC5_SetConfig+0xa2>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	4a1c      	ldr	r2, [pc, #112]	@ (8006d60 <TIM_OC5_SetConfig+0xf0>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d00f      	beq.n	8006d12 <TIM_OC5_SetConfig+0xa2>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	4a1b      	ldr	r2, [pc, #108]	@ (8006d64 <TIM_OC5_SetConfig+0xf4>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d00b      	beq.n	8006d12 <TIM_OC5_SetConfig+0xa2>
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	4a1a      	ldr	r2, [pc, #104]	@ (8006d68 <TIM_OC5_SetConfig+0xf8>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d007      	beq.n	8006d12 <TIM_OC5_SetConfig+0xa2>
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	4a19      	ldr	r2, [pc, #100]	@ (8006d6c <TIM_OC5_SetConfig+0xfc>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d003      	beq.n	8006d12 <TIM_OC5_SetConfig+0xa2>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	4a18      	ldr	r2, [pc, #96]	@ (8006d70 <TIM_OC5_SetConfig+0x100>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d109      	bne.n	8006d26 <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006d12:	697b      	ldr	r3, [r7, #20]
 8006d14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d18:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	695b      	ldr	r3, [r3, #20]
 8006d1e:	021b      	lsls	r3, r3, #8
 8006d20:	697a      	ldr	r2, [r7, #20]
 8006d22:	4313      	orrs	r3, r2
 8006d24:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	697a      	ldr	r2, [r7, #20]
 8006d2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	68fa      	ldr	r2, [r7, #12]
 8006d30:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	685a      	ldr	r2, [r3, #4]
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	693a      	ldr	r2, [r7, #16]
 8006d3e:	621a      	str	r2, [r3, #32]
}
 8006d40:	bf00      	nop
 8006d42:	371c      	adds	r7, #28
 8006d44:	46bd      	mov	sp, r7
 8006d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4a:	4770      	bx	lr
 8006d4c:	40012c00 	.word	0x40012c00
 8006d50:	50012c00 	.word	0x50012c00
 8006d54:	40013400 	.word	0x40013400
 8006d58:	50013400 	.word	0x50013400
 8006d5c:	40014000 	.word	0x40014000
 8006d60:	50014000 	.word	0x50014000
 8006d64:	40014400 	.word	0x40014400
 8006d68:	50014400 	.word	0x50014400
 8006d6c:	40014800 	.word	0x40014800
 8006d70:	50014800 	.word	0x50014800

08006d74 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006d74:	b480      	push	{r7}
 8006d76:	b087      	sub	sp, #28
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
 8006d7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6a1b      	ldr	r3, [r3, #32]
 8006d82:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6a1b      	ldr	r3, [r3, #32]
 8006d88:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	685b      	ldr	r3, [r3, #4]
 8006d94:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006da2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006da6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	021b      	lsls	r3, r3, #8
 8006dae:	68fa      	ldr	r2, [r7, #12]
 8006db0:	4313      	orrs	r3, r2
 8006db2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006db4:	693b      	ldr	r3, [r7, #16]
 8006db6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006dba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	689b      	ldr	r3, [r3, #8]
 8006dc0:	051b      	lsls	r3, r3, #20
 8006dc2:	693a      	ldr	r2, [r7, #16]
 8006dc4:	4313      	orrs	r3, r2
 8006dc6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	4a22      	ldr	r2, [pc, #136]	@ (8006e54 <TIM_OC6_SetConfig+0xe0>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d023      	beq.n	8006e18 <TIM_OC6_SetConfig+0xa4>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	4a21      	ldr	r2, [pc, #132]	@ (8006e58 <TIM_OC6_SetConfig+0xe4>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d01f      	beq.n	8006e18 <TIM_OC6_SetConfig+0xa4>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	4a20      	ldr	r2, [pc, #128]	@ (8006e5c <TIM_OC6_SetConfig+0xe8>)
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d01b      	beq.n	8006e18 <TIM_OC6_SetConfig+0xa4>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	4a1f      	ldr	r2, [pc, #124]	@ (8006e60 <TIM_OC6_SetConfig+0xec>)
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d017      	beq.n	8006e18 <TIM_OC6_SetConfig+0xa4>
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	4a1e      	ldr	r2, [pc, #120]	@ (8006e64 <TIM_OC6_SetConfig+0xf0>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d013      	beq.n	8006e18 <TIM_OC6_SetConfig+0xa4>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	4a1d      	ldr	r2, [pc, #116]	@ (8006e68 <TIM_OC6_SetConfig+0xf4>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d00f      	beq.n	8006e18 <TIM_OC6_SetConfig+0xa4>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	4a1c      	ldr	r2, [pc, #112]	@ (8006e6c <TIM_OC6_SetConfig+0xf8>)
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d00b      	beq.n	8006e18 <TIM_OC6_SetConfig+0xa4>
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	4a1b      	ldr	r2, [pc, #108]	@ (8006e70 <TIM_OC6_SetConfig+0xfc>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d007      	beq.n	8006e18 <TIM_OC6_SetConfig+0xa4>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	4a1a      	ldr	r2, [pc, #104]	@ (8006e74 <TIM_OC6_SetConfig+0x100>)
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	d003      	beq.n	8006e18 <TIM_OC6_SetConfig+0xa4>
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	4a19      	ldr	r2, [pc, #100]	@ (8006e78 <TIM_OC6_SetConfig+0x104>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d109      	bne.n	8006e2c <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006e18:	697b      	ldr	r3, [r7, #20]
 8006e1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006e1e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	695b      	ldr	r3, [r3, #20]
 8006e24:	029b      	lsls	r3, r3, #10
 8006e26:	697a      	ldr	r2, [r7, #20]
 8006e28:	4313      	orrs	r3, r2
 8006e2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	697a      	ldr	r2, [r7, #20]
 8006e30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	68fa      	ldr	r2, [r7, #12]
 8006e36:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	685a      	ldr	r2, [r3, #4]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	693a      	ldr	r2, [r7, #16]
 8006e44:	621a      	str	r2, [r3, #32]
}
 8006e46:	bf00      	nop
 8006e48:	371c      	adds	r7, #28
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e50:	4770      	bx	lr
 8006e52:	bf00      	nop
 8006e54:	40012c00 	.word	0x40012c00
 8006e58:	50012c00 	.word	0x50012c00
 8006e5c:	40013400 	.word	0x40013400
 8006e60:	50013400 	.word	0x50013400
 8006e64:	40014000 	.word	0x40014000
 8006e68:	50014000 	.word	0x50014000
 8006e6c:	40014400 	.word	0x40014400
 8006e70:	50014400 	.word	0x50014400
 8006e74:	40014800 	.word	0x40014800
 8006e78:	50014800 	.word	0x50014800

08006e7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e7c:	b480      	push	{r7}
 8006e7e:	b087      	sub	sp, #28
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	60f8      	str	r0, [r7, #12]
 8006e84:	60b9      	str	r1, [r7, #8]
 8006e86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	6a1b      	ldr	r3, [r3, #32]
 8006e8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	6a1b      	ldr	r3, [r3, #32]
 8006e92:	f023 0201 	bic.w	r2, r3, #1
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	699b      	ldr	r3, [r3, #24]
 8006e9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006ea0:	693b      	ldr	r3, [r7, #16]
 8006ea2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ea6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	011b      	lsls	r3, r3, #4
 8006eac:	693a      	ldr	r2, [r7, #16]
 8006eae:	4313      	orrs	r3, r2
 8006eb0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	f023 030a 	bic.w	r3, r3, #10
 8006eb8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006eba:	697a      	ldr	r2, [r7, #20]
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	4313      	orrs	r3, r2
 8006ec0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	693a      	ldr	r2, [r7, #16]
 8006ec6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	697a      	ldr	r2, [r7, #20]
 8006ecc:	621a      	str	r2, [r3, #32]
}
 8006ece:	bf00      	nop
 8006ed0:	371c      	adds	r7, #28
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed8:	4770      	bx	lr

08006eda <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006eda:	b480      	push	{r7}
 8006edc:	b087      	sub	sp, #28
 8006ede:	af00      	add	r7, sp, #0
 8006ee0:	60f8      	str	r0, [r7, #12]
 8006ee2:	60b9      	str	r1, [r7, #8]
 8006ee4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	6a1b      	ldr	r3, [r3, #32]
 8006eea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	6a1b      	ldr	r3, [r3, #32]
 8006ef0:	f023 0210 	bic.w	r2, r3, #16
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	699b      	ldr	r3, [r3, #24]
 8006efc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006efe:	693b      	ldr	r3, [r7, #16]
 8006f00:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006f04:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	031b      	lsls	r3, r3, #12
 8006f0a:	693a      	ldr	r2, [r7, #16]
 8006f0c:	4313      	orrs	r3, r2
 8006f0e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006f16:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006f18:	68bb      	ldr	r3, [r7, #8]
 8006f1a:	011b      	lsls	r3, r3, #4
 8006f1c:	697a      	ldr	r2, [r7, #20]
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	693a      	ldr	r2, [r7, #16]
 8006f26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	697a      	ldr	r2, [r7, #20]
 8006f2c:	621a      	str	r2, [r3, #32]
}
 8006f2e:	bf00      	nop
 8006f30:	371c      	adds	r7, #28
 8006f32:	46bd      	mov	sp, r7
 8006f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f38:	4770      	bx	lr

08006f3a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f3a:	b480      	push	{r7}
 8006f3c:	b085      	sub	sp, #20
 8006f3e:	af00      	add	r7, sp, #0
 8006f40:	6078      	str	r0, [r7, #4]
 8006f42:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	689b      	ldr	r3, [r3, #8]
 8006f48:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006f50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f54:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f56:	683a      	ldr	r2, [r7, #0]
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	4313      	orrs	r3, r2
 8006f5c:	f043 0307 	orr.w	r3, r3, #7
 8006f60:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	68fa      	ldr	r2, [r7, #12]
 8006f66:	609a      	str	r2, [r3, #8]
}
 8006f68:	bf00      	nop
 8006f6a:	3714      	adds	r7, #20
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f72:	4770      	bx	lr

08006f74 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006f74:	b480      	push	{r7}
 8006f76:	b087      	sub	sp, #28
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	60f8      	str	r0, [r7, #12]
 8006f7c:	60b9      	str	r1, [r7, #8]
 8006f7e:	607a      	str	r2, [r7, #4]
 8006f80:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	689b      	ldr	r3, [r3, #8]
 8006f86:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006f8e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	021a      	lsls	r2, r3, #8
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	431a      	orrs	r2, r3
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	4313      	orrs	r3, r2
 8006f9c:	697a      	ldr	r2, [r7, #20]
 8006f9e:	4313      	orrs	r3, r2
 8006fa0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	697a      	ldr	r2, [r7, #20]
 8006fa6:	609a      	str	r2, [r3, #8]
}
 8006fa8:	bf00      	nop
 8006faa:	371c      	adds	r7, #28
 8006fac:	46bd      	mov	sp, r7
 8006fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb2:	4770      	bx	lr

08006fb4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	b087      	sub	sp, #28
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	60f8      	str	r0, [r7, #12]
 8006fbc:	60b9      	str	r1, [r7, #8]
 8006fbe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	f003 031f 	and.w	r3, r3, #31
 8006fc6:	2201      	movs	r2, #1
 8006fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8006fcc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	6a1a      	ldr	r2, [r3, #32]
 8006fd2:	697b      	ldr	r3, [r7, #20]
 8006fd4:	43db      	mvns	r3, r3
 8006fd6:	401a      	ands	r2, r3
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	6a1a      	ldr	r2, [r3, #32]
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	f003 031f 	and.w	r3, r3, #31
 8006fe6:	6879      	ldr	r1, [r7, #4]
 8006fe8:	fa01 f303 	lsl.w	r3, r1, r3
 8006fec:	431a      	orrs	r2, r3
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	621a      	str	r2, [r3, #32]
}
 8006ff2:	bf00      	nop
 8006ff4:	371c      	adds	r7, #28
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffc:	4770      	bx	lr
	...

08007000 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007000:	b480      	push	{r7}
 8007002:	b085      	sub	sp, #20
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
 8007008:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007010:	2b01      	cmp	r3, #1
 8007012:	d101      	bne.n	8007018 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007014:	2302      	movs	r3, #2
 8007016:	e097      	b.n	8007148 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2201      	movs	r2, #1
 800701c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2202      	movs	r2, #2
 8007024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	685b      	ldr	r3, [r3, #4]
 800702e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	689b      	ldr	r3, [r3, #8]
 8007036:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	4a45      	ldr	r2, [pc, #276]	@ (8007154 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d00e      	beq.n	8007060 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	4a44      	ldr	r2, [pc, #272]	@ (8007158 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d009      	beq.n	8007060 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	4a42      	ldr	r2, [pc, #264]	@ (800715c <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d004      	beq.n	8007060 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	4a41      	ldr	r2, [pc, #260]	@ (8007160 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d108      	bne.n	8007072 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007066:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	685b      	ldr	r3, [r3, #4]
 800706c:	68fa      	ldr	r2, [r7, #12]
 800706e:	4313      	orrs	r3, r2
 8007070:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007078:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800707c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	68fa      	ldr	r2, [r7, #12]
 8007084:	4313      	orrs	r3, r2
 8007086:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	68fa      	ldr	r2, [r7, #12]
 800708e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a2f      	ldr	r2, [pc, #188]	@ (8007154 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d040      	beq.n	800711c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	4a2e      	ldr	r2, [pc, #184]	@ (8007158 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d03b      	beq.n	800711c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070ac:	d036      	beq.n	800711c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80070b6:	d031      	beq.n	800711c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a29      	ldr	r2, [pc, #164]	@ (8007164 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d02c      	beq.n	800711c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4a28      	ldr	r2, [pc, #160]	@ (8007168 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d027      	beq.n	800711c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a26      	ldr	r2, [pc, #152]	@ (800716c <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d022      	beq.n	800711c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a25      	ldr	r2, [pc, #148]	@ (8007170 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d01d      	beq.n	800711c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4a23      	ldr	r2, [pc, #140]	@ (8007174 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 80070e6:	4293      	cmp	r3, r2
 80070e8:	d018      	beq.n	800711c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	4a22      	ldr	r2, [pc, #136]	@ (8007178 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d013      	beq.n	800711c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	4a18      	ldr	r2, [pc, #96]	@ (800715c <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d00e      	beq.n	800711c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	4a17      	ldr	r2, [pc, #92]	@ (8007160 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 8007104:	4293      	cmp	r3, r2
 8007106:	d009      	beq.n	800711c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	4a1b      	ldr	r2, [pc, #108]	@ (800717c <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800710e:	4293      	cmp	r3, r2
 8007110:	d004      	beq.n	800711c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	4a1a      	ldr	r2, [pc, #104]	@ (8007180 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8007118:	4293      	cmp	r3, r2
 800711a:	d10c      	bne.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007122:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	689b      	ldr	r3, [r3, #8]
 8007128:	68ba      	ldr	r2, [r7, #8]
 800712a:	4313      	orrs	r3, r2
 800712c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	68ba      	ldr	r2, [r7, #8]
 8007134:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2201      	movs	r2, #1
 800713a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2200      	movs	r2, #0
 8007142:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007146:	2300      	movs	r3, #0
}
 8007148:	4618      	mov	r0, r3
 800714a:	3714      	adds	r7, #20
 800714c:	46bd      	mov	sp, r7
 800714e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007152:	4770      	bx	lr
 8007154:	40012c00 	.word	0x40012c00
 8007158:	50012c00 	.word	0x50012c00
 800715c:	40013400 	.word	0x40013400
 8007160:	50013400 	.word	0x50013400
 8007164:	40000400 	.word	0x40000400
 8007168:	50000400 	.word	0x50000400
 800716c:	40000800 	.word	0x40000800
 8007170:	50000800 	.word	0x50000800
 8007174:	40000c00 	.word	0x40000c00
 8007178:	50000c00 	.word	0x50000c00
 800717c:	40014000 	.word	0x40014000
 8007180:	50014000 	.word	0x50014000

08007184 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007184:	b480      	push	{r7}
 8007186:	b085      	sub	sp, #20
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
 800718c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800718e:	2300      	movs	r3, #0
 8007190:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007198:	2b01      	cmp	r3, #1
 800719a:	d101      	bne.n	80071a0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800719c:	2302      	movs	r3, #2
 800719e:	e07d      	b.n	800729c <HAL_TIMEx_ConfigBreakDeadTime+0x118>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2201      	movs	r2, #1
 80071a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	68db      	ldr	r3, [r3, #12]
 80071b2:	4313      	orrs	r3, r2
 80071b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	689b      	ldr	r3, [r3, #8]
 80071c0:	4313      	orrs	r3, r2
 80071c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	685b      	ldr	r3, [r3, #4]
 80071ce:	4313      	orrs	r3, r2
 80071d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4313      	orrs	r3, r2
 80071de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	691b      	ldr	r3, [r3, #16]
 80071ea:	4313      	orrs	r3, r2
 80071ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	695b      	ldr	r3, [r3, #20]
 80071f8:	4313      	orrs	r3, r2
 80071fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007206:	4313      	orrs	r3, r2
 8007208:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	699b      	ldr	r3, [r3, #24]
 8007214:	041b      	lsls	r3, r3, #16
 8007216:	4313      	orrs	r3, r2
 8007218:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	69db      	ldr	r3, [r3, #28]
 8007224:	4313      	orrs	r3, r2
 8007226:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	4a1e      	ldr	r2, [pc, #120]	@ (80072a8 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d00e      	beq.n	8007250 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	4a1d      	ldr	r2, [pc, #116]	@ (80072ac <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8007238:	4293      	cmp	r3, r2
 800723a:	d009      	beq.n	8007250 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	4a1b      	ldr	r2, [pc, #108]	@ (80072b0 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8007242:	4293      	cmp	r3, r2
 8007244:	d004      	beq.n	8007250 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	4a1a      	ldr	r2, [pc, #104]	@ (80072b4 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d11c      	bne.n	800728a <HAL_TIMEx_ConfigBreakDeadTime+0x106>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800725a:	051b      	lsls	r3, r3, #20
 800725c:	4313      	orrs	r3, r2
 800725e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	6a1b      	ldr	r3, [r3, #32]
 800726a:	4313      	orrs	r3, r2
 800726c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007278:	4313      	orrs	r3, r2
 800727a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007286:	4313      	orrs	r3, r2
 8007288:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	68fa      	ldr	r2, [r7, #12]
 8007290:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2200      	movs	r2, #0
 8007296:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800729a:	2300      	movs	r3, #0
}
 800729c:	4618      	mov	r0, r3
 800729e:	3714      	adds	r7, #20
 80072a0:	46bd      	mov	sp, r7
 80072a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a6:	4770      	bx	lr
 80072a8:	40012c00 	.word	0x40012c00
 80072ac:	50012c00 	.word	0x50012c00
 80072b0:	40013400 	.word	0x40013400
 80072b4:	50013400 	.word	0x50013400

080072b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b082      	sub	sp, #8
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d101      	bne.n	80072ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80072c6:	2301      	movs	r3, #1
 80072c8:	e042      	b.n	8007350 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d106      	bne.n	80072e2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2200      	movs	r2, #0
 80072d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80072dc:	6878      	ldr	r0, [r7, #4]
 80072de:	f7f9 fde7 	bl	8000eb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2224      	movs	r2, #36	@ 0x24
 80072e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	681a      	ldr	r2, [r3, #0]
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f022 0201 	bic.w	r2, r2, #1
 80072f8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d002      	beq.n	8007308 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f000 fd58 	bl	8007db8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007308:	6878      	ldr	r0, [r7, #4]
 800730a:	f000 fbbd 	bl	8007a88 <UART_SetConfig>
 800730e:	4603      	mov	r3, r0
 8007310:	2b01      	cmp	r3, #1
 8007312:	d101      	bne.n	8007318 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007314:	2301      	movs	r3, #1
 8007316:	e01b      	b.n	8007350 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	685a      	ldr	r2, [r3, #4]
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007326:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	689a      	ldr	r2, [r3, #8]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007336:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	681a      	ldr	r2, [r3, #0]
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f042 0201 	orr.w	r2, r2, #1
 8007346:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007348:	6878      	ldr	r0, [r7, #4]
 800734a:	f000 fdd7 	bl	8007efc <UART_CheckIdleState>
 800734e:	4603      	mov	r3, r0
}
 8007350:	4618      	mov	r0, r3
 8007352:	3708      	adds	r7, #8
 8007354:	46bd      	mov	sp, r7
 8007356:	bd80      	pop	{r7, pc}

08007358 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b08a      	sub	sp, #40	@ 0x28
 800735c:	af00      	add	r7, sp, #0
 800735e:	60f8      	str	r0, [r7, #12]
 8007360:	60b9      	str	r1, [r7, #8]
 8007362:	4613      	mov	r3, r2
 8007364:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800736c:	2b20      	cmp	r3, #32
 800736e:	d13c      	bne.n	80073ea <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 8007370:	68bb      	ldr	r3, [r7, #8]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d002      	beq.n	800737c <HAL_UART_Receive_IT+0x24>
 8007376:	88fb      	ldrh	r3, [r7, #6]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d101      	bne.n	8007380 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800737c:	2301      	movs	r3, #1
 800737e:	e035      	b.n	80073ec <HAL_UART_Receive_IT+0x94>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	2200      	movs	r2, #0
 8007384:	66da      	str	r2, [r3, #108]	@ 0x6c
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	4a1a      	ldr	r2, [pc, #104]	@ (80073f4 <HAL_UART_Receive_IT+0x9c>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d024      	beq.n	80073da <HAL_UART_Receive_IT+0x82>
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a18      	ldr	r2, [pc, #96]	@ (80073f8 <HAL_UART_Receive_IT+0xa0>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d01f      	beq.n	80073da <HAL_UART_Receive_IT+0x82>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	685b      	ldr	r3, [r3, #4]
 80073a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d018      	beq.n	80073da <HAL_UART_Receive_IT+0x82>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ae:	697b      	ldr	r3, [r7, #20]
 80073b0:	e853 3f00 	ldrex	r3, [r3]
 80073b4:	613b      	str	r3, [r7, #16]
   return(result);
 80073b6:	693b      	ldr	r3, [r7, #16]
 80073b8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80073bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	461a      	mov	r2, r3
 80073c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073c6:	623b      	str	r3, [r7, #32]
 80073c8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ca:	69f9      	ldr	r1, [r7, #28]
 80073cc:	6a3a      	ldr	r2, [r7, #32]
 80073ce:	e841 2300 	strex	r3, r2, [r1]
 80073d2:	61bb      	str	r3, [r7, #24]
   return(result);
 80073d4:	69bb      	ldr	r3, [r7, #24]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d1e6      	bne.n	80073a8 <HAL_UART_Receive_IT+0x50>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80073da:	88fb      	ldrh	r3, [r7, #6]
 80073dc:	461a      	mov	r2, r3
 80073de:	68b9      	ldr	r1, [r7, #8]
 80073e0:	68f8      	ldr	r0, [r7, #12]
 80073e2:	f000 fea3 	bl	800812c <UART_Start_Receive_IT>
 80073e6:	4603      	mov	r3, r0
 80073e8:	e000      	b.n	80073ec <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80073ea:	2302      	movs	r3, #2
  }
}
 80073ec:	4618      	mov	r0, r3
 80073ee:	3728      	adds	r7, #40	@ 0x28
 80073f0:	46bd      	mov	sp, r7
 80073f2:	bd80      	pop	{r7, pc}
 80073f4:	46002400 	.word	0x46002400
 80073f8:	56002400 	.word	0x56002400

080073fc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b0ba      	sub	sp, #232	@ 0xe8
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	69db      	ldr	r3, [r3, #28]
 800740a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	689b      	ldr	r3, [r3, #8]
 800741e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007422:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007426:	f640 030f 	movw	r3, #2063	@ 0x80f
 800742a:	4013      	ands	r3, r2
 800742c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007430:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007434:	2b00      	cmp	r3, #0
 8007436:	d11b      	bne.n	8007470 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007438:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800743c:	f003 0320 	and.w	r3, r3, #32
 8007440:	2b00      	cmp	r3, #0
 8007442:	d015      	beq.n	8007470 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007444:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007448:	f003 0320 	and.w	r3, r3, #32
 800744c:	2b00      	cmp	r3, #0
 800744e:	d105      	bne.n	800745c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007450:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007454:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007458:	2b00      	cmp	r3, #0
 800745a:	d009      	beq.n	8007470 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007460:	2b00      	cmp	r3, #0
 8007462:	f000 82e5 	beq.w	8007a30 <HAL_UART_IRQHandler+0x634>
      {
        huart->RxISR(huart);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	4798      	blx	r3
      }
      return;
 800746e:	e2df      	b.n	8007a30 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007470:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007474:	2b00      	cmp	r3, #0
 8007476:	f000 8123 	beq.w	80076c0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800747a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800747e:	4b8d      	ldr	r3, [pc, #564]	@ (80076b4 <HAL_UART_IRQHandler+0x2b8>)
 8007480:	4013      	ands	r3, r2
 8007482:	2b00      	cmp	r3, #0
 8007484:	d106      	bne.n	8007494 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007486:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800748a:	4b8b      	ldr	r3, [pc, #556]	@ (80076b8 <HAL_UART_IRQHandler+0x2bc>)
 800748c:	4013      	ands	r3, r2
 800748e:	2b00      	cmp	r3, #0
 8007490:	f000 8116 	beq.w	80076c0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007494:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007498:	f003 0301 	and.w	r3, r3, #1
 800749c:	2b00      	cmp	r3, #0
 800749e:	d011      	beq.n	80074c4 <HAL_UART_IRQHandler+0xc8>
 80074a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d00b      	beq.n	80074c4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	2201      	movs	r2, #1
 80074b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074ba:	f043 0201 	orr.w	r2, r3, #1
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80074c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074c8:	f003 0302 	and.w	r3, r3, #2
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d011      	beq.n	80074f4 <HAL_UART_IRQHandler+0xf8>
 80074d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80074d4:	f003 0301 	and.w	r3, r3, #1
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d00b      	beq.n	80074f4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	2202      	movs	r2, #2
 80074e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074ea:	f043 0204 	orr.w	r2, r3, #4
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80074f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074f8:	f003 0304 	and.w	r3, r3, #4
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d011      	beq.n	8007524 <HAL_UART_IRQHandler+0x128>
 8007500:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007504:	f003 0301 	and.w	r3, r3, #1
 8007508:	2b00      	cmp	r3, #0
 800750a:	d00b      	beq.n	8007524 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	2204      	movs	r2, #4
 8007512:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800751a:	f043 0202 	orr.w	r2, r3, #2
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007524:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007528:	f003 0308 	and.w	r3, r3, #8
 800752c:	2b00      	cmp	r3, #0
 800752e:	d017      	beq.n	8007560 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007530:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007534:	f003 0320 	and.w	r3, r3, #32
 8007538:	2b00      	cmp	r3, #0
 800753a:	d105      	bne.n	8007548 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800753c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007540:	4b5c      	ldr	r3, [pc, #368]	@ (80076b4 <HAL_UART_IRQHandler+0x2b8>)
 8007542:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007544:	2b00      	cmp	r3, #0
 8007546:	d00b      	beq.n	8007560 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	2208      	movs	r2, #8
 800754e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007556:	f043 0208 	orr.w	r2, r3, #8
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007560:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007564:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007568:	2b00      	cmp	r3, #0
 800756a:	d012      	beq.n	8007592 <HAL_UART_IRQHandler+0x196>
 800756c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007570:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007574:	2b00      	cmp	r3, #0
 8007576:	d00c      	beq.n	8007592 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007580:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007588:	f043 0220 	orr.w	r2, r3, #32
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007598:	2b00      	cmp	r3, #0
 800759a:	f000 824b 	beq.w	8007a34 <HAL_UART_IRQHandler+0x638>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800759e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075a2:	f003 0320 	and.w	r3, r3, #32
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d013      	beq.n	80075d2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80075aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075ae:	f003 0320 	and.w	r3, r3, #32
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d105      	bne.n	80075c2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80075b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80075ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d007      	beq.n	80075d2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d003      	beq.n	80075d2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075d8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	689b      	ldr	r3, [r3, #8]
 80075e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075e6:	2b40      	cmp	r3, #64	@ 0x40
 80075e8:	d005      	beq.n	80075f6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80075ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80075ee:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d054      	beq.n	80076a0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f000 feba 	bl	8008370 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	689b      	ldr	r3, [r3, #8]
 8007602:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007606:	2b40      	cmp	r3, #64	@ 0x40
 8007608:	d146      	bne.n	8007698 <HAL_UART_IRQHandler+0x29c>
        {
#if !defined(USART_DMAREQUESTS_SW_WA)
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	3308      	adds	r3, #8
 8007610:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007614:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007618:	e853 3f00 	ldrex	r3, [r3]
 800761c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007620:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007624:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007628:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	3308      	adds	r3, #8
 8007632:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007636:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800763a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800763e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007642:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007646:	e841 2300 	strex	r3, r2, [r1]
 800764a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800764e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007652:	2b00      	cmp	r3, #0
 8007654:	d1d9      	bne.n	800760a <HAL_UART_IRQHandler+0x20e>

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800765c:	2b00      	cmp	r3, #0
 800765e:	d017      	beq.n	8007690 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007666:	4a15      	ldr	r2, [pc, #84]	@ (80076bc <HAL_UART_IRQHandler+0x2c0>)
 8007668:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007670:	4618      	mov	r0, r3
 8007672:	f7fa f8e3 	bl	800183c <HAL_DMA_Abort_IT>
 8007676:	4603      	mov	r3, r0
 8007678:	2b00      	cmp	r3, #0
 800767a:	d019      	beq.n	80076b0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007682:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007684:	687a      	ldr	r2, [r7, #4]
 8007686:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800768a:	4610      	mov	r0, r2
 800768c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800768e:	e00f      	b.n	80076b0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	f000 f9e3 	bl	8007a5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007696:	e00b      	b.n	80076b0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007698:	6878      	ldr	r0, [r7, #4]
 800769a:	f000 f9df 	bl	8007a5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800769e:	e007      	b.n	80076b0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80076a0:	6878      	ldr	r0, [r7, #4]
 80076a2:	f000 f9db 	bl	8007a5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	2200      	movs	r2, #0
 80076aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80076ae:	e1c1      	b.n	8007a34 <HAL_UART_IRQHandler+0x638>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076b0:	bf00      	nop
    return;
 80076b2:	e1bf      	b.n	8007a34 <HAL_UART_IRQHandler+0x638>
 80076b4:	10000001 	.word	0x10000001
 80076b8:	04000120 	.word	0x04000120
 80076bc:	0800843d 	.word	0x0800843d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80076c4:	2b01      	cmp	r3, #1
 80076c6:	f040 816a 	bne.w	800799e <HAL_UART_IRQHandler+0x5a2>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80076ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076ce:	f003 0310 	and.w	r3, r3, #16
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	f000 8163 	beq.w	800799e <HAL_UART_IRQHandler+0x5a2>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80076d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80076dc:	f003 0310 	and.w	r3, r3, #16
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	f000 815c 	beq.w	800799e <HAL_UART_IRQHandler+0x5a2>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	2210      	movs	r2, #16
 80076ec:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	689b      	ldr	r3, [r3, #8]
 80076f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076f8:	2b40      	cmp	r3, #64	@ 0x40
 80076fa:	f040 80d2 	bne.w	80078a2 <HAL_UART_IRQHandler+0x4a6>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007708:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800770c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007710:	2b00      	cmp	r3, #0
 8007712:	f000 80ac 	beq.w	800786e <HAL_UART_IRQHandler+0x472>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800771c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007720:	429a      	cmp	r2, r3
 8007722:	f080 80a4 	bcs.w	800786e <HAL_UART_IRQHandler+0x472>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800772c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007736:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007738:	2b81      	cmp	r3, #129	@ 0x81
 800773a:	f000 8087 	beq.w	800784c <HAL_UART_IRQHandler+0x450>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007746:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800774a:	e853 3f00 	ldrex	r3, [r3]
 800774e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007752:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007756:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800775a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	461a      	mov	r2, r3
 8007764:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007768:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800776c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007770:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007774:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007778:	e841 2300 	strex	r3, r2, [r1]
 800777c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007780:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007784:	2b00      	cmp	r3, #0
 8007786:	d1da      	bne.n	800773e <HAL_UART_IRQHandler+0x342>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	3308      	adds	r3, #8
 800778e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007790:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007792:	e853 3f00 	ldrex	r3, [r3]
 8007796:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007798:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800779a:	f023 0301 	bic.w	r3, r3, #1
 800779e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	3308      	adds	r3, #8
 80077a8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80077ac:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80077b0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077b2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80077b4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80077b8:	e841 2300 	strex	r3, r2, [r1]
 80077bc:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80077be:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d1e1      	bne.n	8007788 <HAL_UART_IRQHandler+0x38c>

#if !defined(USART_DMAREQUESTS_SW_WA)
          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	3308      	adds	r3, #8
 80077ca:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80077ce:	e853 3f00 	ldrex	r3, [r3]
 80077d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80077d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80077d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80077da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	3308      	adds	r3, #8
 80077e4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80077e8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80077ea:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ec:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80077ee:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80077f0:	e841 2300 	strex	r3, r2, [r1]
 80077f4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80077f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d1e3      	bne.n	80077c4 <HAL_UART_IRQHandler+0x3c8>

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2220      	movs	r2, #32
 8007800:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2200      	movs	r2, #0
 8007808:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007810:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007812:	e853 3f00 	ldrex	r3, [r3]
 8007816:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007818:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800781a:	f023 0310 	bic.w	r3, r3, #16
 800781e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	461a      	mov	r2, r3
 8007828:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800782c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800782e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007830:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007832:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007834:	e841 2300 	strex	r3, r2, [r1]
 8007838:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800783a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800783c:	2b00      	cmp	r3, #0
 800783e:	d1e4      	bne.n	800780a <HAL_UART_IRQHandler+0x40e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007846:	4618      	mov	r0, r3
 8007848:	f7f9 ff7c 	bl	8001744 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2202      	movs	r2, #2
 8007850:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800785e:	b29b      	uxth	r3, r3
 8007860:	1ad3      	subs	r3, r2, r3
 8007862:	b29b      	uxth	r3, r3
 8007864:	4619      	mov	r1, r3
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	f000 f902 	bl	8007a70 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800786c:	e0e4      	b.n	8007a38 <HAL_UART_IRQHandler+0x63c>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007874:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007878:	429a      	cmp	r2, r3
 800787a:	f040 80dd 	bne.w	8007a38 <HAL_UART_IRQHandler+0x63c>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007884:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007886:	2b81      	cmp	r3, #129	@ 0x81
 8007888:	f040 80d6 	bne.w	8007a38 <HAL_UART_IRQHandler+0x63c>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2202      	movs	r2, #2
 8007890:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007898:	4619      	mov	r1, r3
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f000 f8e8 	bl	8007a70 <HAL_UARTEx_RxEventCallback>
      return;
 80078a0:	e0ca      	b.n	8007a38 <HAL_UART_IRQHandler+0x63c>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80078ae:	b29b      	uxth	r3, r3
 80078b0:	1ad3      	subs	r3, r2, r3
 80078b2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80078bc:	b29b      	uxth	r3, r3
 80078be:	2b00      	cmp	r3, #0
 80078c0:	f000 80bc 	beq.w	8007a3c <HAL_UART_IRQHandler+0x640>
          && (nb_rx_data > 0U))
 80078c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	f000 80b7 	beq.w	8007a3c <HAL_UART_IRQHandler+0x640>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078d6:	e853 3f00 	ldrex	r3, [r3]
 80078da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80078dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078de:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078e2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	461a      	mov	r2, r3
 80078ec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80078f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80078f2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80078f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80078f8:	e841 2300 	strex	r3, r2, [r1]
 80078fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80078fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007900:	2b00      	cmp	r3, #0
 8007902:	d1e4      	bne.n	80078ce <HAL_UART_IRQHandler+0x4d2>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	3308      	adds	r3, #8
 800790a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800790c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800790e:	e853 3f00 	ldrex	r3, [r3]
 8007912:	623b      	str	r3, [r7, #32]
   return(result);
 8007914:	6a3b      	ldr	r3, [r7, #32]
 8007916:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800791a:	f023 0301 	bic.w	r3, r3, #1
 800791e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	3308      	adds	r3, #8
 8007928:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800792c:	633a      	str	r2, [r7, #48]	@ 0x30
 800792e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007930:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007932:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007934:	e841 2300 	strex	r3, r2, [r1]
 8007938:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800793a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800793c:	2b00      	cmp	r3, #0
 800793e:	d1e1      	bne.n	8007904 <HAL_UART_IRQHandler+0x508>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2220      	movs	r2, #32
 8007944:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2200      	movs	r2, #0
 800794c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2200      	movs	r2, #0
 8007952:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800795a:	693b      	ldr	r3, [r7, #16]
 800795c:	e853 3f00 	ldrex	r3, [r3]
 8007960:	60fb      	str	r3, [r7, #12]
   return(result);
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	f023 0310 	bic.w	r3, r3, #16
 8007968:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	461a      	mov	r2, r3
 8007972:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007976:	61fb      	str	r3, [r7, #28]
 8007978:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800797a:	69b9      	ldr	r1, [r7, #24]
 800797c:	69fa      	ldr	r2, [r7, #28]
 800797e:	e841 2300 	strex	r3, r2, [r1]
 8007982:	617b      	str	r3, [r7, #20]
   return(result);
 8007984:	697b      	ldr	r3, [r7, #20]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d1e4      	bne.n	8007954 <HAL_UART_IRQHandler+0x558>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2202      	movs	r2, #2
 800798e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007990:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007994:	4619      	mov	r1, r3
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f000 f86a 	bl	8007a70 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800799c:	e04e      	b.n	8007a3c <HAL_UART_IRQHandler+0x640>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800799e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d014      	beq.n	80079d4 <HAL_UART_IRQHandler+0x5d8>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80079aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d105      	bne.n	80079c2 <HAL_UART_IRQHandler+0x5c6>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80079b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80079ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d008      	beq.n	80079d4 <HAL_UART_IRQHandler+0x5d8>
  {
    if (huart->TxISR != NULL)
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d03a      	beq.n	8007a40 <HAL_UART_IRQHandler+0x644>
    {
      huart->TxISR(huart);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80079ce:	6878      	ldr	r0, [r7, #4]
 80079d0:	4798      	blx	r3
    }
    return;
 80079d2:	e035      	b.n	8007a40 <HAL_UART_IRQHandler+0x644>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80079d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d009      	beq.n	80079f4 <HAL_UART_IRQHandler+0x5f8>
 80079e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d003      	beq.n	80079f4 <HAL_UART_IRQHandler+0x5f8>
  {
    UART_EndTransmit_IT(huart);
 80079ec:	6878      	ldr	r0, [r7, #4]
 80079ee:	f000 fd37 	bl	8008460 <UART_EndTransmit_IT>
    return;
 80079f2:	e026      	b.n	8007a42 <HAL_UART_IRQHandler+0x646>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80079f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d009      	beq.n	8007a14 <HAL_UART_IRQHandler+0x618>
 8007a00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a04:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d003      	beq.n	8007a14 <HAL_UART_IRQHandler+0x618>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007a0c:	6878      	ldr	r0, [r7, #4]
 8007a0e:	f001 fa95 	bl	8008f3c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007a12:	e016      	b.n	8007a42 <HAL_UART_IRQHandler+0x646>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007a14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a18:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d010      	beq.n	8007a42 <HAL_UART_IRQHandler+0x646>
 8007a20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	da0c      	bge.n	8007a42 <HAL_UART_IRQHandler+0x646>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007a28:	6878      	ldr	r0, [r7, #4]
 8007a2a:	f001 fa7d 	bl	8008f28 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007a2e:	e008      	b.n	8007a42 <HAL_UART_IRQHandler+0x646>
      return;
 8007a30:	bf00      	nop
 8007a32:	e006      	b.n	8007a42 <HAL_UART_IRQHandler+0x646>
    return;
 8007a34:	bf00      	nop
 8007a36:	e004      	b.n	8007a42 <HAL_UART_IRQHandler+0x646>
      return;
 8007a38:	bf00      	nop
 8007a3a:	e002      	b.n	8007a42 <HAL_UART_IRQHandler+0x646>
      return;
 8007a3c:	bf00      	nop
 8007a3e:	e000      	b.n	8007a42 <HAL_UART_IRQHandler+0x646>
    return;
 8007a40:	bf00      	nop
  }
}
 8007a42:	37e8      	adds	r7, #232	@ 0xe8
 8007a44:	46bd      	mov	sp, r7
 8007a46:	bd80      	pop	{r7, pc}

08007a48 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007a48:	b480      	push	{r7}
 8007a4a:	b083      	sub	sp, #12
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007a50:	bf00      	nop
 8007a52:	370c      	adds	r7, #12
 8007a54:	46bd      	mov	sp, r7
 8007a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5a:	4770      	bx	lr

08007a5c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	b083      	sub	sp, #12
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007a64:	bf00      	nop
 8007a66:	370c      	adds	r7, #12
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6e:	4770      	bx	lr

08007a70 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007a70:	b480      	push	{r7}
 8007a72:	b083      	sub	sp, #12
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
 8007a78:	460b      	mov	r3, r1
 8007a7a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007a7c:	bf00      	nop
 8007a7e:	370c      	adds	r7, #12
 8007a80:	46bd      	mov	sp, r7
 8007a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a86:	4770      	bx	lr

08007a88 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007a8c:	b094      	sub	sp, #80	@ 0x50
 8007a8e:	af00      	add	r7, sp, #0
 8007a90:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007a92:	2300      	movs	r3, #0
 8007a94:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8007a98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a9a:	681a      	ldr	r2, [r3, #0]
 8007a9c:	4b9b      	ldr	r3, [pc, #620]	@ (8007d0c <UART_SetConfig+0x284>)
 8007a9e:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aa2:	689a      	ldr	r2, [r3, #8]
 8007aa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aa6:	691b      	ldr	r3, [r3, #16]
 8007aa8:	431a      	orrs	r2, r3
 8007aaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aac:	695b      	ldr	r3, [r3, #20]
 8007aae:	431a      	orrs	r2, r3
 8007ab0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ab2:	69db      	ldr	r3, [r3, #28]
 8007ab4:	4313      	orrs	r3, r2
 8007ab6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007ab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	4994      	ldr	r1, [pc, #592]	@ (8007d10 <UART_SetConfig+0x288>)
 8007ac0:	4019      	ands	r1, r3
 8007ac2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ac4:	681a      	ldr	r2, [r3, #0]
 8007ac6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ac8:	430b      	orrs	r3, r1
 8007aca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007acc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	685b      	ldr	r3, [r3, #4]
 8007ad2:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007ad6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ad8:	68d9      	ldr	r1, [r3, #12]
 8007ada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007adc:	681a      	ldr	r2, [r3, #0]
 8007ade:	ea40 0301 	orr.w	r3, r0, r1
 8007ae2:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007ae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ae6:	699b      	ldr	r3, [r3, #24]
 8007ae8:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007aea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aec:	681a      	ldr	r2, [r3, #0]
 8007aee:	4b87      	ldr	r3, [pc, #540]	@ (8007d0c <UART_SetConfig+0x284>)
 8007af0:	429a      	cmp	r2, r3
 8007af2:	d009      	beq.n	8007b08 <UART_SetConfig+0x80>
 8007af4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007af6:	681a      	ldr	r2, [r3, #0]
 8007af8:	4b86      	ldr	r3, [pc, #536]	@ (8007d14 <UART_SetConfig+0x28c>)
 8007afa:	429a      	cmp	r2, r3
 8007afc:	d004      	beq.n	8007b08 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007afe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b00:	6a1a      	ldr	r2, [r3, #32]
 8007b02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b04:	4313      	orrs	r3, r2
 8007b06:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007b08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	689b      	ldr	r3, [r3, #8]
 8007b0e:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8007b12:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8007b16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b18:	681a      	ldr	r2, [r3, #0]
 8007b1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b1c:	430b      	orrs	r3, r1
 8007b1e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007b20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b26:	f023 000f 	bic.w	r0, r3, #15
 8007b2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b2c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007b2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b30:	681a      	ldr	r2, [r3, #0]
 8007b32:	ea40 0301 	orr.w	r3, r0, r1
 8007b36:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007b38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b3a:	681a      	ldr	r2, [r3, #0]
 8007b3c:	4b76      	ldr	r3, [pc, #472]	@ (8007d18 <UART_SetConfig+0x290>)
 8007b3e:	429a      	cmp	r2, r3
 8007b40:	d102      	bne.n	8007b48 <UART_SetConfig+0xc0>
 8007b42:	2301      	movs	r3, #1
 8007b44:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b46:	e021      	b.n	8007b8c <UART_SetConfig+0x104>
 8007b48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b4a:	681a      	ldr	r2, [r3, #0]
 8007b4c:	4b73      	ldr	r3, [pc, #460]	@ (8007d1c <UART_SetConfig+0x294>)
 8007b4e:	429a      	cmp	r2, r3
 8007b50:	d102      	bne.n	8007b58 <UART_SetConfig+0xd0>
 8007b52:	2304      	movs	r3, #4
 8007b54:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b56:	e019      	b.n	8007b8c <UART_SetConfig+0x104>
 8007b58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b5a:	681a      	ldr	r2, [r3, #0]
 8007b5c:	4b70      	ldr	r3, [pc, #448]	@ (8007d20 <UART_SetConfig+0x298>)
 8007b5e:	429a      	cmp	r2, r3
 8007b60:	d102      	bne.n	8007b68 <UART_SetConfig+0xe0>
 8007b62:	2308      	movs	r3, #8
 8007b64:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b66:	e011      	b.n	8007b8c <UART_SetConfig+0x104>
 8007b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b6a:	681a      	ldr	r2, [r3, #0]
 8007b6c:	4b6d      	ldr	r3, [pc, #436]	@ (8007d24 <UART_SetConfig+0x29c>)
 8007b6e:	429a      	cmp	r2, r3
 8007b70:	d102      	bne.n	8007b78 <UART_SetConfig+0xf0>
 8007b72:	2310      	movs	r3, #16
 8007b74:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b76:	e009      	b.n	8007b8c <UART_SetConfig+0x104>
 8007b78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b7a:	681a      	ldr	r2, [r3, #0]
 8007b7c:	4b63      	ldr	r3, [pc, #396]	@ (8007d0c <UART_SetConfig+0x284>)
 8007b7e:	429a      	cmp	r2, r3
 8007b80:	d102      	bne.n	8007b88 <UART_SetConfig+0x100>
 8007b82:	2320      	movs	r3, #32
 8007b84:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b86:	e001      	b.n	8007b8c <UART_SetConfig+0x104>
 8007b88:	2300      	movs	r3, #0
 8007b8a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007b8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b8e:	681a      	ldr	r2, [r3, #0]
 8007b90:	4b5e      	ldr	r3, [pc, #376]	@ (8007d0c <UART_SetConfig+0x284>)
 8007b92:	429a      	cmp	r2, r3
 8007b94:	d004      	beq.n	8007ba0 <UART_SetConfig+0x118>
 8007b96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b98:	681a      	ldr	r2, [r3, #0]
 8007b9a:	4b5e      	ldr	r3, [pc, #376]	@ (8007d14 <UART_SetConfig+0x28c>)
 8007b9c:	429a      	cmp	r2, r3
 8007b9e:	d172      	bne.n	8007c86 <UART_SetConfig+0x1fe>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007ba0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	623b      	str	r3, [r7, #32]
 8007ba6:	627a      	str	r2, [r7, #36]	@ 0x24
 8007ba8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8007bac:	f7fc fd64 	bl	8004678 <HAL_RCCEx_GetPeriphCLKFreq>
 8007bb0:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8007bb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	f000 80e7 	beq.w	8007d88 <UART_SetConfig+0x300>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007bba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bbe:	4a5a      	ldr	r2, [pc, #360]	@ (8007d28 <UART_SetConfig+0x2a0>)
 8007bc0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007bc4:	461a      	mov	r2, r3
 8007bc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007bc8:	fbb3 f3f2 	udiv	r3, r3, r2
 8007bcc:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007bce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bd0:	685a      	ldr	r2, [r3, #4]
 8007bd2:	4613      	mov	r3, r2
 8007bd4:	005b      	lsls	r3, r3, #1
 8007bd6:	4413      	add	r3, r2
 8007bd8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007bda:	429a      	cmp	r2, r3
 8007bdc:	d305      	bcc.n	8007bea <UART_SetConfig+0x162>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007bde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007be0:	685b      	ldr	r3, [r3, #4]
 8007be2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007be4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007be6:	429a      	cmp	r2, r3
 8007be8:	d903      	bls.n	8007bf2 <UART_SetConfig+0x16a>
      {
        ret = HAL_ERROR;
 8007bea:	2301      	movs	r3, #1
 8007bec:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8007bf0:	e048      	b.n	8007c84 <UART_SetConfig+0x1fc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007bf2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	61bb      	str	r3, [r7, #24]
 8007bf8:	61fa      	str	r2, [r7, #28]
 8007bfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bfe:	4a4a      	ldr	r2, [pc, #296]	@ (8007d28 <UART_SetConfig+0x2a0>)
 8007c00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c04:	b29b      	uxth	r3, r3
 8007c06:	2200      	movs	r2, #0
 8007c08:	613b      	str	r3, [r7, #16]
 8007c0a:	617a      	str	r2, [r7, #20]
 8007c0c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007c10:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007c14:	f7f8 fb30 	bl	8000278 <__aeabi_uldivmod>
 8007c18:	4602      	mov	r2, r0
 8007c1a:	460b      	mov	r3, r1
 8007c1c:	4610      	mov	r0, r2
 8007c1e:	4619      	mov	r1, r3
 8007c20:	f04f 0200 	mov.w	r2, #0
 8007c24:	f04f 0300 	mov.w	r3, #0
 8007c28:	020b      	lsls	r3, r1, #8
 8007c2a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007c2e:	0202      	lsls	r2, r0, #8
 8007c30:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c32:	6849      	ldr	r1, [r1, #4]
 8007c34:	0849      	lsrs	r1, r1, #1
 8007c36:	2000      	movs	r0, #0
 8007c38:	460c      	mov	r4, r1
 8007c3a:	4605      	mov	r5, r0
 8007c3c:	eb12 0804 	adds.w	r8, r2, r4
 8007c40:	eb43 0905 	adc.w	r9, r3, r5
 8007c44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c46:	685b      	ldr	r3, [r3, #4]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	60bb      	str	r3, [r7, #8]
 8007c4c:	60fa      	str	r2, [r7, #12]
 8007c4e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007c52:	4640      	mov	r0, r8
 8007c54:	4649      	mov	r1, r9
 8007c56:	f7f8 fb0f 	bl	8000278 <__aeabi_uldivmod>
 8007c5a:	4602      	mov	r2, r0
 8007c5c:	460b      	mov	r3, r1
 8007c5e:	4613      	mov	r3, r2
 8007c60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007c62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c64:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007c68:	d308      	bcc.n	8007c7c <UART_SetConfig+0x1f4>
 8007c6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c6c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007c70:	d204      	bcs.n	8007c7c <UART_SetConfig+0x1f4>
        {
          huart->Instance->BRR = usartdiv;
 8007c72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007c78:	60da      	str	r2, [r3, #12]
 8007c7a:	e003      	b.n	8007c84 <UART_SetConfig+0x1fc>
        }
        else
        {
          ret = HAL_ERROR;
 8007c7c:	2301      	movs	r3, #1
 8007c7e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 8007c82:	e081      	b.n	8007d88 <UART_SetConfig+0x300>
 8007c84:	e080      	b.n	8007d88 <UART_SetConfig+0x300>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007c86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c88:	69db      	ldr	r3, [r3, #28]
 8007c8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c8e:	d14d      	bne.n	8007d2c <UART_SetConfig+0x2a4>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007c90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c92:	2200      	movs	r2, #0
 8007c94:	603b      	str	r3, [r7, #0]
 8007c96:	607a      	str	r2, [r7, #4]
 8007c98:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007c9c:	f7fc fcec 	bl	8004678 <HAL_RCCEx_GetPeriphCLKFreq>
 8007ca0:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007ca2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d06f      	beq.n	8007d88 <UART_SetConfig+0x300>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ca8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cac:	4a1e      	ldr	r2, [pc, #120]	@ (8007d28 <UART_SetConfig+0x2a0>)
 8007cae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007cb2:	461a      	mov	r2, r3
 8007cb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007cb6:	fbb3 f3f2 	udiv	r3, r3, r2
 8007cba:	005a      	lsls	r2, r3, #1
 8007cbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cbe:	685b      	ldr	r3, [r3, #4]
 8007cc0:	085b      	lsrs	r3, r3, #1
 8007cc2:	441a      	add	r2, r3
 8007cc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ccc:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007cce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cd0:	2b0f      	cmp	r3, #15
 8007cd2:	d916      	bls.n	8007d02 <UART_SetConfig+0x27a>
 8007cd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cd6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007cda:	d212      	bcs.n	8007d02 <UART_SetConfig+0x27a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007cdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cde:	b29b      	uxth	r3, r3
 8007ce0:	f023 030f 	bic.w	r3, r3, #15
 8007ce4:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007ce6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ce8:	085b      	lsrs	r3, r3, #1
 8007cea:	b29b      	uxth	r3, r3
 8007cec:	f003 0307 	and.w	r3, r3, #7
 8007cf0:	b29a      	uxth	r2, r3
 8007cf2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007cf4:	4313      	orrs	r3, r2
 8007cf6:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8007cf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8007cfe:	60da      	str	r2, [r3, #12]
 8007d00:	e042      	b.n	8007d88 <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 8007d02:	2301      	movs	r3, #1
 8007d04:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8007d08:	e03e      	b.n	8007d88 <UART_SetConfig+0x300>
 8007d0a:	bf00      	nop
 8007d0c:	46002400 	.word	0x46002400
 8007d10:	cfff69f3 	.word	0xcfff69f3
 8007d14:	56002400 	.word	0x56002400
 8007d18:	40013800 	.word	0x40013800
 8007d1c:	40004800 	.word	0x40004800
 8007d20:	40004c00 	.word	0x40004c00
 8007d24:	40005000 	.word	0x40005000
 8007d28:	080092a0 	.word	0x080092a0
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007d2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d2e:	2200      	movs	r2, #0
 8007d30:	469a      	mov	sl, r3
 8007d32:	4693      	mov	fp, r2
 8007d34:	4650      	mov	r0, sl
 8007d36:	4659      	mov	r1, fp
 8007d38:	f7fc fc9e 	bl	8004678 <HAL_RCCEx_GetPeriphCLKFreq>
 8007d3c:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8007d3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d021      	beq.n	8007d88 <UART_SetConfig+0x300>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007d44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d48:	4a1a      	ldr	r2, [pc, #104]	@ (8007db4 <UART_SetConfig+0x32c>)
 8007d4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007d4e:	461a      	mov	r2, r3
 8007d50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d52:	fbb3 f2f2 	udiv	r2, r3, r2
 8007d56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d58:	685b      	ldr	r3, [r3, #4]
 8007d5a:	085b      	lsrs	r3, r3, #1
 8007d5c:	441a      	add	r2, r3
 8007d5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d60:	685b      	ldr	r3, [r3, #4]
 8007d62:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d66:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d6a:	2b0f      	cmp	r3, #15
 8007d6c:	d909      	bls.n	8007d82 <UART_SetConfig+0x2fa>
 8007d6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d74:	d205      	bcs.n	8007d82 <UART_SetConfig+0x2fa>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007d76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d78:	b29a      	uxth	r2, r3
 8007d7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	60da      	str	r2, [r3, #12]
 8007d80:	e002      	b.n	8007d88 <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 8007d82:	2301      	movs	r3, #1
 8007d84:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d8a:	2201      	movs	r2, #1
 8007d8c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007d90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d92:	2201      	movs	r2, #1
 8007d94:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007d98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007d9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007da0:	2200      	movs	r2, #0
 8007da2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007da4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	3750      	adds	r7, #80	@ 0x50
 8007dac:	46bd      	mov	sp, r7
 8007dae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007db2:	bf00      	nop
 8007db4:	080092a0 	.word	0x080092a0

08007db8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007db8:	b480      	push	{r7}
 8007dba:	b083      	sub	sp, #12
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dc4:	f003 0308 	and.w	r3, r3, #8
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d00a      	beq.n	8007de2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	685b      	ldr	r3, [r3, #4]
 8007dd2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	430a      	orrs	r2, r1
 8007de0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007de6:	f003 0301 	and.w	r3, r3, #1
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d00a      	beq.n	8007e04 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	685b      	ldr	r3, [r3, #4]
 8007df4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	430a      	orrs	r2, r1
 8007e02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e08:	f003 0302 	and.w	r3, r3, #2
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d00a      	beq.n	8007e26 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	685b      	ldr	r3, [r3, #4]
 8007e16:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	430a      	orrs	r2, r1
 8007e24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e2a:	f003 0304 	and.w	r3, r3, #4
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d00a      	beq.n	8007e48 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	685b      	ldr	r3, [r3, #4]
 8007e38:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	430a      	orrs	r2, r1
 8007e46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e4c:	f003 0310 	and.w	r3, r3, #16
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d00a      	beq.n	8007e6a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	689b      	ldr	r3, [r3, #8]
 8007e5a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	430a      	orrs	r2, r1
 8007e68:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e6e:	f003 0320 	and.w	r3, r3, #32
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d00a      	beq.n	8007e8c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	689b      	ldr	r3, [r3, #8]
 8007e7c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	430a      	orrs	r2, r1
 8007e8a:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d01a      	beq.n	8007ece <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	685b      	ldr	r3, [r3, #4]
 8007e9e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	430a      	orrs	r2, r1
 8007eac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007eb2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007eb6:	d10a      	bne.n	8007ece <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	685b      	ldr	r3, [r3, #4]
 8007ebe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	430a      	orrs	r2, r1
 8007ecc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ed2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d00a      	beq.n	8007ef0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	685b      	ldr	r3, [r3, #4]
 8007ee0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	430a      	orrs	r2, r1
 8007eee:	605a      	str	r2, [r3, #4]
  }
}
 8007ef0:	bf00      	nop
 8007ef2:	370c      	adds	r7, #12
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efa:	4770      	bx	lr

08007efc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b098      	sub	sp, #96	@ 0x60
 8007f00:	af02      	add	r7, sp, #8
 8007f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2200      	movs	r2, #0
 8007f08:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007f0c:	f7f9 fa56 	bl	80013bc <HAL_GetTick>
 8007f10:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f003 0308 	and.w	r3, r3, #8
 8007f1c:	2b08      	cmp	r3, #8
 8007f1e:	d12f      	bne.n	8007f80 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007f20:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007f24:	9300      	str	r3, [sp, #0]
 8007f26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007f28:	2200      	movs	r2, #0
 8007f2a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f000 f88e 	bl	8008050 <UART_WaitOnFlagUntilTimeout>
 8007f34:	4603      	mov	r3, r0
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d022      	beq.n	8007f80 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f42:	e853 3f00 	ldrex	r3, [r3]
 8007f46:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007f48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f4a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007f4e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	461a      	mov	r2, r3
 8007f56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007f58:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f5a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f5c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007f5e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f60:	e841 2300 	strex	r3, r2, [r1]
 8007f64:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007f66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d1e6      	bne.n	8007f3a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2220      	movs	r2, #32
 8007f70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2200      	movs	r2, #0
 8007f78:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007f7c:	2303      	movs	r3, #3
 8007f7e:	e063      	b.n	8008048 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f003 0304 	and.w	r3, r3, #4
 8007f8a:	2b04      	cmp	r3, #4
 8007f8c:	d149      	bne.n	8008022 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007f8e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007f92:	9300      	str	r3, [sp, #0]
 8007f94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007f96:	2200      	movs	r2, #0
 8007f98:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007f9c:	6878      	ldr	r0, [r7, #4]
 8007f9e:	f000 f857 	bl	8008050 <UART_WaitOnFlagUntilTimeout>
 8007fa2:	4603      	mov	r3, r0
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d03c      	beq.n	8008022 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fb0:	e853 3f00 	ldrex	r3, [r3]
 8007fb4:	623b      	str	r3, [r7, #32]
   return(result);
 8007fb6:	6a3b      	ldr	r3, [r7, #32]
 8007fb8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007fbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	461a      	mov	r2, r3
 8007fc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007fc6:	633b      	str	r3, [r7, #48]	@ 0x30
 8007fc8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007fcc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007fce:	e841 2300 	strex	r3, r2, [r1]
 8007fd2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d1e6      	bne.n	8007fa8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	3308      	adds	r3, #8
 8007fe0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fe2:	693b      	ldr	r3, [r7, #16]
 8007fe4:	e853 3f00 	ldrex	r3, [r3]
 8007fe8:	60fb      	str	r3, [r7, #12]
   return(result);
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	f023 0301 	bic.w	r3, r3, #1
 8007ff0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	3308      	adds	r3, #8
 8007ff8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ffa:	61fa      	str	r2, [r7, #28]
 8007ffc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ffe:	69b9      	ldr	r1, [r7, #24]
 8008000:	69fa      	ldr	r2, [r7, #28]
 8008002:	e841 2300 	strex	r3, r2, [r1]
 8008006:	617b      	str	r3, [r7, #20]
   return(result);
 8008008:	697b      	ldr	r3, [r7, #20]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d1e5      	bne.n	8007fda <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2220      	movs	r2, #32
 8008012:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	2200      	movs	r2, #0
 800801a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800801e:	2303      	movs	r3, #3
 8008020:	e012      	b.n	8008048 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2220      	movs	r2, #32
 8008026:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2220      	movs	r2, #32
 800802e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	2200      	movs	r2, #0
 8008036:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2200      	movs	r2, #0
 800803c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2200      	movs	r2, #0
 8008042:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008046:	2300      	movs	r3, #0
}
 8008048:	4618      	mov	r0, r3
 800804a:	3758      	adds	r7, #88	@ 0x58
 800804c:	46bd      	mov	sp, r7
 800804e:	bd80      	pop	{r7, pc}

08008050 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008050:	b580      	push	{r7, lr}
 8008052:	b084      	sub	sp, #16
 8008054:	af00      	add	r7, sp, #0
 8008056:	60f8      	str	r0, [r7, #12]
 8008058:	60b9      	str	r1, [r7, #8]
 800805a:	603b      	str	r3, [r7, #0]
 800805c:	4613      	mov	r3, r2
 800805e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008060:	e04f      	b.n	8008102 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008062:	69bb      	ldr	r3, [r7, #24]
 8008064:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008068:	d04b      	beq.n	8008102 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800806a:	f7f9 f9a7 	bl	80013bc <HAL_GetTick>
 800806e:	4602      	mov	r2, r0
 8008070:	683b      	ldr	r3, [r7, #0]
 8008072:	1ad3      	subs	r3, r2, r3
 8008074:	69ba      	ldr	r2, [r7, #24]
 8008076:	429a      	cmp	r2, r3
 8008078:	d302      	bcc.n	8008080 <UART_WaitOnFlagUntilTimeout+0x30>
 800807a:	69bb      	ldr	r3, [r7, #24]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d101      	bne.n	8008084 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008080:	2303      	movs	r3, #3
 8008082:	e04e      	b.n	8008122 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f003 0304 	and.w	r3, r3, #4
 800808e:	2b00      	cmp	r3, #0
 8008090:	d037      	beq.n	8008102 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	2b80      	cmp	r3, #128	@ 0x80
 8008096:	d034      	beq.n	8008102 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008098:	68bb      	ldr	r3, [r7, #8]
 800809a:	2b40      	cmp	r3, #64	@ 0x40
 800809c:	d031      	beq.n	8008102 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	69db      	ldr	r3, [r3, #28]
 80080a4:	f003 0308 	and.w	r3, r3, #8
 80080a8:	2b08      	cmp	r3, #8
 80080aa:	d110      	bne.n	80080ce <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	2208      	movs	r2, #8
 80080b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80080b4:	68f8      	ldr	r0, [r7, #12]
 80080b6:	f000 f95b 	bl	8008370 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	2208      	movs	r2, #8
 80080be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	2200      	movs	r2, #0
 80080c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80080ca:	2301      	movs	r3, #1
 80080cc:	e029      	b.n	8008122 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	69db      	ldr	r3, [r3, #28]
 80080d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80080d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80080dc:	d111      	bne.n	8008102 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80080e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80080e8:	68f8      	ldr	r0, [r7, #12]
 80080ea:	f000 f941 	bl	8008370 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	2220      	movs	r2, #32
 80080f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	2200      	movs	r2, #0
 80080fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80080fe:	2303      	movs	r3, #3
 8008100:	e00f      	b.n	8008122 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	69da      	ldr	r2, [r3, #28]
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	4013      	ands	r3, r2
 800810c:	68ba      	ldr	r2, [r7, #8]
 800810e:	429a      	cmp	r2, r3
 8008110:	bf0c      	ite	eq
 8008112:	2301      	moveq	r3, #1
 8008114:	2300      	movne	r3, #0
 8008116:	b2db      	uxtb	r3, r3
 8008118:	461a      	mov	r2, r3
 800811a:	79fb      	ldrb	r3, [r7, #7]
 800811c:	429a      	cmp	r2, r3
 800811e:	d0a0      	beq.n	8008062 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008120:	2300      	movs	r3, #0
}
 8008122:	4618      	mov	r0, r3
 8008124:	3710      	adds	r7, #16
 8008126:	46bd      	mov	sp, r7
 8008128:	bd80      	pop	{r7, pc}
	...

0800812c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800812c:	b480      	push	{r7}
 800812e:	b0a3      	sub	sp, #140	@ 0x8c
 8008130:	af00      	add	r7, sp, #0
 8008132:	60f8      	str	r0, [r7, #12]
 8008134:	60b9      	str	r1, [r7, #8]
 8008136:	4613      	mov	r3, r2
 8008138:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	68ba      	ldr	r2, [r7, #8]
 800813e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	88fa      	ldrh	r2, [r7, #6]
 8008144:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	88fa      	ldrh	r2, [r7, #6]
 800814c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	2200      	movs	r2, #0
 8008154:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	689b      	ldr	r3, [r3, #8]
 800815a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800815e:	d10e      	bne.n	800817e <UART_Start_Receive_IT+0x52>
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	691b      	ldr	r3, [r3, #16]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d105      	bne.n	8008174 <UART_Start_Receive_IT+0x48>
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800816e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008172:	e02d      	b.n	80081d0 <UART_Start_Receive_IT+0xa4>
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	22ff      	movs	r2, #255	@ 0xff
 8008178:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800817c:	e028      	b.n	80081d0 <UART_Start_Receive_IT+0xa4>
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	689b      	ldr	r3, [r3, #8]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d10d      	bne.n	80081a2 <UART_Start_Receive_IT+0x76>
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	691b      	ldr	r3, [r3, #16]
 800818a:	2b00      	cmp	r3, #0
 800818c:	d104      	bne.n	8008198 <UART_Start_Receive_IT+0x6c>
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	22ff      	movs	r2, #255	@ 0xff
 8008192:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008196:	e01b      	b.n	80081d0 <UART_Start_Receive_IT+0xa4>
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	227f      	movs	r2, #127	@ 0x7f
 800819c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80081a0:	e016      	b.n	80081d0 <UART_Start_Receive_IT+0xa4>
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	689b      	ldr	r3, [r3, #8]
 80081a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80081aa:	d10d      	bne.n	80081c8 <UART_Start_Receive_IT+0x9c>
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	691b      	ldr	r3, [r3, #16]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d104      	bne.n	80081be <UART_Start_Receive_IT+0x92>
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	227f      	movs	r2, #127	@ 0x7f
 80081b8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80081bc:	e008      	b.n	80081d0 <UART_Start_Receive_IT+0xa4>
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	223f      	movs	r2, #63	@ 0x3f
 80081c2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80081c6:	e003      	b.n	80081d0 <UART_Start_Receive_IT+0xa4>
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	2200      	movs	r2, #0
 80081cc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	2200      	movs	r2, #0
 80081d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	2222      	movs	r2, #34	@ 0x22
 80081dc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	3308      	adds	r3, #8
 80081e6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80081ea:	e853 3f00 	ldrex	r3, [r3]
 80081ee:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80081f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80081f2:	f043 0301 	orr.w	r3, r3, #1
 80081f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	3308      	adds	r3, #8
 8008200:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008204:	673a      	str	r2, [r7, #112]	@ 0x70
 8008206:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008208:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800820a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800820c:	e841 2300 	strex	r3, r2, [r1]
 8008210:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8008212:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008214:	2b00      	cmp	r3, #0
 8008216:	d1e3      	bne.n	80081e0 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800821c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008220:	d14f      	bne.n	80082c2 <UART_Start_Receive_IT+0x196>
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008228:	88fa      	ldrh	r2, [r7, #6]
 800822a:	429a      	cmp	r2, r3
 800822c:	d349      	bcc.n	80082c2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	689b      	ldr	r3, [r3, #8]
 8008232:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008236:	d107      	bne.n	8008248 <UART_Start_Receive_IT+0x11c>
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	691b      	ldr	r3, [r3, #16]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d103      	bne.n	8008248 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	4a47      	ldr	r2, [pc, #284]	@ (8008360 <UART_Start_Receive_IT+0x234>)
 8008244:	675a      	str	r2, [r3, #116]	@ 0x74
 8008246:	e002      	b.n	800824e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	4a46      	ldr	r2, [pc, #280]	@ (8008364 <UART_Start_Receive_IT+0x238>)
 800824c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	691b      	ldr	r3, [r3, #16]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d01a      	beq.n	800828c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800825c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800825e:	e853 3f00 	ldrex	r3, [r3]
 8008262:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008264:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008266:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800826a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	461a      	mov	r2, r3
 8008274:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008278:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800827a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800827c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800827e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008280:	e841 2300 	strex	r3, r2, [r1]
 8008284:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8008286:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008288:	2b00      	cmp	r3, #0
 800828a:	d1e4      	bne.n	8008256 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	3308      	adds	r3, #8
 8008292:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008294:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008296:	e853 3f00 	ldrex	r3, [r3]
 800829a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800829c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800829e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80082a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	3308      	adds	r3, #8
 80082aa:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80082ac:	64ba      	str	r2, [r7, #72]	@ 0x48
 80082ae:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082b0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80082b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80082b4:	e841 2300 	strex	r3, r2, [r1]
 80082b8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80082ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d1e5      	bne.n	800828c <UART_Start_Receive_IT+0x160>
 80082c0:	e046      	b.n	8008350 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	689b      	ldr	r3, [r3, #8]
 80082c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082ca:	d107      	bne.n	80082dc <UART_Start_Receive_IT+0x1b0>
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	691b      	ldr	r3, [r3, #16]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d103      	bne.n	80082dc <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	4a24      	ldr	r2, [pc, #144]	@ (8008368 <UART_Start_Receive_IT+0x23c>)
 80082d8:	675a      	str	r2, [r3, #116]	@ 0x74
 80082da:	e002      	b.n	80082e2 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	4a23      	ldr	r2, [pc, #140]	@ (800836c <UART_Start_Receive_IT+0x240>)
 80082e0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	691b      	ldr	r3, [r3, #16]
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d019      	beq.n	800831e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082f2:	e853 3f00 	ldrex	r3, [r3]
 80082f6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80082f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082fa:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80082fe:	677b      	str	r3, [r7, #116]	@ 0x74
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	461a      	mov	r2, r3
 8008306:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008308:	637b      	str	r3, [r7, #52]	@ 0x34
 800830a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800830c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800830e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008310:	e841 2300 	strex	r3, r2, [r1]
 8008314:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008316:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008318:	2b00      	cmp	r3, #0
 800831a:	d1e6      	bne.n	80082ea <UART_Start_Receive_IT+0x1be>
 800831c:	e018      	b.n	8008350 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008324:	697b      	ldr	r3, [r7, #20]
 8008326:	e853 3f00 	ldrex	r3, [r3]
 800832a:	613b      	str	r3, [r7, #16]
   return(result);
 800832c:	693b      	ldr	r3, [r7, #16]
 800832e:	f043 0320 	orr.w	r3, r3, #32
 8008332:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	461a      	mov	r2, r3
 800833a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800833c:	623b      	str	r3, [r7, #32]
 800833e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008340:	69f9      	ldr	r1, [r7, #28]
 8008342:	6a3a      	ldr	r2, [r7, #32]
 8008344:	e841 2300 	strex	r3, r2, [r1]
 8008348:	61bb      	str	r3, [r7, #24]
   return(result);
 800834a:	69bb      	ldr	r3, [r7, #24]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d1e6      	bne.n	800831e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8008350:	2300      	movs	r3, #0
}
 8008352:	4618      	mov	r0, r3
 8008354:	378c      	adds	r7, #140	@ 0x8c
 8008356:	46bd      	mov	sp, r7
 8008358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835c:	4770      	bx	lr
 800835e:	bf00      	nop
 8008360:	08008bb1 	.word	0x08008bb1
 8008364:	08008841 	.word	0x08008841
 8008368:	0800867d 	.word	0x0800867d
 800836c:	080084b9 	.word	0x080084b9

08008370 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008370:	b480      	push	{r7}
 8008372:	b095      	sub	sp, #84	@ 0x54
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800837e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008380:	e853 3f00 	ldrex	r3, [r3]
 8008384:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008388:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800838c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	461a      	mov	r2, r3
 8008394:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008396:	643b      	str	r3, [r7, #64]	@ 0x40
 8008398:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800839a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800839c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800839e:	e841 2300 	strex	r3, r2, [r1]
 80083a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80083a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d1e6      	bne.n	8008378 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	3308      	adds	r3, #8
 80083b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083b2:	6a3b      	ldr	r3, [r7, #32]
 80083b4:	e853 3f00 	ldrex	r3, [r3]
 80083b8:	61fb      	str	r3, [r7, #28]
   return(result);
 80083ba:	69fb      	ldr	r3, [r7, #28]
 80083bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80083c0:	f023 0301 	bic.w	r3, r3, #1
 80083c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	3308      	adds	r3, #8
 80083cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80083ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80083d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80083d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80083d6:	e841 2300 	strex	r3, r2, [r1]
 80083da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80083dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d1e3      	bne.n	80083aa <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083e6:	2b01      	cmp	r3, #1
 80083e8:	d118      	bne.n	800841c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	e853 3f00 	ldrex	r3, [r3]
 80083f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80083f8:	68bb      	ldr	r3, [r7, #8]
 80083fa:	f023 0310 	bic.w	r3, r3, #16
 80083fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	461a      	mov	r2, r3
 8008406:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008408:	61bb      	str	r3, [r7, #24]
 800840a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800840c:	6979      	ldr	r1, [r7, #20]
 800840e:	69ba      	ldr	r2, [r7, #24]
 8008410:	e841 2300 	strex	r3, r2, [r1]
 8008414:	613b      	str	r3, [r7, #16]
   return(result);
 8008416:	693b      	ldr	r3, [r7, #16]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d1e6      	bne.n	80083ea <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2220      	movs	r2, #32
 8008420:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2200      	movs	r2, #0
 8008428:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2200      	movs	r2, #0
 800842e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008430:	bf00      	nop
 8008432:	3754      	adds	r7, #84	@ 0x54
 8008434:	46bd      	mov	sp, r7
 8008436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843a:	4770      	bx	lr

0800843c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800843c:	b580      	push	{r7, lr}
 800843e:	b084      	sub	sp, #16
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008448:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	2200      	movs	r2, #0
 800844e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008452:	68f8      	ldr	r0, [r7, #12]
 8008454:	f7ff fb02 	bl	8007a5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008458:	bf00      	nop
 800845a:	3710      	adds	r7, #16
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}

08008460 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b088      	sub	sp, #32
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	e853 3f00 	ldrex	r3, [r3]
 8008474:	60bb      	str	r3, [r7, #8]
   return(result);
 8008476:	68bb      	ldr	r3, [r7, #8]
 8008478:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800847c:	61fb      	str	r3, [r7, #28]
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	461a      	mov	r2, r3
 8008484:	69fb      	ldr	r3, [r7, #28]
 8008486:	61bb      	str	r3, [r7, #24]
 8008488:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800848a:	6979      	ldr	r1, [r7, #20]
 800848c:	69ba      	ldr	r2, [r7, #24]
 800848e:	e841 2300 	strex	r3, r2, [r1]
 8008492:	613b      	str	r3, [r7, #16]
   return(result);
 8008494:	693b      	ldr	r3, [r7, #16]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d1e6      	bne.n	8008468 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2220      	movs	r2, #32
 800849e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2200      	movs	r2, #0
 80084a6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80084a8:	6878      	ldr	r0, [r7, #4]
 80084aa:	f7ff facd 	bl	8007a48 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80084ae:	bf00      	nop
 80084b0:	3720      	adds	r7, #32
 80084b2:	46bd      	mov	sp, r7
 80084b4:	bd80      	pop	{r7, pc}
	...

080084b8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80084b8:	b580      	push	{r7, lr}
 80084ba:	b09c      	sub	sp, #112	@ 0x70
 80084bc:	af00      	add	r7, sp, #0
 80084be:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80084c6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80084d0:	2b22      	cmp	r3, #34	@ 0x22
 80084d2:	f040 80c3 	bne.w	800865c <UART_RxISR_8BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084dc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80084e0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80084e4:	b2d9      	uxtb	r1, r3
 80084e6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80084ea:	b2da      	uxtb	r2, r3
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084f0:	400a      	ands	r2, r1
 80084f2:	b2d2      	uxtb	r2, r2
 80084f4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084fa:	1c5a      	adds	r2, r3, #1
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008506:	b29b      	uxth	r3, r3
 8008508:	3b01      	subs	r3, #1
 800850a:	b29a      	uxth	r2, r3
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008518:	b29b      	uxth	r3, r3
 800851a:	2b00      	cmp	r3, #0
 800851c:	f040 80a6 	bne.w	800866c <UART_RxISR_8BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008526:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008528:	e853 3f00 	ldrex	r3, [r3]
 800852c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800852e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008530:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008534:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	461a      	mov	r2, r3
 800853c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800853e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008540:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008542:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008544:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008546:	e841 2300 	strex	r3, r2, [r1]
 800854a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800854c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800854e:	2b00      	cmp	r3, #0
 8008550:	d1e6      	bne.n	8008520 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	3308      	adds	r3, #8
 8008558:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800855a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800855c:	e853 3f00 	ldrex	r3, [r3]
 8008560:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008562:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008564:	f023 0301 	bic.w	r3, r3, #1
 8008568:	667b      	str	r3, [r7, #100]	@ 0x64
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	3308      	adds	r3, #8
 8008570:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008572:	647a      	str	r2, [r7, #68]	@ 0x44
 8008574:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008576:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008578:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800857a:	e841 2300 	strex	r3, r2, [r1]
 800857e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008580:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008582:	2b00      	cmp	r3, #0
 8008584:	d1e5      	bne.n	8008552 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	2220      	movs	r2, #32
 800858a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	2200      	movs	r2, #0
 8008592:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2200      	movs	r2, #0
 8008598:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	4a35      	ldr	r2, [pc, #212]	@ (8008674 <UART_RxISR_8BIT+0x1bc>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d024      	beq.n	80085ee <UART_RxISR_8BIT+0x136>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	4a33      	ldr	r2, [pc, #204]	@ (8008678 <UART_RxISR_8BIT+0x1c0>)
 80085aa:	4293      	cmp	r3, r2
 80085ac:	d01f      	beq.n	80085ee <UART_RxISR_8BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	685b      	ldr	r3, [r3, #4]
 80085b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d018      	beq.n	80085ee <UART_RxISR_8BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085c4:	e853 3f00 	ldrex	r3, [r3]
 80085c8:	623b      	str	r3, [r7, #32]
   return(result);
 80085ca:	6a3b      	ldr	r3, [r7, #32]
 80085cc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80085d0:	663b      	str	r3, [r7, #96]	@ 0x60
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	461a      	mov	r2, r3
 80085d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80085da:	633b      	str	r3, [r7, #48]	@ 0x30
 80085dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80085e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80085e2:	e841 2300 	strex	r3, r2, [r1]
 80085e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80085e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d1e6      	bne.n	80085bc <UART_RxISR_8BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80085f2:	2b01      	cmp	r3, #1
 80085f4:	d12e      	bne.n	8008654 <UART_RxISR_8BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	2200      	movs	r2, #0
 80085fa:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008602:	693b      	ldr	r3, [r7, #16]
 8008604:	e853 3f00 	ldrex	r3, [r3]
 8008608:	60fb      	str	r3, [r7, #12]
   return(result);
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	f023 0310 	bic.w	r3, r3, #16
 8008610:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	461a      	mov	r2, r3
 8008618:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800861a:	61fb      	str	r3, [r7, #28]
 800861c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800861e:	69b9      	ldr	r1, [r7, #24]
 8008620:	69fa      	ldr	r2, [r7, #28]
 8008622:	e841 2300 	strex	r3, r2, [r1]
 8008626:	617b      	str	r3, [r7, #20]
   return(result);
 8008628:	697b      	ldr	r3, [r7, #20]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d1e6      	bne.n	80085fc <UART_RxISR_8BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	69db      	ldr	r3, [r3, #28]
 8008634:	f003 0310 	and.w	r3, r3, #16
 8008638:	2b10      	cmp	r3, #16
 800863a:	d103      	bne.n	8008644 <UART_RxISR_8BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	2210      	movs	r2, #16
 8008642:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800864a:	4619      	mov	r1, r3
 800864c:	6878      	ldr	r0, [r7, #4]
 800864e:	f7ff fa0f 	bl	8007a70 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008652:	e00b      	b.n	800866c <UART_RxISR_8BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 8008654:	6878      	ldr	r0, [r7, #4]
 8008656:	f7f8 fb6f 	bl	8000d38 <HAL_UART_RxCpltCallback>
}
 800865a:	e007      	b.n	800866c <UART_RxISR_8BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	699a      	ldr	r2, [r3, #24]
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f042 0208 	orr.w	r2, r2, #8
 800866a:	619a      	str	r2, [r3, #24]
}
 800866c:	bf00      	nop
 800866e:	3770      	adds	r7, #112	@ 0x70
 8008670:	46bd      	mov	sp, r7
 8008672:	bd80      	pop	{r7, pc}
 8008674:	46002400 	.word	0x46002400
 8008678:	56002400 	.word	0x56002400

0800867c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b09c      	sub	sp, #112	@ 0x70
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800868a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008694:	2b22      	cmp	r3, #34	@ 0x22
 8008696:	f040 80c3 	bne.w	8008820 <UART_RxISR_16BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086a0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086a8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80086aa:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80086ae:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80086b2:	4013      	ands	r3, r2
 80086b4:	b29a      	uxth	r2, r3
 80086b6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80086b8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086be:	1c9a      	adds	r2, r3, #2
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80086ca:	b29b      	uxth	r3, r3
 80086cc:	3b01      	subs	r3, #1
 80086ce:	b29a      	uxth	r2, r3
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80086dc:	b29b      	uxth	r3, r3
 80086de:	2b00      	cmp	r3, #0
 80086e0:	f040 80a6 	bne.w	8008830 <UART_RxISR_16BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80086ec:	e853 3f00 	ldrex	r3, [r3]
 80086f0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80086f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80086f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80086f8:	667b      	str	r3, [r7, #100]	@ 0x64
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	461a      	mov	r2, r3
 8008700:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008702:	657b      	str	r3, [r7, #84]	@ 0x54
 8008704:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008706:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008708:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800870a:	e841 2300 	strex	r3, r2, [r1]
 800870e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008710:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008712:	2b00      	cmp	r3, #0
 8008714:	d1e6      	bne.n	80086e4 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	3308      	adds	r3, #8
 800871c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800871e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008720:	e853 3f00 	ldrex	r3, [r3]
 8008724:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008728:	f023 0301 	bic.w	r3, r3, #1
 800872c:	663b      	str	r3, [r7, #96]	@ 0x60
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	3308      	adds	r3, #8
 8008734:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008736:	643a      	str	r2, [r7, #64]	@ 0x40
 8008738:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800873a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800873c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800873e:	e841 2300 	strex	r3, r2, [r1]
 8008742:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008746:	2b00      	cmp	r3, #0
 8008748:	d1e5      	bne.n	8008716 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2220      	movs	r2, #32
 800874e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	2200      	movs	r2, #0
 8008756:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2200      	movs	r2, #0
 800875c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	4a35      	ldr	r2, [pc, #212]	@ (8008838 <UART_RxISR_16BIT+0x1bc>)
 8008764:	4293      	cmp	r3, r2
 8008766:	d024      	beq.n	80087b2 <UART_RxISR_16BIT+0x136>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4a33      	ldr	r2, [pc, #204]	@ (800883c <UART_RxISR_16BIT+0x1c0>)
 800876e:	4293      	cmp	r3, r2
 8008770:	d01f      	beq.n	80087b2 <UART_RxISR_16BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	685b      	ldr	r3, [r3, #4]
 8008778:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800877c:	2b00      	cmp	r3, #0
 800877e:	d018      	beq.n	80087b2 <UART_RxISR_16BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008786:	6a3b      	ldr	r3, [r7, #32]
 8008788:	e853 3f00 	ldrex	r3, [r3]
 800878c:	61fb      	str	r3, [r7, #28]
   return(result);
 800878e:	69fb      	ldr	r3, [r7, #28]
 8008790:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008794:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	461a      	mov	r2, r3
 800879c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800879e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80087a0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80087a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80087a6:	e841 2300 	strex	r3, r2, [r1]
 80087aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80087ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d1e6      	bne.n	8008780 <UART_RxISR_16BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087b6:	2b01      	cmp	r3, #1
 80087b8:	d12e      	bne.n	8008818 <UART_RxISR_16BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2200      	movs	r2, #0
 80087be:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	e853 3f00 	ldrex	r3, [r3]
 80087cc:	60bb      	str	r3, [r7, #8]
   return(result);
 80087ce:	68bb      	ldr	r3, [r7, #8]
 80087d0:	f023 0310 	bic.w	r3, r3, #16
 80087d4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	461a      	mov	r2, r3
 80087dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80087de:	61bb      	str	r3, [r7, #24]
 80087e0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087e2:	6979      	ldr	r1, [r7, #20]
 80087e4:	69ba      	ldr	r2, [r7, #24]
 80087e6:	e841 2300 	strex	r3, r2, [r1]
 80087ea:	613b      	str	r3, [r7, #16]
   return(result);
 80087ec:	693b      	ldr	r3, [r7, #16]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d1e6      	bne.n	80087c0 <UART_RxISR_16BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	69db      	ldr	r3, [r3, #28]
 80087f8:	f003 0310 	and.w	r3, r3, #16
 80087fc:	2b10      	cmp	r3, #16
 80087fe:	d103      	bne.n	8008808 <UART_RxISR_16BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	2210      	movs	r2, #16
 8008806:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800880e:	4619      	mov	r1, r3
 8008810:	6878      	ldr	r0, [r7, #4]
 8008812:	f7ff f92d 	bl	8007a70 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008816:	e00b      	b.n	8008830 <UART_RxISR_16BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 8008818:	6878      	ldr	r0, [r7, #4]
 800881a:	f7f8 fa8d 	bl	8000d38 <HAL_UART_RxCpltCallback>
}
 800881e:	e007      	b.n	8008830 <UART_RxISR_16BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	699a      	ldr	r2, [r3, #24]
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f042 0208 	orr.w	r2, r2, #8
 800882e:	619a      	str	r2, [r3, #24]
}
 8008830:	bf00      	nop
 8008832:	3770      	adds	r7, #112	@ 0x70
 8008834:	46bd      	mov	sp, r7
 8008836:	bd80      	pop	{r7, pc}
 8008838:	46002400 	.word	0x46002400
 800883c:	56002400 	.word	0x56002400

08008840 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008840:	b580      	push	{r7, lr}
 8008842:	b0ac      	sub	sp, #176	@ 0xb0
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800884e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	69db      	ldr	r3, [r3, #28]
 8008858:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	689b      	ldr	r3, [r3, #8]
 800886c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008876:	2b22      	cmp	r3, #34	@ 0x22
 8008878:	f040 8188 	bne.w	8008b8c <UART_RxISR_8BIT_FIFOEN+0x34c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008882:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008886:	e12b      	b.n	8008ae0 <UART_RxISR_8BIT_FIFOEN+0x2a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800888e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008892:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8008896:	b2d9      	uxtb	r1, r3
 8008898:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800889c:	b2da      	uxtb	r2, r3
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088a2:	400a      	ands	r2, r1
 80088a4:	b2d2      	uxtb	r2, r2
 80088a6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088ac:	1c5a      	adds	r2, r3, #1
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80088b8:	b29b      	uxth	r3, r3
 80088ba:	3b01      	subs	r3, #1
 80088bc:	b29a      	uxth	r2, r3
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	69db      	ldr	r3, [r3, #28]
 80088ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80088ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80088d2:	f003 0307 	and.w	r3, r3, #7
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d053      	beq.n	8008982 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80088da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80088de:	f003 0301 	and.w	r3, r3, #1
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d011      	beq.n	800890a <UART_RxISR_8BIT_FIFOEN+0xca>
 80088e6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80088ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d00b      	beq.n	800890a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	2201      	movs	r2, #1
 80088f8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008900:	f043 0201 	orr.w	r2, r3, #1
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800890a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800890e:	f003 0302 	and.w	r3, r3, #2
 8008912:	2b00      	cmp	r3, #0
 8008914:	d011      	beq.n	800893a <UART_RxISR_8BIT_FIFOEN+0xfa>
 8008916:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800891a:	f003 0301 	and.w	r3, r3, #1
 800891e:	2b00      	cmp	r3, #0
 8008920:	d00b      	beq.n	800893a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	2202      	movs	r2, #2
 8008928:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008930:	f043 0204 	orr.w	r2, r3, #4
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800893a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800893e:	f003 0304 	and.w	r3, r3, #4
 8008942:	2b00      	cmp	r3, #0
 8008944:	d011      	beq.n	800896a <UART_RxISR_8BIT_FIFOEN+0x12a>
 8008946:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800894a:	f003 0301 	and.w	r3, r3, #1
 800894e:	2b00      	cmp	r3, #0
 8008950:	d00b      	beq.n	800896a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	2204      	movs	r2, #4
 8008958:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008960:	f043 0202 	orr.w	r2, r3, #2
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008970:	2b00      	cmp	r3, #0
 8008972:	d006      	beq.n	8008982 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f7ff f871 	bl	8007a5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2200      	movs	r2, #0
 800897e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008988:	b29b      	uxth	r3, r3
 800898a:	2b00      	cmp	r3, #0
 800898c:	f040 80a8 	bne.w	8008ae0 <UART_RxISR_8BIT_FIFOEN+0x2a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008996:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008998:	e853 3f00 	ldrex	r3, [r3]
 800899c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800899e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80089a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80089a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	461a      	mov	r2, r3
 80089ae:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80089b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80089b4:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089b6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80089b8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80089ba:	e841 2300 	strex	r3, r2, [r1]
 80089be:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80089c0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d1e4      	bne.n	8008990 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	3308      	adds	r3, #8
 80089cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80089d0:	e853 3f00 	ldrex	r3, [r3]
 80089d4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80089d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80089d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80089dc:	f023 0301 	bic.w	r3, r3, #1
 80089e0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	3308      	adds	r3, #8
 80089ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80089ee:	66ba      	str	r2, [r7, #104]	@ 0x68
 80089f0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089f2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80089f4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80089f6:	e841 2300 	strex	r3, r2, [r1]
 80089fa:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80089fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d1e1      	bne.n	80089c6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	2220      	movs	r2, #32
 8008a06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	2200      	movs	r2, #0
 8008a14:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	4a62      	ldr	r2, [pc, #392]	@ (8008ba4 <UART_RxISR_8BIT_FIFOEN+0x364>)
 8008a1c:	4293      	cmp	r3, r2
 8008a1e:	d026      	beq.n	8008a6e <UART_RxISR_8BIT_FIFOEN+0x22e>
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	4a60      	ldr	r2, [pc, #384]	@ (8008ba8 <UART_RxISR_8BIT_FIFOEN+0x368>)
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d021      	beq.n	8008a6e <UART_RxISR_8BIT_FIFOEN+0x22e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	685b      	ldr	r3, [r3, #4]
 8008a30:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d01a      	beq.n	8008a6e <UART_RxISR_8BIT_FIFOEN+0x22e>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a40:	e853 3f00 	ldrex	r3, [r3]
 8008a44:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008a46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008a48:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008a4c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	461a      	mov	r2, r3
 8008a56:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008a5a:	657b      	str	r3, [r7, #84]	@ 0x54
 8008a5c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a5e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008a60:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008a62:	e841 2300 	strex	r3, r2, [r1]
 8008a66:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008a68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d1e4      	bne.n	8008a38 <UART_RxISR_8BIT_FIFOEN+0x1f8>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008a72:	2b01      	cmp	r3, #1
 8008a74:	d130      	bne.n	8008ad8 <UART_RxISR_8BIT_FIFOEN+0x298>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	2200      	movs	r2, #0
 8008a7a:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a84:	e853 3f00 	ldrex	r3, [r3]
 8008a88:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a8c:	f023 0310 	bic.w	r3, r3, #16
 8008a90:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	461a      	mov	r2, r3
 8008a9a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008a9e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008aa0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aa2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008aa4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008aa6:	e841 2300 	strex	r3, r2, [r1]
 8008aaa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008aac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d1e4      	bne.n	8008a7c <UART_RxISR_8BIT_FIFOEN+0x23c>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	69db      	ldr	r3, [r3, #28]
 8008ab8:	f003 0310 	and.w	r3, r3, #16
 8008abc:	2b10      	cmp	r3, #16
 8008abe:	d103      	bne.n	8008ac8 <UART_RxISR_8BIT_FIFOEN+0x288>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	2210      	movs	r2, #16
 8008ac6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008ace:	4619      	mov	r1, r3
 8008ad0:	6878      	ldr	r0, [r7, #4]
 8008ad2:	f7fe ffcd 	bl	8007a70 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008ad6:	e00e      	b.n	8008af6 <UART_RxISR_8BIT_FIFOEN+0x2b6>
          HAL_UART_RxCpltCallback(huart);
 8008ad8:	6878      	ldr	r0, [r7, #4]
 8008ada:	f7f8 f92d 	bl	8000d38 <HAL_UART_RxCpltCallback>
        break;
 8008ade:	e00a      	b.n	8008af6 <UART_RxISR_8BIT_FIFOEN+0x2b6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008ae0:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d006      	beq.n	8008af6 <UART_RxISR_8BIT_FIFOEN+0x2b6>
 8008ae8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008aec:	f003 0320 	and.w	r3, r3, #32
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	f47f aec9 	bne.w	8008888 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008afc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008b00:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d049      	beq.n	8008b9c <UART_RxISR_8BIT_FIFOEN+0x35c>
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008b0e:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8008b12:	429a      	cmp	r2, r3
 8008b14:	d242      	bcs.n	8008b9c <UART_RxISR_8BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	3308      	adds	r3, #8
 8008b1c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b1e:	6a3b      	ldr	r3, [r7, #32]
 8008b20:	e853 3f00 	ldrex	r3, [r3]
 8008b24:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b26:	69fb      	ldr	r3, [r7, #28]
 8008b28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008b2c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	3308      	adds	r3, #8
 8008b36:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008b3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008b3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b3e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008b40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b42:	e841 2300 	strex	r3, r2, [r1]
 8008b46:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d1e3      	bne.n	8008b16 <UART_RxISR_8BIT_FIFOEN+0x2d6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	4a16      	ldr	r2, [pc, #88]	@ (8008bac <UART_RxISR_8BIT_FIFOEN+0x36c>)
 8008b52:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	e853 3f00 	ldrex	r3, [r3]
 8008b60:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	f043 0320 	orr.w	r3, r3, #32
 8008b68:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	461a      	mov	r2, r3
 8008b72:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008b76:	61bb      	str	r3, [r7, #24]
 8008b78:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b7a:	6979      	ldr	r1, [r7, #20]
 8008b7c:	69ba      	ldr	r2, [r7, #24]
 8008b7e:	e841 2300 	strex	r3, r2, [r1]
 8008b82:	613b      	str	r3, [r7, #16]
   return(result);
 8008b84:	693b      	ldr	r3, [r7, #16]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d1e4      	bne.n	8008b54 <UART_RxISR_8BIT_FIFOEN+0x314>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008b8a:	e007      	b.n	8008b9c <UART_RxISR_8BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	699a      	ldr	r2, [r3, #24]
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	f042 0208 	orr.w	r2, r2, #8
 8008b9a:	619a      	str	r2, [r3, #24]
}
 8008b9c:	bf00      	nop
 8008b9e:	37b0      	adds	r7, #176	@ 0xb0
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	bd80      	pop	{r7, pc}
 8008ba4:	46002400 	.word	0x46002400
 8008ba8:	56002400 	.word	0x56002400
 8008bac:	080084b9 	.word	0x080084b9

08008bb0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b0ae      	sub	sp, #184	@ 0xb8
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008bbe:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	69db      	ldr	r3, [r3, #28]
 8008bc8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	689b      	ldr	r3, [r3, #8]
 8008bdc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008be6:	2b22      	cmp	r3, #34	@ 0x22
 8008be8:	f040 818c 	bne.w	8008f04 <UART_RxISR_16BIT_FIFOEN+0x354>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008bf2:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008bf6:	e12f      	b.n	8008e58 <UART_RxISR_16BIT_FIFOEN+0x2a8>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bfe:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8008c0a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8008c0e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8008c12:	4013      	ands	r3, r2
 8008c14:	b29a      	uxth	r2, r3
 8008c16:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008c1a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c20:	1c9a      	adds	r2, r3, #2
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008c2c:	b29b      	uxth	r3, r3
 8008c2e:	3b01      	subs	r3, #1
 8008c30:	b29a      	uxth	r2, r3
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	69db      	ldr	r3, [r3, #28]
 8008c3e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008c42:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008c46:	f003 0307 	and.w	r3, r3, #7
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d053      	beq.n	8008cf6 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008c4e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008c52:	f003 0301 	and.w	r3, r3, #1
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d011      	beq.n	8008c7e <UART_RxISR_16BIT_FIFOEN+0xce>
 8008c5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008c5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d00b      	beq.n	8008c7e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	2201      	movs	r2, #1
 8008c6c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c74:	f043 0201 	orr.w	r2, r3, #1
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c7e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008c82:	f003 0302 	and.w	r3, r3, #2
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d011      	beq.n	8008cae <UART_RxISR_16BIT_FIFOEN+0xfe>
 8008c8a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008c8e:	f003 0301 	and.w	r3, r3, #1
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d00b      	beq.n	8008cae <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	2202      	movs	r2, #2
 8008c9c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ca4:	f043 0204 	orr.w	r2, r3, #4
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008cae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008cb2:	f003 0304 	and.w	r3, r3, #4
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d011      	beq.n	8008cde <UART_RxISR_16BIT_FIFOEN+0x12e>
 8008cba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008cbe:	f003 0301 	and.w	r3, r3, #1
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d00b      	beq.n	8008cde <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	2204      	movs	r2, #4
 8008ccc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cd4:	f043 0202 	orr.w	r2, r3, #2
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d006      	beq.n	8008cf6 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008ce8:	6878      	ldr	r0, [r7, #4]
 8008cea:	f7fe feb7 	bl	8007a5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008cfc:	b29b      	uxth	r3, r3
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	f040 80aa 	bne.w	8008e58 <UART_RxISR_16BIT_FIFOEN+0x2a8>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d0a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008d0c:	e853 3f00 	ldrex	r3, [r3]
 8008d10:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008d12:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008d14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008d18:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	461a      	mov	r2, r3
 8008d22:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008d26:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008d2a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d2c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008d2e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008d32:	e841 2300 	strex	r3, r2, [r1]
 8008d36:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008d38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d1e2      	bne.n	8008d04 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	3308      	adds	r3, #8
 8008d44:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d46:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008d48:	e853 3f00 	ldrex	r3, [r3]
 8008d4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008d4e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008d50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008d54:	f023 0301 	bic.w	r3, r3, #1
 8008d58:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	3308      	adds	r3, #8
 8008d62:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8008d66:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008d68:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d6a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008d6c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008d6e:	e841 2300 	strex	r3, r2, [r1]
 8008d72:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008d74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d1e1      	bne.n	8008d3e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	2220      	movs	r2, #32
 8008d7e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	2200      	movs	r2, #0
 8008d86:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	4a62      	ldr	r2, [pc, #392]	@ (8008f1c <UART_RxISR_16BIT_FIFOEN+0x36c>)
 8008d94:	4293      	cmp	r3, r2
 8008d96:	d026      	beq.n	8008de6 <UART_RxISR_16BIT_FIFOEN+0x236>
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	4a60      	ldr	r2, [pc, #384]	@ (8008f20 <UART_RxISR_16BIT_FIFOEN+0x370>)
 8008d9e:	4293      	cmp	r3, r2
 8008da0:	d021      	beq.n	8008de6 <UART_RxISR_16BIT_FIFOEN+0x236>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	685b      	ldr	r3, [r3, #4]
 8008da8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d01a      	beq.n	8008de6 <UART_RxISR_16BIT_FIFOEN+0x236>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008db6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008db8:	e853 3f00 	ldrex	r3, [r3]
 8008dbc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008dbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008dc0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008dc4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	461a      	mov	r2, r3
 8008dce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008dd2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008dd4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dd6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008dd8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008dda:	e841 2300 	strex	r3, r2, [r1]
 8008dde:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008de0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d1e4      	bne.n	8008db0 <UART_RxISR_16BIT_FIFOEN+0x200>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008dea:	2b01      	cmp	r3, #1
 8008dec:	d130      	bne.n	8008e50 <UART_RxISR_16BIT_FIFOEN+0x2a0>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2200      	movs	r2, #0
 8008df2:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dfc:	e853 3f00 	ldrex	r3, [r3]
 8008e00:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008e02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e04:	f023 0310 	bic.w	r3, r3, #16
 8008e08:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	461a      	mov	r2, r3
 8008e12:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008e16:	647b      	str	r3, [r7, #68]	@ 0x44
 8008e18:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e1a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008e1c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008e1e:	e841 2300 	strex	r3, r2, [r1]
 8008e22:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008e24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d1e4      	bne.n	8008df4 <UART_RxISR_16BIT_FIFOEN+0x244>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	69db      	ldr	r3, [r3, #28]
 8008e30:	f003 0310 	and.w	r3, r3, #16
 8008e34:	2b10      	cmp	r3, #16
 8008e36:	d103      	bne.n	8008e40 <UART_RxISR_16BIT_FIFOEN+0x290>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	2210      	movs	r2, #16
 8008e3e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008e46:	4619      	mov	r1, r3
 8008e48:	6878      	ldr	r0, [r7, #4]
 8008e4a:	f7fe fe11 	bl	8007a70 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008e4e:	e00e      	b.n	8008e6e <UART_RxISR_16BIT_FIFOEN+0x2be>
          HAL_UART_RxCpltCallback(huart);
 8008e50:	6878      	ldr	r0, [r7, #4]
 8008e52:	f7f7 ff71 	bl	8000d38 <HAL_UART_RxCpltCallback>
        break;
 8008e56:	e00a      	b.n	8008e6e <UART_RxISR_16BIT_FIFOEN+0x2be>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008e58:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d006      	beq.n	8008e6e <UART_RxISR_16BIT_FIFOEN+0x2be>
 8008e60:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008e64:	f003 0320 	and.w	r3, r3, #32
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	f47f aec5 	bne.w	8008bf8 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008e74:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008e78:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d049      	beq.n	8008f14 <UART_RxISR_16BIT_FIFOEN+0x364>
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008e86:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8008e8a:	429a      	cmp	r2, r3
 8008e8c:	d242      	bcs.n	8008f14 <UART_RxISR_16BIT_FIFOEN+0x364>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	3308      	adds	r3, #8
 8008e94:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e98:	e853 3f00 	ldrex	r3, [r3]
 8008e9c:	623b      	str	r3, [r7, #32]
   return(result);
 8008e9e:	6a3b      	ldr	r3, [r7, #32]
 8008ea0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008ea4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	3308      	adds	r3, #8
 8008eae:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8008eb2:	633a      	str	r2, [r7, #48]	@ 0x30
 8008eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eb6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008eb8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008eba:	e841 2300 	strex	r3, r2, [r1]
 8008ebe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008ec0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d1e3      	bne.n	8008e8e <UART_RxISR_16BIT_FIFOEN+0x2de>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	4a16      	ldr	r2, [pc, #88]	@ (8008f24 <UART_RxISR_16BIT_FIFOEN+0x374>)
 8008eca:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ed2:	693b      	ldr	r3, [r7, #16]
 8008ed4:	e853 3f00 	ldrex	r3, [r3]
 8008ed8:	60fb      	str	r3, [r7, #12]
   return(result);
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	f043 0320 	orr.w	r3, r3, #32
 8008ee0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	461a      	mov	r2, r3
 8008eea:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008eee:	61fb      	str	r3, [r7, #28]
 8008ef0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ef2:	69b9      	ldr	r1, [r7, #24]
 8008ef4:	69fa      	ldr	r2, [r7, #28]
 8008ef6:	e841 2300 	strex	r3, r2, [r1]
 8008efa:	617b      	str	r3, [r7, #20]
   return(result);
 8008efc:	697b      	ldr	r3, [r7, #20]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d1e4      	bne.n	8008ecc <UART_RxISR_16BIT_FIFOEN+0x31c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008f02:	e007      	b.n	8008f14 <UART_RxISR_16BIT_FIFOEN+0x364>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	699a      	ldr	r2, [r3, #24]
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	f042 0208 	orr.w	r2, r2, #8
 8008f12:	619a      	str	r2, [r3, #24]
}
 8008f14:	bf00      	nop
 8008f16:	37b8      	adds	r7, #184	@ 0xb8
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	bd80      	pop	{r7, pc}
 8008f1c:	46002400 	.word	0x46002400
 8008f20:	56002400 	.word	0x56002400
 8008f24:	0800867d 	.word	0x0800867d

08008f28 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008f28:	b480      	push	{r7}
 8008f2a:	b083      	sub	sp, #12
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008f30:	bf00      	nop
 8008f32:	370c      	adds	r7, #12
 8008f34:	46bd      	mov	sp, r7
 8008f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3a:	4770      	bx	lr

08008f3c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	b083      	sub	sp, #12
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008f44:	bf00      	nop
 8008f46:	370c      	adds	r7, #12
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4e:	4770      	bx	lr

08008f50 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008f50:	b480      	push	{r7}
 8008f52:	b085      	sub	sp, #20
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008f5e:	2b01      	cmp	r3, #1
 8008f60:	d101      	bne.n	8008f66 <HAL_UARTEx_DisableFifoMode+0x16>
 8008f62:	2302      	movs	r3, #2
 8008f64:	e027      	b.n	8008fb6 <HAL_UARTEx_DisableFifoMode+0x66>
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2201      	movs	r2, #1
 8008f6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	2224      	movs	r2, #36	@ 0x24
 8008f72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	681a      	ldr	r2, [r3, #0]
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	f022 0201 	bic.w	r2, r2, #1
 8008f8c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008f94:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	2200      	movs	r2, #0
 8008f9a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	68fa      	ldr	r2, [r7, #12]
 8008fa2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	2220      	movs	r2, #32
 8008fa8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	2200      	movs	r2, #0
 8008fb0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008fb4:	2300      	movs	r3, #0
}
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	3714      	adds	r7, #20
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc0:	4770      	bx	lr

08008fc2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008fc2:	b580      	push	{r7, lr}
 8008fc4:	b084      	sub	sp, #16
 8008fc6:	af00      	add	r7, sp, #0
 8008fc8:	6078      	str	r0, [r7, #4]
 8008fca:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008fd2:	2b01      	cmp	r3, #1
 8008fd4:	d101      	bne.n	8008fda <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008fd6:	2302      	movs	r3, #2
 8008fd8:	e02d      	b.n	8009036 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	2201      	movs	r2, #1
 8008fde:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	2224      	movs	r2, #36	@ 0x24
 8008fe6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	681a      	ldr	r2, [r3, #0]
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	f022 0201 	bic.w	r2, r2, #1
 8009000:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	689b      	ldr	r3, [r3, #8]
 8009008:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	683a      	ldr	r2, [r7, #0]
 8009012:	430a      	orrs	r2, r1
 8009014:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009016:	6878      	ldr	r0, [r7, #4]
 8009018:	f000 f850 	bl	80090bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	68fa      	ldr	r2, [r7, #12]
 8009022:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2220      	movs	r2, #32
 8009028:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	2200      	movs	r2, #0
 8009030:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009034:	2300      	movs	r3, #0
}
 8009036:	4618      	mov	r0, r3
 8009038:	3710      	adds	r7, #16
 800903a:	46bd      	mov	sp, r7
 800903c:	bd80      	pop	{r7, pc}

0800903e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800903e:	b580      	push	{r7, lr}
 8009040:	b084      	sub	sp, #16
 8009042:	af00      	add	r7, sp, #0
 8009044:	6078      	str	r0, [r7, #4]
 8009046:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800904e:	2b01      	cmp	r3, #1
 8009050:	d101      	bne.n	8009056 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009052:	2302      	movs	r3, #2
 8009054:	e02d      	b.n	80090b2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	2201      	movs	r2, #1
 800905a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2224      	movs	r2, #36	@ 0x24
 8009062:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	681a      	ldr	r2, [r3, #0]
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	f022 0201 	bic.w	r2, r2, #1
 800907c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	689b      	ldr	r3, [r3, #8]
 8009084:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	683a      	ldr	r2, [r7, #0]
 800908e:	430a      	orrs	r2, r1
 8009090:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009092:	6878      	ldr	r0, [r7, #4]
 8009094:	f000 f812 	bl	80090bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	68fa      	ldr	r2, [r7, #12]
 800909e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2220      	movs	r2, #32
 80090a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	2200      	movs	r2, #0
 80090ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80090b0:	2300      	movs	r3, #0
}
 80090b2:	4618      	mov	r0, r3
 80090b4:	3710      	adds	r7, #16
 80090b6:	46bd      	mov	sp, r7
 80090b8:	bd80      	pop	{r7, pc}
	...

080090bc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80090bc:	b480      	push	{r7}
 80090be:	b085      	sub	sp, #20
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d108      	bne.n	80090de <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	2201      	movs	r2, #1
 80090d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	2201      	movs	r2, #1
 80090d8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80090dc:	e031      	b.n	8009142 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80090de:	2308      	movs	r3, #8
 80090e0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80090e2:	2308      	movs	r3, #8
 80090e4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	689b      	ldr	r3, [r3, #8]
 80090ec:	0e5b      	lsrs	r3, r3, #25
 80090ee:	b2db      	uxtb	r3, r3
 80090f0:	f003 0307 	and.w	r3, r3, #7
 80090f4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	689b      	ldr	r3, [r3, #8]
 80090fc:	0f5b      	lsrs	r3, r3, #29
 80090fe:	b2db      	uxtb	r3, r3
 8009100:	f003 0307 	and.w	r3, r3, #7
 8009104:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009106:	7bbb      	ldrb	r3, [r7, #14]
 8009108:	7b3a      	ldrb	r2, [r7, #12]
 800910a:	4911      	ldr	r1, [pc, #68]	@ (8009150 <UARTEx_SetNbDataToProcess+0x94>)
 800910c:	5c8a      	ldrb	r2, [r1, r2]
 800910e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009112:	7b3a      	ldrb	r2, [r7, #12]
 8009114:	490f      	ldr	r1, [pc, #60]	@ (8009154 <UARTEx_SetNbDataToProcess+0x98>)
 8009116:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009118:	fb93 f3f2 	sdiv	r3, r3, r2
 800911c:	b29a      	uxth	r2, r3
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009124:	7bfb      	ldrb	r3, [r7, #15]
 8009126:	7b7a      	ldrb	r2, [r7, #13]
 8009128:	4909      	ldr	r1, [pc, #36]	@ (8009150 <UARTEx_SetNbDataToProcess+0x94>)
 800912a:	5c8a      	ldrb	r2, [r1, r2]
 800912c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009130:	7b7a      	ldrb	r2, [r7, #13]
 8009132:	4908      	ldr	r1, [pc, #32]	@ (8009154 <UARTEx_SetNbDataToProcess+0x98>)
 8009134:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009136:	fb93 f3f2 	sdiv	r3, r3, r2
 800913a:	b29a      	uxth	r2, r3
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009142:	bf00      	nop
 8009144:	3714      	adds	r7, #20
 8009146:	46bd      	mov	sp, r7
 8009148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914c:	4770      	bx	lr
 800914e:	bf00      	nop
 8009150:	080092b8 	.word	0x080092b8
 8009154:	080092c0 	.word	0x080092c0

08009158 <memset>:
 8009158:	4402      	add	r2, r0
 800915a:	4603      	mov	r3, r0
 800915c:	4293      	cmp	r3, r2
 800915e:	d100      	bne.n	8009162 <memset+0xa>
 8009160:	4770      	bx	lr
 8009162:	f803 1b01 	strb.w	r1, [r3], #1
 8009166:	e7f9      	b.n	800915c <memset+0x4>

08009168 <__libc_init_array>:
 8009168:	b570      	push	{r4, r5, r6, lr}
 800916a:	4d0d      	ldr	r5, [pc, #52]	@ (80091a0 <__libc_init_array+0x38>)
 800916c:	2600      	movs	r6, #0
 800916e:	4c0d      	ldr	r4, [pc, #52]	@ (80091a4 <__libc_init_array+0x3c>)
 8009170:	1b64      	subs	r4, r4, r5
 8009172:	10a4      	asrs	r4, r4, #2
 8009174:	42a6      	cmp	r6, r4
 8009176:	d109      	bne.n	800918c <__libc_init_array+0x24>
 8009178:	4d0b      	ldr	r5, [pc, #44]	@ (80091a8 <__libc_init_array+0x40>)
 800917a:	2600      	movs	r6, #0
 800917c:	4c0b      	ldr	r4, [pc, #44]	@ (80091ac <__libc_init_array+0x44>)
 800917e:	f000 f817 	bl	80091b0 <_init>
 8009182:	1b64      	subs	r4, r4, r5
 8009184:	10a4      	asrs	r4, r4, #2
 8009186:	42a6      	cmp	r6, r4
 8009188:	d105      	bne.n	8009196 <__libc_init_array+0x2e>
 800918a:	bd70      	pop	{r4, r5, r6, pc}
 800918c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009190:	3601      	adds	r6, #1
 8009192:	4798      	blx	r3
 8009194:	e7ee      	b.n	8009174 <__libc_init_array+0xc>
 8009196:	f855 3b04 	ldr.w	r3, [r5], #4
 800919a:	3601      	adds	r6, #1
 800919c:	4798      	blx	r3
 800919e:	e7f2      	b.n	8009186 <__libc_init_array+0x1e>
 80091a0:	080092d0 	.word	0x080092d0
 80091a4:	080092d0 	.word	0x080092d0
 80091a8:	080092d0 	.word	0x080092d0
 80091ac:	080092d4 	.word	0x080092d4

080091b0 <_init>:
 80091b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091b2:	bf00      	nop
 80091b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091b6:	bc08      	pop	{r3}
 80091b8:	469e      	mov	lr, r3
 80091ba:	4770      	bx	lr

080091bc <_fini>:
 80091bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091be:	bf00      	nop
 80091c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091c2:	bc08      	pop	{r3}
 80091c4:	469e      	mov	lr, r3
 80091c6:	4770      	bx	lr
