$date
	Sun Oct 23 06:56:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#956383
b10100 !
1"
#956386
b10100 &
b10100 %
1$
#956387
0"
#956390
b1010 &
b1010 %
#956394
b101 &
b101 %
#956398
b10000 &
b10000 %
#956402
b1000 &
b1000 %
#956406
b100 &
b100 %
#956410
b10 &
b10 %
#956414
b1 &
1#
b1 %
#956418
b0 &
b0 %
0#
0$
#2011341
b111 !
1"
#2011342
b111 &
b111 %
1$
#2011343
0"
#2011346
b10110 &
b10110 %
#2011350
b1011 &
b1011 %
#2011354
b100010 &
b100010 %
#2011358
b10001 &
b10001 %
#2011362
b110100 &
b110100 %
#2011366
b11010 &
b11010 %
#2011370
b1101 &
b1101 %
#2011374
b101000 &
b101000 %
#2011378
b10100 &
b10100 %
#2011382
b1010 &
b1010 %
#2011386
b101 &
b101 %
#2011390
b10000 &
b10000 %
#2011394
b1000 &
b1000 %
#2011398
b100 &
b100 %
#2011402
b10 &
b10 %
#2011406
b1 &
1#
b1 %
#2011410
b0 &
b0 %
0#
0$
#2956522
b10100 &
b10100 %
1$
b10100 !
1"
#2956523
0"
#2956526
b1010 &
b1010 %
#2956530
b101 &
b101 %
#2956534
b10000 &
b10000 %
#2956538
b1000 &
b1000 %
#2956542
b100 &
b100 %
#2956546
b10 &
b10 %
#2956550
b1 &
1#
b1 %
#2956554
b0 &
b0 %
0#
0$
#4500012
