# Computer Orgnization Lab
## Outline
* lab 0 : Getting familiar with assembly language / Setting up dev. environment
* lab 1 : RISC-V assembly programming
* lab 2 : ALU implementation
* lab 3 : Single-Cycle RISC-V  implementation without memory access instruction
* lab 4 : Complete Single-Cycle RISC-V microprocessor
* lab 5 : 5-staged pipelined RISC-V microprocessor implementation with forwarding unit 
* lab 6 : Cache experiment, the incluence of locality and block size on cahce hit rate