// Seed: 3952351516
module module_0 (
    input  tri1 id_0,
    output wand id_1,
    input  wire id_2,
    input  tri1 id_3
);
  id_5(
      .id_0(id_2), .id_1(1), .id_2(1), .id_3(id_0)
  );
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    input supply1 id_2
);
  wire  id_4;
  wire  id_5;
  wire  id_6;
  uwire id_7;
  module_0(
      id_2, id_1, id_2, id_2
  ); id_8(
      .id_0(1), .id_1(1), .id_2(1), .id_3(id_5)
  );
  assign id_7 = 1;
  wire id_9;
endmodule
